{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557261745970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557261745971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 22:42:25 2019 " "Processing started: Tue May  7 22:42:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557261745971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261745971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano_SoC -c DE0_Nano_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano_SoC -c DE0_Nano_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261745971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557261750502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758662 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758667 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758667 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758667 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758667 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557261758670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557261758672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758677 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557261758679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557261758679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_007_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758680 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_007 " "Found entity 2: soc_system_mm_interconnect_0_router_007" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557261758680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557261758680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758681 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557261758681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557261758681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758682 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758685 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "realtime_clock_controll.v(131) " "Verilog HDL information at realtime_clock_controll.v(131): always construct contains both blocking and non-blocking assignments" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557261758686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/realtime_clock_controll.v 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/realtime_clock_controll.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtc " "Found entity 1: rtc" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758686 ""} { "Info" "ISGN_ENTITY_NAME" "2 IO_time_ctl " "Found entity 2: IO_time_ctl" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/ptp_via_US.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/ptp_via_US.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_sync " "Found entity 1: ptp_sync" {  } { { "soc_system/synthesis/submodules/ptp_via_US.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/ptp_via_US.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758687 ""} { "Info" "ISGN_ENTITY_NAME" "2 PTP_slave " "Found entity 2: PTP_slave" {  } { { "soc_system/synthesis/submodules/ptp_via_US.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/ptp_via_US.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758687 ""} { "Info" "ISGN_ENTITY_NAME" "3 PTP_master " "Found entity 3: PTP_master" {  } { { "soc_system/synthesis/submodules/ptp_via_US.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/ptp_via_US.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/piezo_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/piezo_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 piezo_controller-rtl " "Found design unit 1: piezo_controller-rtl" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758972 ""} { "Info" "ISGN_ENTITY_NAME" "1 piezo_controller " "Found entity 1: piezo_controller" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/piezo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/piezo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 piezo-rtl " "Found design unit 1: piezo-rtl" {  } { { "soc_system/synthesis/submodules/piezo.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758973 ""} { "Info" "ISGN_ENTITY_NAME" "1 piezo " "Found entity 1: piezo" {  } { { "soc_system/synthesis/submodules/piezo.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/ID_Switch.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/ID_Switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_switch " "Found entity 1: id_switch" {  } { { "soc_system/synthesis/submodules/ID_Switch.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/ID_Switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261758979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261758979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_led.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_led " "Found entity 1: soc_system_fpga_led" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_led.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_fpga_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_key.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_key " "Found entity 1: soc_system_fpga_key" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_key.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_fpga_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "soc_system/synthesis/submodules/clock_divider.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../Verilog/clock_divider.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759025 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "realtime_clock_controll.v(131) " "Verilog HDL information at realtime_clock_controll.v(131): always construct contains both blocking and non-blocking assignments" {  } { { "../Verilog/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/realtime_clock_controll.v" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557261759026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/realtime_clock_controll.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/realtime_clock_controll.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtc " "Found entity 1: rtc" {  } { { "../Verilog/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/realtime_clock_controll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759026 ""} { "Info" "ISGN_ENTITY_NAME" "2 IO_time_ctl " "Found entity 2: IO_time_ctl" {  } { { "../Verilog/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/realtime_clock_controll.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/ptp_via_US.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/ptp_via_US.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_sync " "Found entity 1: ptp_sync" {  } { { "../Verilog/ptp_via_US.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/ptp_via_US.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759028 ""} { "Info" "ISGN_ENTITY_NAME" "2 PTP_slave " "Found entity 2: PTP_slave" {  } { { "../Verilog/ptp_via_US.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/ptp_via_US.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759028 ""} { "Info" "ISGN_ENTITY_NAME" "3 PTP_master " "Found entity 3: PTP_master" {  } { { "../Verilog/ptp_via_US.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/ptp_via_US.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/ID_Switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/ID_Switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_switch " "Found entity 1: id_switch" {  } { { "../Verilog/ID_Switch.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Verilog/ID_Switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759029 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SoC_top_level.vhd 2 1 " "Using design file DE0_Nano_SoC_top_level.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_Nano_SoC_top_level-rtl " "Found design unit 1: DE0_Nano_SoC_top_level-rtl" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759129 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SoC_top_level " "Found entity 1: DE0_Nano_SoC_top_level" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759129 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557261759129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano_SoC_top_level " "Elaborating entity \"DE0_Nano_SoC_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557261759137 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_div DE0_Nano_SoC_top_level.vhd(185) " "Verilog HDL or VHDL warning at DE0_Nano_SoC_top_level.vhd(185): object \"clk_div\" assigned a value but never read" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557261759138 "|DE0_Nano_SoC_top_level"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "hps_h2f_loan_io_in 66 67 DE0_Nano_SoC_top_level.vhd(192) " "VHDL Incomplete Partial Association warning at DE0_Nano_SoC_top_level.vhd(192): port or argument \"hps_h2f_loan_io_in\" has 66/67 unassociated elements" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 192 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1557261759138 "|DE0_Nano_SoC_top_level"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "hps_h2f_loan_io_out 62 67 DE0_Nano_SoC_top_level.vhd(192) " "VHDL Incomplete Partial Association warning at DE0_Nano_SoC_top_level.vhd(192): port or argument \"hps_h2f_loan_io_out\" has 62/67 unassociated elements" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 192 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1557261759138 "|DE0_Nano_SoC_top_level"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "hps_h2f_loan_io_oe 61 67 DE0_Nano_SoC_top_level.vhd(192) " "VHDL Incomplete Partial Association warning at DE0_Nano_SoC_top_level.vhd(192): port or argument \"hps_h2f_loan_io_oe\" has 61/67 unassociated elements" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 192 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1557261759138 "|DE0_Nano_SoC_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:soc_system_inst " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:soc_system_inst\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "soc_system_inst" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider soc_system:soc_system_inst\|clock_divider:clock_divider_0 " "Elaborating entity \"clock_divider\" for hierarchy \"soc_system:soc_system_inst\|clock_divider:clock_divider_0\"" {  } { { "soc_system/synthesis/soc_system.v" "clock_divider_0" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_key soc_system:soc_system_inst\|soc_system_fpga_key:fpga_key " "Elaborating entity \"soc_system_fpga_key\" for hierarchy \"soc_system:soc_system_inst\|soc_system_fpga_key:fpga_key\"" {  } { { "soc_system/synthesis/soc_system.v" "fpga_key" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_led soc_system:soc_system_inst\|soc_system_fpga_led:fpga_led " "Elaborating entity \"soc_system_fpga_led\" for hierarchy \"soc_system:soc_system_inst\|soc_system_fpga_led:fpga_led\"" {  } { { "soc_system/synthesis/soc_system.v" "fpga_led" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:soc_system_inst\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759178 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557261759179 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557261759179 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759180 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759184 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759185 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1557261759189 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557261759189 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1557261759189 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557261759189 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759190 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557261759191 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557261759191 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759192 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557261759195 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557261759195 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557261759195 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557261759195 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557261759279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557261759279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557261759279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557261759279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557261759279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557261759279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557261759279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557261759279 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557261759279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557261759306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/roboy/intelFPGA/18.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557261759392 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557261759392 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557261759392 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557261759392 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557261759392 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557261759392 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_switch soc_system:soc_system_inst\|id_switch:id_switch_0 " "Elaborating entity \"id_switch\" for hierarchy \"soc_system:soc_system_inst\|id_switch:id_switch_0\"" {  } { { "soc_system/synthesis/soc_system.v" "id_switch_0" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piezo_controller soc_system:soc_system_inst\|piezo_controller:piezo_controller_0 " "Elaborating entity \"piezo_controller\" for hierarchy \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\"" {  } { { "soc_system/synthesis/soc_system.v" "piezo_controller_0" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759399 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase_A piezo_controller.vhd(241) " "VHDL Process Statement warning at piezo_controller.vhd(241): signal \"phase_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557261759445 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piezo soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|piezo:\\piezo_gen:0:piezo_inst " "Elaborating entity \"piezo\" for hierarchy \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|piezo:\\piezo_gen:0:piezo_inst\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "\\piezo_gen:0:piezo_inst" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ptp_sync soc_system:soc_system_inst\|ptp_sync:ptp_simple_us_0 " "Elaborating entity \"ptp_sync\" for hierarchy \"soc_system:soc_system_inst\|ptp_sync:ptp_simple_us_0\"" {  } { { "soc_system/synthesis/soc_system.v" "ptp_simple_us_0" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PTP_master soc_system:soc_system_inst\|ptp_sync:ptp_simple_us_0\|PTP_master:ptpmaster0 " "Elaborating entity \"PTP_master\" for hierarchy \"soc_system:soc_system_inst\|ptp_sync:ptp_simple_us_0\|PTP_master:ptpmaster0\"" {  } { { "soc_system/synthesis/submodules/ptp_via_US.v" "ptpmaster0" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/ptp_via_US.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759510 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "startsync_cnt ptp_via_US.v(172) " "Output port \"startsync_cnt\" at ptp_via_US.v(172) has no driver" {  } { { "soc_system/synthesis/submodules/ptp_via_US.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/ptp_via_US.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557261759511 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|ptp_sync:ptp_simple_us_0|PTP_master:ptpmaster0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PTP_slave soc_system:soc_system_inst\|ptp_sync:ptp_simple_us_0\|PTP_slave:ptpslave0 " "Elaborating entity \"PTP_slave\" for hierarchy \"soc_system:soc_system_inst\|ptp_sync:ptp_simple_us_0\|PTP_slave:ptpslave0\"" {  } { { "soc_system/synthesis/submodules/ptp_via_US.v" "ptpslave0" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/ptp_via_US.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtc soc_system:soc_system_inst\|rtc:realtime_clock_controll_0 " "Elaborating entity \"rtc\" for hierarchy \"soc_system:soc_system_inst\|rtc:realtime_clock_controll_0\"" {  } { { "soc_system/synthesis/soc_system.v" "realtime_clock_controll_0" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759528 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rtc_trigger_data realtime_clock_controll.v(131) " "Verilog HDL Always Construct warning at realtime_clock_controll.v(131): inferring latch(es) for variable \"rtc_trigger_data\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557261759529 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[0\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[0\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759529 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[1\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[1\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759529 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[2\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[2\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759529 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[3\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[3\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759529 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[4\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[4\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759529 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[5\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[5\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759529 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[6\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[6\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759529 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[7\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[7\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[8\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[8\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[9\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[9\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[10\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[10\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[11\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[11\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[12\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[12\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[13\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[13\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[14\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[14\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[15\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[15\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[16\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[16\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[17\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[17\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[18\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[18\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[19\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[19\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[20\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[20\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[21\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[21\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[22\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[22\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[23\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[23\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[24\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[24\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[25\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[25\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[26\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[26\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[27\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[27\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[28\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[28\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[29\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[29\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[30\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[30\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rtc_trigger_data\[31\] realtime_clock_controll.v(131) " "Inferred latch for \"rtc_trigger_data\[31\]\" at realtime_clock_controll.v(131)" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261759530 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_time_ctl soc_system:soc_system_inst\|rtc:realtime_clock_controll_0\|IO_time_ctl:tim1 " "Elaborating entity \"IO_time_ctl\" for hierarchy \"soc_system:soc_system_inst\|rtc:realtime_clock_controll_0\|IO_time_ctl:tim1\"" {  } { { "soc_system/synthesis/submodules/realtime_clock_controll.v" "tim1" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/realtime_clock_controll.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "realtime_clock_controll_0_avalon_slave_translator" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fpga_key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fpga_key_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_key_s1_translator" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fpga_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fpga_led_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_led_s1_translator" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:piezo_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:piezo_controller_0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "piezo_controller_0_s1_translator" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "realtime_clock_controll_0_avalon_slave_agent" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "realtime_clock_controll_0_avalon_slave_agent_rsp_fifo" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "realtime_clock_controll_0_avalon_slave_agent_rdata_fifo" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:piezo_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:piezo_controller_0_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "piezo_controller_0_s1_agent" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:piezo_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:piezo_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "piezo_controller_0_s1_agent_rsp_fifo" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "piezo_controller_0_s1_agent_rdata_fifo" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007 soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"soc_system_mm_interconnect_0_router_007\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_007" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007_default_decode soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "realtime_clock_controll_0_avalon_slave_burst_adapter" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "piezo_controller_0_s1_burst_adapter" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "piezo_controller_0_s1_rsp_width_adapter" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759772 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557261759774 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557261759774 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557261759774 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "piezo_controller_0_s1_cmd_width_adapter" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759776 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557261759778 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557261759778 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_005 soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|soc_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"soc_system:soc_system_inst\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|soc_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:soc_system_inst\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:soc_system_inst\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:soc_system_inst\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:soc_system_inst\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:soc_system_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:soc_system_inst\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:soc_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:soc_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:soc_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:soc_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:soc_system_inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:soc_system_inst\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_001" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/soc_system.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261759797 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1557261769246 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[0\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[1\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[2\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[3\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[4\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[54\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[54][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[55\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[55][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[56\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[56][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[57\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[57][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[58\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[58][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[59\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[59][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[47\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[47][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[48\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[48][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[49\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[49][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[50\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[50][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[51\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[51][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[52\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[52][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[53\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[53][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[40\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[40][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[41\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[41][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[42\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[42][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[43\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[43][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[44\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[44][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[45\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[45][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[46\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[46][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[33\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[33][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[34\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[34][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[35\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[35][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[36\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[36][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[37\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[37][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[38\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[38][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[39\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[39][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[26\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[26][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[27\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[27][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[28\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[28][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[29\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[29][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[30\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[30][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[31\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[31][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[32\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[32][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[19\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[19][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[20\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[20][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[21\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[21][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[22\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[22][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[23\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[23][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[24\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[24][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[25\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[25][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[12\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[12][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[13\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[13][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[14\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[14][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[15\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[15][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[16\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[16][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[17\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[17][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[18\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[18][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[5\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[6\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[7\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[7][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[8\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[8][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[9\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[9][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[10\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[10][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[11\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[11][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[15\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[15\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[15\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[15\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[15\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[15\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[14\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[14\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[14\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[14\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[14\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[14\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[13\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[13\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[13\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[13\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[13\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[13\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[12\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[12\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[12\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[12\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[12\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[12\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[11\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[11\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[11\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[11\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[11\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[11\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[10\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[10\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[10\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[10\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[10\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[10\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[9\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[9\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[9\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[9\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[9\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[9\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[8\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[8\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[8\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[8\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[8\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[8\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[7\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[7\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[7\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[7\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[7\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[6\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[6\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[6\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[6\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[6\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[5\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[5\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[5\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[5\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[5\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[4\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[4\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[4\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[4\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[4\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[3\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[3\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[3\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[3\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[3\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[2\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[2\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[2\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[2\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[2\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[1\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[1\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[1\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[1\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[1\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[0\] soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[0\]~synth soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[0\]~synth " "Register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[0\]\" is converted into an equivalent circuit using register \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[0\]~synth\" and latch \"soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/piezo_controller.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/piezo_controller.vhd" 239 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557261772655 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1557261772655 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SCLK~synth " "Node \"HPS_I2C0_SCLK~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SDAT~synth " "Node \"HPS_I2C0_SDAT~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY_N~synth " "Node \"HPS_KEY_N~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO\[0\]~synth " "Node \"HPS_LTC_GPIO\[0\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO\[1\]~synth " "Node \"HPS_LTC_GPIO\[1\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO\[2\]~synth " "Node \"HPS_LTC_GPIO\[2\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO\[3\]~synth " "Node \"HPS_LTC_GPIO\[3\]~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO_ENABLE_N~synth " "Node \"HPS_LTC_GPIO_ENABLE_N~synth\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261774929 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557261774929 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261775366 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "218 " "218 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557261780696 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261781088 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/output_files/DE0_Nano_SoC.map.smsg " "Generated suppressed messages file /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/output_files/DE0_Nano_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261781712 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 0 0 0 " "Adding 12 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557261951956 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557261951956 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RTC_TRIGGER2 " "No output dependent on input pin \"RTC_TRIGGER2\"" {  } { { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557261952910 "|DE0_Nano_SoC_top_level|RTC_TRIGGER2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557261952910 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14826 " "Implemented 14826 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557261952948 ""} { "Info" "ICUT_CUT_TM_OPINS" "110 " "Implemented 110 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557261952948 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "66 " "Implemented 66 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1557261952948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13981 " "Implemented 13981 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557261952948 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1557261952948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557261952948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1079 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1079 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1418 " "Peak virtual memory: 1418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557261953039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 22:45:53 2019 " "Processing ended: Tue May  7 22:45:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557261953039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:28 " "Elapsed time: 00:03:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557261953039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:03 " "Total CPU time (on all processors): 00:04:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557261953039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261953039 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1079 s " "Quartus Prime Flow was successful. 0 errors, 1079 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557261953269 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557261955402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557261955402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 22:45:53 2019 " "Processing started: Tue May  7 22:45:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557261955402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557261955402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_Nano_SoC -c DE0_Nano_SoC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_Nano_SoC -c DE0_Nano_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557261955403 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557261955430 ""}
{ "Info" "0" "" "Project  = DE0_Nano_SoC" {  } {  } 0 0 "Project  = DE0_Nano_SoC" 0 0 "Fitter" 0 0 1557261955431 ""}
{ "Info" "0" "" "Revision = DE0_Nano_SoC" {  } {  } 0 0 "Revision = DE0_Nano_SoC" 0 0 "Fitter" 0 0 1557261955431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557261955700 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Nano_SoC 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"DE0_Nano_SoC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557261955764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557261955807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557261955807 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557261956250 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557261956268 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557261958688 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1557261966616 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G15 " "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1557261967515 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1557261967515 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 6650 global CLKCTRL_G4 " "FPGA_CLK1_50~inputCLKENA0 with 6650 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1557261967515 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:soc_system_inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 5605 global CLKCTRL_G2 " "soc_system:soc_system_inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 5605 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1557261967515 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1557261967515 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1557261967515 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557261967516 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1008 " "The Timing Analyzer is analyzing 1008 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1557261971725 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1557261971741 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1557261971852 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1557261971855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:soc_system_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:soc_system_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972327 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972327 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:soc_system_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:soc_system_inst\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972328 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972328 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1557261972330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972330 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972330 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972330 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972331 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972331 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972331 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972331 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972331 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972332 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972332 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972332 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972332 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972332 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972333 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972333 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972333 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972333 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972333 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972334 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972334 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972334 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972334 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972334 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972334 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972335 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972335 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972335 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972335 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972335 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972335 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972336 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972336 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972336 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972336 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972336 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972336 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972337 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972337 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972337 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972337 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972337 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972337 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972338 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972338 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972338 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972338 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972339 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 48 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972339 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972339 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972339 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972339 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972340 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972340 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972340 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972340 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972340 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972341 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972341 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972341 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972341 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_LOANIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_LOANIO40 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO40\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972341 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO40\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972341 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_LOANIO51 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_LOANIO51 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO51\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO51\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972342 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO51\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO51\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972342 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_LOANIO52 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_LOANIO52 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO52\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO52\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972342 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO52\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO52\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972342 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_LOANIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_LOANIO54 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO54\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972343 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO54\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972343 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_LOANIO64 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_LOANIO64 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO64\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO64\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972343 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO64\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO64\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972343 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_LOANIO65 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_LOANIO65 could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557261972343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO65\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO65\] -to *" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972343 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO65\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO65\]" {  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557261972344 ""}  } { { "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557261972344 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|piezo:\\piezo_gen:60:piezo_inst\|piezo_out FPGA_CLK1_50 " "Register soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|piezo:\\piezo_gen:60:piezo_inst\|piezo_out is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557261972380 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557261972380 "|DE0_Nano_SoC_top_level|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:soc_system_inst\|rtc:realtime_clock_controll_0\|IO_time_ctl:tim1\|ret_val_IO " "Node: soc_system:soc_system_inst\|rtc:realtime_clock_controll_0\|IO_time_ctl:tim1\|ret_val_IO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system_inst\|rtc:realtime_clock_controll_0\|US_output_time\[13\] soc_system:soc_system_inst\|rtc:realtime_clock_controll_0\|IO_time_ctl:tim1\|ret_val_IO " "Register soc_system:soc_system_inst\|rtc:realtime_clock_controll_0\|US_output_time\[13\] is being clocked by soc_system:soc_system_inst\|rtc:realtime_clock_controll_0\|IO_time_ctl:tim1\|ret_val_IO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557261972380 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557261972380 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1|ret_val_IO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RTC_TRIGGER " "Node: RTC_TRIGGER was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:soc_system_inst\|rtc:realtime_clock_controll_0\|rtc_trigger_data\[14\] RTC_TRIGGER " "Latch soc_system:soc_system_inst\|rtc:realtime_clock_controll_0\|rtc_trigger_data\[14\] is being clocked by RTC_TRIGGER" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557261972380 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557261972380 "|DE0_Nano_SoC_top_level|RTC_TRIGGER"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:soc_system_inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node: soc_system:soc_system_inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[3\]~1945 soc_system:soc_system_inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Latch soc_system:soc_system_inst\|piezo_controller:piezo_controller_0\|phase\[60\]\[3\]~1945 is being clocked by soc_system:soc_system_inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557261972380 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557261972380 "|DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557261972381 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557261972381 "|DE0_Nano_SoC_top_level|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557261972381 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557261972381 "|DE0_Nano_SoC_top_level|HPS_I2C0_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557261972383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557261972383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557261972383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557261972383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557261972383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557261972383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557261972383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557261972383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557261972383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557261972383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557261972383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557261972383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557261972383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557261972383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557261972383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557261972383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1557261972383 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1557261972383 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1557261972501 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1557261972501 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1557261972525 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1557261972525 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1557261972527 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 soc_system_inst\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557261972527 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1557261972527 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557261972890 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557261972892 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557261972894 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557261972915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557261972959 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557261973002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557261973002 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557261973023 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557261973336 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1557261973360 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557261973360 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCK " "Node \"ADC_SCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDI " "Node \"ADC_SDI\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDO " "Node \"ADC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_0 " "Node \"ARDUINO_IO_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_1 " "Node \"ARDUINO_IO_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_10 " "Node \"ARDUINO_IO_10\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_11 " "Node \"ARDUINO_IO_11\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_12 " "Node \"ARDUINO_IO_12\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_13 " "Node \"ARDUINO_IO_13\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_14 " "Node \"ARDUINO_IO_14\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_15 " "Node \"ARDUINO_IO_15\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_2 " "Node \"ARDUINO_IO_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_3 " "Node \"ARDUINO_IO_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_4 " "Node \"ARDUINO_IO_4\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_5 " "Node \"ARDUINO_IO_5\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_6 " "Node \"ARDUINO_IO_6\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_7 " "Node \"ARDUINO_IO_7\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_8 " "Node \"ARDUINO_IO_8\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO_9 " "Node \"ARDUINO_IO_9\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK2_50 " "Node \"FPGA_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK3_50 " "Node \"FPGA_CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_0 " "Node \"GPIO_0_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_1 " "Node \"GPIO_0_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_10 " "Node \"GPIO_0_10\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_11 " "Node \"GPIO_0_11\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_12 " "Node \"GPIO_0_12\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_13 " "Node \"GPIO_0_13\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_14 " "Node \"GPIO_0_14\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_15 " "Node \"GPIO_0_15\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_16 " "Node \"GPIO_0_16\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_17 " "Node \"GPIO_0_17\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_18 " "Node \"GPIO_0_18\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_19 " "Node \"GPIO_0_19\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_2 " "Node \"GPIO_0_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_20 " "Node \"GPIO_0_20\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_21 " "Node \"GPIO_0_21\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_22 " "Node \"GPIO_0_22\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_23 " "Node \"GPIO_0_23\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_24 " "Node \"GPIO_0_24\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_25 " "Node \"GPIO_0_25\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_26 " "Node \"GPIO_0_26\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_27 " "Node \"GPIO_0_27\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_28 " "Node \"GPIO_0_28\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_29 " "Node \"GPIO_0_29\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_3 " "Node \"GPIO_0_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_30 " "Node \"GPIO_0_30\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_31 " "Node \"GPIO_0_31\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_32 " "Node \"GPIO_0_32\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_33 " "Node \"GPIO_0_33\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_34 " "Node \"GPIO_0_34\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_35 " "Node \"GPIO_0_35\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_4 " "Node \"GPIO_0_4\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_5 " "Node \"GPIO_0_5\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_6 " "Node \"GPIO_0_6\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_7 " "Node \"GPIO_0_7\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_8 " "Node \"GPIO_0_8\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_9 " "Node \"GPIO_0_9\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_0 " "Node \"GPIO_1_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_1 " "Node \"GPIO_1_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_10 " "Node \"GPIO_1_10\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_11 " "Node \"GPIO_1_11\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_12 " "Node \"GPIO_1_12\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_13 " "Node \"GPIO_1_13\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_14 " "Node \"GPIO_1_14\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_15 " "Node \"GPIO_1_15\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_17 " "Node \"GPIO_1_17\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_18 " "Node \"GPIO_1_18\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_19 " "Node \"GPIO_1_19\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_2 " "Node \"GPIO_1_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_20 " "Node \"GPIO_1_20\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_21 " "Node \"GPIO_1_21\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_22 " "Node \"GPIO_1_22\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_23 " "Node \"GPIO_1_23\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_24 " "Node \"GPIO_1_24\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_25 " "Node \"GPIO_1_25\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_26 " "Node \"GPIO_1_26\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_27 " "Node \"GPIO_1_27\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_28 " "Node \"GPIO_1_28\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_29 " "Node \"GPIO_1_29\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_3 " "Node \"GPIO_1_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_30 " "Node \"GPIO_1_30\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_31 " "Node \"GPIO_1_31\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_32 " "Node \"GPIO_1_32\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_33 " "Node \"GPIO_1_33\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_34 " "Node \"GPIO_1_34\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_4 " "Node \"GPIO_1_4\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_5 " "Node \"GPIO_1_5\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_6 " "Node \"GPIO_1_6\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_7 " "Node \"GPIO_1_7\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_8 " "Node \"GPIO_1_8\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_9 " "Node \"GPIO_1_9\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_0 " "Node \"HPS_DDR3_ADDR_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_1 " "Node \"HPS_DDR3_ADDR_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_10 " "Node \"HPS_DDR3_ADDR_10\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_11 " "Node \"HPS_DDR3_ADDR_11\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_12 " "Node \"HPS_DDR3_ADDR_12\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_13 " "Node \"HPS_DDR3_ADDR_13\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_14 " "Node \"HPS_DDR3_ADDR_14\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_2 " "Node \"HPS_DDR3_ADDR_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_3 " "Node \"HPS_DDR3_ADDR_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_4 " "Node \"HPS_DDR3_ADDR_4\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_5 " "Node \"HPS_DDR3_ADDR_5\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_6 " "Node \"HPS_DDR3_ADDR_6\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_7 " "Node \"HPS_DDR3_ADDR_7\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_8 " "Node \"HPS_DDR3_ADDR_8\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ADDR_9 " "Node \"HPS_DDR3_ADDR_9\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA_0 " "Node \"HPS_DDR3_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA_1 " "Node \"HPS_DDR3_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA_2 " "Node \"HPS_DDR3_BA_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM_0 " "Node \"HPS_DDR3_DM_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM_1 " "Node \"HPS_DDR3_DM_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM_2 " "Node \"HPS_DDR3_DM_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM_3 " "Node \"HPS_DDR3_DM_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N_0 " "Node \"HPS_DDR3_DQS_N_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N_1 " "Node \"HPS_DDR3_DQS_N_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N_2 " "Node \"HPS_DDR3_DQS_N_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_N_3 " "Node \"HPS_DDR3_DQS_N_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P_0 " "Node \"HPS_DDR3_DQS_P_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P_1 " "Node \"HPS_DDR3_DQS_P_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P_2 " "Node \"HPS_DDR3_DQS_P_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_P_3 " "Node \"HPS_DDR3_DQS_P_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_0 " "Node \"HPS_DDR3_DQ_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_1 " "Node \"HPS_DDR3_DQ_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_10 " "Node \"HPS_DDR3_DQ_10\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_11 " "Node \"HPS_DDR3_DQ_11\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_12 " "Node \"HPS_DDR3_DQ_12\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_13 " "Node \"HPS_DDR3_DQ_13\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_14 " "Node \"HPS_DDR3_DQ_14\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_15 " "Node \"HPS_DDR3_DQ_15\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_16 " "Node \"HPS_DDR3_DQ_16\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_17 " "Node \"HPS_DDR3_DQ_17\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_18 " "Node \"HPS_DDR3_DQ_18\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_19 " "Node \"HPS_DDR3_DQ_19\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_2 " "Node \"HPS_DDR3_DQ_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_20 " "Node \"HPS_DDR3_DQ_20\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_21 " "Node \"HPS_DDR3_DQ_21\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_22 " "Node \"HPS_DDR3_DQ_22\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_23 " "Node \"HPS_DDR3_DQ_23\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_24 " "Node \"HPS_DDR3_DQ_24\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_25 " "Node \"HPS_DDR3_DQ_25\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_26 " "Node \"HPS_DDR3_DQ_26\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_27 " "Node \"HPS_DDR3_DQ_27\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_28 " "Node \"HPS_DDR3_DQ_28\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_29 " "Node \"HPS_DDR3_DQ_29\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_3 " "Node \"HPS_DDR3_DQ_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_30 " "Node \"HPS_DDR3_DQ_30\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_31 " "Node \"HPS_DDR3_DQ_31\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_4 " "Node \"HPS_DDR3_DQ_4\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_5 " "Node \"HPS_DDR3_DQ_5\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_6 " "Node \"HPS_DDR3_DQ_6\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_7 " "Node \"HPS_DDR3_DQ_7\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_8 " "Node \"HPS_DDR3_DQ_8\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ_9 " "Node \"HPS_DDR3_DQ_9\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA_0 " "Node \"HPS_ENET_RX_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA_1 " "Node \"HPS_ENET_RX_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA_2 " "Node \"HPS_ENET_RX_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA_3 " "Node \"HPS_ENET_RX_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA_0 " "Node \"HPS_ENET_TX_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA_1 " "Node \"HPS_ENET_TX_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA_2 " "Node \"HPS_ENET_TX_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA_3 " "Node \"HPS_ENET_TX_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C1_SCLK " "Node \"HPS_I2C1_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C1_SDAT " "Node \"HPS_I2C1_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LTC_GPIO " "Node \"HPS_LTC_GPIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LTC_GPIO_0 " "Node \"HPS_LTC_GPIO_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LTC_GPIO_1 " "Node \"HPS_LTC_GPIO_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LTC_GPIO_2 " "Node \"HPS_LTC_GPIO_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LTC_GPIO_3 " "Node \"HPS_LTC_GPIO_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA_0 " "Node \"HPS_SD_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA_1 " "Node \"HPS_SD_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA_2 " "Node \"HPS_SD_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA_3 " "Node \"HPS_SD_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_CLK " "Node \"HPS_SPIM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_MISO " "Node \"HPS_SPIM_MISO\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_MOSI " "Node \"HPS_SPIM_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_SS " "Node \"HPS_SPIM_SS\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_0 " "Node \"HPS_USB_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_1 " "Node \"HPS_USB_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_2 " "Node \"HPS_USB_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_3 " "Node \"HPS_USB_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_4 " "Node \"HPS_USB_DATA_4\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_5 " "Node \"HPS_USB_DATA_5\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_6 " "Node \"HPS_USB_DATA_6\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA_7 " "Node \"HPS_USB_DATA_7\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_0 " "Node \"KEY_N_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_1 " "Node \"KEY_N_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_0 " "Node \"LED_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_1 " "Node \"LED_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_2 " "Node \"LED_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_3 " "Node \"LED_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_4 " "Node \"LED_4\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_5 " "Node \"LED_5\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_6 " "Node \"LED_6\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_7 " "Node \"LED_7\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_1 " "Node \"PIEZO_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_10 " "Node \"PIEZO_10\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_11 " "Node \"PIEZO_11\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_12 " "Node \"PIEZO_12\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_13 " "Node \"PIEZO_13\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_14 " "Node \"PIEZO_14\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_15 " "Node \"PIEZO_15\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_16 " "Node \"PIEZO_16\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_17 " "Node \"PIEZO_17\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_18 " "Node \"PIEZO_18\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_19 " "Node \"PIEZO_19\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_2 " "Node \"PIEZO_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_20 " "Node \"PIEZO_20\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_21 " "Node \"PIEZO_21\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_22 " "Node \"PIEZO_22\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_23 " "Node \"PIEZO_23\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_24 " "Node \"PIEZO_24\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_25 " "Node \"PIEZO_25\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_26 " "Node \"PIEZO_26\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_27 " "Node \"PIEZO_27\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_28 " "Node \"PIEZO_28\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_29 " "Node \"PIEZO_29\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_3 " "Node \"PIEZO_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_30 " "Node \"PIEZO_30\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_31 " "Node \"PIEZO_31\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_32 " "Node \"PIEZO_32\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_33 " "Node \"PIEZO_33\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_34 " "Node \"PIEZO_34\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_35 " "Node \"PIEZO_35\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_36 " "Node \"PIEZO_36\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_36" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_37 " "Node \"PIEZO_37\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_37" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_38 " "Node \"PIEZO_38\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_38" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_39 " "Node \"PIEZO_39\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_39" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_4 " "Node \"PIEZO_4\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_40 " "Node \"PIEZO_40\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_40" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_41 " "Node \"PIEZO_41\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_41" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_42 " "Node \"PIEZO_42\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_42" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_43 " "Node \"PIEZO_43\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_43" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_44 " "Node \"PIEZO_44\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_44" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_45 " "Node \"PIEZO_45\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_45" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_46 " "Node \"PIEZO_46\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_46" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_47 " "Node \"PIEZO_47\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_47" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_48 " "Node \"PIEZO_48\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_48" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_49 " "Node \"PIEZO_49\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_49" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_5 " "Node \"PIEZO_5\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_50 " "Node \"PIEZO_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_51 " "Node \"PIEZO_51\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_51" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_52 " "Node \"PIEZO_52\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_52" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_53 " "Node \"PIEZO_53\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_53" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_54 " "Node \"PIEZO_54\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_54" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_55 " "Node \"PIEZO_55\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_55" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_56 " "Node \"PIEZO_56\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_56" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_57 " "Node \"PIEZO_57\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_57" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_58 " "Node \"PIEZO_58\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_58" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_59 " "Node \"PIEZO_59\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_59" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_6 " "Node \"PIEZO_6\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_60 " "Node \"PIEZO_60\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_60" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_7 " "Node \"PIEZO_7\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_8 " "Node \"PIEZO_8\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PIEZO_9 " "Node \"PIEZO_9\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIEZO_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_0 " "Node \"SW_0\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_1 " "Node \"SW_1\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_2 " "Node \"SW_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_3 " "Node \"SW_3\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557261974012 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1557261974012 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557261974019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557261976473 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1557261978543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557261989890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557261994682 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557261996930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557261996930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557262001430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557262007721 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557262007721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557262012417 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1557262012417 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557262012417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557262012419 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.60 " "Total time spent on timing analysis during the Fitter is 2.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557262024062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557262024250 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557262028888 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557262028899 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557262033275 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:28 " "Fitter post-fit operations ending: elapsed time is 00:00:28" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557262052897 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1557262053598 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE0_Nano_SoC_top_level.vhd" "" { Text "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1557262053689 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1557262053689 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/output_files/DE0_Nano_SoC.fit.smsg " "Generated suppressed messages file /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/output_files/DE0_Nano_SoC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557262054516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 480 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 480 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3065 " "Peak virtual memory: 3065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557262057352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 22:47:37 2019 " "Processing ended: Tue May  7 22:47:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557262057352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557262057352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:17 " "Total CPU time (on all processors): 00:03:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557262057352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557262057352 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1559 s " "Quartus Prime Flow was successful. 0 errors, 1559 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557262057947 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557262058507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557262058508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 22:47:38 2019 " "Processing started: Tue May  7 22:47:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557262058508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557262058508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_Nano_SoC -c DE0_Nano_SoC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_Nano_SoC -c DE0_Nano_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557262058508 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557262065740 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1557262067365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1088 " "Peak virtual memory: 1088 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557262067505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 22:47:47 2019 " "Processing ended: Tue May  7 22:47:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557262067505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557262067505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557262067505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557262067505 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1559 s " "Quartus Prime Flow was successful. 0 errors, 1559 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557262067696 ""}
