INFO: [v++ 60-1548] Creating build summary session with primary output E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain\matmul_plain.hlscompile_summary, at 12/09/24 21:53:37
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain -config E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/hls_config.cfg -cmdlineconfig E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain/hls/config.cmdline
INFO: [HLS 200-10] For user 'benj-' on host 'benji-proart' (Windows NT_amd64 version 10.0) on Mon Dec 09 21:53:40 -0800 2024
INFO: [HLS 200-10] In directory 'E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component'
INFO: [HLS 200-2005] Using work_dir E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/Matmul_no_op.cpp' from E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/Matmul_no_op.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=matmul_plain' from E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu7ev-ffvc1156-2-e' from E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.386 seconds; current allocated memory: 190.801 MB.
INFO: [HLS 200-10] Analyzing design file '../Matmul_no_op.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 23.601 seconds; current allocated memory: 198.910 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 203 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/eecs298soc/hls_component/matmul_plain/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_16_2> at ../Matmul_no_op.cpp:16:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_3' is marked as complete unroll implied by the pipeline pragma (../Matmul_no_op.cpp:18:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_3' (../Matmul_no_op.cpp:18:24) in function 'matmul_plain' completely with a factor of 16 (../Matmul_no_op.cpp:6:0)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(../Matmul_no_op.cpp:15:19) has been inferred on bundle 'dataAB'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../Matmul_no_op.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 has been inferred on bundle 'dataA'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../Matmul_no_op.cpp:18:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.383 seconds; current allocated memory: 199.570 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 199.570 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 203.934 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 205.355 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 227.383 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_15_1'(../Matmul_no_op.cpp:15:19) and 'VITIS_LOOP_16_2'(../Matmul_no_op.cpp:16:22) in function 'matmul_plain' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_1' (../Matmul_no_op.cpp:15:19) in function 'matmul_plain'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 227.391 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_plain' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_plain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_15', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_15', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_15', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_15', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_15', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_15', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 86, loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.586 seconds; current allocated memory: 227.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 229.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_plain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/dataA' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/dataB' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/dataAB' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/AB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_plain' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_plain' pipeline 'VITIS_LOOP_15_1_VITIS_LOOP_16_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'AB' and 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_plain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.234 seconds; current allocated memory: 235.328 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.067 seconds; current allocated memory: 242.281 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.944 seconds; current allocated memory: 249.594 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_plain.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_plain.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 44.887 seconds; peak allocated memory: 249.668 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 50s
