{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764075121555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764075121555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 09:52:01 2025 " "Processing started: Tue Nov 25 09:52:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764075121555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075121555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IARITH -c IARITH " "Command: quartus_map --read_settings_files=on --write_settings_files=off IARITH -c IARITH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075121555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764075122054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "discreto_muxgenericonx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file discreto_muxgenericonx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenericoNx1-Behavioral " "Found design unit 1: muxGenericoNx1-Behavioral" {  } { { "discreto_muxGenericoNx1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_muxGenericoNx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129681 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenericoNx1 " "Found entity 1: muxGenericoNx1" {  } { { "discreto_muxGenericoNx1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_muxGenericoNx1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "discreto_muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file discreto_muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "discreto_muxGenerico2x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_muxGenerico2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129681 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "discreto_muxGenerico2x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_muxGenerico2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "discreto_mux32to1_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file discreto_mux32to1_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32to1_32bits-concorrente " "Found design unit 1: mux32to1_32bits-concorrente" {  } { { "discreto_mux32to1_32bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_mux32to1_32bits.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129681 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32to1_32bits " "Found entity 1: mux32to1_32bits" {  } { { "discreto_mux32to1_32bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_mux32to1_32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "discreto_bancoregistradoresdiscretos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file discreto_bancoregistradoresdiscretos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresDiscretos-comportamento " "Found design unit 1: bancoRegistradoresDiscretos-comportamento" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129697 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresDiscretos " "Found entity 1: bancoRegistradoresDiscretos" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-comportamento " "Found design unit 1: flipFlop-comportamento" {  } { { "flipFlop.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/flipFlop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129697 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/flipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iarith.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iarith.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IARITH-comportamento " "Found design unit 1: IARITH-comportamento" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129697 ""} { "Info" "ISGN_ENTITY_NAME" "1 IARITH " "Found entity 1: IARITH" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_10Bits-comportamento " "Found design unit 1: mux4x1_10Bits-comportamento" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129697 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_10Bits " "Found entity 1: mux4x1_10Bits" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico_mais1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico_mais1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico_Mais1-comportamento " "Found design unit 1: somadorGenerico_Mais1-comportamento" {  } { { "somadorGenerico_MAis1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/somadorGenerico_MAis1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129697 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico_Mais1 " "Found entity 1: somadorGenerico_Mais1" {  } { { "somadorGenerico_MAis1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/somadorGenerico_MAis1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129712 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129712 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129712 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129724 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-comportamento " "Found design unit 1: UnidadeControle-comportamento" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/UnidadeControle.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129728 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/UnidadeControle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129728 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129728 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg_6casas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg_6casas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg_6casas-comportamento " "Found design unit 1: conversorHex7Seg_6casas-comportamento" {  } { { "conversorHex7Seg_6casas.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg_6casas.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129728 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg_6casas " "Found entity 1: conversorHex7Seg_6casas" {  } { { "conversorHex7Seg_6casas.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg_6casas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_32Bits-comportamento " "Found design unit 1: mux2x1_32Bits-comportamento" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129728 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_32Bits " "Found entity 1: mux2x1_32Bits" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075129728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IARITH " "Elaborating entity \"IARITH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764075129808 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DATA_IN IARITH.vhd(13) " "VHDL Signal Declaration warning at IARITH.vhd(13): used implicit default value for signal \"DATA_IN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764075129808 "|IARITH"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DATA_OUT IARITH.vhd(14) " "VHDL Signal Declaration warning at IARITH.vhd(14): used implicit default value for signal \"DATA_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764075129808 "|IARITH"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADDRESS IARITH.vhd(15) " "VHDL Signal Declaration warning at IARITH.vhd(15): used implicit default value for signal \"ADDRESS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764075129808 "|IARITH"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[5..0\] IARITH.vhd(11) " "Using initial value X (don't care) for net \"LEDR\[5..0\]\" at IARITH.vhd(11)" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129808 "|IARITH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico:BaseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico:BaseTempo\"" {  } { { "IARITH.vhd" "BaseTempo" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764075129824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:Registrador_PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:Registrador_PC\"" {  } { { "IARITH.vhd" "Registrador_PC" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764075129824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico_Mais1 somadorGenerico_Mais1:PC_Mais1 " "Elaborating entity \"somadorGenerico_Mais1\" for hierarchy \"somadorGenerico_Mais1:PC_Mais1\"" {  } { { "IARITH.vhd" "PC_Mais1" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764075129824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_10Bits mux4x1_10Bits:mux4x1 " "Elaborating entity \"mux4x1_10Bits\" for hierarchy \"mux4x1_10Bits:mux4x1\"" {  } { { "IARITH.vhd" "mux4x1" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764075129824 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[0\] mux4x1.vhd(18) " "Inferred latch for \"saida_MUX\[0\]\" at mux4x1.vhd(18)" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129824 "|IARITH|mux4x1_10Bits:mux4x1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[1\] mux4x1.vhd(18) " "Inferred latch for \"saida_MUX\[1\]\" at mux4x1.vhd(18)" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129824 "|IARITH|mux4x1_10Bits:mux4x1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[2\] mux4x1.vhd(18) " "Inferred latch for \"saida_MUX\[2\]\" at mux4x1.vhd(18)" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129824 "|IARITH|mux4x1_10Bits:mux4x1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[3\] mux4x1.vhd(18) " "Inferred latch for \"saida_MUX\[3\]\" at mux4x1.vhd(18)" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129824 "|IARITH|mux4x1_10Bits:mux4x1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[4\] mux4x1.vhd(18) " "Inferred latch for \"saida_MUX\[4\]\" at mux4x1.vhd(18)" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129824 "|IARITH|mux4x1_10Bits:mux4x1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[5\] mux4x1.vhd(18) " "Inferred latch for \"saida_MUX\[5\]\" at mux4x1.vhd(18)" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129824 "|IARITH|mux4x1_10Bits:mux4x1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[6\] mux4x1.vhd(18) " "Inferred latch for \"saida_MUX\[6\]\" at mux4x1.vhd(18)" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129824 "|IARITH|mux4x1_10Bits:mux4x1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[7\] mux4x1.vhd(18) " "Inferred latch for \"saida_MUX\[7\]\" at mux4x1.vhd(18)" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129824 "|IARITH|mux4x1_10Bits:mux4x1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[8\] mux4x1.vhd(18) " "Inferred latch for \"saida_MUX\[8\]\" at mux4x1.vhd(18)" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129824 "|IARITH|mux4x1_10Bits:mux4x1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[9\] mux4x1.vhd(18) " "Inferred latch for \"saida_MUX\[9\]\" at mux4x1.vhd(18)" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129824 "|IARITH|mux4x1_10Bits:mux4x1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:memoriaROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:memoriaROM\"" {  } { { "IARITH.vhd" "memoriaROM" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764075129824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_32Bits mux2x1_32Bits:mux2x1_A " "Elaborating entity \"mux2x1_32Bits\" for hierarchy \"mux2x1_32Bits:mux2x1_A\"" {  } { { "IARITH.vhd" "mux2x1_A" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[0\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[0\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[1\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[1\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[2\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[2\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[3\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[3\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[4\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[4\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[5\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[5\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[6\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[6\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[7\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[7\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[8\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[8\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[9\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[9\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[10\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[10\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[11\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[11\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[12\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[12\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[13\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[13\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[14\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[14\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[15\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[15\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[16\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[16\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[17\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[17\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[18\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[18\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[19\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[19\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[20\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[20\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[21\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[21\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[22\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[22\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[23\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[23\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[24\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[24\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[25\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[25\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[26\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[26\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[27\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[27\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[28\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[28\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[29\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[29\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[30\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[30\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[31\] mux2x1_32Bits.vhd(18) " "Inferred latch for \"saida_MUX\[31\]\" at mux2x1_32Bits.vhd(18)" {  } { { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|mux2x1_32Bits:mux2x1_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresDiscretos bancoRegistradoresDiscretos:bancoRegistradores " "Elaborating entity \"bancoRegistradoresDiscretos\" for hierarchy \"bancoRegistradoresDiscretos:bancoRegistradores\"" {  } { { "IARITH.vhd" "bancoRegistradores" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(130) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(130): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 130 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(131) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(131): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 131 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(132) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(132): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 132 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(133) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(133): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 133 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(134) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(134): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 134 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(135) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(135): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 135 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(136) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(136): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 136 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(137) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(137): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 137 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(138) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(138): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 138 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(139) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(139): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 139 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(140) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(140): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 140 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(141) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(141): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 141 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(142) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(142): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 142 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(143) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(143): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 143 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(144) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(144): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 144 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(145) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(145): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 145 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(146) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(146): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 146 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(147) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(147): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 147 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(148) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(148): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 148 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(149) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(149): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 149 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(150) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(150): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 150 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(151) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(151): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 151 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(152) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(152): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 152 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(153) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(153): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 153 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(154) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(154): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 154 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(155) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(155): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 155 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(156) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(156): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 156 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(157) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(157): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 157 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(158) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(158): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 158 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(159) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(159): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 159 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(160) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(160): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 160 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(161) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(161): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 161 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(349) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(349): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 349 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE discreto_bancoRegistradoresDiscretos.vhd(416) " "VHDL warning at discreto_bancoRegistradoresDiscretos.vhd(416): comparison between unequal length operands always returns FALSE" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 416 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129855 "|IARITH|bancoRegistradoresDiscretos:bancoRegistradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico bancoRegistradoresDiscretos:bancoRegistradores\|registradorGenerico:Reg0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"bancoRegistradoresDiscretos:bancoRegistradores\|registradorGenerico:Reg0\"" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "Reg0" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764075129871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32to1_32bits bancoRegistradoresDiscretos:bancoRegistradores\|mux32to1_32bits:mux32to1_A " "Elaborating entity \"mux32to1_32bits\" for hierarchy \"bancoRegistradoresDiscretos:bancoRegistradores\|mux32to1_32bits:mux32to1_A\"" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "mux32to1_A" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764075129887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 bancoRegistradoresDiscretos:bancoRegistradores\|muxGenerico2x1:muxGenerico2x1_A " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"bancoRegistradoresDiscretos:bancoRegistradores\|muxGenerico2x1:muxGenerico2x1_A\"" {  } { { "discreto_bancoRegistradoresDiscretos.vhd" "muxGenerico2x1_A" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/discreto_bancoRegistradoresDiscretos.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764075129887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "IARITH.vhd" "ULA" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764075129905 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagMenor ULA.vhd(38) " "Inferred latch for \"flagMenor\" at ULA.vhd(38)" {  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075129905 "|IARITH|ULA:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:memRAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:memRAM\"" {  } { { "IARITH.vhd" "memRAM" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764075129907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:PontosDeControle " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:PontosDeControle\"" {  } { { "IARITH.vhd" "PontosDeControle" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764075129909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg_6casas conversorHex7Seg_6casas:HEX_6CASAS " "Elaborating entity \"conversorHex7Seg_6casas\" for hierarchy \"conversorHex7Seg_6casas:HEX_6CASAS\"" {  } { { "IARITH.vhd" "HEX_6CASAS" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764075129911 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:memRAM\|ram " "RAM logic \"memoriaRAM:memRAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1764075130727 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1764075130727 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[0\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[1\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[2\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[3\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[4\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[5\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[6\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[7\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[8\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[8\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[9\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[9\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[10\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[10\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[11\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[11\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[12\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[12\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[13\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[13\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[14\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[14\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[15\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[15\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[16\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[16\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[17\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[17\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[18\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[18\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[19\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[19\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[20\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[20\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[21\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[21\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[22\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[22\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[23\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[23\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[24\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[24\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[25\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[25\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[26\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[26\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[27\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[27\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[28\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[28\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[29\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[29\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[30\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[30\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:memRAM\|dado_out\[31\] " "Converted tri-state buffer \"memoriaRAM:memRAM\|dado_out\[31\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1764075130759 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1764075130759 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4x1_10Bits:mux4x1\|saida_MUX\[0\] " "LATCH primitive \"mux4x1_10Bits:mux4x1\|saida_MUX\[0\]\" is permanently enabled" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764075132405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4x1_10Bits:mux4x1\|saida_MUX\[1\] " "LATCH primitive \"mux4x1_10Bits:mux4x1\|saida_MUX\[1\]\" is permanently enabled" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764075132405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4x1_10Bits:mux4x1\|saida_MUX\[2\] " "LATCH primitive \"mux4x1_10Bits:mux4x1\|saida_MUX\[2\]\" is permanently enabled" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764075132405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4x1_10Bits:mux4x1\|saida_MUX\[3\] " "LATCH primitive \"mux4x1_10Bits:mux4x1\|saida_MUX\[3\]\" is permanently enabled" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764075132405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4x1_10Bits:mux4x1\|saida_MUX\[4\] " "LATCH primitive \"mux4x1_10Bits:mux4x1\|saida_MUX\[4\]\" is permanently enabled" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764075132405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4x1_10Bits:mux4x1\|saida_MUX\[5\] " "LATCH primitive \"mux4x1_10Bits:mux4x1\|saida_MUX\[5\]\" is permanently enabled" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764075132405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4x1_10Bits:mux4x1\|saida_MUX\[6\] " "LATCH primitive \"mux4x1_10Bits:mux4x1\|saida_MUX\[6\]\" is permanently enabled" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764075132405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4x1_10Bits:mux4x1\|saida_MUX\[7\] " "LATCH primitive \"mux4x1_10Bits:mux4x1\|saida_MUX\[7\]\" is permanently enabled" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764075132405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4x1_10Bits:mux4x1\|saida_MUX\[8\] " "LATCH primitive \"mux4x1_10Bits:mux4x1\|saida_MUX\[8\]\" is permanently enabled" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764075132405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4x1_10Bits:mux4x1\|saida_MUX\[9\] " "LATCH primitive \"mux4x1_10Bits:mux4x1\|saida_MUX\[9\]\" is permanently enabled" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux4x1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1764075132405 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversorHex7Seg_6casas:HEX_6CASAS\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversorHex7Seg_6casas:HEX_6CASAS\|Mod0\"" {  } { { "conversorHex7Seg_6casas.vhd" "Mod0" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg_6casas.vhd" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075132675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversorHex7Seg_6casas:HEX_6CASAS\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversorHex7Seg_6casas:HEX_6CASAS\|Div0\"" {  } { { "conversorHex7Seg_6casas.vhd" "Div0" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg_6casas.vhd" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075132675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversorHex7Seg_6casas:HEX_6CASAS\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversorHex7Seg_6casas:HEX_6CASAS\|Mod1\"" {  } { { "conversorHex7Seg_6casas.vhd" "Mod1" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg_6casas.vhd" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075132675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversorHex7Seg_6casas:HEX_6CASAS\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversorHex7Seg_6casas:HEX_6CASAS\|Div1\"" {  } { { "conversorHex7Seg_6casas.vhd" "Div1" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg_6casas.vhd" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075132675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversorHex7Seg_6casas:HEX_6CASAS\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversorHex7Seg_6casas:HEX_6CASAS\|Mod2\"" {  } { { "conversorHex7Seg_6casas.vhd" "Mod2" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg_6casas.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075132675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversorHex7Seg_6casas:HEX_6CASAS\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversorHex7Seg_6casas:HEX_6CASAS\|Div2\"" {  } { { "conversorHex7Seg_6casas.vhd" "Div2" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg_6casas.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075132675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversorHex7Seg_6casas:HEX_6CASAS\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversorHex7Seg_6casas:HEX_6CASAS\|Mod3\"" {  } { { "conversorHex7Seg_6casas.vhd" "Mod3" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg_6casas.vhd" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075132675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversorHex7Seg_6casas:HEX_6CASAS\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversorHex7Seg_6casas:HEX_6CASAS\|Div3\"" {  } { { "conversorHex7Seg_6casas.vhd" "Div3" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg_6casas.vhd" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075132675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversorHex7Seg_6casas:HEX_6CASAS\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversorHex7Seg_6casas:HEX_6CASAS\|Mod4\"" {  } { { "conversorHex7Seg_6casas.vhd" "Mod4" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg_6casas.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075132675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversorHex7Seg_6casas:HEX_6CASAS\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversorHex7Seg_6casas:HEX_6CASAS\|Div4\"" {  } { { "conversorHex7Seg_6casas.vhd" "Div4" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg_6casas.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075132675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversorHex7Seg_6casas:HEX_6CASAS\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversorHex7Seg_6casas:HEX_6CASAS\|Mod5\"" {  } { { "conversorHex7Seg_6casas.vhd" "Mod5" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg_6casas.vhd" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075132675 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764075132675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conversorHex7Seg_6casas:HEX_6CASAS\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"conversorHex7Seg_6casas:HEX_6CASAS\|lpm_divide:Mod0\"" {  } { { "conversorHex7Seg_6casas.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg_6casas.vhd" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764075132728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conversorHex7Seg_6casas:HEX_6CASAS\|lpm_divide:Mod0 " "Instantiated megafunction \"conversorHex7Seg_6casas:HEX_6CASAS\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764075132728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764075132728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764075132728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764075132728 ""}  } { { "conversorHex7Seg_6casas.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg_6casas.vhd" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764075132728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a5m " "Found entity 1: lpm_divide_a5m" {  } { { "db/lpm_divide_a5m.tdf" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/db/lpm_divide_a5m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075132764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075132764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075132786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075132786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075132801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075132801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conversorHex7Seg_6casas:HEX_6CASAS\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"conversorHex7Seg_6casas:HEX_6CASAS\|lpm_divide:Div0\"" {  } { { "conversorHex7Seg_6casas.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg_6casas.vhd" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764075132829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conversorHex7Seg_6casas:HEX_6CASAS\|lpm_divide:Div0 " "Instantiated megafunction \"conversorHex7Seg_6casas:HEX_6CASAS\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764075132829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764075132829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764075132829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764075132829 ""}  } { { "conversorHex7Seg_6casas.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/conversorHex7Seg_6casas.vhd" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764075132829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/db/lpm_divide_kbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075132865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075132865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075132881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075132881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764075132897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075132897 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[0\] GND " "Pin \"DATA_IN\[0\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[1\] GND " "Pin \"DATA_IN\[1\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[2\] GND " "Pin \"DATA_IN\[2\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[3\] GND " "Pin \"DATA_IN\[3\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[4\] GND " "Pin \"DATA_IN\[4\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[5\] GND " "Pin \"DATA_IN\[5\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[6\] GND " "Pin \"DATA_IN\[6\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[7\] GND " "Pin \"DATA_IN\[7\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[8\] GND " "Pin \"DATA_IN\[8\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[9\] GND " "Pin \"DATA_IN\[9\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[10\] GND " "Pin \"DATA_IN\[10\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[11\] GND " "Pin \"DATA_IN\[11\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[12\] GND " "Pin \"DATA_IN\[12\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[13\] GND " "Pin \"DATA_IN\[13\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[14\] GND " "Pin \"DATA_IN\[14\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[15\] GND " "Pin \"DATA_IN\[15\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[16\] GND " "Pin \"DATA_IN\[16\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[17\] GND " "Pin \"DATA_IN\[17\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[18\] GND " "Pin \"DATA_IN\[18\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[19\] GND " "Pin \"DATA_IN\[19\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[20\] GND " "Pin \"DATA_IN\[20\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[21\] GND " "Pin \"DATA_IN\[21\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[22\] GND " "Pin \"DATA_IN\[22\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[23\] GND " "Pin \"DATA_IN\[23\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[24\] GND " "Pin \"DATA_IN\[24\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[25\] GND " "Pin \"DATA_IN\[25\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[26\] GND " "Pin \"DATA_IN\[26\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[27\] GND " "Pin \"DATA_IN\[27\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[28\] GND " "Pin \"DATA_IN\[28\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[29\] GND " "Pin \"DATA_IN\[29\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[30\] GND " "Pin \"DATA_IN\[30\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_IN\[31\] GND " "Pin \"DATA_IN\[31\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_IN[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[0\] GND " "Pin \"DATA_OUT\[0\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[1\] GND " "Pin \"DATA_OUT\[1\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[2\] GND " "Pin \"DATA_OUT\[2\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[3\] GND " "Pin \"DATA_OUT\[3\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[4\] GND " "Pin \"DATA_OUT\[4\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[5\] GND " "Pin \"DATA_OUT\[5\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[6\] GND " "Pin \"DATA_OUT\[6\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[7\] GND " "Pin \"DATA_OUT\[7\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[8\] GND " "Pin \"DATA_OUT\[8\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[9\] GND " "Pin \"DATA_OUT\[9\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[10\] GND " "Pin \"DATA_OUT\[10\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[11\] GND " "Pin \"DATA_OUT\[11\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[12\] GND " "Pin \"DATA_OUT\[12\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[13\] GND " "Pin \"DATA_OUT\[13\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[14\] GND " "Pin \"DATA_OUT\[14\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[15\] GND " "Pin \"DATA_OUT\[15\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[16\] GND " "Pin \"DATA_OUT\[16\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[17\] GND " "Pin \"DATA_OUT\[17\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[18\] GND " "Pin \"DATA_OUT\[18\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[19\] GND " "Pin \"DATA_OUT\[19\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[20\] GND " "Pin \"DATA_OUT\[20\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[21\] GND " "Pin \"DATA_OUT\[21\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[22\] GND " "Pin \"DATA_OUT\[22\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[23\] GND " "Pin \"DATA_OUT\[23\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[24\] GND " "Pin \"DATA_OUT\[24\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[25\] GND " "Pin \"DATA_OUT\[25\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[26\] GND " "Pin \"DATA_OUT\[26\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[27\] GND " "Pin \"DATA_OUT\[27\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[28\] GND " "Pin \"DATA_OUT\[28\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[29\] GND " "Pin \"DATA_OUT\[29\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[30\] GND " "Pin \"DATA_OUT\[30\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[31\] GND " "Pin \"DATA_OUT\[31\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|DATA_OUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[0\] GND " "Pin \"ADDRESS\[0\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|ADDRESS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[1\] GND " "Pin \"ADDRESS\[1\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|ADDRESS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[2\] GND " "Pin \"ADDRESS\[2\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|ADDRESS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[3\] GND " "Pin \"ADDRESS\[3\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|ADDRESS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[4\] GND " "Pin \"ADDRESS\[4\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|ADDRESS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[5\] GND " "Pin \"ADDRESS\[5\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|ADDRESS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[6\] GND " "Pin \"ADDRESS\[6\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|ADDRESS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[7\] GND " "Pin \"ADDRESS\[7\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|ADDRESS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[8\] GND " "Pin \"ADDRESS\[8\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|ADDRESS[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[9\] GND " "Pin \"ADDRESS\[9\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|ADDRESS[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS\[10\] GND " "Pin \"ADDRESS\[10\]\" is stuck at GND" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764075135119 "|IARITH|ADDRESS[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764075135119 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764075135231 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1792 " "1792 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764075136167 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 24 " "Ignored 24 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075136231 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1764075136231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764075136454 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764075136454 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075136633 "|IARITH|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075136633 "|IARITH|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075136633 "|IARITH|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "IARITH.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/IARITH.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075136633 "|IARITH|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764075136633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3832 " "Implemented 3832 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764075136635 ""} { "Info" "ICUT_CUT_TM_OPINS" "127 " "Implemented 127 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764075136635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3700 " "Implemented 3700 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764075136635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764075136635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 193 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 193 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764075136684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 25 09:52:16 2025 " "Processing ended: Tue Nov 25 09:52:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764075136684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764075136684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764075136684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764075136684 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1764075137890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764075137890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 09:52:17 2025 " "Processing started: Tue Nov 25 09:52:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764075137890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1764075137890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IARITH -c IARITH " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IARITH -c IARITH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1764075137890 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1764075138025 ""}
{ "Info" "0" "" "Project  = IARITH" {  } {  } 0 0 "Project  = IARITH" 0 0 "Fitter" 0 0 1764075138025 ""}
{ "Info" "0" "" "Revision = IARITH" {  } {  } 0 0 "Revision = IARITH" 0 0 "Fitter" 0 0 1764075138025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1764075138166 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IARITH 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"IARITH\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764075138181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764075138220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764075138220 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764075138457 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764075138477 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764075138727 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "75 132 " "No exact pin location assignment(s) for 75 pins of 132 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1764075138922 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1764075142297 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 21 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 21 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1764075142493 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1764075142493 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764075142493 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764075142517 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764075142517 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764075142525 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1764075142527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1764075142527 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764075142531 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764075142531 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1764075142531 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764075142531 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_RESET_N " "Node \"FPGA_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[0\] " "Node \"SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[1\] " "Node \"SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[2\] " "Node \"SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[3\] " "Node \"SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764075142637 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1764075142637 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764075142637 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IARITH.sdc " "Synopsys Design Constraints File file not found: 'IARITH.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1764075144952 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764075144952 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[31\]~52\|combout " "Node \"ULA\|saida\[31\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144959 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[31\]~25\|dataa " "Node \"mux2x1_B\|saida_MUX\[31\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144959 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[31\]~25\|combout " "Node \"mux2x1_B\|saida_MUX\[31\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144959 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[31\]~52\|dataa " "Node \"ULA\|saida\[31\]~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144959 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~81\|datad " "Node \"ULA\|Add0~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144959 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~81\|sumout " "Node \"ULA\|Add0~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144959 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[31\]~52\|datad " "Node \"ULA\|saida\[31\]~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144959 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~81\|dataf " "Node \"ULA\|Add0~81\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144959 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144959 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~85\|datad " "Node \"ULA\|Add0~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~85\|sumout " "Node \"ULA\|Add0~85\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[30\]~53\|datad " "Node \"ULA\|saida\[30\]~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[30\]~53\|combout " "Node \"ULA\|saida\[30\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[30\]~26\|dataa " "Node \"mux2x1_B\|saida_MUX\[30\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[30\]~26\|combout " "Node \"mux2x1_B\|saida_MUX\[30\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[30\]~53\|datac " "Node \"ULA\|saida\[30\]~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~85\|dataf " "Node \"ULA\|Add0~85\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~89\|datad " "Node \"ULA\|Add0~89\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~89\|sumout " "Node \"ULA\|Add0~89\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[29\]~54\|datad " "Node \"ULA\|saida\[29\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[29\]~54\|combout " "Node \"ULA\|saida\[29\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[29\]~27\|dataa " "Node \"mux2x1_B\|saida_MUX\[29\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[29\]~27\|combout " "Node \"mux2x1_B\|saida_MUX\[29\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[29\]~54\|datac " "Node \"ULA\|saida\[29\]~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~89\|dataf " "Node \"ULA\|Add0~89\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~93\|datad " "Node \"ULA\|Add0~93\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~93\|sumout " "Node \"ULA\|Add0~93\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[28\]~55\|datad " "Node \"ULA\|saida\[28\]~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[28\]~55\|combout " "Node \"ULA\|saida\[28\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[28\]~28\|dataa " "Node \"mux2x1_B\|saida_MUX\[28\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[28\]~28\|combout " "Node \"mux2x1_B\|saida_MUX\[28\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[28\]~55\|datac " "Node \"ULA\|saida\[28\]~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~93\|dataf " "Node \"ULA\|Add0~93\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~97\|datad " "Node \"ULA\|Add0~97\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~97\|sumout " "Node \"ULA\|Add0~97\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[27\]~56\|datad " "Node \"ULA\|saida\[27\]~56\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[27\]~56\|combout " "Node \"ULA\|saida\[27\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[27\]~29\|dataa " "Node \"mux2x1_B\|saida_MUX\[27\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[27\]~29\|combout " "Node \"mux2x1_B\|saida_MUX\[27\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[27\]~56\|datac " "Node \"ULA\|saida\[27\]~56\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~97\|dataf " "Node \"ULA\|Add0~97\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~101\|datad " "Node \"ULA\|Add0~101\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~101\|sumout " "Node \"ULA\|Add0~101\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[26\]~57\|datad " "Node \"ULA\|saida\[26\]~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[26\]~57\|combout " "Node \"ULA\|saida\[26\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[26\]~30\|dataa " "Node \"mux2x1_B\|saida_MUX\[26\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[26\]~30\|combout " "Node \"mux2x1_B\|saida_MUX\[26\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[26\]~57\|datac " "Node \"ULA\|saida\[26\]~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~101\|dataf " "Node \"ULA\|Add0~101\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~105\|datad " "Node \"ULA\|Add0~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~105\|sumout " "Node \"ULA\|Add0~105\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[25\]~58\|datad " "Node \"ULA\|saida\[25\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[25\]~58\|combout " "Node \"ULA\|saida\[25\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[25\]~31\|dataa " "Node \"mux2x1_B\|saida_MUX\[25\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[25\]~31\|combout " "Node \"mux2x1_B\|saida_MUX\[25\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[25\]~58\|datac " "Node \"ULA\|saida\[25\]~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~105\|dataf " "Node \"ULA\|Add0~105\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~109\|datad " "Node \"ULA\|Add0~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~109\|sumout " "Node \"ULA\|Add0~109\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[24\]~59\|datad " "Node \"ULA\|saida\[24\]~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[24\]~59\|combout " "Node \"ULA\|saida\[24\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[24\]~32\|dataa " "Node \"mux2x1_B\|saida_MUX\[24\]~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[24\]~32\|combout " "Node \"mux2x1_B\|saida_MUX\[24\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[24\]~59\|datac " "Node \"ULA\|saida\[24\]~59\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~109\|dataf " "Node \"ULA\|Add0~109\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~113\|datad " "Node \"ULA\|Add0~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~113\|sumout " "Node \"ULA\|Add0~113\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[23\]~60\|datad " "Node \"ULA\|saida\[23\]~60\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[23\]~60\|combout " "Node \"ULA\|saida\[23\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[23\]~33\|dataa " "Node \"mux2x1_B\|saida_MUX\[23\]~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[23\]~33\|combout " "Node \"mux2x1_B\|saida_MUX\[23\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[23\]~60\|datac " "Node \"ULA\|saida\[23\]~60\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~113\|dataf " "Node \"ULA\|Add0~113\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~117\|datad " "Node \"ULA\|Add0~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~117\|sumout " "Node \"ULA\|Add0~117\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[22\]~61\|datad " "Node \"ULA\|saida\[22\]~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[22\]~61\|combout " "Node \"ULA\|saida\[22\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[22\]~34\|dataa " "Node \"mux2x1_B\|saida_MUX\[22\]~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[22\]~34\|combout " "Node \"mux2x1_B\|saida_MUX\[22\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[22\]~61\|datac " "Node \"ULA\|saida\[22\]~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~117\|dataf " "Node \"ULA\|Add0~117\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~121\|datad " "Node \"ULA\|Add0~121\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~121\|sumout " "Node \"ULA\|Add0~121\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[21\]~62\|datad " "Node \"ULA\|saida\[21\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[21\]~62\|combout " "Node \"ULA\|saida\[21\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[21\]~35\|dataa " "Node \"mux2x1_B\|saida_MUX\[21\]~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[21\]~35\|combout " "Node \"mux2x1_B\|saida_MUX\[21\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[21\]~62\|datac " "Node \"ULA\|saida\[21\]~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~121\|dataf " "Node \"ULA\|Add0~121\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~125\|datad " "Node \"ULA\|Add0~125\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~125\|sumout " "Node \"ULA\|Add0~125\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[20\]~63\|datad " "Node \"ULA\|saida\[20\]~63\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[20\]~63\|combout " "Node \"ULA\|saida\[20\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[20\]~36\|dataa " "Node \"mux2x1_B\|saida_MUX\[20\]~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[20\]~36\|combout " "Node \"mux2x1_B\|saida_MUX\[20\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[20\]~63\|datac " "Node \"ULA\|saida\[20\]~63\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~125\|dataf " "Node \"ULA\|Add0~125\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[19\]~46\|combout " "Node \"ULA\|saida\[19\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[19\]~19\|dataa " "Node \"mux2x1_B\|saida_MUX\[19\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[19\]~19\|combout " "Node \"mux2x1_B\|saida_MUX\[19\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[19\]~46\|datac " "Node \"ULA\|saida\[19\]~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~57\|datad " "Node \"ULA\|Add0~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~57\|sumout " "Node \"ULA\|Add0~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[19\]~46\|datad " "Node \"ULA\|saida\[19\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~57\|dataf " "Node \"ULA\|Add0~57\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~61\|datad " "Node \"ULA\|Add0~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~61\|sumout " "Node \"ULA\|Add0~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[18\]~47\|datad " "Node \"ULA\|saida\[18\]~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[18\]~47\|combout " "Node \"ULA\|saida\[18\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[18\]~20\|dataa " "Node \"mux2x1_B\|saida_MUX\[18\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[18\]~20\|combout " "Node \"mux2x1_B\|saida_MUX\[18\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[18\]~47\|datac " "Node \"ULA\|saida\[18\]~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~61\|dataf " "Node \"ULA\|Add0~61\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~65\|datad " "Node \"ULA\|Add0~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~65\|sumout " "Node \"ULA\|Add0~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[17\]~48\|datad " "Node \"ULA\|saida\[17\]~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[17\]~48\|combout " "Node \"ULA\|saida\[17\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[17\]~21\|dataa " "Node \"mux2x1_B\|saida_MUX\[17\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[17\]~21\|combout " "Node \"mux2x1_B\|saida_MUX\[17\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[17\]~48\|datac " "Node \"ULA\|saida\[17\]~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~65\|dataf " "Node \"ULA\|Add0~65\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~69\|datad " "Node \"ULA\|Add0~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~69\|sumout " "Node \"ULA\|Add0~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[16\]~49\|datad " "Node \"ULA\|saida\[16\]~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[16\]~49\|combout " "Node \"ULA\|saida\[16\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[16\]~22\|dataa " "Node \"mux2x1_B\|saida_MUX\[16\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[16\]~22\|combout " "Node \"mux2x1_B\|saida_MUX\[16\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[16\]~49\|datac " "Node \"ULA\|saida\[16\]~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~69\|dataf " "Node \"ULA\|Add0~69\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~73\|datad " "Node \"ULA\|Add0~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~73\|sumout " "Node \"ULA\|Add0~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[15\]~50\|datad " "Node \"ULA\|saida\[15\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[15\]~50\|combout " "Node \"ULA\|saida\[15\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[15\]~23\|dataa " "Node \"mux2x1_B\|saida_MUX\[15\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[15\]~23\|combout " "Node \"mux2x1_B\|saida_MUX\[15\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[15\]~50\|datac " "Node \"ULA\|saida\[15\]~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~73\|dataf " "Node \"ULA\|Add0~73\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~77\|datad " "Node \"ULA\|Add0~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~77\|sumout " "Node \"ULA\|Add0~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[14\]~51\|datad " "Node \"ULA\|saida\[14\]~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[14\]~51\|combout " "Node \"ULA\|saida\[14\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[14\]~24\|dataa " "Node \"mux2x1_B\|saida_MUX\[14\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[14\]~24\|combout " "Node \"mux2x1_B\|saida_MUX\[14\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[14\]~51\|datac " "Node \"ULA\|saida\[14\]~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~77\|dataf " "Node \"ULA\|Add0~77\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[13\]~40\|combout " "Node \"ULA\|saida\[13\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[13\]~13\|dataa " "Node \"mux2x1_B\|saida_MUX\[13\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[13\]~13\|combout " "Node \"mux2x1_B\|saida_MUX\[13\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[13\]~40\|datac " "Node \"ULA\|saida\[13\]~40\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~33\|datad " "Node \"ULA\|Add0~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~33\|sumout " "Node \"ULA\|Add0~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[13\]~40\|datad " "Node \"ULA\|saida\[13\]~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~33\|dataf " "Node \"ULA\|Add0~33\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~37\|datad " "Node \"ULA\|Add0~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~37\|sumout " "Node \"ULA\|Add0~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[12\]~41\|datad " "Node \"ULA\|saida\[12\]~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[12\]~41\|combout " "Node \"ULA\|saida\[12\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[12\]~14\|dataa " "Node \"mux2x1_B\|saida_MUX\[12\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[12\]~14\|combout " "Node \"mux2x1_B\|saida_MUX\[12\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[12\]~41\|datac " "Node \"ULA\|saida\[12\]~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~37\|dataf " "Node \"ULA\|Add0~37\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~41\|datad " "Node \"ULA\|Add0~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~41\|sumout " "Node \"ULA\|Add0~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[11\]~42\|datad " "Node \"ULA\|saida\[11\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[11\]~42\|combout " "Node \"ULA\|saida\[11\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[11\]~15\|dataa " "Node \"mux2x1_B\|saida_MUX\[11\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[11\]~15\|combout " "Node \"mux2x1_B\|saida_MUX\[11\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[11\]~42\|datac " "Node \"ULA\|saida\[11\]~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~41\|dataf " "Node \"ULA\|Add0~41\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~45\|datad " "Node \"ULA\|Add0~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~45\|sumout " "Node \"ULA\|Add0~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[10\]~43\|datad " "Node \"ULA\|saida\[10\]~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[10\]~43\|combout " "Node \"ULA\|saida\[10\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[10\]~16\|dataa " "Node \"mux2x1_B\|saida_MUX\[10\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[10\]~16\|combout " "Node \"mux2x1_B\|saida_MUX\[10\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[10\]~43\|datac " "Node \"ULA\|saida\[10\]~43\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~45\|dataf " "Node \"ULA\|Add0~45\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~49\|datad " "Node \"ULA\|Add0~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~49\|sumout " "Node \"ULA\|Add0~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[9\]~44\|datad " "Node \"ULA\|saida\[9\]~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[9\]~44\|combout " "Node \"ULA\|saida\[9\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[9\]~17\|dataa " "Node \"mux2x1_B\|saida_MUX\[9\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[9\]~17\|combout " "Node \"mux2x1_B\|saida_MUX\[9\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[9\]~44\|datac " "Node \"ULA\|saida\[9\]~44\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~49\|dataf " "Node \"ULA\|Add0~49\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~53\|datad " "Node \"ULA\|Add0~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~53\|sumout " "Node \"ULA\|Add0~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[8\]~45\|datad " "Node \"ULA\|saida\[8\]~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[8\]~45\|combout " "Node \"ULA\|saida\[8\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[8\]~18\|dataa " "Node \"mux2x1_B\|saida_MUX\[8\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[8\]~18\|combout " "Node \"mux2x1_B\|saida_MUX\[8\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[8\]~45\|datac " "Node \"ULA\|saida\[8\]~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~53\|dataf " "Node \"ULA\|Add0~53\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[7\]~34\|combout " "Node \"ULA\|saida\[7\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[7\]~5\|dataa " "Node \"mux2x1_B\|saida_MUX\[7\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[7\]~5\|combout " "Node \"mux2x1_B\|saida_MUX\[7\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[7\]~34\|datac " "Node \"ULA\|saida\[7\]~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~9\|datad " "Node \"ULA\|Add0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~9\|sumout " "Node \"ULA\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[7\]~34\|datad " "Node \"ULA\|saida\[7\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~9\|dataf " "Node \"ULA\|Add0~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~13\|datad " "Node \"ULA\|Add0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~13\|sumout " "Node \"ULA\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[6\]~35\|datac " "Node \"ULA\|saida\[6\]~35\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[6\]~35\|combout " "Node \"ULA\|saida\[6\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[6\]~6\|dataa " "Node \"mux2x1_B\|saida_MUX\[6\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[6\]~6\|combout " "Node \"mux2x1_B\|saida_MUX\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[6\]~35\|datab " "Node \"ULA\|saida\[6\]~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~13\|dataf " "Node \"ULA\|Add0~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~17\|dataa " "Node \"ULA\|Add0~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~17\|sumout " "Node \"ULA\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[5\]~36\|datac " "Node \"ULA\|saida\[5\]~36\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[5\]~36\|combout " "Node \"ULA\|saida\[5\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[5\]~7\|dataa " "Node \"mux2x1_B\|saida_MUX\[5\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[5\]~7\|combout " "Node \"mux2x1_B\|saida_MUX\[5\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[5\]~36\|datab " "Node \"ULA\|saida\[5\]~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~17\|dataf " "Node \"ULA\|Add0~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~21\|datad " "Node \"ULA\|Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~21\|sumout " "Node \"ULA\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[4\]~37\|datac " "Node \"ULA\|saida\[4\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[4\]~37\|combout " "Node \"ULA\|saida\[4\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[4\]~8\|dataa " "Node \"mux2x1_B\|saida_MUX\[4\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[4\]~8\|combout " "Node \"mux2x1_B\|saida_MUX\[4\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[4\]~37\|datab " "Node \"ULA\|saida\[4\]~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~21\|dataf " "Node \"ULA\|Add0~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144967 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144967 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~25\|datad " "Node \"ULA\|Add0~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~25\|sumout " "Node \"ULA\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[3\]~38\|datac " "Node \"ULA\|saida\[3\]~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[3\]~38\|combout " "Node \"ULA\|saida\[3\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[3\]~10\|dataa " "Node \"mux2x1_B\|saida_MUX\[3\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[3\]~10\|combout " "Node \"mux2x1_B\|saida_MUX\[3\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[3\]~38\|datab " "Node \"ULA\|saida\[3\]~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~25\|dataf " "Node \"ULA\|Add0~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144972 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~29\|datad " "Node \"ULA\|Add0~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~29\|sumout " "Node \"ULA\|Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[2\]~39\|datac " "Node \"ULA\|saida\[2\]~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[2\]~39\|combout " "Node \"ULA\|saida\[2\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[2\]~12\|dataa " "Node \"mux2x1_B\|saida_MUX\[2\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[2\]~12\|combout " "Node \"mux2x1_B\|saida_MUX\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[2\]~39\|datab " "Node \"ULA\|saida\[2\]~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~29\|dataf " "Node \"ULA\|Add0~29\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144972 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[1\]~32\|combout " "Node \"ULA\|saida\[1\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[1\]~2\|dataa " "Node \"mux2x1_B\|saida_MUX\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[1\]~2\|combout " "Node \"mux2x1_B\|saida_MUX\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[1\]~32\|datab " "Node \"ULA\|saida\[1\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~1\|datad " "Node \"ULA\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~1\|sumout " "Node \"ULA\|Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[1\]~32\|datac " "Node \"ULA\|saida\[1\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~1\|dataf " "Node \"ULA\|Add0~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144972 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~5\|datad " "Node \"ULA\|Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~5\|sumout " "Node \"ULA\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[0\]~33\|datac " "Node \"ULA\|saida\[0\]~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[0\]~33\|combout " "Node \"ULA\|saida\[0\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[0\]~3\|dataa " "Node \"mux2x1_B\|saida_MUX\[0\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[0\]~3\|combout " "Node \"mux2x1_B\|saida_MUX\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[0\]~33\|datab " "Node \"ULA\|saida\[0\]~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~5\|dataf " "Node \"ULA\|Add0~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075144972 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1764075144972 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1764075144991 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1764075144991 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1764075144991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764075145034 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1764075145223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:10 " "Fitter placement preparation operations ending: elapsed time is 00:01:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764075214701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764075273583 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764075276098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764075276098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764075277437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1764075282977 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764075282977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1764075288286 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764075288286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764075288297 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.71 " "Total time spent on timing analysis during the Fitter is 5.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1764075292201 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764075292232 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764075293135 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764075293135 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764075294008 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764075301530 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1764075301752 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/output_files/IARITH.fit.smsg " "Generated suppressed messages file C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/output_files/IARITH.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764075301966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 443 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 443 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6678 " "Peak virtual memory: 6678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764075302773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 25 09:55:02 2025 " "Processing ended: Tue Nov 25 09:55:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764075302773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:45 " "Elapsed time: 00:02:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764075302773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:11 " "Total CPU time (on all processors): 00:11:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764075302773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764075302773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1764075303847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764075303847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 09:55:03 2025 " "Processing started: Tue Nov 25 09:55:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764075303847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1764075303847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IARITH -c IARITH " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IARITH -c IARITH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1764075303847 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1764075307678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764075307878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 25 09:55:07 2025 " "Processing ended: Tue Nov 25 09:55:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764075307878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764075307878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764075307878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1764075307878 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1764075308526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1764075309016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764075309032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 09:55:08 2025 " "Processing started: Tue Nov 25 09:55:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764075309032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1764075309032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IARITH -c IARITH " "Command: quartus_sta IARITH -c IARITH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1764075309032 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1764075309174 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 24 " "Ignored 24 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764075309881 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1764075309881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1764075310135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764075310183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764075310183 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IARITH.sdc " "Synopsys Design Constraints File file not found: 'IARITH.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1764075310595 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1764075310595 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico:BaseTempo\|tick divisorGenerico:BaseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico:BaseTempo\|tick divisorGenerico:BaseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764075310595 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764075310595 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764075310595 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[31\]~52\|combout " "Node \"ULA\|saida\[31\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[31\]~25\|dataa " "Node \"mux2x1_B\|saida_MUX\[31\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[31\]~25\|combout " "Node \"mux2x1_B\|saida_MUX\[31\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[31\]~52\|datad " "Node \"ULA\|saida\[31\]~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~81\|datad " "Node \"ULA\|Add0~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~81\|sumout " "Node \"ULA\|Add0~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[31\]~52\|dataf " "Node \"ULA\|saida\[31\]~52\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~81\|dataf " "Node \"ULA\|Add0~81\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[30\]~53\|combout " "Node \"ULA\|saida\[30\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[30\]~26\|datae " "Node \"mux2x1_B\|saida_MUX\[30\]~26\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[30\]~26\|combout " "Node \"mux2x1_B\|saida_MUX\[30\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~85\|datad " "Node \"ULA\|Add0~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~85\|sumout " "Node \"ULA\|Add0~85\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[30\]~53\|dataf " "Node \"ULA\|saida\[30\]~53\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[30\]~53\|datad " "Node \"ULA\|saida\[30\]~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~85\|dataf " "Node \"ULA\|Add0~85\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[29\]~54\|combout " "Node \"ULA\|saida\[29\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~89\|datad " "Node \"ULA\|Add0~89\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~89\|sumout " "Node \"ULA\|Add0~89\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[29\]~54\|dataf " "Node \"ULA\|saida\[29\]~54\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[29\]~27\|datac " "Node \"mux2x1_B\|saida_MUX\[29\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[29\]~27\|combout " "Node \"mux2x1_B\|saida_MUX\[29\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[29\]~54\|datad " "Node \"ULA\|saida\[29\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~89\|dataf " "Node \"ULA\|Add0~89\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[28\]~55\|combout " "Node \"ULA\|saida\[28\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~93\|datad " "Node \"ULA\|Add0~93\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~93\|sumout " "Node \"ULA\|Add0~93\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[28\]~55\|datad " "Node \"ULA\|saida\[28\]~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[28\]~28\|dataf " "Node \"mux2x1_B\|saida_MUX\[28\]~28\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[28\]~28\|combout " "Node \"mux2x1_B\|saida_MUX\[28\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[28\]~55\|dataf " "Node \"ULA\|saida\[28\]~55\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~93\|dataf " "Node \"ULA\|Add0~93\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[27\]~56\|combout " "Node \"ULA\|saida\[27\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~97\|datad " "Node \"ULA\|Add0~97\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~97\|sumout " "Node \"ULA\|Add0~97\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[27\]~56\|datae " "Node \"ULA\|saida\[27\]~56\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[27\]~29\|datae " "Node \"mux2x1_B\|saida_MUX\[27\]~29\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[27\]~29\|combout " "Node \"mux2x1_B\|saida_MUX\[27\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[27\]~56\|dataf " "Node \"ULA\|saida\[27\]~56\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~97\|dataf " "Node \"ULA\|Add0~97\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~101\|datad " "Node \"ULA\|Add0~101\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~101\|sumout " "Node \"ULA\|Add0~101\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[26\]~57\|dataf " "Node \"ULA\|saida\[26\]~57\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[26\]~57\|combout " "Node \"ULA\|saida\[26\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[26\]~30\|datac " "Node \"mux2x1_B\|saida_MUX\[26\]~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[26\]~30\|combout " "Node \"mux2x1_B\|saida_MUX\[26\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[26\]~57\|datae " "Node \"ULA\|saida\[26\]~57\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~101\|dataf " "Node \"ULA\|Add0~101\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~105\|datad " "Node \"ULA\|Add0~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~105\|sumout " "Node \"ULA\|Add0~105\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[25\]~58\|dataf " "Node \"ULA\|saida\[25\]~58\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[25\]~58\|combout " "Node \"ULA\|saida\[25\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[25\]~31\|dataf " "Node \"mux2x1_B\|saida_MUX\[25\]~31\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[25\]~31\|combout " "Node \"mux2x1_B\|saida_MUX\[25\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[25\]~58\|datae " "Node \"ULA\|saida\[25\]~58\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~105\|dataf " "Node \"ULA\|Add0~105\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~109\|datad " "Node \"ULA\|Add0~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~109\|sumout " "Node \"ULA\|Add0~109\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[24\]~59\|dataf " "Node \"ULA\|saida\[24\]~59\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[24\]~59\|combout " "Node \"ULA\|saida\[24\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[24\]~32\|dataf " "Node \"mux2x1_B\|saida_MUX\[24\]~32\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[24\]~32\|combout " "Node \"mux2x1_B\|saida_MUX\[24\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[24\]~59\|datae " "Node \"ULA\|saida\[24\]~59\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~109\|dataf " "Node \"ULA\|Add0~109\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~113\|datad " "Node \"ULA\|Add0~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~113\|sumout " "Node \"ULA\|Add0~113\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[23\]~60\|datad " "Node \"ULA\|saida\[23\]~60\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[23\]~60\|combout " "Node \"ULA\|saida\[23\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[23\]~33\|dataf " "Node \"mux2x1_B\|saida_MUX\[23\]~33\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[23\]~33\|combout " "Node \"mux2x1_B\|saida_MUX\[23\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[23\]~60\|dataf " "Node \"ULA\|saida\[23\]~60\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~113\|dataf " "Node \"ULA\|Add0~113\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~117\|datad " "Node \"ULA\|Add0~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~117\|sumout " "Node \"ULA\|Add0~117\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[22\]~61\|datac " "Node \"ULA\|saida\[22\]~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[22\]~61\|combout " "Node \"ULA\|saida\[22\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[22\]~34\|dataf " "Node \"mux2x1_B\|saida_MUX\[22\]~34\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[22\]~34\|combout " "Node \"mux2x1_B\|saida_MUX\[22\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[22\]~61\|dataf " "Node \"ULA\|saida\[22\]~61\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~117\|dataf " "Node \"ULA\|Add0~117\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~121\|datad " "Node \"ULA\|Add0~121\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~121\|sumout " "Node \"ULA\|Add0~121\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[21\]~62\|datac " "Node \"ULA\|saida\[21\]~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[21\]~62\|combout " "Node \"ULA\|saida\[21\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[21\]~35\|dataf " "Node \"mux2x1_B\|saida_MUX\[21\]~35\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[21\]~35\|combout " "Node \"mux2x1_B\|saida_MUX\[21\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[21\]~62\|dataf " "Node \"ULA\|saida\[21\]~62\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~121\|dataf " "Node \"ULA\|Add0~121\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~125\|datad " "Node \"ULA\|Add0~125\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~125\|sumout " "Node \"ULA\|Add0~125\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[20\]~63\|datad " "Node \"ULA\|saida\[20\]~63\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[20\]~63\|combout " "Node \"ULA\|saida\[20\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[20\]~36\|datad " "Node \"mux2x1_B\|saida_MUX\[20\]~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[20\]~36\|combout " "Node \"mux2x1_B\|saida_MUX\[20\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[20\]~63\|dataf " "Node \"ULA\|saida\[20\]~63\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~125\|dataf " "Node \"ULA\|Add0~125\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[19\]~46\|combout " "Node \"ULA\|saida\[19\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[19\]~19\|datad " "Node \"mux2x1_B\|saida_MUX\[19\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[19\]~19\|combout " "Node \"mux2x1_B\|saida_MUX\[19\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~57\|datad " "Node \"ULA\|Add0~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~57\|sumout " "Node \"ULA\|Add0~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[19\]~46\|dataf " "Node \"ULA\|saida\[19\]~46\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[19\]~46\|datac " "Node \"ULA\|saida\[19\]~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~57\|dataf " "Node \"ULA\|Add0~57\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~61\|datad " "Node \"ULA\|Add0~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~61\|sumout " "Node \"ULA\|Add0~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[18\]~47\|dataf " "Node \"ULA\|saida\[18\]~47\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[18\]~47\|combout " "Node \"ULA\|saida\[18\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[18\]~20\|datad " "Node \"mux2x1_B\|saida_MUX\[18\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[18\]~20\|combout " "Node \"mux2x1_B\|saida_MUX\[18\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[18\]~47\|datad " "Node \"ULA\|saida\[18\]~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~61\|dataf " "Node \"ULA\|Add0~61\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[17\]~48\|combout " "Node \"ULA\|saida\[17\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~65\|datad " "Node \"ULA\|Add0~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~65\|sumout " "Node \"ULA\|Add0~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[17\]~48\|datae " "Node \"ULA\|saida\[17\]~48\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[17\]~21\|dataf " "Node \"mux2x1_B\|saida_MUX\[17\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[17\]~21\|combout " "Node \"mux2x1_B\|saida_MUX\[17\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[17\]~48\|dataf " "Node \"ULA\|saida\[17\]~48\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~65\|dataf " "Node \"ULA\|Add0~65\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~69\|datad " "Node \"ULA\|Add0~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~69\|sumout " "Node \"ULA\|Add0~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[16\]~49\|datad " "Node \"ULA\|saida\[16\]~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[16\]~49\|combout " "Node \"ULA\|saida\[16\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[16\]~22\|datae " "Node \"mux2x1_B\|saida_MUX\[16\]~22\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[16\]~22\|combout " "Node \"mux2x1_B\|saida_MUX\[16\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[16\]~49\|dataf " "Node \"ULA\|saida\[16\]~49\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~69\|dataf " "Node \"ULA\|Add0~69\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[15\]~50\|combout " "Node \"ULA\|saida\[15\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[15\]~23\|dataf " "Node \"mux2x1_B\|saida_MUX\[15\]~23\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[15\]~23\|combout " "Node \"mux2x1_B\|saida_MUX\[15\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~73\|datad " "Node \"ULA\|Add0~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~73\|sumout " "Node \"ULA\|Add0~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[15\]~50\|dataf " "Node \"ULA\|saida\[15\]~50\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[15\]~50\|datac " "Node \"ULA\|saida\[15\]~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~73\|dataf " "Node \"ULA\|Add0~73\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~77\|datad " "Node \"ULA\|Add0~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~77\|sumout " "Node \"ULA\|Add0~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[14\]~51\|dataf " "Node \"ULA\|saida\[14\]~51\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[14\]~51\|combout " "Node \"ULA\|saida\[14\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[14\]~24\|datae " "Node \"mux2x1_B\|saida_MUX\[14\]~24\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[14\]~24\|combout " "Node \"mux2x1_B\|saida_MUX\[14\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[14\]~51\|datae " "Node \"ULA\|saida\[14\]~51\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~77\|dataf " "Node \"ULA\|Add0~77\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[13\]~40\|combout " "Node \"ULA\|saida\[13\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[13\]~13\|dataf " "Node \"mux2x1_B\|saida_MUX\[13\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[13\]~13\|combout " "Node \"mux2x1_B\|saida_MUX\[13\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~33\|datad " "Node \"ULA\|Add0~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~33\|sumout " "Node \"ULA\|Add0~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[13\]~40\|datae " "Node \"ULA\|saida\[13\]~40\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[13\]~40\|datac " "Node \"ULA\|saida\[13\]~40\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~33\|dataf " "Node \"ULA\|Add0~33\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[12\]~41\|combout " "Node \"ULA\|saida\[12\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~37\|datad " "Node \"ULA\|Add0~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~37\|sumout " "Node \"ULA\|Add0~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[12\]~41\|dataf " "Node \"ULA\|saida\[12\]~41\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[12\]~14\|dataf " "Node \"mux2x1_B\|saida_MUX\[12\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[12\]~14\|combout " "Node \"mux2x1_B\|saida_MUX\[12\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[12\]~41\|datad " "Node \"ULA\|saida\[12\]~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~37\|dataf " "Node \"ULA\|Add0~37\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[11\]~42\|combout " "Node \"ULA\|saida\[11\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~41\|datad " "Node \"ULA\|Add0~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~41\|sumout " "Node \"ULA\|Add0~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[11\]~42\|datac " "Node \"ULA\|saida\[11\]~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[11\]~15\|datae " "Node \"mux2x1_B\|saida_MUX\[11\]~15\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[11\]~15\|combout " "Node \"mux2x1_B\|saida_MUX\[11\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[11\]~42\|dataf " "Node \"ULA\|saida\[11\]~42\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~41\|dataf " "Node \"ULA\|Add0~41\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~45\|datad " "Node \"ULA\|Add0~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~45\|sumout " "Node \"ULA\|Add0~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[10\]~43\|dataf " "Node \"ULA\|saida\[10\]~43\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[10\]~43\|combout " "Node \"ULA\|saida\[10\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[10\]~16\|datae " "Node \"mux2x1_B\|saida_MUX\[10\]~16\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[10\]~16\|combout " "Node \"mux2x1_B\|saida_MUX\[10\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[10\]~43\|datad " "Node \"ULA\|saida\[10\]~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~45\|dataf " "Node \"ULA\|Add0~45\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[9\]~44\|combout " "Node \"ULA\|saida\[9\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[9\]~17\|datae " "Node \"mux2x1_B\|saida_MUX\[9\]~17\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[9\]~17\|combout " "Node \"mux2x1_B\|saida_MUX\[9\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~49\|datad " "Node \"ULA\|Add0~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~49\|sumout " "Node \"ULA\|Add0~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[9\]~44\|datad " "Node \"ULA\|saida\[9\]~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[9\]~44\|datac " "Node \"ULA\|saida\[9\]~44\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~49\|dataf " "Node \"ULA\|Add0~49\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~53\|datad " "Node \"ULA\|Add0~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~53\|sumout " "Node \"ULA\|Add0~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[8\]~45\|datae " "Node \"ULA\|saida\[8\]~45\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[8\]~45\|combout " "Node \"ULA\|saida\[8\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[8\]~18\|datae " "Node \"mux2x1_B\|saida_MUX\[8\]~18\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[8\]~18\|combout " "Node \"mux2x1_B\|saida_MUX\[8\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[8\]~45\|datad " "Node \"ULA\|saida\[8\]~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~53\|dataf " "Node \"ULA\|Add0~53\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[7\]~34\|combout " "Node \"ULA\|saida\[7\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[7\]~5\|datad " "Node \"mux2x1_B\|saida_MUX\[7\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[7\]~5\|combout " "Node \"mux2x1_B\|saida_MUX\[7\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~9\|datad " "Node \"ULA\|Add0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~9\|sumout " "Node \"ULA\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[7\]~34\|dataf " "Node \"ULA\|saida\[7\]~34\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[7\]~34\|dataa " "Node \"ULA\|saida\[7\]~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~9\|dataf " "Node \"ULA\|Add0~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~13\|datad " "Node \"ULA\|Add0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~13\|sumout " "Node \"ULA\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[6\]~35\|dataf " "Node \"ULA\|saida\[6\]~35\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[6\]~35\|combout " "Node \"ULA\|saida\[6\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[6\]~6\|datab " "Node \"mux2x1_B\|saida_MUX\[6\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[6\]~6\|combout " "Node \"mux2x1_B\|saida_MUX\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[6\]~35\|datac " "Node \"ULA\|saida\[6\]~35\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~13\|dataf " "Node \"ULA\|Add0~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~17\|datab " "Node \"ULA\|Add0~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~17\|sumout " "Node \"ULA\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[5\]~36\|datae " "Node \"ULA\|saida\[5\]~36\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[5\]~36\|combout " "Node \"ULA\|saida\[5\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[5\]~7\|datab " "Node \"mux2x1_B\|saida_MUX\[5\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[5\]~7\|combout " "Node \"mux2x1_B\|saida_MUX\[5\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[5\]~36\|datad " "Node \"ULA\|saida\[5\]~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~17\|dataf " "Node \"ULA\|Add0~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[4\]~37\|combout " "Node \"ULA\|saida\[4\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~21\|datad " "Node \"ULA\|Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~21\|sumout " "Node \"ULA\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[4\]~37\|datae " "Node \"ULA\|saida\[4\]~37\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[4\]~8\|datad " "Node \"mux2x1_B\|saida_MUX\[4\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[4\]~8\|combout " "Node \"mux2x1_B\|saida_MUX\[4\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[4\]~37\|datac " "Node \"ULA\|saida\[4\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~21\|dataf " "Node \"ULA\|Add0~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[3\]~38\|combout " "Node \"ULA\|saida\[3\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[3\]~10\|datac " "Node \"mux2x1_B\|saida_MUX\[3\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[3\]~10\|combout " "Node \"mux2x1_B\|saida_MUX\[3\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~25\|datad " "Node \"ULA\|Add0~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~25\|sumout " "Node \"ULA\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[3\]~38\|datac " "Node \"ULA\|saida\[3\]~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[3\]~38\|datad " "Node \"ULA\|saida\[3\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~25\|dataf " "Node \"ULA\|Add0~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[2\]~39\|combout " "Node \"ULA\|saida\[2\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~29\|datad " "Node \"ULA\|Add0~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~29\|sumout " "Node \"ULA\|Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[2\]~39\|datac " "Node \"ULA\|saida\[2\]~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[2\]~12\|datad " "Node \"mux2x1_B\|saida_MUX\[2\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[2\]~12\|combout " "Node \"mux2x1_B\|saida_MUX\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[2\]~39\|datad " "Node \"ULA\|saida\[2\]~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~29\|dataf " "Node \"ULA\|Add0~29\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~1\|datad " "Node \"ULA\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~1\|sumout " "Node \"ULA\|Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[1\]~32\|datac " "Node \"ULA\|saida\[1\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[1\]~32\|combout " "Node \"ULA\|saida\[1\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[1\]~2\|dataa " "Node \"mux2x1_B\|saida_MUX\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[1\]~2\|combout " "Node \"mux2x1_B\|saida_MUX\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[1\]~32\|datad " "Node \"ULA\|saida\[1\]~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~1\|dataf " "Node \"ULA\|Add0~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~5\|datad " "Node \"ULA\|Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~5\|sumout " "Node \"ULA\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[0\]~33\|datac " "Node \"ULA\|saida\[0\]~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[0\]~33\|combout " "Node \"ULA\|saida\[0\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[0\]~3\|datab " "Node \"mux2x1_B\|saida_MUX\[0\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "mux2x1_B\|saida_MUX\[0\]~3\|combout " "Node \"mux2x1_B\|saida_MUX\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|saida\[0\]~33\|datae " "Node \"ULA\|saida\[0\]~33\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""} { "Warning" "WSTA_SCC_NODE" "ULA\|Add0~5\|dataf " "Node \"ULA\|Add0~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764075310611 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 28 -1 0 } } { "ULA.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/ULA.vhd" 15 -1 0 } } { "mux2x1_32Bits.vhd" "" { Text "C:/Users/Marcuxo/Desktop/IARITH/arquivos_quartus/mux2x1_32Bits.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1764075310611 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1764075310631 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764075313840 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1764075313840 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1764075313856 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764075315727 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764075315727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -141.512 " "Worst-case setup slack is -141.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075315742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075315742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -141.512          -78758.893 divisorGenerico:BaseTempo\|tick  " " -141.512          -78758.893 divisorGenerico:BaseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075315742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.717             -86.725 CLOCK_50  " "   -4.717             -86.725 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075315742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764075315742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075315774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075315774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 CLOCK_50  " "    0.445               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075315774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 divisorGenerico:BaseTempo\|tick  " "    0.701               0.000 divisorGenerico:BaseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075315774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764075315774 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764075315785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764075315785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075315790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075315790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -916.481 divisorGenerico:BaseTempo\|tick  " "   -0.538            -916.481 divisorGenerico:BaseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075315790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -21.644 CLOCK_50  " "   -0.538             -21.644 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075315790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764075315790 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764075315790 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1764075315821 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1764075317073 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764075320390 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764075320496 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764075320496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -140.069 " "Worst-case setup slack is -140.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -140.069          -78147.256 divisorGenerico:BaseTempo\|tick  " " -140.069          -78147.256 divisorGenerico:BaseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075320496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.856             -85.233 CLOCK_50  " "   -4.856             -85.233 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075320496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764075320496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075320527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075320527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 CLOCK_50  " "    0.453               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075320527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.659               0.000 divisorGenerico:BaseTempo\|tick  " "    0.659               0.000 divisorGenerico:BaseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075320527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764075320527 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764075320527 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764075320527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075320527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075320527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -890.941 divisorGenerico:BaseTempo\|tick  " "   -0.538            -890.941 divisorGenerico:BaseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075320527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -22.385 CLOCK_50  " "   -0.538             -22.385 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075320527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764075320527 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1764075320543 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1764075320670 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1764075321828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764075325013 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764075325044 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764075325044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -73.907 " "Worst-case setup slack is -73.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075325044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075325044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -73.907          -40692.300 divisorGenerico:BaseTempo\|tick  " "  -73.907          -40692.300 divisorGenerico:BaseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075325044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.531             -31.085 CLOCK_50  " "   -2.531             -31.085 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075325044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764075325044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.205 " "Worst-case hold slack is 0.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075325076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075325076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 CLOCK_50  " "    0.205               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075325076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 divisorGenerico:BaseTempo\|tick  " "    0.322               0.000 divisorGenerico:BaseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075325076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764075325076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764075325076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764075325076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.353 " "Worst-case minimum pulse width slack is -0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075325092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075325092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.353              -2.903 CLOCK_50  " "   -0.353              -2.903 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075325092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112             -11.895 divisorGenerico:BaseTempo\|tick  " "   -0.112             -11.895 divisorGenerico:BaseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075325092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764075325092 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764075325096 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764075328274 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764075328305 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764075328305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -66.728 " "Worst-case setup slack is -66.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075328321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075328321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -66.728          -36798.759 divisorGenerico:BaseTempo\|tick  " "  -66.728          -36798.759 divisorGenerico:BaseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075328321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.266             -26.497 CLOCK_50  " "   -2.266             -26.497 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075328321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764075328321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.189 " "Worst-case hold slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075328353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075328353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 CLOCK_50  " "    0.189               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075328353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 divisorGenerico:BaseTempo\|tick  " "    0.281               0.000 divisorGenerico:BaseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075328353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764075328353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764075328353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764075328353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.342 " "Worst-case minimum pulse width slack is -0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075328353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075328353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.342              -2.898 CLOCK_50  " "   -0.342              -2.898 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075328353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.048              -1.228 divisorGenerico:BaseTempo\|tick  " "   -0.048              -1.228 divisorGenerico:BaseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764075328353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764075328353 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764075330287 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764075330318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 318 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 318 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5179 " "Peak virtual memory: 5179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764075330419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 25 09:55:30 2025 " "Processing ended: Tue Nov 25 09:55:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764075330419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764075330419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764075330419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764075330419 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 954 s " "Quartus Prime Full Compilation was successful. 0 errors, 954 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764075331131 ""}
