#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 19 15:47:15 2023
# Process ID: 8092
# Current directory: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8104 E:\SchoolWork\VivadoProjects\DSD2-MipsProcessor\ProjectFile\ProjectFile.xpr
# Log file: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/vivado.log
# Journal file: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile\vivado.jou
# Running On: DESKTOP-OK3HDTO, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 10, Host memory: 17069 MB
#-----------------------------------------------------------
start_gui
open_project E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at F:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-MipsProcessor/ProjectFile' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at F:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at F:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at F:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at F:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at F:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vitis/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1763.398 ; gain = 348.461
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vitis/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/global_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/notN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'notN'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/sllN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sllN'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/srlN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'srlN'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/sraN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sraN'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/orN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'orN'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/andN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'andN'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/xorN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xorN'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/fulladder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fulladder'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/addsubN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'addsubN'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/carrysavemult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carrysavemult'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Execute'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/ControlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFile'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionDecode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionDecode'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionMem'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionFetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionFetch'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SevenSegController'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/MemoryStage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemoryStage'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/WriteBack.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WriteBack'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.066 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1798.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_tb_behav -key {Behavioral:sim_1:Functional:mips_wrapper_tb} -tclbatch {mips_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mips_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
Note: Result = 00000000000000000000000000000010
Time: 120 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Note: WriteData = 00000000000000000000000000000010
Time: 180 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1840.086 ; gain = 42.020
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vitis/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionMem'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionFetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionFetch'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_tb_behav -key {Behavioral:sim_1:Functional:mips_wrapper_tb} -tclbatch {mips_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mips_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
Note: Result = 00000000000000000000000000000000
Time: 180 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Note: WriteData = 00000000000000000000000000000000
Time: 240 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1867.383 ; gain = 11.008
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vitis/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Note: Result = 00000000000000000000000000000000
Time: 180 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Note: WriteData = 00000000000000000000000000000000
Time: 240 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1872.625 ; gain = 5.242
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionMem'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionFetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionFetch'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Note: Result = 00000000000000000000000000000001
Time: 180 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Note: WriteData = 00000000000000000000000000000001
Time: 240 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Note: Result = 00000000000000000000000000000000
Time: 240 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Note: WriteData = 00000000000000000000000000000000
Time: 300 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1872.625 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionMem'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionFetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionFetch'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Note: Result = 00000000000000000000000000000000
Time: 240 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Note: WriteData = 00000000000000000000000000000000
Time: 300 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1872.625 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Note: Result = 00000000000000000000000000000000
Time: 300 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Note: WriteData = 00000000000000000000000000000000
Time: 360 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1872.625 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Note: Result = 00000000000000000000000000000000
Time: 240 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Note: WriteData = 00000000000000000000000000000000
Time: 300 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1874.895 ; gain = 1.348
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 70
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1875.281 ; gain = 0.000
step
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 71
step
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 71
step
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 71
step
Note: Result = 00000000000000000000000000000010
Time: 105 ns  Iteration: 5  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 73
step
Stopped at time : 120 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 93
step
Stopped at time : 120 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 94
step
Stopped at time : 120 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionFetch.vhd" Line 37
step
Stopped at time : 120 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionFetch.vhd" Line 39
step
Stopped at time : 120 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd" Line 137
step
Stopped at time : 120 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/RegisterFile.vhd" Line 41
step
Stopped at time : 120 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/RegisterFile.vhd" Line 42
step
Stopped at time : 120 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/RegisterFile.vhd" Line 43
step
Stopped at time : 120 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/RegisterFile.vhd" Line 46
step
Stopped at time : 120 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/RegisterFile.vhd" Line 47
step
Stopped at time : 120 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd" Line 167
run all
Note: WriteData = 00000000000000000000000000000010
Time: 165 ns  Iteration: 3  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Stopped at time : 195 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
ERROR: [VRFC 10-724] found '0' definitions of operator "&", cannot determine exact overloaded matching definition for "&" [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd:71]
ERROR: [VRFC 10-9458] unit 'bench' is ignored due to previous errors [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd:12]
INFO: [VRFC 10-8704] VHDL file 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1881.508 ; gain = 2.789
run all
Note: Result = 00000000000000000000000000000010 and should be 00000000000000000000000000000001
Time: 105 ns  Iteration: 5  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Note: WriteData = 00000000000000000000000000000010 and should be 00000000000000000000000000000001
Time: 165 ns  Iteration: 3  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Stopped at time : 195 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Stopped at time : 45 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1881.508 ; gain = 0.000
run all
Note: WriteData = 11111111111111111111111111111111 and should be 00000000000000000000000000000001
Time: 75 ns  Iteration: 3  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
run all
Stopped at time : 195 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
run all
Note: Result = 00000000000000000000000000000001 and should be 00000000000000000000000000000000
Time: 195 ns  Iteration: 4  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Note: WriteData = 00000000000000000000000000000011 and should be 00000000000000000000000000000000
Time: 255 ns  Iteration: 3  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1882.973 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17808 KB (Peak: 17808 KB), Simulation CPU Usage: 24953 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Note: WriteData = 11111111111111111111111111111111 and should be 00000000000000000000000000000001
Time: 75 ns  Iteration: 3  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1882.973 ; gain = 0.000
run all
Stopped at time : 195 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
run all
Stopped at time : 195 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
run all
Note: Result = 00000000000000000000000000000001 and should be 00000000000000000000000000000011
Time: 195 ns  Iteration: 4  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Note: WriteData = 11111111111111111111111111111111 and should be 00000000000000000000000000000001
Time: 75 ns  Iteration: 3  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1884.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vitis/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_wrapper_tb_behav -key {Behavioral:sim_1:Functional:mips_wrapper_tb} -tclbatch {mips_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mips_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
Note: WriteData = 11111111111111111111111111111111 and should be 00000000000000000000000000000001
Time: 75 ns  Iteration: 3  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1884.375 ; gain = 0.328
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 70
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Note: WriteData = 11111111111111111111111111111111 and should be 00000000000000000000000000000001
Time: 75 ns  Iteration: 3  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Note: Result = 00000000000000000000000000000001 and should be 00000000000000000000000000000011
Time: 195 ns  Iteration: 4  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1884.375 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Note: WriteData = 11111111111111111111111111111111 and should be 00000000000000000000000000000001
Time: 75 ns  Iteration: 3  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Note: Result = 00000000000000000000000000000001 and should be 00000000000000000000000000000011
Time: 195 ns  Iteration: 4  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1884.488 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Note: WriteData = 11111111111111111111111111111111 and should be 00000000000000000000000000000001
Time: 75 ns  Iteration: 3  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Note: Result = 00000000000000000000000000000001 and should be 00000000000000000000000000000011
Time: 195 ns  Iteration: 4  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1884.488 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Note: Result = 00000000000000000000000000000001 and should be 00000000000000000000000000000011
Time: 195 ns  Iteration: 4  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1886.711 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Note: Result = 00000000000000000000000000000011 and should be 00000000000000000000000000000010
Time: 196 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Note: WriteData = 00000000000000000000000000000011 and should be 00000000000000000000000000000010
Time: 256 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1887.152 ; gain = 0.000
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 68
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1887.664 ; gain = 0.000
step
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionFetch.vhd" Line 37
run all
Stopped at time : 106 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
step
Stopped at time : 120 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 94
step
Stopped at time : 120 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 95
run all
Note: Result = 00000000000000000000000000000011 and should be 00000000000000000000000000000010
Time: 196 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Note: WriteData = 00000000000000000000000000000011 and should be 00000000000000000000000000000010
Time: 256 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Stopped at time : 256 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 73
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 69
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 70
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 71
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 75
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 76
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 77
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 66
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 66
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1887.730 ; gain = 0.066
step
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
step
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionFetch.vhd" Line 37
step
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionFetch.vhd" Line 39
step
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd" Line 137
step
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/RegisterFile.vhd" Line 41
run all
Stopped at time : 45 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 69
run all
Stopped at time : 46 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
step
Stopped at time : 46 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 73
step
Stopped at time : 60 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 94
step
Stopped at time : 60 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 95
step
Stopped at time : 60 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionFetch.vhd" Line 37
run all
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 75
step
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd" Line 273
step
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/new/ALU.vhd" Line 87
step
Stopped at time : 106 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 76
step
Stopped at time : 106 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
step
Stopped at time : 120 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 94
step
Stopped at time : 120 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 95
step
Stopped at time : 120 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionFetch.vhd" Line 37
run all
Stopped at time : 195 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 69
run all
Stopped at time : 196 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
run all
Stopped at time : 196 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
run all
Stopped at time : 196 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 71
run all
Note: Result = 00000000000000000000000000000011 and should be 00000000000000000000000000000010
Time: 196 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Stopped at time : 196 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 73
run all
Stopped at time : 255 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 75
run all
Stopped at time : 256 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 76
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 66
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1888.461 ; gain = 0.172
step
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
step
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionFetch.vhd" Line 37
step
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionFetch.vhd" Line 39
step
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd" Line 137
run all
Stopped at time : 45 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 69
run all
Stopped at time : 46 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
run all
Stopped at time : 46 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 73
run all
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 75
step
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd" Line 273
run all
Stopped at time : 106 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 76
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 66
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1888.641 ; gain = 0.117
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 79
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 80
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 81
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 82
run all
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
run all
Stopped at time : 45 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 69
run all
Stopped at time : 46 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
run all
Stopped at time : 46 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 73
run all
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 75
run all
Stopped at time : 106 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 76
run all
Stopped at time : 106 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 79
run all
Stopped at time : 195 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 80
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 80 in file 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 81 in file 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 82 in file 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd' not restored because it is no longer a breakable line.
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 66
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1888.801 ; gain = 0.160
run all
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
run all
Stopped at time : 45 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 69
run all
Stopped at time : 46 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
run all
Stopped at time : 46 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 73
run all
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 75
run all
Stopped at time : 106 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 76
run all
Stopped at time : 106 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 79
run all
Note: Result = 00000000000000000000000000000010 and should be 00000000000000000000000000000001
Time: 106 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Stopped at time : 106 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 66
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1888.805 ; gain = 0.000
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 78
run all
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
run all
Stopped at time : 45 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 69
run all
Stopped at time : 46 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
run all
Stopped at time : 46 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 73
run all
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 75
run all
Stopped at time : 106 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 76
run all
Stopped at time : 106 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 78
run all
Stopped at time : 106 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
run all
Stopped at time : 195 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 69
run all
Stopped at time : 196 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
run all
Stopped at time : 196 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 70
run all
Stopped at time : 196 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 71
run all
Note: Result = 00000000000000000000000000000011 and should be 00000000000000000000000000000010
Time: 196 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Stopped at time : 196 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 73
run all
Stopped at time : 255 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 75
run all
Stopped at time : 256 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 76
run all
Stopped at time : 256 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 76
run all
Stopped at time : 256 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 77
run all
Note: WriteData = 00000000000000000000000000000011 and should be 00000000000000000000000000000010
Time: 256 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Stopped at time : 256 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 78
run all
Stopped at time : 256 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 78
run all
Stopped at time : 256 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 79
run all
Note: Result = 00000000000000000000000000000000 and should be 00000000000000000000000000000010
Time: 256 ns  Iteration: 0  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Stopped at time : 256 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
restart
INFO: [Wavedata 42-604] Simulation restarted
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 66
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 68
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 69
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 70
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 71
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 73
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 75
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 76
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 77
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 79
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 78
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Note: Result = 00000000000000000000000000000001 and should be 00000000000000000000000000000011
Time: 195 ns  Iteration: 4  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1889.328 ; gain = 0.000
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 66
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 68
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 71
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 72
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 74
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 77
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 78
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 66
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1894.688 ; gain = 0.023
run all
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
run all
Stopped at time : 45 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 71
run all
Stopped at time : 45 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 74
run all
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 77
run all
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
run all
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 71
run all
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 74
run all
Stopped at time : 165 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 77
run all
Stopped at time : 165 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
run all
Stopped at time : 195 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 71
run 10 ps
Stopped at time : 195 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 71
run 10 ps
Stopped at time : 195 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 72
run 10 ps
Note: Result = 00000000000000000000000000000001 and should be 00000000000000000000000000000011
Time: 195 ns  Iteration: 4  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Stopped at time : 195 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 74
run 10 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionMem'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionFetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionFetch'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 66
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1895.199 ; gain = 0.000
run all
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
run all
Stopped at time : 45 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 71
run all
Stopped at time : 45 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 74
run all
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 77
run all
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
run all
Stopped at time : 135 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 71
run all
Stopped at time : 135 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 74
run all
Stopped at time : 195 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 77
run all
Stopped at time : 195 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
run all
Stopped at time : 195 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 71
run 10 ps
Stopped at time : 195 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 71
run 10 ps
Stopped at time : 195 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 72
run 10 ps
Note: Result = 00000000000000000000000000000001 and should be 00000000000000000000000000000011
Time: 195 ns  Iteration: 4  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Stopped at time : 195 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 74
run all
Stopped at time : 255 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 77
run all
Stopped at time : 255 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 77
run all
Stopped at time : 255 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 78
run all
Note: WriteData = 00000000000000000000000000000001 and should be 00000000000000000000000000000011
Time: 255 ns  Iteration: 3  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
run all
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 66
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1911.234 ; gain = 0.000
run all
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
run all
Stopped at time : 45 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 71
run all
Stopped at time : 45 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 74
run all
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 77
run all
Stopped at time : 105 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
run all
Stopped at time : 135 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 71
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 66
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 68
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 71
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 72
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 74
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 77
remove_bps -file {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} -line 78
run all
Note: Result = 00000000000000000000000000000001 and should be 00000000000000000000000000000011
Time: 195 ns  Iteration: 4  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
Note: WriteData = 00000000000000000000000000000001 and should be 00000000000000000000000000000011
Time: 255 ns  Iteration: 3  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionMem'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionFetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionFetch'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Note: Result = 00000000000000000000000000000001 and should be 00000000000000000000000000000011
Time: 225 ns  Iteration: 4  Process: /mips_wrapper_tb/stimulus  File: E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1911.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1911.898 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionMem'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/InstructionFetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionFetch'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.globals
Compiling architecture behavioral of entity xil_defaultlib.InstructionMem [instructionmem_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionFetch [instructionfetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecode [instructiondecode_default]
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture behavioral of entity xil_defaultlib.srlN [srln_default]
Compiling architecture behavioral of entity xil_defaultlib.sraN [sran_default]
Compiling architecture dataflow of entity xil_defaultlib.orN [orn_default]
Compiling architecture dataflow of entity xil_defaultlib.andN [andn_default]
Compiling architecture dataflow of entity xil_defaultlib.xorN [xorn_default]
Compiling architecture behavioral of entity xil_defaultlib.fulladder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.addsubN [addsubn_default]
Compiling architecture struct of entity xil_defaultlib.carrysavemult [carrysavemult_default]
Compiling architecture structural of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Execute [execute_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegController [sevensegcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoryStage [memorystage_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteBack [writeback_default]
Compiling architecture struct of entity xil_defaultlib.mips_wrapper [mips_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.mips_wrapper_tb
Built simulation snapshot mips_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1911.898 ; gain = 0.000
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 68
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 71
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 72
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 75
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 78
add_bp {E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd} 79
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_wrapper_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mips_wrapper_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_wrapper_tb_behav xil_defaultlib.mips_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'bcdsevensegconverter' remains a black box since it has no binding entity [E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/new/seven_seg_controller.vhd:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1912.027 ; gain = 0.000
run all
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 75
run all
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
run all
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 75
run all
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 68
run all
Stopped at time : 30 ns : File "E:/SchoolWork/VivadoProjects/DSD2-MipsProcessor/ProjectFile/ProjectFile.srcs/sources_1/imports/DSD2-MipsProcessor/WrapperTB.vhd" Line 75
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 20:56:05 2023...
