// Seed: 3445041731
`define pp_8 0
module module_0 (
    input logic id_0,
    output logic id_1,
    input logic id_2,
    output reg id_3,
    input id_4,
    output reg id_5,
    input id_6,
    input id_7
);
  always @(posedge 1 or posedge id_4)
    if (1) id_5 <= id_7;
    else id_3 <= #id_6 1;
endmodule
