<?xml version='1.0'?>
<island simulinkPath='dec_dly_comp/DUT' topLevelEntity='dec_dly_comp_DUT'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='bus_clk' dir='in' role='clock'/>
    <port name='bus_areset' dir='in' clock='bus_clk' role='resetHigh'/>
    <port name='busIn_writedata' clock='bus_clk' reset='bus_areset' width='32' dir='in' role='busData' qsys_role='writedata' stm=''/>
    <port name='busIn_address' clock='bus_clk' reset='bus_areset' width='14' dir='in' role='busAddress' qsys_role='address' stm=''/>
    <port name='busIn_write' clock='bus_clk' reset='bus_areset' width='1' dir='in' role='busWriteEnable' qsys_role='write' stm=''/>
    <port name='busIn_read' clock='bus_clk' reset='bus_areset' width='1' dir='in' role='busReadEnable' qsys_role='read' stm=''/>
    <port name='busOut_readdatavalid' clock='bus_clk' reset='bus_areset' width='1' dir='out' role='busDataValid' qsys_role='readdatavalid' stm=''/>
    <port name='busOut_readdata' clock='bus_clk' reset='bus_areset' width='32' dir='out' role='busData' qsys_role='readdata' stm=''/>
    <port name='busOut_waitrequest' clock='bus_clk' reset='bus_areset' width='1' dir='out' role='busWaitRequest' qsys_role='waitrequest' stm=''/>
    <port name='DDC_Valid_In_s' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_DDC_Valid_In_s' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='DDC_Valid_In' highLevelIndex='0' vector='0' complex='0'/>
    <port name='DDC_Chan_In_s' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_DDC_Chan_In_s' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='DDC_Chan_In' highLevelIndex='1' vector='0' complex='0'/>
    <port name='DDC_Ant_Data_In_0im' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DDC_Ant_Data_In_0im' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='DDC_Ant_Data_In' highLevelIndex='2' vector='0' complex='1'/>
    <port name='DDC_Ant_Data_In_0re' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DDC_Ant_Data_In_0re' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='DDC_Ant_Data_In' highLevelIndex='3' vector='0' complex='0'/>
    <port name='DDC_Ant_Data_In_1im' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DDC_Ant_Data_In_1im' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='DDC_Ant_Data_In' highLevelIndex='4' vector='1' complex='1'/>
    <port name='DDC_Ant_Data_In_1re' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DDC_Ant_Data_In_1re' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='DDC_Ant_Data_In' highLevelIndex='5' vector='1' complex='0'/>
    <port name='DDC_Ant_Data_In_2im' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DDC_Ant_Data_In_2im' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='DDC_Ant_Data_In' highLevelIndex='6' vector='2' complex='1'/>
    <port name='DDC_Ant_Data_In_2re' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DDC_Ant_Data_In_2re' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='DDC_Ant_Data_In' highLevelIndex='7' vector='2' complex='0'/>
    <port name='DDC_Ant_Data_In_3im' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DDC_Ant_Data_In_3im' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='DDC_Ant_Data_In' highLevelIndex='8' vector='3' complex='1'/>
    <port name='DDC_Ant_Data_In_3re' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DDC_Ant_Data_In_3re' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='DDC_Ant_Data_In' highLevelIndex='9' vector='3' complex='0'/>
    <port name='DDC_Ant_Data_In_4im' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DDC_Ant_Data_In_4im' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='DDC_Ant_Data_In' highLevelIndex='10' vector='4' complex='1'/>
    <port name='DDC_Ant_Data_In_4re' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DDC_Ant_Data_In_4re' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='DDC_Ant_Data_In' highLevelIndex='11' vector='4' complex='0'/>
    <port name='DDC_Ant_Data_In_5im' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DDC_Ant_Data_In_5im' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='DDC_Ant_Data_In' highLevelIndex='12' vector='5' complex='1'/>
    <port name='DDC_Ant_Data_In_5re' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DDC_Ant_Data_In_5re' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='DDC_Ant_Data_In' highLevelIndex='13' vector='5' complex='0'/>
    <port name='DDC_Ant_Data_In_6im' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DDC_Ant_Data_In_6im' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='DDC_Ant_Data_In' highLevelIndex='14' vector='6' complex='1'/>
    <port name='DDC_Ant_Data_In_6re' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DDC_Ant_Data_In_6re' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='DDC_Ant_Data_In' highLevelIndex='15' vector='6' complex='0'/>
    <port name='DDC_Ant_Data_In_7im' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DDC_Ant_Data_In_7im' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='DDC_Ant_Data_In' highLevelIndex='16' vector='7' complex='1'/>
    <port name='DDC_Ant_Data_In_7re' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_DDC_Ant_Data_In_7re' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='DDC_Ant_Data_In' highLevelIndex='17' vector='7' complex='0'/>
    <port name='alq_l1_dout_0im' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_alq_l1_dout_0im' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='alq_l1_dout' highLevelIndex='0' vector='0' complex='1'/>
    <port name='alq_l1_dout_0re' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_alq_l1_dout_0re' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='alq_l1_dout' highLevelIndex='1' vector='0' complex='0'/>
    <port name='alq_l1_dout_1im' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_alq_l1_dout_1im' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='alq_l1_dout' highLevelIndex='2' vector='1' complex='1'/>
    <port name='alq_l1_dout_1re' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_alq_l1_dout_1re' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='alq_l1_dout' highLevelIndex='3' vector='1' complex='0'/>
    <port name='alq_l1_dout_2im' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_alq_l1_dout_2im' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='alq_l1_dout' highLevelIndex='4' vector='2' complex='1'/>
    <port name='alq_l1_dout_2re' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_alq_l1_dout_2re' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='alq_l1_dout' highLevelIndex='5' vector='2' complex='0'/>
    <port name='alq_l1_dout_3im' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_alq_l1_dout_3im' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='alq_l1_dout' highLevelIndex='6' vector='3' complex='1'/>
    <port name='alq_l1_dout_3re' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_alq_l1_dout_3re' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='alq_l1_dout' highLevelIndex='7' vector='3' complex='0'/>
    <port name='alq_l1_vout_s' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_alq_l1_vout_s' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='alq_l1_vout' highLevelIndex='8' vector='0' complex='0'/>
    <port name='alq_l1_cout_s' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_alq_l1_cout_s' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut_vunroll_cunroll_x.stm' highLevelName='alq_l1_cout ' highLevelIndex='9' vector='0' complex='0'/>
    <port name='alq_l2_dout_0im' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_alq_l2_dout_0im' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='alq_l2_dout' highLevelIndex='10' vector='0' complex='1'/>
    <port name='alq_l2_dout_0re' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_alq_l2_dout_0re' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='alq_l2_dout' highLevelIndex='11' vector='0' complex='0'/>
    <port name='alq_l2_dout_1im' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_alq_l2_dout_1im' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='alq_l2_dout' highLevelIndex='12' vector='1' complex='1'/>
    <port name='alq_l2_dout_1re' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_alq_l2_dout_1re' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='alq_l2_dout' highLevelIndex='13' vector='1' complex='0'/>
    <port name='alq_l2_dout_2im' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_alq_l2_dout_2im' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='alq_l2_dout' highLevelIndex='14' vector='2' complex='1'/>
    <port name='alq_l2_dout_2re' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_alq_l2_dout_2re' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='alq_l2_dout' highLevelIndex='15' vector='2' complex='0'/>
    <port name='alq_l2_dout_3im' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_alq_l2_dout_3im' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='alq_l2_dout' highLevelIndex='16' vector='3' complex='1'/>
    <port name='alq_l2_dout_3re' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_alq_l2_dout_3re' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='alq_l2_dout' highLevelIndex='17' vector='3' complex='0'/>
    <port name='alq_l2_vout_s' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_alq_l2_vout_s' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='alq_l2_vout' highLevelIndex='18' vector='0' complex='0'/>
    <port name='alq_l2_cout_s' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_alq_l2_cout_s' stm='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation_ChannelOut1_vunroll_cunroll_x.stm' highLevelName='alq_l2_cout' highLevelIndex='19' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='dec_dly_comp/dec_dly_comp_DUT_safe_path_msim_ver.sv' base='rtl' type='vhdl' usage='simOnly'/>
    <file path='dec_dly_comp/dec_dly_comp_DUT_safe_path_ver.sv' base='rtl' type='vhdl' usage='synthOnly'/>
    <file path='dec_dly_comp/dec_dly_comp_DUT_safe_path_msim.vhd' base='rtl' type='vhdl' usage='simOnly'/>
    <file path='dec_dly_comp/dec_dly_comp_DUT_safe_path.vhd' base='rtl' type='vhdl' usage='synthOnly'/>
    <file path='dec_dly_comp/dec_dly_comp_DUT.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='backend/Libraries/sv/base/dspba_library_ver.sv' base='dspba' type='vhdl' usage='all'/>
    <file path='dec_dly_comp/busFabric_dec_dly_comp_DUT_2o1ix4a06j686w6r6g6u0qu5xgbuoz.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='dec_dly_comp/dec_dly_comp_DUT_DUT.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='dec_dly_comp/dec_dly_comp_DUT_DUT_By_Pass.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='dec_dly_comp/dec_dly_comp_DUT_DUT_Polyphase_Decimator.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='dec_dly_comp/dec_dly_comp_DUT_DUT_Polyphase_Decimator_HB3_im.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='dec_dly_comp/dec_dly_comp_DUT_DUT_Polyphase_Decimator_HB3_re.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='dec_dly_comp/dec_dly_comp_DUT_DUT_Polyphase_Decimator_scale_HB3_im.sv' base='rtl' type='vhdl' usage='all'/>
    <file path='dec_dly_comp/dec_dly_comp_DUT_DUT_Polyphase_Decimator_scale_HB3_re.sv' base='rtl' type='vhdl' usage='all'/>

</island>
