Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec  7 19:22:24 2020
| Host         : DESKTOP-5MA8GOT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab9_timing_summary_routed.rpt -pb lab9_timing_summary_routed.pb -rpx lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : lab9
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: md5_0/P_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: md5_0/P_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: md5_0/P_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.229     -504.276                    129                 2460        0.132        0.000                      0                 2460        4.500        0.000                       0                  1047  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.229     -504.276                    129                 2460        0.132        0.000                      0                 2460        4.500        0.000                       0                  1047  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          129  Failing Endpoints,  Worst Slack       -5.229ns,  Total Violation     -504.276ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.229ns  (required time - arrival time)
  Source:                 ms_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_count_reg[7]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.906ns  (logic 7.472ns (50.127%)  route 7.434ns (49.873%))
  Logic Levels:           24  (CARRY4=18 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.564     5.116    clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  ms_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  ms_count_reg[4]/Q
                         net (fo=72, routed)          1.063     6.635    ms_count_reg[4]
    SLICE_X45Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.759 r  ms_count[0]_i_192/O
                         net (fo=2, routed)           0.550     7.310    ms_count[0]_i_192_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.695 r  ms_count_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000     7.695    ms_count_reg[0]_i_357_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  ms_count_reg[0]_i_319/CO[3]
                         net (fo=1, routed)           0.000     7.809    ms_count_reg[0]_i_319_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.143 r  ms_count_reg[0]_i_239/O[1]
                         net (fo=3, routed)           0.685     8.827    ms_count_reg[0]_i_239_n_6
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.303     9.130 r  ms_count[0]_i_231/O
                         net (fo=1, routed)           0.729     9.859    ms_count[0]_i_231_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.263 r  ms_count_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    10.263    ms_count_reg[0]_i_183_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.380 r  ms_count_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.380    ms_count_reg[0]_i_89_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.703 r  ms_count_reg[0]_i_60/O[1]
                         net (fo=3, routed)           0.712    11.414    ms_count_reg[0]_i_60_n_6
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.306    11.720 r  ms_count[0]_i_50/O
                         net (fo=1, routed)           0.333    12.053    ms_count[0]_i_50_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.451 r  ms_count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.451    ms_count_reg[0]_i_23_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.690 r  ms_count_reg[0]_i_14/O[2]
                         net (fo=4, routed)           0.643    13.333    ms_count_reg[0]_i_14_n_5
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    14.167 r  ms_count_reg[0]_i_419/CO[3]
                         net (fo=1, routed)           0.000    14.167    ms_count_reg[0]_i_419_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.480 r  ms_count_reg[0]_i_382/O[3]
                         net (fo=3, routed)           0.882    15.362    ms_count_reg[0]_i_382_n_4
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.306    15.668 r  ms_count[0]_i_380/O
                         net (fo=1, routed)           0.000    15.668    ms_count[0]_i_380_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  ms_count_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.218    ms_count_reg[0]_i_333_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  ms_count_reg[0]_i_280/CO[3]
                         net (fo=1, routed)           0.000    16.332    ms_count_reg[0]_i_280_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  ms_count_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    16.446    ms_count_reg[0]_i_208_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  ms_count_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.560    ms_count_reg[0]_i_137_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  ms_count_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.001    16.675    ms_count_reg[0]_i_63_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.903 r  ms_count_reg[0]_i_32/CO[2]
                         net (fo=2, routed)           0.472    17.375    ms_count_reg[0]_i_32_n_1
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.313    17.688 r  ms_count[0]_i_15/O
                         net (fo=29, routed)          0.867    18.555    ms_count[0]_i_15_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I1_O)        0.124    18.679 r  ms_count[0]_i_8/O
                         net (fo=1, routed)           0.000    18.679    ms_count[0]_i_8_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.211 r  ms_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.211    ms_count_reg[0]_i_2_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.524 r  ms_count_reg[4]_i_1/O[3]
                         net (fo=2, routed)           0.498    20.022    ms_count_reg[4]_i_1_n_4
    SLICE_X37Y40         FDRE                                         r  ms_count_reg[7]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.446    14.818    clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  ms_count_reg[7]_replica/C
                         clock pessimism              0.274    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X37Y40         FDRE (Setup_fdre_C_D)       -0.263    14.793    ms_count_reg[7]_replica
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                         -20.022    
  -------------------------------------------------------------------
                         slack                                 -5.229    

Slack (VIOLATED) :        -5.211ns  (required time - arrival time)
  Source:                 num_cvt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_cvt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.156ns  (logic 7.589ns (50.072%)  route 7.567ns (49.928%))
  Logic Levels:           25  (CARRY4=16 LUT2=1 LUT3=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.566     5.118    clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  num_cvt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  num_cvt_reg[5]/Q
                         net (fo=85, routed)          0.859     6.433    num_cvt[5]
    SLICE_X53Y18         LUT3 (Prop_lut3_I1_O)        0.124     6.557 r  num_cvt[10]_i_26/O
                         net (fo=3, routed)           0.541     7.098    num_cvt[10]_i_26_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.648 r  num_cvt_reg[2]_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.648    num_cvt_reg[2]_i_152_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.765 r  num_cvt_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000     7.765    num_cvt_reg[2]_i_128_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.088 r  num_cvt_reg[2]_i_101/O[1]
                         net (fo=2, routed)           0.776     8.865    num_cvt_reg[2]_i_101_n_6
    SLICE_X50Y21         LUT3 (Prop_lut3_I2_O)        0.332     9.197 r  num_cvt[2]_i_92/O
                         net (fo=2, routed)           0.859    10.056    num_cvt[2]_i_92_n_0
    SLICE_X50Y21         LUT4 (Prop_lut4_I3_O)        0.348    10.404 r  num_cvt[2]_i_96/O
                         net (fo=1, routed)           0.000    10.404    num_cvt[2]_i_96_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.784 r  num_cvt_reg[2]_i_67/CO[3]
                         net (fo=1, routed)           0.000    10.784    num_cvt_reg[2]_i_67_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.901 r  num_cvt_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.901    num_cvt_reg[2]_i_34_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.018 r  num_cvt_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.018    num_cvt_reg[2]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.333 r  num_cvt_reg[6]_i_12/O[3]
                         net (fo=2, routed)           0.774    12.107    num_cvt_reg[6]_i_12_n_4
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.332    12.439 r  num_cvt[6]_i_7/O
                         net (fo=2, routed)           0.645    13.085    num_cvt[6]_i_7_n_0
    SLICE_X49Y28         LUT4 (Prop_lut4_I3_O)        0.332    13.417 r  num_cvt[6]_i_11/O
                         net (fo=1, routed)           0.000    13.417    num_cvt[6]_i_11_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.949 r  num_cvt_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.949    num_cvt_reg[6]_i_3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.063 r  num_cvt_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.063    num_cvt_reg[10]_i_3_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.177 r  num_cvt_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.177    num_cvt_reg[14]_i_3_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.490 r  num_cvt_reg[18]_i_3/O[3]
                         net (fo=5, routed)           0.729    15.219    num_cvt_reg[18]_i_3_n_4
    SLICE_X48Y29         LUT2 (Prop_lut2_I0_O)        0.306    15.525 r  num_cvt[28]_i_90/O
                         net (fo=1, routed)           0.000    15.525    num_cvt[28]_i_90_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.075 r  num_cvt_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.075    num_cvt_reg[28]_i_70_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.409 r  num_cvt_reg[28]_i_37/O[1]
                         net (fo=3, routed)           0.886    17.295    num_cvt_reg[28]_i_37_n_6
    SLICE_X47Y29         LUT4 (Prop_lut4_I1_O)        0.303    17.598 r  num_cvt[28]_i_66/O
                         net (fo=1, routed)           0.000    17.598    num_cvt[28]_i_66_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.999 r  num_cvt_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.999    num_cvt_reg[28]_i_28_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.113 r  num_cvt_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.113    num_cvt_reg[28]_i_15_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.341 r  num_cvt_reg[28]_i_9/CO[2]
                         net (fo=29, routed)          1.024    19.365    num_cvt_reg[28]_i_9_n_1
    SLICE_X55Y26         LUT5 (Prop_lut5_I1_O)        0.313    19.678 r  num_cvt[15]_i_2/O
                         net (fo=1, routed)           0.472    20.150    num_cvt[15]_i_2_n_0
    SLICE_X55Y24         LUT5 (Prop_lut5_I3_O)        0.124    20.274 r  num_cvt[15]_i_1/O
                         net (fo=1, routed)           0.000    20.274    num_cvt1_in[15]
    SLICE_X55Y24         FDRE                                         r  num_cvt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.438    14.810    clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  num_cvt_reg[15]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X55Y24         FDRE (Setup_fdre_C_D)        0.029    15.062    num_cvt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -20.274    
  -------------------------------------------------------------------
                         slack                                 -5.211    

Slack (VIOLATED) :        -5.203ns  (required time - arrival time)
  Source:                 ms_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.934ns  (logic 7.381ns (49.423%)  route 7.553ns (50.577%))
  Logic Levels:           24  (CARRY4=18 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.564     5.116    clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  ms_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  ms_count_reg[4]/Q
                         net (fo=72, routed)          1.063     6.635    ms_count_reg[4]
    SLICE_X45Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.759 r  ms_count[0]_i_192/O
                         net (fo=2, routed)           0.550     7.310    ms_count[0]_i_192_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.695 r  ms_count_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000     7.695    ms_count_reg[0]_i_357_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  ms_count_reg[0]_i_319/CO[3]
                         net (fo=1, routed)           0.000     7.809    ms_count_reg[0]_i_319_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.143 r  ms_count_reg[0]_i_239/O[1]
                         net (fo=3, routed)           0.685     8.827    ms_count_reg[0]_i_239_n_6
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.303     9.130 r  ms_count[0]_i_231/O
                         net (fo=1, routed)           0.729     9.859    ms_count[0]_i_231_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.263 r  ms_count_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    10.263    ms_count_reg[0]_i_183_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.380 r  ms_count_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.380    ms_count_reg[0]_i_89_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.703 r  ms_count_reg[0]_i_60/O[1]
                         net (fo=3, routed)           0.712    11.414    ms_count_reg[0]_i_60_n_6
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.306    11.720 r  ms_count[0]_i_50/O
                         net (fo=1, routed)           0.333    12.053    ms_count[0]_i_50_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.451 r  ms_count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.451    ms_count_reg[0]_i_23_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.690 r  ms_count_reg[0]_i_14/O[2]
                         net (fo=4, routed)           0.643    13.333    ms_count_reg[0]_i_14_n_5
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    14.167 r  ms_count_reg[0]_i_419/CO[3]
                         net (fo=1, routed)           0.000    14.167    ms_count_reg[0]_i_419_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.480 r  ms_count_reg[0]_i_382/O[3]
                         net (fo=3, routed)           0.882    15.362    ms_count_reg[0]_i_382_n_4
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.306    15.668 r  ms_count[0]_i_380/O
                         net (fo=1, routed)           0.000    15.668    ms_count[0]_i_380_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  ms_count_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.218    ms_count_reg[0]_i_333_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  ms_count_reg[0]_i_280/CO[3]
                         net (fo=1, routed)           0.000    16.332    ms_count_reg[0]_i_280_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  ms_count_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    16.446    ms_count_reg[0]_i_208_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  ms_count_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.560    ms_count_reg[0]_i_137_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  ms_count_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.001    16.675    ms_count_reg[0]_i_63_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.903 r  ms_count_reg[0]_i_32/CO[2]
                         net (fo=2, routed)           0.472    17.375    ms_count_reg[0]_i_32_n_1
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.313    17.688 r  ms_count[0]_i_15/O
                         net (fo=29, routed)          0.867    18.555    ms_count[0]_i_15_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I1_O)        0.124    18.679 r  ms_count[0]_i_8/O
                         net (fo=1, routed)           0.000    18.679    ms_count[0]_i_8_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.211 r  ms_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.211    ms_count_reg[0]_i_2_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.433 r  ms_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.617    20.050    ms_count_reg[4]_i_1_n_7
    SLICE_X37Y38         FDRE                                         r  ms_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.445    14.817    clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  ms_count_reg[4]/C
                         clock pessimism              0.299    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X37Y38         FDRE (Setup_fdre_C_D)       -0.233    14.847    ms_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -20.050    
  -------------------------------------------------------------------
                         slack                                 -5.203    

Slack (VIOLATED) :        -5.169ns  (required time - arrival time)
  Source:                 num_cvt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_cvt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.121ns  (logic 7.589ns (50.188%)  route 7.532ns (49.812%))
  Logic Levels:           25  (CARRY4=16 LUT2=1 LUT3=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.566     5.118    clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  num_cvt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  num_cvt_reg[5]/Q
                         net (fo=85, routed)          0.859     6.433    num_cvt[5]
    SLICE_X53Y18         LUT3 (Prop_lut3_I1_O)        0.124     6.557 r  num_cvt[10]_i_26/O
                         net (fo=3, routed)           0.541     7.098    num_cvt[10]_i_26_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.648 r  num_cvt_reg[2]_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.648    num_cvt_reg[2]_i_152_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.765 r  num_cvt_reg[2]_i_128/CO[3]
                         net (fo=1, routed)           0.000     7.765    num_cvt_reg[2]_i_128_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.088 r  num_cvt_reg[2]_i_101/O[1]
                         net (fo=2, routed)           0.776     8.865    num_cvt_reg[2]_i_101_n_6
    SLICE_X50Y21         LUT3 (Prop_lut3_I2_O)        0.332     9.197 r  num_cvt[2]_i_92/O
                         net (fo=2, routed)           0.859    10.056    num_cvt[2]_i_92_n_0
    SLICE_X50Y21         LUT4 (Prop_lut4_I3_O)        0.348    10.404 r  num_cvt[2]_i_96/O
                         net (fo=1, routed)           0.000    10.404    num_cvt[2]_i_96_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.784 r  num_cvt_reg[2]_i_67/CO[3]
                         net (fo=1, routed)           0.000    10.784    num_cvt_reg[2]_i_67_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.901 r  num_cvt_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.901    num_cvt_reg[2]_i_34_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.018 r  num_cvt_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.018    num_cvt_reg[2]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.333 r  num_cvt_reg[6]_i_12/O[3]
                         net (fo=2, routed)           0.774    12.107    num_cvt_reg[6]_i_12_n_4
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.332    12.439 r  num_cvt[6]_i_7/O
                         net (fo=2, routed)           0.645    13.085    num_cvt[6]_i_7_n_0
    SLICE_X49Y28         LUT4 (Prop_lut4_I3_O)        0.332    13.417 r  num_cvt[6]_i_11/O
                         net (fo=1, routed)           0.000    13.417    num_cvt[6]_i_11_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.949 r  num_cvt_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.949    num_cvt_reg[6]_i_3_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.063 r  num_cvt_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.063    num_cvt_reg[10]_i_3_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.177 r  num_cvt_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.177    num_cvt_reg[14]_i_3_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.490 r  num_cvt_reg[18]_i_3/O[3]
                         net (fo=5, routed)           0.729    15.219    num_cvt_reg[18]_i_3_n_4
    SLICE_X48Y29         LUT2 (Prop_lut2_I0_O)        0.306    15.525 r  num_cvt[28]_i_90/O
                         net (fo=1, routed)           0.000    15.525    num_cvt[28]_i_90_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.075 r  num_cvt_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.075    num_cvt_reg[28]_i_70_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.409 r  num_cvt_reg[28]_i_37/O[1]
                         net (fo=3, routed)           0.886    17.295    num_cvt_reg[28]_i_37_n_6
    SLICE_X47Y29         LUT4 (Prop_lut4_I1_O)        0.303    17.598 r  num_cvt[28]_i_66/O
                         net (fo=1, routed)           0.000    17.598    num_cvt[28]_i_66_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.999 r  num_cvt_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.999    num_cvt_reg[28]_i_28_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.113 r  num_cvt_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.113    num_cvt_reg[28]_i_15_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.341 r  num_cvt_reg[28]_i_9/CO[2]
                         net (fo=29, routed)          1.161    19.501    num_cvt_reg[28]_i_9_n_1
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.313    19.814 r  num_cvt[16]_i_3/O
                         net (fo=1, routed)           0.301    20.115    num_cvt[16]_i_3_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I3_O)        0.124    20.239 r  num_cvt[16]_i_1/O
                         net (fo=1, routed)           0.000    20.239    num_cvt1_in[16]
    SLICE_X55Y21         FDRE                                         r  num_cvt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  num_cvt_reg[16]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X55Y21         FDRE (Setup_fdre_C_D)        0.031    15.069    num_cvt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -20.239    
  -------------------------------------------------------------------
                         slack                                 -5.169    

Slack (VIOLATED) :        -5.158ns  (required time - arrival time)
  Source:                 num_cvt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_cvt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.117ns  (logic 6.977ns (46.154%)  route 8.140ns (53.846%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.556     5.108    clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  num_cvt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 f  num_cvt_reg[14]/Q
                         net (fo=66, routed)          1.115     6.679    num_cvt[14]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.803 r  num_cvt[6]_i_31/O
                         net (fo=2, routed)           0.576     7.379    num_cvt[6]_i_31_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.764 r  num_cvt_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.764    num_cvt_reg[2]_i_100_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  num_cvt_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.878    num_cvt_reg[2]_i_84_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  num_cvt_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.992    num_cvt_reg[6]_i_40_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  num_cvt_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.106    num_cvt_reg[10]_i_40_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.345 r  num_cvt_reg[14]_i_40/O[2]
                         net (fo=2, routed)           1.146     9.491    num_cvt_reg[14]_i_40_n_5
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.331     9.822 r  num_cvt[10]_i_15/O
                         net (fo=2, routed)           0.839    10.661    num_cvt[10]_i_15_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.603    11.264 r  num_cvt_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.264    num_cvt_reg[10]_i_12_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.579 r  num_cvt_reg[14]_i_12/O[3]
                         net (fo=2, routed)           0.745    12.324    num_cvt_reg[14]_i_12_n_4
    SLICE_X49Y29         LUT3 (Prop_lut3_I0_O)        0.332    12.656 r  num_cvt[14]_i_7/O
                         net (fo=2, routed)           0.645    13.301    num_cvt[14]_i_7_n_0
    SLICE_X49Y30         LUT4 (Prop_lut4_I3_O)        0.332    13.633 r  num_cvt[14]_i_11/O
                         net (fo=1, routed)           0.000    13.633    num_cvt[14]_i_11_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.165 r  num_cvt_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.165    num_cvt_reg[14]_i_3_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.478 r  num_cvt_reg[18]_i_3/O[3]
                         net (fo=5, routed)           0.729    15.208    num_cvt_reg[18]_i_3_n_4
    SLICE_X48Y29         LUT2 (Prop_lut2_I0_O)        0.306    15.514 r  num_cvt[28]_i_90/O
                         net (fo=1, routed)           0.000    15.514    num_cvt[28]_i_90_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.064 r  num_cvt_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.064    num_cvt_reg[28]_i_70_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.398 r  num_cvt_reg[28]_i_37/O[1]
                         net (fo=3, routed)           0.886    17.283    num_cvt_reg[28]_i_37_n_6
    SLICE_X47Y29         LUT4 (Prop_lut4_I1_O)        0.303    17.586 r  num_cvt[28]_i_66/O
                         net (fo=1, routed)           0.000    17.586    num_cvt[28]_i_66_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.987 r  num_cvt_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.987    num_cvt_reg[28]_i_28_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.101 r  num_cvt_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.101    num_cvt_reg[28]_i_15_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.329 r  num_cvt_reg[28]_i_9/CO[2]
                         net (fo=29, routed)          0.801    19.131    num_cvt_reg[28]_i_9_n_1
    SLICE_X51Y30         LUT5 (Prop_lut5_I1_O)        0.313    19.444 r  num_cvt[11]_i_2/O
                         net (fo=1, routed)           0.657    20.101    num_cvt[11]_i_2_n_0
    SLICE_X53Y23         LUT5 (Prop_lut5_I3_O)        0.124    20.225 r  num_cvt[11]_i_1/O
                         net (fo=1, routed)           0.000    20.225    num_cvt1_in[11]
    SLICE_X53Y23         FDRE                                         r  num_cvt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.440    14.812    clk_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  num_cvt_reg[11]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X53Y23         FDRE (Setup_fdre_C_D)        0.031    15.066    num_cvt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -20.225    
  -------------------------------------------------------------------
                         slack                                 -5.158    

Slack (VIOLATED) :        -5.108ns  (required time - arrival time)
  Source:                 ms_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.113ns  (logic 8.177ns (54.106%)  route 6.936ns (45.895%))
  Logic Levels:           30  (CARRY4=24 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.564     5.116    clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  ms_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  ms_count_reg[4]/Q
                         net (fo=72, routed)          1.063     6.635    ms_count_reg[4]
    SLICE_X45Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.759 r  ms_count[0]_i_192/O
                         net (fo=2, routed)           0.550     7.310    ms_count[0]_i_192_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.695 r  ms_count_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000     7.695    ms_count_reg[0]_i_357_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  ms_count_reg[0]_i_319/CO[3]
                         net (fo=1, routed)           0.000     7.809    ms_count_reg[0]_i_319_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.143 r  ms_count_reg[0]_i_239/O[1]
                         net (fo=3, routed)           0.685     8.827    ms_count_reg[0]_i_239_n_6
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.303     9.130 r  ms_count[0]_i_231/O
                         net (fo=1, routed)           0.729     9.859    ms_count[0]_i_231_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.263 r  ms_count_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    10.263    ms_count_reg[0]_i_183_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.380 r  ms_count_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.380    ms_count_reg[0]_i_89_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.703 r  ms_count_reg[0]_i_60/O[1]
                         net (fo=3, routed)           0.712    11.414    ms_count_reg[0]_i_60_n_6
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.306    11.720 r  ms_count[0]_i_50/O
                         net (fo=1, routed)           0.333    12.053    ms_count[0]_i_50_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.451 r  ms_count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.451    ms_count_reg[0]_i_23_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.690 r  ms_count_reg[0]_i_14/O[2]
                         net (fo=4, routed)           0.643    13.333    ms_count_reg[0]_i_14_n_5
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    14.167 r  ms_count_reg[0]_i_419/CO[3]
                         net (fo=1, routed)           0.000    14.167    ms_count_reg[0]_i_419_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.480 r  ms_count_reg[0]_i_382/O[3]
                         net (fo=3, routed)           0.882    15.362    ms_count_reg[0]_i_382_n_4
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.306    15.668 r  ms_count[0]_i_380/O
                         net (fo=1, routed)           0.000    15.668    ms_count[0]_i_380_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  ms_count_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.218    ms_count_reg[0]_i_333_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  ms_count_reg[0]_i_280/CO[3]
                         net (fo=1, routed)           0.000    16.332    ms_count_reg[0]_i_280_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  ms_count_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    16.446    ms_count_reg[0]_i_208_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  ms_count_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.560    ms_count_reg[0]_i_137_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  ms_count_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.001    16.675    ms_count_reg[0]_i_63_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.903 r  ms_count_reg[0]_i_32/CO[2]
                         net (fo=2, routed)           0.472    17.375    ms_count_reg[0]_i_32_n_1
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.313    17.688 r  ms_count[0]_i_15/O
                         net (fo=29, routed)          0.867    18.555    ms_count[0]_i_15_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I1_O)        0.124    18.679 r  ms_count[0]_i_8/O
                         net (fo=1, routed)           0.000    18.679    ms_count[0]_i_8_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.211 r  ms_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.211    ms_count_reg[0]_i_2_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.325 r  ms_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.325    ms_count_reg[4]_i_1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.439 r  ms_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.439    ms_count_reg[8]_i_1_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.553 r  ms_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.553    ms_count_reg[12]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.667 r  ms_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.667    ms_count_reg[16]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  ms_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.781    ms_count_reg[20]_i_1_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.895 r  ms_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.895    ms_count_reg[24]_i_1_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.229 r  ms_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.229    ms_count_reg[28]_i_1_n_6
    SLICE_X39Y46         FDRE                                         r  ms_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.448    14.820    clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  ms_count_reg[29]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)        0.062    15.120    ms_count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -20.229    
  -------------------------------------------------------------------
                         slack                                 -5.108    

Slack (VIOLATED) :        -5.101ns  (required time - arrival time)
  Source:                 ms_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.796ns  (logic 7.233ns (48.886%)  route 7.563ns (51.114%))
  Logic Levels:           23  (CARRY4=17 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.564     5.116    clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  ms_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  ms_count_reg[4]/Q
                         net (fo=72, routed)          1.063     6.635    ms_count_reg[4]
    SLICE_X45Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.759 r  ms_count[0]_i_192/O
                         net (fo=2, routed)           0.550     7.310    ms_count[0]_i_192_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.695 r  ms_count_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000     7.695    ms_count_reg[0]_i_357_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  ms_count_reg[0]_i_319/CO[3]
                         net (fo=1, routed)           0.000     7.809    ms_count_reg[0]_i_319_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.143 r  ms_count_reg[0]_i_239/O[1]
                         net (fo=3, routed)           0.685     8.827    ms_count_reg[0]_i_239_n_6
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.303     9.130 r  ms_count[0]_i_231/O
                         net (fo=1, routed)           0.729     9.859    ms_count[0]_i_231_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.263 r  ms_count_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    10.263    ms_count_reg[0]_i_183_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.380 r  ms_count_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.380    ms_count_reg[0]_i_89_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.703 r  ms_count_reg[0]_i_60/O[1]
                         net (fo=3, routed)           0.712    11.414    ms_count_reg[0]_i_60_n_6
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.306    11.720 r  ms_count[0]_i_50/O
                         net (fo=1, routed)           0.333    12.053    ms_count[0]_i_50_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.451 r  ms_count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.451    ms_count_reg[0]_i_23_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.690 r  ms_count_reg[0]_i_14/O[2]
                         net (fo=4, routed)           0.643    13.333    ms_count_reg[0]_i_14_n_5
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    14.167 r  ms_count_reg[0]_i_419/CO[3]
                         net (fo=1, routed)           0.000    14.167    ms_count_reg[0]_i_419_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.480 r  ms_count_reg[0]_i_382/O[3]
                         net (fo=3, routed)           0.882    15.362    ms_count_reg[0]_i_382_n_4
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.306    15.668 r  ms_count[0]_i_380/O
                         net (fo=1, routed)           0.000    15.668    ms_count[0]_i_380_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  ms_count_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.218    ms_count_reg[0]_i_333_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  ms_count_reg[0]_i_280/CO[3]
                         net (fo=1, routed)           0.000    16.332    ms_count_reg[0]_i_280_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  ms_count_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    16.446    ms_count_reg[0]_i_208_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  ms_count_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.560    ms_count_reg[0]_i_137_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  ms_count_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.001    16.675    ms_count_reg[0]_i_63_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.903 r  ms_count_reg[0]_i_32/CO[2]
                         net (fo=2, routed)           0.472    17.375    ms_count_reg[0]_i_32_n_1
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.313    17.688 r  ms_count[0]_i_15/O
                         net (fo=29, routed)          0.867    18.555    ms_count[0]_i_15_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I1_O)        0.124    18.679 r  ms_count[0]_i_8/O
                         net (fo=1, routed)           0.000    18.679    ms_count[0]_i_8_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.285 r  ms_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.627    19.912    ms_count_reg[0]_i_2_n_4
    SLICE_X37Y35         FDRE                                         r  ms_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  ms_count_reg[3]/C
                         clock pessimism              0.274    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X37Y35         FDRE (Setup_fdre_C_D)       -0.243    14.810    ms_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -19.912    
  -------------------------------------------------------------------
                         slack                                 -5.101    

Slack (VIOLATED) :        -5.090ns  (required time - arrival time)
  Source:                 ms_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.786ns  (logic 7.512ns (50.806%)  route 7.274ns (49.194%))
  Logic Levels:           25  (CARRY4=19 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.564     5.116    clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  ms_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  ms_count_reg[4]/Q
                         net (fo=72, routed)          1.063     6.635    ms_count_reg[4]
    SLICE_X45Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.759 r  ms_count[0]_i_192/O
                         net (fo=2, routed)           0.550     7.310    ms_count[0]_i_192_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.695 r  ms_count_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000     7.695    ms_count_reg[0]_i_357_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  ms_count_reg[0]_i_319/CO[3]
                         net (fo=1, routed)           0.000     7.809    ms_count_reg[0]_i_319_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.143 r  ms_count_reg[0]_i_239/O[1]
                         net (fo=3, routed)           0.685     8.827    ms_count_reg[0]_i_239_n_6
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.303     9.130 r  ms_count[0]_i_231/O
                         net (fo=1, routed)           0.729     9.859    ms_count[0]_i_231_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.263 r  ms_count_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    10.263    ms_count_reg[0]_i_183_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.380 r  ms_count_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.380    ms_count_reg[0]_i_89_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.703 r  ms_count_reg[0]_i_60/O[1]
                         net (fo=3, routed)           0.712    11.414    ms_count_reg[0]_i_60_n_6
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.306    11.720 r  ms_count[0]_i_50/O
                         net (fo=1, routed)           0.333    12.053    ms_count[0]_i_50_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.451 r  ms_count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.451    ms_count_reg[0]_i_23_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.690 r  ms_count_reg[0]_i_14/O[2]
                         net (fo=4, routed)           0.643    13.333    ms_count_reg[0]_i_14_n_5
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    14.167 r  ms_count_reg[0]_i_419/CO[3]
                         net (fo=1, routed)           0.000    14.167    ms_count_reg[0]_i_419_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.480 r  ms_count_reg[0]_i_382/O[3]
                         net (fo=3, routed)           0.882    15.362    ms_count_reg[0]_i_382_n_4
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.306    15.668 r  ms_count[0]_i_380/O
                         net (fo=1, routed)           0.000    15.668    ms_count[0]_i_380_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  ms_count_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.218    ms_count_reg[0]_i_333_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  ms_count_reg[0]_i_280/CO[3]
                         net (fo=1, routed)           0.000    16.332    ms_count_reg[0]_i_280_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  ms_count_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    16.446    ms_count_reg[0]_i_208_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  ms_count_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.560    ms_count_reg[0]_i_137_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  ms_count_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.001    16.675    ms_count_reg[0]_i_63_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.903 r  ms_count_reg[0]_i_32/CO[2]
                         net (fo=2, routed)           0.472    17.375    ms_count_reg[0]_i_32_n_1
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.313    17.688 r  ms_count[0]_i_15/O
                         net (fo=29, routed)          0.867    18.555    ms_count[0]_i_15_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I1_O)        0.124    18.679 r  ms_count[0]_i_8/O
                         net (fo=1, routed)           0.000    18.679    ms_count[0]_i_8_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.211 r  ms_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.211    ms_count_reg[0]_i_2_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.325 r  ms_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.325    ms_count_reg[4]_i_1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.564 r  ms_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.338    19.902    ms_count_reg[8]_i_1_n_5
    SLICE_X39Y39         FDRE                                         r  ms_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.446    14.818    clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  ms_count_reg[10]/C
                         clock pessimism              0.274    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)       -0.245    14.811    ms_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -19.902    
  -------------------------------------------------------------------
                         slack                                 -5.090    

Slack (VIOLATED) :        -5.087ns  (required time - arrival time)
  Source:                 ms_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.092ns  (logic 8.156ns (54.042%)  route 6.936ns (45.958%))
  Logic Levels:           30  (CARRY4=24 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.564     5.116    clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  ms_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  ms_count_reg[4]/Q
                         net (fo=72, routed)          1.063     6.635    ms_count_reg[4]
    SLICE_X45Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.759 r  ms_count[0]_i_192/O
                         net (fo=2, routed)           0.550     7.310    ms_count[0]_i_192_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.695 r  ms_count_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000     7.695    ms_count_reg[0]_i_357_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  ms_count_reg[0]_i_319/CO[3]
                         net (fo=1, routed)           0.000     7.809    ms_count_reg[0]_i_319_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.143 r  ms_count_reg[0]_i_239/O[1]
                         net (fo=3, routed)           0.685     8.827    ms_count_reg[0]_i_239_n_6
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.303     9.130 r  ms_count[0]_i_231/O
                         net (fo=1, routed)           0.729     9.859    ms_count[0]_i_231_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.263 r  ms_count_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    10.263    ms_count_reg[0]_i_183_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.380 r  ms_count_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.380    ms_count_reg[0]_i_89_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.703 r  ms_count_reg[0]_i_60/O[1]
                         net (fo=3, routed)           0.712    11.414    ms_count_reg[0]_i_60_n_6
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.306    11.720 r  ms_count[0]_i_50/O
                         net (fo=1, routed)           0.333    12.053    ms_count[0]_i_50_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.451 r  ms_count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.451    ms_count_reg[0]_i_23_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.690 r  ms_count_reg[0]_i_14/O[2]
                         net (fo=4, routed)           0.643    13.333    ms_count_reg[0]_i_14_n_5
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    14.167 r  ms_count_reg[0]_i_419/CO[3]
                         net (fo=1, routed)           0.000    14.167    ms_count_reg[0]_i_419_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.480 r  ms_count_reg[0]_i_382/O[3]
                         net (fo=3, routed)           0.882    15.362    ms_count_reg[0]_i_382_n_4
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.306    15.668 r  ms_count[0]_i_380/O
                         net (fo=1, routed)           0.000    15.668    ms_count[0]_i_380_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  ms_count_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.218    ms_count_reg[0]_i_333_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  ms_count_reg[0]_i_280/CO[3]
                         net (fo=1, routed)           0.000    16.332    ms_count_reg[0]_i_280_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  ms_count_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    16.446    ms_count_reg[0]_i_208_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  ms_count_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.560    ms_count_reg[0]_i_137_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  ms_count_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.001    16.675    ms_count_reg[0]_i_63_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.903 r  ms_count_reg[0]_i_32/CO[2]
                         net (fo=2, routed)           0.472    17.375    ms_count_reg[0]_i_32_n_1
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.313    17.688 r  ms_count[0]_i_15/O
                         net (fo=29, routed)          0.867    18.555    ms_count[0]_i_15_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I1_O)        0.124    18.679 r  ms_count[0]_i_8/O
                         net (fo=1, routed)           0.000    18.679    ms_count[0]_i_8_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.211 r  ms_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.211    ms_count_reg[0]_i_2_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.325 r  ms_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.325    ms_count_reg[4]_i_1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.439 r  ms_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.439    ms_count_reg[8]_i_1_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.553 r  ms_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.553    ms_count_reg[12]_i_1_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.667 r  ms_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.667    ms_count_reg[16]_i_1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  ms_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.781    ms_count_reg[20]_i_1_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.895 r  ms_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.895    ms_count_reg[24]_i_1_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.208 r  ms_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.208    ms_count_reg[28]_i_1_n_4
    SLICE_X39Y46         FDRE                                         r  ms_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.448    14.820    clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  ms_count_reg[31]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)        0.062    15.120    ms_count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -20.208    
  -------------------------------------------------------------------
                         slack                                 -5.087    

Slack (VIOLATED) :        -5.085ns  (required time - arrival time)
  Source:                 ms_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.761ns  (logic 7.472ns (50.619%)  route 7.289ns (49.381%))
  Logic Levels:           24  (CARRY4=18 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.564     5.116    clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  ms_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  ms_count_reg[4]/Q
                         net (fo=72, routed)          1.063     6.635    ms_count_reg[4]
    SLICE_X45Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.759 r  ms_count[0]_i_192/O
                         net (fo=2, routed)           0.550     7.310    ms_count[0]_i_192_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.695 r  ms_count_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000     7.695    ms_count_reg[0]_i_357_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  ms_count_reg[0]_i_319/CO[3]
                         net (fo=1, routed)           0.000     7.809    ms_count_reg[0]_i_319_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.143 r  ms_count_reg[0]_i_239/O[1]
                         net (fo=3, routed)           0.685     8.827    ms_count_reg[0]_i_239_n_6
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.303     9.130 r  ms_count[0]_i_231/O
                         net (fo=1, routed)           0.729     9.859    ms_count[0]_i_231_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.263 r  ms_count_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    10.263    ms_count_reg[0]_i_183_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.380 r  ms_count_reg[0]_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.380    ms_count_reg[0]_i_89_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.703 r  ms_count_reg[0]_i_60/O[1]
                         net (fo=3, routed)           0.712    11.414    ms_count_reg[0]_i_60_n_6
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.306    11.720 r  ms_count[0]_i_50/O
                         net (fo=1, routed)           0.333    12.053    ms_count[0]_i_50_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.451 r  ms_count_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.451    ms_count_reg[0]_i_23_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.690 r  ms_count_reg[0]_i_14/O[2]
                         net (fo=4, routed)           0.643    13.333    ms_count_reg[0]_i_14_n_5
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    14.167 r  ms_count_reg[0]_i_419/CO[3]
                         net (fo=1, routed)           0.000    14.167    ms_count_reg[0]_i_419_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.480 r  ms_count_reg[0]_i_382/O[3]
                         net (fo=3, routed)           0.882    15.362    ms_count_reg[0]_i_382_n_4
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.306    15.668 r  ms_count[0]_i_380/O
                         net (fo=1, routed)           0.000    15.668    ms_count[0]_i_380_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  ms_count_reg[0]_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.218    ms_count_reg[0]_i_333_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  ms_count_reg[0]_i_280/CO[3]
                         net (fo=1, routed)           0.000    16.332    ms_count_reg[0]_i_280_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  ms_count_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    16.446    ms_count_reg[0]_i_208_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  ms_count_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.000    16.560    ms_count_reg[0]_i_137_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  ms_count_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.001    16.675    ms_count_reg[0]_i_63_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.903 r  ms_count_reg[0]_i_32/CO[2]
                         net (fo=2, routed)           0.472    17.375    ms_count_reg[0]_i_32_n_1
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.313    17.688 r  ms_count[0]_i_15/O
                         net (fo=29, routed)          0.867    18.555    ms_count[0]_i_15_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I1_O)        0.124    18.679 r  ms_count[0]_i_8/O
                         net (fo=1, routed)           0.000    18.679    ms_count[0]_i_8_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.211 r  ms_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.211    ms_count_reg[0]_i_2_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.524 r  ms_count_reg[4]_i_1/O[3]
                         net (fo=2, routed)           0.353    19.877    ms_count_reg[4]_i_1_n_4
    SLICE_X39Y38         FDRE                                         r  ms_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        1.445    14.817    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  ms_count_reg[7]/C
                         clock pessimism              0.274    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)       -0.263    14.792    ms_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -19.877    
  -------------------------------------------------------------------
                         slack                                 -5.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 md5_0/idx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_0/shift_amt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.189ns (37.344%)  route 0.317ns (62.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.553     1.466    md5_0/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  md5_0/idx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  md5_0/idx_reg[5]/Q
                         net (fo=35, routed)          0.317     1.924    md5_0/idx_reg_n_0_[5]
    SLICE_X37Y31         LUT4 (Prop_lut4_I3_O)        0.048     1.972 r  md5_0/shift_amt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.972    md5_0/shift_amt0[1]
    SLICE_X37Y31         FDRE                                         r  md5_0/shift_amt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.825     1.983    md5_0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  md5_0/shift_amt_reg[1]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.107     1.840    md5_0/shift_amt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 time_str_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_input_reg[45]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.241%)  route 0.325ns (69.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.557     1.470    clk_IBUF_BUFG
    SLICE_X37Y19         FDSE                                         r  time_str_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDSE (Prop_fdse_C_Q)         0.141     1.611 r  time_str_reg[21]/Q
                         net (fo=1, routed)           0.325     1.937    time_str[21]
    SLICE_X35Y19         FDSE                                         r  row_B_input_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.823     1.981    clk_IBUF_BUFG
    SLICE_X35Y19         FDSE                                         r  row_B_input_reg[45]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X35Y19         FDSE (Hold_fdse_C_D)         0.070     1.801    row_B_input_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 row_B_input_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.556     1.469    clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  row_B_input_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  row_B_input_reg[91]/Q
                         net (fo=2, routed)           0.076     1.687    row_B_input_reg_n_0_[91]
    SLICE_X36Y20         FDRE                                         r  row_B_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.823     1.981    clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  row_B_reg[91]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.075     1.544    row_B_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 md5_0/idx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_0/shift_amt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.970%)  route 0.317ns (63.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.553     1.466    md5_0/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  md5_0/idx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  md5_0/idx_reg[5]/Q
                         net (fo=35, routed)          0.317     1.924    md5_0/idx_reg_n_0_[5]
    SLICE_X37Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.969 r  md5_0/shift_amt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.969    md5_0/shift_amt0[0]
    SLICE_X37Y31         FDRE                                         r  md5_0/shift_amt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.825     1.983    md5_0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  md5_0/shift_amt_reg[0]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.091     1.824    md5_0/shift_amt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 answer_str_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_input_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.978%)  route 0.115ns (45.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.555     1.468    clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  answer_str_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  answer_str_reg[41]/Q
                         net (fo=1, routed)           0.115     1.725    answer_str[41]
    SLICE_X29Y21         FDRE                                         r  row_A_input_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.823     1.981    clk_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  row_A_input_reg[41]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.075     1.577    row_A_input_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 row_B_input_reg[61]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.196%)  route 0.342ns (70.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.556     1.469    clk_IBUF_BUFG
    SLICE_X35Y19         FDSE                                         r  row_B_input_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDSE (Prop_fdse_C_Q)         0.141     1.610 r  row_B_input_reg[61]/Q
                         net (fo=1, routed)           0.342     1.952    row_B_input_reg_n_0_[61]
    SLICE_X36Y19         FDRE                                         r  row_B_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.824     1.982    clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  row_B_reg[61]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.072     1.804    row_B_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 md5_0/c_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_0/f_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.746%)  route 0.070ns (27.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.560     1.473    md5_0/clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  md5_0/c_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  md5_0/c_reg[26]/Q
                         net (fo=3, routed)           0.070     1.684    md5_0/c[26]
    SLICE_X40Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.729 r  md5_0/f[26]_i_1/O
                         net (fo=1, routed)           0.000     1.729    md5_0/f[26]_i_1_n_0
    SLICE_X40Y33         FDRE                                         r  md5_0/f_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.828     1.986    md5_0/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  md5_0/f_reg[26]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.092     1.578    md5_0/f_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 time_str_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_input_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.267%)  route 0.119ns (45.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  time_str_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  time_str_reg[10]/Q
                         net (fo=1, routed)           0.119     1.733    time_str[10]
    SLICE_X44Y15         FDSE                                         r  row_B_input_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.830     1.988    clk_IBUF_BUFG
    SLICE_X44Y15         FDSE                                         r  row_B_input_reg[34]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X44Y15         FDSE (Hold_fdse_C_D)         0.070     1.579    row_B_input_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 time_str_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_input_reg[40]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.552     1.465    clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  time_str_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  time_str_reg[16]/Q
                         net (fo=1, routed)           0.117     1.723    time_str[16]
    SLICE_X44Y24         FDSE                                         r  row_B_input_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.820     1.978    clk_IBUF_BUFG
    SLICE_X44Y24         FDSE                                         r  row_B_input_reg[40]/C
                         clock pessimism             -0.479     1.499    
    SLICE_X44Y24         FDSE (Hold_fdse_C_D)         0.066     1.565    row_B_input_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 test_str_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5_0/msg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  test_str_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  test_str_reg[49]/Q
                         net (fo=1, routed)           0.108     1.721    md5_0/test_str[31]
    SLICE_X12Y20         FDRE                                         r  md5_0/msg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1046, routed)        0.827     1.985    md5_0/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  md5_0/msg_reg[22]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X12Y20         FDRE (Hold_fdre_C_D)         0.076     1.562    md5_0/msg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y29    clk_count_reg[118]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y29    clk_count_reg[119]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y2     clk_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y30    clk_count_reg[120]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y30    clk_count_reg[121]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y30    clk_count_reg[122]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y30    clk_count_reg[123]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y31    clk_count_reg[124]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y31    clk_count_reg[125]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y30    clk_count_reg[120]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y30    clk_count_reg[121]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y30    clk_count_reg[122]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y30    clk_count_reg[123]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y31    clk_count_reg[124]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y31    clk_count_reg[125]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y31    clk_count_reg[126]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y31    clk_count_reg[127]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32    md5_0/output_temp_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32    md5_0/output_temp_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y2     clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y23    cvt_idx_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y23    cvt_idx_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31    md5_0/output_temp_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31    md5_0/output_temp_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31    md5_0/output_temp_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31    md5_0/output_temp_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30    md5_0/output_temp_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30    md5_0/output_temp_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y30    md5_0/temp_reg[12]/C



