<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: MipsISA::ISA Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceMipsISA.html">MipsISA</a>::<a class="el" href="classMipsISA_1_1ISA.html">ISA</a>
  </div>
</div>
<div class="contents">
<h1>MipsISA::ISA Class Reference</h1><!-- doxytag: class="MipsISA::ISA" --><!-- doxytag: inherits="SimObject" -->
<p><code>#include &lt;<a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for MipsISA::ISA:</div>
<div class="dynsection">
 <div class="center">
  <img src="classMipsISA_1_1ISA.gif" usemap="#MipsISA::ISA_map" alt=""/>
  <map id="MipsISA::ISA_map" name="MipsISA::ISA_map">
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="105,56,200,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,95,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="105,0,200,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="210,0,305,24"/>
</map>
 </div>
</div>

<p><a href="classMipsISA_1_1ISA-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA_1_1CP0Event.html">CP0Event</a></td></tr>
<tr><td colspan="2"><h2>Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5">CP0EventType</a> { <a class="el" href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5aec5fdb91620e52c3a0965a639bea72a6">UpdateCP0</a>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classMipsISA_1_1ISA.html">ISA</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a3ce90c476bb5a34405cd07745ffca42e">CP0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef MipsISAParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#adb9e46290637bf85a9ee4c1d46c6b1a1">Params</a></td></tr>
<tr><td colspan="2"><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a1e8d552f148af11f5c5c82e9c9027237">clear</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a5f92aaa014390baa4ae472446307089b">configCP</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#af471640ae38ef1919db3165954418565">getVPENum</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a89510489c3309a88de19cf200d10510e">updateCP0ReadView</a> (int misc_reg, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#ad72cdc47ae13b054d21c63e815194df6">readMiscRegNoEffect</a> (int misc_reg, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a14f67cf57e0c7e94269f6de896a59412">readMiscReg</a> (int misc_reg, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a23a18cf1e2d4fa4b345fd04c77f6bbf6">filterCP0Write</a> (int misc_reg, int reg_sel, const <a class="el" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> &amp;val)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This method doesn't need to adjust the Control Register Offset since it has already been done in the calling method (setRegWithEffect).  <a href="#a23a18cf1e2d4fa4b345fd04c77f6bbf6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a30145c5be60e72b33878768a645819ed">setRegMask</a> (int misc_reg, const <a class="el" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> &amp;val, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#ae3fdb0b624510ae6975124049f7114e8">setMiscRegNoEffect</a> (int misc_reg, const <a class="el" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> &amp;val, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a3e5efc45d8f23190afa50b5ecb276bde">setMiscReg</a> (int misc_reg, const <a class="el" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> &amp;val, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a72de1b2d4318e40b8770ffb08b5b14b9">scheduleCP0Update</a> (<a class="el" href="classBaseCPU.html">BaseCPU</a> *cpu, <a class="el" href="classCycles.html">Cycles</a> delay=<a class="el" href="classCycles.html">Cycles</a>(0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#aa00abcf7855bfa5f6b87a19855f47a5e">updateCPU</a> (<a class="el" href="classBaseCPU.html">BaseCPU</a> *cpu)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a2cdfe45d8eb7f7ceaebef41961ce7520">startup</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classMipsISA_1_1ISA.html#adb9e46290637bf85a9ee4c1d46c6b1a1">Params</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#aec6d1075f3c1da696bf14366d64b8b31">params</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#adf3fa2f49430995cdf238ad5eea7e36c">ISA</a> (<a class="el" href="classMipsISA_1_1ISA.html#adb9e46290637bf85a9ee4c1d46c6b1a1">Params</a> *<a class="el" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a55e6f183a39dfeed74e34fe1e047a7b6">flattenIntIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a33edf53cc63f85285dcc5a7aa68038a5">flattenFloatIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a6c379760c7cfb93e65bad749ffefb9fa">flattenCCIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#ab4e2e3a4588610db36559459d9eae54c">flattenMiscIndex</a> (int reg) const </td></tr>
<tr><td colspan="2"><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a6c2e3c3624c45b9fe135895cfede7ad4">cp0Updated</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::queue&lt; <a class="el" href="classMipsISA_1_1ISA_1_1CP0Event.html">CP0Event</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#ac2f3d9c954e6c5d4ddbe09fff7e0c468">cp0EventRemoveList</a></td></tr>
<tr><td colspan="2"><h2>Static Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static std::string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#ab2532ea03eeea0c255816004ece18f63">miscRegNames</a> [<a class="el" href="namespaceMipsISA.html#ac270e04f600933623a637442900b5cac">NumMiscRegs</a>]</td></tr>
<tr><td colspan="2"><h2>Protected Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236">BankType</a> { <a class="el" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a235caa242edf33f649ee119b0d0de9ec">perProcessor</a>, 
<a class="el" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2">perThreadContext</a>, 
<a class="el" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9da1d0c8367e8a00d03d17352b685cd7">perVirtProcessor</a>
 }</td></tr>
<tr><td colspan="2"><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#aa3da4c9c2161d965493834ec09ff57c8">numThreads</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#aef6315225741eec12dade0a75ad85e91">numVpes</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classstd_1_1vector.html">std::vector</a><br class="typebreak"/>
&lt; <a class="el" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> &gt; &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a9a855a9a905b38309a3f0ba4e7053b59">miscRegFile</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classstd_1_1vector.html">std::vector</a><br class="typebreak"/>
&lt; <a class="el" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> &gt; &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a090acdaef8cc55704c8283610c6ccde6">miscRegFile_WriteMask</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236">BankType</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00051">51</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>
<hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="a3ce90c476bb5a34405cd07745ffca42e"></a><!-- doxytag: member="MipsISA::ISA::CP0" ref="a3ce90c476bb5a34405cd07745ffca42e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classMipsISA_1_1ISA.html">ISA</a> <a class="el" href="classMipsISA_1_1ISA.html">MipsISA::ISA::CP0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00055">55</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="adb9e46290637bf85a9ee4c1d46c6b1a1"></a><!-- doxytag: member="MipsISA::ISA::Params" ref="adb9e46290637bf85a9ee4c1d46c6b1a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef MipsISAParams <a class="el" href="classMipsISA_1_1ISA.html#adb9e46290637bf85a9ee4c1d46c6b1a1">MipsISA::ISA::Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSimObject.html#a5ec10f06fd6e6061713b405aa822ae51">SimObject</a>.</p>

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00057">57</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<hr/><h2>Member Enumeration Documentation</h2>
<a class="anchor" id="ae407c26d8d053e3fa24567bbf758c236"></a><!-- doxytag: member="MipsISA::ISA::BankType" ref="ae407c26d8d053e3fa24567bbf758c236" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236">MipsISA::ISA::BankType</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ae407c26d8d053e3fa24567bbf758c236a235caa242edf33f649ee119b0d0de9ec"></a><!-- doxytag: member="perProcessor" ref="ae407c26d8d053e3fa24567bbf758c236a235caa242edf33f649ee119b0d0de9ec" args="" -->perProcessor</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2"></a><!-- doxytag: member="perThreadContext" ref="ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2" args="" -->perThreadContext</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae407c26d8d053e3fa24567bbf758c236a9da1d0c8367e8a00d03d17352b685cd7"></a><!-- doxytag: member="perVirtProcessor" ref="ae407c26d8d053e3fa24567bbf758c236a9da1d0c8367e8a00d03d17352b685cd7" args="" -->perVirtProcessor</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00064">64</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a3b90417fa0b7936b44f36d860647f6a5"></a><!-- doxytag: member="MipsISA::ISA::CP0EventType" ref="a3b90417fa0b7936b44f36d860647f6a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5">MipsISA::ISA::CP0EventType</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a3b90417fa0b7936b44f36d860647f6a5aec5fdb91620e52c3a0965a639bea72a6"></a><!-- doxytag: member="UpdateCP0" ref="a3b90417fa0b7936b44f36d860647f6a5aec5fdb91620e52c3a0965a639bea72a6" args="" -->UpdateCP0</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00116">116</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="adf3fa2f49430995cdf238ad5eea7e36c"></a><!-- doxytag: member="MipsISA::ISA::ISA" ref="adf3fa2f49430995cdf238ad5eea7e36c" args="(Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">MipsISA::ISA::ISA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classMipsISA_1_1ISA.html#adb9e46290637bf85a9ee4c1d46c6b1a1">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8cc_source.html#l00091">91</a> of file <a class="el" href="mips_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="mips_2isa_8hh_source.html#l00072">bankType</a>, <a class="el" href="mips_2isa_8cc_source.html#l00151">clear()</a>, <a class="el" href="pra__constants_8hh_source.html#l00278">MipsISA::i</a>, <a class="el" href="mips_2registers_8hh_source.html#l00223">MipsISA::MISCREG_DEBUG</a>, <a class="el" href="mips_2registers_8hh_source.html#l00185">MipsISA::MISCREG_EBASE</a>, <a class="el" href="mips_2registers_8hh_source.html#l00197">MipsISA::MISCREG_LLADDR</a>, <a class="el" href="mips_2registers_8hh_source.html#l00159">MipsISA::MISCREG_SRS_CONF0</a>, <a class="el" href="mips_2registers_8hh_source.html#l00160">MipsISA::MISCREG_SRS_CONF1</a>, <a class="el" href="mips_2registers_8hh_source.html#l00161">MipsISA::MISCREG_SRS_CONF2</a>, <a class="el" href="mips_2registers_8hh_source.html#l00162">MipsISA::MISCREG_SRS_CONF3</a>, <a class="el" href="mips_2registers_8hh_source.html#l00163">MipsISA::MISCREG_SRS_CONF4</a>, <a class="el" href="mips_2registers_8hh_source.html#l00175">MipsISA::MISCREG_STATUS</a>, <a class="el" href="mips_2registers_8hh_source.html#l00143">MipsISA::MISCREG_TC_BIND</a>, <a class="el" href="mips_2registers_8hh_source.html#l00146">MipsISA::MISCREG_TC_CONTEXT</a>, <a class="el" href="mips_2registers_8hh_source.html#l00145">MipsISA::MISCREG_TC_HALT</a>, <a class="el" href="mips_2registers_8hh_source.html#l00144">MipsISA::MISCREG_TC_RESTART</a>, <a class="el" href="mips_2registers_8hh_source.html#l00147">MipsISA::MISCREG_TC_SCHEDULE</a>, <a class="el" href="mips_2registers_8hh_source.html#l00148">MipsISA::MISCREG_TC_SCHEFBACK</a>, <a class="el" href="mips_2registers_8hh_source.html#l00142">MipsISA::MISCREG_TC_STATUS</a>, <a class="el" href="mips_2registers_8hh_source.html#l00134">MipsISA::MISCREG_VPE_CONF0</a>, <a class="el" href="mips_2registers_8hh_source.html#l00135">MipsISA::MISCREG_VPE_CONF1</a>, <a class="el" href="mips_2registers_8hh_source.html#l00133">MipsISA::MISCREG_VPE_CONTROL</a>, <a class="el" href="mips_2registers_8hh_source.html#l00139">MipsISA::MISCREG_VPE_OPT</a>, <a class="el" href="mips_2registers_8hh_source.html#l00137">MipsISA::MISCREG_VPE_SCHEDULE</a>, <a class="el" href="mips_2registers_8hh_source.html#l00138">MipsISA::MISCREG_VPE_SCHEFBACK</a>, <a class="el" href="mips_2registers_8hh_source.html#l00136">MipsISA::MISCREG_YQMASK</a>, <a class="el" href="mips_2isa_8hh_source.html#l00070">miscRegFile</a>, <a class="el" href="mips_2isa_8hh_source.html#l00071">miscRegFile_WriteMask</a>, <a class="el" href="mips_2registers_8hh_source.html#l00276">MipsISA::NumMiscRegs</a>, <a class="el" href="mips_2isa_8hh_source.html#l00061">numThreads</a>, <a class="el" href="mips_2isa_8hh_source.html#l00062">numVpes</a>, <a class="el" href="mips_2isa_8hh_source.html#l00065">perProcessor</a>, <a class="el" href="mips_2isa_8hh_source.html#l00066">perThreadContext</a>, and <a class="el" href="mips_2isa_8hh_source.html#l00067">perVirtProcessor</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a1e8d552f148af11f5c5c82e9c9027237"></a><!-- doxytag: member="MipsISA::ISA::clear" ref="a1e8d552f148af11f5c5c82e9c9027237" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MipsISA::ISA::clear </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8cc_source.html#l00151">151</a> of file <a class="el" href="mips_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="pra__constants_8hh_source.html#l00278">MipsISA::i</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01368">ArmISA::j</a>, <a class="el" href="dt__constants_8hh_source.html#l00080">MipsISA::k</a>, <a class="el" href="mips_2isa_8hh_source.html#l00070">miscRegFile</a>, <a class="el" href="mips_2isa_8hh_source.html#l00071">miscRegFile_WriteMask</a>, and <a class="el" href="mips_2registers_8hh_source.html#l00276">MipsISA::NumMiscRegs</a>.</p>

<p>Referenced by <a class="el" href="mips_2isa_8cc_source.html#l00091">ISA()</a>.</p>

</div>
</div>
<a class="anchor" id="a5f92aaa014390baa4ae472446307089b"></a><!-- doxytag: member="MipsISA::ISA::configCP" ref="a5f92aaa014390baa4ae472446307089b" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MipsISA::ISA::configCP </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8cc_source.html#l00164">164</a> of file <a class="el" href="mips_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="arch_2mips_2types_8hh_source.html#l00127">MipsISA::CoreSpecific::CP0_Config1_C2</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00126">MipsISA::CoreSpecific::CP0_Config1_DA</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00125">MipsISA::CoreSpecific::CP0_Config1_DL</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00124">MipsISA::CoreSpecific::CP0_Config1_DS</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00132">MipsISA::CoreSpecific::CP0_Config1_EP</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00133">MipsISA::CoreSpecific::CP0_Config1_FP</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00123">MipsISA::CoreSpecific::CP0_Config1_IA</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00122">MipsISA::CoreSpecific::CP0_Config1_IL</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00121">MipsISA::CoreSpecific::CP0_Config1_IS</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00119">MipsISA::CoreSpecific::CP0_Config1_M</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00128">MipsISA::CoreSpecific::CP0_Config1_MD</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00120">MipsISA::CoreSpecific::CP0_Config1_MMU</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00129">MipsISA::CoreSpecific::CP0_Config1_PC</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00130">MipsISA::CoreSpecific::CP0_Config1_WR</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00134">MipsISA::CoreSpecific::CP0_Config2_M</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00142">MipsISA::CoreSpecific::CP0_Config2_SA</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00141">MipsISA::CoreSpecific::CP0_Config2_SL</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00140">MipsISA::CoreSpecific::CP0_Config2_SS</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00139">MipsISA::CoreSpecific::CP0_Config2_SU</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00138">MipsISA::CoreSpecific::CP0_Config2_TA</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00137">MipsISA::CoreSpecific::CP0_Config2_TL</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00136">MipsISA::CoreSpecific::CP0_Config2_TS</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00135">MipsISA::CoreSpecific::CP0_Config2_TU</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00144">MipsISA::CoreSpecific::CP0_Config3_DSPP</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00145">MipsISA::CoreSpecific::CP0_Config3_LPA</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00149">MipsISA::CoreSpecific::CP0_Config3_MT</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00150">MipsISA::CoreSpecific::CP0_Config3_SM</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00148">MipsISA::CoreSpecific::CP0_Config3_SP</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00151">MipsISA::CoreSpecific::CP0_Config3_TL</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00146">MipsISA::CoreSpecific::CP0_Config3_VEIC</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00147">MipsISA::CoreSpecific::CP0_Config3_VInt</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00116">MipsISA::CoreSpecific::CP0_Config_AR</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00115">MipsISA::CoreSpecific::CP0_Config_AT</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00114">MipsISA::CoreSpecific::CP0_Config_BE</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00117">MipsISA::CoreSpecific::CP0_Config_MT</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00118">MipsISA::CoreSpecific::CP0_Config_VI</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00112">MipsISA::CoreSpecific::CP0_EBase_CPUNum</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00106">MipsISA::CoreSpecific::CP0_IntCtl_IPPCI</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00105">MipsISA::CoreSpecific::CP0_IntCtl_IPTI</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00154">MipsISA::CoreSpecific::CP0_PerfCtr_M</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00155">MipsISA::CoreSpecific::CP0_PerfCtr_W</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00109">MipsISA::CoreSpecific::CP0_PRId_CompanyID</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00108">MipsISA::CoreSpecific::CP0_PRId_CompanyOptions</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00110">MipsISA::CoreSpecific::CP0_PRId_ProcessorID</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00111">MipsISA::CoreSpecific::CP0_PRId_Revision</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00107">MipsISA::CoreSpecific::CP0_SrsCtl_HSS</a>, <a class="el" href="arch_2mips_2types_8hh_source.html#l00153">MipsISA::CoreSpecific::CP0_WatchHi_M</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="pra__constants_8hh_source.html#l00072">MipsISA::mask</a>, <a class="el" href="mips_2registers_8hh_source.html#l00167">MipsISA::MISCREG_BADVADDR</a>, <a class="el" href="mips_2registers_8hh_source.html#l00180">MipsISA::MISCREG_CAUSE</a>, <a class="el" href="mips_2registers_8hh_source.html#l00187">MipsISA::MISCREG_CONFIG</a>, <a class="el" href="mips_2registers_8hh_source.html#l00188">MipsISA::MISCREG_CONFIG1</a>, <a class="el" href="mips_2registers_8hh_source.html#l00189">MipsISA::MISCREG_CONFIG2</a>, <a class="el" href="mips_2registers_8hh_source.html#l00190">MipsISA::MISCREG_CONFIG3</a>, <a class="el" href="mips_2registers_8hh_source.html#l00152">MipsISA::MISCREG_CONTEXT</a>, <a class="el" href="mips_2registers_8hh_source.html#l00132">MipsISA::MISCREG_CP0_RANDOM</a>, <a class="el" href="mips_2registers_8hh_source.html#l00185">MipsISA::MISCREG_EBASE</a>, <a class="el" href="mips_2registers_8hh_source.html#l00141">MipsISA::MISCREG_ENTRYLO0</a>, <a class="el" href="mips_2registers_8hh_source.html#l00150">MipsISA::MISCREG_ENTRYLO1</a>, <a class="el" href="mips_2registers_8hh_source.html#l00127">MipsISA::MISCREG_INDEX</a>, <a class="el" href="mips_2registers_8hh_source.html#l00176">MipsISA::MISCREG_INTCTL</a>, <a class="el" href="mips_2registers_8hh_source.html#l00197">MipsISA::MISCREG_LLADDR</a>, <a class="el" href="mips_2registers_8hh_source.html#l00129">MipsISA::MISCREG_MVP_CONF0</a>, <a class="el" href="mips_2registers_8hh_source.html#l00156">MipsISA::MISCREG_PAGEGRAIN</a>, <a class="el" href="mips_2registers_8hh_source.html#l00155">MipsISA::MISCREG_PAGEMASK</a>, <a class="el" href="mips_2registers_8hh_source.html#l00231">MipsISA::MISCREG_PERFCNT0</a>, <a class="el" href="mips_2registers_8hh_source.html#l00184">MipsISA::MISCREG_PRID</a>, <a class="el" href="mips_2registers_8hh_source.html#l00177">MipsISA::MISCREG_SRSCTL</a>, <a class="el" href="mips_2registers_8hh_source.html#l00175">MipsISA::MISCREG_STATUS</a>, <a class="el" href="mips_2registers_8hh_source.html#l00143">MipsISA::MISCREG_TC_BIND</a>, <a class="el" href="mips_2registers_8hh_source.html#l00145">MipsISA::MISCREG_TC_HALT</a>, <a class="el" href="mips_2registers_8hh_source.html#l00142">MipsISA::MISCREG_TC_STATUS</a>, <a class="el" href="mips_2registers_8hh_source.html#l00134">MipsISA::MISCREG_VPE_CONF0</a>, <a class="el" href="mips_2registers_8hh_source.html#l00208">MipsISA::MISCREG_WATCHHI0</a>, <a class="el" href="mips_2isa_8hh_source.html#l00061">numThreads</a>, <a class="el" href="mips_2isa_8hh_source.html#l00062">numVpes</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, <a class="el" href="pra__constants_8hh_source.html#l00205">MipsISA::procId</a>, <a class="el" href="mips_2isa_8cc_source.html#l00420">readMiscRegNoEffect()</a>, <a class="el" href="bitfield_8hh_source.html#l00133">replaceBits()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00447">setMiscRegNoEffect()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00460">setRegMask()</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l01602">ArmISA::status</a>.</p>

</div>
</div>
<a class="anchor" id="a23a18cf1e2d4fa4b345fd04c77f6bbf6"></a><!-- doxytag: member="MipsISA::ISA::filterCP0Write" ref="a23a18cf1e2d4fa4b345fd04c77f6bbf6" args="(int misc_reg, int reg_sel, const MiscReg &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> MipsISA::ISA::filterCP0Write </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg_sel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method doesn't need to adjust the Control Register Offset since it has already been done in the calling method (setRegWithEffect). </p>

<p>Definition at line <a class="el" href="mips_2isa_8cc_source.html#l00499">499</a> of file <a class="el" href="mips_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="mips_2isa_8hh_source.html#l00070">miscRegFile</a>, and <a class="el" href="mips_2isa_8hh_source.html#l00071">miscRegFile_WriteMask</a>.</p>

<p>Referenced by <a class="el" href="mips_2isa_8cc_source.html#l00475">setMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a6c379760c7cfb93e65bad749ffefb9fa"></a><!-- doxytag: member="MipsISA::ISA::flattenCCIndex" ref="a6c379760c7cfb93e65bad749ffefb9fa" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int MipsISA::ISA::flattenCCIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00182">182</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a33edf53cc63f85285dcc5a7aa68038a5"></a><!-- doxytag: member="MipsISA::ISA::flattenFloatIndex" ref="a33edf53cc63f85285dcc5a7aa68038a5" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int MipsISA::ISA::flattenFloatIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00175">175</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a55e6f183a39dfeed74e34fe1e047a7b6"></a><!-- doxytag: member="MipsISA::ISA::flattenIntIndex" ref="a55e6f183a39dfeed74e34fe1e047a7b6" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int MipsISA::ISA::flattenIntIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00169">169</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab4e2e3a4588610db36559459d9eae54c"></a><!-- doxytag: member="MipsISA::ISA::flattenMiscIndex" ref="ab4e2e3a4588610db36559459d9eae54c" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int MipsISA::ISA::flattenMiscIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00188">188</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af471640ae38ef1919db3165954418565"></a><!-- doxytag: member="MipsISA::ISA::getVPENum" ref="af471640ae38ef1919db3165954418565" args="(ThreadID tid) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned MipsISA::ISA::getVPENum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8cc_source.html#l00413">413</a> of file <a class="el" href="mips_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="mips_2registers_8hh_source.html#l00143">MipsISA::MISCREG_TC_BIND</a>, and <a class="el" href="mips_2isa_8hh_source.html#l00070">miscRegFile</a>.</p>

<p>Referenced by <a class="el" href="mips_2isa_8cc_source.html#l00434">readMiscReg()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00420">readMiscRegNoEffect()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00475">setMiscReg()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00447">setMiscRegNoEffect()</a>, and <a class="el" href="mips_2isa_8cc_source.html#l00460">setRegMask()</a>.</p>

</div>
</div>
<a class="anchor" id="aec6d1075f3c1da696bf14366d64b8b31"></a><!-- doxytag: member="MipsISA::ISA::params" ref="aec6d1075f3c1da696bf14366d64b8b31" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const MipsISAParams * MipsISA::ISA::params </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSimObject.html#a43d73d4e5a424c32210e0135eb8db59d">SimObject</a>.</p>

<p>Definition at line <a class="el" href="mips_2isa_8cc_source.html#l00145">145</a> of file <a class="el" href="mips_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="sim__object_8hh_source.html#l00098">SimObject::_params</a>.</p>

</div>
</div>
<a class="anchor" id="a14f67cf57e0c7e94269f6de896a59412"></a><!-- doxytag: member="MipsISA::ISA::readMiscReg" ref="a14f67cf57e0c7e94269f6de896a59412" args="(int misc_reg, ThreadContext *tc, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> MipsISA::ISA::readMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8cc_source.html#l00434">434</a> of file <a class="el" href="mips_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="mips_2isa_8hh_source.html#l00072">bankType</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="mips_2isa_8cc_source.html#l00413">getVPENum()</a>, <a class="el" href="mips_2isa_8hh_source.html#l00070">miscRegFile</a>, <a class="el" href="mips_2isa_8hh_source.html#l00156">miscRegNames</a>, and <a class="el" href="mips_2isa_8hh_source.html#l00066">perThreadContext</a>.</p>

</div>
</div>
<a class="anchor" id="ad72cdc47ae13b054d21c63e815194df6"></a><!-- doxytag: member="MipsISA::ISA::readMiscRegNoEffect" ref="ad72cdc47ae13b054d21c63e815194df6" args="(int misc_reg, ThreadID tid=0) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> MipsISA::ISA::readMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8cc_source.html#l00420">420</a> of file <a class="el" href="mips_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="mips_2isa_8hh_source.html#l00072">bankType</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="mips_2isa_8cc_source.html#l00413">getVPENum()</a>, <a class="el" href="mips_2isa_8hh_source.html#l00070">miscRegFile</a>, <a class="el" href="mips_2isa_8hh_source.html#l00156">miscRegNames</a>, and <a class="el" href="mips_2isa_8hh_source.html#l00066">perThreadContext</a>.</p>

<p>Referenced by <a class="el" href="mips_2isa_8cc_source.html#l00164">configCP()</a>, and <a class="el" href="mips_2isa_8cc_source.html#l00531">updateCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="a72de1b2d4318e40b8770ffb08b5b14b9"></a><!-- doxytag: member="MipsISA::ISA::scheduleCP0Update" ref="a72de1b2d4318e40b8770ffb08b5b14b9" args="(BaseCPU *cpu, Cycles delay=Cycles(0))" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MipsISA::ISA::scheduleCP0Update </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseCPU.html">BaseCPU</a> *&nbsp;</td>
          <td class="paramname"> <em>cpu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>delay</em> = <code><a class="el" href="classCycles.html">Cycles</a>(0)</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8cc_source.html#l00519">519</a> of file <a class="el" href="mips_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="mips_2isa_8hh_source.html#l00113">cp0Updated</a>, and <a class="el" href="mips_2isa_8hh_source.html#l00117">UpdateCP0</a>.</p>

<p>Referenced by <a class="el" href="mips_2isa_8cc_source.html#l00475">setMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a3e5efc45d8f23190afa50b5ecb276bde"></a><!-- doxytag: member="MipsISA::ISA::setMiscReg" ref="a3e5efc45d8f23190afa50b5ecb276bde" args="(int misc_reg, const MiscReg &amp;val, ThreadContext *tc, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MipsISA::ISA::setMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8cc_source.html#l00475">475</a> of file <a class="el" href="mips_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="mips_2isa_8hh_source.html#l00072">bankType</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="mips_2isa_8cc_source.html#l00499">filterCP0Write()</a>, <a class="el" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">ThreadContext::getCpuPtr()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00413">getVPENum()</a>, <a class="el" href="mips_2isa_8hh_source.html#l00070">miscRegFile</a>, <a class="el" href="mips_2isa_8hh_source.html#l00156">miscRegNames</a>, <a class="el" href="mips_2isa_8hh_source.html#l00066">perThreadContext</a>, and <a class="el" href="mips_2isa_8cc_source.html#l00519">scheduleCP0Update()</a>.</p>

</div>
</div>
<a class="anchor" id="ae3fdb0b624510ae6975124049f7114e8"></a><!-- doxytag: member="MipsISA::ISA::setMiscRegNoEffect" ref="ae3fdb0b624510ae6975124049f7114e8" args="(int misc_reg, const MiscReg &amp;val, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MipsISA::ISA::setMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8cc_source.html#l00447">447</a> of file <a class="el" href="mips_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="mips_2isa_8hh_source.html#l00072">bankType</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="mips_2isa_8cc_source.html#l00413">getVPENum()</a>, <a class="el" href="mips_2isa_8hh_source.html#l00070">miscRegFile</a>, <a class="el" href="mips_2isa_8hh_source.html#l00156">miscRegNames</a>, and <a class="el" href="mips_2isa_8hh_source.html#l00066">perThreadContext</a>.</p>

<p>Referenced by <a class="el" href="mips_2isa_8cc_source.html#l00164">configCP()</a>.</p>

</div>
</div>
<a class="anchor" id="a30145c5be60e72b33878768a645819ed"></a><!-- doxytag: member="MipsISA::ISA::setRegMask" ref="a30145c5be60e72b33878768a645819ed" args="(int misc_reg, const MiscReg &amp;val, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MipsISA::ISA::setRegMask </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8cc_source.html#l00460">460</a> of file <a class="el" href="mips_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="mips_2isa_8hh_source.html#l00072">bankType</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="mips_2isa_8cc_source.html#l00413">getVPENum()</a>, <a class="el" href="mips_2isa_8hh_source.html#l00071">miscRegFile_WriteMask</a>, <a class="el" href="mips_2isa_8hh_source.html#l00156">miscRegNames</a>, and <a class="el" href="mips_2isa_8hh_source.html#l00066">perThreadContext</a>.</p>

<p>Referenced by <a class="el" href="mips_2isa_8cc_source.html#l00164">configCP()</a>.</p>

</div>
</div>
<a class="anchor" id="a2cdfe45d8eb7f7ceaebef41961ce7520"></a><!-- doxytag: member="MipsISA::ISA::startup" ref="a2cdfe45d8eb7f7ceaebef41961ce7520" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MipsISA::ISA::startup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00159">159</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a89510489c3309a88de19cf200d10510e"></a><!-- doxytag: member="MipsISA::ISA::updateCP0ReadView" ref="a89510489c3309a88de19cf200d10510e" args="(int misc_reg, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MipsISA::ISA::updateCP0ReadView </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00089">89</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa00abcf7855bfa5f6b87a19855f47a5e"></a><!-- doxytag: member="MipsISA::ISA::updateCPU" ref="aa00abcf7855bfa5f6b87a19855f47a5e" args="(BaseCPU *cpu)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MipsISA::ISA::updateCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseCPU.html">BaseCPU</a> *&nbsp;</td>
          <td class="paramname"> <em>cpu</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8cc_source.html#l00531">531</a> of file <a class="el" href="mips_2isa_8cc_source.html">isa.cc</a>.</p>

<p>References <a class="el" href="mips_2isa_8hh_source.html#l00113">cp0Updated</a>, <a class="el" href="mips_2mt_8hh_source.html#l00072">MipsISA::haltThread()</a>, <a class="el" href="mips_2registers_8hh_source.html#l00129">MipsISA::MISCREG_MVP_CONF0</a>, <a class="el" href="mips_2registers_8hh_source.html#l00145">MipsISA::MISCREG_TC_HALT</a>, <a class="el" href="mips_2registers_8hh_source.html#l00142">MipsISA::MISCREG_TC_STATUS</a>, <a class="el" href="mips_2isa_8cc_source.html#l00420">readMiscRegNoEffect()</a>, and <a class="el" href="mips_2mt_8hh_source.html#l00091">MipsISA::restoreThread()</a>.</p>

<p>Referenced by <a class="el" href="mips_2isa_8cc_source.html#l00564">MipsISA::ISA::CP0Event::process()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a6309ae5b134fa2025a6577a6530604a6"></a><!-- doxytag: member="MipsISA::ISA::bankType" ref="a6309ae5b134fa2025a6577a6530604a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236">BankType</a>&gt; <a class="el" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">MipsISA::ISA::bankType</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00072">72</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="mips_2isa_8cc_source.html#l00091">ISA()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00434">readMiscReg()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00420">readMiscRegNoEffect()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00475">setMiscReg()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00447">setMiscRegNoEffect()</a>, and <a class="el" href="mips_2isa_8cc_source.html#l00460">setRegMask()</a>.</p>

</div>
</div>
<a class="anchor" id="ac2f3d9c954e6c5d4ddbe09fff7e0c468"></a><!-- doxytag: member="MipsISA::ISA::cp0EventRemoveList" ref="ac2f3d9c954e6c5d4ddbe09fff7e0c468" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::queue&lt;<a class="el" href="classMipsISA_1_1ISA_1_1CP0Event.html">CP0Event</a>*&gt; <a class="el" href="classMipsISA_1_1ISA.html#ac2f3d9c954e6c5d4ddbe09fff7e0c468">MipsISA::ISA::cp0EventRemoveList</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00154">154</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6c2e3c3624c45b9fe135895cfede7ad4"></a><!-- doxytag: member="MipsISA::ISA::cp0Updated" ref="a6c2e3c3624c45b9fe135895cfede7ad4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classMipsISA_1_1ISA.html#a6c2e3c3624c45b9fe135895cfede7ad4">MipsISA::ISA::cp0Updated</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00113">113</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="mips_2isa_8cc_source.html#l00519">scheduleCP0Update()</a>, and <a class="el" href="mips_2isa_8cc_source.html#l00531">updateCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="a9a855a9a905b38309a3f0ba4e7053b59"></a><!-- doxytag: member="MipsISA::ISA::miscRegFile" ref="a9a855a9a905b38309a3f0ba4e7053b59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a>&gt; &gt; <a class="el" href="classMipsISA_1_1ISA.html#a9a855a9a905b38309a3f0ba4e7053b59">MipsISA::ISA::miscRegFile</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00070">70</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="mips_2isa_8cc_source.html#l00151">clear()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00499">filterCP0Write()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00413">getVPENum()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00091">ISA()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00434">readMiscReg()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00420">readMiscRegNoEffect()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00475">setMiscReg()</a>, and <a class="el" href="mips_2isa_8cc_source.html#l00447">setMiscRegNoEffect()</a>.</p>

</div>
</div>
<a class="anchor" id="a090acdaef8cc55704c8283610c6ccde6"></a><!-- doxytag: member="MipsISA::ISA::miscRegFile_WriteMask" ref="a090acdaef8cc55704c8283610c6ccde6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="namespaceMipsISA.html#a3857183fd49cf6ee45a0b1ee7a3ec1a1">MiscReg</a>&gt; &gt; <a class="el" href="classMipsISA_1_1ISA.html#a090acdaef8cc55704c8283610c6ccde6">MipsISA::ISA::miscRegFile_WriteMask</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00071">71</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="mips_2isa_8cc_source.html#l00151">clear()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00499">filterCP0Write()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00091">ISA()</a>, and <a class="el" href="mips_2isa_8cc_source.html#l00460">setRegMask()</a>.</p>

</div>
</div>
<a class="anchor" id="ab2532ea03eeea0c255816004ece18f63"></a><!-- doxytag: member="MipsISA::ISA::miscRegNames" ref="ab2532ea03eeea0c255816004ece18f63" args="[NumMiscRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string <a class="el" href="classMipsISA_1_1ISA.html#ab2532ea03eeea0c255816004ece18f63">MipsISA::ISA::miscRegNames</a><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00156">156</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="mips_2isa_8cc_source.html#l00434">readMiscReg()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00420">readMiscRegNoEffect()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00475">setMiscReg()</a>, <a class="el" href="mips_2isa_8cc_source.html#l00447">setMiscRegNoEffect()</a>, and <a class="el" href="mips_2isa_8cc_source.html#l00460">setRegMask()</a>.</p>

</div>
</div>
<a class="anchor" id="aa3da4c9c2161d965493834ec09ff57c8"></a><!-- doxytag: member="MipsISA::ISA::numThreads" ref="aa3da4c9c2161d965493834ec09ff57c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="classMipsISA_1_1ISA.html#aa3da4c9c2161d965493834ec09ff57c8">MipsISA::ISA::numThreads</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00061">61</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="mips_2isa_8cc_source.html#l00164">configCP()</a>, and <a class="el" href="mips_2isa_8cc_source.html#l00091">ISA()</a>.</p>

</div>
</div>
<a class="anchor" id="aef6315225741eec12dade0a75ad85e91"></a><!-- doxytag: member="MipsISA::ISA::numVpes" ref="aef6315225741eec12dade0a75ad85e91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="classMipsISA_1_1ISA.html#aef6315225741eec12dade0a75ad85e91">MipsISA::ISA::numVpes</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mips_2isa_8hh_source.html#l00062">62</a> of file <a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>.</p>

<p>Referenced by <a class="el" href="mips_2isa_8cc_source.html#l00164">configCP()</a>, and <a class="el" href="mips_2isa_8cc_source.html#l00091">ISA()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>arch/mips/<a class="el" href="mips_2isa_8hh_source.html">isa.hh</a></li>
<li>arch/mips/<a class="el" href="mips_2isa_8cc_source.html">isa.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:25 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
