AR programcounter behavioral /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/programCounter.vhd sub00/vhpl19 1461444368
AR instr_mem instr_mem_a /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/ipcore_dir/Instr_Mem.vhd sub00/vhpl21 1461444370
EN instruction_memory_tl NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/Instruction_Memory_TL.vhd sub00/vhpl32 1461444389
AR hardware_tl structural /home/robert/UMD_RISC-16G5/HardwareDebug/Hardware_TL.vhd sub00/vhpl15 1461444412
AR clk4hz behavioral /home/robert/UMD_RISC-16G5/HardwareDebug/clk4Hz.vhd sub00/vhpl03 1461444382
AR dc_ctl mixed /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/DC_CTL.vhd sub00/vhpl37 1461444394
EN clk4hz NULL /home/robert/UMD_RISC-16G5/HardwareDebug/clk4Hz.vhd sub00/vhpl02 1461444381
EN alu_toplevel NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/alu_toplevel.vhd sub00/vhpl30 1461444387
EN reg_ctl NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/REG_CTL.vhd sub00/vhpl34 1461444391
EN word_unit NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/word_unit.vhd sub00/vhpl28 1461444377
AR word_unit combinational /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/word_unit.vhd sub00/vhpl29 1461444378
AR arith_unit combinational /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/arith_unit.vhd sub00/vhpl23 1461444372
AR data_ctl behavioral /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/DATA_CTL.vhd sub00/vhpl39 1461444396
AR sseg_toplevel structural /home/robert/UMD_RISC-16G5/HardwareDebug/SevenSeg_toplevel.vhd sub00/vhpl09 1461444406
EN datamem NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/ipcore_dir/DATAMEM.vhd sub00/vhpl16 1461444365
AR reg_ctl dataflow /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/REG_CTL.vhd sub00/vhpl35 1461444392
AR clock_toplevel structural /home/robert/UMD_RISC-16G5/HardwareDebug/counter_toplevel.vhd sub00/vhpl13 1461444410
AR logical_unit combinational /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/logical_unit.vhd sub00/vhpl25 1461444374
EN hardware_tl NULL /home/robert/UMD_RISC-16G5/HardwareDebug/Hardware_TL.vhd sub00/vhpl14 1461444411
EN logical_unit NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/logical_unit.vhd sub00/vhpl24 1461444373
EN pipelineregisters NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/PipelineRegisters.vhd sub00/vhpl42 1461444399
EN registerbank NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/RegisterBank.vhd sub00/vhpl44 1461444401
EN debounce NULL /home/robert/UMD_RISC-16G5/HardwareDebug/debounce.vhd sub00/vhpl04 1461444383
AR pipelineregisters behavioral /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/PipelineRegisters.vhd sub00/vhpl43 1461444400
EN sseg_toplevel NULL /home/robert/UMD_RISC-16G5/HardwareDebug/SevenSeg_toplevel.vhd sub00/vhpl08 1461444405
AR debounce logic /home/robert/UMD_RISC-16G5/HardwareDebug/debounce.vhd sub00/vhpl05 1461444384
EN data_ctl NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/DATA_CTL.vhd sub00/vhpl38 1461444395
EN clock_toplevel NULL /home/robert/UMD_RISC-16G5/HardwareDebug/counter_toplevel.vhd sub00/vhpl12 1461444409
AR datamem datamem_a /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/ipcore_dir/DATAMEM.vhd sub00/vhpl17 1461444366
AR buttoncontrol structural /home/robert/UMD_RISC-16G5/HardwareDebug/button_controller.vhd sub00/vhpl11 1461444408
AR ssegdriver behavioral /home/robert/UMD_RISC-16G5/HardwareDebug/SevenSeg.vhd sub00/vhpl07 1461444386
EN ssegdriver NULL /home/robert/UMD_RISC-16G5/HardwareDebug/SevenSeg.vhd sub00/vhpl06 1461444385
EN shift_unit NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/shift_unit.vhd sub00/vhpl26 1461444375
EN programcounter NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/programCounter.vhd sub00/vhpl18 1461444367
EN arith_unit NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/arith_unit.vhd sub00/vhpl22 1461444371
AR imsel dataflow /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/IMSEL.vhd sub00/vhpl41 1461444398
EN dc_ctl NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/DC_CTL.vhd sub00/vhpl36 1461444393
EN imsel NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/IMSEL.vhd sub00/vhpl40 1461444397
AR clk2hz behavioral /home/robert/UMD_RISC-16G5/HardwareDebug/clk2Hz.vhd sub00/vhpl01 1461444380
EN buttoncontrol NULL /home/robert/UMD_RISC-16G5/HardwareDebug/button_controller.vhd sub00/vhpl10 1461444407
AR instruction_memory_tl structural /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/Instruction_Memory_TL.vhd sub00/vhpl33 1461444390
EN projlab01 NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/ProjLab01.vhd sub00/vhpl46 1461444403
AR projlab01 structural /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/ProjLab01.vhd sub00/vhpl47 1461444404
AR registerbank behavioral /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/RegisterBank.vhd sub00/vhpl45 1461444402
EN clk2hz NULL /home/robert/UMD_RISC-16G5/HardwareDebug/clk2Hz.vhd sub00/vhpl00 1461444379
AR alu_toplevel structural /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/alu_toplevel.vhd sub00/vhpl31 1461444388
EN instr_mem NULL /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/ipcore_dir/Instr_Mem.vhd sub00/vhpl20 1461444369
AR shift_unit combinational /home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/shift_unit.vhd sub00/vhpl27 1461444376
