	component clock_reset is
		generic (
			RESET_CYCLE_HOLD : integer := 4
		);
		port (
			clock         : out std_logic;        -- clk
			resetn        : out std_logic;        -- reset_n
			clock2x       : out std_logic;        -- clk
			trigger_reset : in  std_logic := 'X'  -- conduit
		);
	end component clock_reset;

