<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/D1774113-D5D2-4B7C-A412-66A90FE4B96F"><gtr:id>D1774113-D5D2-4B7C-A412-66A90FE4B96F</gtr:id><gtr:name>University of Cambridge</gtr:name><gtr:department>Computer Laboratory</gtr:department><gtr:address><gtr:line1>Lensfield Road</gtr:line1><gtr:line4>Cambridge</gtr:line4><gtr:postCode>CB2 1EW</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/D1774113-D5D2-4B7C-A412-66A90FE4B96F"><gtr:id>D1774113-D5D2-4B7C-A412-66A90FE4B96F</gtr:id><gtr:name>University of Cambridge</gtr:name><gtr:address><gtr:line1>Lensfield Road</gtr:line1><gtr:line4>Cambridge</gtr:line4><gtr:postCode>CB2 1EW</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/FEA99D62-F3F5-4841-A426-458315CA704B"><gtr:id>FEA99D62-F3F5-4841-A426-458315CA704B</gtr:id><gtr:name>Xilinx Corp</gtr:name><gtr:address><gtr:line1>2100 Logic Drive</gtr:line1><gtr:line4>San Jose</gtr:line4><gtr:line5>California 95124-3400</gtr:line5><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/46B7F263-7987-4E65-B4E1-881AFC0F8B80"><gtr:id>46B7F263-7987-4E65-B4E1-881AFC0F8B80</gtr:id><gtr:firstName>Alan</gtr:firstName><gtr:surname>Mycroft</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/5995F42E-A05F-41E1-A9E4-639DA1299E9F"><gtr:id>5995F42E-A05F-41E1-A9E4-639DA1299E9F</gtr:id><gtr:firstName>Simon</gtr:firstName><gtr:surname>Moore</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/8AC0934E-8971-417C-B5B7-DE7116FED71E"><gtr:id>8AC0934E-8971-417C-B5B7-DE7116FED71E</gtr:id><gtr:firstName>Robert</gtr:firstName><gtr:otherNames>David</gtr:otherNames><gtr:surname>Mullins</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/DF621B09-6B72-442D-BB76-B18ED0E6E787"><gtr:id>DF621B09-6B72-442D-BB76-B18ED0E6E787</gtr:id><gtr:firstName>David</gtr:firstName><gtr:surname>Greaves</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FF018649%2F1"><gtr:id>A501ACF0-AC58-4307-9237-C5D7BA84A743</gtr:id><gtr:title>C3D: Communication Centric Computer Design</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/F018649/1</gtr:grantReference><gtr:abstractText>We are at a pivotal point in the design of computational devices.Technology scaling favours transistors over wires which has moved usinto an era where communication takes more time and consumes morepower than the computation itself. We believe that this technologydriver inextricably pushes us toward a communication-centric approachto computer system design from both hardware and softwareperspectives. This grant application is focused on exploring this newcommunication-centric view of computer system design from engineeringwires through computer architecture, compiler design, language designand application mapping. It is our wish that this grant form aportfolio of projects tackling future computational systems involvingthousands of power efficient processors.Communication-centric design can be viewed at several levels ofabstraction:Level 0 - implementation technology, where we will focus oncommunication networks-on-chip.Level 1 - computer architecture, focusing on optimisation ofcommunication flows in the system.Level 2 - algorithm mapping to allow automated placement of data andcode across a manycore computing surface.Level 3 - programming language and compiler design to allowparallelism and locality to be easily expressed.An FPGA based simulation infrastructure will also be constructed toallow research results to be obtained from hardware work at levels 0and 1, and to efficiently support software research undertaken atlevels 2 and 3.</gtr:abstractText><gtr:fund><gtr:end>2012-08-31</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2008-09-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>708351</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs><gtr:furtherFundingOutput><gtr:amountPounds>1947048</gtr:amountPounds><gtr:country>United States of America</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>DARPA</gtr:description><gtr:end>2015-09-02</gtr:end><gtr:fundingOrg>Defense Advanced Research Projects Agency (DARPA)</gtr:fundingOrg><gtr:fundingRef>FA8750-11-C-0249</gtr:fundingRef><gtr:id>F2C585CB-185B-4BF1-A4EE-EB4B6A48D561</gtr:id><gtr:sector>Public</gtr:sector><gtr:start>2011-10-01</gtr:start></gtr:furtherFundingOutput><gtr:furtherFundingOutput><gtr:amountPounds>1947048</gtr:amountPounds><gtr:country>United States of America</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>DARPA</gtr:description><gtr:end>2015-09-02</gtr:end><gtr:fundingOrg>Defense Advanced Research Projects Agency (DARPA)</gtr:fundingOrg><gtr:fundingRef>FA8750-11-C-0249</gtr:fundingRef><gtr:id>489AAAF2-D473-4C4F-9A4D-AFD0749E40AE</gtr:id><gtr:sector>Public</gtr:sector><gtr:start>2011-10-01</gtr:start></gtr:furtherFundingOutput></gtr:furtherFundingOutputs><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>Motivated by electronics technology scaling favoring transistors rather
than wires, this project explored communication scaling issues for future
computer systems. Daniel Greenfield (PhD) undertook a more theoretical
study exploring communication in computer hardware, software and even
mammalian brains. His Ph.D. thesis won the 2011 BCS/CPCC Distinguished
Dissertation Award for the best Ph.D. thesis in Computer Science in the
UK. Dynamic algorithm scheduling was explored by Milos Puzovic (PhD).
Gregory Chadwick (PhD) explored explicit communication mechanisms in
multithreaded and multicore processors by prototyping such systems with
assistance from two short-term RAs (Saar Drimer and Theo Markettos).
Locality aware computer architecture was explored by Daniel Bates (Ph.D.
half funded from this project). Chris Fensch (RA) and Nick
Barrow-Williams (Ph.D. student funded from another source) explored
communication optimisations for cache coherent systems by exploiting
physical locality. Ali Ziedi (Ph.D.) explored communication in algorithms
and efficient mappings onto reconfigurable hardware. Arnab Banerjee (RA)
explored dynamic communication hardware mechanisms and their power
implications.

In terms of the original objectives:

1. Gregory Chadwick, Saar Drimer and Theo Markettos completed this objective to creation a hardware+software infrastructure to enable manycore parallel computer architectures to be simulated in detail in real time. This resulted in a multithreaded processor (Mamba) and associated FPGA infrastructure.

2. Gregory Chadwick, Chris Fensch and Nick Barrow-Williams completed the investigation of many core architectures. A new multithreaded processor (Mamba) was produced. New locality aware cache coherency mechanisms were investigated. Both lead to publications and two Ph.D. thesies.

3. Ali Ziedi explored language design and compilation issues for manycore systems resulting in a Ph.D. thesis.

4. Arnab Banerjee explored reconfigurable networks-on-chip for manycore systems resulting in an IEEE journal paper.

5. Milos Puzovic explored algorithm mapping techniques for manycore resulting in a Ph.D. thesis.

In addition, more theoretical underpinnings were undertaken by Dan Greenfield resulting in publications, a Ph.D. thesis and the Distinguished Dissertation award.</gtr:description><gtr:exploitationPathways>The work linking communication scaling in brains and chips provides a nice link between electronics and biology with we and others are exploiting.

Proximity cache coherence is being explored by industry to improve power efficiency for future computer systems.</gtr:exploitationPathways><gtr:id>1442AFD6-8979-4D3B-B3A7-DA7EF7F2A7E2</gtr:id><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/DBEC5D27-95C2-415D-934C-80F2F679D2EF"><gtr:id>DBEC5D27-95C2-415D-934C-80F2F679D2EF</gtr:id><gtr:title>Requirements of low power photonic networks for Distributed Shared Memory computers</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/a41abd17d512802c43c0118cdf1e6e57"><gtr:id>a41abd17d512802c43c0118cdf1e6e57</gtr:id><gtr:otherNames>Philip Watts (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/36FA1F71-F5CA-41A1-843C-F77E2119946A"><gtr:id>36FA1F71-F5CA-41A1-843C-F77E2119946A</gtr:id><gtr:title>Power Optimized Transceivers for Future Switched Networks</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/b69c292f1a995cf428ec681ad1f8cb64"><gtr:id>b69c292f1a995cf428ec681ad1f8cb64</gtr:id><gtr:otherNames>Audzevich Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/15AC8D96-DF27-4895-92BB-683578A85A0A"><gtr:id>15AC8D96-DF27-4895-92BB-683578A85A0A</gtr:id><gtr:title>Mamba: A scalable communication centric multi-threaded processor architecture</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/98657f7bd359406fadc42d40564097f3"><gtr:id>98657f7bd359406fadc42d40564097f3</gtr:id><gtr:otherNames>Chadwick G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-3051-0</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/A4A419A7-18CA-4E26-B24D-EA57B0DF578B"><gtr:id>A4A419A7-18CA-4E26-B24D-EA57B0DF578B</gtr:id><gtr:title>Flow-aware allocation for on-chip networks</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/384b11b2c521a3ead015d219baa5bdbc"><gtr:id>384b11b2c521a3ead015d219baa5bdbc</gtr:id><gtr:otherNames>Banerjee A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/43249F49-4214-4DFC-B8AB-81D282976837"><gtr:id>43249F49-4214-4DFC-B8AB-81D282976837</gtr:id><gtr:title>An Energy and Performance Exploration of Network-on-Chip Architectures</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/384b11b2c521a3ead015d219baa5bdbc"><gtr:id>384b11b2c521a3ead015d219baa5bdbc</gtr:id><gtr:otherNames>Banerjee A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/49D9A8F0-5A30-4CFB-8698-E7EAFCF6D3F5"><gtr:id>49D9A8F0-5A30-4CFB-8698-E7EAFCF6D3F5</gtr:id><gtr:title>Flow-aware allocation for on-chip networks</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/384b11b2c521a3ead015d219baa5bdbc"><gtr:id>384b11b2c521a3ead015d219baa5bdbc</gtr:id><gtr:otherNames>Banerjee A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/1DFB5183-BDD7-4B68-946A-7DAF63F2583B"><gtr:id>1DFB5183-BDD7-4B68-946A-7DAF63F2583B</gtr:id><gtr:title>Value State Flow Graph</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Reconfigurable Technology and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/17b11a4e715493ed0b3ec65698acd8ed"><gtr:id>17b11a4e715493ed0b3ec65698acd8ed</gtr:id><gtr:otherNames>Zaidi A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B402FA69-2EF2-4952-8601-67AA344E2D6C"><gtr:id>B402FA69-2EF2-4952-8601-67AA344E2D6C</gtr:id><gtr:title>Proximity coherence for chip multiprocessors</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/32af7f7a9a6213b137201abb5a2081be"><gtr:id>32af7f7a9a6213b137201abb5a2081be</gtr:id><gtr:otherNames>Barrow-Williams N</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:isbn>9781450301787</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/0B5F8E2A-9FA2-4A65-87F1-C5FEC8F0AB1E"><gtr:id>0B5F8E2A-9FA2-4A65-87F1-C5FEC8F0AB1E</gtr:id><gtr:title>A Network of Time-Division Multiplexed Wiring for FPGAs</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/8ca1b75fd3c74623bf06e35358c645df"><gtr:id>8ca1b75fd3c74623bf06e35358c645df</gtr:id><gtr:otherNames>Francis R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-0-7695-3098-7</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/86392AD2-5FC0-4419-839E-E9E02045AECB"><gtr:id>86392AD2-5FC0-4419-839E-E9E02045AECB</gtr:id><gtr:title>Efficient physical embedding of topologically complex information processing networks in brains and computer circuits.</gtr:title><gtr:parentPublicationTitle>PLoS computational biology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/c85dd447d9a7b2dcab28146aebac0433"><gtr:id>c85dd447d9a7b2dcab28146aebac0433</gtr:id><gtr:otherNames>Bassett DS</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:issn>1553-734X</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B0CF57A7-B78E-4B4D-A954-9FBB52331944"><gtr:id>B0CF57A7-B78E-4B4D-A954-9FBB52331944</gtr:id><gtr:title>Energy Implications of Photonic Networks With Speculative Transmission</gtr:title><gtr:parentPublicationTitle>Journal of Optical Communications and Networking</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/0830d5ae8cef16ca4b33d726d82d0662"><gtr:id>0830d5ae8cef16ca4b33d726d82d0662</gtr:id><gtr:otherNames>Watts P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/2C60AC2A-1F05-462A-9DE2-C7F8CD7418E9"><gtr:id>2C60AC2A-1F05-462A-9DE2-C7F8CD7418E9</gtr:id><gtr:title>Implications of Electronics Technology Trends to Algorithm Design</gtr:title><gtr:parentPublicationTitle>The Computer Journal</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/1164039da8c3f42ed37dd847facc87ac"><gtr:id>1164039da8c3f42ed37dd847facc87ac</gtr:id><gtr:otherNames>D Greenfield</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/F174CB06-AAE5-4561-B15F-C4B2DF9BC990"><gtr:id>F174CB06-AAE5-4561-B15F-C4B2DF9BC990</gtr:id><gtr:title>A communication characterisation of Splash-2 and Parsec</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/32af7f7a9a6213b137201abb5a2081be"><gtr:id>32af7f7a9a6213b137201abb5a2081be</gtr:id><gtr:otherNames>Barrow-Williams N</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/D6EC4B4C-BED1-4389-AD76-B099B199539F"><gtr:id>D6EC4B4C-BED1-4389-AD76-B099B199539F</gtr:id><gtr:title>Designing a Physical Locality Aware Coherence Protocol for Chip-Multiprocessors</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/c3d905f87dae6838ed926bbf479d9065"><gtr:id>c3d905f87dae6838ed926bbf479d9065</gtr:id><gtr:otherNames>Fensch C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/F018649/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>