AMDGPU_VM_FAULT_STOP_ALWAYS,VAR_0
ARRAY_SIZE,FUNC_0
CHIP_ARCTURUS,VAR_1
DRM_INFO,FUNC_1
EINVAL,VAR_2
FLUSH_INVALIDATE_CACHE,VAR_3
HDP,VAR_4
HDP_MISC_CNTL,VAR_5
RREG32_SOC15,FUNC_2
WREG32_FIELD15,FUNC_3
WREG32_SOC15,FUNC_4
amdgpu_bo_gpu_offset,FUNC_5
amdgpu_device_program_register_sequence,FUNC_6
amdgpu_gart_table_vram_pin,FUNC_7
amdgpu_vm_fault_stop,VAR_6
dev_err,FUNC_8
gfxhub_v1_0_gart_enable,FUNC_9
gfxhub_v1_0_set_fault_enable_default,FUNC_10
gmc_v9_0_flush_gpu_tlb,FUNC_11
golden_settings_vega10_hdp,VAR_7
mmHDP_HOST_PATH_CNTL,VAR_8
mmHDP_NONSURFACE_BASE,VAR_9
mmHDP_NONSURFACE_BASE_HI,VAR_10
mmhub_v1_0_gart_enable,FUNC_12
mmhub_v1_0_set_fault_enable_default,FUNC_13
mmhub_v1_0_update_power_gating,FUNC_14
mmhub_v9_4_gart_enable,FUNC_15
mmhub_v9_4_set_fault_enable_default,FUNC_16
stub1,FUNC_17
gmc_v9_0_gart_enable,FUNC_18
adev,VAR_11
r,VAR_12
i,VAR_13
value,VAR_14
tmp,VAR_15
