/*module ALU_1210733 #(parameter n=3)(A , B , Sel , Out)
input [n-1:0] A ,B ;
input [2:0] Sel ;
output signed reg [n+1:0] ;






endmodule */