Analysis & Elaboration report for Testcase1
Sun Jun  1 16:05:10 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |Testcase1
  5. Parameter Settings for User Entity Instance: PISO:PISO_unit
  6. Parameter Settings for User Entity Instance: Viterbi_decoding:VD_unit|Branch_metric_unit:BMU
  7. Parameter Settings for User Entity Instance: Viterbi_decoding:VD_unit|Path_metric_unit:PMU
  8. Parameter Settings for User Entity Instance: Viterbi_decoding:VD_unit|Survivor_path_memory_unit:SPMU|state_machine:u_state_machine|next_state_logic:NSL
  9. Parameter Settings for User Entity Instance: Viterbi_decoding:VD_unit|Survivor_path_memory_unit:SPMU|state_machine:u_state_machine|state_memory:SM
 10. Parameter Settings for User Entity Instance: Viterbi_decoding:VD_unit|Survivor_path_memory_unit:SPMU|state_machine:u_state_machine|output_logic:OL
 11. Parameter Settings for User Entity Instance: SIPO:SIPO_unit
 12. Parameter Settings for User Entity Instance: LCD_control:LCD_control
 13. Parameter Settings for User Entity Instance: IP_LCD_timer_counter:comb_4
 14. Analysis & Elaboration Settings
 15. Port Connectivity Checks: "LCD_control:LCD_control"
 16. Port Connectivity Checks: "SIPO:SIPO_unit"
 17. Port Connectivity Checks: "Viterbi_decoding:VD_unit|Branch_metric_unit:BMU|Hamming_distance:HD3"
 18. Port Connectivity Checks: "Viterbi_decoding:VD_unit|Branch_metric_unit:BMU|Hamming_distance:HD2"
 19. Port Connectivity Checks: "Viterbi_decoding:VD_unit|Branch_metric_unit:BMU|Hamming_distance:HD1"
 20. Port Connectivity Checks: "Viterbi_decoding:VD_unit|Branch_metric_unit:BMU|Hamming_distance:HD0|Full_adder:FA"
 21. Port Connectivity Checks: "Viterbi_decoding:VD_unit|Branch_metric_unit:BMU|Hamming_distance:HD0"
 22. Analysis & Elaboration Messages
 23. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                      ;
+------------------------------------+------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sun Jun  1 16:05:10 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; Testcase1                                      ;
; Top-level Entity Name              ; Testcase1                                      ;
; Family                             ; Cyclone 10 LP                                  ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Testcase1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; SIZE_DATA_IN   ; 16    ; Signed Integer                                   ;
; SIZE_DATA_OUT  ; 8     ; Signed Integer                                   ;
; SIZE_PISO      ; 2     ; Signed Integer                                   ;
; SIZE_SIPO      ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PISO:PISO_unit ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE_DATA_IN   ; 16    ; Signed Integer                     ;
; SIZE_DATA_OUT  ; 2     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Viterbi_decoding:VD_unit|Branch_metric_unit:BMU ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; SIZE_DATA      ; 2     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Viterbi_decoding:VD_unit|Path_metric_unit:PMU ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; SIZE_DATA      ; 2     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Viterbi_decoding:VD_unit|Survivor_path_memory_unit:SPMU|state_machine:u_state_machine|next_state_logic:NSL ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; S0             ; 00    ; Unsigned Binary                                                                                                                ;
; S1             ; 01    ; Unsigned Binary                                                                                                                ;
; S2             ; 10    ; Unsigned Binary                                                                                                                ;
; S3             ; 11    ; Unsigned Binary                                                                                                                ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Viterbi_decoding:VD_unit|Survivor_path_memory_unit:SPMU|state_machine:u_state_machine|state_memory:SM ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; S0             ; 00    ; Unsigned Binary                                                                                                           ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Viterbi_decoding:VD_unit|Survivor_path_memory_unit:SPMU|state_machine:u_state_machine|output_logic:OL ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; S0             ; 00    ; Unsigned Binary                                                                                                           ;
; S1             ; 01    ; Unsigned Binary                                                                                                           ;
; S2             ; 10    ; Unsigned Binary                                                                                                           ;
; S3             ; 11    ; Unsigned Binary                                                                                                           ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SIPO:SIPO_unit ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE_DATA_IN   ; 1     ; Signed Integer                     ;
; SIZE_DATA_OUT  ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_control:LCD_control ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; SIZE_DATA      ; 8     ; Signed Integer                              ;
; SIZE_FUNC      ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_LCD_timer_counter:comb_4 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; SIZE_DATA      ; 8     ; Signed Integer                                  ;
; SIZE_FUNC      ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; Testcase1          ; Testcase1          ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LCD_control:LCD_control"                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; i_data ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "i_data[7..1]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SIPO:SIPO_unit"                                                                                                             ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                   ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; o_data ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "o_data[7..1]" have no fanouts ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Viterbi_decoding:VD_unit|Branch_metric_unit:BMU|Hamming_distance:HD3" ;
+------------+-------+----------+------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                          ;
+------------+-------+----------+------------------------------------------------------------------+
; i_exp_code ; Input ; Info     ; Stuck at VCC                                                     ;
+------------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Viterbi_decoding:VD_unit|Branch_metric_unit:BMU|Hamming_distance:HD2" ;
+---------------+-------+----------+---------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                       ;
+---------------+-------+----------+---------------------------------------------------------------+
; i_exp_code[1] ; Input ; Info     ; Stuck at VCC                                                  ;
; i_exp_code[0] ; Input ; Info     ; Stuck at GND                                                  ;
+---------------+-------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Viterbi_decoding:VD_unit|Branch_metric_unit:BMU|Hamming_distance:HD1" ;
+---------------+-------+----------+---------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                       ;
+---------------+-------+----------+---------------------------------------------------------------+
; i_exp_code[1] ; Input ; Info     ; Stuck at GND                                                  ;
; i_exp_code[0] ; Input ; Info     ; Stuck at VCC                                                  ;
+---------------+-------+----------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Viterbi_decoding:VD_unit|Branch_metric_unit:BMU|Hamming_distance:HD0|Full_adder:FA" ;
+------+-------+----------+--------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------+
; i_c  ; Input ; Info     ; Stuck at GND                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Viterbi_decoding:VD_unit|Branch_metric_unit:BMU|Hamming_distance:HD0" ;
+------------+-------+----------+------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                          ;
+------------+-------+----------+------------------------------------------------------------------+
; i_exp_code ; Input ; Info     ; Stuck at GND                                                     ;
+------------+-------+----------+------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Jun  1 16:05:05 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Testcase1 -c Testcase1 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv
    Info (12023): Found entity 1: IP_LCD_timer_counter File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/LCD_control.sv
    Info (12023): Found entity 1: LCD_control File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/LCD_control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv
    Info (12023): Found entity 1: ACS File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv
    Info (12023): Found entity 1: Add_compare_select_unit File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_unit.sv
    Info (12023): Found entity 1: Add_unit File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv
    Info (12023): Found entity 1: Branch_metric_unit File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Compare_unit.sv
    Info (12023): Found entity 1: Compare_unit File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Compare_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Full_adder.sv
    Info (12023): Found entity 1: Full_adder File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Full_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv
    Info (12023): Found entity 1: Hamming_distance File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv
    Info (12023): Found entity 1: SIPO File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Path_metric_unit.sv
    Info (12023): Found entity 1: Path_metric_unit File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Path_metric_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv
    Info (12023): Found entity 1: PISO File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv
    Info (12023): Found entity 1: Survivor_path_memory_unit File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv Line: 1
    Info (12023): Found entity 2: state_machine File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv Line: 43
    Info (12023): Found entity 3: next_state_logic File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv Line: 86
    Info (12023): Found entity 4: state_memory File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv Line: 139
    Info (12023): Found entity 5: output_logic File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv Line: 168
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv
    Info (12023): Found entity 1: Viterbi_decoding File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Testcase1.sv
    Info (12023): Found entity 1: Testcase1 File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/Testcase1.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Testcase1.sv(60): created implicit net for "o_data" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/Testcase1.sv Line: 60
Warning (10222): Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(24): Parameter Declaration in module "IP_LCD_timer_counter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv Line: 24
Warning (10222): Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(85): Parameter Declaration in module "IP_LCD_timer_counter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv Line: 85
Warning (10222): Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(101): Parameter Declaration in module "IP_LCD_timer_counter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv Line: 101
Warning (10222): Verilog HDL Parameter Declaration warning at LCD_control.sv(19): Parameter Declaration in module "LCD_control" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/LCD_control.sv Line: 19
Warning (10222): Verilog HDL Parameter Declaration warning at SIPO.sv(196): Parameter Declaration in module "SIPO" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv Line: 196
Warning (10222): Verilog HDL Parameter Declaration warning at PISO.sv(14): Parameter Declaration in module "PISO" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv Line: 14
Warning (10222): Verilog HDL Parameter Declaration warning at PISO.sv(15): Parameter Declaration in module "PISO" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv Line: 15
Critical Warning (10846): Verilog HDL Instantiation warning at Testcase1.sv(104): instance has no name File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/Testcase1.sv Line: 104
Info (12127): Elaborating entity "Testcase1" for the top level hierarchy
Info (12128): Elaborating entity "PISO" for hierarchy "PISO:PISO_unit" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/Testcase1.sv Line: 38
Info (12128): Elaborating entity "Viterbi_decoding" for hierarchy "Viterbi_decoding:VD_unit" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/Testcase1.sv Line: 48
Info (12128): Elaborating entity "Branch_metric_unit" for hierarchy "Viterbi_decoding:VD_unit|Branch_metric_unit:BMU" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv Line: 23
Info (12128): Elaborating entity "Hamming_distance" for hierarchy "Viterbi_decoding:VD_unit|Branch_metric_unit:BMU|Hamming_distance:HD0" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv Line: 17
Info (12128): Elaborating entity "Full_adder" for hierarchy "Viterbi_decoding:VD_unit|Branch_metric_unit:BMU|Hamming_distance:HD0|Full_adder:FA" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv Line: 18
Info (12128): Elaborating entity "Path_metric_unit" for hierarchy "Viterbi_decoding:VD_unit|Path_metric_unit:PMU" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv Line: 62
Info (12128): Elaborating entity "Add_compare_select_unit" for hierarchy "Viterbi_decoding:VD_unit|Add_compare_select_unit:ACSU" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv Line: 77
Info (12128): Elaborating entity "ACS" for hierarchy "Viterbi_decoding:VD_unit|Add_compare_select_unit:ACSU|ACS:ACS_0" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv Line: 24
Info (12128): Elaborating entity "Add_unit" for hierarchy "Viterbi_decoding:VD_unit|Add_compare_select_unit:ACSU|ACS:ACS_0|Add_unit:ADD0" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv Line: 17
Info (12128): Elaborating entity "Compare_unit" for hierarchy "Viterbi_decoding:VD_unit|Add_compare_select_unit:ACSU|ACS:ACS_0|Compare_unit:CP" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv Line: 28
Info (12128): Elaborating entity "Survivor_path_memory_unit" for hierarchy "Viterbi_decoding:VD_unit|Survivor_path_memory_unit:SPMU" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv Line: 89
Info (12128): Elaborating entity "state_machine" for hierarchy "Viterbi_decoding:VD_unit|Survivor_path_memory_unit:SPMU|state_machine:u_state_machine" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv Line: 39
Info (12128): Elaborating entity "next_state_logic" for hierarchy "Viterbi_decoding:VD_unit|Survivor_path_memory_unit:SPMU|state_machine:u_state_machine|next_state_logic:NSL" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv Line: 67
Info (12128): Elaborating entity "state_memory" for hierarchy "Viterbi_decoding:VD_unit|Survivor_path_memory_unit:SPMU|state_machine:u_state_machine|state_memory:SM" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv Line: 76
Info (12128): Elaborating entity "output_logic" for hierarchy "Viterbi_decoding:VD_unit|Survivor_path_memory_unit:SPMU|state_machine:u_state_machine|output_logic:OL" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv Line: 82
Info (12128): Elaborating entity "SIPO" for hierarchy "SIPO:SIPO_unit" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/Testcase1.sv Line: 62
Info (12128): Elaborating entity "LCD_control" for hierarchy "LCD_control:LCD_control" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/Testcase1.sv Line: 83
Info (10264): Verilog HDL Case Statement information at LCD_control.sv(84): all case item expressions in this case statement are onehot File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/LCD_control.sv Line: 84
Info (10264): Verilog HDL Case Statement information at LCD_control.sv(106): all case item expressions in this case statement are onehot File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/LCD_control.sv Line: 106
Info (12128): Elaborating entity "IP_LCD_timer_counter" for hierarchy "IP_LCD_timer_counter:comb_4" File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/Testcase1.sv Line: 104
Warning (10230): Verilog HDL assignment warning at IP_LCD_timer_counter.sv(103): truncated value with size 32 to match size of target (9) File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv Line: 103
Info (10264): Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(254): all case item expressions in this case statement are onehot File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv Line: 254
Info (10264): Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(456): all case item expressions in this case statement are onehot File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv Line: 456
Info (10264): Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(512): all case item expressions in this case statement are onehot File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv Line: 512
Info (10264): Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(536): all case item expressions in this case statement are onehot File: /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/IP_LCD_timer_counter.sv Line: 536
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/output_files/Testcase1.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 655 megabytes
    Info: Processing ended: Sun Jun  1 16:05:10 2025
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:15


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/output_files/Testcase1.map.smsg.


