$date
	Fri Jun 26 21:42:02 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bcd_test $end
$var wire 4 ! Q [3:0] $end
$var wire 1 " CO $end
$var reg 1 # AR $end
$var reg 1 $ CE $end
$var reg 1 % CK $end
$scope module bc $end
$var wire 1 # AR $end
$var wire 1 $ CE $end
$var wire 1 % CK $end
$var reg 1 " CO $end
$var reg 4 & Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
0$
1#
x"
bx !
$end
#1
0"
b0 !
b0 &
0#
#5
1$
1#
#10
b1 !
b1 &
1%
#20
0%
#25
0$
#30
1%
#40
0%
#45
1$
#50
b10 !
b10 &
1%
#60
0%
#70
b11 !
b11 &
1%
#80
0%
#90
b100 !
b100 &
1%
#100
0%
#110
b101 !
b101 &
1%
#120
0%
#130
b110 !
b110 &
1%
#140
0%
#150
b111 !
b111 &
1%
#160
0%
#170
b1000 !
b1000 &
1%
#180
0%
#190
1"
b1001 !
b1001 &
1%
#200
0%
0$
#210
0"
1%
#220
0%
1$
#230
b0 !
b0 &
1%
#240
0%
#250
b1 !
b1 &
1%
#259
b0 !
b0 &
0#
#260
0%
1#
#270
b1 !
b1 &
1%
#280
0%
