

================================================================
== Vitis HLS Report for 'sha256Accel_Pipeline_VITIS_LOOP_35_4'
================================================================
* Date:           Tue Jul 22 19:55:40 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha256Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.894 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_4  |       64|       64|         1|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.89>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sizeIndex = alloca i32 1" [sha256Accel.cpp:34]   --->   Operation 4 'alloca' 'sizeIndex' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [sha256Accel.cpp:11]   --->   Operation 5 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%size_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %size"   --->   Operation 6 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.29ns)   --->   "%store_ln11 = store i10 448, i10 %j_1" [sha256Accel.cpp:11]   --->   Operation 7 'store' 'store_ln11' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%store_ln34 = store i7 63, i7 %sizeIndex" [sha256Accel.cpp:34]   --->   Operation 8 'store' 'store_ln34' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZcmILi96ELb0EE11ap_int_baseIXplT_L3$_032EELb0EERKS0_IXT_EXT0_EEi.exit"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = load i10 %j_1" [sha256Accel.cpp:35]   --->   Operation 10 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.66ns)   --->   "%icmp_ln35 = icmp_eq  i10 %j, i10 512" [sha256Accel.cpp:35]   --->   Operation 11 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %_ZcmILi96ELb0EE11ap_int_baseIXplT_L3$_032EELb0EERKS0_IXT_EXT0_EEi.exit.split, void %VITIS_LOOP_43_5.loopexit.exitStub" [sha256Accel.cpp:35]   --->   Operation 13 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sizeIndex_load_1 = load i7 %sizeIndex" [sha256Accel.cpp:35]   --->   Operation 14 'load' 'sizeIndex_load_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i7 %sizeIndex_load_1" [sha256Accel.cpp:35]   --->   Operation 15 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i10 %j" [sha256Accel.cpp:35]   --->   Operation 16 'trunc' 'trunc_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [sha256Accel.cpp:34]   --->   Operation 17 'specpipeline' 'specpipeline_ln34' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sha256Accel.cpp:35]   --->   Operation 18 'specloopname' 'specloopname_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i10.i32.i32, i10 %j, i32 4, i32 6" [sha256Accel.cpp:34]   --->   Operation 19 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i3 %trunc_ln2" [sha256Accel.cpp:34]   --->   Operation 20 'sext' 'sext_ln34' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i5 %sext_ln34" [sha256Accel.cpp:34]   --->   Operation 21 'zext' 'zext_ln34' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %size_read, i6 %trunc_ln35" [sha256Accel.cpp:36]   --->   Operation 22 'bitselect' 'tmp' <Predicate = (!icmp_ln35)> <Delay = 1.83> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr i1 %buffer_r, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 23 'getelementptr' 'buffer_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buffer_1_addr_1 = getelementptr i1 %buffer_1, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 24 'getelementptr' 'buffer_1_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buffer_2_addr_1 = getelementptr i1 %buffer_2, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 25 'getelementptr' 'buffer_2_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buffer_3_addr_1 = getelementptr i1 %buffer_3, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 26 'getelementptr' 'buffer_3_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buffer_4_addr_1 = getelementptr i1 %buffer_4, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 27 'getelementptr' 'buffer_4_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buffer_5_addr_1 = getelementptr i1 %buffer_5, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 28 'getelementptr' 'buffer_5_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buffer_6_addr_1 = getelementptr i1 %buffer_6, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 29 'getelementptr' 'buffer_6_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buffer_7_addr_1 = getelementptr i1 %buffer_7, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 30 'getelementptr' 'buffer_7_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buffer_8_addr_1 = getelementptr i1 %buffer_8, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 31 'getelementptr' 'buffer_8_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buffer_9_addr_1 = getelementptr i1 %buffer_9, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 32 'getelementptr' 'buffer_9_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buffer_10_addr_1 = getelementptr i1 %buffer_10, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 33 'getelementptr' 'buffer_10_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buffer_11_addr_1 = getelementptr i1 %buffer_11, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 34 'getelementptr' 'buffer_11_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buffer_12_addr_1 = getelementptr i1 %buffer_12, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 35 'getelementptr' 'buffer_12_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buffer_13_addr_1 = getelementptr i1 %buffer_13, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 36 'getelementptr' 'buffer_13_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buffer_14_addr_1 = getelementptr i1 %buffer_14, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 37 'getelementptr' 'buffer_14_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buffer_15_addr_1 = getelementptr i1 %buffer_15, i64 0, i64 %zext_ln34" [sha256Accel.cpp:36]   --->   Operation 38 'getelementptr' 'buffer_15_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.56ns)   --->   "%switch_ln36 = switch i4 %trunc_ln35_1, void %arrayidx45.case.15, i4 0, void %arrayidx45.case.0, i4 1, void %arrayidx45.case.1, i4 2, void %arrayidx45.case.2, i4 3, void %arrayidx45.case.3, i4 4, void %arrayidx45.case.4, i4 5, void %arrayidx45.case.5, i4 6, void %arrayidx45.case.6, i4 7, void %arrayidx45.case.7, i4 8, void %arrayidx45.case.8, i4 9, void %arrayidx45.case.9, i4 10, void %arrayidx45.case.10, i4 11, void %arrayidx45.case.11, i4 12, void %arrayidx45.case.12, i4 13, void %arrayidx45.case.13, i4 14, void %arrayidx45.case.14" [sha256Accel.cpp:36]   --->   Operation 39 'switch' 'switch_ln36' <Predicate = (!icmp_ln35)> <Delay = 1.56>
ST_1 : Operation 40 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_14_addr_1" [sha256Accel.cpp:36]   --->   Operation 40 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 14)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 41 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 14)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_13_addr_1" [sha256Accel.cpp:36]   --->   Operation 42 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 13)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 43 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 13)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_12_addr_1" [sha256Accel.cpp:36]   --->   Operation 44 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 12)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 45 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 12)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_11_addr_1" [sha256Accel.cpp:36]   --->   Operation 46 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 11)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 47 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 11)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_10_addr_1" [sha256Accel.cpp:36]   --->   Operation 48 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 10)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 49 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 10)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_9_addr_1" [sha256Accel.cpp:36]   --->   Operation 50 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 9)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 51 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 9)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_8_addr_1" [sha256Accel.cpp:36]   --->   Operation 52 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 8)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 53 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 8)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_7_addr_1" [sha256Accel.cpp:36]   --->   Operation 54 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 7)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 55 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 7)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_6_addr_1" [sha256Accel.cpp:36]   --->   Operation 56 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 6)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 57 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 6)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_5_addr_1" [sha256Accel.cpp:36]   --->   Operation 58 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 5)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 59 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 5)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_4_addr_1" [sha256Accel.cpp:36]   --->   Operation 60 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 4)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 61 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 4)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_3_addr_1" [sha256Accel.cpp:36]   --->   Operation 62 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 3)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 63 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 3)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_2_addr_1" [sha256Accel.cpp:36]   --->   Operation 64 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 2)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 65 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 2)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_1_addr_1" [sha256Accel.cpp:36]   --->   Operation 66 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 1)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 67 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 1)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_addr_1" [sha256Accel.cpp:36]   --->   Operation 68 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 0)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 69 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 0)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln36 = store i1 %tmp, i5 %buffer_15_addr_1" [sha256Accel.cpp:36]   --->   Operation 70 'store' 'store_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 15)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx45.exit" [sha256Accel.cpp:36]   --->   Operation 71 'br' 'br_ln36' <Predicate = (!icmp_ln35 & trunc_ln35_1 == 15)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sizeIndex_load = load i7 %sizeIndex" [sha256Accel.cpp:35]   --->   Operation 72 'load' 'sizeIndex_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.66ns)   --->   "%add_ln35 = add i10 %j, i10 1" [sha256Accel.cpp:35]   --->   Operation 73 'add' 'add_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.61ns)   --->   "%sizeIndex_1 = add i7 %sizeIndex_load, i7 127" [sha256Accel.cpp:35]   --->   Operation 74 'add' 'sizeIndex_1' <Predicate = (!icmp_ln35)> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.29ns)   --->   "%store_ln11 = store i10 %add_ln35, i10 %j_1" [sha256Accel.cpp:11]   --->   Operation 75 'store' 'store_ln11' <Predicate = (!icmp_ln35)> <Delay = 1.29>
ST_1 : Operation 76 [1/1] (1.29ns)   --->   "%store_ln34 = store i7 %sizeIndex_1, i7 %sizeIndex" [sha256Accel.cpp:34]   --->   Operation 76 'store' 'store_ln34' <Predicate = (!icmp_ln35)> <Delay = 1.29>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln35 = br void %_ZcmILi96ELb0EE11ap_int_baseIXplT_L3$_032EELb0EERKS0_IXT_EXT0_EEi.exit" [sha256Accel.cpp:35]   --->   Operation 77 'br' 'br_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 1.29>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.894ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln34', sha256Accel.cpp:34) of constant 63 on local variable 'sizeIndex', sha256Accel.cpp:34 [22]  (1.294 ns)
	'load' operation 7 bit ('sizeIndex_load_1', sha256Accel.cpp:35) on local variable 'sizeIndex', sha256Accel.cpp:34 [30]  (0.000 ns)
	'store' operation 0 bit ('store_ln36', sha256Accel.cpp:36) of variable 'tmp', sha256Accel.cpp:36 on array 'buffer_12' [63]  (1.769 ns)
	blocking operation 1.831 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
