
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c880.ckt: 0.0s 0.0s
T'011110111100110101100000101100011110001110101111010010101001 0'
T'111100011101010111010101001010000011010000100001100011101000 0'
T'111110001110101111111111011010110010111000101010101111000101 0'
T'100010011101111100110110101111100110100111000000011100101010 0'
T'111100110100100011100100110000101110010000010000010000011001 0'
T'111111011010011110111001000000000010110110100001100001101100 0'
T'111111101110110100000010100000011010001000011100100111001001 0'
T'101101111011001000001000100000010111000100100011011111001001 0'
T'111101100010001000001111001011011101011011011111001111001101 0'
T'101000110100100111110101100001001000000000010010101111000100 0'
T'111010110110101100000010011111011101111101011010010011110011 0'
T'101100111000011111011111100001100100110000001000110101001110 0'
T'101101110100001110110111010101000101001011001110101000101111 0'
T'110111011001011000011111101100110111010110110010010001100010 0'
T'111101000110010101001000100001001101000011111101011111100100 0'
T'100110001001011100001100111001011111001101000111011101011101 0'
T'101110001100101101101100111001010011010010000010110000110010 0'
T'110101101110001011101111001000110010111110011100010100000101 0'
T'111100101110101011010111101001000001101101001101110101001001 0'
T'110111111100000101000111001000001010001111011011110101111011 0'
T'111110001110010101110100010001110101011110011011001001001001 1'
T'111011011011100110001101011000010100001100101110010110011110 0'
T'111011101110101010100111100101111001010111101000001010100000 0'
T'111111100101111001110111110010110111000000110100011011100101 0'
T'111010111011010111010001010010011001111100010000100011110000 0'
T'010111101110000110010011001010011111001010001111100111111010 1'
T'110111111111011110000001000101011000001100010101000001110110 1'
T'101011111101010110110011101010110010110110000111000001110101 1'
T'111111101011000110110010100000000010100001001000010011010001 0'
T'101011011011111010010110010000001011011100000111000111000110 0'
T'101111111011011111100101010001111011110101100001010101101100 0'
T'111100101100111100011101010001011010111001010011010110011110 0'
T'101110100000111101111100000111000110110110100110011100000001 0'
T'110110111000000111010110000100100110100010111100001100100111 0'
T'111110011001000011100110000011110001100000000010000001001111 1'
T'110110111101011111001100100101010011000101000011001111011001 0'
T'011001111100110111010000100011000101101000000101001111100001 1'
T'101011111100100100100100011111111001101101110100100111110101 0'
T'000001110110101100001100111000101100100011010100110000011111 0'
T'100111110110110011001010010111000010000011000011111100101010 1'
T'100001110010001100111000110111010000000010010111100010100101 0'
T'110110011111011110100111110001010000000101010111000011101110 0'
T'011010100011110001010111100001110011111010001001000100100111 0'
T'001100011011111100001001010000000010110010001110000000001001 1'
T'110111101011101100001001100011111001111101101010000011010000 0'
T'111000000000011111100000110110001000010110111010100000011001 0'
T'110011101111011001111100010000111011111100111000010111100100 0'
T'110011011101010110100101110000000000000001100000100101110100 0'
T'110110011011110100110100110010011111100110110001000000010101 1'
T'011001110011011111111001000110011000110101101011100100011100 0'
T'110111111000101100110010100011100011101100010100000001011010 0'
T'100111011010000001100101100011011011010101010111110011110100 0'
T'100011110011110110000100100110101010100110011011100100111011 0'
T'011101010011110000100110000111000111011110101001000000100011 1'
T'101111001011001110111011000001011001100101101110000011010111 0'
T'101100110110111111011101111101110001001011011101110000101010 0'
T'110111111110110101110001000101100001010111000001000101101101 1'
T'101111111101001111001001000011001000000001001010000111010111 0'
T'011010110010111000000101101000000000100100001010010000000001 0'
T'011011010000001111011001010010000010010110011010110000110100 1'
T'101110011110011101100100011001111000011101011001010111101100 0'
T'101011101110011101010000100101010010000100100010000111001010 0'
T'110111111010111001001000100010110110100100110101110111101000 0'
T'101010101111111111010000001111001011010110111110000111100110 0'
T'101111111011010010000101000001100110111100000101110110100110 0'
T'101110001010011111101100110100001111000101100110000010110100 0'
T'101111001110111111011001000011011011011101001000010101101110 0'
T'111110111111010111101001001011001010110110010000110111001100 0'
T'110111111010010111110101111100000010111111101011000110010110 0'
T'101011001110010111100010100011000011111111001011010001011110 0'
T'111111101011011010001011010001110110111110000101000101110100 0'
T'110111010011001101101101000000110000111010101000110110100110 1'
T'010101000001011110001110100110111011011001010110110000010110 0'
T'100100010100100010001010011001010010100001000110110000100110 0'
T'111011100000001110101111110011110101100010111000110100000110 1'
T'011010000010011110110000111100001110110110110101000100100100 0'
T'010111011011010111110011000000110110010000101110010100000010 0'
T'010011010000010110001000000001100110010100010101010000111011 0'
T'111111001110111111000010100110100000010011100100000101100100 0'
T'111111111110011110011011001110001000001001001010010111000101 0'
T'111111011101111110000010000010100000001010010001010011101101 1'
T'110110101011111000001100100011110010100100000101010011101010 0'
T'111111101011111111001101000000101001001100000101110001110100 0'
T'110111011011100111011010100000100001110011101110001111010101 1'
T'110111001011100101101001101011100000001100111100000001001010 0'
T'110110011011111101101111101001101001001100010110000111110100 1'
T'111011011100001111001100110110110100010000100000010001000110 0'
T'110110011011010000101011100001001111011110100001110011100100 1'
T'101111011111100000001110011110011011110100111100010001100110 0'
T'111010101110101011000110010011111010111100001001100011011010 0'
T'110111001011011110010100001010111000001000010011101001011001 0'
T'110111101101110111111010010101011000111010100101110011010111 0'
T'100111011111100000000100001010101000101100001100100111011110 0'
T'110110111111111010010010011110101001111110010000010111101110 0'
T'111010001110110010101010101100001011100101111011100011001010 0'
T'110011000000011001100100010100001000100011100001010010001000 0'
T'100111111101010110100110010001000100101010101111010010100110 1'
T'101110001011010000111100100000011001001100100111010110001010 0'
T'111110011010011010100011001100000001001110011011010010100000 1'
T'101110100001111010111110100001001010010001011010010110110010 0'
T'100111111000100110100000100111111010110000001111101001101101 0'
T'010110100001110011001011110001111001110010000011110101110010 0'
T'111111000101001101001000100011000000101100110100110111010100 1'
T'110001001110111011100000001110110010001101011001010001001100 0'
T'110000001110101110001100000010000010110010000110110101001010 0'
T'001100001101101111010010000100101101101111001100000010111010 0'
T'110110110110100000111100110101110000101010001111111110011010 0'
T'001110110010000010011000000101010111010110000101111010101101 1'
T'001111011001111000000100110101001000100010001010101010101100 0'

#FAULT COVERAGE RESULTS :
#number of test vectors = 109
#total number of gate faults (uncollapsed) = 2104
#total number of detected faults = 946
#total gate fault coverage = 44.96%
#number of equivalent gate faults (collapsed) = 2002
#number of equivalent detected faults = 940
#equivalent gate fault coverage = 46.95%

#atpg: cputime for test pattern generation ../sample_circuits/c880.ckt: 0.2s 0.2s
