{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697976281780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697976281780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 22 20:04:41 2023 " "Processing started: Sun Oct 22 20:04:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697976281780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697976281780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NCO_quartus -c NCO_quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off NCO_quartus -c NCO_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697976281780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1697976282028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/auout_cs4334.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/auout_cs4334.v" { { "Info" "ISGN_ENTITY_NAME" "1 auout_cs4334 " "Found entity 1: auout_cs4334" {  } { { "../hdlsrc/auout_cs4334.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/auout_cs4334.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/pll_mclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/pll_mclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_MCLK " "Found entity 1: pll_MCLK" {  } { { "../hdlsrc/pll_MCLK.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_MCLK.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/fir/hdlsrc/fir/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/fir/hdlsrc/fir/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "../../FIR/hdlsrc/FIR/FIR.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/FIR/hdlsrc/FIR/FIR.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282057 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../hdlsrc/mux.v " "Entity \"mux\" obtained from \"../hdlsrc/mux.v\" instead of from Quartus II megafunction library" {  } { { "../hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1697976282059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/rtl_module.v 9 9 " "Found 9 design units, including 9 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/rtl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_interface " "Found entity 1: ADC_interface" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282061 ""} { "Info" "ISGN_ENTITY_NAME" "2 DAC_interface " "Found entity 2: DAC_interface" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282061 ""} { "Info" "ISGN_ENTITY_NAME" "3 bus_LSB_staff_zero " "Found entity 3: bus_LSB_staff_zero" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282061 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_reg_SIPO " "Found entity 4: shift_reg_SIPO" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282061 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt_sync " "Found entity 5: cnt_sync" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282061 ""} { "Info" "ISGN_ENTITY_NAME" "6 cnt_incr " "Found entity 6: cnt_incr" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282061 ""} { "Info" "ISGN_ENTITY_NAME" "7 cnt_en_0to9 " "Found entity 7: cnt_en_0to9" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282061 ""} { "Info" "ISGN_ENTITY_NAME" "8 cnt_0to9 " "Found entity 8: cnt_0to9" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282061 ""} { "Info" "ISGN_ENTITY_NAME" "9 dec_2to4 " "Found entity 9: dec_2to4" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/pll_dac_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/pll_dac_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_DAC_ADC " "Found entity 1: pll_DAC_ADC" {  } { { "../hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/fre_sel.v 3 3 " "Found 3 design units, including 3 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/fre_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_sel " "Found entity 1: fre_sel" {  } { { "../hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/fre_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282064 ""} { "Info" "ISGN_ENTITY_NAME" "2 fre_sel_32b " "Found entity 2: fre_sel_32b" {  } { { "../hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/fre_sel.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282064 ""} { "Info" "ISGN_ENTITY_NAME" "3 fre_sel_audio " "Found entity 3: fre_sel_audio" {  } { { "../hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/fre_sel.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/fre_div.v 2 2 " "Found 2 design units, including 2 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/fre_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_even " "Found entity 1: clk_div_even" {  } { { "../hdlsrc/fre_div.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/fre_div.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282065 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_odd_div " "Found entity 2: clk_odd_div" {  } { { "../hdlsrc/fre_div.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/fre_div.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filtercoef.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filtercoef.v" { { "Info" "ISGN_ENTITY_NAME" "1 FilterCoef " "Found entity 1: FilterCoef" {  } { { "../hdlsrc/NCO/FilterCoef.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterCoef.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filtertapsystolicpreaddwvlin.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filtertapsystolicpreaddwvlin.v" { { "Info" "ISGN_ENTITY_NAME" "1 FilterTapSystolicPreAddWvlIn " "Found entity 1: FilterTapSystolicPreAddWvlIn" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/subfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/subfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 subFilter " "Found entity 1: subFilter" {  } { { "../hdlsrc/NCO/subFilter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/subFilter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Filter " "Found entity 1: Filter" {  } { { "../hdlsrc/NCO/Filter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Filter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/discrete_fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/discrete_fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Discrete_FIR_Filter " "Found entity 1: Discrete_FIR_Filter" {  } { { "../hdlsrc/NCO/Discrete_FIR_Filter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Discrete_FIR_Filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/dithergen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/dithergen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DitherGen " "Found entity 1: DitherGen" {  } { { "../hdlsrc/NCO/DitherGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/DitherGen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/lookuptablegen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/lookuptablegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 LookUpTableGen " "Found entity 1: LookUpTableGen" {  } { { "../hdlsrc/NCO/LookUpTableGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/LookUpTableGen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/waveformgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/waveformgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveformGen " "Found entity 1: WaveformGen" {  } { { "../hdlsrc/NCO/WaveformGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/WaveformGen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/nco_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/nco_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_block " "Found entity 1: NCO_block" {  } { { "../hdlsrc/NCO/NCO_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/NCO_block.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Subsystem " "Found entity 1: Subsystem" {  } { { "../hdlsrc/NCO/Subsystem.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Subsystem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_32 " "Found entity 1: NCO_32" {  } { { "../hdlsrc/NCO/NCO.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/NCO.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_quartus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nco_quartus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_quartus " "Found entity 1: NCO_quartus" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282086 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NCO_quartus " "Elaborating entity \"NCO_quartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1697976282223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_DAC_ADC pll_DAC_ADC:inst2 " "Elaborating entity \"pll_DAC_ADC\" for hierarchy \"pll_DAC_ADC:inst2\"" {  } { { "NCO_quartus.bdf" "inst2" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 264 1088 1224 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_DAC_ADC:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_DAC_ADC:inst2\|altpll:altpll_component\"" {  } { { "../hdlsrc/pll_DAC_ADC.v" "altpll_component" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_DAC_ADC:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_DAC_ADC:inst2\|altpll:altpll_component\"" {  } { { "../hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697976282250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_DAC_ADC:inst2\|altpll:altpll_component " "Instantiated megafunction \"pll_DAC_ADC:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_DAC_ADC " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_DAC_ADC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Fast " "Parameter \"pll_type\" = \"Fast\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282251 ""}  } { { "../hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1697976282251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_dac_adc_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_dac_adc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_DAC_ADC_altpll " "Found entity 1: pll_DAC_ADC_altpll" {  } { { "db/pll_dac_adc_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_dac_adc_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_DAC_ADC_altpll pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated " "Elaborating entity \"pll_DAC_ADC_altpll\" for hierarchy \"pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auout_cs4334 auout_cs4334:inst11 " "Elaborating entity \"auout_cs4334\" for hierarchy \"auout_cs4334:inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux auout_cs4334:inst11\|lpm_mux:mux " "Elaborating entity \"lpm_mux\" for hierarchy \"auout_cs4334:inst11\|lpm_mux:mux\"" {  } { { "altdpram.tdf" "mux" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/altdpram.tdf" 342 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "auout_cs4334:inst11\|lpm_mux:mux " "Elaborated megafunction instantiation \"auout_cs4334:inst11\|lpm_mux:mux\"" {  } { { "altdpram.tdf" "" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/altdpram.tdf" 342 4 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697976282312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "auout_cs4334:inst11\|lpm_mux:mux " "Instantiated megafunction \"auout_cs4334:inst11\|lpm_mux:mux\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282312 ""}  } { { "altdpram.tdf" "" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/altdpram.tdf" 342 4 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1697976282312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jrc " "Found entity 1: mux_jrc" {  } { { "db/mux_jrc.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mux_jrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jrc auout_cs4334:inst11\|lpm_mux:mux\|mux_jrc:auto_generated " "Elaborating entity \"mux_jrc\" for hierarchy \"auout_cs4334:inst11\|lpm_mux:mux\|mux_jrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode auout_cs4334:inst11\|lpm_decode:wdecoder " "Elaborating entity \"lpm_decode\" for hierarchy \"auout_cs4334:inst11\|lpm_decode:wdecoder\"" {  } { { "altdpram.tdf" "wdecoder" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/altdpram.tdf" 345 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "auout_cs4334:inst11\|lpm_decode:wdecoder " "Elaborated megafunction instantiation \"auout_cs4334:inst11\|lpm_decode:wdecoder\"" {  } { { "altdpram.tdf" "" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/altdpram.tdf" 345 4 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697976282367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "auout_cs4334:inst11\|lpm_decode:wdecoder " "Instantiated megafunction \"auout_cs4334:inst11\|lpm_decode:wdecoder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 2 " "Parameter \"LPM_DECODES\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282367 ""}  } { { "altdpram.tdf" "" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/altdpram.tdf" 345 4 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1697976282367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4uf auout_cs4334:inst11\|lpm_decode:wdecoder\|decode_4uf:auto_generated " "Elaborating entity \"decode_4uf\" for hierarchy \"auout_cs4334:inst11\|lpm_decode:wdecoder\|decode_4uf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_MCLK pll_MCLK:inst1 " "Elaborating entity \"pll_MCLK\" for hierarchy \"pll_MCLK:inst1\"" {  } { { "NCO_quartus.bdf" "inst1" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 488 624 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_95j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_95j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_95j " "Found entity 1: cntr_95j" {  } { { "db/cntr_95j.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cntr_95j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_95j pll_MCLK:inst1\|cntr_95j:auto_generated " "Elaborating entity \"cntr_95j\" for hierarchy \"pll_MCLK:inst1\|cntr_95j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_32 NCO_32:inst " "Elaborating entity \"NCO_32\" for hierarchy \"NCO_32:inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_sync cnt_sync:inst5 " "Elaborating entity \"cnt_sync\" for hierarchy \"cnt_sync:inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8fi " "Found entity 1: cntr_8fi" {  } { { "db/cntr_8fi.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cntr_8fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8fi cnt_sync:inst5\|cntr_8fi:auto_generated " "Elaborating entity \"cntr_8fi\" for hierarchy \"cnt_sync:inst5\|cntr_8fi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976282538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976282538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ifc cnt_sync:inst5\|cntr_8fi:auto_generated\|cmpr_ifc:cmpr1 " "Elaborating entity \"cmpr_ifc\" for hierarchy \"cnt_sync:inst5\|cntr_8fi:auto_generated\|cmpr_ifc:cmpr1\"" {  } { { "db/cntr_8fi.tdf" "cmpr1" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cntr_8fi.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fre_sel_audio fre_sel_audio:inst14 " "Elaborating entity \"fre_sel_audio\" for hierarchy \"fre_sel_audio:inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_interface DAC_interface:inst12 " "Elaborating entity \"DAC_interface\" for hierarchy \"DAC_interface:inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282544 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SCLK_H2L_W auout_cs4334.v(77) " "Verilog HDL or VHDL warning at auout_cs4334.v(77): object \"SCLK_H2L_W\" assigned a value but never read" {  } { { "../hdlsrc/auout_cs4334.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/auout_cs4334.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1697976282545 "|NCO_quartus|auout_cs4334:inst9"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CLKIN inst12 " "Port \"CLKIN\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282580 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DAT2DAC\[0\] inst12 " "Port \"DAT2DAC\[0\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282580 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DAT2DAC\[10\] inst12 " "Port \"DAT2DAC\[10\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282580 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DAT2DAC\[11\] inst12 " "Port \"DAT2DAC\[11\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282580 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DAT2DAC\[1\] inst12 " "Port \"DAT2DAC\[1\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282580 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DAT2DAC\[2\] inst12 " "Port \"DAT2DAC\[2\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282580 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DAT2DAC\[3\] inst12 " "Port \"DAT2DAC\[3\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282580 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DAT2DAC\[4\] inst12 " "Port \"DAT2DAC\[4\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282580 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DAT2DAC\[5\] inst12 " "Port \"DAT2DAC\[5\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282580 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DAT2DAC\[6\] inst12 " "Port \"DAT2DAC\[6\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282580 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DAT2DAC\[7\] inst12 " "Port \"DAT2DAC\[7\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282580 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DAT2DAC\[8\] inst12 " "Port \"DAT2DAC\[8\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282580 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DAT2DAC\[9\] inst12 " "Port \"DAT2DAC\[9\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282580 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DATIN\[0\] inst12 " "Port \"DATIN\[0\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282580 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DATIN\[10\] inst12 " "Port \"DATIN\[10\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282580 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DATIN\[11\] inst12 " "Port \"DATIN\[11\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DATIN\[1\] inst12 " "Port \"DATIN\[1\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DATIN\[2\] inst12 " "Port \"DATIN\[2\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DATIN\[3\] inst12 " "Port \"DATIN\[3\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DATIN\[4\] inst12 " "Port \"DATIN\[4\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DATIN\[5\] inst12 " "Port \"DATIN\[5\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DATIN\[6\] inst12 " "Port \"DATIN\[6\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DATIN\[7\] inst12 " "Port \"DATIN\[7\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DATIN\[8\] inst12 " "Port \"DATIN\[8\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "DATIN\[9\] inst12 " "Port \"DATIN\[9\]\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "SCALE inst12 " "Port \"SCALE\" does not exist in macrofunction \"inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "FIR_VLD_OUT inst20 " "Port \"FIR_VLD_OUT\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[0\] inst20 " "Port \"INC_IN\[0\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[10\] inst20 " "Port \"INC_IN\[10\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[11\] inst20 " "Port \"INC_IN\[11\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[12\] inst20 " "Port \"INC_IN\[12\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[13\] inst20 " "Port \"INC_IN\[13\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[14\] inst20 " "Port \"INC_IN\[14\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[15\] inst20 " "Port \"INC_IN\[15\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[16\] inst20 " "Port \"INC_IN\[16\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282581 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[17\] inst20 " "Port \"INC_IN\[17\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[18\] inst20 " "Port \"INC_IN\[18\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[19\] inst20 " "Port \"INC_IN\[19\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[1\] inst20 " "Port \"INC_IN\[1\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[20\] inst20 " "Port \"INC_IN\[20\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[21\] inst20 " "Port \"INC_IN\[21\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[22\] inst20 " "Port \"INC_IN\[22\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[23\] inst20 " "Port \"INC_IN\[23\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[24\] inst20 " "Port \"INC_IN\[24\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[25\] inst20 " "Port \"INC_IN\[25\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[26\] inst20 " "Port \"INC_IN\[26\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[27\] inst20 " "Port \"INC_IN\[27\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[28\] inst20 " "Port \"INC_IN\[28\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[29\] inst20 " "Port \"INC_IN\[29\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[2\] inst20 " "Port \"INC_IN\[2\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[30\] inst20 " "Port \"INC_IN\[30\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[31\] inst20 " "Port \"INC_IN\[31\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[3\] inst20 " "Port \"INC_IN\[3\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[4\] inst20 " "Port \"INC_IN\[4\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[5\] inst20 " "Port \"INC_IN\[5\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[6\] inst20 " "Port \"INC_IN\[6\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[7\] inst20 " "Port \"INC_IN\[7\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[8\] inst20 " "Port \"INC_IN\[8\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[9\] inst20 " "Port \"INC_IN\[9\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "NCO_VLD_OUT inst20 " "Port \"NCO_VLD_OUT\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[0\] inst20 " "Port \"WAVE_OUT\[0\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[10\] inst20 " "Port \"WAVE_OUT\[10\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[11\] inst20 " "Port \"WAVE_OUT\[11\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[12\] inst20 " "Port \"WAVE_OUT\[12\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[13\] inst20 " "Port \"WAVE_OUT\[13\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282582 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[14\] inst20 " "Port \"WAVE_OUT\[14\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282583 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[15\] inst20 " "Port \"WAVE_OUT\[15\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282583 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[1\] inst20 " "Port \"WAVE_OUT\[1\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282583 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[2\] inst20 " "Port \"WAVE_OUT\[2\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282583 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[3\] inst20 " "Port \"WAVE_OUT\[3\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282583 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[4\] inst20 " "Port \"WAVE_OUT\[4\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282583 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[5\] inst20 " "Port \"WAVE_OUT\[5\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282583 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[6\] inst20 " "Port \"WAVE_OUT\[6\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282583 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[7\] inst20 " "Port \"WAVE_OUT\[7\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282583 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[8\] inst20 " "Port \"WAVE_OUT\[8\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282583 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[9\] inst20 " "Port \"WAVE_OUT\[9\]\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282583 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "ce_out inst20 " "Port \"ce_out\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282583 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clk_enable inst20 " "Port \"clk_enable\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282583 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "reset inst20 " "Port \"reset\" does not exist in macrofunction \"inst20\"" {  } { { "NCO_quartus.bdf" "inst20" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 640 1280 1520 752 "inst20" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282583 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[0\] inst14 " "Port \"inc_32\[0\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282584 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[10\] inst14 " "Port \"inc_32\[10\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282584 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[11\] inst14 " "Port \"inc_32\[11\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282584 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[12\] inst14 " "Port \"inc_32\[12\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282584 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[13\] inst14 " "Port \"inc_32\[13\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282584 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[14\] inst14 " "Port \"inc_32\[14\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282584 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[15\] inst14 " "Port \"inc_32\[15\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282584 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[16\] inst14 " "Port \"inc_32\[16\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282584 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[17\] inst14 " "Port \"inc_32\[17\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282584 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[18\] inst14 " "Port \"inc_32\[18\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282584 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[19\] inst14 " "Port \"inc_32\[19\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282585 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[1\] inst14 " "Port \"inc_32\[1\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282585 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[20\] inst14 " "Port \"inc_32\[20\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282585 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[21\] inst14 " "Port \"inc_32\[21\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282585 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[22\] inst14 " "Port \"inc_32\[22\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282585 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[23\] inst14 " "Port \"inc_32\[23\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282585 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[24\] inst14 " "Port \"inc_32\[24\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282585 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[25\] inst14 " "Port \"inc_32\[25\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282585 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[26\] inst14 " "Port \"inc_32\[26\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282585 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[27\] inst14 " "Port \"inc_32\[27\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282585 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[28\] inst14 " "Port \"inc_32\[28\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282585 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[29\] inst14 " "Port \"inc_32\[29\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282585 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[2\] inst14 " "Port \"inc_32\[2\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282585 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[30\] inst14 " "Port \"inc_32\[30\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282585 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[31\] inst14 " "Port \"inc_32\[31\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282585 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[3\] inst14 " "Port \"inc_32\[3\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282586 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[4\] inst14 " "Port \"inc_32\[4\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282586 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[5\] inst14 " "Port \"inc_32\[5\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282586 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[6\] inst14 " "Port \"inc_32\[6\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282586 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[7\] inst14 " "Port \"inc_32\[7\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282586 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[8\] inst14 " "Port \"inc_32\[8\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282586 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inc_32\[9\] inst14 " "Port \"inc_32\[9\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282586 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sel\[0\] inst14 " "Port \"sel\[0\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282586 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sel\[1\] inst14 " "Port \"sel\[1\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282586 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sel\[2\] inst14 " "Port \"sel\[2\]\" does not exist in macrofunction \"inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282586 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CLK inst5 " "Port \"CLK\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282586 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[0\] inst5 " "Port \"CNTVAL\[0\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282586 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[10\] inst5 " "Port \"CNTVAL\[10\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282586 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[11\] inst5 " "Port \"CNTVAL\[11\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[12\] inst5 " "Port \"CNTVAL\[12\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[13\] inst5 " "Port \"CNTVAL\[13\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[14\] inst5 " "Port \"CNTVAL\[14\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[15\] inst5 " "Port \"CNTVAL\[15\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[16\] inst5 " "Port \"CNTVAL\[16\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[17\] inst5 " "Port \"CNTVAL\[17\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[18\] inst5 " "Port \"CNTVAL\[18\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[19\] inst5 " "Port \"CNTVAL\[19\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[1\] inst5 " "Port \"CNTVAL\[1\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[20\] inst5 " "Port \"CNTVAL\[20\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[21\] inst5 " "Port \"CNTVAL\[21\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[22\] inst5 " "Port \"CNTVAL\[22\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[23\] inst5 " "Port \"CNTVAL\[23\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[24\] inst5 " "Port \"CNTVAL\[24\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[25\] inst5 " "Port \"CNTVAL\[25\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[26\] inst5 " "Port \"CNTVAL\[26\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[27\] inst5 " "Port \"CNTVAL\[27\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[28\] inst5 " "Port \"CNTVAL\[28\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[29\] inst5 " "Port \"CNTVAL\[29\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[2\] inst5 " "Port \"CNTVAL\[2\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[30\] inst5 " "Port \"CNTVAL\[30\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[31\] inst5 " "Port \"CNTVAL\[31\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[3\] inst5 " "Port \"CNTVAL\[3\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[4\] inst5 " "Port \"CNTVAL\[4\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[5\] inst5 " "Port \"CNTVAL\[5\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[6\] inst5 " "Port \"CNTVAL\[6\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[7\] inst5 " "Port \"CNTVAL\[7\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[8\] inst5 " "Port \"CNTVAL\[8\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CNTVAL\[9\] inst5 " "Port \"CNTVAL\[9\]\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OV inst5 " "Port \"OV\" does not exist in macrofunction \"inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "FIR_VLD_OUT inst " "Port \"FIR_VLD_OUT\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[0\] inst " "Port \"INC_IN\[0\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[10\] inst " "Port \"INC_IN\[10\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[11\] inst " "Port \"INC_IN\[11\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[12\] inst " "Port \"INC_IN\[12\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[13\] inst " "Port \"INC_IN\[13\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[14\] inst " "Port \"INC_IN\[14\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[15\] inst " "Port \"INC_IN\[15\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[16\] inst " "Port \"INC_IN\[16\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[17\] inst " "Port \"INC_IN\[17\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[18\] inst " "Port \"INC_IN\[18\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[19\] inst " "Port \"INC_IN\[19\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[1\] inst " "Port \"INC_IN\[1\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[20\] inst " "Port \"INC_IN\[20\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[21\] inst " "Port \"INC_IN\[21\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[22\] inst " "Port \"INC_IN\[22\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[23\] inst " "Port \"INC_IN\[23\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[24\] inst " "Port \"INC_IN\[24\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[25\] inst " "Port \"INC_IN\[25\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[26\] inst " "Port \"INC_IN\[26\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282588 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[27\] inst " "Port \"INC_IN\[27\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[28\] inst " "Port \"INC_IN\[28\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[29\] inst " "Port \"INC_IN\[29\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[2\] inst " "Port \"INC_IN\[2\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[30\] inst " "Port \"INC_IN\[30\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[31\] inst " "Port \"INC_IN\[31\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[3\] inst " "Port \"INC_IN\[3\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[4\] inst " "Port \"INC_IN\[4\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[5\] inst " "Port \"INC_IN\[5\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[6\] inst " "Port \"INC_IN\[6\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[7\] inst " "Port \"INC_IN\[7\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[8\] inst " "Port \"INC_IN\[8\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "INC_IN\[9\] inst " "Port \"INC_IN\[9\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "NCO_VLD_OUT inst " "Port \"NCO_VLD_OUT\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[0\] inst " "Port \"WAVE_OUT\[0\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[10\] inst " "Port \"WAVE_OUT\[10\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[11\] inst " "Port \"WAVE_OUT\[11\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[12\] inst " "Port \"WAVE_OUT\[12\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[13\] inst " "Port \"WAVE_OUT\[13\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[14\] inst " "Port \"WAVE_OUT\[14\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[15\] inst " "Port \"WAVE_OUT\[15\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[1\] inst " "Port \"WAVE_OUT\[1\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[2\] inst " "Port \"WAVE_OUT\[2\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[3\] inst " "Port \"WAVE_OUT\[3\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[4\] inst " "Port \"WAVE_OUT\[4\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[5\] inst " "Port \"WAVE_OUT\[5\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[6\] inst " "Port \"WAVE_OUT\[6\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[7\] inst " "Port \"WAVE_OUT\[7\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[8\] inst " "Port \"WAVE_OUT\[8\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WAVE_OUT\[9\] inst " "Port \"WAVE_OUT\[9\]\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "ce_out inst " "Port \"ce_out\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282590 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clk_enable inst " "Port \"clk_enable\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282590 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "reset inst " "Port \"reset\" does not exist in macrofunction \"inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282590 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "c0 inst1 " "Port \"c0\" does not exist in macrofunction \"inst1\"" {  } { { "NCO_quartus.bdf" "inst1" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 488 624 568 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282590 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "inclk0 inst1 " "Port \"inclk0\" does not exist in macrofunction \"inst1\"" {  } { { "NCO_quartus.bdf" "inst1" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 488 624 568 "inst1" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282590 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "LRCLK inst11 " "Port \"LRCLK\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282590 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "L_DIN\[0\] inst11 " "Port \"L_DIN\[0\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282590 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "L_DIN\[10\] inst11 " "Port \"L_DIN\[10\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282590 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "L_DIN\[11\] inst11 " "Port \"L_DIN\[11\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282590 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "L_DIN\[12\] inst11 " "Port \"L_DIN\[12\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282590 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "L_DIN\[13\] inst11 " "Port \"L_DIN\[13\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282590 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "L_DIN\[14\] inst11 " "Port \"L_DIN\[14\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282590 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "L_DIN\[15\] inst11 " "Port \"L_DIN\[15\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282590 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "L_DIN\[1\] inst11 " "Port \"L_DIN\[1\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282590 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "L_DIN\[2\] inst11 " "Port \"L_DIN\[2\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282590 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "L_DIN\[3\] inst11 " "Port \"L_DIN\[3\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282590 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "L_DIN\[4\] inst11 " "Port \"L_DIN\[4\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "L_DIN\[5\] inst11 " "Port \"L_DIN\[5\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "L_DIN\[6\] inst11 " "Port \"L_DIN\[6\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "L_DIN\[7\] inst11 " "Port \"L_DIN\[7\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "L_DIN\[8\] inst11 " "Port \"L_DIN\[8\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "L_DIN\[9\] inst11 " "Port \"L_DIN\[9\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "L_EN inst11 " "Port \"L_EN\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "MCLKIN inst11 " "Port \"MCLKIN\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "MCLKOUT inst11 " "Port \"MCLKOUT\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "RST inst11 " "Port \"RST\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "R_DIN\[0\] inst11 " "Port \"R_DIN\[0\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "R_DIN\[10\] inst11 " "Port \"R_DIN\[10\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "R_DIN\[11\] inst11 " "Port \"R_DIN\[11\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "R_DIN\[12\] inst11 " "Port \"R_DIN\[12\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "R_DIN\[13\] inst11 " "Port \"R_DIN\[13\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "R_DIN\[14\] inst11 " "Port \"R_DIN\[14\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "R_DIN\[15\] inst11 " "Port \"R_DIN\[15\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "R_DIN\[1\] inst11 " "Port \"R_DIN\[1\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "R_DIN\[2\] inst11 " "Port \"R_DIN\[2\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "R_DIN\[3\] inst11 " "Port \"R_DIN\[3\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "R_DIN\[4\] inst11 " "Port \"R_DIN\[4\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "R_DIN\[5\] inst11 " "Port \"R_DIN\[5\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "R_DIN\[6\] inst11 " "Port \"R_DIN\[6\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "R_DIN\[7\] inst11 " "Port \"R_DIN\[7\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "R_DIN\[8\] inst11 " "Port \"R_DIN\[8\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "R_DIN\[9\] inst11 " "Port \"R_DIN\[9\]\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "R_EN inst11 " "Port \"R_EN\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "SCLK inst11 " "Port \"SCLK\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282591 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "SDOUT inst11 " "Port \"SDOUT\" does not exist in macrofunction \"inst11\"" {  } { { "NCO_quartus.bdf" "inst11" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst11" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697976282592 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 243 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 243 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697976282700 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 22 20:04:42 2023 " "Processing ended: Sun Oct 22 20:04:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697976282700 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697976282700 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697976282700 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697976282700 ""}
