<session jtag_chain="USB-Blaster [1-1.4]" jtag_device="@1: EP3C120/EP4CE115 (0x020F70DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="130816"/>
      <multi attribute="timebars" size="0" value=""/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2013/12/06 15:01:11  #0">
      <clock name="display_out:dc|clk_33MHz" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="256" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="SRAM_OE_N" tap_mode="classic" type="output pin"/>
          <wire name="SRAM_WE_N" tap_mode="classic" type="output pin"/>
          <wire name="display_out:dc|VGA_B[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_HS" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_VS" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|blk" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|color_stage.in_shape[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|color_stage.x[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|color_sub_stage.in_shape[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|color_sub_stage.x[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[1]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[2]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[3]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[4]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[5]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[6]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[7]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[8]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[9]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[1]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[2]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[3]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[4]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[5]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[6]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[7]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[8]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[9]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[1]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[2]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[3]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[4]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[5]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[6]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[7]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[8]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[9]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[1]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[2]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[3]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[4]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[5]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[6]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[7]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[8]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[9]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|draw_stage.x[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|gpu_stat[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|next_shader_stage.in_shape[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|shader_stage.in_shape[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|shader_stage.x[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|shader_sub_stage.in_shape[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|shader_sub_stage.x[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|to_gp1" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|wb_stage.in_shape[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|wb_stage.x[0]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|data_ack" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_ren" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_wen_or" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|to_gp0" tap_mode="classic" type="combinatorial"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="SRAM_OE_N" tap_mode="classic" type="output pin"/>
          <wire name="SRAM_WE_N" tap_mode="classic" type="output pin"/>
          <wire name="display_out:dc|VGA_B[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_HS" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_VS" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|blk" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|color_stage.in_shape[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|color_stage.x[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|color_sub_stage.in_shape[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|color_sub_stage.x[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[1]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[2]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[3]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[4]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[5]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[6]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[7]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[8]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[9]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[1]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[2]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[3]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[4]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[5]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[6]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[7]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[8]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[9]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[1]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[2]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[3]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[4]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[5]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[6]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[7]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[8]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[9]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[1]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[2]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[3]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[4]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[5]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[6]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[7]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[8]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[9]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|draw_stage.x[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|gpu_stat[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|next_shader_stage.in_shape[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|shader_stage.in_shape[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|shader_stage.x[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|shader_sub_stage.in_shape[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|shader_sub_stage.x[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|to_gp1" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|wb_stage.in_shape[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|wb_stage.x[0]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|data_ack" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_ren" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_wen_or" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|to_gp0" tap_mode="classic" type="combinatorial"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="SRAM_OE_N" tap_mode="classic" type="output pin"/>
          <wire name="SRAM_WE_N" tap_mode="classic" type="output pin"/>
          <wire name="display_out:dc|VGA_B[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_B[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_G[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_HS" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_R[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|VGA_VS" tap_mode="classic" type="combinatorial"/>
          <wire name="display_out:dc|blk" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|color_stage.in_shape[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|color_stage.x[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|color_sub_stage.in_shape[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|color_sub_stage.x[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[1]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[2]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[3]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[4]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[5]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[6]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[7]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[8]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_h[9]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[1]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[2]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[3]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[4]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[5]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[6]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[7]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[8]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_w[9]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[1]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[2]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[3]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[4]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[5]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[6]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[7]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[8]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_x_tl[9]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[1]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[2]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[3]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[4]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[5]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[6]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[7]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[8]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|dis_y_tl[9]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|draw_stage.x[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|gpu_stat[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|gpu_stat[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|next_shader_stage.in_shape[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|shader_stage.in_shape[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|shader_stage.x[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|shader_sub_stage.in_shape[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|shader_sub_stage.x[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|to_gp1" tap_mode="classic" type="combinatorial"/>
          <wire name="gpu:gp|wb_stage.in_shape[0]" tap_mode="classic" type="register"/>
          <wire name="gpu:gp|wb_stage.x[0]" tap_mode="classic" type="register"/>
          <wire name="mem_controller:memory|data_ack" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_data_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_ren" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|data_wen_or" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|gp0[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mem_controller:memory|to_gp0" tap_mode="classic" type="combinatorial"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|data_addr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|data_data_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|data_data_o" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mem_controller:memory|data_ren"/>
          <net is_signal_inverted="no" name="mem_controller:memory|data_wen_or"/>
          <net is_signal_inverted="no" name="mem_controller:memory|data_ack"/>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|gp0" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mem_controller:memory|to_gp0"/>
          <net is_signal_inverted="no" name="gpu:gp|to_gp1"/>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|color_stage.x" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|color_stage.x[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|color_sub_stage.x" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|color_sub_stage.x[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|draw_stage.x" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|draw_stage.x[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|shader_stage.x" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|shader_stage.x[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|shader_sub_stage.x" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|shader_sub_stage.x[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|wb_stage.x" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|wb_stage.x[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|color_stage.in_shape" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|color_stage.in_shape[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|color_sub_stage.in_shape" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|color_sub_stage.in_shape[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|next_shader_stage.in_shape" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="gpu:gp|next_shader_stage.in_shape[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|shader_stage.in_shape" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|shader_stage.in_shape[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|shader_sub_stage.in_shape" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|shader_sub_stage.in_shape[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|wb_stage.in_shape" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|wb_stage.in_shape[0]"/>
          </bus>
          <net is_signal_inverted="no" name="SRAM_WE_N"/>
          <net is_signal_inverted="no" name="SRAM_OE_N"/>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|gpu_stat" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[31]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[30]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[29]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[28]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[27]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[26]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[25]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[24]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[23]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[22]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[21]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[20]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[19]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[18]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[17]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[16]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[15]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[14]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[13]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[12]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[11]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[10]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[9]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[8]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[7]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[6]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[5]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[4]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[3]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[2]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[1]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|dis_h" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|dis_h[9]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_h[8]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_h[7]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_h[6]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_h[5]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_h[4]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_h[3]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_h[2]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_h[1]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_h[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|dis_w" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|dis_w[9]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_w[8]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_w[7]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_w[6]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_w[5]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_w[4]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_w[3]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_w[2]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_w[1]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_w[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|dis_x_tl" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[9]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[8]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[7]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[6]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[5]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[4]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[3]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[2]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[1]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|dis_y_tl" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[9]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[8]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[7]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[6]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[5]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[4]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[3]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[2]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[1]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[0]"/>
          </bus>
          <net is_signal_inverted="no" name="display_out:dc|blk"/>
          <bus is_signal_inverted="no" link="all" name="display_out:dc|VGA_B" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="display_out:dc|VGA_B[7]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_B[6]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_B[5]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_B[4]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_B[3]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_B[2]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_B[1]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_B[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="display_out:dc|VGA_G" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="display_out:dc|VGA_G[7]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_G[6]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_G[5]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_G[4]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_G[3]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_G[2]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_G[1]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_G[0]"/>
          </bus>
          <net is_signal_inverted="no" name="display_out:dc|VGA_HS"/>
          <bus is_signal_inverted="no" link="all" name="display_out:dc|VGA_R" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="display_out:dc|VGA_R[7]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_R[6]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_R[5]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_R[4]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_R[3]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_R[2]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_R[1]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_R[0]"/>
          </bus>
          <net is_signal_inverted="no" name="display_out:dc|VGA_VS"/>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|data_addr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_addr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|data_data_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_i[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|data_data_o" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|data_data_o[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mem_controller:memory|data_ren"/>
          <net is_signal_inverted="no" name="mem_controller:memory|data_wen_or"/>
          <net is_signal_inverted="no" name="mem_controller:memory|data_ack"/>
          <bus is_signal_inverted="no" link="all" name="mem_controller:memory|gp0" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[31]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[30]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[29]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[28]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[27]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[26]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[25]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[24]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[23]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[22]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[21]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[20]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[19]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[18]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[17]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[16]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[15]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[14]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[13]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[12]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[11]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[10]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[9]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[8]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[7]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[6]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[5]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[4]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[3]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[2]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[1]"/>
            <net is_signal_inverted="no" name="mem_controller:memory|gp0[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mem_controller:memory|to_gp0"/>
          <net is_signal_inverted="no" name="gpu:gp|to_gp1"/>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|color_stage.x" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|color_stage.x[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|color_sub_stage.x" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|color_sub_stage.x[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|draw_stage.x" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|draw_stage.x[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|shader_stage.x" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|shader_stage.x[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|shader_sub_stage.x" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|shader_sub_stage.x[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|wb_stage.x" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|wb_stage.x[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|color_stage.in_shape" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|color_stage.in_shape[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|color_sub_stage.in_shape" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|color_sub_stage.in_shape[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|next_shader_stage.in_shape" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="gpu:gp|next_shader_stage.in_shape[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|shader_stage.in_shape" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|shader_stage.in_shape[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|shader_sub_stage.in_shape" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|shader_sub_stage.in_shape[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|wb_stage.in_shape" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|wb_stage.in_shape[0]"/>
          </bus>
          <net is_signal_inverted="no" name="SRAM_WE_N"/>
          <net is_signal_inverted="no" name="SRAM_OE_N"/>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|gpu_stat" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[31]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[30]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[29]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[28]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[27]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[26]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[25]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[24]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[23]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[22]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[21]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[20]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[19]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[18]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[17]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[16]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[15]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[14]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[13]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[12]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[11]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[10]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[9]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[8]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[7]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[6]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[5]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[4]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[3]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[2]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[1]"/>
            <net is_signal_inverted="no" name="gpu:gp|gpu_stat[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|dis_h" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|dis_h[9]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_h[8]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_h[7]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_h[6]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_h[5]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_h[4]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_h[3]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_h[2]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_h[1]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_h[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|dis_w" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|dis_w[9]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_w[8]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_w[7]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_w[6]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_w[5]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_w[4]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_w[3]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_w[2]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_w[1]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_w[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|dis_x_tl" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[9]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[8]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[7]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[6]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[5]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[4]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[3]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[2]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[1]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_x_tl[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="gpu:gp|dis_y_tl" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[9]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[8]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[7]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[6]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[5]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[4]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[3]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[2]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[1]"/>
            <net is_signal_inverted="no" name="gpu:gp|dis_y_tl[0]"/>
          </bus>
          <net is_signal_inverted="no" name="display_out:dc|blk"/>
          <bus is_signal_inverted="no" link="all" name="display_out:dc|VGA_B" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="display_out:dc|VGA_B[7]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_B[6]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_B[5]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_B[4]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_B[3]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_B[2]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_B[1]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_B[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="display_out:dc|VGA_G" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="display_out:dc|VGA_G[7]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_G[6]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_G[5]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_G[4]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_G[3]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_G[2]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_G[1]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_G[0]"/>
          </bus>
          <net is_signal_inverted="no" name="display_out:dc|VGA_HS"/>
          <bus is_signal_inverted="no" link="all" name="display_out:dc|VGA_R" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="display_out:dc|VGA_R[7]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_R[6]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_R[5]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_R[4]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_R[3]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_R[2]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_R[1]"/>
            <net is_signal_inverted="no" name="display_out:dc|VGA_R[0]"/>
          </bus>
          <net is_signal_inverted="no" name="display_out:dc|VGA_VS"/>
        </setup_view>
      </presentation>
      <trigger CRC="E446CED1" attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2013/12/06 15:13:55  #0" position="center" power_up_trigger_mode="false" record_data_gap="true" segment_size="256" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'mem_controller:memory|to_gp0' == high
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2013/12/06 15:14:44  #0"/>
          <extradata/>
        </log>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="0"/>
    <single attribute="hierarchy widget height" value="2"/>
    <single attribute="hierarchy widget visible" value="0"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="sof manager visible" value="0"/>
    <multi attribute="column width" size="23" value="34,34,375,74,110,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,10,78"/>
    <multi attribute="frame size" size="2" value="1920,1124"/>
    <multi attribute="jtag widget size" size="2" value="400,145"/>
  </global_info>
</session>
