<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L80'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- ARMMCTargetDesc.cpp - ARM Target Descriptions ---------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file provides ARM specific target descriptions.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMAddressingModes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMBaseInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMInstPrinter.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMMCAsmInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;TargetInfo/ARMTargetInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/DebugInfo/CodeView/CodeView.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCAsmBackend.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCCodeEmitter.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCELFStreamer.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrAnalysis.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCObjectWriter.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCStreamer.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCSubtargetInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/TargetRegistry.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/TargetParser/Triple.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_REGINFO_MC_DESC</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMGenRegisterInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool getMCRDeprecationInfo(MCInst &amp;MI, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>                                  std::string &amp;Info) {</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  if (STI.hasFeature(llvm::ARM::HasV7Ops) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L40' href='#L40'><span>40:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>30</span></div><div class='tooltip'>MI.getOperand(0).isImm()<span class='tooltip-content'>30</span></div> &amp;&amp; <div class='tooltip'>MI.getOperand(0).getImm() == 15<span class='tooltip-content'>30</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L41' href='#L41'><span>41:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L41' href='#L41'><span>41:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>12</span></div><div class='tooltip'>MI.getOperand(1).isImm()<span class='tooltip-content'>12</span></div> &amp;&amp; <div class='tooltip'>MI.getOperand(1).getImm() == 0<span class='tooltip-content'>12</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L42' href='#L42'><span>42:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L42' href='#L42'><span>42:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Checks for the deprecated CP15ISB encoding:</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // mcr p15, #0, rX, c7, c5, #4</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>12</span></div><div class='tooltip'>MI.getOperand(3).isImm()<span class='tooltip-content'>12</span></div> &amp;&amp; <div class='tooltip'>MI.getOperand(3).getImm() == 7<span class='tooltip-content'>12</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L45' href='#L45'><span>45:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L45' href='#L45'><span>45:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    if ((MI.getOperand(5).isImm() &amp;&amp; MI.getOperand(5).getImm() == 4)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L46' href='#L46'><span>46:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L46' href='#L46'><span>46:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L46'><span>46:10</span></a></span>) to (<span class='line-number'><a href='#L46'><span>46:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (46:10)
     Condition C2 --> (46:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      if (MI.getOperand(4).isImm() &amp;&amp; MI.getOperand(4).getImm() == 5) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L47' href='#L47'><span>47:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L47' href='#L47'><span>47:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L47'><span>47:11</span></a></span>) to (<span class='line-number'><a href='#L47'><span>47:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (47:11)
     Condition C2 --> (47:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        Info = &quot;deprecated since v7, use &apos;isb&apos;&quot;;</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Checks for the deprecated CP15DSB encoding:</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // mcr p15, #0, rX, c7, c10, #4</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      if (MI.getOperand(4).isImm() &amp;&amp; MI.getOperand(4).getImm() == 10) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L54'><span>54:11</span></a></span>) to (<span class='line-number'><a href='#L54'><span>54:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (54:11)
     Condition C2 --> (54:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        Info = &quot;deprecated since v7, use &apos;dsb&apos;&quot;;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Checks for the deprecated CP15DMB encoding:</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // mcr p15, #0, rX, c7, c10, #5</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    if (MI.getOperand(4).isImm() &amp;&amp; MI.getOperand(4).getImm() == 10 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L61' href='#L61'><span>61:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L61' href='#L61'><span>61:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        (MI.getOperand(5).isImm() &amp;&amp; MI.getOperand(5).getImm() == 5)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L61'><span>61:9</span></a></span>) to (<span class='line-number'><a href='#L61'><span>62:69</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (61:9)
     Condition C2 --> (61:37)
     Condition C3 --> (62:10)
     Condition C4 --> (62:38)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      Info = &quot;deprecated since v7, use &apos;dmb&apos;&quot;;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  if (STI.hasFeature(llvm::ARM::HasV7Ops) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L67' href='#L67'><span>67:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>18</span></div><div class='tooltip'>(<span class='tooltip-content'>18</span></div><div class='tooltip'>MI.getOperand(0).isImm()<span class='tooltip-content'>18</span></div> &amp;&amp; <div class='tooltip'>MI.getOperand(0).getImm() == 10<span class='tooltip-content'>18</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L68' href='#L68'><span>68:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L68' href='#L68'><span>68:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>       <div class='tooltip'>(<span class='tooltip-content'>17</span></div><div class='tooltip'>MI.getOperand(0).isImm()<span class='tooltip-content'>17</span></div> &amp;&amp; <div class='tooltip'>MI.getOperand(0).getImm() == 11<span class='tooltip-content'>17</span></div>))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:37</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L67'><span>67:7</span></a></span>) to (<span class='line-number'><a href='#L67'><span>69:70</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (67:7)
     Condition C2 --> (68:9)
     Condition C3 --> (68:37)
     Condition C4 --> (69:9)
     Condition C5 --> (69:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  T,  F,  T,  F  = F      }
  3 { T,  T,  T,  -,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 40.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Info = &quot;since v7, cp10 and cp11 are reserved for advanced SIMD or floating &quot;</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>           &quot;point instructions&quot;;</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool getMRCDeprecationInfo(MCInst &amp;MI, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>                                  std::string &amp;Info) {</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  if (STI.hasFeature(llvm::ARM::HasV7Ops) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      ((MI.getOperand(0).isImm() &amp;&amp; <div class='tooltip'><span class='red'>MI.getOperand(0).getImm() == 10</span><span class='tooltip-content'>0</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:37</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>       (MI.getOperand(0).isImm() &amp;&amp; <div class='tooltip'><span class='red'>MI.getOperand(0).getImm() == 11</span><span class='tooltip-content'>0</span></div>))) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:37</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L79'><span>79:7</span></a></span>) to (<span class='line-number'><a href='#L79'><span>81:70</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (79:7)
     Condition C2 --> (80:9)
     Condition C3 --> (80:37)
     Condition C4 --> (81:9)
     Condition C5 --> (81:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { T,  F,  -,  F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Info = &quot;since v7, cp10 and cp11 are reserved for advanced SIMD or floating &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>           &quot;point instructions&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true;</span></pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool getARMStoreDeprecationInfo(MCInst &amp;MI, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>230</pre></td><td class='code'><pre>                                       std::string &amp;Info) {</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>230</pre></td><td class='code'><pre>  assert(!STI.hasFeature(llvm::ARM::ModeThumb) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>230</pre></td><td class='code'><pre>         &quot;cannot predicate thumb instructions&quot;);</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>230</pre></td><td class='code'><pre>  assert(MI.getNumOperands() &gt;= 4 &amp;&amp; &quot;expected &gt;= 4 arguments&quot;);</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>781</pre></td><td class='code'><pre>  <div class='tooltip'>for (unsigned OI = 4, OE = MI.getNumOperands(); <span class='tooltip-content'>230</span></div>OI &lt; OE; <div class='tooltip'>++OI<span class='tooltip-content'>551</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L95' href='#L95'><span>95:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>631</span>, <span class='None'>False</span>: <span class='covered-line'>150</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>631</pre></td><td class='code'><pre>    assert(MI.getOperand(OI).isReg() &amp;&amp; &quot;expected register&quot;);</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>631</pre></td><td class='code'><pre>    if (MI.getOperand(OI).getReg() == ARM::PC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L97' href='#L97'><span>97:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>551</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>      Info = &quot;use of PC in the list is deprecated&quot;;</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>631</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>230</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool getARMLoadDeprecationInfo(MCInst &amp;MI, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>                                      std::string &amp;Info) {</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>  assert(!STI.hasFeature(llvm::ARM::ModeThumb) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>         &quot;cannot predicate thumb instructions&quot;);</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>  assert(MI.getNumOperands() &gt;= 4 &amp;&amp; &quot;expected &gt;= 4 arguments&quot;);</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>  bool ListContainsPC = false, ListContainsLR = false;</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>895</pre></td><td class='code'><pre>  for (unsigned OI = 4, OE = MI.getNumOperands(); OI &lt; OE; <div class='tooltip'>++OI<span class='tooltip-content'>676</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>676</span>, <span class='None'>False</span>: <span class='covered-line'>219</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>676</pre></td><td class='code'><pre>    assert(MI.getOperand(OI).isReg() &amp;&amp; &quot;expected register&quot;);</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>676</pre></td><td class='code'><pre>    switch (MI.getOperand(OI).getReg()) {</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>548</span>, <span class='None'>False</span>: <span class='covered-line'>128</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>    case ARM::LR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>616</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      ListContainsLR = true;</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    case ARM::PC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L120' href='#L120'><span>120:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>608</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>      ListContainsPC = true;</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>676</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>676</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>  if (ListContainsPC &amp;&amp; <div class='tooltip'>ListContainsLR<span class='tooltip-content'>68</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>151</span>]
  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L126'><span>126:7</span></a></span>) to (<span class='line-number'><a href='#L126'><span>126:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (126:7)
     Condition C2 --> (126:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    Info = &quot;use of LR and PC simultaneously in the list is deprecated&quot;;</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_INSTRINFO_MC_DESC</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define ENABLE_INSTR_PREDICATE_VERIFIER</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMGenInstrInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_SUBTARGETINFO_MC_DESC</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMGenSubtargetInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>18.5k</pre></td><td class='code'><pre>std::string ARM_MC::ParseARMTriple(const Triple &amp;TT, StringRef CPU) {</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>18.5k</pre></td><td class='code'><pre>  std::string ARMArchFeature;</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>18.5k</pre></td><td class='code'><pre>  ARM::ArchKind ArchID = ARM::parseArch(TT.getArchName());</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>18.5k</pre></td><td class='code'><pre>  if (ArchID != ARM::ArchKind::INVALID &amp;&amp;  <div class='tooltip'>(<span class='tooltip-content'>13.3k</span></div><div class='tooltip'>CPU.empty()<span class='tooltip-content'>13.3k</span></div> || <div class='tooltip'>CPU == &quot;generic&quot;<span class='tooltip-content'>6.86k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L145' href='#L145'><span>145:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.3k</span>, <span class='None'>False</span>: <span class='covered-line'>5.20k</span>]
  Branch (<span class='line-number'><a name='L145' href='#L145'><span>145:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.46k</span>, <span class='None'>False</span>: <span class='covered-line'>6.86k</span>]
  Branch (<span class='line-number'><a name='L145' href='#L145'><span>145:60</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.88k</span>, <span class='None'>False</span>: <span class='covered-line'>1.98k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L145'><span>145:7</span></a></span>) to (<span class='line-number'><a href='#L145'><span>145:77</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (145:7)
     Condition C2 --> (145:45)
     Condition C3 --> (145:60)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>    ARMArchFeature = (ARMArchFeature + &quot;+&quot; + ARM::getArchName(ArchID)).str();</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>18.5k</pre></td><td class='code'><pre>  if (TT.isThumb()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L148' href='#L148'><span>148:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.48k</span>, <span class='None'>False</span>: <span class='covered-line'>9.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>9.48k</pre></td><td class='code'><pre>    if (!ARMArchFeature.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.33k</span>, <span class='None'>False</span>: <span class='covered-line'>2.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>7.33k</pre></td><td class='code'><pre>      ARMArchFeature += &quot;,&quot;;</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>9.48k</pre></td><td class='code'><pre>    ARMArchFeature += &quot;+thumb-mode,+v4t&quot;;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>9.48k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>18.5k</pre></td><td class='code'><pre>  if (TT.isOSNaCl()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>18.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    if (!ARMArchFeature.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L155' href='#L155'><span>155:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      ARMArchFeature += &quot;,&quot;;</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    ARMArchFeature += &quot;+nacl-trap&quot;;</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>18.5k</pre></td><td class='code'><pre>  if (TT.isOSWindows()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>229</span>, <span class='None'>False</span>: <span class='covered-line'>18.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>229</pre></td><td class='code'><pre>    if (!ARMArchFeature.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>214</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>      ARMArchFeature += &quot;,&quot;;</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>229</pre></td><td class='code'><pre>    ARMArchFeature += &quot;+noarm&quot;;</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>229</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>18.5k</pre></td><td class='code'><pre>  return ARMArchFeature;</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>18.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>771</pre></td><td class='code'><pre>bool ARM_MC::isPredicated(const MCInst &amp;MI, const MCInstrInfo *MCII) {</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>771</pre></td><td class='code'><pre>  const MCInstrDesc &amp;Desc = MCII-&gt;get(MI.getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>771</pre></td><td class='code'><pre>  int PredOpIdx = Desc.findFirstPredOperandIdx();</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>771</pre></td><td class='code'><pre>  return PredOpIdx != -1 &amp;&amp; MI.getOperand(PredOpIdx).getImm() != ARMCC::AL;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>771</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>129</span>, <span class='None'>False</span>: <span class='covered-line'>642</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L172'><span>172:10</span></a></span>) to (<span class='line-number'><a href='#L172'><span>172:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (172:10)
     Condition C2 --> (172:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>771</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>bool ARM_MC::isCPSRDefined(const MCInst &amp;MI, const MCInstrInfo *MCII) {</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>  const MCInstrDesc &amp;Desc = MCII-&gt;get(MI.getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>3.42k</pre></td><td class='code'><pre>  for (unsigned I = 0; I &lt; MI.getNumOperands(); <div class='tooltip'>++I<span class='tooltip-content'>2.92k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L177' href='#L177'><span>177:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.09k</span>, <span class='None'>False</span>: <span class='covered-line'>321</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>3.09k</pre></td><td class='code'><pre>    const MCOperand &amp;MO = MI.getOperand(I);</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>3.09k</pre></td><td class='code'><pre>    if (MO.isReg() &amp;&amp; <div class='tooltip'>MO.getReg() == ARM::CPSR<span class='tooltip-content'>2.40k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>171</span>, <span class='None'>False</span>: <span class='covered-line'>2.92k</span>]
  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.40k</span>, <span class='None'>False</span>: <span class='covered-line'>696</span>]
  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>264</span>, <span class='None'>False</span>: <span class='covered-line'>2.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>3.09k</pre></td><td class='code'><pre>        <div class='tooltip'>Desc.operands()[I].isOptionalDef()<span class='tooltip-content'>264</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>171</span>, <span class='None'>False</span>: <span class='covered-line'>93</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L179'><span>179:9</span></a></span>) to (<span class='line-number'><a href='#L179'><span>180:43</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (179:9)
     Condition C2 --> (179:23)
     Condition C3 --> (180:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>3.09k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>321</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>492</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>uint64_t ARM_MC::evaluateBranchTarget(const MCInstrDesc &amp;InstDesc,</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>                                      uint64_t Addr, int64_t Imm) {</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For ARM instructions the PC offset is 8 bytes, for Thumb instructions it</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is 4 bytes.</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>  uint64_t Offset =</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>      ((InstDesc.TSFlags &amp; ARMII::FormMask) == ARMII::ThumbFrm) ? <div class='tooltip'>4<span class='tooltip-content'>701</span></div> : <div class='tooltip'>8<span class='tooltip-content'>442</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L191' href='#L191'><span>191:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>701</span>, <span class='None'>False</span>: <span class='covered-line'>442</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A Thumb instruction BLX(i) can be 16-bit aligned while targets Arm code</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // which is 32-bit aligned. The target address for the case is calculated as</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   targetAddress = Align(PC,4) + imm32;</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // where</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   Align(x, y) = y * (x DIV y);</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>  if (InstDesc.getOpcode() == ARM::tBLXi)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L198' href='#L198'><span>198:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>1.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    Addr &amp;= ~0x3;</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>  return Addr + Imm + Offset;</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MCSubtargetInfo *ARM_MC::createARMMCSubtargetInfo(const Triple &amp;TT,</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>                                                  StringRef CPU, StringRef FS) {</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>  std::string ArchFS = ARM_MC::ParseARMTriple(TT, CPU);</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>  if (!FS.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L207' href='#L207'><span>207:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.52k</span>, <span class='None'>False</span>: <span class='covered-line'>4.64k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>2.52k</pre></td><td class='code'><pre>    if (!ArchFS.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.94k</span>, <span class='None'>False</span>: <span class='covered-line'>585</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>      ArchFS = (Twine(ArchFS) + &quot;,&quot; + FS).str();</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>585</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>585</pre></td><td class='code'><pre>      ArchFS = std::string(FS);</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>2.52k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>  return createARMMCSubtargetInfoImpl(TT, CPU, /*TuneCPU*/ CPU, ArchFS);</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>8.36k</pre></td><td class='code'><pre>static MCInstrInfo *createARMMCInstrInfo() {</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>8.36k</pre></td><td class='code'><pre>  MCInstrInfo *X = new MCInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>8.36k</pre></td><td class='code'><pre>  InitARMMCInstrInfo(X);</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>8.36k</pre></td><td class='code'><pre>  return X;</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>8.36k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>void ARM_MC::initLLVMToCVRegMapping(MCRegisterInfo *MRI) {</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Mapping from CodeView to MC register id.</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  static const struct {</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>    codeview::RegisterId CVReg;</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>    MCPhysReg Reg;</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  } RegMap[] = {</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_R0, ARM::R0},</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_R1, ARM::R1},</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_R2, ARM::R2},</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_R3, ARM::R3},</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_R4, ARM::R4},</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_R5, ARM::R5},</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_R6, ARM::R6},</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_R7, ARM::R7},</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_R8, ARM::R8},</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_R9, ARM::R9},</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_R10, ARM::R10},</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_R11, ARM::R11},</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_R12, ARM::R12},</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_SP, ARM::SP},</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_LR, ARM::LR},</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_PC, ARM::PC},</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_CPSR, ARM::CPSR},</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FPSCR, ARM::FPSCR},</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FPEXC, ARM::FPEXC},</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS0, ARM::S0},</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS1, ARM::S1},</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS2, ARM::S2},</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS3, ARM::S3},</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS4, ARM::S4},</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS5, ARM::S5},</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS6, ARM::S6},</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS7, ARM::S7},</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS8, ARM::S8},</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS9, ARM::S9},</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS10, ARM::S10},</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS11, ARM::S11},</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS12, ARM::S12},</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS13, ARM::S13},</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS14, ARM::S14},</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS15, ARM::S15},</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS16, ARM::S16},</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS17, ARM::S17},</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS18, ARM::S18},</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS19, ARM::S19},</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS20, ARM::S20},</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS21, ARM::S21},</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS22, ARM::S22},</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS23, ARM::S23},</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS24, ARM::S24},</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS25, ARM::S25},</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS26, ARM::S26},</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS27, ARM::S27},</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS28, ARM::S28},</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS29, ARM::S29},</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS30, ARM::S30},</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_FS31, ARM::S31},</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND0, ARM::D0},</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND1, ARM::D1},</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND2, ARM::D2},</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND3, ARM::D3},</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND4, ARM::D4},</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND5, ARM::D5},</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND6, ARM::D6},</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND7, ARM::D7},</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND8, ARM::D8},</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND9, ARM::D9},</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND10, ARM::D10},</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND11, ARM::D11},</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND12, ARM::D12},</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND13, ARM::D13},</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND14, ARM::D14},</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND15, ARM::D15},</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND16, ARM::D16},</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND17, ARM::D17},</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND18, ARM::D18},</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND19, ARM::D19},</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND20, ARM::D20},</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND21, ARM::D21},</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND22, ARM::D22},</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND23, ARM::D23},</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND24, ARM::D24},</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND25, ARM::D25},</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND26, ARM::D26},</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND27, ARM::D27},</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND28, ARM::D28},</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND29, ARM::D29},</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND30, ARM::D30},</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_ND31, ARM::D31},</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_NQ0, ARM::Q0},</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_NQ1, ARM::Q1},</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_NQ2, ARM::Q2},</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_NQ3, ARM::Q3},</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_NQ4, ARM::Q4},</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_NQ5, ARM::Q5},</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_NQ6, ARM::Q6},</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_NQ7, ARM::Q7},</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_NQ8, ARM::Q8},</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_NQ9, ARM::Q9},</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_NQ10, ARM::Q10},</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_NQ11, ARM::Q11},</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_NQ12, ARM::Q12},</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_NQ13, ARM::Q13},</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_NQ14, ARM::Q14},</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM_NQ15, ARM::Q15},</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  for (const auto &amp;I : RegMap)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L329' href='#L329'><span>329:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.54M</span>, <span class='None'>False</span>: <span class='covered-line'>15.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>1.54M</pre></td><td class='code'><pre>    MRI-&gt;mapLLVMRegToCVReg(I.Reg, static_cast&lt;int&gt;(I.CVReg));</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>7.37k</pre></td><td class='code'><pre>static MCRegisterInfo *createARMMCRegisterInfo(const Triple &amp;Triple) {</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>7.37k</pre></td><td class='code'><pre>  MCRegisterInfo *X = new MCRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>7.37k</pre></td><td class='code'><pre>  InitARMMCRegisterInfo(X, ARM::LR, 0, 0, ARM::PC);</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>7.37k</pre></td><td class='code'><pre>  ARM_MC::initLLVMToCVRegMapping(X);</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>7.37k</pre></td><td class='code'><pre>  return X;</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>7.37k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MCAsmInfo *createARMMCAsmInfo(const MCRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const Triple &amp;TheTriple,</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>7.30k</pre></td><td class='code'><pre>                                     const MCTargetOptions &amp;Options) {</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>7.30k</pre></td><td class='code'><pre>  MCAsmInfo *MAI;</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>7.30k</pre></td><td class='code'><pre>  if (TheTriple.isOSDarwin() || <div class='tooltip'>TheTriple.isOSBinFormatMachO()<span class='tooltip-content'>6.17k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L344' href='#L344'><span>344:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.12k</span>, <span class='None'>False</span>: <span class='covered-line'>6.17k</span>]
  Branch (<span class='line-number'><a name='L344' href='#L344'><span>344:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>6.11k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L344'><span>344:7</span></a></span>) to (<span class='line-number'><a href='#L344'><span>344:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (344:7)
     Condition C2 --> (344:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>    MAI = new ARMMCAsmInfoDarwin(TheTriple);</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>6.11k</pre></td><td class='code'><pre>  else if (TheTriple.isWindowsMSVCEnvironment())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L346' href='#L346'><span>346:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>6.04k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    MAI = new ARMCOFFMCAsmInfoMicrosoft();</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>6.04k</pre></td><td class='code'><pre>  else if (TheTriple.isOSWindows())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='None'>False</span>: <span class='covered-line'>5.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    MAI = new ARMCOFFMCAsmInfoGNU();</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>5.98k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>5.98k</pre></td><td class='code'><pre>    MAI = new ARMELFMCAsmInfo(TheTriple);</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>7.30k</pre></td><td class='code'><pre>  unsigned Reg = MRI.getDwarfRegNum(ARM::SP, true);</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>7.30k</pre></td><td class='code'><pre>  MAI-&gt;addInitialFrameState(MCCFIInstruction::cfiDefCfa(nullptr, Reg, 0));</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>7.30k</pre></td><td class='code'><pre>  return MAI;</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>7.30k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MCStreamer *createELFStreamer(const Triple &amp;T, MCContext &amp;Ctx,</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     std::unique_ptr&lt;MCAsmBackend&gt; &amp;&amp;MAB,</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     std::unique_ptr&lt;MCObjectWriter&gt; &amp;&amp;OW,</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     std::unique_ptr&lt;MCCodeEmitter&gt; &amp;&amp;Emitter,</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>421</pre></td><td class='code'><pre>                                     bool RelaxAll) {</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>421</pre></td><td class='code'><pre>  return createARMELFStreamer(</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>421</pre></td><td class='code'><pre>      Ctx, std::move(MAB), std::move(OW), std::move(Emitter), false,</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>421</pre></td><td class='code'><pre>      (T.getArch() == Triple::thumb || <div class='tooltip'>T.getArch() == Triple::thumbeb<span class='tooltip-content'>317</span></div>),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L366' href='#L366'><span>366:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104</span>, <span class='None'>False</span>: <span class='covered-line'>317</span>]
  Branch (<span class='line-number'><a name='L366' href='#L366'><span>366:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>306</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L366'><span>366:8</span></a></span>) to (<span class='line-number'><a href='#L366'><span>366:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (366:8)
     Condition C2 --> (366:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>421</pre></td><td class='code'><pre>      T.isAndroid());</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>421</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MCStreamer *</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>createARMMachOStreamer(MCContext &amp;Ctx, std::unique_ptr&lt;MCAsmBackend&gt; &amp;&amp;MAB,</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       std::unique_ptr&lt;MCObjectWriter&gt; &amp;&amp;OW,</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       std::unique_ptr&lt;MCCodeEmitter&gt; &amp;&amp;Emitter, bool RelaxAll,</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>                       bool DWARFMustBeAtTheEnd) {</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>  return createMachOStreamer(Ctx, std::move(MAB), std::move(OW),</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>                             std::move(Emitter), false, DWARFMustBeAtTheEnd);</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MCInstPrinter *createARMMCInstPrinter(const Triple &amp;T,</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             unsigned SyntaxVariant,</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             const MCAsmInfo &amp;MAI,</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             const MCInstrInfo &amp;MII,</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>5.20k</pre></td><td class='code'><pre>                                             const MCRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>5.20k</pre></td><td class='code'><pre>  if (SyntaxVariant == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L384' href='#L384'><span>384:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.20k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>5.20k</pre></td><td class='code'><pre>    return new ARMInstPrinter(MAI, MII, MRI);</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return nullptr</span>;</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>5.20k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MCRelocationInfo *createARMMCRelocationInfo(const Triple &amp;TT,</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>                                                   MCContext &amp;Ctx) {</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  if (TT.isOSBinFormatMachO())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L391' href='#L391'><span>391:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    return createARMMachORelocationInfo(Ctx);</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Default to the stock relocation info.</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  return llvm::createMCRelocationInfo(TT, Ctx);</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class ARMMCInstrAnalysis : public MCInstrAnalysis {</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>  ARMMCInstrAnalysis(const MCInstrInfo *Info) : MCInstrAnalysis(Info) {}</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  bool isUnconditionalBranch(const MCInst &amp;Inst) const override <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // BCCs with the &quot;always&quot; predicate are unconditional branches.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>Inst.getOpcode() == ARM::Bcc</span><span class='red'> &amp;&amp; </span><span class='red'>Inst.getOperand(1).getImm()==ARMCC::AL</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:41</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L405'><span>405:9</span></a></span>) to (<span class='line-number'><a href='#L405'><span>405:79</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (405:9)
     Condition C2 --> (405:41)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return MCInstrAnalysis::isUnconditionalBranch(Inst)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  bool isConditionalBranch(const MCInst &amp;Inst) const override <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // BCCs with the &quot;always&quot; predicate are unconditional branches.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>Inst.getOpcode() == ARM::Bcc</span><span class='red'> &amp;&amp; </span><span class='red'>Inst.getOperand(1).getImm()==ARMCC::AL</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L412' href='#L412'><span>412:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L412' href='#L412'><span>412:41</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L412'><span>412:9</span></a></span>) to (<span class='line-number'><a href='#L412'><span>412:79</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (412:9)
     Condition C2 --> (412:41)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return MCInstrAnalysis::isConditionalBranch(Inst)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool evaluateBranch(const MCInst &amp;Inst, uint64_t Addr, uint64_t Size,</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>12.5k</pre></td><td class='code'><pre>                      uint64_t &amp;Target) const override {</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>12.5k</pre></td><td class='code'><pre>    const MCInstrDesc &amp;Desc = Info-&gt;get(Inst.getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Find the PC-relative immediate operand in the instruction.</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>    for (unsigned OpNum = 0; OpNum &lt; Desc.getNumOperands(); <div class='tooltip'>++OpNum<span class='tooltip-content'>66.0k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L422' href='#L422'><span>422:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66.6k</span>, <span class='None'>False</span>: <span class='covered-line'>11.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>66.6k</pre></td><td class='code'><pre>      if (Inst.getOperand(OpNum).isImm() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L423' href='#L423'><span>423:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>573</span>, <span class='None'>False</span>: <span class='covered-line'>66.0k</span>]
  Branch (<span class='line-number'><a name='L423' href='#L423'><span>423:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.8k</span>, <span class='None'>False</span>: <span class='covered-line'>43.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>66.6k</pre></td><td class='code'><pre>          <div class='tooltip'>Desc.operands()[OpNum].OperandType == MCOI::OPERAND_PCREL<span class='tooltip-content'>22.8k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L424' href='#L424'><span>424:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>573</span>, <span class='None'>False</span>: <span class='covered-line'>22.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L423'><span>423:11</span></a></span>) to (<span class='line-number'><a href='#L423'><span>424:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (423:11)
     Condition C2 --> (424:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>573</pre></td><td class='code'><pre>        int64_t Imm = Inst.getOperand(OpNum).getImm();</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>573</pre></td><td class='code'><pre>        Target = ARM_MC::evaluateBranchTarget(Desc, Addr, Imm);</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>573</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>573</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>66.6k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>12.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::optional&lt;uint64_t&gt;</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  evaluateMemoryOperandAddress(const MCInst &amp;Inst, const MCSubtargetInfo *STI,</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               uint64_t Addr, uint64_t Size) const override;</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::optional&lt;uint64_t&gt;</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// NOLINTNEXTLINE(readability-identifier-naming)</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>evaluateMemOpAddrForAddrMode_i12(const MCInst &amp;Inst, const MCInstrDesc &amp;Desc,</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>                                 unsigned MemOpIndex, uint64_t Addr) {</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>  if (MemOpIndex + 1 &gt;= Desc.getNumOperands())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L444' href='#L444'><span>444:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>242</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = Inst.getOperand(MemOpIndex);</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = Inst.getOperand(MemOpIndex + 1);</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>  if (!MO1.isReg() || MO1.getReg() != ARM::PC || <div class='tooltip'>!MO2.isImm()<span class='tooltip-content'>25</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L449' href='#L449'><span>449:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>242</span>]
  Branch (<span class='line-number'><a name='L449' href='#L449'><span>449:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
  Branch (<span class='line-number'><a name='L449' href='#L449'><span>449:50</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L449'><span>449:7</span></a></span>) to (<span class='line-number'><a href='#L449'><span>449:62</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (449:7)
     Condition C2 --> (449:23)
     Condition C3 --> (449:50)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  int32_t OffImm = (int32_t)MO2.getImm();</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Special value for #-0. All others are normal.</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  if (OffImm == INT32_MIN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L454' href='#L454'><span>454:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    OffImm = 0;</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  return Addr + OffImm;</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::optional&lt;uint64_t&gt;</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>evaluateMemOpAddrForAddrMode3(const MCInst &amp;Inst, const MCInstrDesc &amp;Desc,</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>                              unsigned MemOpIndex, uint64_t Addr) {</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  if (MemOpIndex + 2 &gt;= Desc.getNumOperands())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L462' href='#L462'><span>462:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = Inst.getOperand(MemOpIndex);</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = Inst.getOperand(MemOpIndex + 1);</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  const MCOperand &amp;MO3 = Inst.getOperand(MemOpIndex + 2);</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  if (!MO1.isReg() || MO1.getReg() != ARM::PC || <div class='tooltip'>MO2.getReg()<span class='tooltip-content'>29</span></div> || <div class='tooltip'>!MO3.isImm()<span class='tooltip-content'>28</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L468' href='#L468'><span>468:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
  Branch (<span class='line-number'><a name='L468' href='#L468'><span>468:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
  Branch (<span class='line-number'><a name='L468' href='#L468'><span>468:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
  Branch (<span class='line-number'><a name='L468' href='#L468'><span>468:66</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L468'><span>468:7</span></a></span>) to (<span class='line-number'><a href='#L468'><span>468:78</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (468:7)
     Condition C2 --> (468:23)
     Condition C3 --> (468:50)
     Condition C4 --> (468:66)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { F,  F,  T,  -  = T      }
  3 { F,  T,  -,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (1,2)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  unsigned ImmOffs = ARM_AM::getAM3Offset(MO3.getImm());</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  ARM_AM::AddrOpc Op = ARM_AM::getAM3Op(MO3.getImm());</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  if (Op == ARM_AM::sub)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L474' href='#L474'><span>474:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    return Addr - ImmOffs;</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  return Addr + ImmOffs;</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::optional&lt;uint64_t&gt;</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>evaluateMemOpAddrForAddrMode5(const MCInst &amp;Inst, const MCInstrDesc &amp;Desc,</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>                              unsigned MemOpIndex, uint64_t Addr) {</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  if (MemOpIndex + 1 &gt;= Desc.getNumOperands())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L482' href='#L482'><span>482:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>54</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = Inst.getOperand(MemOpIndex);</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = Inst.getOperand(MemOpIndex + 1);</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  if (!MO1.isReg() || MO1.getReg() != ARM::PC || <div class='tooltip'>!MO2.isImm()<span class='tooltip-content'>50</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L487' href='#L487'><span>487:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>54</span>]
  Branch (<span class='line-number'><a name='L487' href='#L487'><span>487:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
  Branch (<span class='line-number'><a name='L487' href='#L487'><span>487:50</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L487'><span>487:7</span></a></span>) to (<span class='line-number'><a href='#L487'><span>487:62</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (487:7)
     Condition C2 --> (487:23)
     Condition C3 --> (487:50)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  unsigned ImmOffs = ARM_AM::getAM5Offset(MO2.getImm());</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  ARM_AM::AddrOpc Op = ARM_AM::getAM5Op(MO2.getImm());</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  if (Op == ARM_AM::sub)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L493' href='#L493'><span>493:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    return Addr - ImmOffs * 4;</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  return Addr + ImmOffs * 4;</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::optional&lt;uint64_t&gt;</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>evaluateMemOpAddrForAddrMode5FP16(const MCInst &amp;Inst, const MCInstrDesc &amp;Desc,</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>                                  unsigned MemOpIndex, uint64_t Addr) {</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  if (MemOpIndex + 1 &gt;= Desc.getNumOperands())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L501' href='#L501'><span>501:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = Inst.getOperand(MemOpIndex);</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = Inst.getOperand(MemOpIndex + 1);</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  if (!MO1.isReg() || MO1.getReg() != ARM::PC || <div class='tooltip'>!MO2.isImm()<span class='tooltip-content'>28</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L506' href='#L506'><span>506:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
  Branch (<span class='line-number'><a name='L506' href='#L506'><span>506:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
  Branch (<span class='line-number'><a name='L506' href='#L506'><span>506:50</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L506'><span>506:7</span></a></span>) to (<span class='line-number'><a href='#L506'><span>506:62</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (506:7)
     Condition C2 --> (506:23)
     Condition C3 --> (506:50)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  unsigned ImmOffs = ARM_AM::getAM5FP16Offset(MO2.getImm());</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  ARM_AM::AddrOpc Op = ARM_AM::getAM5FP16Op(MO2.getImm());</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  if (Op == ARM_AM::sub)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L512' href='#L512'><span>512:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    return Addr - ImmOffs * 2;</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  return Addr + ImmOffs * 2;</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::optional&lt;uint64_t&gt;</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// NOLINTNEXTLINE(readability-identifier-naming)</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>evaluateMemOpAddrForAddrModeT2_i8s4(const MCInst &amp;Inst, const MCInstrDesc &amp;Desc,</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>                                    unsigned MemOpIndex, uint64_t Addr) {</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  if (MemOpIndex + 1 &gt;= Desc.getNumOperands())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L521' href='#L521'><span>521:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = Inst.getOperand(MemOpIndex);</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  const MCOperand &amp;MO2 = Inst.getOperand(MemOpIndex + 1);</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  if (!MO1.isReg() || MO1.getReg() != ARM::PC || <div class='tooltip'>!MO2.isImm()<span class='tooltip-content'>14</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L526' href='#L526'><span>526:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
  Branch (<span class='line-number'><a name='L526' href='#L526'><span>526:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
  Branch (<span class='line-number'><a name='L526' href='#L526'><span>526:50</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L526'><span>526:7</span></a></span>) to (<span class='line-number'><a href='#L526'><span>526:62</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (526:7)
     Condition C2 --> (526:23)
     Condition C3 --> (526:50)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  int32_t OffImm = (int32_t)MO2.getImm();</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  assert(((OffImm &amp; 0x3) == 0) &amp;&amp; &quot;Not a valid immediate!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Special value for #-0. All others are normal.</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  if (OffImm == INT32_MIN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L533' href='#L533'><span>533:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    OffImm = 0;</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  return Addr + OffImm;</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::optional&lt;uint64_t&gt;</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// NOLINTNEXTLINE(readability-identifier-naming)</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>evaluateMemOpAddrForAddrModeT2_pc(const MCInst &amp;Inst, const MCInstrDesc &amp;Desc,</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>                                  unsigned MemOpIndex, uint64_t Addr) {</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>  const MCOperand &amp;MO1 = Inst.getOperand(MemOpIndex);</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>  if (!MO1.isImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L543' href='#L543'><span>543:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>332</span>, <span class='None'>False</span>: <span class='covered-line'>98</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>  int32_t OffImm = (int32_t)MO1.getImm();</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Special value for #-0. All others are normal.</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>  if (OffImm == INT32_MIN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>96</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    OffImm = 0;</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>  return Addr + OffImm;</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::optional&lt;uint64_t&gt;</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// NOLINTNEXTLINE(readability-identifier-naming)</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>evaluateMemOpAddrForAddrModeT1_s(const MCInst &amp;Inst, const MCInstrDesc &amp;Desc,</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>394</pre></td><td class='code'><pre>                                 unsigned MemOpIndex, uint64_t Addr) {</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>394</pre></td><td class='code'><pre>  return evaluateMemOpAddrForAddrModeT2_pc(Inst, Desc, MemOpIndex, Addr);</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>394</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;uint64_t&gt; ARMMCInstrAnalysis::evaluateMemoryOperandAddress(</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MCInst &amp;Inst, const MCSubtargetInfo *STI, uint64_t Addr,</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    uint64_t Size) const {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;Desc = Info-&gt;get(Inst.getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Only load instructions can have PC-relative memory addressing.</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>  if (!Desc.mayLoad())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L567' href='#L567'><span>567:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.91k</span>, <span class='None'>False</span>: <span class='covered-line'>4.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>7.91k</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // PC-relative addressing does not update the base register.</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>4.02k</pre></td><td class='code'><pre>  uint64_t TSFlags = Desc.TSFlags;</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>4.02k</pre></td><td class='code'><pre>  unsigned IndexMode =</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>4.02k</pre></td><td class='code'><pre>      (TSFlags &amp; ARMII::IndexModeMask) &gt;&gt; ARMII::IndexModeShift;</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>4.02k</pre></td><td class='code'><pre>  if (IndexMode != ARMII::IndexModeNone)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L574' href='#L574'><span>574:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.48k</span>, <span class='None'>False</span>: <span class='covered-line'>2.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Find the memory addressing operand in the instruction.</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>2.54k</pre></td><td class='code'><pre>  unsigned OpIndex = Desc.NumDefs;</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>  while (OpIndex &lt; Desc.getNumOperands() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L579' href='#L579'><span>579:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.38k</span>, <span class='None'>False</span>: <span class='covered-line'>2.54k</span>]
  Branch (<span class='line-number'><a name='L579' href='#L579'><span>579:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.52k</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>         <div class='tooltip'>Desc.operands()[OpIndex].OperandType != MCOI::OPERAND_MEMORY<span class='tooltip-content'>3.52k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L580' href='#L580'><span>580:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.38k</span>, <span class='None'>False</span>: <span class='covered-line'>2.13k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L579'><span>579:10</span></a></span>) to (<span class='line-number'><a href='#L579'><span>580:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (579:10)
     Condition C2 --> (580:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>    ++OpIndex;</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>2.54k</pre></td><td class='code'><pre>  if (OpIndex == Desc.getNumOperands())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L582' href='#L582'><span>582:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>405</span>, <span class='None'>False</span>: <span class='covered-line'>2.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>405</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Base address for PC-relative addressing is always 32-bit aligned.</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>2.13k</pre></td><td class='code'><pre>  Addr &amp;= ~0x3;</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For ARM instructions the PC offset is 8 bytes, for Thumb instructions it</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is 4 bytes.</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>2.13k</pre></td><td class='code'><pre>  switch (Desc.TSFlags &amp; ARMII::FormMask) {</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>357</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L591' href='#L591'><span>591:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>357</span>, <span class='None'>False</span>: <span class='covered-line'>1.78k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>357</pre></td><td class='code'><pre>    Addr += 8;</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>357</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>1.71k</pre></td><td class='code'><pre>  case ARMII::ThumbFrm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L594' href='#L594'><span>594:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.71k</span>, <span class='None'>False</span>: <span class='covered-line'>427</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>1.71k</pre></td><td class='code'><pre>    Addr += 4;</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>1.71k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // VLDR* instructions share the same opcode (and thus the same form) for Arm</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and Thumb. Use a bit longer route through STI in that case.</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  case ARMII::VFPLdStFrm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L599' href='#L599'><span>599:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>2.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    Addr += STI-&gt;hasFeature(ARM::ModeThumb) ? <div class='tooltip'>4<span class='tooltip-content'>38</span></div> : <div class='tooltip'>8<span class='tooltip-content'>32</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L600' href='#L600'><span>600:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>2.13k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Eveluate the address depending on the addressing mode</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>2.13k</pre></td><td class='code'><pre>  unsigned AddrMode = (TSFlags &amp; ARMII::AddrModeMask);</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>2.13k</pre></td><td class='code'><pre>  switch (AddrMode) {</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L607' href='#L607'><span>607:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.33k</span>, <span class='None'>False</span>: <span class='covered-line'>807</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>  case ARMII::AddrMode_i12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L609' href='#L609'><span>609:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>242</span>, <span class='None'>False</span>: <span class='covered-line'>1.89k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>    return evaluateMemOpAddrForAddrMode_i12(Inst, Desc, OpIndex, Addr);</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  case ARMII::AddrMode3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L611' href='#L611'><span>611:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>2.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    return evaluateMemOpAddrForAddrMode3(Inst, Desc, OpIndex, Addr);</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  case ARMII::AddrMode5:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L613' href='#L613'><span>613:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>2.08k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    return evaluateMemOpAddrForAddrMode5(Inst, Desc, OpIndex, Addr);</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  case ARMII::AddrMode5FP16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L615' href='#L615'><span>615:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>2.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    return evaluateMemOpAddrForAddrMode5FP16(Inst, Desc, OpIndex, Addr);</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  case ARMII::AddrModeT2_i8s4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L617' href='#L617'><span>617:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>2.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    return evaluateMemOpAddrForAddrModeT2_i8s4(Inst, Desc, OpIndex, Addr);</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  case ARMII::AddrModeT2_pc:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L619' href='#L619'><span>619:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>2.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    return evaluateMemOpAddrForAddrModeT2_pc(Inst, Desc, OpIndex, Addr);</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>394</pre></td><td class='code'><pre>  case ARMII::AddrModeT1_s:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L621' href='#L621'><span>621:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>394</span>, <span class='None'>False</span>: <span class='covered-line'>1.74k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>394</pre></td><td class='code'><pre>    return evaluateMemOpAddrForAddrModeT1_s(Inst, Desc, OpIndex, Addr);</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>2.13k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>2.13k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>static MCInstrAnalysis *createARMMCInstrAnalysis(const MCInstrInfo *Info) {</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>  return new ARMMCInstrAnalysis(Info);</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>bool ARM::isCDECoproc(size_t Coproc, const MCSubtargetInfo &amp;STI) {</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Unfortunately we don&apos;t have ARMTargetInfo in the disassembler, so we have</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to rely on feature bits.</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>  if (Coproc &gt;= 8)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L633' href='#L633'><span>633:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.73k</span>, <span class='None'>False</span>: <span class='covered-line'>737</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>1.73k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>737</pre></td><td class='code'><pre>  return STI.getFeatureBits()[ARM::FeatureCoprocCDE0 + Coproc];</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>2.46k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Force static initialization.</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>98.9k</pre></td><td class='code'><pre>extern &quot;C&quot; LLVM_EXTERNAL_VISIBILITY void LLVMInitializeARMTargetMC() {</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>98.9k</pre></td><td class='code'><pre>  for (Target *T : {&amp;getTheARMLETarget(), &amp;getTheARMBETarget(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L640' href='#L640'><span>640:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>395k</span>, <span class='None'>False</span>: <span class='covered-line'>98.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>395k</pre></td><td class='code'><pre>                    &amp;getTheThumbLETarget(), &amp;getTheThumbBETarget()}) {</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the MC asm info.</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>395k</pre></td><td class='code'><pre>    RegisterMCAsmInfoFn X(*T, createARMMCAsmInfo);</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the MC instruction info.</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>395k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMCInstrInfo(*T, createARMMCInstrInfo);</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the MC register info.</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>395k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMCRegInfo(*T, createARMMCRegisterInfo);</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the MC subtarget info.</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>395k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMCSubtargetInfo(*T,</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>395k</pre></td><td class='code'><pre>                                            ARM_MC::createARMMCSubtargetInfo);</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>395k</pre></td><td class='code'><pre>    TargetRegistry::RegisterELFStreamer(*T, createELFStreamer);</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>395k</pre></td><td class='code'><pre>    TargetRegistry::RegisterCOFFStreamer(*T, createARMWinCOFFStreamer);</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>395k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMachOStreamer(*T, createARMMachOStreamer);</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the obj target streamer.</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>395k</pre></td><td class='code'><pre>    TargetRegistry::RegisterObjectTargetStreamer(*T,</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>395k</pre></td><td class='code'><pre>                                                 createARMObjectTargetStreamer);</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the asm streamer.</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>395k</pre></td><td class='code'><pre>    TargetRegistry::RegisterAsmTargetStreamer(*T, createARMTargetAsmStreamer);</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the null TargetStreamer.</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>395k</pre></td><td class='code'><pre>    TargetRegistry::RegisterNullTargetStreamer(*T, createARMNullTargetStreamer);</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the MCInstPrinter.</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>395k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMCInstPrinter(*T, createARMMCInstPrinter);</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the MC relocation info.</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>395k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMCRelocationInfo(*T, createARMMCRelocationInfo);</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>395k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Register the MC instruction analyzer.</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>98.9k</pre></td><td class='code'><pre>  for (Target *T : {&amp;getTheARMLETarget(), &amp;getTheARMBETarget(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L677' href='#L677'><span>677:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>395k</span>, <span class='None'>False</span>: <span class='covered-line'>98.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>98.9k</pre></td><td class='code'><pre>                    &amp;getTheThumbLETarget(), &amp;getTheThumbBETarget()})</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>395k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMCInstrAnalysis(*T, createARMMCInstrAnalysis);</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>197k</pre></td><td class='code'><pre>  for (Target *T : {&amp;getTheARMLETarget(), &amp;getTheThumbLETarget()}) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L681' href='#L681'><span>681:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>197k</span>, <span class='None'>False</span>: <span class='covered-line'>98.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>197k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMCCodeEmitter(*T, createARMLEMCCodeEmitter);</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>197k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMCAsmBackend(*T, createARMLEAsmBackend);</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>197k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>197k</pre></td><td class='code'><pre>  for (Target *T : {&amp;getTheARMBETarget(), &amp;getTheThumbBETarget()}) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L685' href='#L685'><span>685:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>197k</span>, <span class='None'>False</span>: <span class='covered-line'>98.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>197k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMCCodeEmitter(*T, createARMBEMCCodeEmitter);</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>197k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMCAsmBackend(*T, createARMBEAsmBackend);</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>197k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>98.9k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>