<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln8_fu_183_p2" SOURCE="conv.cpp:8" VARIABLE="icmp_ln8" MODULE="EntryConv_Pipeline_VITIS_LOOP_8_1" LOOP="VITIS_LOOP_8_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_209_p2" SOURCE="conv.cpp:8" VARIABLE="add_ln8" MODULE="EntryConv_Pipeline_VITIS_LOOP_8_1" LOOP="VITIS_LOOP_8_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_221_p2" SOURCE="conv.cpp:9" VARIABLE="add_ln9" MODULE="EntryConv_Pipeline_VITIS_LOOP_8_1" LOOP="VITIS_LOOP_8_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_1_fu_193_p2" SOURCE="conv.cpp:9" VARIABLE="add_ln9_1" MODULE="EntryConv_Pipeline_VITIS_LOOP_8_1" LOOP="VITIS_LOOP_8_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln9_fu_245_p2" SOURCE="conv.cpp:9" VARIABLE="icmp_ln9" MODULE="EntryConv_Pipeline_VITIS_LOOP_8_1" LOOP="VITIS_LOOP_8_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln9_1_fu_250_p2" SOURCE="conv.cpp:9" VARIABLE="icmp_ln9_1" MODULE="EntryConv_Pipeline_VITIS_LOOP_8_1" LOOP="VITIS_LOOP_8_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln9_fu_287_p2" SOURCE="conv.cpp:9" VARIABLE="or_ln9" MODULE="EntryConv_Pipeline_VITIS_LOOP_8_1" LOOP="VITIS_LOOP_8_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="w_2_fu_291_p3" SOURCE="conv.cpp:9" VARIABLE="w_2" MODULE="EntryConv_Pipeline_VITIS_LOOP_8_1" LOOP="VITIS_LOOP_8_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="w_2_7_fu_299_p3" SOURCE="conv.cpp:9" VARIABLE="w_2_7" MODULE="EntryConv_Pipeline_VITIS_LOOP_8_1" LOOP="VITIS_LOOP_8_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="w_2_8_fu_306_p3" SOURCE="conv.cpp:9" VARIABLE="w_2_8" MODULE="EntryConv_Pipeline_VITIS_LOOP_8_1" LOOP="VITIS_LOOP_8_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_255_p2" SOURCE="conv.cpp:11" VARIABLE="add_ln11" MODULE="EntryConv_Pipeline_VITIS_LOOP_8_1" LOOP="VITIS_LOOP_8_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="x_2_5_fu_337_p3" SOURCE="conv.cpp:11" VARIABLE="x_2_5" MODULE="EntryConv_Pipeline_VITIS_LOOP_8_1" LOOP="VITIS_LOOP_8_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="x_2_6_fu_344_p3" SOURCE="conv.cpp:11" VARIABLE="x_2_6" MODULE="EntryConv_Pipeline_VITIS_LOOP_8_1" LOOP="VITIS_LOOP_8_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln13_fu_175_p2" SOURCE="conv.cpp:13" VARIABLE="icmp_ln13" MODULE="EntryConv_Pipeline_OL" LOOP="OL" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_181_p2" SOURCE="conv.cpp:13" VARIABLE="add_ln13" MODULE="EntryConv_Pipeline_OL" LOOP="OL" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U11" SOURCE="conv.cpp:19" VARIABLE="acc" MODULE="EntryConv_Pipeline_OL" LOOP="OL" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U12" SOURCE="conv.cpp:19" VARIABLE="acc_1" MODULE="EntryConv_Pipeline_OL" LOOP="OL" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U13" SOURCE="conv.cpp:19" VARIABLE="acc_2" MODULE="EntryConv_Pipeline_OL" LOOP="OL" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="conv.cpp:21" VARIABLE="add36_i" MODULE="EntryConv_Pipeline_OL" LOOP="OL" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U10" SOURCE="conv.cpp:21" VARIABLE="add38_i" MODULE="EntryConv_Pipeline_OL" LOOP="OL" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_169_p2" SOURCE="conv.cpp:13" VARIABLE="add_ln13" MODULE="EntryConv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="EntryConv" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="EntryConv" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="4" URAM="0"/>
</BindInfo>
