/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allregs_q.i 1.11.2.2 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	allregs_q.i
 * Purpose:	Independent register descriptions.
 */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080021,
	0,
	9,
	soc_QBLOCK_NEXT_MEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEMDEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa001f00,
	0,
	1,
	soc_FT_CNTR_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080032,
	0,
	1,
	soc_EB_CCP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080033,
	0,
	1,
	soc_EB_CCP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080034,
	0,
	1,
	soc_EB_CCP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080035,
	0,
	1,
	soc_EB_CCP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_4r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080036,
	0,
	1,
	soc_EB_CCP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_5r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080037,
	0,
	1,
	soc_EB_CCP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_6r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080038,
	0,
	1,
	soc_EB_CCP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_7r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080039,
	0,
	1,
	soc_EB_CCP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa003000,
	0,
	1,
	soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa003100,
	0,
	1,
	soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_2_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa003200,
	0,
	1,
	soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_3_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa003300,
	0,
	1,
	soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_4_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa003400,
	0,
	1,
	soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_5_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa003500,
	0,
	1,
	soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_6_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa003600,
	0,
	1,
	soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_7_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa003700,
	0,
	1,
	soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_CNTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a004000,
	0,
	1,
	soc_ECC_SINGLE_BIT_ERRORS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_CNT_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e004000,
	0,
	1,
	soc_ECC_SINGLE_BIT_ERRORS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_CTRLr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38001000,
	0,
	2,
	soc_QCN_CNM_PRP_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_CTRL_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44007c00,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_QCN_CNM_PRP_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_DLF_COUNTr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a000a00,
	0,
	1,
	soc_QCN_CNM_PRP_DLF_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_DLF_COUNT_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46007b00,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_QCN_CNM_PRP_DLF_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_DLF_COUNT_Xr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46007b00,
	(1 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_QCN_CNM_PRP_DLF_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_DLF_COUNT_Yr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46007b00,
	(2 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_QCN_CNM_PRP_DLF_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_CNM_RVD_TBL_ECC_ERR1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a004800,
	0,
	3,
	soc_QCN_CNM_RVD_TBL_ECC_ERR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_CNM_RVD_TBL_ECC_ERR2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a004900,
	0,
	3,
	soc_QCN_CNM_RVD_TBL_ECC_ERR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_CNM_TIMER_TBL_ECC_ERR1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a004600,
	0,
	3,
	soc_QCN_CNM_RVD_TBL_ECC_ERR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_CNM_TIMER_TBL_ECC_ERR2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a004700,
	0,
	3,
	soc_QCN_CNM_RVD_TBL_ECC_ERR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_PFC_STATEr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x98003000,
	0,
	1,
	soc_CHFC2PFC_STATE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_QCN_PFC_STATE_BCM56850_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x5c003000,
	0,
	1,
	soc_CHFC2PFC_STATE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	72,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_TBID_TBL_ECC_ERR1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a004200,
	0,
	3,
	soc_CHFC_TC2PRI_TBL_ECC_ERR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_TBID_TBL_ECC_ERR2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a004300,
	0,
	3,
	soc_CHFC_TC2PRI_TBL_ECC_ERR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_TOV_TBL_ECC_ERR1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a004400,
	0,
	3,
	soc_QCN_TOV_TBL_ECC_ERR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_TOV_TBL_ECC_ERR2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a004500,
	0,
	3,
	soc_QCN_TOV_TBL_ECC_ERR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_QDB_MEM_DEBUG_TMr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12002700,
	0,
	6,
	soc_QDB_MEM_DEBUG_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDCTAGCTRLDBGr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x570,
	SOC_REG_FLAG_RO,
	6,
	soc_QDCTAGCTRLDBGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07fffff7, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDCTAGCTRLDBGSELr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x56f,
	0,
	1,
	soc_QDCTAGCTRLDBGSELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRBISTENABLEr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x667,
	0,
	1,
	soc_QDRBISTENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRCALIBRATIONBYPASSr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x696,
	0,
	2,
	soc_QDRCALIBRATIONBYPASSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRCALIBRATIONCONFIGURATIONREGISTERr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x694,
	0,
	5,
	soc_QDRCALIBRATIONCONFIGURATIONREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000ff1ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRCALIBRATIONTRIGGERr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x695,
	0,
	1,
	soc_QDRCALIBRATIONTRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRCONTROLLERRESETREGISTERr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x689,
	0,
	1,
	soc_QDRCONTROLLERRESETREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRCQEDGESELECTr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x6a4,
	0,
	1,
	soc_QDRCQEDGESELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRDLLOFFCONTROLr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x688,
	0,
	1,
	soc_QDRDLLOFFCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRDUMMYDATA0r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x68a,
	0,
	1,
	soc_QDRDUMMYDATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRDUMMYDATA1r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x68b,
	0,
	1,
	soc_QDRDUMMYDATA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRDUMMYDATA2r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x68c,
	0,
	1,
	soc_QDRDUMMYDATA2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRDUMMYDATA3r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x68d,
	0,
	1,
	soc_QDRDUMMYDATA3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRDUMMYDATA4r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x68e,
	0,
	1,
	soc_QDRDUMMYDATA4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRDUMMYDATA5r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x68f,
	0,
	1,
	soc_QDRDUMMYDATA5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRDUMMYDATA6r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x690,
	0,
	1,
	soc_QDRDUMMYDATA6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRDUMMYDATA7r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x691,
	0,
	1,
	soc_QDRDUMMYDATA7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRECCBITCORRECTIONCOUNTERr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x664,
	0,
	2,
	soc_QDRECCBITCORRECTIONCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRECCERRORCOUNTERr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x660,
	0,
	2,
	soc_QDRECCERRORCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRINITSTATUSr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x69b,
	SOC_REG_FLAG_RO,
	2,
	soc_QDRINITSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRPHYRESETr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x69a,
	0,
	2,
	soc_QDRPHYRESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000101, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRPLLCONFIGr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x2a,
	0,
	4,
	soc_QDRPLLCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x071f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRPLLEXTPROGr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x2e,
	0,
	3,
	soc_QDRPLLEXTPROGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000ff7, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRPROTECTDISABLEr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x663,
	0,
	1,
	soc_QDRPROTECTDISABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRREADCNTr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x574,
	0,
	4,
	soc_QDRREADCNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRREPLYDELAYr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x698,
	SOC_REG_FLAG_RO,
	1,
	soc_QDRREPLYDELAYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRREPLYLOCKr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x697,
	SOC_REG_FLAG_RO,
	1,
	soc_QDRREPLYLOCKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRSEEKDATA1r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x692,
	0,
	1,
	soc_QDRSEEKDATA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDRSEEKDATA2r */
	soc_block_list[53],
	soc_genreg,
	1,
	0x693,
	0,
	1,
	soc_QDRSEEKDATA2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDR_INDIRECTCOMMANDr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x640,
	0,
	5,
	soc_CFC_INDIRECTCOMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDR_INDIRECTCOMMANDADDRESSr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x641,
	0,
	2,
	soc_CFC_INDIRECTCOMMANDADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDR_INDIRECTCOMMANDDATAINCREMENTr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x642,
	0,
	1,
	soc_CFC_INDIRECTCOMMANDDATAINCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDR_INDIRECTCOMMANDRDDATAr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x630,
	SOC_REG_FLAG_RO,
	1,
	soc_OLP_INDIRECTCOMMANDRDDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDR_INDIRECTCOMMANDWRDATAr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x620,
	0,
	1,
	soc_OLP_INDIRECTCOMMANDWRDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDR_INTERRUPTMASKREGISTERr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x610,
	0,
	1,
	soc_QDR_INTERRUPTMASKREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QDR_INTERRUPTREGISTERr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x600,
	0,
	1,
	soc_QDR_INTERRUPTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEMDEBUG_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08001f,
	0,
	4,
	soc_QENTRY_LOWER_MEMDEBUG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEMDEBUG_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080020,
	0,
	14,
	soc_QENTRY_LOWER_MEMDEBUG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEMDEBUG_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa001e00,
	0,
	2,
	soc_QENTRY_LOWER_MEMDEBUG_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08002a,
	0,
	1,
	soc_EB_CCP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08002b,
	0,
	1,
	soc_EB_CCP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08002c,
	0,
	1,
	soc_EB_CCP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08002d,
	0,
	1,
	soc_EB_CCP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_4r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08002e,
	0,
	1,
	soc_EB_CCP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_5r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08002f,
	0,
	1,
	soc_EB_CCP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_6r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080030,
	0,
	1,
	soc_EB_CCP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_7r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080031,
	0,
	1,
	soc_EB_CCP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa002800,
	0,
	1,
	soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa002900,
	0,
	1,
	soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_2_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa002a00,
	0,
	1,
	soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_3_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa002b00,
	0,
	1,
	soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_4_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa002c00,
	0,
	1,
	soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_5_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa002d00,
	0,
	1,
	soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_6_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa002e00,
	0,
	1,
	soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_7_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa002f00,
	0,
	1,
	soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEMDEBUG_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08001d,
	0,
	4,
	soc_QENTRY_LOWER_MEMDEBUG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEMDEBUG_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08001e,
	0,
	14,
	soc_QENTRY_LOWER_MEMDEBUG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEMDEBUG_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa001d00,
	0,
	2,
	soc_QENTRY_LOWER_MEMDEBUG_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080022,
	0,
	1,
	soc_EB_CELL_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080023,
	0,
	1,
	soc_EB_CELL_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080024,
	0,
	1,
	soc_EB_CELL_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080025,
	0,
	1,
	soc_EB_CELL_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_4r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080026,
	0,
	1,
	soc_EB_CELL_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_5r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080027,
	0,
	1,
	soc_EB_CELL_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_6r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080028,
	0,
	1,
	soc_EB_CELL_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_7r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080029,
	0,
	1,
	soc_EB_CELL_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa002000,
	0,
	1,
	soc_MMU_REPL_HEAD_TBL_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa002100,
	0,
	1,
	soc_MMU_REPL_HEAD_TBL_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_2_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa002200,
	0,
	1,
	soc_MMU_REPL_HEAD_TBL_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_3_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa002300,
	0,
	1,
	soc_MMU_REPL_HEAD_TBL_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_4_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa002400,
	0,
	1,
	soc_MMU_REPL_HEAD_TBL_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_5_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa002500,
	0,
	1,
	soc_MMU_REPL_HEAD_TBL_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_6_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa002600,
	0,
	1,
	soc_MMU_REPL_HEAD_TBL_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_7_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa002700,
	0,
	1,
	soc_MMU_REPL_HEAD_TBL_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_QE_INTEROP_CONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x308001a,
	0,
	1,
	soc_QE_INTEROP_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A0_HIr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80036,
	0,
	1,
	soc_QE_TYPE_CHANNEL_MASK_A0_HIr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A0_LOr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80037,
	0,
	1,
	soc_QE_TYPE_CHANNEL_MASK_A0_LOr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A1_HIr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80038,
	0,
	1,
	soc_QE_TYPE_CHANNEL_MASK_A1_HIr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A1_LOr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80039,
	0,
	1,
	soc_QE_TYPE_CHANNEL_MASK_A1_LOr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A2_HIr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8003a,
	0,
	1,
	soc_QE_TYPE_CHANNEL_MASK_A2_HIr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A2_LOr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8003b,
	0,
	1,
	soc_QE_TYPE_CHANNEL_MASK_A2_LOr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A3_HIr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8003c,
	0,
	1,
	soc_QE_TYPE_CHANNEL_MASK_A3_HIr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A3_LOr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8003d,
	0,
	1,
	soc_QE_TYPE_CHANNEL_MASK_A3_LOr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B0_HIr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8003e,
	0,
	1,
	soc_QE_TYPE_CHANNEL_MASK_B0_HIr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B0_LOr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8003f,
	0,
	1,
	soc_QE_TYPE_CHANNEL_MASK_B0_LOr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B1_HIr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80040,
	0,
	1,
	soc_QE_TYPE_CHANNEL_MASK_B1_HIr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B1_LOr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80041,
	0,
	1,
	soc_QE_TYPE_CHANNEL_MASK_B1_LOr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B2_HIr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80042,
	0,
	1,
	soc_QE_TYPE_CHANNEL_MASK_B2_HIr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B2_LOr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80043,
	0,
	1,
	soc_QE_TYPE_CHANNEL_MASK_B2_LOr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B3_HIr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80044,
	0,
	1,
	soc_QE_TYPE_CHANNEL_MASK_B3_HIr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B3_LOr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80045,
	0,
	1,
	soc_QE_TYPE_CHANNEL_MASK_B3_LOr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_QGPORT_CONFIGr */
	soc_block_list[14],
	soc_genreg,
	1,
	0x80d00,
	0,
	2,
	soc_GPORT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_QGPORT_MAC_XGXS_CTRLr */
	soc_block_list[14],
	soc_genreg,
	1,
	0x80d01,
	0,
	11,
	soc_MAC_XGXS_CTRL_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_QGPORT_MAC_XGXS_STAT_GS0r */
	soc_block_list[14],
	soc_genreg,
	1,
	0x80d02,
	SOC_REG_FLAG_RO,
	22,
	soc_MAC_XGXS_STAT_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_QGPORT_MAC_XGXS_STAT_GS1r */
	soc_block_list[14],
	soc_genreg,
	1,
	0x80d03,
	SOC_REG_FLAG_RO,
	22,
	soc_MAC_XGXS_STAT_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_QGPORT_MAC_XGXS_STAT_GS2r */
	soc_block_list[14],
	soc_genreg,
	1,
	0x80d04,
	SOC_REG_FLAG_RO,
	22,
	soc_MAC_XGXS_STAT_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_QGPORT_MAC_XGXS_STAT_GS3r */
	soc_block_list[14],
	soc_genreg,
	1,
	0x80d05,
	SOC_REG_FLAG_RO,
	22,
	soc_MAC_XGXS_STAT_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_BP_SYNCr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80023,
	0,
	3,
	soc_QMA_BP_SYNCr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_CONFIG0r */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80001,
	0,
	5,
	soc_QMA_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000f1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_CONFIG1r */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80002,
	0,
	2,
	soc_QMA_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00050000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_DEBUG1r */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80011,
	0,
	4,
	soc_QMA_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x005fffe8, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_DEBUG2r */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80012,
	0,
	1,
	soc_QMA_DEBUG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_ECC_DEBUG0r */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80016,
	0,
	18,
	soc_QMA_ECC_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00011555, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_ECC_ERROR0r */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80017,
	0,
	22,
	soc_QMA_ECC_ERROR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_ECC_ERROR0_MASKr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80018,
	0,
	22,
	soc_QMA_ECC_ERROR0_MASKr_fields,
	SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_ERROR0r */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80008,
	0,
	1,
	soc_QMA_ERROR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_ERROR1r */
	soc_block_list[19],
	soc_genreg,
	1,
	0x8000a,
	0,
	2,
	soc_QMA_ERROR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    { /* SOC_REG_INT_QMA_ERROR2r */
	soc_block_list[19],
	soc_genreg,
	1,
	0x8000c,
	0,
	6,
	soc_QMA_ERROR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_ERROR0_MASKr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80009,
	0,
	1,
	soc_QMA_ERROR0_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_ERROR1_MASKr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x8000b,
	0,
	2,
	soc_QMA_ERROR1_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_ERROR2_BCM88230_C0r */
	soc_block_list[19],
	soc_genreg,
	1,
	0x8000c,
	0,
	7,
	soc_QMA_ERROR2_BCM88230_C0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    { /* SOC_REG_INT_QMA_ERROR2_MASKr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x8000d,
	0,
	6,
	soc_QMA_ERROR2_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_ERROR2_MASK_BCM88230_C0r */
	soc_block_list[19],
	soc_genreg,
	1,
	0x8000d,
	0,
	7,
	soc_QMA_ERROR2_MASK_BCM88230_C0r_fields,
	SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_HALT_CFGr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80010,
	0,
	7,
	soc_QMA_HALT_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_IFENQR_DEBUGr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80026,
	0,
	5,
	soc_QMA_IFENQR_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000420, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_LQ_WRED_PDROP0r */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80006,
	0,
	2,
	soc_QMA_LQ_WRED_PDROP0r_fields,
	SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_LQ_WRED_PDROP1r */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80007,
	0,
	2,
	soc_QMA_LQ_WRED_PDROP1r_fields,
	SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_QBUFFSPROFILE_ECC_STATUSr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80019,
	0,
	2,
	soc_QMA_QBUFFSPROFILE_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_QS_SB_DEBUGr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80014,
	0,
	5,
	soc_CI0_TX_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_Q_MAX_BUFFS_ECC_STATUSr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x8001b,
	0,
	1,
	soc_EP_REQP_BUFFER_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_Q_MIN_BUFFS_ECC_STATUSr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x8001c,
	0,
	1,
	soc_EP_REQP_BUFFER_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_RAM_TM0r */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80022,
	0,
	9,
	soc_QMA_RAM_TM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_RAM_TM1r */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80024,
	0,
	1,
	soc_QMA_RAM_TM1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_RANDGEN_ECC_STATUSr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80020,
	0,
	3,
	soc_QMA_RANDGEN_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_RAND_DEBUGr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80013,
	0,
	1,
	soc_QMA_RAND_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_RBENQR_DEBUGr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80025,
	0,
	4,
	soc_QMA_RBENQR_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_RBENQR_FIFO_ECC_STATUSr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x8001f,
	0,
	1,
	soc_QMA_RBENQR_FIFO_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00078000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_RB_SB_DEBUGr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80015,
	0,
	5,
	soc_CI0_TX_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_SW_RESETr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80000,
	0,
	1,
	soc_QMA_SW_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_TAG_DEBUGr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80021,
	0,
	5,
	soc_QMA_TAG_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x02000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_VOQ_WRED_PDROP0r */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80004,
	0,
	2,
	soc_QMA_VOQ_WRED_PDROP0r_fields,
	SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_VOQ_WRED_PDROP1r */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80005,
	0,
	2,
	soc_QMA_VOQ_WRED_PDROP1r_fields,
	SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_VOQ_WRED_STATE_ECC_STATUSr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x8001e,
	0,
	1,
	soc_EB_CELL_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_WREDCURVE_ECC_STATUSr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x8001a,
	0,
	1,
	soc_QMA_WREDCURVE_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_WRED_AVG_QUEUE_LENGTH_ECC_STATUSr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x8001d,
	0,
	1,
	soc_EB_CELL_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_WRED_CONFIGr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80003,
	0,
	11,
	soc_QMA_WRED_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x01bc0000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ALLOCBUFFSCNT_ECC_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80031,
	0,
	2,
	soc_QMA_QBUFFSPROFILE_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ARB_DEBUGr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8005e,
	0,
	9,
	soc_QMB_ARB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_BUFFER_LIST_A_ECC_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80036,
	0,
	2,
	soc_QMB_BUFFER_LIST_A_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_BUFFER_LIST_B_ECC_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80037,
	0,
	2,
	soc_QMB_BUFFER_LIST_B_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_BUFFER_LIST_C_ECC_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80038,
	0,
	2,
	soc_QMB_BUFFER_LIST_C_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_BUFFER_LIST_D_ECC_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80039,
	0,
	2,
	soc_QMB_BUFFER_LIST_D_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_CONFIG0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80001,
	0,
	6,
	soc_QMB_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_CONFIG1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80002,
	0,
	1,
	soc_QMB_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_CONFIG2r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80003,
	0,
	4,
	soc_QMB_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_CONFIG3r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80004,
	0,
	4,
	soc_QMB_CONFIG3r_fields,
	SOC_RESET_VAL_DEC(0x00200000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80022,
	0,
	2,
	soc_QMB_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0013ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80023,
	0,
	4,
	soc_QMB_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x0001fffe, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG2r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80024,
	0,
	3,
	soc_QMB_DEBUG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG_CNT0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8004a,
	0,
	2,
	soc_QMB_DEBUG_CNT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG_CNT1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8004b,
	0,
	2,
	soc_QMB_DEBUG_CNT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG_CNT2r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8004c,
	0,
	2,
	soc_QMB_DEBUG_CNT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG_CNT3r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8004d,
	0,
	2,
	soc_QMB_DEBUG_CNT3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG_CNT4r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8004e,
	0,
	1,
	soc_QMB_DEBUG_CNT4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG_CNT5r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8004f,
	0,
	1,
	soc_QMB_DEBUG_CNT5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG_CNT6r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80050,
	0,
	2,
	soc_QMB_DEBUG_CNT6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG_CNT7r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80051,
	0,
	2,
	soc_QMB_DEBUG_CNT7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEQD_SB_DEBUGr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8002b,
	0,
	5,
	soc_CI0_TX_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    { /* SOC_REG_INT_QMB_ECC_DEBUG0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8002c,
	0,
	28,
	soc_QMB_ECC_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x05555555, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ECC_DEBUG0_BCM88230_C0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8002c,
	0,
	30,
	soc_QMB_ECC_DEBUG0_BCM88230_C0r_fields,
	SOC_RESET_VAL_DEC(0x15555555, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ECC_ERROR0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8002d,
	0,
	32,
	soc_QMB_ECC_ERROR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    { /* SOC_REG_INT_QMB_ECC_ERROR1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8002f,
	0,
	16,
	soc_QMB_ECC_ERROR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ECC_ERROR0_MASKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8002e,
	0,
	32,
	soc_QMB_ECC_ERROR0_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ECC_ERROR1_BCM88230_C0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8002f,
	0,
	18,
	soc_QMB_ECC_ERROR1_BCM88230_C0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    { /* SOC_REG_INT_QMB_ECC_ERROR1_MASKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80030,
	0,
	16,
	soc_QMB_ECC_ERROR1_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ECC_ERROR1_MASK_BCM88230_C0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80030,
	0,
	18,
	soc_QMB_ECC_ERROR1_MASK_BCM88230_C0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ECONTEXT_ALLOCBUFFSCNT_ECC_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8003a,
	0,
	1,
	soc_FD_SVT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ECONTEXT_INFLIGHTBUFFCNT_ECC_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8003b,
	0,
	1,
	soc_FD_SVT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ECONTEXT_TAIL_LLA_ECC_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8003c,
	0,
	1,
	soc_FD_SVT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_EMPTY_QUEUE_GRANTr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80042,
	0,
	2,
	soc_QMB_EMPTY_QUEUE_GRANTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ENQD_DEBUGr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80045,
	0,
	5,
	soc_QMB_ENQD_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x0000b000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ENQD_FIFO_ECC_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80040,
	0,
	1,
	soc_EP_STATS_CTRL_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ENQD_SB_DEBUGr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8002a,
	0,
	5,
	soc_CI0_TX_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ENQR_DEBUGr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80046,
	0,
	3,
	soc_QMB_ENQR_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ENQR_FIFO_ECC_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8003f,
	0,
	1,
	soc_EP_STATS_CTRL_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ENQ_REQ_DEBUG4r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80025,
	0,
	1,
	soc_QMB_ENQ_REQ_DEBUG4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ERROR0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80017,
	0,
	1,
	soc_QMB_ERROR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ERROR1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80019,
	0,
	1,
	soc_QMB_ERROR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ERROR2r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8001b,
	0,
	1,
	soc_QMB_ERROR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ERROR3r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8001d,
	0,
	23,
	soc_QMB_ERROR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ERROR0_MASKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80018,
	0,
	1,
	soc_QMB_ERROR0_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ERROR1_MASKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8001a,
	0,
	1,
	soc_QMB_ERROR1_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ERROR2_MASKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8001c,
	0,
	1,
	soc_QMB_ERROR2_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ERROR3_MASKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8001e,
	0,
	23,
	soc_QMB_ERROR3_MASKr_fields,
	SOC_RESET_VAL_DEC(0x007fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ETAGS_DEBUG0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80048,
	0,
	3,
	soc_QMB_ETAGS_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ETAGS_DEBUG1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80049,
	0,
	5,
	soc_QMB_ETAGS_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_FLUSH_PENDING_ECC_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80035,
	0,
	1,
	soc_QMB_FLUSH_PENDING_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_FL_DEBUG0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80026,
	0,
	6,
	soc_QMB_FL_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_FL_DEBUG1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80027,
	0,
	1,
	soc_QMB_FL_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_FL_DEBUG2r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80028,
	0,
	1,
	soc_QMB_FL_DEBUG2r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_FL_DEBUG3r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80029,
	0,
	2,
	soc_QMB_FL_DEBUG3r_fields,
	SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_FL_DEBUG4r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80047,
	0,
	3,
	soc_QMB_FL_DEBUG4r_fields,
	SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_HALT_CFGr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80021,
	0,
	13,
	soc_QMB_HALT_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_HEAD_LLA_ECC_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80032,
	0,
	2,
	soc_QMA_QBUFFSPROFILE_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_LLA_TRANS_ECC_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80034,
	0,
	1,
	soc_EP_DEST_PORT_MAP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS0_STATUS0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80077,
	0,
	2,
	soc_QMB_PFC_COS0_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS0_WATERMARKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8007f,
	0,
	1,
	soc_QMB_PFC_COS0_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS1_STATUS0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80078,
	0,
	2,
	soc_QMB_PFC_COS0_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS1_WATERMARKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80080,
	0,
	1,
	soc_QMB_PFC_COS0_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS2_STATUS0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80079,
	0,
	2,
	soc_QMB_PFC_COS0_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS2_WATERMARKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80081,
	0,
	1,
	soc_QMB_PFC_COS0_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS3_STATUS0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8007a,
	0,
	2,
	soc_QMB_PFC_COS0_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS3_WATERMARKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80082,
	0,
	1,
	soc_QMB_PFC_COS0_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS4_STATUS0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8007b,
	0,
	2,
	soc_QMB_PFC_COS0_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS4_WATERMARKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80083,
	0,
	1,
	soc_QMB_PFC_COS0_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS5_STATUS0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8007c,
	0,
	2,
	soc_QMB_PFC_COS0_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS5_WATERMARKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80084,
	0,
	1,
	soc_QMB_PFC_COS0_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS6_STATUS0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8007d,
	0,
	2,
	soc_QMB_PFC_COS0_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS6_WATERMARKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80085,
	0,
	1,
	soc_QMB_PFC_COS0_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS7_STATUS0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8007e,
	0,
	2,
	soc_QMB_PFC_COS0_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS7_WATERMARKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80086,
	0,
	1,
	soc_QMB_PFC_COS0_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_ERRORr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800b9,
	0,
	9,
	soc_QMB_PFC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_ERROR_MASKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800ba,
	0,
	9,
	soc_QMB_PFC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_LINE_CNT_ECC_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800b2,
	0,
	1,
	soc_QMB_STATSCFG_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_LOSSLESS_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80087,
	0,
	1,
	soc_QMB_PFC_LOSSLESS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_PG_RESERVE_DROP_0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800b6,
	0,
	4,
	soc_QMB_PFC_PG_RESERVE_DROP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_PG_RESERVE_DROP_1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800b7,
	0,
	4,
	soc_QMB_PFC_PG_RESERVE_DROP_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_PG_TAIL_DROP_0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800b4,
	0,
	4,
	soc_QMB_PFC_PG_TAIL_DROP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_PG_TAIL_DROP_1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800b5,
	0,
	4,
	soc_QMB_PFC_PG_TAIL_DROP_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROPr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800b3,
	0,
	1,
	soc_QMB_ERROR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800bf,
	0,
	1,
	soc_QMB_PFC_SP_PG_TAIL_DROP_ERROR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800c1,
	0,
	1,
	soc_QMB_PFC_SP_PG_TAIL_DROP_ERROR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR2r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800c3,
	0,
	1,
	soc_QMB_PFC_SP_PG_TAIL_DROP_ERROR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR3r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800c5,
	0,
	1,
	soc_QMB_PFC_SP_PG_TAIL_DROP_ERROR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800c0,
	0,
	1,
	soc_QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR1_MASKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800c2,
	0,
	1,
	soc_QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR2_MASKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800c4,
	0,
	1,
	soc_QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR3_MASKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800c6,
	0,
	1,
	soc_QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_XSTATE0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800bb,
	0,
	1,
	soc_QMB_PFC_SP_PG_XSTATE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_XSTATE1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800bc,
	0,
	1,
	soc_QMB_PFC_SP_PG_XSTATE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_XSTATE2r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800bd,
	0,
	1,
	soc_QMB_PFC_SP_PG_XSTATE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_XSTATE3r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800be,
	0,
	1,
	soc_QMB_PFC_SP_PG_XSTATE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PKT_HDR_ADJUST0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80008,
	0,
	8,
	soc_QMB_PKT_HDR_ADJUST0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PKT_HDR_ADJUST1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80009,
	0,
	8,
	soc_QMB_PKT_HDR_ADJUST1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PKT_HDR_ADJUST2r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8000a,
	0,
	8,
	soc_QMB_PKT_HDR_ADJUST2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PKT_HDR_ADJUST3r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8000b,
	0,
	8,
	soc_QMB_PKT_HDR_ADJUST3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PKT_HDR_ADJUST4r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8000c,
	0,
	4,
	soc_QMB_PKT_HDR_ADJUST4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_QUEUE_CONFIG_CTRLr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80005,
	0,
	5,
	soc_QMB_QUEUE_CONFIG_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_QUEUE_CONFIG_DATAr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80006,
	0,
	3,
	soc_QMB_QUEUE_CONFIG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_RAM_TM0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80043,
	0,
	9,
	soc_QMB_RAM_TM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    { /* SOC_REG_INT_QMB_RAM_TM1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80044,
	0,
	7,
	soc_QMB_RAM_TM1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_RAM_TM1_BCM88230_C0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80044,
	0,
	8,
	soc_QMB_RAM_TM1_BCM88230_C0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_SELECTED_Qr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80013,
	0,
	1,
	soc_QMB_SELECTED_Qr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_SLQ_BYTE_CNTr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80016,
	0,
	1,
	soc_QMB_SLQ_BYTE_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_SLQ_COUNTER_ECC_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8003d,
	0,
	1,
	soc_FD_SVT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_SLQ_PKT_CNTr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80015,
	0,
	1,
	soc_QMB_SLQ_PKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_SLQ_PTRr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80014,
	0,
	3,
	soc_QMB_SLQ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_STATSCFG_ECC_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8003e,
	0,
	1,
	soc_QMB_STATSCFG_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_STATUS0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80011,
	0,
	1,
	soc_QMB_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_STATUS1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80012,
	0,
	1,
	soc_QMB_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_SW_RESETr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80000,
	0,
	1,
	soc_QMA_SW_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_TAIL_LLA_ECC_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80033,
	0,
	2,
	soc_QMA_QBUFFSPROFILE_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_TC_FP_ECC_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80041,
	0,
	1,
	soc_FD_SVT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_TRACE_IF_STATUSr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8001f,
	0,
	2,
	soc_QMB_TRACE_IF_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_TRACE_IF_STATUS_MASKr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80020,
	0,
	2,
	soc_QMB_TRACE_IF_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_AGER_CONFIG0r */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80004,
	0,
	2,
	soc_QMC_AGER_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_AGER_CONFIG1r */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80005,
	0,
	2,
	soc_QMC_AGER_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x7fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_BUFFER_AGE_ECC_STATUSr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80011,
	0,
	1,
	soc_EB_CELL_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0)
    { /* SOC_REG_INT_QMC_CONFIG0r */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80001,
	0,
	6,
	soc_QMC_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_CONFIG0_BCM88230_B0r */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80001,
	0,
	7,
	soc_QMC_CONFIG0_BCM88230_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_DC_CONFIG0r */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80002,
	0,
	1,
	soc_QMC_DC_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_DC_CONFIG1r */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80003,
	0,
	1,
	soc_QMC_DC_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_ECC_DEBUGr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x8000c,
	0,
	8,
	soc_QMC_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000055, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_ECC_ERRORr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x8000d,
	0,
	10,
	soc_QMC_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_ECC_ERROR_MASKr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x8000e,
	0,
	10,
	soc_QMC_ECC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_ERROR0r */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80009,
	0,
	15,
	soc_QMC_ERROR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_ERROR0_MASKr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x8000a,
	0,
	15,
	soc_QMC_ERROR0_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_QAVG_CONFIG0r */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80006,
	0,
	2,
	soc_QMC_QAVG_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x0001fffe, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_RAM_TM0r */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80013,
	0,
	4,
	soc_QMC_RAM_TM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_RATE_DELTA_MAX_ECC_STATUSr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80012,
	0,
	1,
	soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_STATUS0r */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80007,
	0,
	2,
	soc_QMC_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_STATUS1r */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80008,
	0,
	1,
	soc_QMC_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_SW_RESETr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80000,
	0,
	1,
	soc_QMA_SW_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_VOQ_ARRIVALS_ECC_STATUSr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x8000f,
	0,
	2,
	soc_QMA_QBUFFSPROFILE_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_VOQ_CONFIG_ECC_STATUSr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x80010,
	0,
	1,
	soc_EB_CELL_DATA_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_AGED_DROP_COUNTr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2004200,
	0,
	2,
	soc_QM_AGED_DROP_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_AGER_CONFIGr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2001000,
	0,
	6,
	soc_QM_AGER_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x000ee000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_AGER_DEBUGr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2008900,
	0,
	4,
	soc_QM_AGER_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_AGER_STATUSr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2002800,
	0,
	3,
	soc_QM_AGER_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_AG_ACCEPT_COUNTr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2003c00,
	0,
	1,
	soc_QM_AG_ACCEPT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_CONFIG0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2000500,
	0,
	2,
	soc_QM_BUFFER_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_CONFIG1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2000600,
	0,
	2,
	soc_QM_BUFFER_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x20004000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_CONFIG2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2000700,
	0,
	2,
	soc_QM_BUFFER_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_CONFIG3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2000800,
	0,
	2,
	soc_QM_BUFFER_CONFIG3r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_CONFIG4r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2000900,
	0,
	2,
	soc_QM_BUFFER_CONFIG4r_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_CONFIG5r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2000a00,
	0,
	2,
	soc_QM_BUFFER_CONFIG5r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_CONFIG6r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2000b00,
	0,
	1,
	soc_QM_BUFFER_CONFIG6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_CONFIG7r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2000c00,
	0,
	1,
	soc_QM_BUFFER_CONFIG7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_CONFIG8r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2000d00,
	0,
	8,
	soc_QM_BUFFER_CONFIG8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f7fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_STATUS0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2001800,
	0,
	5,
	soc_QM_BUFFER_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_STATUS1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2001900,
	0,
	2,
	soc_QM_BUFFER_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_STATUS2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2001a00,
	0,
	5,
	soc_QM_BUFFER_STATUS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_STATUS3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2001b00,
	0,
	5,
	soc_QM_BUFFER_STATUS3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_STATUS4r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2001c00,
	0,
	12,
	soc_QM_BUFFER_STATUS4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_CONFIGr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2000000,
	0,
	2,
	soc_QM_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_CS_CONFIG0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8000d,
	0,
	3,
	soc_QM_CS_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_CS_CONFIG1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8000e,
	0,
	2,
	soc_QM_CS_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_CS_QSTATSLKUP0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8000f,
	0,
	8,
	soc_QM_CS_QSTATSLKUP0r_fields,
	SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_CS_QSTATSLKUP1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80010,
	0,
	8,
	soc_QM_CS_QSTATSLKUP1r_fields,
	SOC_RESET_VAL_DEC(0xfedcba98, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUGr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2007a00,
	0,
	8,
	soc_QM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_ENQ_TAGr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2009900,
	0,
	10,
	soc_QM_DEBUG_ENQ_TAGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_HPRE_ENQr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2008a00,
	0,
	4,
	soc_QM_DEBUG_HPRE_ENQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_HPRE_ENQDONEr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2008b00,
	0,
	4,
	soc_QM_DEBUG_HPRE_ENQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_HPTE_DEQr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2009000,
	0,
	4,
	soc_QM_DEBUG_HPRE_ENQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPRE0_EG_ENQ_RESPr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2009600,
	0,
	4,
	soc_QM_DEBUG_IPRE0_EG_ENQ_RESPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPRE0_IG_ENQ_RESPr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2009500,
	0,
	4,
	soc_QM_DEBUG_IPRE0_EG_ENQ_RESPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPRE1_EG_ENQ_RESPr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2009800,
	0,
	4,
	soc_QM_DEBUG_IPRE0_EG_ENQ_RESPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPRE1_IG_ENQ_RESPr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2009700,
	0,
	4,
	soc_QM_DEBUG_IPRE0_EG_ENQ_RESPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPRE_EG_ENQr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2008d00,
	0,
	6,
	soc_QM_DEBUG_IPRE_EG_ENQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPRE_EG_ENQDONEr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2008f00,
	0,
	4,
	soc_QM_DEBUG_IPRE_EG_ENQDONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPRE_IG_ENQr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2008c00,
	0,
	6,
	soc_QM_DEBUG_IPRE_EG_ENQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPRE_IG_ENQDONEr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2008e00,
	0,
	4,
	soc_QM_DEBUG_IPRE_EG_ENQDONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPTE_EG_DEQr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2009200,
	0,
	4,
	soc_QM_DEBUG_IPTE_EG_DEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPTE_EG_DEQDONEr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2009400,
	0,
	4,
	soc_QM_DEBUG_IPTE_EG_DEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPTE_IG_DEQr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2009100,
	0,
	4,
	soc_QM_DEBUG_IPTE_EG_DEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPTE_IG_DEQDONEr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2009300,
	0,
	4,
	soc_QM_DEBUG_IPTE_EG_DEQr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_LB_DROPr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2009a00,
	0,
	4,
	soc_QM_DEBUG_LB_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DQUEUE_CONFIG0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2000100,
	0,
	1,
	soc_QM_DQUEUE_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DQUEUE_CONFIG1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2000200,
	0,
	1,
	soc_QM_DQUEUE_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DQUEUE_CONFIG2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2000300,
	0,
	1,
	soc_QM_DQUEUE_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DQUEUE_CONFIG3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2000400,
	0,
	1,
	soc_QM_DQUEUE_CONFIG3r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_DEBUG0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2004f00,
	0,
	16,
	soc_QM_ECC_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_DEBUG1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2005000,
	0,
	20,
	soc_QM_ECC_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_DEBUG2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2005100,
	0,
	19,
	soc_QM_ECC_DEBUG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_DEBUG3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2005200,
	0,
	19,
	soc_QM_ECC_DEBUG3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_DEBUG4r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2005300,
	0,
	8,
	soc_QM_ECC_DEBUG4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_ERROR0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2004500,
	0,
	20,
	soc_QM_ECC_ERROR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_ERROR1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2004700,
	0,
	24,
	soc_QM_ECC_ERROR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_ERROR2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2004900,
	0,
	18,
	soc_QM_ECC_ERROR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_ERROR3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2004b00,
	0,
	8,
	soc_QM_ECC_ERROR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_ERROR0_MASKr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2004600,
	0,
	20,
	soc_QM_ECC_ERROR0_MASKr_fields,
	SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_ERROR1_MASKr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2004800,
	0,
	24,
	soc_QM_ECC_ERROR1_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_ERROR2_MASKr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2004a00,
	0,
	18,
	soc_QM_ECC_ERROR2_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_ERROR3_MASKr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2004c00,
	0,
	8,
	soc_QM_ECC_ERROR3_MASKr_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2005500,
	0,
	4,
	soc_QM_ECC_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2005600,
	0,
	2,
	soc_QM_ECC_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2005700,
	0,
	1,
	soc_QM_ECC_STATUS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2005800,
	0,
	1,
	soc_QM_ECC_STATUS3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS4r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2005900,
	0,
	1,
	soc_QM_ECC_STATUS4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS5r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2005a00,
	0,
	2,
	soc_QM_ECC_STATUS5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS6r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2005b00,
	0,
	1,
	soc_QM_ECC_STATUS6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS7r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2005c00,
	0,
	1,
	soc_QM_ECC_STATUS7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS8r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2005d00,
	0,
	1,
	soc_QM_ECC_STATUS8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS9r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2005e00,
	0,
	1,
	soc_QM_ECC_STATUS9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS10r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2005f00,
	0,
	1,
	soc_QM_ECC_STATUS10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS11r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2006000,
	0,
	2,
	soc_QM_ECC_STATUS11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS12r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2006100,
	0,
	1,
	soc_QM_ECC_STATUS12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS13r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2006200,
	0,
	1,
	soc_QM_ECC_STATUS13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS14r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2006300,
	0,
	1,
	soc_QM_ECC_STATUS14r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS15r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2006400,
	0,
	1,
	soc_QM_ECC_STATUS15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS16r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2006500,
	0,
	2,
	soc_QM_ECC_STATUS16r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS17r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2006600,
	0,
	2,
	soc_QM_ECC_STATUS17r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS18r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2006700,
	0,
	2,
	soc_QM_ECC_STATUS18r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS19r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2006800,
	0,
	3,
	soc_QM_ECC_STATUS19r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_EGRESS_SQ_ACCEPT_COUNTr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2003500,
	0,
	1,
	soc_QM_EGRESS_SQ_ACCEPT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_EGRESS_SQ_DROP_COUNTr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2003600,
	0,
	1,
	soc_QM_EGRESS_SQ_DROP_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ERRORr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2004300,
	0,
	12,
	soc_QM_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ERROR_MASKr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2004400,
	0,
	12,
	soc_QM_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_CONFIG0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2001100,
	0,
	1,
	soc_QM_FC_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_CONFIG1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2001200,
	0,
	1,
	soc_QM_FC_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_CONFIG2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2001300,
	0,
	2,
	soc_QM_FC_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_DEBUG0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2007b00,
	0,
	1,
	soc_QM_FC_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_DEBUG1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2007c00,
	0,
	1,
	soc_QM_FC_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_DEBUG2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2007d00,
	0,
	1,
	soc_QM_FC_DEBUG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_DEBUG3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2007e00,
	0,
	1,
	soc_QM_FC_DEBUG3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_DEBUG4r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2007f00,
	0,
	3,
	soc_QM_FC_DEBUG4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_DEBUG5r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2008000,
	0,
	1,
	soc_QM_FC_DEBUG5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_STATUS0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2002900,
	0,
	1,
	soc_QM_FC_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_STATUS1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2002a00,
	0,
	1,
	soc_QM_FC_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_STATUS2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2002b00,
	0,
	1,
	soc_QM_FC_STATUS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_STATUS3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2002c00,
	0,
	1,
	soc_QM_FC_STATUS3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_STATUS4r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2002d00,
	0,
	5,
	soc_QM_FC_STATUS4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_CONFIG0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2000e00,
	0,
	5,
	soc_QM_FP_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7ffffffe, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_CONFIG1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2000f00,
	0,
	6,
	soc_QM_FP_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007fffe, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_FIFO_PTR0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2002300,
	0,
	2,
	soc_QM_FP_FIFO_PTR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_FIFO_PTR1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2002400,
	0,
	2,
	soc_QM_FP_FIFO_PTR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_FIFO_PTR2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2002500,
	0,
	2,
	soc_QM_FP_FIFO_PTR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_FIFO_PTR3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2002600,
	0,
	2,
	soc_QM_FP_FIFO_PTR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_FIFO_PTR4r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2002700,
	0,
	2,
	soc_QM_FP_FIFO_PTR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_STATUS0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2001d00,
	0,
	2,
	soc_QM_FP_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_STATUS1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2001e00,
	0,
	2,
	soc_QM_FP_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_STATUS2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2001f00,
	0,
	2,
	soc_QM_FP_STATUS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_STATUS3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2002000,
	0,
	2,
	soc_QM_FP_STATUS3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_STATUS4r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2002100,
	0,
	2,
	soc_QM_FP_STATUS4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_STATUS5r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2002200,
	0,
	1,
	soc_QM_FP_STATUS5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_HCFC_CONFIG0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800b0,
	0,
	7,
	soc_QM_HCFC_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_HCFC_CONFIG1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800b1,
	0,
	3,
	soc_QM_HCFC_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_CONFIG0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2001400,
	0,
	4,
	soc_QM_HPTE_PAUSE_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_CONFIG1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2001500,
	0,
	2,
	soc_QM_HPTE_PAUSE_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_DEBUG0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2008100,
	0,
	1,
	soc_QM_HPTE_PAUSE_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_DEBUG1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2008200,
	0,
	1,
	soc_QM_HPTE_PAUSE_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_DEBUG2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2008300,
	0,
	1,
	soc_QM_HPTE_PAUSE_DEBUG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_DEBUG3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2008400,
	0,
	1,
	soc_QM_HPTE_PAUSE_DEBUG3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_DEBUG4r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2008500,
	0,
	4,
	soc_QM_HPTE_PAUSE_DEBUG4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_DEBUG5r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2008600,
	0,
	1,
	soc_QM_HPTE_PAUSE_DEBUG5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_STATUS0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2002e00,
	0,
	1,
	soc_QM_HPTE_PAUSE_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_STATUS1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2002f00,
	0,
	1,
	soc_QM_HPTE_PAUSE_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_STATUS2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2003000,
	0,
	1,
	soc_QM_HPTE_PAUSE_STATUS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_STATUS3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2003100,
	0,
	1,
	soc_QM_HPTE_PAUSE_STATUS3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_STATUS4r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2003200,
	0,
	4,
	soc_QM_HPTE_PAUSE_STATUS4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_INGRESS_SQ_ACCEPT_COUNTr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2003300,
	0,
	1,
	soc_QM_EGRESS_SQ_ACCEPT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_INGRESS_SQ_DROP_COUNTr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2003400,
	0,
	1,
	soc_QM_EGRESS_SQ_DROP_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_IPRE_EG_PAUSE_DEBUGr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2008800,
	0,
	3,
	soc_QM_IPRE_EG_PAUSE_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_IPRE_IG_PAUSE_DEBUGr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2008700,
	0,
	3,
	soc_QM_IPRE_EG_PAUSE_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_LLFC_CONFIGr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80072,
	0,
	2,
	soc_QM_LLFC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_LLFC_COS_TO_PG_MAP0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80073,
	0,
	2,
	soc_QM_LLFC_COS_TO_PG_MAP0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_LLFC_COS_TO_PG_MAP1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80074,
	0,
	2,
	soc_QM_LLFC_COS_TO_PG_MAP1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_LLFC_COS_TO_PG_MAP2r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80075,
	0,
	2,
	soc_QM_LLFC_COS_TO_PG_MAP2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_LLFC_COS_TO_PG_MAP3r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80076,
	0,
	2,
	soc_QM_LLFC_COS_TO_PG_MAP3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_INITr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2001600,
	0,
	27,
	soc_QM_MEM_INITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_INIT_STATUSr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2001700,
	0,
	27,
	soc_QM_MEM_INIT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2006a00,
	0,
	5,
	soc_QM_MEM_TEST0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2006b00,
	0,
	6,
	soc_QM_MEM_TEST1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2006c00,
	0,
	2,
	soc_QM_MEM_TEST2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2006d00,
	0,
	5,
	soc_QM_MEM_TEST3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST4r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2006e00,
	0,
	4,
	soc_QM_MEM_TEST4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST5r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2006f00,
	0,
	4,
	soc_QM_MEM_TEST5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST6r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2007000,
	0,
	4,
	soc_QM_MEM_TEST6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST7r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2007100,
	0,
	4,
	soc_QM_MEM_TEST7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST8r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2007200,
	0,
	4,
	soc_QM_MEM_TEST8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST9r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2007300,
	0,
	4,
	soc_QM_MEM_TEST9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST10r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2007400,
	0,
	4,
	soc_QM_MEM_TEST10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST11r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2007500,
	0,
	4,
	soc_QM_MEM_TEST11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST12r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2007600,
	0,
	4,
	soc_QM_MEM_TEST12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_PARITY_DEBUGr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2005400,
	0,
	27,
	soc_QM_PARITY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_PARITY_ERRORr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2004d00,
	0,
	12,
	soc_QM_PARITY_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_PARITY_ERROR_MASKr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2004e00,
	0,
	12,
	soc_QM_PARITY_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_PARITY_STATUSr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2006900,
	0,
	1,
	soc_QM_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_PD_ASSISTr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2011b00,
	0,
	2,
	soc_CI_PD_ASSISTr_fields,
	SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_PED_EGRESS_ACCEPT_COUNTr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2003900,
	0,
	1,
	soc_QM_PED_EGRESS_ACCEPT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_PED_EGRESS_DROP_COUNTr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2003a00,
	0,
	1,
	soc_QM_PED_EGRESS_DROP_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_PED_INGRESS_ACCEPT_COUNTr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2003700,
	0,
	1,
	soc_QM_PED_EGRESS_ACCEPT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_PED_INGRESS_DROP_COUNTr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2003800,
	0,
	1,
	soc_QM_PED_EGRESS_DROP_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0)
    { /* SOC_REG_INT_QM_PFC_CONFIG0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8005f,
	0,
	3,
	soc_QM_PFC_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_CONFIG1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80060,
	0,
	1,
	soc_QM_PFC_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_CONFIG2r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80061,
	0,
	8,
	soc_QM_PFC_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_CONFIG0_BCM88230_C0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8005f,
	0,
	5,
	soc_QM_PFC_CONFIG0_BCM88230_C0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_DEBUGr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800b8,
	0,
	11,
	soc_QM_PFC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_ENQ_SRC_PORT_LKUP_CFGr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80038,
	0,
	2,
	soc_QM_PFC_ENQ_SRC_PORT_LKUP_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_ENQ_SRC_PORT_LKUP_DEBUGr */
	soc_block_list[19],
	soc_genreg,
	1,
	0x80039,
	0,
	1,
	soc_QM_PFC_ENQ_SRC_PORT_LKUP_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8006a,
	0,
	1,
	soc_QM_PFC_MAX_THRESHOLD_COS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8006b,
	0,
	1,
	soc_QM_PFC_MAX_THRESHOLD_COS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS2r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8006c,
	0,
	1,
	soc_QM_PFC_MAX_THRESHOLD_COS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS3r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8006d,
	0,
	1,
	soc_QM_PFC_MAX_THRESHOLD_COS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS4r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8006e,
	0,
	1,
	soc_QM_PFC_MAX_THRESHOLD_COS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS5r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8006f,
	0,
	1,
	soc_QM_PFC_MAX_THRESHOLD_COS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS6r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80070,
	0,
	1,
	soc_QM_PFC_MAX_THRESHOLD_COS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS7r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80071,
	0,
	1,
	soc_QM_PFC_MAX_THRESHOLD_COS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800a8,
	0,
	1,
	soc_QM_PFC_PG_BUF_XON_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800a9,
	0,
	1,
	soc_QM_PFC_PG_BUF_XON_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_2r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800aa,
	0,
	1,
	soc_QM_PFC_PG_BUF_XON_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_3r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800ab,
	0,
	1,
	soc_QM_PFC_PG_BUF_XON_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_4r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800ac,
	0,
	1,
	soc_QM_PFC_PG_BUF_XON_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_5r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800ad,
	0,
	1,
	soc_QM_PFC_PG_BUF_XON_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_6r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800ae,
	0,
	1,
	soc_QM_PFC_PG_BUF_XON_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_7r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800af,
	0,
	1,
	soc_QM_PFC_PG_BUF_XON_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80088,
	0,
	1,
	soc_QM_PFC_RSVD_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80089,
	0,
	1,
	soc_QM_PFC_RSVD_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_2r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8008a,
	0,
	1,
	soc_QM_PFC_RSVD_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_3r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8008b,
	0,
	1,
	soc_QM_PFC_RSVD_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_4r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8008c,
	0,
	1,
	soc_QM_PFC_RSVD_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_5r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8008d,
	0,
	1,
	soc_QM_PFC_RSVD_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_6r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8008e,
	0,
	1,
	soc_QM_PFC_RSVD_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_7r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8008f,
	0,
	1,
	soc_QM_PFC_RSVD_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80090,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80091,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_2r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80092,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_3r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80093,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_4r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80094,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_5r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80095,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_6r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80096,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_7r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80097,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80098,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8009a,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_2r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8009c,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_3r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8009e,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_4r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800a0,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_5r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800a2,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_6r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800a4,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_7r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800a6,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80099,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8009b,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_2r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8009d,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_3r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x8009f,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_4r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800a1,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_5r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800a3,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_6r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800a5,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_7r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x800a7,
	0,
	1,
	soc_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_THRESHOLD_COS0r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80062,
	0,
	2,
	soc_QM_PFC_THRESHOLD_COS0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_THRESHOLD_COS1r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80063,
	0,
	2,
	soc_QM_PFC_THRESHOLD_COS0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_THRESHOLD_COS2r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80064,
	0,
	2,
	soc_QM_PFC_THRESHOLD_COS0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_THRESHOLD_COS3r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80065,
	0,
	2,
	soc_QM_PFC_THRESHOLD_COS0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_THRESHOLD_COS4r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80066,
	0,
	2,
	soc_QM_PFC_THRESHOLD_COS0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_THRESHOLD_COS5r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80067,
	0,
	2,
	soc_QM_PFC_THRESHOLD_COS0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_THRESHOLD_COS6r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80068,
	0,
	2,
	soc_QM_PFC_THRESHOLD_COS0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_THRESHOLD_COS7r */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80069,
	0,
	2,
	soc_QM_PFC_THRESHOLD_COS0r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_QSB_RAND_SB_DEBUGr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80053,
	0,
	5,
	soc_QM_QSB_RAND_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_QSB_RATE_SB_DEBUGr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80054,
	0,
	5,
	soc_QM_QSB_RAND_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_QUEUE_STATUS0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2007700,
	0,
	4,
	soc_QM_QUEUE_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_QUEUE_STATUS1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2007800,
	0,
	1,
	soc_QM_QUEUE_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_RC_ACCEPT_COUNTr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2003d00,
	0,
	1,
	soc_QM_AG_ACCEPT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_REPL_STATUSr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2007900,
	0,
	4,
	soc_QM_REPL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_RESERVED_DROP_COUNTr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2004100,
	0,
	2,
	soc_QM_RESERVED_DROP_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_RP_ACCEPT_COUNTr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2003e00,
	0,
	1,
	soc_QM_AG_ACCEPT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_RT_ACCEPT_COUNTr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2003b00,
	0,
	1,
	soc_QM_AG_ACCEPT_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_TAIL_DROP_CONFIGr */
	soc_block_list[26],
	soc_genreg,
	1,
	0x80007,
	0,
	3,
	soc_QM_TAIL_DROP_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TM_DROP_COUNT0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2003f00,
	0,
	2,
	soc_QM_TM_DROP_COUNT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TM_DROP_COUNT1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2004000,
	0,
	2,
	soc_QM_TM_DROP_COUNT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_CAPT0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2011800,
	0,
	5,
	soc_QM_TRACE_IF_HPRE_ENQDONE_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_CAPT1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2011700,
	0,
	6,
	soc_QM_TRACE_IF_HPRE_ENQDONE_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_CAPT2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2011600,
	0,
	7,
	soc_QM_TRACE_IF_HPRE_ENQDONE_CAPT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_CAPT3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2011500,
	0,
	13,
	soc_QM_TRACE_IF_HPRE_ENQDONE_CAPT3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2010b00,
	0,
	4,
	soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_COUNTERr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2010c00,
	0,
	1,
	soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_MASK0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2011400,
	0,
	5,
	soc_QM_TRACE_IF_HPRE_ENQDONE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_MASK1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2011300,
	0,
	6,
	soc_QM_TRACE_IF_HPRE_ENQDONE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_MASK2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2011200,
	0,
	7,
	soc_QM_TRACE_IF_HPRE_ENQDONE_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_MASK3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2011100,
	0,
	13,
	soc_QM_TRACE_IF_HPRE_ENQDONE_MASK3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_VALUE0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2011000,
	0,
	5,
	soc_QM_TRACE_IF_HPRE_ENQDONE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_VALUE1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2010f00,
	0,
	6,
	soc_QM_TRACE_IF_HPRE_ENQDONE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_VALUE2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2010e00,
	0,
	7,
	soc_QM_TRACE_IF_HPRE_ENQDONE_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_VALUE3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2010d00,
	0,
	13,
	soc_QM_TRACE_IF_HPRE_ENQDONE_MASK3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_CAPT0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200be00,
	0,
	10,
	soc_QM_TRACE_IF_HPRE_ENQUEUE_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_CAPT1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200bd00,
	0,
	4,
	soc_QM_TRACE_IF_HPRE_ENQUEUE_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_CAPT2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200bc00,
	0,
	6,
	soc_QM_TRACE_IF_HPRE_ENQUEUE_CAPT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_CAPT3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200bb00,
	0,
	7,
	soc_QM_TRACE_IF_HPRE_ENQUEUE_CAPT3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_CAPT4r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200ba00,
	0,
	1,
	soc_QM_TRACE_IF_HPRE_ENQUEUE_CAPT4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_CAPT5r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200b900,
	0,
	17,
	soc_QM_TRACE_IF_HPRE_ENQUEUE_CAPT5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_CONTROLr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200ab00,
	0,
	4,
	soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_COUNTERr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200ac00,
	0,
	1,
	soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_MASK0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200b800,
	0,
	10,
	soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_MASK1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200b700,
	0,
	4,
	soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_MASK2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200b600,
	0,
	6,
	soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_MASK3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200b500,
	0,
	7,
	soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_MASK4r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200b400,
	0,
	1,
	soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_MASK5r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200b300,
	0,
	17,
	soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_VALUE0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200b200,
	0,
	10,
	soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_VALUE1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200b100,
	0,
	4,
	soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_VALUE2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200b000,
	0,
	6,
	soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_VALUE3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200af00,
	0,
	7,
	soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_VALUE4r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200ae00,
	0,
	1,
	soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_VALUE5r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200ad00,
	0,
	17,
	soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_CAPT0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200fa00,
	0,
	5,
	soc_QM_TRACE_IF_HPTE_DEQUEUE_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_CAPT1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200f900,
	0,
	5,
	soc_QM_TRACE_IF_HPTE_DEQUEUE_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_CAPT2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200f800,
	0,
	13,
	soc_QM_TRACE_IF_HPTE_DEQUEUE_CAPT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_CONTROLr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200f000,
	0,
	4,
	soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_COUNTERr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200f100,
	0,
	1,
	soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_MASK0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200f700,
	0,
	5,
	soc_QM_TRACE_IF_HPTE_DEQUEUE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_MASK1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200f600,
	0,
	5,
	soc_QM_TRACE_IF_HPTE_DEQUEUE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_MASK2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200f500,
	0,
	13,
	soc_QM_TRACE_IF_HPRE_ENQDONE_MASK3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_VALUE0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200f400,
	0,
	5,
	soc_QM_TRACE_IF_HPTE_DEQUEUE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_VALUE1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200f300,
	0,
	5,
	soc_QM_TRACE_IF_HPTE_DEQUEUE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_VALUE2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200f200,
	0,
	13,
	soc_QM_TRACE_IF_HPRE_ENQDONE_MASK3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_CAPT0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200df00,
	0,
	2,
	soc_QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_CONTROLr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200db00,
	0,
	4,
	soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_COUNTERr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200dc00,
	0,
	1,
	soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_MASK0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200de00,
	0,
	2,
	soc_QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_VALUE0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200dd00,
	0,
	2,
	soc_QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQDONE_CAPT0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200a200,
	0,
	3,
	soc_QM_TRACE_IF_IPRE_EG_ENQDONE_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQDONE_CAPT1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200a100,
	0,
	17,
	soc_QM_TRACE_IF_IPRE_EG_ENQDONE_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQDONE_CONTROLr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2009b00,
	0,
	4,
	soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQDONE_COUNTERr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2009c00,
	0,
	1,
	soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200a000,
	0,
	3,
	soc_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2009f00,
	0,
	17,
	soc_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQDONE_VALUE0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2009e00,
	0,
	3,
	soc_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQDONE_VALUE1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2009d00,
	0,
	17,
	soc_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200cc00,
	0,
	1,
	soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200cb00,
	0,
	6,
	soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200ca00,
	0,
	6,
	soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200c900,
	0,
	13,
	soc_QM_TRACE_IF_HPTE_DEQUEUE_CAPT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_CONTROLr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200bf00,
	0,
	4,
	soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_COUNTERr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200c000,
	0,
	1,
	soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200c800,
	0,
	1,
	soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200c700,
	0,
	6,
	soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200c600,
	0,
	6,
	soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200c500,
	0,
	13,
	soc_QM_TRACE_IF_HPRE_ENQDONE_MASK3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200c400,
	0,
	1,
	soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200c300,
	0,
	6,
	soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200c200,
	0,
	6,
	soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200c100,
	0,
	13,
	soc_QM_TRACE_IF_HPRE_ENQDONE_MASK3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQDONE_CAPT0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200aa00,
	0,
	3,
	soc_QM_TRACE_IF_IPRE_EG_ENQDONE_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQDONE_CAPT1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200a900,
	0,
	17,
	soc_QM_TRACE_IF_IPRE_EG_ENQDONE_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQDONE_CONTROLr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200a300,
	0,
	4,
	soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQDONE_COUNTERr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200a400,
	0,
	1,
	soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQDONE_MASK0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200a800,
	0,
	3,
	soc_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQDONE_MASK1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200a700,
	0,
	17,
	soc_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQDONE_VALUE0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200a600,
	0,
	3,
	soc_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQDONE_VALUE1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200a500,
	0,
	17,
	soc_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200da00,
	0,
	1,
	soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200d900,
	0,
	6,
	soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200d800,
	0,
	6,
	soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200d700,
	0,
	13,
	soc_QM_TRACE_IF_HPTE_DEQUEUE_CAPT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_CONTROLr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200cd00,
	0,
	4,
	soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_COUNTERr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200ce00,
	0,
	1,
	soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200d600,
	0,
	1,
	soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200d500,
	0,
	6,
	soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200d400,
	0,
	6,
	soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200d300,
	0,
	13,
	soc_QM_TRACE_IF_HPRE_ENQDONE_MASK3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200d200,
	0,
	1,
	soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200d100,
	0,
	6,
	soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE2r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200d000,
	0,
	6,
	soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE3r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200cf00,
	0,
	13,
	soc_QM_TRACE_IF_HPRE_ENQDONE_MASK3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQDONE_CAPT0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200e700,
	0,
	6,
	soc_QM_TRACE_IF_IPTE_EG_DEQDONE_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQDONE_CAPT1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200e600,
	0,
	16,
	soc_QM_TRACE_IF_IPTE_EG_DEQDONE_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQDONE_CONTROLr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200e000,
	0,
	4,
	soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQDONE_COUNTERr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200e100,
	0,
	1,
	soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200e500,
	0,
	6,
	soc_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200e400,
	0,
	16,
	soc_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQDONE_VALUE0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200e300,
	0,
	6,
	soc_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQDONE_VALUE1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200e200,
	0,
	16,
	soc_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQUEUE_CAPT0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2010200,
	0,
	6,
	soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQUEUE_CAPT1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2010100,
	0,
	18,
	soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQUEUE_CONTROLr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200fb00,
	0,
	4,
	soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQUEUE_COUNTERr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200fc00,
	0,
	1,
	soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2010000,
	0,
	6,
	soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200ff00,
	0,
	18,
	soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQUEUE_VALUE0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200fe00,
	0,
	6,
	soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQUEUE_VALUE1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200fd00,
	0,
	18,
	soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQDONE_CAPT0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200ef00,
	0,
	6,
	soc_QM_TRACE_IF_IPTE_EG_DEQDONE_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQDONE_CAPT1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200ee00,
	0,
	16,
	soc_QM_TRACE_IF_IPTE_EG_DEQDONE_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQDONE_CONTROLr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200e800,
	0,
	4,
	soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQDONE_COUNTERr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200e900,
	0,
	1,
	soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQDONE_MASK0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200ed00,
	0,
	6,
	soc_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQDONE_MASK1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200ec00,
	0,
	16,
	soc_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQDONE_VALUE0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200eb00,
	0,
	6,
	soc_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQDONE_VALUE1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x200ea00,
	0,
	16,
	soc_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQUEUE_CAPT0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2010a00,
	0,
	6,
	soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_CAPT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQUEUE_CAPT1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2010900,
	0,
	18,
	soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_CAPT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQUEUE_CONTROLr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2010300,
	0,
	4,
	soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQUEUE_COUNTERr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2010400,
	0,
	1,
	soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQUEUE_MASK0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2010800,
	0,
	6,
	soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQUEUE_MASK1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2010700,
	0,
	18,
	soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQUEUE_VALUE0r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2010600,
	0,
	6,
	soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQUEUE_VALUE1r */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2010500,
	0,
	18,
	soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_STATUSr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2011900,
	0,
	12,
	soc_QM_TRACE_IF_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_STATUS_MASKr */
	soc_block_list[102],
	soc_genreg,
	1,
	0x2011a00,
	0,
	12,
	soc_QM_TRACE_IF_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_TX_DEQREQ_SB_DEBUGr */
	soc_block_list[31],
	soc_genreg,
	1,
	0x80015,
	0,
	5,
	soc_CI0_TX_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QNUMCNTSELr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x975,
	0,
	2,
	soc_QNUMCNTSELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_QPORT_CNTMAXSIZEr */
	soc_block_list[15],
	soc_genreg,
	1,
	0x80903,
	0,
	1,
	soc_GPORT_CNTMAXSIZEr_fields,
	SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_QPORT_CONFIGr */
	soc_block_list[15],
	soc_genreg,
	1,
	0x80900,
	0,
	1,
	soc_GPORT_CONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_QPORT_RSV_MASKr */
	soc_block_list[15],
	soc_genreg,
	1,
	0x80901,
	0,
	1,
	soc_GPORT_RSV_MASK_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_QPORT_SGNDET_EARLYCRSr */
	soc_block_list[15],
	soc_portreg,
	1,
	0x908,
	0,
	2,
	soc_GPORT_SGNDET_EARLYCRSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_QPORT_STAT_UPDATE_MASKr */
	soc_block_list[15],
	soc_genreg,
	1,
	0x80902,
	0,
	1,
	soc_GPORT_RSV_MASK_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_QPORT_TPIDr */
	soc_block_list[15],
	soc_genreg,
	1,
	0x80907,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QPP_BP_MONITOR_DEBUGr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80009,
	0,
	17,
	soc_QPP_BP_MONITOR_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_AGEEVENT_ECC_STATUSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8008d,
	0,
	1,
	soc_QSA_AGEEVENT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_AGEFLAGS_ECC_STATUSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8008c,
	0,
	1,
	soc_QSA_AGEFLAGS_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_AGEH_ECC_STATUSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8008a,
	0,
	2,
	soc_QSA_AGEH_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_AGEL_ECC_STATUSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8008b,
	0,
	2,
	soc_QSA_AGEL_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_AGETHRESH_ECC_STATUSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8008e,
	0,
	1,
	soc_QSA_AGETHRESH_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_BSE_ECC_STATUSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80092,
	0,
	1,
	soc_QSA_BSE_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_BSN_ECC_STATUSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80093,
	0,
	1,
	soc_QSA_BSN_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_CALENDAR_AGER_ECC_DEBUGr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80083,
	0,
	18,
	soc_QSA_CALENDAR_AGER_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00015555, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_CALENDAR_AGER_ECC_ERRORr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80085,
	0,
	18,
	soc_QSA_CALENDAR_AGER_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_CALENDAR_AGER_ECC_ERROR_MASKr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80086,
	0,
	18,
	soc_QSA_CALENDAR_AGER_ECC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_CALENDAR_ECC_STATUSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80089,
	0,
	2,
	soc_QSA_CALENDAR_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_E2NT_ECC_STATUSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80091,
	0,
	1,
	soc_QSA_E2NT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_ENQDEQD_SB_DEBUGr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8007c,
	0,
	5,
	soc_CI_RB_RBTAG_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_ERRORr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80061,
	0,
	9,
	soc_QSA_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_ERROR_MASKr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80062,
	0,
	9,
	soc_QSA_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_HALT_CFGr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80068,
	0,
	16,
	soc_QSA_HALT_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_INITr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80002,
	0,
	3,
	soc_QSA_INITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_MEM_DEBUG_AGEFLAGSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8007f,
	0,
	7,
	soc_QSA_MEM_DEBUG_AGEFLAGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_MEM_DEBUG_AGEHr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8007d,
	0,
	8,
	soc_QSA_MEM_DEBUG_AGEHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_MEM_DEBUG_AGELr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8007e,
	0,
	8,
	soc_QSA_MEM_DEBUG_AGELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_MEM_DEBUG_ASSORTED0r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80080,
	0,
	7,
	soc_QSA_MEM_DEBUG_ASSORTED0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_MEM_DEBUG_ASSORTED1r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80081,
	0,
	8,
	soc_QSA_MEM_DEBUG_ASSORTED1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_MEM_DEBUG_ASSORTED2r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80082,
	0,
	2,
	soc_QSA_MEM_DEBUG_ASSORTED2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_Q2SC0_ECC_STATUSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80096,
	0,
	2,
	soc_QSA_Q2SC0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_Q2SC1_ECC_STATUSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80095,
	0,
	2,
	soc_QSA_Q2SC1_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_QPARAMS_ECC_STATUSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80098,
	0,
	2,
	soc_QSA_QPARAMS_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_QPP_ECC_DEBUGr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80084,
	0,
	30,
	soc_QSA_QPP_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x15555555, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_QPP_ECC_ERRORr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80087,
	0,
	30,
	soc_QSA_QPP_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_QPP_ECC_ERROR_MASKr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80088,
	0,
	30,
	soc_QSA_QPP_ECC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_QSTATE_ECC_STATUSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80097,
	0,
	2,
	soc_QSA_QSTATE_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_QTHRESH_ECC_STATUSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8008f,
	0,
	2,
	soc_QSA_QTHRESH_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_S2N_ECC_STATUSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80094,
	0,
	1,
	soc_QSA_S2N_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_SOFT_RESETr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80001,
	0,
	1,
	soc_QMA_SW_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_TRACE_IF_STATUSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80066,
	0,
	2,
	soc_QSA_TRACE_IF_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_TRACE_IF_STATUS_MASKr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80067,
	0,
	2,
	soc_QSA_TRACE_IF_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_TREX2_DEBUG_ENABLEr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80000,
	0,
	1,
	soc_QSA_TREX2_DEBUG_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_TSTB_ECC_STATUSr */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80090,
	0,
	1,
	soc_QSA_TSTB_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA0_ECC_STATUSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8006b,
	0,
	3,
	soc_QSB_BAA0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA1_ECC_STATUSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8006c,
	0,
	2,
	soc_QSB_BAA1_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA2_ECC_STATUSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8006d,
	0,
	2,
	soc_QSB_BAA2_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA3_ECC_STATUSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8006e,
	0,
	2,
	soc_QSB_BAA3_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA4_ECC_STATUSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8006f,
	0,
	2,
	soc_QSB_BAA4_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA5_ECC_STATUSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80070,
	0,
	2,
	soc_QSB_BAA5_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA6_ECC_STATUSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80071,
	0,
	2,
	soc_QSB_BAA6_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA_ECC_DEBUGr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8005e,
	0,
	30,
	soc_QSB_BAA_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x15555555, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA_ECC_ERRORr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80062,
	0,
	30,
	soc_QSB_BAA_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA_ECC_ERROR_MASKr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80063,
	0,
	30,
	soc_QSB_BAA_ECC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_ENABLEr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80003,
	0,
	25,
	soc_QSB_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_GEN_ERROR_FLAGSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80026,
	0,
	16,
	soc_QSB_GEN_ERROR_FLAGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_GEN_ERROR_FLAGS_MASKr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80027,
	0,
	16,
	soc_QSB_GEN_ERROR_FLAGS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_GGP_ECC_STATUSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80066,
	0,
	2,
	soc_QSB_GGP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_HALT_CFGr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80032,
	0,
	19,
	soc_QSB_HALT_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x077fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_INITr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80002,
	0,
	2,
	soc_QSB_INITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_MEM_DEBUG_ASSORTED0r */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8005b,
	0,
	7,
	soc_QSB_MEM_DEBUG_ASSORTED0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_MEM_DEBUG_ASSORTED1r */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8005c,
	0,
	4,
	soc_QSB_MEM_DEBUG_ASSORTED1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_MEM_DEBUG_BAA0r */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80056,
	0,
	8,
	soc_QSB_MEM_DEBUG_BAA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_MEM_DEBUG_BAA1r */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80057,
	0,
	8,
	soc_QSB_MEM_DEBUG_BAA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_MEM_DEBUG_BAA2r */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80058,
	0,
	3,
	soc_QSB_MEM_DEBUG_BAA2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_MEM_DEBUG_SHAPER0r */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80059,
	0,
	8,
	soc_QSB_MEM_DEBUG_SHAPER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_MEM_DEBUG_SHAPER1r */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8005a,
	0,
	2,
	soc_QSB_MEM_DEBUG_SHAPER1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_PLUT_ECC_STATUSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8006a,
	0,
	1,
	soc_QSB_PLUT_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_PUP0_ECC_STATUSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80068,
	0,
	1,
	soc_QSB_PUP0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_PUP1_ECC_STATUSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80067,
	0,
	2,
	soc_QSB_PUP1_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_PUP_ERROR_FLAGSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80024,
	0,
	13,
	soc_QSB_PUP_ERROR_FLAGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_PUP_ERROR_FLAGS_MASKr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80025,
	0,
	13,
	soc_QSB_PUP_ERROR_FLAGS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SHAPER0_ECC_STATUSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80072,
	0,
	2,
	soc_QSB_SHAPER0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SHAPER1_ECC_STATUSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80073,
	0,
	2,
	soc_QSB_SHAPER1_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SHAPER2_ECC_STATUSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80074,
	0,
	2,
	soc_QSB_SHAPER2_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SHAPER3_ECC_STATUSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80075,
	0,
	2,
	soc_QSB_SHAPER3_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SHAPER4_ECC_STATUSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80076,
	0,
	2,
	soc_QSB_SHAPER4_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SHAPER_ECC_DEBUGr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8005f,
	0,
	20,
	soc_QSB_SHAPER_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00055555, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SHAPER_ECC_ERRORr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80064,
	0,
	20,
	soc_QSB_SHAPER_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SHAPER_ECC_ERROR_MASKr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80065,
	0,
	20,
	soc_QSB_SHAPER_ECC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SOFT_RESETr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80001,
	0,
	1,
	soc_QMA_SW_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SPP_ECC_STATUSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80069,
	0,
	2,
	soc_QSB_SPP_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SPP_GGP_PUP_ECC_ERRORr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80060,
	0,
	16,
	soc_QSB_SPP_GGP_PUP_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SPP_GGP_PUP_ECC_ERROR_MASKr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80061,
	0,
	16,
	soc_QSB_SPP_GGP_PUP_ECC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SPP_PUP_GGP_ECC_DEBUGr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x8005d,
	0,
	16,
	soc_QSB_SPP_PUP_GGP_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_TRACE_IF_STATUSr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80030,
	0,
	4,
	soc_QSB_TRACE_IF_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_TRACE_IF_STATUS_MASKr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80031,
	0,
	4,
	soc_QSB_TRACE_IF_STATUS_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_TREX2_DEBUG_ENABLEr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80000,
	0,
	1,
	soc_QSB_TREX2_DEBUG_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_CTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027018,
	0,
	2,
	soc_QSPI_BSPI_REGISTERS_B0_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027014,
	SOC_REG_FLAG_RO,
	7,
	soc_QSPI_BSPI_REGISTERS_B0_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_CTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027020,
	0,
	2,
	soc_QSPI_BSPI_REGISTERS_B1_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802701c,
	SOC_REG_FLAG_RO,
	7,
	soc_QSPI_BSPI_REGISTERS_B1_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_CYCLEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802702c,
	0,
	5,
	soc_QSPI_BSPI_REGISTERS_BITS_PER_CYCLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x030303ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_PHASEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027030,
	0,
	5,
	soc_QSPI_BSPI_REGISTERS_BITS_PER_PHASEr_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0101ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027038,
	0,
	2,
	soc_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_DATAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802704c,
	0,
	2,
	soc_QSPI_BSPI_REGISTERS_BSPI_PIO_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027048,
	0,
	2,
	soc_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIRr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027044,
	0,
	2,
	soc_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027040,
	0,
	2,
	soc_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802703c,
	0,
	2,
	soc_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BUSY_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802700c,
	SOC_REG_FLAG_RO,
	2,
	soc_QSPI_BSPI_REGISTERS_BUSY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027034,
	0,
	3,
	soc_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTEr_fields,
	SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027028,
	0,
	2,
	soc_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_INTR_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027010,
	SOC_REG_FLAG_RO,
	3,
	soc_CMICM_BSPI_INTR_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027008,
	0,
	2,
	soc_CMICM_BSPI_MAST_N_BOOT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_REVISION_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027000,
	SOC_REG_FLAG_RO,
	3,
	soc_QSPI_BSPI_REGISTERS_REVISION_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000401, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_SCRATCHr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027004,
	0,
	1,
	soc_QSPI_BSPI_REGISTERS_SCRATCHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027024,
	0,
	6,
	soc_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1811c90c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_COMPLETEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1811c904,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1811c900,
	0,
	7,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_FLAGSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1811c91c,
	SOC_REG_FLAG_RO,
	11,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1811c914,
	SOC_REG_FLAG_RO,
	2,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1811c908,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_INTERRUPT_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1811ca00,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_CONTROL_DIRECTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1811c408,
	0,
	10,
	soc_QSPI_IDM_IDM_IO_CONTROL_DIRECTr_fields,
	SOC_RESET_VAL_DEC(0x000001fd, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007fd, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1811c500,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_S2_IDM_IO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1811c800,
	0,
	2,
	soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_READ_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1811c808,
	SOC_REG_FLAG_RO,
	2,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1811c804,
	SOC_REG_FLAG_RO,
	5,
	soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_WRITE_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1811c80c,
	SOC_REG_FLAG_RO,
	2,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM00r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027340,
	0,
	2,
	soc_QSPI_MSPI_CDRAM00r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM01r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027344,
	0,
	2,
	soc_QSPI_MSPI_CDRAM00r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM02r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027348,
	0,
	2,
	soc_QSPI_MSPI_CDRAM00r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM03r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802734c,
	0,
	2,
	soc_QSPI_MSPI_CDRAM00r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM04r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027350,
	0,
	2,
	soc_QSPI_MSPI_CDRAM00r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM05r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027354,
	0,
	2,
	soc_QSPI_MSPI_CDRAM00r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM06r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027358,
	0,
	2,
	soc_QSPI_MSPI_CDRAM00r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM07r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802735c,
	0,
	2,
	soc_QSPI_MSPI_CDRAM00r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM08r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027360,
	0,
	2,
	soc_QSPI_MSPI_CDRAM00r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM09r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027364,
	0,
	2,
	soc_QSPI_MSPI_CDRAM00r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM10r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027368,
	0,
	2,
	soc_QSPI_MSPI_CDRAM00r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM11r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802736c,
	0,
	2,
	soc_QSPI_MSPI_CDRAM00r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM12r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027370,
	0,
	2,
	soc_QSPI_MSPI_CDRAM00r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM13r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027374,
	0,
	2,
	soc_QSPI_MSPI_CDRAM00r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM14r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027378,
	0,
	2,
	soc_QSPI_MSPI_CDRAM00r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM15r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802737c,
	0,
	2,
	soc_QSPI_MSPI_CDRAM00r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CPTQPr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027224,
	SOC_REG_FLAG_RO,
	2,
	soc_QSPI_MSPI_CPTQPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_DISABLE_FLUSH_GENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027384,
	0,
	2,
	soc_QSPI_MSPI_DISABLE_FLUSH_GENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_ENDQPr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027214,
	0,
	2,
	soc_QSPI_MSPI_ENDQPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_DONEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180273b4,
	0,
	1,
	soc_QSPI_MSPI_INTERRUPT_MSPI_DONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180273b8,
	0,
	1,
	soc_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_MSPI_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027220,
	0,
	3,
	soc_QSPI_MSPI_MSPI_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_NEWQPr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027210,
	0,
	2,
	soc_QSPI_MSPI_NEWQPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM00r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272c0,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM01r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272c4,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM02r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272c8,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM03r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272cc,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM04r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272d0,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM05r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272d4,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM06r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272d8,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM07r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272dc,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM08r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272e0,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM09r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272e4,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM10r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272e8,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM11r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272ec,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM12r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272f0,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM13r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272f4,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM14r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272f8,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM15r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272fc,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM16r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027300,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM17r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027304,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM18r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027308,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM19r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802730c,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM20r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027310,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM21r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027314,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM22r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027318,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM23r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802731c,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM24r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027320,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM25r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027324,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM26r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027328,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM27r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802732c,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM28r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027330,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM29r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027334,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM30r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027338,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM31r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802733c,
	0,
	2,
	soc_QSPI_MSPI_RXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027218,
	0,
	9,
	soc_QSPI_MSPI_SPCR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_LSBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027200,
	0,
	2,
	soc_QSPI_MSPI_SPCR0_LSBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_MSBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027204,
	0,
	6,
	soc_QSPI_MSPI_SPCR0_MSBr_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_LSBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027208,
	0,
	2,
	soc_QSPI_MSPI_SPCR1_LSBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_MSBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802720c,
	0,
	2,
	soc_QSPI_MSPI_SPCR1_MSBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM00r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027240,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM01r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027244,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM02r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027248,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM03r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802724c,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM04r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027250,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM05r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027254,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM06r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027258,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM07r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802725c,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM08r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027260,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM09r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027264,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM10r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027268,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM11r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802726c,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM12r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027270,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM13r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027274,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM14r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027278,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM15r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802727c,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM16r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027280,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM17r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027284,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM18r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027288,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM19r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802728c,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM20r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027290,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM21r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027294,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM22r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027298,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM23r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802729c,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM24r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272a0,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM25r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272a4,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM26r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272a8,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM27r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272ac,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM28r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272b0,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM29r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272b4,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM30r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272b8,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM31r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180272bc,
	0,
	2,
	soc_QSPI_MSPI_TXRAM00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_MSPI_WRITE_LOCKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027380,
	0,
	2,
	soc_QSPI_MSPI_WRITE_LOCKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_RAF_CTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027108,
	0,
	3,
	soc_QSPI_RAF_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_RAF_CURR_ADDRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027120,
	SOC_REG_FLAG_RO,
	1,
	soc_QSPI_RAF_CURR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_RAF_FULLNESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802710c,
	SOC_REG_FLAG_RO,
	2,
	soc_QSPI_RAF_FULLNESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHEDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180273a0,
	0,
	1,
	soc_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_IMPATIENTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180273a8,
	0,
	1,
	soc_QSPI_RAF_INTERRUPT_LR_IMPATIENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_OVERREADr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180273b0,
	0,
	1,
	soc_QSPI_RAF_INTERRUPT_LR_OVERREADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_SESSION_DONEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180273ac,
	0,
	1,
	soc_QSPI_RAF_INTERRUPT_LR_SESSION_DONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_TRUNCATEDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180273a4,
	0,
	1,
	soc_QSPI_RAF_INTERRUPT_LR_TRUNCATEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_RAF_NUM_WORDSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027104,
	0,
	1,
	soc_QSPI_RAF_NUM_WORDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_RAF_READ_DATAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027118,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_BS_INPUT_TIME_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_RAF_START_ADDRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027100,
	0,
	1,
	soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_RAF_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027114,
	SOC_REG_FLAG_RO,
	4,
	soc_QSPI_RAF_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_RAF_WATERMARKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18027110,
	0,
	2,
	soc_QSPI_RAF_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSPI_RAF_WORD_CNTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802711c,
	SOC_REG_FLAG_RO,
	1,
	soc_QSPI_RAF_WORD_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP0_WATERMARKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080048,
	0,
	1,
	soc_QSTRUCT_FAP0_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP0_WATERMARK_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa004600,
	0,
	1,
	soc_QSTRUCT_FAP0_WATERMARK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP1_WATERMARKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080049,
	0,
	1,
	soc_QSTRUCT_FAP0_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP1_WATERMARK_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa004700,
	0,
	1,
	soc_QSTRUCT_FAP0_WATERMARK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP2_WATERMARKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08004a,
	0,
	1,
	soc_QSTRUCT_FAP0_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP2_WATERMARK_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa004800,
	0,
	1,
	soc_QSTRUCT_FAP0_WATERMARK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP3_WATERMARKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08004b,
	0,
	1,
	soc_QSTRUCT_FAP0_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP3_WATERMARK_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa004900,
	0,
	1,
	soc_QSTRUCT_FAP0_WATERMARK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPCONFIG_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080000,
	0,
	1,
	soc_QSTRUCT_FAPCONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00011800, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPCONFIG_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080001,
	0,
	1,
	soc_QSTRUCT_FAPCONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00011800, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPCONFIG_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080002,
	0,
	1,
	soc_QSTRUCT_FAPCONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00011800, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPCONFIG_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080003,
	0,
	1,
	soc_QSTRUCT_FAPCONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00011800, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPCONFIG_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa000000,
	0,
	1,
	soc_QSTRUCT_FAPCONFIG_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00011800, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPCONFIG_1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa000100,
	0,
	1,
	soc_QSTRUCT_FAPCONFIG_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00011800, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPCONFIG_2_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa000200,
	0,
	1,
	soc_QSTRUCT_FAPCONFIG_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00011800, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPCONFIG_3_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa000300,
	0,
	1,
	soc_QSTRUCT_FAPCONFIG_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00011800, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08000c,
	0,
	1,
	soc_QSTRUCT_FAPFULLRESETPOINT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08000d,
	0,
	1,
	soc_QSTRUCT_FAPFULLRESETPOINT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08000e,
	0,
	1,
	soc_QSTRUCT_FAPFULLRESETPOINT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08000f,
	0,
	1,
	soc_QSTRUCT_FAPFULLRESETPOINT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa000c00,
	0,
	1,
	soc_QSTRUCT_FAPFULLRESETPOINT_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa000d00,
	0,
	1,
	soc_QSTRUCT_FAPFULLRESETPOINT_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_2_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa000e00,
	0,
	1,
	soc_QSTRUCT_FAPFULLRESETPOINT_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_3_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa000f00,
	0,
	1,
	soc_QSTRUCT_FAPFULLRESETPOINT_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080008,
	0,
	1,
	soc_QSTRUCT_FAPFULLSETPOINT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080009,
	0,
	1,
	soc_QSTRUCT_FAPFULLSETPOINT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08000a,
	0,
	1,
	soc_QSTRUCT_FAPFULLSETPOINT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08000b,
	0,
	1,
	soc_QSTRUCT_FAPFULLSETPOINT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa000800,
	0,
	1,
	soc_QSTRUCT_FAPFULLSETPOINT_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa000900,
	0,
	1,
	soc_QSTRUCT_FAPFULLSETPOINT_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_2_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa000a00,
	0,
	1,
	soc_QSTRUCT_FAPFULLSETPOINT_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_3_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa000b00,
	0,
	1,
	soc_QSTRUCT_FAPFULLSETPOINT_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPINIT_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080004,
	0,
	1,
	soc_MMU_ENQ_FAPINIT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPINIT_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080005,
	0,
	1,
	soc_MMU_ENQ_FAPINIT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPINIT_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080006,
	0,
	1,
	soc_MMU_ENQ_FAPINIT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPINIT_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080007,
	0,
	1,
	soc_MMU_ENQ_FAPINIT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPINIT_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa000400,
	0,
	1,
	soc_MMU_ENQ_FAPINIT_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPINIT_1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa000500,
	0,
	1,
	soc_MMU_ENQ_FAPINIT_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPINIT_2_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa000600,
	0,
	1,
	soc_MMU_ENQ_FAPINIT_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPINIT_3_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa000700,
	0,
	1,
	soc_MMU_ENQ_FAPINIT_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080014,
	SOC_REG_FLAG_RO,
	1,
	soc_QSTRUCT_FAPOTPCONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00004600, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080015,
	SOC_REG_FLAG_RO,
	1,
	soc_QSTRUCT_FAPOTPCONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00004600, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080016,
	SOC_REG_FLAG_RO,
	1,
	soc_QSTRUCT_FAPOTPCONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00004600, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080017,
	SOC_REG_FLAG_RO,
	1,
	soc_QSTRUCT_FAPOTPCONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00004600, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa001400,
	SOC_REG_FLAG_RO,
	1,
	soc_QSTRUCT_FAPOTPCONFIG_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00004600, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa001500,
	SOC_REG_FLAG_RO,
	1,
	soc_QSTRUCT_FAPOTPCONFIG_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00004600, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_2_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa001600,
	SOC_REG_FLAG_RO,
	1,
	soc_QSTRUCT_FAPOTPCONFIG_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00004600, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_3_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa001700,
	SOC_REG_FLAG_RO,
	1,
	soc_QSTRUCT_FAPOTPCONFIG_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00004600, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPREADPOINTER_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080010,
	SOC_REG_FLAG_RO,
	2,
	soc_QSTRUCT_FAPREADPOINTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPREADPOINTER_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080011,
	SOC_REG_FLAG_RO,
	2,
	soc_QSTRUCT_FAPREADPOINTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPREADPOINTER_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080012,
	SOC_REG_FLAG_RO,
	2,
	soc_QSTRUCT_FAPREADPOINTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPREADPOINTER_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080013,
	SOC_REG_FLAG_RO,
	2,
	soc_QSTRUCT_FAPREADPOINTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPREADPOINTER_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa001000,
	SOC_REG_FLAG_RO,
	2,
	soc_QSTRUCT_FAPREADPOINTER_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPREADPOINTER_1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa001100,
	SOC_REG_FLAG_RO,
	2,
	soc_QSTRUCT_FAPREADPOINTER_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPREADPOINTER_2_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa001200,
	SOC_REG_FLAG_RO,
	2,
	soc_QSTRUCT_FAPREADPOINTER_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPREADPOINTER_3_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa001300,
	SOC_REG_FLAG_RO,
	2,
	soc_QSTRUCT_FAPREADPOINTER_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080018,
	SOC_REG_FLAG_RO,
	2,
	soc_QSTRUCT_FAPSTACKSTATUS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080019,
	SOC_REG_FLAG_RO,
	2,
	soc_QSTRUCT_FAPSTACKSTATUS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08001a,
	SOC_REG_FLAG_RO,
	2,
	soc_QSTRUCT_FAPSTACKSTATUS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08001b,
	SOC_REG_FLAG_RO,
	2,
	soc_QSTRUCT_FAPSTACKSTATUS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa001800,
	SOC_REG_FLAG_RO,
	2,
	soc_QSTRUCT_FAPSTACKSTATUS_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa001900,
	SOC_REG_FLAG_RO,
	2,
	soc_QSTRUCT_FAPSTACKSTATUS_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_2_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa001a00,
	SOC_REG_FLAG_RO,
	2,
	soc_QSTRUCT_FAPSTACKSTATUS_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_3_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa001b00,
	SOC_REG_FLAG_RO,
	2,
	soc_QSTRUCT_FAPSTACKSTATUS_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_BITMAP_ECC_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080050,
	0,
	8,
	soc_QSTRUCT_FAP_BITMAP_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000055, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP_BITMAP_ECC_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa004e00,
	0,
	8,
	soc_QSTRUCT_FAP_BITMAP_ECC_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000055, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08001c,
	0,
	6,
	soc_QSTRUCT_FAP_MEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEMDEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa001c00,
	0,
	2,
	soc_MMU_ENQ_FAP_MEMDEBUG_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08003a,
	0,
	2,
	soc_QSTRUCT_FAP_MEM_ECC_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08003b,
	0,
	2,
	soc_QSTRUCT_FAP_MEM_ECC_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08003c,
	0,
	2,
	soc_QSTRUCT_FAP_MEM_ECC_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08003d,
	0,
	2,
	soc_QSTRUCT_FAP_MEM_ECC_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa003800,
	0,
	2,
	soc_QSTRUCT_FAP_MEM_ECC_STATUS_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa003900,
	0,
	2,
	soc_QSTRUCT_FAP_MEM_ECC_STATUS_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_2_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa003a00,
	0,
	2,
	soc_QSTRUCT_FAP_MEM_ECC_STATUS_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_3_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa003b00,
	0,
	2,
	soc_QSTRUCT_FAP_MEM_ECC_STATUS_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ERRORr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080044,
	0,
	21,
	soc_QSTRUCT_FAP_MEM_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ERROR_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa004200,
	0,
	21,
	soc_QSTRUCT_FAP_MEM_ERROR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ERROR_MASKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080045,
	0,
	21,
	soc_QSTRUCT_FAP_MEM_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x001fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ERROR_MASK_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa004300,
	0,
	21,
	soc_QSTRUCT_FAP_MEM_ERROR_MASK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x001fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_STACK_ECC_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08004f,
	0,
	8,
	soc_QSTRUCT_FAP_STACK_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000055, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP_STACK_ECC_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa004d00,
	0,
	8,
	soc_QSTRUCT_FAP_STACK_ECC_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000055, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_INTERRUPTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080046,
	0,
	4,
	soc_QSTRUCT_INTERRUPTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_INTERRUPT_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa004400,
	0,
	4,
	soc_QSTRUCT_INTERRUPT_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_INTERRUPT_MASKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080047,
	0,
	4,
	soc_QSTRUCT_INTERRUPT_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_INTERRUPT_MASK_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa004500,
	0,
	4,
	soc_QSTRUCT_INTERRUPT_MASK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08004e,
	0,
	16,
	soc_QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ECC_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa004c00,
	0,
	16,
	soc_QSTRUCT_QBLOCK_NEXT_ECC_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ERRORr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080042,
	0,
	16,
	soc_QSTRUCT_QBLOCK_NEXT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ERROR_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa004000,
	0,
	16,
	soc_QSTRUCT_QBLOCK_NEXT_ERROR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ERROR_MASKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080043,
	0,
	16,
	soc_QSTRUCT_QBLOCK_NEXT_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ERROR_MASK_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa004100,
	0,
	16,
	soc_QSTRUCT_QBLOCK_NEXT_ERROR_MASK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_LOWER_ECC_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08004d,
	0,
	16,
	soc_QSTRUCT_QENTRY_LOWER_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_LOWER_ECC_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa004b00,
	0,
	16,
	soc_QSTRUCT_QENTRY_LOWER_ECC_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_LOWER_ERRORr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080040,
	0,
	16,
	soc_QSTRUCT_QBLOCK_NEXT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_LOWER_ERROR_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa003e00,
	0,
	16,
	soc_QSTRUCT_QBLOCK_NEXT_ERROR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_LOWER_ERROR_MASKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a080041,
	0,
	16,
	soc_QSTRUCT_QBLOCK_NEXT_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_LOWER_ERROR_MASK_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa003f00,
	0,
	16,
	soc_QSTRUCT_QBLOCK_NEXT_ERROR_MASK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_UPPER_ECC_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08004c,
	0,
	16,
	soc_QSTRUCT_QENTRY_UPPER_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_UPPER_ECC_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa004a00,
	0,
	16,
	soc_QSTRUCT_QENTRY_UPPER_ECC_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_UPPER_ERRORr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08003e,
	0,
	16,
	soc_QSTRUCT_QBLOCK_NEXT_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_UPPER_ERROR_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa003c00,
	0,
	16,
	soc_QSTRUCT_QBLOCK_NEXT_ERROR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_UPPER_ERROR_MASKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2a08003f,
	0,
	16,
	soc_QSTRUCT_QBLOCK_NEXT_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_UPPER_ERROR_MASK_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xaa003d00,
	0,
	16,
	soc_QSTRUCT_QBLOCK_NEXT_ERROR_MASK_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QS_CALENDAR_TYPE_DECODEr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80011,
	0,
	1,
	soc_QS_CALENDAR_TYPE_DECODEr_fields,
	SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QS_CONFIG0r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80003,
	0,
	7,
	soc_QS_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QS_CONFIG1r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80004,
	0,
	1,
	soc_QS_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QS_RATE_SB_DEBUGr */
	soc_block_list[32],
	soc_genreg,
	1,
	0x8000b,
	0,
	5,
	soc_CI0_TX_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QS_TS_HI_PRI_MSKr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80012,
	0,
	1,
	soc_QS_TS_HI_PRI_MSKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QS_TX_GRANT_SB_DEBUGr */
	soc_block_list[31],
	soc_genreg,
	1,
	0x80016,
	0,
	5,
	soc_CI0_TX_SB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QTYPEFILTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x388,
	0,
	2,
	soc_QTYPEFILTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QUAD0_SERDES_CTRLr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80043,
	0,
	12,
	soc_QUAD0_SERDES_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QUAD0_SERDES_STATUS0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80045,
	SOC_REG_FLAG_RO,
	9,
	soc_QUAD0_SERDES_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe0000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QUAD0_SERDES_STATUS1r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80046,
	SOC_REG_FLAG_RO,
	3,
	soc_QUAD0_SERDES_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QUAD1_SERDES_CTRLr */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80044,
	0,
	12,
	soc_QUAD0_SERDES_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QUAD1_SERDES_STATUS0r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80047,
	SOC_REG_FLAG_RO,
	9,
	soc_QUAD0_SERDES_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xe0000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QUAD1_SERDES_STATUS1r */
	soc_block_list[3],
	soc_genreg,
	1,
	0x80048,
	SOC_REG_FLAG_RO,
	3,
	soc_QUAD0_SERDES_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QUERYCNTENABLEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61e4,
	0,
	3,
	soc_QUERYCNTENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QUERYKEYr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61b1,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_QUERYKEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QUERYPAYLOADr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61b3,
	0,
	2,
	soc_QUERYPAYLOADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QUEUEDELETEDPACKETCOUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x563,
	0,
	2,
	soc_QUEUEDELETEDPACKETCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QUEUEDEQUEUEPACKETCOUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x561,
	0,
	2,
	soc_QUEUEDEQUEUEPACKETCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QUEUEDISABLED_0r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x58ea,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_QUEUEDISABLED_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QUEUEDISABLED_1r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x58ec,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_QUEUEDISABLED_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QUEUEDISABLED_2r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x58ee,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_QUEUEDISABLED_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QUEUEDISABLED_3r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x58f0,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_QUEUEDISABLED_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QUEUEDISABLED_4r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x58f2,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_QUEUEDISABLED_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QUEUEENQUEUEPACKETCOUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x560,
	0,
	2,
	soc_QUEUEENQUEUEPACKETCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QUEUEMAXIMUMOCCUPANCYQUEUESIZE0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x56a,
	0,
	2,
	soc_QUEUEMAXIMUMOCCUPANCYQUEUESIZE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QUEUENUMFILTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x383,
	0,
	2,
	soc_QUEUENUMFILTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_QUEUETOTALDISCARDEDPACKETCOUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x562,
	0,
	2,
	soc_QUEUETOTALDISCARDEDPACKETCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QUEUE_SRC_DEBUGr */
	soc_block_list[24],
	soc_genreg,
	1,
	0x80029,
	0,
	8,
	soc_QUEUE_SRC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH0r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8000a,
	0,
	1,
	soc_Q_DEPTH_THRESH0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH1r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8000b,
	0,
	1,
	soc_Q_DEPTH_THRESH1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH2r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8000c,
	0,
	1,
	soc_Q_DEPTH_THRESH2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH3r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8000d,
	0,
	1,
	soc_Q_DEPTH_THRESH3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH4r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8000e,
	0,
	1,
	soc_Q_DEPTH_THRESH4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH5r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x8000f,
	0,
	1,
	soc_Q_DEPTH_THRESH5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH6r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80010,
	0,
	1,
	soc_Q_DEPTH_THRESH6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH7r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80011,
	0,
	1,
	soc_Q_DEPTH_THRESH7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH8r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80012,
	0,
	1,
	soc_Q_DEPTH_THRESH8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH9r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80013,
	0,
	1,
	soc_Q_DEPTH_THRESH9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH10r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80014,
	0,
	1,
	soc_Q_DEPTH_THRESH10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH11r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80015,
	0,
	1,
	soc_Q_DEPTH_THRESH11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH12r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80016,
	0,
	1,
	soc_Q_DEPTH_THRESH12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH13r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80017,
	0,
	1,
	soc_Q_DEPTH_THRESH13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH14r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80018,
	0,
	1,
	soc_Q_DEPTH_THRESH14r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH15r */
	soc_block_list[20],
	soc_genreg,
	1,
	0x80019,
	0,
	1,
	soc_Q_DEPTH_THRESH15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

