;redcode
;assert 1
	SPL 0, #2
	CMP -303, <-193
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -4, @-406
	MOV -7, <-20
	SUB @121, 106
	MOV #772, @240
	SUB #0, -0
	SUB #0, -0
	SUB #0, -0
	MOV -1, <720
	MOV -1, <720
	MOV #772, @240
	MOV #772, @240
	SUB #0, -0
	SUB 100, 90
	MOV -7, <-20
	SUB -167, -600
	SUB #0, -0
	CMP @121, 106
	MOV @127, 105
	CMP 1, 0
	SPL -167, -600
	SUB 100, 90
	SUB 12, @-16
	CMP @121, 106
	CMP @121, 106
	SUB @181, -106
	SUB @181, -106
	SUB -303, <-753
	CMP 100, 90
	CMP 100, 90
	ADD #-123, -100
	MOV @127, 105
	MOV @127, 105
	SLT 0, @400
	ADD #-123, -100
	SUB @181, -106
	MOV -1, <-20
	MOV 100, 90
	MOV -1, <-20
	CMP -303, <-193
	SLT 0, @400
	SPL 0, #2
	CMP -303, <-193
	MOV -1, <-20
	MOV -1, <-20
	SLT 0, @400
