
quicc.h,25293
#define __QUICC_H__34,1085
typedef struct quicc_scc_param quicc_scc_param59,1825
} quicc_scc_param_t;quicc_scc_param_t77,2661
typedef struct quicc_hdlc_param quicc_hdlc_param79,2683
} quicc_hdlc_param_t;quicc_hdlc_param_t100,3719
typedef struct quicc_uart_param quicc_uart_param102,3742
} quicc_uart_param_t;quicc_uart_param_t121,4744
typedef struct quicc_ether_param quicc_ether_param123,4767
} quicc_ether_param_t;quicc_ether_param_t170,6910
typedef struct quicc_smc_uart_param quicc_smc_uart_param172,6934
} quicc_smc_uart_param_t;quicc_smc_uart_param_t194,7907
typedef struct quicc_smc_trans_param quicc_smc_trans_param196,7934
} quicc_smc_trans_param_t;quicc_smc_trans_param_t213,8683
typedef struct quicc_smc_gci_param quicc_smc_gci_param215,8711
} quicc_smc_gci_param_t;quicc_smc_gci_param_t225,9321
typedef struct quicc_misc_param quicc_misc_param227,9347
} quicc_misc_param_t;quicc_misc_param_t231,9564
typedef struct quicc_spi_param quicc_spi_param233,9587
} quicc_spi_param_t;quicc_spi_param_t250,10334
typedef struct quicc_timer_param quicc_timer_param252,10356
} quicc_timer_param_t;quicc_timer_param_t259,10709
typedef struct quicc_idma_param quicc_idma_param261,10733
} quicc_idma_param_t;quicc_idma_param_t267,11081
typedef union quicc_scc1_param quicc_scc1_param304,13405
} quicc_scc1_param_t;quicc_scc1_param_t309,13550
typedef union quicc_scc2_param quicc_scc2_param311,13573
} quicc_scc2_param_t;quicc_scc2_param_t315,13687
typedef union quicc_scc34_param quicc_scc34_param317,13710
} quicc_scc34_param_t;quicc_scc34_param_t321,13825
typedef union quicc_smc_param quicc_smc_param323,13849
} quicc_smc_param_t;quicc_smc_param_t328,14004
typedef struct quicc_internal_regs quicc_internal_regs340,14326
} quicc_internal_regs_t;quicc_internal_regs_t566,25228
typedef struct quicc_dpr quicc_dpr572,25329
} quicc_dpr_t;quicc_dpr_t608,26585
typedef struct quicc_bd quicc_bd614,26695
} quicc_bd_t;quicc_bd_t618,26894
#define QUICC_BDSTAT_RX_EMPTY	630,27158
#define QUICC_BDSTAT_RX_WRAP	631,27208
#define QUICC_BDSTAT_RX_INT	632,27256
#define QUICC_BDSTAT_RX_LAST	633,27308
#define QUICC_BDSTAT_RX_CNTRL	634,27356
#define QUICC_BDSTAT_RX_ADDR	635,27423
#define QUICC_BDSTAT_RX_FIRST	636,27484
#define QUICC_BDSTAT_RX_CONTIN	637,27534
#define QUICC_BDSTAT_RX_MISS	638,27596
#define QUICC_BDSTAT_RX_AM	639,27655
#define QUICC_BDSTAT_RX_DERR	640,27720
#define QUICC_BDSTAT_RX_FLV	641,27781
#define QUICC_BDSTAT_RX_BREAK	642,27846
#define QUICC_BDSTAT_RX_NOFA	643,27913
#define QUICC_BDSTAT_RX_FR 644,27982
#define QUICC_BDSTAT_RX_ABORT	645,28060
#define QUICC_BDSTAT_RX_SHORT	646,28126
#define QUICC_BDSTAT_RX_PR 647,28193
#define QUICC_BDSTAT_RX_CRCERR	648,28270
#define QUICC_BDSTAT_RX_OVRRUN	649,28326
#define QUICC_BDSTAT_RX_CDLOST	650,28379
#define QUICC_BDSTAT_RX_COLLIS	651,28451
#define QUICC_BDSTAT_RX_MMERR	652,28517
#define QUICC_BDSTAT_TX_RDY	657,28624
#define QUICC_BDSTAT_TX_PAD	658,28672
#define QUICC_BDSTAT_TX_WRAP	659,28745
#define QUICC_BDSTAT_TX_INT	660,28793
#define QUICC_BDSTAT_TX_LAST	661,28845
#define QUICC_BDSTAT_TX_TRCRC	662,28893
#define QUICC_BDSTAT_TX_CONTIN	663,28950
#define QUICC_BDSTAT_TX_DEFIND	664,29017
#define QUICC_BDSTAT_TX_HBEAT	665,29090
#define QUICC_BDSTAT_TX_PREM	666,29156
#define QUICC_BDSTAT_TX_LCOL	667,29220
#define QUICC_BDSTAT_TX_NS	668,29289
#define QUICC_BDSTAT_TX_RLIM	669,29354
#define QUICC_BDSTAT_TX_UNRRUN	670,29429
#define QUICC_BDSTAT_TX_CTSLOS	671,29483
#define QUICC_BDSTAT_TX_CSLOS	672,29537
#define QUICC_BDSTAT_TX_MMERR	673,29611
#define QUICC_FC_USER_DATA_SPACE 678,29716
#define QUICC_FC_USER_PROG_SPACE 679,29755
#define QUICC_FC_SUP_DATA_SPACE 680,29794
#define QUICC_FC_SUP_PROG_SPACE 681,29833
#define QUICC_FC_SUP_CPU_SPACE 682,29872
#define QUICC_FC_DMA_SPACE 683,29911
#define QUICC_FCR_MOT 688,30021
#define QUICC_FCR_FUNC_CODE(QUICC_FCR_FUNC_CODE689,30104
#define QUICC_SPMR_LOOP 707,30571
#define QUICC_SPMR_CLKINV	708,30621
#define QUICC_SPMR_CLKPH	709,30674
#define QUICC_SPMR_DIV16	710,30725
#define QUICC_SPMR_REVDAT	711,30777
#define QUICC_SPMR_MASTER	712,30830
#define QUICC_SPMR_ENASPI	713,30882
#define QUICC_SPMR_LEN(QUICC_SPMR_LEN714,30933
#define QUICC_SPIE_MMERR	719,31041
#define QUICC_SPIE_TXERR	720,31099
#define QUICC_SPIE_BSY	721,31147
#define QUICC_SPIE_TXBUF	722,31200
#define QUICC_SPIE_RXBUF	723,31249
#define QUICC_SPIM_MMERR	728,31345
#define QUICC_SPIM_TXERR	729,31403
#define QUICC_SPIM_BSY	730,31451
#define QUICC_SPIM_TXBUF	731,31504
#define QUICC_SPIM_RXBUF	732,31553
#define QUICC_SPCOM_START	737,31654
#define QUICC_SPI_MTU	742,31745
#define QUICC_SPI_8BITS	743,31802
#define QUICC_SPI_SPIN_MAX	744,31852
#define QUICC_SCC_GSMRH_GDEN	753,32235
#define QUICC_SCC_GSMRH_TRANRX	754,32302
#define QUICC_SCC_GSMRH_TRANTX	755,32368
#define QUICC_SCC_GSMRH_CDP	756,32437
#define QUICC_SCC_GSMRH_CTSP	757,32500
#define QUICC_SCC_GSMRH_CDSAMP	758,32563
#define QUICC_SCC_GSMRH_CTSSAMP	759,32632
#define QUICC_SCC_GSMRH_TFLEN	760,32701
#define QUICC_SCC_GSMRH_RFLEN	761,32760
#define QUICC_SCC_GSMRH_TXSYNC	762,32819
#define QUICC_SCC_GSMRH_RTSMD	763,32884
#define QUICC_SCC_GSMRH_RSYN	764,32947
#define QUICC_SCC_GSMRL_TCINV	766,33006
#define QUICC_SCC_GSMRL_RINV	767,33069
#define QUICC_SCC_GSMRL_TINV	768,33136
#define QUICC_SCC_GSMRL_TPL(QUICC_SCC_GSMRL_TPL769,33203
#define QUICC_SCC_GSMRL_TPP(QUICC_SCC_GSMRL_TPP770,33271
#define QUICC_SCC_GSMRL_TEND	771,33340
#define QUICC_SCC_GSMRL_TDCR(QUICC_SCC_GSMRL_TDCR772,33402
#define QUICC_SCC_GSMRL_RDCR(QUICC_SCC_GSMRL_RDCR773,33473
#define QUICC_SCC_GSMRL_RENC(QUICC_SCC_GSMRL_RENC774,33544
#define QUICC_SCC_GSMRL_TENC(QUICC_SCC_GSMRL_TENC775,33613
#define QUICC_SCC_GSMRL_DIAG(QUICC_SCC_GSMRL_DIAG776,33681
#define QUICC_SCC_GSMRL_ENR	777,33746
#define QUICC_SCC_GSMRL_ENT	778,33804
#define QUICC_SCC_GSMRL_MODE(QUICC_SCC_GSMRL_MODE779,33865
#define QUICC_HDLC_IDLE_ONES	784,33974
#define QUICC_HDLC_IDLE_FLAGS	785,34051
#define QUICC_TX_PREAM_0BITS 790,34171
#define QUICC_TX_PREAM_48BITS 791,34207
#define QUICC_TX_PREAM_PAT_00S 796,34326
#define QUICC_TX_PREAM_PAT_10S 797,34389
#define QUICC_TX_PREAM_PAT_01S 798,34468
#define QUICC_TX_PREAM_PAT_11S 799,34537
#define QUICC_TX_DIV_CLK_1X 804,34655
#define QUICC_TX_DIV_CLK_8X 805,34691
#define QUICC_TX_DIV_CLK_16X 806,34727
#define QUICC_TX_DIV_CLK_32X 807,34802
#define QUICC_RX_DIV_CLK_1X 812,34882
#define QUICC_RX_DIV_CLK_8X 813,34918
#define QUICC_RX_DIV_CLK_16X 814,34954
#define QUICC_RX_DIV_CLK_32X 815,35029
#define QUICC_ENC_NRZ 820,35109
#define QUICC_ENC_NRZI 821,35148
#define QUICC_ENC_FM0 822,35187
#define QUICC_ENC_MANCHESTER 823,35226
#define QUICC_ENC_DIFF_MANCHESTER 824,35265
#define QUICC_NORMAL_OP 829,35347
#define QUICC_LOCAL_LOOPBACK 830,35385
#define QUICC_AUTO_ECHO 831,35423
#define QUICC_LOOPBACK_N_ECHO 832,35461
#define QUICC_SCC_GSMRL_DIAG_MASK 833,35499
#define QUICC_SCC_HDLC_MODE	838,35588
#define QUICC_SCC_UART_MODE	839,35640
#define QUICC_SCC_ETHER_MODE	840,35692
#define QUICC_PSMR_NOF(QUICC_PSMR_NOF845,35804
#define QUICC_PSMR_HBC	846,35871
#define QUICC_PSMR_FLC 847,35933
#define QUICC_PSMR_FC	848,36007
#define QUICC_PSMR_RSH	849,36068
#define QUICC_PSMR_IAM	850,36135
#define QUICC_PSMR_CRC(QUICC_PSMR_CRC851,36197
#define QUICC_PSMR_PRO	852,36255
#define QUICC_PSMR_RTE	853,36319
#define QUICC_PSMR_BRO	854,36382
#define QUICC_PSMR_FSE	855,36446
#define QUICC_PSMR_SBT	856,36512
#define QUICC_PSMR_DRT	857,36577
#define QUICC_PSMR_LPB	858,36658
#define QUICC_PSMR_BUS	859,36723
#define QUICC_PSMR_SIP	860,36782
#define QUICC_PSMR_BRM	861,36846
#define QUICC_PSMR_LCW	862,36909
#define QUICC_PSMR_MFF	863,36977
#define QUICC_PSMR_NIB(QUICC_PSMR_NIB864,37045
#define QUICC_PSMR_FDE 865,37118
#define QUICC_16bit_CCITT_CRC 870,37232
#define QUICC_32bit_CCITT_CRC 871,37300
#define QUICC_CRC_ETHER	872,37376
#define QUICC_CRC_HDLC	873,37431
#define QUICC_IGNORE_22BITS 878,37522
#define QUICC_SCCE_GLRX	884,37639
#define QUICC_SCCE_GLTX	885,37698
#define QUICC_SCCE_DCSCHG	886,37757
#define QUICC_SCCE_FLGSTAT	887,37820
#define QUICC_SCCE_AUTO_BAUD	888,37880
#define QUICC_SCCE_IDLCHG	889,37947
#define QUICC_SCCE_GSTOP	891,38017
#define QUICC_SCCE_BRKE	892,38080
#define QUICC_SCCE_BRKS	893,38140
#define QUICC_SCCE_TXERR	894,38201
#define QUICC_SCCE_RXFRAME	895,38256
#define QUICC_SCCE_RXCCR	896,38313
#define QUICC_SCCE_BSY	897,38373
#define QUICC_SCCE_TXBUF	898,38426
#define QUICC_SCCE_RXBUF	899,38481
#define QUICC_SCCM_GLRX	905,38577
#define QUICC_SCCM_GLTX	906,38636
#define QUICC_SCCM_DCSCHG	907,38695
#define QUICC_SCCM_FLGSTAT	908,38758
#define QUICC_SCCM_AUTO_BAUD	909,38818
#define QUICC_SCCM_IDLCHG	910,38885
#define QUICC_SCCM_GSTOP	913,38963
#define QUICC_SCCM_BRKE	914,39026
#define QUICC_SCCM_BRKS	915,39086
#define QUICC_SCCM_TXERR	916,39147
#define QUICC_SCCM_RXFRAME	917,39202
#define QUICC_SCCM_RXCCR	918,39259
#define QUICC_SCCM_BSY	919,39319
#define QUICC_SCCM_TXBUF	920,39372
#define QUICC_SCCM_RXBUF	921,39427
#define QUICC_SCCS_FLG	926,39524
#define QUICC_SCCS_CS	927,39573
#define QUICC_SCCS_IDL 928,39629
#define QUICC_CPCR_RST	934,39728
#define QUICC_CPCR_OPCODE(QUICC_CPCR_OPCODE935,39789
#define QUICC_CPCR_CHNUM(QUICC_CPCR_CHNUM936,39850
#define QUICC_CPCR_SEMA	937,39910
#define QUICC_CPC_INIT_RXTX	942,39997
#define QUICC_CPC_INIT_RX	943,40064
#define QUICC_CPC_INIT_TX	944,40128
#define QUICC_CPC_ENTER_HUNT	945,40192
#define QUICC_CPC_TX_STOP	946,40251
#define QUICC_CPC_GR_TX_STOP	947,40308
#define QUICC_CPC_TX_RESTART	948,40366
#define QUICC_CPC_RX_CLOSE_BD	949,40420
#define QUICC_CPC_SET_GROUP	950,40491
#define QUICC_CPC_SET_TIMER	951,40560
#define QUICC_CPC_SPIN_MAX	952,40628
#define QUICC_CHAN_SCC1	957,40725
#define QUICC_CHAN_SCC2	958,40784
#define QUICC_CHAN_SPI	959,40843
#define QUICC_CHAN_TIMER	960,40900
#define QUICC_CHAN_SCC3	961,40960
#define QUICC_CHAN_SCC4	962,41019
#define QUICC_CHAN_SMC1	963,41078
#define QUICC_CHAN_SMC2	964,41137
#define QUICC_CICR_SPS	969,41263
#define QUICC_CICR_SCdP(QUICC_CICR_SCdP970,41324
#define QUICC_CICR_SCcP(QUICC_CICR_SCcP971,41389
#define QUICC_CICR_SCbP(QUICC_CICR_SCbP972,41454
#define QUICC_CICR_SCaP(QUICC_CICR_SCaP973,41519
#define QUICC_CICR_IRL(QUICC_CICR_IRL974,41584
#define QUICC_CICR_HP(QUICC_CICR_HP975,41652
#define QUICC_CICR_VBA(QUICC_CICR_VBA976,41711
#define QUICC_CIPR_PC0	981,41835
#define QUICC_CIPR_SCC1	982,41889
#define QUICC_CIPR_SCC2	983,41937
#define QUICC_CIPR_SCC3	984,41985
#define QUICC_CIPR_SCC4	985,42033
#define QUICC_CIPR_PC1	986,42081
#define QUICC_CIPR_TIMER1	987,42135
#define QUICC_CIPR_PC2	988,42186
#define QUICC_CIPR_PC3	989,42240
#define QUICC_CIPR_SDMA	990,42294
#define QUICC_CIPR_IDMA1	991,42341
#define QUICC_CIPR_IDMA2	992,42390
#define QUICC_CIPR_TIMER2	993,42439
#define QUICC_CIPR_RTT	994,42490
#define QUICC_CIPR_PC4	995,42548
#define QUICC_CIPR_PC5	996,42607
#define QUICC_CIPR_TIMER3	997,42666
#define QUICC_CIPR_PC6	998,42722
#define QUICC_CIPR_PC7	999,42781
#define QUICC_CIPR_PC8	1000,42840
#define QUICC_CIPR_TIMER4	1001,42899
#define QUICC_CIPR_PC9	1002,42955
#define QUICC_CIPR_SPI	1003,43014
#define QUICC_CIPR_SMC1	1004,43064
#define QUICC_CIPR_SMC2	1005,43117
#define QUICC_CIPR_PC10	1006,43170
#define QUICC_CIPR_PC11	1007,43231
#define QUICC_CIMR_PC0	1012,43350
#define QUICC_CIMR_SCC1	1013,43404
#define QUICC_CIMR_SCC2	1014,43452
#define QUICC_CIMR_SCC3	1015,43500
#define QUICC_CIMR_SCC4	1016,43548
#define QUICC_CIMR_PC1	1017,43596
#define QUICC_CIMR_TIMER1	1018,43650
#define QUICC_CIMR_PC2	1019,43701
#define QUICC_CIMR_PC3	1020,43755
#define QUICC_CIMR_SDMA	1021,43809
#define QUICC_CIMR_IDMA1	1022,43856
#define QUICC_CIMR_IDMA2	1023,43905
#define QUICC_CIMR_TIMER2	1024,43954
#define QUICC_CIMR_RTT	1025,44005
#define QUICC_CIMR_PC4	1026,44063
#define QUICC_CIMR_PC5	1027,44117
#define QUICC_CIMR_TIMER3	1028,44171
#define QUICC_CIMR_PC6	1029,44222
#define QUICC_CIMR_PC7	1030,44276
#define QUICC_CIMR_PC8	1031,44330
#define QUICC_CIMR_TIMER4	1032,44384
#define QUICC_CIMR_PC9	1033,44435
#define QUICC_CIMR_SPI	1034,44489
#define QUICC_CIMR_SMC1	1035,44534
#define QUICC_CIMR_SMC2	1036,44582
#define QUICC_CIMR_PC10	1037,44630
#define QUICC_CIMR_PC11	1038,44686
#define QUICC_CISR_PC0	1043,44806
#define QUICC_CISR_SCC1	1044,44860
#define QUICC_CISR_SCC2	1045,44908
#define QUICC_CISR_SCC3	1046,44956
#define QUICC_CISR_SCC4	1047,45004
#define QUICC_CISR_PC1	1048,45052
#define QUICC_CISR_TIMER1	1049,45106
#define QUICC_CISR_PC2	1050,45157
#define QUICC_CISR_PC3	1051,45211
#define QUICC_CISR_SDMA	1052,45265
#define QUICC_CISR_IDMA1	1053,45312
#define QUICC_CISR_IDMA2	1054,45361
#define QUICC_CISR_TIMER2	1055,45410
#define QUICC_CISR_RTT	1056,45461
#define QUICC_CISR_PC4	1057,45519
#define QUICC_CISR_PC5	1058,45570
#define QUICC_CISR_TIMER3	1059,45621
#define QUICC_CISR_PC6	1060,45669
#define QUICC_CISR_PC7	1061,45720
#define QUICC_CISR_PC8	1062,45771
#define QUICC_CISR_TIMER4	1063,45822
#define QUICC_CISR_PC9	1064,45870
#define QUICC_CISR_SPI	1065,45921
#define QUICC_CISR_SMC1	1066,45963
#define QUICC_CISR_SMC2	1067,46008
#define QUICC_CISR_PC10	1068,46053
#define QUICC_CISR_PC11	1069,46106
#define QUICC_CPIC_INTERRUPT_ERROR	1077,46338
#define QUICC_CPIC_INTERRUPT_PC11	1078,46391
#define QUICC_CPIC_INTERRUPT_PC10	1079,46449
#define QUICC_CPIC_INTERRUPT_SMC2	1080,46507
#define QUICC_CPIC_INTERRUPT_SMC1	1081,46564
#define QUICC_CPIC_INTERRUPT_SPI	1082,46614
#define QUICC_CPIC_INTERRUPT_PC9	1083,46662
#define QUICC_CPIC_INTERRUPT_TIMER4	1084,46719
#define QUICC_CPIC_INTERRUPT_RSVD1	1085,46774
#define QUICC_CPIC_INTERRUPT_PC8	1086,46829
#define QUICC_CPIC_INTERRUPT_PC7	1087,46886
#define QUICC_CPIC_INTERRUPT_PC6	1088,46943
#define QUICC_CPIC_INTERRUPT_TIMER3	1089,47000
#define QUICC_CPIC_INTERRUPT_RSVD2	1090,47055
#define QUICC_CPIC_INTERRUPT_PC5	1091,47110
#define QUICC_CPIC_INTERRUPT_PC4	1092,47167
#define QUICC_CPIC_INTERRUPT_RSVD3	1093,47224
#define QUICC_CPIC_INTERRUPT_RISC_TIMER	1094,47279
#define QUICC_CPIC_INTERRUPT_TIMER2	1095,47342
#define QUICC_CPIC_INTERRUPT_RSVD4	1096,47397
#define QUICC_CPIC_INTERRUPT_IDMA2	1097,47452
#define QUICC_CPIC_INTERRUPT_IDMA1	1098,47505
#define QUICC_CPIC_INTERRUPT_SDMA	1099,47558
#define QUICC_CPIC_INTERRUPT_PC3	1100,47626
#define QUICC_CPIC_INTERRUPT_PC2	1101,47683
#define QUICC_CPIC_INTERRUPT_TIMER1	1102,47740
#define QUICC_CPIC_INTERRUPT_PC1	1103,47795
#define QUICC_CPIC_INTERRUPT_SCC4	1104,47852
#define QUICC_CPIC_INTERRUPT_SCC3	1105,47902
#define QUICC_CPIC_INTERRUPT_SCC2	1106,47952
#define QUICC_CPIC_INTERRUPT_SCC1	1107,48002
#define QUICC_CPIC_INTERRUPT_PC0	1108,48052
#define QUICC_PICR_PIRQL(QUICC_PICR_PIRQL1117,48194
#define QUICC_PICR_PIV(QUICC_PICR_PIV1118,48264
#define QUICC_PITR_SWP(QUICC_PITR_SWP1123,48384
#define QUICC_PITR_PTP(QUICC_PITR_PTP1124,48454
#define QUICC_PITR_PITR(QUICC_PITR_PITR1126,48522
#define QUICC_PITR_PITR_M	1128,48606
#define QUICC_SWSR_VAL1 1133,48700
#define QUICC_SWSR_VAL2 1134,48752
#define QUICC_BKCR_BAS 1140,48881
#define QUICC_BKCR_BUSS 1141,48966
#define QUICC_BKCR_RW_MSK 1142,49031
#define QUICC_BKCR_RW 1143,49101
#define QUICC_BKCR_WRITE 1144,49175
#define QUICC_BKCR_READ 1145,49242
#define QUICC_BKCR_SIZM 1146,49308
#define QUICC_BKCR_SIZ_MSK 1147,49382
#define QUICC_BKCR_SIZ_3B 1148,49451
#define QUICC_BKCR_SIZ_W 1149,49518
#define QUICC_BKCR_SIZ_B 1150,49582
#define QUICC_BKCR_SIZ_LW 1151,49646
#define QUICC_BKCR_NEG 1152,49714
#define QUICC_BKCR_MA_MSK 1153,49796
#define QUICC_BKCR_MA_32K 1154,49881
#define QUICC_BKCR_MA_8K 1155,49950
#define QUICC_BKCR_MA_2K 1156,50018
#define QUICC_BKCR_MA_NON 1157,50086
#define QUICC_BKCR_AS_MSK 1158,50154
#define QUICC_BKCR_AS_DMA 1159,50232
#define QUICC_BKCR_AS_CPU 1160,50306
#define QUICC_BKCR_AS_SUPPROG 1161,50380
#define QUICC_BKCR_AS_SUPDAT 1162,50466
#define QUICC_BKCR_AS_USRPROG 1163,50552
#define QUICC_BKCR_AS_USRDAT 1164,50635
#define QUICC_BKCR_AS_VALID 1165,50715
#define QUICC_SICR_GRX(QUICC_SICR_GRX1174,51094
#define QUICC_SICR_SCX(QUICC_SICR_SCX1175,51172
#define QUICC_SICR_RXCS(QUICC_SICR_RXCS1176,51244
#define QUICC_SICR_TXCS(QUICC_SICR_TXCS1177,51326
#define QUICC_SIGMR_ENABLE_A	1182,51449
#define QUICC_SIGMR_ENABLE_B	1183,51502
#define QUICC_SIGMR_ONE_DYNAMIC	1184,51555
#define QUICC_SIRAM_MAP1_RX	1189,51680
#define QUICC_SIRAM_MAP1_TX	1190,51747
#define QUICC_SIRAM_MAP2_RX	1191,51814
#define QUICC_SIRAM_MAP2_TX	1192,51881
#define QUICC_SIRAM_BITS_64	1194,51949
#define QUICC_SIRAM_BITS_56	1195,52011
#define QUICC_SIRAM_PAD1	1196,52073
#define QUICC_SIRAM_PAD2	1197,52125
#define QUICC_SIRAM_PAD	1198,52176
#define QUICC_SCC_TO_BRG1	1203,52283
#define QUICC_SCC_TO_BRG2	1204,52343
#define QUICC_SCC_TO_BRG3	1205,52403
#define QUICC_SCC_TO_BRG4	1206,52463
#define QUICC_SCC_TO_CLK1	1207,52523
#define QUICC_SCC_TO_CLK2	1208,52587
#define QUICC_SCC_TO_CLK3	1209,52651
#define QUICC_SCC_TO_CLK4	1210,52715
#define QUICC_SCC_TO_CLK5	1211,52779
#define QUICC_SCC_TO_CLK6	1212,52843
#define QUICC_SCC_TO_CLK7	1213,52907
#define QUICC_SCC_TO_CLK8	1214,52971
#define QUICC_SCC_CS_MASK 1215,53035
#define QUICC_PORT_SCC1	1222,53151
#define QUICC_PORT_SCC2	1223,53207
#define QUICC_PORT_SCC3	1224,53263
#define QUICC_PORT_SCC4	1225,53319
#define QUICC_PORT_SMC1	1226,53375
#define QUICC_PORT_SMC2	1227,53431
#define QUICC_PORT_SPI	1228,53487
#define QUICC_PORT_TIMER	1229,53541
#define QUICC_VBA_MASK	1231,53592
#define QUICC_SMCMR_CHAR_LEN9	1236,53702
#define QUICC_SMCMR_CHAR_LEN10	1237,53771
#define QUICC_SMCMR_CLEN(QUICC_SMCMR_CLEN1238,53841
#define QUICC_SMCMR_2STOP	1239,53904
#define QUICC_SMCMR_PAR_ENA	1240,53956
#define QUICC_SMCMR_PAR_EVEN	1241,54012
#define QUICC_SMCMR_SM(QUICC_SMCMR_SM1242,54067
#define QUICC_SMCMR_DM(QUICC_SMCMR_DM1243,54119
#define QUICC_SMCMR_UART	1244,54178
#define QUICC_SMCMR_ECHO	1245,54227
#define QUICC_SMCMR_LOC_LOOP	1246,54259
#define QUICC_SMCMR_TX_EN	1247,54325
#define QUICC_SMCMR_RX_EN	1248,54375
#define QUICC_UART_STOPBITS(QUICC_UART_STOPBITS1253,54459
#define QUICC_UART_MIN_DATA_LEN	1256,54571
#define QUICC_UART_MAX_DATA_LEN	1257,54606
#define QUICC_UART_DATABIT_LEN(QUICC_UART_DATABIT_LEN1258,54648
#define QUICC_UART_TX_PARITY(QUICC_UART_TX_PARITY1259,54720
#define QUICC_UART_RX_PARITY(QUICC_UART_RX_PARITY1260,54757
#define QUICC_UART_CTS_FLOW(QUICC_UART_CTS_FLOW1262,54832
#define QUICC_UART_DCD_FLOW(QUICC_UART_DCD_FLOW1263,54887
#define QUICC_UART_ENABLE_PARITY	1264,54942
#define QUICC_SMCFC_MOT	1267,55048
#define QUICC_SPIFC_MOT	1268,55078
#define QUICC_SCCFC_MOT	1269,55108
#define QUICC_SMCFC_INTEL	1270,55138
#define QUICC_SMCE_BRK	1275,55210
#define QUICC_SMCE_BSY	1276,55273
#define QUICC_SMCE_TXBUF	1277,55326
#define QUICC_SMCE_RXBUF	1278,55375
#define QUICC_SMCM_BRK	1283,55464
#define QUICC_SMCM_BSY	1284,55527
#define QUICC_SMCM_TXBUF	1285,55580
#define QUICC_SMCM_RXBUF	1286,55629
#define QUICC_BRGC_RESET	1289,55697
#define QUICC_BRGC_EN_CLK	1290,55731
#define QUICC_BRGC_CLK_SRC(QUICC_BRGC_CLK_SRC1291,55766
#define QUICC_BRGC_AUTO_BAUD	1292,55809
#define QUICC_BRGC_CLK_DIV(QUICC_BRGC_CLK_DIV1293,55846
#define QUICC_BRGC_CLK_DIV_50	1294,55900
#define QUICC_BRGC_CLK_DIV_75	1295,55965
#define QUICC_BRGC_CLK_DIV_150	1296,56001
#define QUICC_BRGC_CLK_DIV_300	1297,56037
#define QUICC_BRGC_CLK_DIV_600	1298,56073
#define QUICC_BRGC_CLK_DIV_1200	1299,56110
#define QUICC_BRGC_CLK_DIV_2400	1300,56148
#define QUICC_BRGC_CLK_DIV_4800	1301,56185
#define QUICC_BRGC_CLK_DIV_9600	1302,56222
#define QUICC_BRGC_CLK_DIV_19200	1303,56259
#define QUICC_BRGC_CLK_DIV_38400	1304,56295
#define QUICC_BRGC_CLK_DIV_57600	1305,56331
#define QUICC_BRGC_CLK_DIV_115200	1306,56367
#define QUICC_BRGC_CLK_DIV_SHIFT	1307,56404
#define QUICC_BRGC_CLK_MASK	1308,56439
#define QUICC_BRGC_DIV_BY_16	1309,56479
#define QUICC_BRGC_MAX_DIV_VAL	1310,56513
#define QUICC_SIMODE_SMC2_MODE	1313,56580
#define QUICC_SIMODE_SMC2_CLK	1314,56630
#define QUICC_SIMODE_SMC1_MODE	1315,56684
#define QUICC_SIMODE_SMC1_CLK	1316,56734
#define QUICC_SIMODE_TDMA_AUTO_ECHO	1317,56788
#define QUICC_SIMODE_TDMA_INT_LOOP 1318,56835
#define QUICC_SIMODE_TDMA_LOOPBACK 1319,56882
#define QUICC_SIMODE_TDMB_AUTO_ECHO	1320,56929
#define QUICC_SIMODE_TDMB_INT_LOOP 1321,56976
#define QUICC_SIMODE_TDMB_LOOPBACK 1322,57023
#define QUICC_SIMODE_RFSDa(QUICC_SIMODE_RFSDa1323,57070
#define QUICC_SIMODE_CRTa	1324,57112
#define QUICC_SIMODE_STZa	1325,57150
#define QUICC_SIMODE_SMC_CS_BRG1	1327,57189
#define QUICC_SIMODE_SMC_CS_BRG2	1328,57224
#define QUICC_SIMODE_SMC_CS_BRG3	1329,57259
#define QUICC_SIMODE_SMC_CS_BRG4	1330,57294
#define QUICC_SIMODE_SMC_CS_CLK5	1331,57329
#define QUICC_SIMODE_SMC_CS_CLK6	1332,57364
#define QUICC_SIMODE_SMC_CS_CLK7	1333,57399
#define QUICC_SIMODE_SMC_CS_CLK8	1334,57434
#define QUICC_SIMODE_SMC1_CS(QUICC_SIMODE_SMC1_CS1336,57470
#define QUICC_SIMODE_SMC2_CS(QUICC_SIMODE_SMC2_CS1337,57515
#define QUICC_SIRAM_SWRT	1342,57606
#define QUICC_SIRAM_SSEL(QUICC_SIRAM_SSEL1343,57639
#define QUICC_SIRAM_CSEL(QUICC_SIRAM_CSEL1344,57680
#define QUICC_SIRAM_CNT_BYTE(QUICC_SIRAM_CNT_BYTE1345,57725
#define QUICC_SIRAM_CNT_BIT(QUICC_SIRAM_CNT_BIT1346,57796
#define QUICC_SIRAM_BYTE	1347,57845
#define QUICC_SIRAM_LST	1348,57878
#define QUICC_SIRAM_SSEL1	1350,57912
#define QUICC_SIRAM_SSEL2	1351,57946
#define QUICC_SIRAM_SSEL3	1352,57980
#define QUICC_SIRAM_SSEL4	1353,58014
#define QUICC_TGCR_TMR1_EN 1358,58111
#define QUICC_TGCR_TMR2_EN 1359,58180
#define QUICC_TGCR_TMR3_EN 1360,58216
#define QUICC_TGCR_TMR4_EN 1361,58252
#define QUICC_TMR_USEC_PRESCALE 1366,58367
#define QUICC_TMR_MAX_PRESCALE 1368,58505
#define QUICC_TMR_INT_EN 1369,58543
#define QUICC_TMR_RESET_MODE 1370,58621
#define QUICC_TMR_ICLK_CASCADE 1373,58740
#define QUICC_TMR_ICLK_INTCLK 1374,58819
#define QUICC_TMR_ICLK_INTCLK_DIV16 1375,58893
#define QUICC_TMR_ICLK_TIN_PIN 1376,58970
#define QUICC_TER_CAP_EVENT 1381,59131
#define QUICC_TER_REF_EVENT 1382,59205
#define QUICC_BR_WRITE_PROTECT 1391,59347
#define QUICC_MBAR_ADDR 1397,59530
#define QUICC_MBAR_MASK 1398,59593
#define QUICC_BR_VALID 1403,59697
#define QUICC_BR_WR_PROT 1404,59762
#define QUICC_BR_PAR_EN 1405,59840
#define QUICC_IPL_LEVEL7 1410,59936
#define QUICC_IPL_LEVEL6 1411,59997
#define QUICC_IPL_LEVEL5 1412,60033
#define QUICC_IPL_LEVEL4 1413,60069
#define QUICC_IPL_LEVEL3 1414,60105
#define QUICC_IPL_LEVEL2 1415,60141
#define QUICC_IPL_LEVEL1 1416,60177
#define QUICC_IPL_LEVEL0 1417,60213
#define QUICC_AVR_IRQ1 1422,60297
#define QUICC_AVR_IRQ2 1423,60367
#define QUICC_AVR_IRQ3 1424,60437
#define QUICC_AVR_IRQ4 1425,60507
#define QUICC_AVR_IRQ5 1426,60577
#define QUICC_AVR_IRQ6 1427,60647
#define QUICC_AVR_IRQ7 1428,60717
#define QUICC_AVEC1	1433,60845
#define QUICC_AVEC2	1434,60869
#define QUICC_AVEC3	1435,60893
#define QUICC_AVEC4	1436,60917
#define QUICC_AVEC5	1437,60941
#define QUICC_AVEC6	1438,60965
#define QUICC_AVEC7	1439,60989
#define QUICC_AVR0	1444,61044
#define QUICC_AVR1	1445,61069
#define QUICC_AVR2	1446,61094
#define QUICC_AVR3	1447,61119
#define QUICC_AVR4	1448,61144
#define QUICC_AVR5	1449,61169
#define QUICC_AVR6	1450,61194
#define QUICC_AVR7	1451,61219
#define QUICC_SSW_TP 1456,61277
#define QUICC_SSW_MV 1457,61359
#define QUICC_SSW_SZC1 1458,61429
#define QUICC_SSW_TR 1459,61506
#define QUICC_SSW_B1 1460,61560
#define QUICC_SSW_B0 1461,61629
#define QUICC_SSW_RR 1462,61698
#define QUICC_SSW_RM 1463,61766
#define QUICC_SSW_IN 1464,61836
#define QUICC_SSW_RW 1465,61916
#define QUICC_SSW_SZC0 1466,61986
#define QUICC_SSW_SIZ_M 1467,62063
#define QUICC_SSW_FUNC_M 1468,62147
#define QUICC_RSR_SRSTP 1473,62275
#define QUICC_RSR_SRST 1474,62330
#define QUICC_RSR_LOC 1475,62381
#define QUICC_RSR_DBF 1476,62441
#define QUICC_RSR_SW 1477,62504
#define QUICC_RSR_POW 1478,62568
#define QUICC_RSR_EXT 1479,62623
#define QUICC_GMR_OPAR	1485,62721
#define QUICC_GMR_PBEE	1486,62772
#define QUICC_MSTAT_WPER	1493,62869
#define QUICC_MSTAT_PER8	1494,62927
#define QUICC_MSTAT_PER7	1495,62985
#define QUICC_MSTAT_PER6	1496,63043
#define QUICC_MSTAT_PER5	1497,63101
#define QUICC_MSTAT_PER4	1498,63159
#define QUICC_MSTAT_PER3	1499,63217
#define QUICC_MSTAT_PER2	1500,63275
#define QUICC_MSTAT_PER1	1501,63333
#define QUICC_MSTAT_PER_MASK	1502,63391
#define QUICC_MSTAT_ERROR_MASK	1503,63451
#define QUICC_TOSEQ_READY 1508,63542
#define QUICC_TOSEQ_INTR 1509,63606
#define QUICC_TOSEQ_CTSLOST 1510,63676
#define QUICC_TOSEQ_ADDR 1511,63743
#define QUICC_UART_CHARX_INVALID 1517,63867
#define QUICC_UART_CHARX_REJECT 1518,63930
#define QUICC_UART_NO_CTRL_CHAR_MASK 1524,64080
#define QUICC_UART_FLOWC_MASK	1531,64304
#define QUICC_UART_STOPBITS_MASK 1532,64371
#define QUICC_UART_CHARLEN_MASK 1533,64437
#define QUICC_UART_MODE_MASK 1534,64505
#define QUICC_UART_PARITY_MASK	1535,64571
#define QUICC_PSMR_FRZ	1536,64648
