<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: R600ISelLowering.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('R600ISelLowering_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">R600ISelLowering.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="R600ISelLowering_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- R600ISelLowering.cpp - R600 DAG Lowering Implementation -----------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief Custom DAG lowering for R600</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600ISelLowering_8h.html">R600ISelLowering.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600Defines_8h.html">R600Defines.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600InstrInfo_8h.html">R600InstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600MachineFunctionInfo_8h.html">R600MachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Argument_8h.html">llvm/IR/Argument.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classllvm_1_1R600TargetLowering.html#a171144820780fefaf1a27b17cb126ad5">   29</a></span>&#160;<a class="code" href="classllvm_1_1R600TargetLowering.html#a171144820780fefaf1a27b17cb126ad5">R600TargetLowering::R600TargetLowering</a>(<a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">TM</a>) :</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html">AMDGPUTargetLowering</a>(TM),</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    Gen(TM.getSubtarget&lt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>&gt;().getGeneration()) {</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475">MVT::v4f32</a>, &amp;AMDGPU::R600_Reg128RegClass);</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, &amp;AMDGPU::R600_Reg32RegClass);</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, &amp;AMDGPU::R600_Reg128RegClass);</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, &amp;AMDGPU::R600_Reg32RegClass);</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>, &amp;AMDGPU::R600_Reg64RegClass);</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, &amp;AMDGPU::R600_Reg64RegClass);</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a753a20275871056d766d24354dfbc058">computeRegisterProperties</a>();</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="comment">// Set condition code actions</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">setCondCodeAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a71f916390487bb109d9968c72553eaf4">ISD::SETO</a>,   <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">setCondCodeAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a48a334bbe606d5e82c9cd84eaa127b50">ISD::SETUO</a>,  <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">setCondCodeAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9">ISD::SETLT</a>,  <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">setCondCodeAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ab49f81c2ecbbff3d0fbe55dd46353774">ISD::SETLE</a>,  <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">setCondCodeAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a20257a4d3833cf88afd42caeaed70dde">ISD::SETOLT</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">setCondCodeAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a1febf3bac2f3d7d98ec19f1ff5c385ea">ISD::SETOLE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">setCondCodeAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a57c68bf7ef20bd558854a24d5b0c1e72">ISD::SETONE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">setCondCodeAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a0deb50cd2f3f8e4a94eef4cdf769b848">ISD::SETUEQ</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">setCondCodeAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a9dff1dcbac65852b71473818c11869b1">ISD::SETUGE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">setCondCodeAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a292be4a9782030bfad637581d25a5897">ISD::SETUGT</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">setCondCodeAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305">ISD::SETULT</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">setCondCodeAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7">ISD::SETULE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">setCondCodeAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ab49f81c2ecbbff3d0fbe55dd46353774">ISD::SETLE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">setCondCodeAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9">ISD::SETLT</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">setCondCodeAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7">ISD::SETULE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">setCondCodeAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305">ISD::SETULT</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">ISD::FSUB</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987">ISD::FP_TO_UINT</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475">MVT::v4f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="comment">// Legalize loads and stores to the private address space.</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="comment">// EXTLOAD should be the same as ZEXTLOAD. It is legal for some address</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">// spaces, so it is custom lowered to handle those where it isn&#39;t.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a6b977e11e50382ce694e876961c4d272">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a6b977e11e50382ce694e876961c4d272">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a6b977e11e50382ce694e876961c4d272">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ISD::ZEXTLOAD</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a6b977e11e50382ce694e876961c4d272">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ISD::ZEXTLOAD</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a6b977e11e50382ce694e876961c4d272">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a6b977e11e50382ce694e876961c4d272">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">ISD::FP_ROUND</a>);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210">ISD::FP_TO_SINT</a>);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad">ISD::GlobalAddress</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a6b928e5a6718acab4fa0030ce9198e8a">setBooleanContents</a>(<a class="code" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755a695a19c9c3ae14638be151add82755cb">ZeroOrNegativeOneBooleanContent</a>);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a0662d63e058816bf77a5b8f35331bd9d">setBooleanVectorContents</a>(<a class="code" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755a695a19c9c3ae14638be151add82755cb">ZeroOrNegativeOneBooleanContent</a>);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#af2a24aed2ba5d4f9c8db9904df6fa635">setSchedulingPreference</a>(<a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac13545a6345c7d5b3c9cc8932ad3b0e9">Sched::Source</a>);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;}</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classllvm_1_1R600TargetLowering.html#a661d66d93335cf8b2573ba458068ca33">  127</a></span>&#160;<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * <a class="code" href="classllvm_1_1R600TargetLowering.html#a661d66d93335cf8b2573ba458068ca33">R600TargetLowering::EmitInstrWithCustomInserter</a>(</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * <a class="code" href="CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> * MF = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> =</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a>*<span class="keyword">&gt;</span>(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">getInstrInfo</a>());</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) {</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="comment">// Replace LDS_*_RET instruction that don&#39;t have any uses with the</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="comment">// equivalent LDS_*_NORET instruction.</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#aff4929f96b07058beefbcb3097a7da7f">isLDSRetInstr</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>())) {</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <span class="keywordtype">int</span> DstIdx = TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(), AMDGPU::OpName::dst);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      assert(DstIdx != -1);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> NewMI;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      <span class="keywordflow">if</span> (!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0be07e313486cf812c3bab6cfc1da620">use_empty</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(DstIdx).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()))</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      NewMI = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*BB, I, BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I),</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                      TII-&gt;get(<a class="code" href="namespacellvm_1_1AMDGPU.html#abdea5cc579b732f069fb0eaa5c764dc5">AMDGPU::getLDSNoRetOp</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>())));</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 1, e = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        NewMI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>));</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      }</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a38276f452a68339a3d3e0db3d1531d54">AMDGPUTargetLowering::EmitInstrWithCustomInserter</a>(MI, BB);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    }</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordflow">case</span> AMDGPU::CLAMP_R600: {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI = TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(*BB, I,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                                   AMDGPU::MOV,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                                   MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(),</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                                   MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">addFlag</a>(NewMI, 0, <a class="code" href="R600Defines_8h.html#a190837f9d51526f9c7df31ee77c7acf3">MO_FLAG_CLAMP</a>);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  }</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordflow">case</span> AMDGPU::FABS_R600: {</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI = TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(*BB, I,</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                                    AMDGPU::MOV,</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                                    MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(),</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                                    MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">addFlag</a>(NewMI, 0, <a class="code" href="R600Defines_8h.html#adc4fb86109ffdf8ce21d7b2d36c9352e">MO_FLAG_ABS</a>);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  }</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">case</span> AMDGPU::FNEG_R600: {</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI = TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(*BB, I,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                                    AMDGPU::MOV,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                                    MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(),</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                                    MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">addFlag</a>(NewMI, 0, <a class="code" href="R600Defines_8h.html#a73ea1e4ec493abfd161da3e3338d54a1">MO_FLAG_NEG</a>);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  }</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">case</span> AMDGPU::MASK_WRITE: {</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordtype">unsigned</span> maskedRegister = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    assert(<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(maskedRegister));</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * defInstr = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abf69f92f1977440a4e443a26baeb73c0">getVRegDef</a>(maskedRegister);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">addFlag</a>(defInstr, 0, <a class="code" href="R600Defines_8h.html#ae930f7daa3ebaac65c1bdcb69492ea7c">MO_FLAG_MASK</a>);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  }</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordflow">case</span> AMDGPU::MOV_IMM_F32:</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#ae4b65c4d557e278d52ff6e39616a6184">buildMovImm</a>(*BB, I, MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(),</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                     MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a9d65ddc39d79d046b9153140d4b6fcf5">getFPImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantFP.html#a0f839f7633a4709c1d89e128f49b3d43">getValueAPF</a>()</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                         .<a class="code" href="classllvm_1_1APFloat.html#ae98bca797c2e2ea2fb639935b01da1ae">bitcastToAPInt</a>().<a class="code" href="classllvm_1_1APInt.html#a7dc983ebf0eb2d255fa90a67063c72e2">getZExtValue</a>());</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordflow">case</span> AMDGPU::MOV_IMM_I32:</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#ae4b65c4d557e278d52ff6e39616a6184">buildMovImm</a>(*BB, I, MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(),</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                     MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>());</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">case</span> AMDGPU::CONST_COPY: {</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI = TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(*BB, MI, AMDGPU::MOV,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(), AMDGPU::ALU_CONST);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a>(NewMI, AMDGPU::OpName::src0_sel,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>());</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordflow">case</span> AMDGPU::RAT_WRITE_CACHELESS_32_eg:</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keywordflow">case</span> AMDGPU::RAT_WRITE_CACHELESS_64_eg:</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">case</span> AMDGPU::RAT_WRITE_CACHELESS_128_eg: {</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordtype">unsigned</span> EOP = (<a class="code" href="namespacellvm.html#aa1704159f75e6eacd595962ea6d93ffe">llvm::next</a>(I)-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1NVPTXISD.html#a594ac167d52343b1fe4cec37bb7dc31ca5809de82deaac64863d62b48e0177f08">AMDGPU::RETURN</a>) ? 1 : 0;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*BB, I, BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I), TII-&gt;get(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()))</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0))</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;            .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1))</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;            .addImm(EOP); <span class="comment">// Set End of program bit</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  }</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordflow">case</span> AMDGPU::TXD: {</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordtype">unsigned</span> T0 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::R600_Reg128RegClass);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Mips16ISelLowering_8cpp.html#ac16509a75e3d3fc46b9df1726be486ec">T1</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::R600_Reg128RegClass);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RID = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SID = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(5);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keywordtype">unsigned</span> TextureId = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(6).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordtype">unsigned</span> SrcX = 0, SrcY = 1, SrcZ = 2, SrcW = 3;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keywordtype">unsigned</span> CTX = 1, CTY = 1, CTZ = 1, CTW = 1;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordflow">switch</span> (TextureId) {</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keywordflow">case</span> 5: <span class="comment">// Rect</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;      CTX = CTY = 0;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordflow">case</span> 6: <span class="comment">// Shadow1D</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;      SrcW = SrcZ;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordflow">case</span> 7: <span class="comment">// Shadow2D</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      SrcW = SrcZ;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keywordflow">case</span> 8: <span class="comment">// ShadowRect</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;      CTX = CTY = 0;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      SrcW = SrcZ;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordflow">case</span> 9: <span class="comment">// 1DArray</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;      SrcZ = SrcY;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      CTZ = 0;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="keywordflow">case</span> 10: <span class="comment">// 2DArray</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      CTZ = 0;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keywordflow">case</span> 11: <span class="comment">// Shadow1DArray</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      SrcZ = SrcY;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      CTZ = 0;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordflow">case</span> 12: <span class="comment">// Shadow2DArray</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      CTZ = 0;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*BB, I, BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I), TII-&gt;get(AMDGPU::TEX_SET_GRADIENTS_H), T0)</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;            .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3))</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;            .addImm(SrcX)</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SrcY)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SrcZ)</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SrcW)</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(1)</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(2)</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(3)</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(RID)</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(SID)</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTX)</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTY)</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTZ)</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTW);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*BB, I, BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I), TII-&gt;get(AMDGPU::TEX_SET_GRADIENTS_V), <a class="code" href="Mips16ISelLowering_8cpp.html#ac16509a75e3d3fc46b9df1726be486ec">T1</a>)</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;            .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2))</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;            .addImm(SrcX)</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SrcY)</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SrcZ)</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SrcW)</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(1)</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(2)</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(3)</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(RID)</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(SID)</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTX)</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTY)</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTZ)</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTW);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*BB, I, BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I), TII-&gt;get(AMDGPU::TEX_SAMPLE_G))</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;            .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0))</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;            .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1))</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;            .addImm(SrcX)</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SrcY)</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SrcZ)</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SrcW)</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(1)</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(2)</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(3)</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(RID)</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(SID)</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTX)</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTY)</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTZ)</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTW)</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(T0, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>)</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(T1, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  }</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="keywordflow">case</span> AMDGPU::TXD_SHADOW: {</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keywordtype">unsigned</span> T0 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::R600_Reg128RegClass);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Mips16ISelLowering_8cpp.html#ac16509a75e3d3fc46b9df1726be486ec">T1</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;AMDGPU::R600_Reg128RegClass);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RID = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SID = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(5);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordtype">unsigned</span> TextureId = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(6).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keywordtype">unsigned</span> SrcX = 0, SrcY = 1, SrcZ = 2, SrcW = 3;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keywordtype">unsigned</span> CTX = 1, CTY = 1, CTZ = 1, CTW = 1;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordflow">switch</span> (TextureId) {</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordflow">case</span> 5: <span class="comment">// Rect</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      CTX = CTY = 0;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keywordflow">case</span> 6: <span class="comment">// Shadow1D</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;      SrcW = SrcZ;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keywordflow">case</span> 7: <span class="comment">// Shadow2D</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      SrcW = SrcZ;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keywordflow">case</span> 8: <span class="comment">// ShadowRect</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      CTX = CTY = 0;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;      SrcW = SrcZ;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">case</span> 9: <span class="comment">// 1DArray</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      SrcZ = SrcY;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      CTZ = 0;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordflow">case</span> 10: <span class="comment">// 2DArray</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;      CTZ = 0;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordflow">case</span> 11: <span class="comment">// Shadow1DArray</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;      SrcZ = SrcY;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      CTZ = 0;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">case</span> 12: <span class="comment">// Shadow2DArray</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;      CTZ = 0;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    }</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*BB, I, BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I), TII-&gt;get(AMDGPU::TEX_SET_GRADIENTS_H), T0)</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;            .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3))</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;            .addImm(SrcX)</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SrcY)</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SrcZ)</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SrcW)</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(1)</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(2)</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(3)</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(RID)</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(SID)</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTX)</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTY)</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTZ)</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTW);</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*BB, I, BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I), TII-&gt;get(AMDGPU::TEX_SET_GRADIENTS_V), <a class="code" href="Mips16ISelLowering_8cpp.html#ac16509a75e3d3fc46b9df1726be486ec">T1</a>)</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;            .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2))</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;            .addImm(SrcX)</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SrcY)</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SrcZ)</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SrcW)</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(1)</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(2)</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(3)</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(RID)</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(SID)</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTX)</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTY)</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTZ)</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTW);</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*BB, I, BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I), TII-&gt;get(AMDGPU::TEX_SAMPLE_C_G))</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;            .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0))</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;            .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1))</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;            .addImm(SrcX)</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SrcY)</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SrcZ)</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SrcW)</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(1)</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(2)</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(3)</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(RID)</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(SID)</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTX)</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTY)</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTZ)</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(CTW)</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(T0, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>)</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(T1, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  }</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BRANCH:</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*BB, I, BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I), TII-&gt;get(AMDGPU::JUMP))</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;              .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0));</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BRANCH_COND_f32: {</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI =</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*BB, I, BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I), TII-&gt;get(AMDGPU::PRED_X),</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;              AMDGPU::PREDICATE_BIT)</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;              .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1))</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;              .addImm(<a class="code" href="AMDGPUInstrInfo_8h.html#a8b57d7c1131a43ded7efc2cdd34d6f19">OPCODE_IS_NOT_ZERO</a>)</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0); <span class="comment">// Flags</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">addFlag</a>(NewMI, 0, <a class="code" href="R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a>);</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*BB, I, BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I), TII-&gt;get(AMDGPU::JUMP_COND))</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;            .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0))</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;            .addReg(AMDGPU::PREDICATE_BIT, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  }</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordflow">case</span> AMDGPU::BRANCH_COND_i32: {</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI =</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*BB, I, BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I), TII-&gt;get(AMDGPU::PRED_X),</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;            AMDGPU::PREDICATE_BIT)</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;            .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1))</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;            .addImm(<a class="code" href="AMDGPUInstrInfo_8h.html#abaa38b8030839eb22686bcba8482a681">OPCODE_IS_NOT_ZERO_INT</a>)</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0); <span class="comment">// Flags</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">addFlag</a>(NewMI, 0, <a class="code" href="R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a>);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*BB, I, BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I), TII-&gt;get(AMDGPU::JUMP_COND))</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;           .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0))</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;            .addReg(AMDGPU::PREDICATE_BIT, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  }</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordflow">case</span> AMDGPU::EG_ExportSwz:</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keywordflow">case</span> AMDGPU::R600_ExportSwz: {</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="comment">// Instruction is left unmodified if its not the last one of its type</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keywordtype">bool</span> isLastInstructionOfItsType = <span class="keyword">true</span>;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordtype">unsigned</span> InstExportType = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> NextExportInst = <a class="code" href="namespacellvm.html#aa1704159f75e6eacd595962ea6d93ffe">llvm::next</a>(I),</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;         EndBlock = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(); NextExportInst != EndBlock;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;         NextExportInst = <a class="code" href="namespacellvm.html#aa1704159f75e6eacd595962ea6d93ffe">llvm::next</a>(NextExportInst)) {</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;      <span class="keywordflow">if</span> (NextExportInst-&gt;getOpcode() == AMDGPU::EG_ExportSwz ||</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;          NextExportInst-&gt;getOpcode() == AMDGPU::R600_ExportSwz) {</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        <span class="keywordtype">unsigned</span> CurrentInstExportType = NextExportInst-&gt;getOperand(1)</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;            .getImm();</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        <span class="keywordflow">if</span> (CurrentInstExportType == InstExportType) {</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;          isLastInstructionOfItsType = <span class="keyword">false</span>;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        }</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      }</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    }</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordtype">bool</span> EOP = (<a class="code" href="namespacellvm.html#aa1704159f75e6eacd595962ea6d93ffe">llvm::next</a>(I)-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1NVPTXISD.html#a594ac167d52343b1fe4cec37bb7dc31ca5809de82deaac64863d62b48e0177f08">AMDGPU::RETURN</a>)? 1 : 0;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="keywordflow">if</span> (!EOP &amp;&amp; !isLastInstructionOfItsType)</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordtype">unsigned</span> CfInst = (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == AMDGPU::EG_ExportSwz)? 84 : 40;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*BB, I, BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I), TII-&gt;get(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()))</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0))</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;            .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1))</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;            .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2))</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;            .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3))</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;            .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4))</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;            .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(5))</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;            .addOperand(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(6))</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;            .addImm(CfInst)</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(EOP);</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  }</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1NVPTXISD.html#a594ac167d52343b1fe4cec37bb7dc31ca5809de82deaac64863d62b48e0177f08">AMDGPU::RETURN</a>: {</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="comment">// RETURN instructions must have the live-out registers as implicit uses,</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="comment">// otherwise they appear dead.</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <a class="code" href="classllvm_1_1R600MachineFunctionInfo.html">R600MachineFunctionInfo</a> *MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1R600MachineFunctionInfo.html">R600MachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(*MF, MI);</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = MFI-&gt;<a class="code" href="classllvm_1_1R600MachineFunctionInfo.html#a76e66e4ae0380bfd3ed4bc8bb91c35f5">LiveOuts</a>.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;      MIB.addReg(MFI-&gt;<a class="code" href="classllvm_1_1R600MachineFunctionInfo.html#a76e66e4ae0380bfd3ed4bc8bb91c35f5">LiveOuts</a>[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>], <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  }</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  }</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;}</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">// Custom DAG Lowering Operations</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="classllvm_1_1R600TargetLowering.html#a2c6daaa3ef97f4e0170d5045fd05746d">  508</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1R600TargetLowering.html#a2c6daaa3ef97f4e0170d5045fd05746d">R600TargetLowering::LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">getMachineFunction</a>();</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <a class="code" href="classllvm_1_1R600MachineFunctionInfo.html">R600MachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1R600MachineFunctionInfo.html">R600MachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="keywordflow">switch</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>()) {</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#adf457352d02f9e083bb3af760669d360">AMDGPUTargetLowering::LowerOperation</a>(Op, DAG);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>:</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>: <span class="keywordflow">return</span> LowerTrig(Op, DAG);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>: <span class="keywordflow">return</span> LowerSELECT_CC(Op, DAG);</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>: <span class="keywordflow">return</span> LowerSTORE(Op, DAG);</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>: <span class="keywordflow">return</span> LowerLOAD(Op, DAG);</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad">ISD::GlobalAddress</a>: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a95911eb468bffc193009687b84e2f780">LowerGlobalAddress</a>(MFI, Op, DAG);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>: {</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="keywordtype">unsigned</span> IntrinsicID =</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                         cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))-&gt;getZExtValue();</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keywordflow">switch</span> (IntrinsicID) {</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="keywordflow">case</span> AMDGPUIntrinsic::AMDGPU_store_output: {</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;      int64_t RegIndex = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(3))-&gt;getZExtValue();</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = AMDGPU::R600_TReg32RegClass.getRegister(RegIndex);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;      MFI-&gt;<a class="code" href="classllvm_1_1R600MachineFunctionInfo.html#a76e66e4ae0380bfd3ed4bc8bb91c35f5">LiveOuts</a>.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Reg);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a94dca2778c1acccef2f5a8a564be052d">getCopyToReg</a>(Chain, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), Reg, Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2));</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    }</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_store_swizzle: {</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Args[8] = {</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        Chain,</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2), <span class="comment">// Export Value</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(3), <span class="comment">// ArrayBase</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(4), <span class="comment">// Type</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// SWZ_X</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// SWZ_Y</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(2, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// SWZ_Z</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(3, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) <span class="comment">// SWZ_W</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;      };</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2e42e6050fceb5ad9a9b83be43808407">AMDGPUISD::EXPORT</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), Op.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>(),</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;          Args, 8);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    }</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="comment">// default for switch(IntrinsicID)</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    }</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="comment">// break out of case ISD::INTRINSIC_VOID in switch(Op.getOpcode())</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  }</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>: {</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="keywordtype">unsigned</span> IntrinsicID =</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                         cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0))-&gt;getZExtValue();</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="keywordflow">switch</span>(IntrinsicID) {</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#adf457352d02f9e083bb3af760669d360">AMDGPUTargetLowering::LowerOperation</a>(Op, DAG);</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_load_input: {</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;      int64_t RegIndex = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))-&gt;getZExtValue();</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = AMDGPU::R600_TReg32RegClass.getRegister(RegIndex);</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">getMachineFunction</a>();</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a>(Reg);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a3b8647e2be300dfc2b71376131201319">getCopyFromReg</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>(),</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;          <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>()), Reg, VT);</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    }</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_interp_input: {</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;      <span class="keywordtype">int</span> <a class="code" href="README__ALTIVEC_8txt.html#a72c27fc62404e55f221e042ea59e7c1e">slot</a> = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))-&gt;getZExtValue();</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;      <span class="keywordtype">int</span> ijb = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2))-&gt;getSExtValue();</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;      <a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *interp;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;      <span class="keywordflow">if</span> (ijb &lt; 0) {</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">getMachineFunction</a>();</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> =</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;          <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a>*<span class="keyword">&gt;</span>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">getInstrInfo</a>());</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        interp = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(AMDGPU::INTERP_VEC_LOAD, DL,</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;            <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475">MVT::v4f32</a>, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ace5bddfde14abf966790e8438e88d6d2">getTargetConstant</a>(slot / 4 , <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a70d70d915a2b3bb0b4d1b0d0a456d0a2">getTargetExtractSubreg</a>(</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;            TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#ace87802d98aa558e3ab9e6bd927f9fb4">getRegisterInfo</a>().<a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a20f1237520dfe109f5ca3bae48b81cb5">getSubRegFromChannel</a>(slot % 4),</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;            DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(interp, 0));</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      }</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">getMachineFunction</a>();</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;      <span class="keywordtype">unsigned</span> RegisterI = AMDGPU::R600_TReg32RegClass.getRegister(2 * ijb);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;      <span class="keywordtype">unsigned</span> RegisterJ = AMDGPU::R600_TReg32RegClass.getRegister(2 * ijb + 1);</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a>(RegisterI);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a>(RegisterJ);</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegisterINode = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a3b8647e2be300dfc2b71376131201319">getCopyFromReg</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>(),</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;          <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>()), RegisterI, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegisterJNode = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a3b8647e2be300dfc2b71376131201319">getCopyFromReg</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>(),</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;          <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>()), RegisterJ, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      <span class="keywordflow">if</span> (slot % 4 &lt; 2)</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        interp = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(AMDGPU::INTERP_PAIR_XY, DL,</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;            <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ace5bddfde14abf966790e8438e88d6d2">getTargetConstant</a>(slot / 4 , <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;            RegisterJNode, RegisterINode);</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        interp = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(AMDGPU::INTERP_PAIR_ZW, DL,</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;            <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ace5bddfde14abf966790e8438e88d6d2">getTargetConstant</a>(slot / 4 , <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;            RegisterJNode, RegisterINode);</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(interp, slot % 2);</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    }</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_interp_xy:</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_interp_zw: {</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;      <span class="keywordtype">int</span> <a class="code" href="README__ALTIVEC_8txt.html#a72c27fc62404e55f221e042ea59e7c1e">slot</a> = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1))-&gt;getZExtValue();</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;      <a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *interp;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegisterINode = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2);</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegisterJNode = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(3);</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;      <span class="keywordflow">if</span> (IntrinsicID == AMDGPUIntrinsic::R600_interp_xy)</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;        interp = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(AMDGPU::INTERP_PAIR_XY, DL,</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;            <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ace5bddfde14abf966790e8438e88d6d2">getTargetConstant</a>(slot, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;            RegisterJNode, RegisterINode);</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;        interp = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(AMDGPU::INTERP_PAIR_ZW, DL,</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;            <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ace5bddfde14abf966790e8438e88d6d2">getTargetConstant</a>(slot, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;            RegisterJNode, RegisterINode);</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>,</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(interp, 0), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(interp, 1));</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    }</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_tex:</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_texc:</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_txl:</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_txlc:</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_txb:</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_txbc:</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_txf:</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_txq:</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_ddx:</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_ddy:</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_ldptr: {</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;      <span class="keywordtype">unsigned</span> TextureOp;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      <span class="keywordflow">switch</span> (IntrinsicID) {</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;      <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_tex:</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        TextureOp = 0;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_texc:</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;        TextureOp = 1;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;      <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_txl:</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        TextureOp = 2;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;      <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_txlc:</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;        TextureOp = 3;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;      <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_txb:</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        TextureOp = 4;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;      <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_txbc:</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        TextureOp = 5;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;      <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_txf:</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        TextureOp = 6;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;      <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_txq:</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;        TextureOp = 7;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;      <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_ddx:</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;        TextureOp = 8;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;      <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_ddy:</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        TextureOp = 9;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;      <span class="keywordflow">case</span> AMDGPUIntrinsic::R600_ldptr:</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        TextureOp = 10;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;        <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknow Texture Operation&quot;</span>);</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;      }</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TexArgs[19] = {</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(TextureOp, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1),</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(2, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(3, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2),</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(3),</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(4),</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(2, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(3, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(5),</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(6),</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(7),</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(8),</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(9),</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(10)</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;      };</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda125765d08e486bffa41af032e3a062ce">AMDGPUISD::TEXTURE_FETCH</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475">MVT::v4f32</a>, TexArgs, 19);</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    }</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <span class="keywordflow">case</span> AMDGPUIntrinsic::AMDGPU_dp4: {</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Args[8] = {</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1),</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2),</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1),</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2),</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1),</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(2, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2),</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(2, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1),</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(3, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2),</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(3, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>))</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;      };</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda51d107fa5c507cf013b59ff5a25749ae">AMDGPUISD::DOT4</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Args, 8);</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    }</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90af741a2c34ae1cad1a944da30307f12cc">Intrinsic::r600_read_ngroups_x</a>:</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;      <span class="keywordflow">return</span> LowerImplicitParameter(DAG, VT, DL, 0);</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a6c06e2b7077a8a5310d1845b0d370b4c">Intrinsic::r600_read_ngroups_y</a>:</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;      <span class="keywordflow">return</span> LowerImplicitParameter(DAG, VT, DL, 1);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a41159ff156ddb7a0b1ceab8e779f1bd3">Intrinsic::r600_read_ngroups_z</a>:</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;      <span class="keywordflow">return</span> LowerImplicitParameter(DAG, VT, DL, 2);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a23bb00c985f3f5cb4fb80212d4d3fd45">Intrinsic::r600_read_global_size_x</a>:</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;      <span class="keywordflow">return</span> LowerImplicitParameter(DAG, VT, DL, 3);</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a68cce0cf2f4643f84421ff2b1ba0b799">Intrinsic::r600_read_global_size_y</a>:</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;      <span class="keywordflow">return</span> LowerImplicitParameter(DAG, VT, DL, 4);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a6d6ce9abc624589d690062cdf9d2c929">Intrinsic::r600_read_global_size_z</a>:</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      <span class="keywordflow">return</span> LowerImplicitParameter(DAG, VT, DL, 5);</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ada603d3745a746cb5bc1bc57d9decceb">Intrinsic::r600_read_local_size_x</a>:</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      <span class="keywordflow">return</span> LowerImplicitParameter(DAG, VT, DL, 6);</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a0c840cbed46013638165d6d33014c20d">Intrinsic::r600_read_local_size_y</a>:</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;      <span class="keywordflow">return</span> LowerImplicitParameter(DAG, VT, DL, 7);</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a63ab9c79f61d0f159dd0a53e6863c3c4">Intrinsic::r600_read_local_size_z</a>:</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;      <span class="keywordflow">return</span> LowerImplicitParameter(DAG, VT, DL, 8);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a26e7c8f8cb88a462ee842ca33f681efc">Intrinsic::r600_read_tgid_x</a>:</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a7d60e9566b86ba873f71c59234132fad">CreateLiveInRegister</a>(DAG, &amp;AMDGPU::R600_TReg32RegClass,</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;                                  AMDGPU::T1_X, VT);</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a0d8dd287e1923d79e4d4342458d526b0">Intrinsic::r600_read_tgid_y</a>:</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a7d60e9566b86ba873f71c59234132fad">CreateLiveInRegister</a>(DAG, &amp;AMDGPU::R600_TReg32RegClass,</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                                  AMDGPU::T1_Y, VT);</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a6126424bf93cdb529bfaa03059e02735">Intrinsic::r600_read_tgid_z</a>:</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a7d60e9566b86ba873f71c59234132fad">CreateLiveInRegister</a>(DAG, &amp;AMDGPU::R600_TReg32RegClass,</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;                                  AMDGPU::T1_Z, VT);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a50897766f7dd003842cf100889015760">Intrinsic::r600_read_tidig_x</a>:</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a7d60e9566b86ba873f71c59234132fad">CreateLiveInRegister</a>(DAG, &amp;AMDGPU::R600_TReg32RegClass,</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;                                  AMDGPU::T0_X, VT);</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a85d256f09ab0c799ce8dd8e1b07f6506">Intrinsic::r600_read_tidig_y</a>:</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a7d60e9566b86ba873f71c59234132fad">CreateLiveInRegister</a>(DAG, &amp;AMDGPU::R600_TReg32RegClass,</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;                                  AMDGPU::T0_Y, VT);</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a5b25ad5c586eccf74e3f642d170c43ae">Intrinsic::r600_read_tidig_z</a>:</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a7d60e9566b86ba873f71c59234132fad">CreateLiveInRegister</a>(DAG, &amp;AMDGPU::R600_TReg32RegClass,</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;                                  AMDGPU::T0_Z, VT);</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    }</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <span class="comment">// break out of case ISD::INTRINSIC_WO_CHAIN in switch(Op.getOpcode())</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  }</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  } <span class="comment">// end switch(Op.getOpcode())</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;}</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="classllvm_1_1R600TargetLowering.html#a27c95fbadf102f24804f1d67f45e769d">  761</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600TargetLowering.html#a27c95fbadf102f24804f1d67f45e769d">R600TargetLowering::ReplaceNodeResults</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;                                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;Results,</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;                                            <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="keywordflow">switch</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>()) {</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span>;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987">ISD::FP_TO_UINT</a>: Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(LowerFPTOUINT(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), DAG));</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>: {</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node = LowerLOAD(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0), DAG).<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>();</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Node, 0));</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Node, 1));</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <span class="comment">// XXX: LLVM seems not to replace Chain Value inside CustomWidenLowerNode</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="comment">// function</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac630ccda26fea2f45afa3fb89bc1a8f4">ReplaceAllUsesOfValueWith</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N,1), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Node, 1));</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  }</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>:</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node = LowerSTORE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0), DAG).<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>();</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Node, 0));</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  }</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;}</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> R600TargetLowering::LowerTrig(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="comment">// On hw &gt;= R700, COS/SIN input must be between -1. and 1.</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <span class="comment">// Thus we lower them to TRIG ( FRACT ( x / 2Pi + 0.5) - 0.5)</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Arg = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FractPart = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda79067f8d6a2c24f4d33fc9da493a2037">AMDGPUISD::FRACT</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), VT,</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), VT,</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), VT, Arg,</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a268e5bc7dd40a28712a33ca6c9c91c6f">getConstantFP</a>(0.15915494309, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)),</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a268e5bc7dd40a28712a33ca6c9c91c6f">getConstantFP</a>(0.5, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)));</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="keywordtype">unsigned</span> TrigNode;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <span class="keywordflow">switch</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>()) {</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>:</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    TrigNode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda4d3421b2a779f5f0c5970c8f5f550c76">AMDGPUISD::COS_HW</a>;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>:</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    TrigNode = <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdadc97b8e5166b4d4370009a552c0f1f73">AMDGPUISD::SIN_HW</a>;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Wrong trig opcode&quot;</span>);</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  }</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TrigVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(TrigNode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), VT,</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), VT, FractPart,</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a268e5bc7dd40a28712a33ca6c9c91c6f">getConstantFP</a>(-0.5, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)));</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <span class="keywordflow">if</span> (Gen &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a596455aad4b8b4c3aa649e5b227c2ee8">AMDGPUSubtarget::R700</a>)</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="keywordflow">return</span> TrigVal;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  <span class="comment">// On R600 hw, COS/SIN input must be between -Pi and Pi.</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), VT, TrigVal,</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a268e5bc7dd40a28712a33ca6c9c91c6f">getConstantFP</a>(3.14159265359, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>));</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;}</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> R600TargetLowering::LowerFPTOUINT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;      <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>,</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op),</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;      <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">MVT::i1</a>,</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;      Op, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a268e5bc7dd40a28712a33ca6c9c91c6f">getConstantFP</a>(0.0f, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>),</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad3db19b21e25af9ac5a1e514443b3d60">getCondCode</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>)</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;      );</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;}</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> R600TargetLowering::LowerImplicitParameter(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;                                                   <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;                                                   <span class="keywordtype">unsigned</span> DwordOffset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <span class="keywordtype">unsigned</span> ByteOffset = DwordOffset * 4;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <a class="code" href="classllvm_1_1PointerType.html">PointerType</a> * PtrType = <a class="code" href="classllvm_1_1PointerType.html#a050a395d1656e546679d8b144d951bb2">PointerType::get</a>(VT.<a class="code" href="structllvm_1_1EVT.html#a226345d0c8262e9469d30a993d1656ff">getTypeForEVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a39c6dff47b8dbd25cfaf6336c7056077">getContext</a>()),</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;                                      <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a4f69a0d9a60f4a82abb74058effa6263">AMDGPUAS::CONSTANT_BUFFER_0</a>);</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="comment">// We shouldn&#39;t be using an offset wider than 16-bits for implicit parameters.</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  assert(<a class="code" href="namespacellvm.html#a3b9662928ee4d58fef185abfe20e8184">isInt&lt;16&gt;</a>(ByteOffset));</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8395be5698f080c0036d866e121a478">getLoad</a>(VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">getEntryNode</a>(),</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(ByteOffset, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// PTR</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;                     <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(<a class="code" href="classllvm_1_1ConstantPointerNull.html#a96f5c85e4022e369266541b2db3fda69">ConstantPointerNull::get</a>(PtrType)),</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;                     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, 0);</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;}</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="keywordtype">bool</span> R600TargetLowering::isZero(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op)<span class="keyword"> const </span>{</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <span class="keywordflow">if</span>(<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Cst = dyn_cast&lt;ConstantSDNode&gt;(Op)) {</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <span class="keywordflow">return</span> Cst-&gt;isNullValue();</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span>(<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *CstFP = dyn_cast&lt;ConstantFPSDNode&gt;(Op)){</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <span class="keywordflow">return</span> CstFP-&gt;isZero();</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  }</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;}</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> R600TargetLowering::LowerSELECT_CC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> True = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2);</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> False = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(3);</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(4);</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Temp;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="comment">// LHS and RHS are guaranteed to be the same value type</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> CompareVT = LHS.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="comment">// Check if we can lower this to a native operation.</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <span class="comment">// Try to lower to a SET* instruction:</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="comment">// SET* can match the following patterns:</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="comment">// select_cc f32, f32, -1,  0, cc_supported</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="comment">// select_cc f32, f32, 1.0f, 0.0f, cc_supported</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  <span class="comment">// select_cc i32, i32, -1,  0, cc_supported</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <span class="comment">// Move hardware True/False values to the correct operand.</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CCOpcode = cast&lt;CondCodeSDNode&gt;(<a class="code" href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a>)-&gt;<span class="keyword">get</span>();</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> InverseCC =</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;     <a class="code" href="namespacellvm_1_1ISD.html#ab0a32eac8dc8dc257cf19864daa8c04f">ISD::getSetCCInverse</a>(CCOpcode, CompareVT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2b7956e91ad248ff0610126ac1f01a75">isHWTrueValue</a>(False) &amp;&amp; <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a008d2b62206e9650a4156cb0366417e3">isHWFalseValue</a>(True)) {</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a5915acdb20d31a79440117652c5232ec">isCondCodeLegal</a>(InverseCC, CompareVT.<a class="code" href="structllvm_1_1EVT.html#a5b45953b758fdfe88452530f7d8371bc">getSimpleVT</a>())) {</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(False, True);</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;      CC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad3db19b21e25af9ac5a1e514443b3d60">getCondCode</a>(InverseCC);</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;      <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> SwapInvCC = <a class="code" href="namespacellvm_1_1ISD.html#a9cc23aed232ccdeadbd8648c349236a6">ISD::getSetCCSwappedOperands</a>(InverseCC);</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a5915acdb20d31a79440117652c5232ec">isCondCodeLegal</a>(SwapInvCC, CompareVT.<a class="code" href="structllvm_1_1EVT.html#a5b45953b758fdfe88452530f7d8371bc">getSimpleVT</a>())) {</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;        <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(False, True);</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;        <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;        CC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad3db19b21e25af9ac5a1e514443b3d60">getCondCode</a>(SwapInvCC);</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;      }</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    }</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  }</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2b7956e91ad248ff0610126ac1f01a75">isHWTrueValue</a>(True) &amp;&amp; <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a008d2b62206e9650a4156cb0366417e3">isHWFalseValue</a>(False) &amp;&amp;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;      (CompareVT == VT || VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)) {</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    <span class="comment">// This can be matched by a SET* instruction.</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, DL, VT, LHS, RHS, True, False, CC);</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  }</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <span class="comment">// Try to lower to a CND* instruction:</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  <span class="comment">// CND* can match the following patterns:</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  <span class="comment">// select_cc f32, 0.0, f32, f32, cc_supported</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="comment">// select_cc f32, 0.0, i32, i32, cc_supported</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  <span class="comment">// select_cc i32, 0,   f32, f32, cc_supported</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <span class="comment">// select_cc i32, 0,   i32, i32, cc_supported</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <span class="comment">// Try to move the zero value to the RHS</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="keywordflow">if</span> (isZero(LHS)) {</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CCOpcode = cast&lt;CondCodeSDNode&gt;(<a class="code" href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a>)-&gt;<span class="keyword">get</span>();</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <span class="comment">// Try swapping the operands</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CCSwapped = <a class="code" href="namespacellvm_1_1ISD.html#a9cc23aed232ccdeadbd8648c349236a6">ISD::getSetCCSwappedOperands</a>(CCOpcode);</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a5915acdb20d31a79440117652c5232ec">isCondCodeLegal</a>(CCSwapped, CompareVT.<a class="code" href="structllvm_1_1EVT.html#a5b45953b758fdfe88452530f7d8371bc">getSimpleVT</a>())) {</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;      CC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad3db19b21e25af9ac5a1e514443b3d60">getCondCode</a>(CCSwapped);</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;      <span class="comment">// Try inverting the conditon and then swapping the operands</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;      <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CCInv = <a class="code" href="namespacellvm_1_1ISD.html#ab0a32eac8dc8dc257cf19864daa8c04f">ISD::getSetCCInverse</a>(CCOpcode, CompareVT.<a class="code" href="structllvm_1_1EVT.html#a8cc407ac00df4edd4ec4d5168d6ecb26">isInteger</a>());</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;      CCSwapped = <a class="code" href="namespacellvm_1_1ISD.html#a9cc23aed232ccdeadbd8648c349236a6">ISD::getSetCCSwappedOperands</a>(CCInv);</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a5915acdb20d31a79440117652c5232ec">isCondCodeLegal</a>(CCSwapped, CompareVT.<a class="code" href="structllvm_1_1EVT.html#a5b45953b758fdfe88452530f7d8371bc">getSimpleVT</a>())) {</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;        <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(True, False);</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;        <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;        CC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad3db19b21e25af9ac5a1e514443b3d60">getCondCode</a>(CCSwapped);</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;      }</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    }</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  }</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <span class="keywordflow">if</span> (isZero(RHS)) {</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cond = LHS;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Zero = RHS;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CCOpcode = cast&lt;CondCodeSDNode&gt;(<a class="code" href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a>)-&gt;<span class="keyword">get</span>();</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    <span class="keywordflow">if</span> (CompareVT != VT) {</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;      <span class="comment">// Bitcast True / False to the correct types.  This will end up being</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;      <span class="comment">// a nop, but it allows us to define only a single pattern in the</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;      <span class="comment">// .TD files for each CND* instruction rather than having to have</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;      <span class="comment">// one pattern for integer True/False and one for fp True/False</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;      True = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, CompareVT, True);</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;      False = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, CompareVT, False);</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    }</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    <span class="keywordflow">switch</span> (CCOpcode) {</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a57c68bf7ef20bd558854a24d5b0c1e72">ISD::SETONE</a>:</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a0d1546187d4d526fcbdd43183689075e">ISD::SETUNE</a>:</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>:</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;      CCOpcode = <a class="code" href="namespacellvm_1_1ISD.html#ab0a32eac8dc8dc257cf19864daa8c04f">ISD::getSetCCInverse</a>(CCOpcode, CompareVT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;      Temp = True;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;      True = False;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;      False = Temp;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    }</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SelectNode = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, DL, CompareVT,</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        Cond, Zero,</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;        True, False,</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad3db19b21e25af9ac5a1e514443b3d60">getCondCode</a>(CCOpcode));</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, VT, SelectNode);</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  }</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <span class="comment">// Possible Min/Max pattern</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MinMax = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a223f4f83de4bc1781fda8cb49d8f0e7a">LowerMinMax</a>(Op, DAG);</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <span class="keywordflow">if</span> (MinMax.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()) {</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <span class="keywordflow">return</span> MinMax;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  }</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="comment">// If we make it this for it means we have no native instructions to handle</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="comment">// this SELECT_CC, so we must lower it.</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> HWTrue, HWFalse;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <span class="keywordflow">if</span> (CompareVT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>) {</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    HWTrue = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a268e5bc7dd40a28712a33ca6c9c91c6f">getConstantFP</a>(1.0<a class="code" href="README__ALTIVEC_8txt.html#afb354c8aea0150628f8aa06c7f4a4168">f</a>, CompareVT);</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    HWFalse = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a268e5bc7dd40a28712a33ca6c9c91c6f">getConstantFP</a>(0.0<a class="code" href="README__ALTIVEC_8txt.html#afb354c8aea0150628f8aa06c7f4a4168">f</a>, CompareVT);</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CompareVT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) {</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    HWTrue = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(-1, CompareVT);</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    HWFalse = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(0, CompareVT);</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;  }</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    assert(!<span class="stringliteral">&quot;Unhandled value type in LowerSELECT_CC&quot;</span>);</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  }</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <span class="comment">// Lower this unsupported SELECT_CC into a combination of two supported</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="comment">// SELECT_CC operations.</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cond = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, DL, CompareVT, LHS, RHS, HWTrue, HWFalse, CC);</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, DL, VT,</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;      Cond, HWFalse,</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;      True, False,</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad3db19b21e25af9ac5a1e514443b3d60">getCondCode</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>));</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;}</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">/// LLVM generates byte-addresed pointers.  For indirect addressing, we need to</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">/// convert these pointers to a register index.  Each register holds</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">/// 16 bytes, (4 x 32bit sub-register), but we need to take into account the</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">/// \p StackWidth, which tells us how many of the 4 sub-registrers will be used</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">/// for indirect addressing.</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDValue.html">SDValue</a> R600TargetLowering::stackPtrToRegIndex(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr,</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;                                               <span class="keywordtype">unsigned</span> StackWidth,</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;                                               <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="keywordtype">unsigned</span> SRLPad;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="keywordflow">switch</span>(StackWidth) {</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    SRLPad = 2;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    SRLPad = 3;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    SRLPad = 4;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid stack width&quot;</span>);</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  }</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Ptr), Ptr.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>(), Ptr,</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(SRLPad, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;}</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="keywordtype">void</span> R600TargetLowering::getStackAddress(<span class="keywordtype">unsigned</span> StackWidth,</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;                                         <span class="keywordtype">unsigned</span> ElemIdx,</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;                                         <span class="keywordtype">unsigned</span> &amp;Channel,</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;                                         <span class="keywordtype">unsigned</span> &amp;PtrIncr)<span class="keyword"> const </span>{</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <span class="keywordflow">switch</span> (StackWidth) {</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    Channel = 0;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    <span class="keywordflow">if</span> (ElemIdx &gt; 0) {</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;      PtrIncr = 1;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;      PtrIncr = 0;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    }</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    Channel = ElemIdx % 2;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    <span class="keywordflow">if</span> (ElemIdx == 2) {</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;      PtrIncr = 1;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;      PtrIncr = 0;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    }</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    Channel = ElemIdx;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    PtrIncr = 0;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  }</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;}</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> R600TargetLowering::LowerSTORE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  <a class="code" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *StoreNode = cast&lt;StoreSDNode&gt;(Op);</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1Value.html">Value</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2);</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Result = <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a45a48d062f837a659d75b42edf44075b">AMDGPUTargetLowering::LowerSTORE</a>(Op, DAG);</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="keywordflow">if</span> (Result.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()) {</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  }</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="keywordflow">if</span> (StoreNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a53c2e00cc689d88fc693ac5c3a0b7533">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a>) {</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    <span class="keywordflow">if</span> (StoreNode-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#a272cb283a679298b7e991db7daf823ed">isTruncatingStore</a>()) {</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Value.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;      assert(VT.<a class="code" href="structllvm_1_1EVT.html#a3751db99f9ba955c570ecbd1aff0b6fd">bitsLE</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT = StoreNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a7cead3a2a7771e61083bcc6959915a13">getMemoryVT</a>();</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MaskConstant;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;      <span class="keywordflow">if</span> (MemVT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>) {</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;        MaskConstant = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(0xFF, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;        assert(MemVT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>);</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;        MaskConstant = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(0xFFFF, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;      }</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DWordAddr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, DL, VT, Ptr,</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;                                      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(2, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ByteIndex = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, DL, Ptr.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>(), Ptr,</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;                                      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(0x00000003, VT));</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TruncValue = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, DL, VT, Value, MaskConstant);</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, DL, VT, ByteIndex,</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;                                   DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(3, VT));</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShiftedValue = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, DL, VT, TruncValue, Shift);</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Mask = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, DL, VT, MaskConstant, Shift);</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;      <span class="comment">// XXX: If we add a 64-bit ZW register class, then we could use a 2 x i32</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;      <span class="comment">// vector instead.</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src[4] = {</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;        ShiftedValue,</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;        Mask</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;      };</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Input = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, Src, 4);</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Args[3] = { Chain, Input, DWordAddr };</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af9feec7e8533ed4f31520496c458c1d0">getMemIntrinsicNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdaa40bae61060fd33b205ccbe936f4e772">AMDGPUISD::STORE_MSKOR</a>, DL,</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;                                     Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1aac28ffadab16f6cfbadfc2ddccd8a1">getVTList</a>(), Args, 3, MemVT,</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;                                     StoreNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a89e2b5e3fb867b4040f893c6ae3d2132">getMemOperand</a>());</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ptr-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>() != <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda6166b5d53cc9816ecd1223614b964fd9">AMDGPUISD::DWORDADDR</a> &amp;&amp;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;               Value.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a7027dbab36b90c5ccc2a34323c41bdfe">bitsGE</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)) {</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;      <span class="comment">// Convert pointer from byte address to dword address.</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;      Ptr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda6166b5d53cc9816ecd1223614b964fd9">AMDGPUISD::DWORDADDR</a>, DL, Ptr.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>(),</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, DL, Ptr.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>(),</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;                                    Ptr, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(2, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)));</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;      <span class="keywordflow">if</span> (StoreNode-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#a272cb283a679298b7e991db7daf823ed">isTruncatingStore</a>() || StoreNode-&gt;<a class="code" href="classllvm_1_1LSBaseSDNode.html#a97fbe853685bec84672ff408d2cdca34">isIndexed</a>()) {</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;        assert(!<span class="stringliteral">&quot;Truncated and indexed stores not supported yet&quot;</span>);</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;        Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a2bdce1dfec3bab37c9a38e516eba42e7">getStore</a>(Chain, DL, Value, Ptr, StoreNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a89e2b5e3fb867b4040f893c6ae3d2132">getMemOperand</a>());</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;      }</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;      <span class="keywordflow">return</span> Chain;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    }</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  }</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ValueVT = Value.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;  <span class="keywordflow">if</span> (StoreNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a53c2e00cc689d88fc693ac5c3a0b7533">getAddressSpace</a>() != <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>) {</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  }</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <span class="comment">// Lowering for indirect addressing</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">getMachineFunction</a>();</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUFrameLowering.html">AMDGPUFrameLowering</a> *TFL = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUFrameLowering.html">AMDGPUFrameLowering</a>*<span class="keyword">&gt;</span>(</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;                                         <a class="code" href="classllvm_1_1TargetLoweringBase.html#ada5f4a5dd489c777870538cdbb6da228">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>());</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="keywordtype">unsigned</span> StackWidth = TFL-&gt;<a class="code" href="classllvm_1_1AMDGPUFrameLowering.html#ab54efae46843f317ae78b5f43fa94db5">getStackWidth</a>(MF);</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  Ptr = stackPtrToRegIndex(Ptr, StackWidth, DAG);</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="keywordflow">if</span> (ValueVT.<a class="code" href="structllvm_1_1EVT.html#a73f7c824cad61a47c21bf6d652ae2fd7">isVector</a>()) {</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    <span class="keywordtype">unsigned</span> NumElemVT = ValueVT.<a class="code" href="structllvm_1_1EVT.html#a42bca41d2438197c12b6db2c710a959c">getVectorNumElements</a>();</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> ElemVT = ValueVT.<a class="code" href="structllvm_1_1EVT.html#a3a07c062cc9330acd8e8c4e3930cbb25">getVectorElementType</a>();</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Stores[4];</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    assert(NumElemVT &gt;= StackWidth &amp;&amp; <span class="stringliteral">&quot;Stack width cannot be greater than &quot;</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;                                      <span class="stringliteral">&quot;vector width in load&quot;</span>);</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; NumElemVT; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;      <span class="keywordtype">unsigned</span> Channel, PtrIncr;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;      getStackAddress(StackWidth, <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>, Channel, PtrIncr);</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;      Ptr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ptr,</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(PtrIncr, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Elem = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, ElemVT,</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;                                 Value, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;      Stores[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda02ebe2c9b7c32f3b603a174ff8f74df8">AMDGPUISD::REGISTER_STORE</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>,</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;                              Chain, Elem, Ptr,</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;                              DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ace5bddfde14abf966790e8438e88d6d2">getTargetConstant</a>(Channel, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    }</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;     Chain =  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>, Stores, NumElemVT);</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;   } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="keywordflow">if</span> (ValueVT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>) {</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;      Value = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Value);</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    }</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda02ebe2c9b7c32f3b603a174ff8f74df8">AMDGPUISD::REGISTER_STORE</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>, Chain, Value, Ptr,</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ace5bddfde14abf966790e8438e88d6d2">getTargetConstant</a>(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)); <span class="comment">// Channel</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  }</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <span class="keywordflow">return</span> Chain;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;}</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">// return (512 + (kc_bank &lt;&lt; 12)</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="R600ISelLowering_8cpp.html#a7ca016fda03b8c2c385536747c40a676"> 1159</a></span>&#160;<a class="code" href="R600ISelLowering_8cpp.html#a7ca016fda03b8c2c385536747c40a676">ConstantAddressBlock</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">AddressSpace</a>) {</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <span class="keywordflow">switch</span> (AddressSpace) {</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a4f69a0d9a60f4a82abb74058effa6263">AMDGPUAS::CONSTANT_BUFFER_0</a>:</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <span class="keywordflow">return</span> 512;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ab8423a23c8925783120506a5463a8653">AMDGPUAS::CONSTANT_BUFFER_1</a>:</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    <span class="keywordflow">return</span> 512 + 4096;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489acc52133cd8f8439e3e015d7b750c44f5">AMDGPUAS::CONSTANT_BUFFER_2</a>:</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    <span class="keywordflow">return</span> 512 + 4096 * 2;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a5d132b7faa20f69805667422c846d060">AMDGPUAS::CONSTANT_BUFFER_3</a>:</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <span class="keywordflow">return</span> 512 + 4096 * 3;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489aab82078ff890ebd430329d4c68f03ce3">AMDGPUAS::CONSTANT_BUFFER_4</a>:</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    <span class="keywordflow">return</span> 512 + 4096 * 4;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a0445bb3b535d9cdf750adb912407b920">AMDGPUAS::CONSTANT_BUFFER_5</a>:</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    <span class="keywordflow">return</span> 512 + 4096 * 5;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a0e1a83600c7436de1ae17c839b27e5dd">AMDGPUAS::CONSTANT_BUFFER_6</a>:</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    <span class="keywordflow">return</span> 512 + 4096 * 6;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a41813b7540b43ab6c4472cbc0ce1eaac">AMDGPUAS::CONSTANT_BUFFER_7</a>:</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <span class="keywordflow">return</span> 512 + 4096 * 7;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a24e277b2d5021d6df1e48aa55d2fc307">AMDGPUAS::CONSTANT_BUFFER_8</a>:</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    <span class="keywordflow">return</span> 512 + 4096 * 8;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489af5ec6acfc710ee586fd6968c40c59972">AMDGPUAS::CONSTANT_BUFFER_9</a>:</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    <span class="keywordflow">return</span> 512 + 4096 * 9;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ae53fa346f54b9dcb51860e23b458776c">AMDGPUAS::CONSTANT_BUFFER_10</a>:</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    <span class="keywordflow">return</span> 512 + 4096 * 10;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a930c903d1d2d6b0ecf7b347b27302b4b">AMDGPUAS::CONSTANT_BUFFER_11</a>:</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    <span class="keywordflow">return</span> 512 + 4096 * 11;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a33a0dc1f41362345a851baf6667645e1">AMDGPUAS::CONSTANT_BUFFER_12</a>:</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    <span class="keywordflow">return</span> 512 + 4096 * 12;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a1048d59bb8381dad8a157ea79f068a2a">AMDGPUAS::CONSTANT_BUFFER_13</a>:</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    <span class="keywordflow">return</span> 512 + 4096 * 13;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489aea441f885f72ebe54ae95cc59c0d7492">AMDGPUAS::CONSTANT_BUFFER_14</a>:</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    <span class="keywordflow">return</span> 512 + 4096 * 14;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ad8b6c6b2ecf96a39b9bdcde829d915ce">AMDGPUAS::CONSTANT_BUFFER_15</a>:</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <span class="keywordflow">return</span> 512 + 4096 * 15;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  }</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;}</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> R600TargetLowering::LowerLOAD(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *LoadNode = cast&lt;LoadSDNode&gt;(Op);</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr = Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1);</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LoweredLoad;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <span class="keywordflow">if</span> (LoadNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a53c2e00cc689d88fc693ac5c3a0b7533">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> &amp;&amp; VT.<a class="code" href="structllvm_1_1EVT.html#a73f7c824cad61a47c21bf6d652ae2fd7">isVector</a>()) {</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MergedValues[2] = {</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;      <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a4d1c783519c8597365e97c5c6266e76a">SplitVectorLoad</a>(Op, DAG),</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;      Chain</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    };</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5a041e40641fea3eb15756197eeaa226">getMergeValues</a>(MergedValues, 2, DL);</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  }</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <span class="keywordtype">int</span> ConstantBlock = <a class="code" href="R600ISelLowering_8cpp.html#a7ca016fda03b8c2c385536747c40a676">ConstantAddressBlock</a>(LoadNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a53c2e00cc689d88fc693ac5c3a0b7533">getAddressSpace</a>());</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="keywordflow">if</span> (ConstantBlock &gt; -1 &amp;&amp;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;      ((LoadNode-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#af15fb8b2d4c9f295bdcf85a1eb506702">getExtensionType</a>() == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a>) ||</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;       (LoadNode-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#af15fb8b2d4c9f295bdcf85a1eb506702">getExtensionType</a>() == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ISD::ZEXTLOAD</a>))) {</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Result;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    <span class="keywordflow">if</span> (isa&lt;ConstantExpr&gt;(LoadNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a32aae058f77e7cb4675d3fcb33c93d76">getSrcValue</a>()) ||</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;        isa&lt;Constant&gt;(LoadNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a32aae058f77e7cb4675d3fcb33c93d76">getSrcValue</a>()) ||</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;        isa&lt;ConstantSDNode&gt;(Ptr)) {</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Slots[4];</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; 4; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++) {</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;        <span class="comment">// We want Const position encoded with the following formula :</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;        <span class="comment">// (((512 + (kc_bank &lt;&lt; 12) + const_index) &lt;&lt; 2) + chan)</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;        <span class="comment">// const_index is Ptr computed by llvm using an alignment of 16.</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;        <span class="comment">// Thus we add (((512 + (kc_bank &lt;&lt; 12)) + chan ) * 4 here and</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;        <span class="comment">// then div by 4 at the ISel step</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewPtr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, Ptr.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>(), Ptr,</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;            DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(4 * <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> + ConstantBlock * 16, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;        Slots[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda20107c0b2289fd8e2cebba28080bd69c">AMDGPUISD::CONST_ADDRESS</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, NewPtr);</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;      }</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> NewVT = <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;      <span class="keywordtype">unsigned</span> NumElements = 4;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;      <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a73f7c824cad61a47c21bf6d652ae2fd7">isVector</a>()) {</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;        NewVT = VT;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;        NumElements = VT.<a class="code" href="structllvm_1_1EVT.html#a42bca41d2438197c12b6db2c710a959c">getVectorNumElements</a>();</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;      }</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;      Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, DL, NewVT, Slots, NumElements);</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;      <span class="comment">// non constant ptr cant be folded, keeps it as a v4f32 load</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;      Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda20107c0b2289fd8e2cebba28080bd69c">AMDGPUISD::CONST_ADDRESS</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>,</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ptr, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(4, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(LoadNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a53c2e00cc689d88fc693ac5c3a0b7533">getAddressSpace</a>() -</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;                          <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a4f69a0d9a60f4a82abb74058effa6263">AMDGPUAS::CONSTANT_BUFFER_0</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;          );</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    }</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#a73f7c824cad61a47c21bf6d652ae2fd7">isVector</a>()) {</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;      Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Result,</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    }</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MergedValues[2] = {</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;        Result,</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;        Chain</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    };</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5a041e40641fea3eb15756197eeaa226">getMergeValues</a>(MergedValues, 2, DL);</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  }</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <span class="comment">// For most operations returning SDValue() will result in the node being</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="comment">// expanded by the DAG Legalizer. This is not the case for ISD::LOAD, so we</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="comment">// need to manually expand loads that may be legal in some address spaces and</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <span class="comment">// illegal in others. SEXT loads from CONSTANT_BUFFER_0 are supported for</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="comment">// compute shaders, since the data is sign extended when it is uploaded to the</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="comment">// buffer. However SEXT loads from other address spaces are not supported, so</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="comment">// we need to expand them here.</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <span class="keywordflow">if</span> (LoadNode-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#af15fb8b2d4c9f295bdcf85a1eb506702">getExtensionType</a>() == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>) {</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT = LoadNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a7cead3a2a7771e61083bcc6959915a13">getMemoryVT</a>();</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    assert(!MemVT.<a class="code" href="structllvm_1_1EVT.html#a73f7c824cad61a47c21bf6d652ae2fd7">isVector</a>() &amp;&amp; (MemVT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> || MemVT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>));</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShiftAmount =</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(VT.<a class="code" href="structllvm_1_1EVT.html#a8cca25ddb3be86ad23567dc8d36dacd3">getSizeInBits</a>() - MemVT.<a class="code" href="structllvm_1_1EVT.html#a8cca25ddb3be86ad23567dc8d36dacd3">getSizeInBits</a>(), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewLoad = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad6ff413bea6f8195d8e6f29f4fc519c4">getExtLoad</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>, DL, VT, Chain, Ptr,</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;                                  LoadNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a2fa8491ab36125d7f5dd38d3a4868934">getPointerInfo</a>(), MemVT,</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;                                  LoadNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#acd3bb9ee2ec53fa4be1fdf155b0b5a17">isVolatile</a>(),</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;                                  LoadNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a967ffaf77f64a5deb1e96951e4224112">isNonTemporal</a>(),</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;                                  LoadNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a4f68cd016138440f215ad80c1d6c1e04">getAlignment</a>());</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Shl = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, DL, VT, NewLoad, ShiftAmount);</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Sra = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>, DL, VT, Shl, ShiftAmount);</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MergedValues[2] = { Sra, Chain };</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5a041e40641fea3eb15756197eeaa226">getMergeValues</a>(MergedValues, 2, DL);</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  }</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="keywordflow">if</span> (LoadNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a53c2e00cc689d88fc693ac5c3a0b7533">getAddressSpace</a>() != <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>) {</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  }</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <span class="comment">// Lowering for indirect addressing</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">getMachineFunction</a>();</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUFrameLowering.html">AMDGPUFrameLowering</a> *TFL = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUFrameLowering.html">AMDGPUFrameLowering</a>*<span class="keyword">&gt;</span>(</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;                                         <a class="code" href="classllvm_1_1TargetLoweringBase.html#ada5f4a5dd489c777870538cdbb6da228">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>());</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <span class="keywordtype">unsigned</span> StackWidth = TFL-&gt;<a class="code" href="classllvm_1_1AMDGPUFrameLowering.html#ab54efae46843f317ae78b5f43fa94db5">getStackWidth</a>(MF);</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  Ptr = stackPtrToRegIndex(Ptr, StackWidth, DAG);</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a73f7c824cad61a47c21bf6d652ae2fd7">isVector</a>()) {</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;    <span class="keywordtype">unsigned</span> NumElemVT = VT.<a class="code" href="structllvm_1_1EVT.html#a42bca41d2438197c12b6db2c710a959c">getVectorNumElements</a>();</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> ElemVT = VT.<a class="code" href="structllvm_1_1EVT.html#a3a07c062cc9330acd8e8c4e3930cbb25">getVectorElementType</a>();</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Loads[4];</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;    assert(NumElemVT &gt;= StackWidth &amp;&amp; <span class="stringliteral">&quot;Stack width cannot be greater than &quot;</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;                                      <span class="stringliteral">&quot;vector width in load&quot;</span>);</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; NumElemVT; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;      <span class="keywordtype">unsigned</span> Channel, PtrIncr;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;      getStackAddress(StackWidth, <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>, Channel, PtrIncr);</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;      Ptr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Ptr,</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(PtrIncr, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;      Loads[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2e28f6b19f1c6e68e785e50f8feb9114">AMDGPUISD::REGISTER_LOAD</a>, DL, ElemVT,</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;                             Chain, Ptr,</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;                             DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ace5bddfde14abf966790e8438e88d6d2">getTargetConstant</a>(Channel, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;                             Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2));</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    }</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = NumElemVT; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; 4; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;      Loads[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(ElemVT);</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;    }</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> TargetVT = <a class="code" href="structllvm_1_1EVT.html#a18c2edf1939f6e87f1e586b815f398cd">EVT::getVectorVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a39c6dff47b8dbd25cfaf6336c7056077">getContext</a>(), ElemVT, 4);</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;    LoweredLoad = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, DL, TargetVT, Loads, 4);</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    LoweredLoad = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2e28f6b19f1c6e68e785e50f8feb9114">AMDGPUISD::REGISTER_LOAD</a>, DL, VT,</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;                              Chain, Ptr,</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;                              DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ace5bddfde14abf966790e8438e88d6d2">getTargetConstant</a>(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// Channel</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;                              Op.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2));</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  }</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[2];</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  Ops[0] = LoweredLoad;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  Ops[1] = Chain;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5a041e40641fea3eb15756197eeaa226">getMergeValues</a>(Ops, 2, DL);</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;}</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment">/// XXX Only kernel functions are supported, so we can assume for now that</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment">/// every function is a kernel function, but in the future we should use</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment">/// separate calling conventions for kernel and non-kernel functions.</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="classllvm_1_1R600TargetLowering.html#a1f10c7c8e18aa3671ca59ee67438c982"> 1338</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1R600TargetLowering.html#a1f10c7c8e18aa3671ca59ee67438c982">R600TargetLowering::LowerFormalArguments</a>(</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;                                      <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallConv,</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;                                      <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;                                      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;                                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals)<span class="keyword"> const </span>{</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(CallConv, isVarArg, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">getMachineFunction</a>(),</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;                 <a class="code" href="classllvm_1_1TargetLoweringBase.html#ada5f4a5dd489c777870538cdbb6da228">getTargetMachine</a>(), ArgLocs, *DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a39c6dff47b8dbd25cfaf6336c7056077">getContext</a>());</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">getMachineFunction</a>();</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespaceShaderType.html">ShaderType</a> = MF.getInfo&lt;<a class="code" href="classllvm_1_1R600MachineFunctionInfo.html">R600MachineFunctionInfo</a>&gt;()-&gt;ShaderType;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ISD::InputArg, 8&gt;</a> LocalIns;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#af025350da8a1eb5638b5d8ea21d07a00">getOriginalFunctionArgs</a>(DAG, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>(), <a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;                          LocalIns);</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ace4deee2542fe5852608eb4d57d69e14">AnalyzeFormalArguments</a>(CCInfo, LocalIns);</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = Ins.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;    <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA = ArgLocs[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Ins[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].VT;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT = LocalIns[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].VT;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;    <span class="keywordflow">if</span> (ShaderType != <a class="code" href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a>) {</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = MF.addLiveIn(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5cb182c203efa2f1fc4797fb76b15daf">getLocReg</a>(), &amp;AMDGPU::R600_Reg128RegClass);</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a3b8647e2be300dfc2b71376131201319">getCopyFromReg</a>(Chain, DL, Reg, VT);</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;      InVals.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Register);</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    }</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    <a class="code" href="classllvm_1_1PointerType.html">PointerType</a> *PtrTy = <a class="code" href="classllvm_1_1PointerType.html#a050a395d1656e546679d8b144d951bb2">PointerType::get</a>(VT.<a class="code" href="structllvm_1_1EVT.html#a226345d0c8262e9469d30a993d1656ff">getTypeForEVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a39c6dff47b8dbd25cfaf6336c7056077">getContext</a>()),</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;                                                   <a class="code" href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a4f69a0d9a60f4a82abb74058effa6263">AMDGPUAS::CONSTANT_BUFFER_0</a>);</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    <span class="comment">// The first 36 bytes of the input buffer contains information about</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    <span class="comment">// thread group and global sizes.</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad6ff413bea6f8195d8e6f29f4fc519c4">getExtLoad</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>, DL, VT, Chain,</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;                                 DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(36 + VA.<a class="code" href="classllvm_1_1CCValAssign.html#a7b19fa41486ca39142442dd962c8d3b6">getLocMemOffset</a>(), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;                                 <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(<a class="code" href="classllvm_1_1UndefValue.html#a4ae5ff22b700a42bcc5d889233721335">UndefValue::get</a>(PtrTy)),</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;                                 MemVT, <span class="keyword">false</span>, <span class="keyword">false</span>, 4);</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;                                 <span class="comment">// 4 is the prefered alignment for</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;                                 <span class="comment">// the CONSTANT memory space.</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    InVals.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Arg);</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  }</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  <span class="keywordflow">return</span> Chain;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;}</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="classllvm_1_1R600TargetLowering.html#aa582d4fe87b428845fee56fbdd73496d"> 1386</a></span>&#160;<a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1R600TargetLowering.html#aa582d4fe87b428845fee56fbdd73496d">R600TargetLowering::getSetCCResultType</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;   <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#a73f7c824cad61a47c21bf6d652ae2fd7">isVector</a>()) <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;   <span class="keywordflow">return</span> VT.<a class="code" href="structllvm_1_1EVT.html#a2eed75ff7477295264c8320af1630bbb">changeVectorElementTypeToInteger</a>();</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;}</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="R600ISelLowering_8cpp.html#ad9e1097d647444e0c961dcd323944ff9"> 1392</a></span>&#160;<a class="code" href="R600ISelLowering_8cpp.html#ad9e1097d647444e0c961dcd323944ff9">CompactSwizzlableVector</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VectorEntry,</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;                        <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;RemapSwizzle) {</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;  assert(VectorEntry.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>);</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  assert(RemapSwizzle.<a class="code" href="classllvm_1_1DenseMapBase.html#acdd674781be3766718b3a0b38540a4bc">empty</a>());</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewBldVec[4] = {</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;      VectorEntry.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0),</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;      VectorEntry.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1),</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;      VectorEntry.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2),</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;      VectorEntry.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(3)</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  };</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; 4; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++) {</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    <span class="keywordflow">if</span> (NewBldVec[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d">ISD::UNDEF</a>)</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;      <span class="comment">// We mask write here to teach later passes that the ith element of this</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;      <span class="comment">// vector is undef. Thus we can use it to reduce 128 bits reg usage,</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;      <span class="comment">// break false dependencies and additionnaly make assembly easier to read.</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;      RemapSwizzle[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = 7; <span class="comment">// SEL_MASK_WRITE</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> = dyn_cast&lt;ConstantFPSDNode&gt;(NewBldVec[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>])) {</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>-&gt;isZero()) {</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;        RemapSwizzle[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = 4; <span class="comment">// SEL_0</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;        NewBldVec[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>-&gt;isExactlyValue(1.0)) {</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;        RemapSwizzle[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = 5; <span class="comment">// SEL_1</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;        NewBldVec[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;      }</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    }</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    <span class="keywordflow">if</span> (NewBldVec[i].getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d">ISD::UNDEF</a>)</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> = 0; <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> &lt; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>; <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>++) {</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;      <span class="keywordflow">if</span> (NewBldVec[i] == NewBldVec[<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>]) {</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;        NewBldVec[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(NewBldVec[i].<a class="code" href="classllvm_1_1TargetLoweringBase.html#a9a29cc66e132c19330ddabb82d44bef7">getValueType</a>());</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;        RemapSwizzle[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;      }</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    }</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  }</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(VectorEntry),</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;      VectorEntry.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>(), NewBldVec, 4);</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;}</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="R600ISelLowering_8cpp.html#a5dc22dc930f2a262ed4e67b2915bbb11"> 1434</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="R600ISelLowering_8cpp.html#a5dc22dc930f2a262ed4e67b2915bbb11">ReorganizeVector</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VectorEntry,</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;                                <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;RemapSwizzle) {</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;  assert(VectorEntry.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>);</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  assert(RemapSwizzle.<a class="code" href="classllvm_1_1DenseMapBase.html#acdd674781be3766718b3a0b38540a4bc">empty</a>());</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewBldVec[4] = {</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;      VectorEntry.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0),</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;      VectorEntry.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1),</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;      VectorEntry.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2),</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;      VectorEntry.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(3)</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;  };</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  <span class="keywordtype">bool</span> isUnmovable[4] = { <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span> };</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; 4; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++)</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;    RemapSwizzle[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; 4; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++) {</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    <span class="keywordflow">if</span> (NewBldVec[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>) {</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;      <span class="keywordtype">unsigned</span> Idx = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(NewBldVec[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].getOperand(1))</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;          -&gt;getZExtValue();</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> == Idx) {</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;        isUnmovable[Idx] = <span class="keyword">true</span>;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;      }</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;      <span class="keywordflow">if</span> (isUnmovable[Idx])</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;      <span class="comment">// Swap i and Idx</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(NewBldVec[Idx], NewBldVec[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]);</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(RemapSwizzle[i], RemapSwizzle[Idx]);</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    }</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  }</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(VectorEntry),</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;      VectorEntry.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>(), NewBldVec, 4);</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;}</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> R600TargetLowering::OptimizeSwizzle(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BuildVector,</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Swz[4], <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  assert(BuildVector.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>);</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;  <span class="comment">// Old -&gt; New swizzle values</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> SwizzleRemap;</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  BuildVector = <a class="code" href="R600ISelLowering_8cpp.html#ad9e1097d647444e0c961dcd323944ff9">CompactSwizzlableVector</a>(DAG, BuildVector, SwizzleRemap);</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; 4; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++) {</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    <span class="keywordtype">unsigned</span> Idx = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Swz[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>])-&gt;getZExtValue();</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;    <span class="keywordflow">if</span> (SwizzleRemap.find(Idx) != SwizzleRemap.end())</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;      Swz[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(SwizzleRemap[Idx], <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  }</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;  SwizzleRemap.clear();</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  BuildVector = <a class="code" href="R600ISelLowering_8cpp.html#a5dc22dc930f2a262ed4e67b2915bbb11">ReorganizeVector</a>(DAG, BuildVector, SwizzleRemap);</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; 4; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++) {</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    <span class="keywordtype">unsigned</span> Idx = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Swz[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>])-&gt;getZExtValue();</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;    <span class="keywordflow">if</span> (SwizzleRemap.find(Idx) != SwizzleRemap.end())</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;      Swz[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(SwizzleRemap[Idx], <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  }</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;  <span class="keywordflow">return</span> BuildVector;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;}</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment">// Custom DAG Optimizations</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;</div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="classllvm_1_1R600TargetLowering.html#afa4c63b6a199b432deae98c9a354292e"> 1499</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1R600TargetLowering.html#afa4c63b6a199b432deae98c9a354292e">R600TargetLowering::PerformDAGCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;                                              <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#acf37bd7e831bdb2a5c9da8d63f843101">DAG</a>;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  <span class="keywordflow">switch</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>()) {</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;  <span class="comment">// (f32 fp_round (f64 uint_to_fp a)) -&gt; (f32 uint_to_fp a)</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">ISD::FP_ROUND</a>: {</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Arg = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;      <span class="keywordflow">if</span> (Arg.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a> &amp;&amp; Arg.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>) {</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0),</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;                           Arg.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0));</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;      }</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    }</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  <span class="comment">// (i32 fp_to_sint (fneg (select_cc f32, f32, 1.0, 0.0 cc))) -&gt;</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  <span class="comment">// (i32 select_cc f32, f32, -1, 0 cc)</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  <span class="comment">// Mesa&#39;s GLSL frontend generates the above pattern a lot and we can lower</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;  <span class="comment">// this to one of the SET*_DX10 instructions.</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210">ISD::FP_TO_SINT</a>: {</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FNeg = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;    <span class="keywordflow">if</span> (FNeg.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>) {</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;    }</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SelectCC = FNeg.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    <span class="keywordflow">if</span> (SelectCC.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a> ||</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;        SelectCC.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a> || <span class="comment">// LHS</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;        SelectCC.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2).<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a> || <span class="comment">// True</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;        !<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a2b7956e91ad248ff0610126ac1f01a75">isHWTrueValue</a>(SelectCC.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2)) ||</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;        !<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a008d2b62206e9650a4156cb0366417e3">isHWFalseValue</a>(SelectCC.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(3))) {</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    }</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0),</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;                           SelectCC.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0), <span class="comment">// LHS</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;                           SelectCC.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1), <span class="comment">// RHS</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;                           DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(-1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <span class="comment">// True</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;                           DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">getConstant</a>(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),  <span class="comment">// Flase</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;                           SelectCC.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(4)); <span class="comment">// CC</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  }</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  <span class="comment">// insert_vector_elt (build_vector elt0, ... , eltN), NewEltIdx, idx</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  <span class="comment">// =&gt; build_vector elt0, ... , NewEltIdx, ... , eltN</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>: {</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InVec = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InVal = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> EltNo = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2);</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <span class="comment">// If the inserted element is an UNDEF, just use the input vector.</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    <span class="keywordflow">if</span> (InVal.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d">ISD::UNDEF</a>)</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;      <span class="keywordflow">return</span> InVec;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = InVec.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    <span class="comment">// If we can&#39;t generate a legal BUILD_VECTOR, exit</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1TargetLoweringBase.html#a055b3905dbbc16fae11510b9ebd1e00c">isOperationLegal</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, VT))</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    <span class="comment">// Check that we know which element is being inserted</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(EltNo))</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    <span class="keywordtype">unsigned</span> Elt = cast&lt;ConstantSDNode&gt;(EltNo)-&gt;getZExtValue();</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    <span class="comment">// Check that the operand is a BUILD_VECTOR (or UNDEF, which can essentially</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;    <span class="comment">// be converted to a BUILD_VECTOR).  Fill in the Ops vector with the</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    <span class="comment">// vector elements.</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> Ops;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    <span class="keywordflow">if</span> (InVec.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>) {</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a669d55980a7d4b6307b94596deeb0b1f">append</a>(InVec.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a20f382e841761654032bf8b4712e805f">op_begin</a>(),</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;                 InVec.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a992906781101abb22f6e4d16622bbe24">op_end</a>());</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (InVec.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d">ISD::UNDEF</a>) {</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;      <span class="keywordtype">unsigned</span> NElts = VT.<a class="code" href="structllvm_1_1EVT.html#a42bca41d2438197c12b6db2c710a959c">getVectorNumElements</a>();</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a669d55980a7d4b6307b94596deeb0b1f">append</a>(NElts, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(InVal.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>()));</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;    }</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;    <span class="comment">// Insert the element</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;    <span class="keywordflow">if</span> (Elt &lt; Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>()) {</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;      <span class="comment">// All the operands of BUILD_VECTOR must have the same type;</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;      <span class="comment">// we enforce that here.</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> OpVT = Ops[0].getValueType();</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;      <span class="keywordflow">if</span> (InVal.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>() != OpVT)</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;        InVal = OpVT.<a class="code" href="structllvm_1_1EVT.html#ac267a86695d58fe541ef96f8c60c1b0f">bitsGT</a>(InVal.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>()) ?</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, dl, OpVT, InVal) :</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, dl, OpVT, InVal);</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;      Ops[Elt] = InVal;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;    }</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;    <span class="comment">// Return the new vector</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, dl,</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;                       VT, &amp;Ops[0], Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>());</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  }</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  <span class="comment">// Extract_vec (Build_vector) generated by custom lowering</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;  <span class="comment">// also needs to be customly combined</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>: {</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Arg = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    <span class="keywordflow">if</span> (Arg.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>) {</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Const = dyn_cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1))) {</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;        <span class="keywordtype">unsigned</span> Element = Const-&gt;getZExtValue();</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;        <span class="keywordflow">return</span> Arg-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Element);</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;      }</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    }</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    <span class="keywordflow">if</span> (Arg.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a> &amp;&amp;</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;        Arg.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>) {</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Const = dyn_cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1))) {</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;        <span class="keywordtype">unsigned</span> Element = Const-&gt;getZExtValue();</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1aac28ffadab16f6cfbadfc2ddccd8a1">getVTList</a>(),</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;            Arg-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(Element));</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;      }</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;    }</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;  }</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>: {</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    <span class="comment">// fold selectcc (selectcc x, y, a, b, cc), b, a, b, seteq -&gt;</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    <span class="comment">//      selectcc x, y, a, b, inv(cc)</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;    <span class="comment">// fold selectcc (selectcc x, y, a, b, cc), b, a, b, setne -&gt;</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;    <span class="comment">//      selectcc x, y, a, b, cc</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;    <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>) {</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;    }</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> True = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2);</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> False = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(3);</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;    <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> NCC = cast&lt;CondCodeSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(4))-&gt;<span class="keyword">get</span>();</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;    <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2).<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>() != True.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>() ||</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;        LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(3).<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>() != False.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>() ||</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;        RHS.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>() != False.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>()) {</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;    }</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;    <span class="keywordflow">switch</span> (NCC) {</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>: <span class="keywordflow">return</span> LHS;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a>: {</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;      <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> LHSCC = cast&lt;CondCodeSDNode&gt;(LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(4))-&gt;<span class="keyword">get</span>();</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;      LHSCC = <a class="code" href="namespacellvm_1_1ISD.html#ab0a32eac8dc8dc257cf19864daa8c04f">ISD::getSetCCInverse</a>(LHSCC,</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;                                  LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a8cc407ac00df4edd4ec4d5168d6ecb26">isInteger</a>());</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;      <span class="keywordflow">if</span> (DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#adcfb8146be8dda0dca7dd4e5e805e7bb">isBeforeLegalizeOps</a>() ||</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;          <a class="code" href="classllvm_1_1TargetLoweringBase.html#a5915acdb20d31a79440117652c5232ec">isCondCodeLegal</a>(LHSCC, LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a8bc8606044f2c3cdb6271c0378e0f9cf">getSimpleValueType</a>()))</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac5049f4bc4c1d0322abab27481d30c37">getSelectCC</a>(<a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N),</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;                               LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0),</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;                               LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(1),</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;                               LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(2),</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;                               LHS.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(3),</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;                               LHSCC);</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;    }</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;    }</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  }</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2e42e6050fceb5ad9a9b83be43808407">AMDGPUISD::EXPORT</a>: {</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Arg = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;    <span class="keywordflow">if</span> (Arg.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>)</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewArgs[8] = {</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0), <span class="comment">// Chain</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(),</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2), <span class="comment">// ArrayBase</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(3), <span class="comment">// Type</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(4), <span class="comment">// SWZ_X</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(5), <span class="comment">// SWZ_Y</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(6), <span class="comment">// SWZ_Z</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(7) <span class="comment">// SWZ_W</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;    };</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;    NewArgs[1] = OptimizeSwizzle(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1), &amp;NewArgs[4], DAG);</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2e42e6050fceb5ad9a9b83be43808407">AMDGPUISD::EXPORT</a>, DL, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1aac28ffadab16f6cfbadfc2ddccd8a1">getVTList</a>(), NewArgs, 8);</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  }</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda125765d08e486bffa41af032e3a062ce">AMDGPUISD::TEXTURE_FETCH</a>: {</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Arg = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1);</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;    <span class="keywordflow">if</span> (Arg.<a class="code" href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>)</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewArgs[19] = {</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0),</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1),</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2),</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(3),</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(4),</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(5),</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(6),</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(7),</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(8),</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(9),</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(10),</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(11),</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(12),</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(13),</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(14),</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(15),</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(16),</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(17),</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(18),</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;    };</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;    NewArgs[1] = OptimizeSwizzle(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1), &amp;NewArgs[2], DAG);</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">getNode</a>(<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda125765d08e486bffa41af032e3a062ce">AMDGPUISD::TEXTURE_FETCH</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1aac28ffadab16f6cfbadfc2ddccd8a1">getVTList</a>(),</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;        NewArgs, 19);</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  }</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  }</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;}</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="R600ISelLowering_8cpp.html#ae59827f302ea932b93698893470e24ea"> 1714</a></span>&#160;<a class="code" href="R600ISelLowering_8cpp.html#ae59827f302ea932b93698893470e24ea">FoldOperand</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ParentNode, <span class="keywordtype">unsigned</span> SrcIdx, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Neg,</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a0bedb8b972c7fc826438d14f42304fd5">Abs</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Sel, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Imm, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> =</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a> *<span class="keyword">&gt;</span>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a6b60694d1d9d7f634e7638856898e20d">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">getInstrInfo</a>());</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  <span class="keywordflow">if</span> (!Src.<a class="code" href="classllvm_1_1SDValue.html#adce97a8c5c2c796db148436a94c43700">isMachineOpcode</a>())</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  <span class="keywordflow">switch</span> (Src.<a class="code" href="classllvm_1_1SDValue.html#a0243a40466e8038a653ed9c1b3c3bc5f">getMachineOpcode</a>()) {</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;  <span class="keywordflow">case</span> AMDGPU::FNEG_R600:</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;    <span class="keywordflow">if</span> (!Neg.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>())</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;    Src = Src.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;    Neg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ace5bddfde14abf966790e8438e88d6d2">getTargetConstant</a>(1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;  <span class="keywordflow">case</span> AMDGPU::FABS_R600:</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    <span class="keywordflow">if</span> (!Abs.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>())</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;    Src = Src.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;    Abs = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ace5bddfde14abf966790e8438e88d6d2">getTargetConstant</a>(1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;  <span class="keywordflow">case</span> AMDGPU::CONST_COPY: {</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = ParentNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>();</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <span class="keywordtype">bool</span> HasDst = TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::dst) &gt; -1;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;    <span class="keywordflow">if</span> (!Sel.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>())</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CstOffset = Src.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0);</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;    <span class="keywordflow">if</span> (ParentNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0).<a class="code" href="structllvm_1_1EVT.html#a73f7c824cad61a47c21bf6d652ae2fd7">isVector</a>())</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    <span class="comment">// Gather constants values</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;    <span class="keywordtype">int</span> SrcIndices[] = {</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0),</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1),</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src2),</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0_X),</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0_Y),</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0_Z),</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0_W),</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1_X),</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1_Y),</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1_Z),</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1_W)</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;    };</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;    std::vector&lt;unsigned&gt; Consts;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; <span class="keyword">sizeof</span>(SrcIndices) / <span class="keyword">sizeof</span>(<span class="keywordtype">int</span>); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++) {</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;      <span class="keywordtype">int</span> OtherSrcIdx = SrcIndices[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;      <span class="keywordtype">int</span> OtherSelIdx = TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a0a1cf472c1334619a363dfcb9f377649">getSelIdx</a>(Opcode, OtherSrcIdx);</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;      <span class="keywordflow">if</span> (OtherSrcIdx &lt; 0 || OtherSelIdx &lt; 0)</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;      <span class="keywordflow">if</span> (HasDst) {</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;        OtherSrcIdx--;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;        OtherSelIdx--;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;      }</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> *<a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> =</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;          dyn_cast&lt;RegisterSDNode&gt;(ParentNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(OtherSrcIdx))) {</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>-&gt;getReg() == AMDGPU::ALU_CONST) {</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;          <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Cst = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;              ParentNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(OtherSelIdx));</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;          Consts.push_back(Cst-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>());</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;        }</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;      }</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;    }</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Cst = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(CstOffset);</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;    Consts.push_back(Cst-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>());</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;    <span class="keywordflow">if</span> (!TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">fitsConstReadLimitations</a>(Consts)) {</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;    }</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;    Sel = CstOffset;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;    Src = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(AMDGPU::ALU_CONST, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a>);</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;  }</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;  <span class="keywordflow">case</span> AMDGPU::MOV_IMM_I32:</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  <span class="keywordflow">case</span> AMDGPU::MOV_IMM_F32: {</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;    <span class="keywordtype">unsigned</span> ImmReg = AMDGPU::ALU_LITERAL_X;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;    uint64_t ImmValue = 0;</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;    <span class="keywordflow">if</span> (Src.<a class="code" href="classllvm_1_1SDValue.html#a0243a40466e8038a653ed9c1b3c3bc5f">getMachineOpcode</a>() == AMDGPU::MOV_IMM_F32) {</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;      <a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *FPC = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a>&gt;(Src.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0));</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;      <span class="keywordtype">float</span> FloatValue = FPC-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#a31c374d2e45ef09b957dce7356380ccd">getValueAPF</a>().<a class="code" href="classllvm_1_1APFloat.html#a6ff0b1a4e71ed8e1612ef4dc158a31bd">convertToFloat</a>();</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;      <span class="keywordflow">if</span> (FloatValue == 0.0) {</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;        ImmReg = AMDGPU::ZERO;</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FloatValue == 0.5) {</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;        ImmReg = AMDGPU::HALF;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FloatValue == 1.0) {</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;        ImmReg = AMDGPU::ONE;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;        ImmValue = FPC-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#a31c374d2e45ef09b957dce7356380ccd">getValueAPF</a>().<a class="code" href="classllvm_1_1APFloat.html#ae98bca797c2e2ea2fb639935b01da1ae">bitcastToAPInt</a>().<a class="code" href="classllvm_1_1APInt.html#a7dc983ebf0eb2d255fa90a67063c72e2">getZExtValue</a>();</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;      }</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;      <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Src.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(0));</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;      uint64_t <a class="code" href="classllvm_1_1Value.html">Value</a> = C-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>();</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;      <span class="keywordflow">if</span> (Value == 0) {</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;        ImmReg = AMDGPU::ZERO;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Value == 1) {</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;        ImmReg = AMDGPU::ONE_INT;</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;        ImmValue = Value;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;      }</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;    }</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;    <span class="comment">// Check that we aren&#39;t already using an immediate.</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;    <span class="comment">// XXX: It&#39;s possible for an instruction to have more than one</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;    <span class="comment">// immediate operand, but this is not supported yet.</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;    <span class="keywordflow">if</span> (ImmReg == AMDGPU::ALU_LITERAL_X) {</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;      <span class="keywordflow">if</span> (!Imm.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>())</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;      <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Imm);</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;      assert(C);</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;      <span class="keywordflow">if</span> (C-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>())</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;      Imm = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ace5bddfde14abf966790e8438e88d6d2">getTargetConstant</a>(ImmValue, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;    }</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;    Src = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(ImmReg, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;  }</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;  }</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;}</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">/// \brief Fold the instructions after selecting them</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *R600TargetLowering::PostISelFolding(<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *Node,</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;                                            <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> =</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a> *<span class="keyword">&gt;</span>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a6b60694d1d9d7f634e7638856898e20d">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">getInstrInfo</a>());</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;  <span class="keywordflow">if</span> (!Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7ef138746b04be6d07091b9ba49d74da">isMachineOpcode</a>())</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;    <span class="keywordflow">return</span> Node;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">getMachineOpcode</a>();</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FakeOp;</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;  std::vector&lt;SDValue&gt; Ops;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;  <span class="keywordflow">for</span>(<a class="code" href="classllvm_1_1SDUse.html">SDNode::op_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a20f382e841761654032bf8b4712e805f">op_begin</a>(), E = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a992906781101abb22f6e4d16622bbe24">op_end</a>();</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;              <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;          Ops.push_back(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;  <span class="keywordflow">if</span> (Opcode == AMDGPU::DOT_4) {</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;    <span class="keywordtype">int</span> OperandIdx[] = {</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0_X),</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0_Y),</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0_Z),</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0_W),</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1_X),</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1_Y),</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1_Z),</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1_W)</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;        };</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;    <span class="keywordtype">int</span> NegIdx[] = {</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0_neg_X),</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0_neg_Y),</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0_neg_Z),</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0_neg_W),</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1_neg_X),</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1_neg_Y),</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1_neg_Z),</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1_neg_W)</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;    };</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;    <span class="keywordtype">int</span> AbsIdx[] = {</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0_abs_X),</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0_abs_Y),</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0_abs_Z),</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0_abs_W),</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1_abs_X),</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1_abs_Y),</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1_abs_Z),</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1_abs_W)</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;    };</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; 8; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++) {</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;      <span class="keywordflow">if</span> (OperandIdx[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] &lt; 0)</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;        <span class="keywordflow">return</span> Node;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src = Ops[OperandIdx[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] - 1];</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Neg = Ops[NegIdx[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] - 1];</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a0bedb8b972c7fc826438d14f42304fd5">Abs</a> = Ops[AbsIdx[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] - 1];</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;      <span class="keywordtype">bool</span> HasDst = TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::dst) &gt; -1;</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;      <span class="keywordtype">int</span> SelIdx = TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a0a1cf472c1334619a363dfcb9f377649">getSelIdx</a>(Opcode, OperandIdx[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]);</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;      <span class="keywordflow">if</span> (HasDst)</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;        SelIdx--;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Sel = (SelIdx &gt; -1) ? Ops[SelIdx] : FakeOp;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="R600ISelLowering_8cpp.html#ae59827f302ea932b93698893470e24ea">FoldOperand</a>(Node, i, Src, Neg, Abs, Sel, FakeOp, DAG))</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(Opcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Node), Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1aac28ffadab16f6cfbadfc2ddccd8a1">getVTList</a>(), Ops);</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;    }</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opcode == <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9">AMDGPU::REG_SEQUENCE</a>) {</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 1, e = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">getNumOperands</a>(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; e; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> += 2) {</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src = Ops[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="R600ISelLowering_8cpp.html#ae59827f302ea932b93698893470e24ea">FoldOperand</a>(Node, <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>, Src, FakeOp, FakeOp, FakeOp, FakeOp, DAG))</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(Opcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Node), Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1aac28ffadab16f6cfbadfc2ddccd8a1">getVTList</a>(), Ops);</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;    }</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opcode == AMDGPU::CLAMP_R600) {</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;    <span class="keywordflow">if</span> (!Src.<a class="code" href="classllvm_1_1SDValue.html#adce97a8c5c2c796db148436a94c43700">isMachineOpcode</a>() ||</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;        !TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#ae980cc9f29a054fbb25fa7f115c007c7">hasInstrModifiers</a>(Src.<a class="code" href="classllvm_1_1SDValue.html#a0243a40466e8038a653ed9c1b3c3bc5f">getMachineOpcode</a>()))</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;      <span class="keywordflow">return</span> Node;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;    <span class="keywordtype">int</span> ClampIdx = TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Src.<a class="code" href="classllvm_1_1SDValue.html#a0243a40466e8038a653ed9c1b3c3bc5f">getMachineOpcode</a>(),</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;        AMDGPU::OpName::clamp);</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;    <span class="keywordflow">if</span> (ClampIdx &lt; 0)</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;      <span class="keywordflow">return</span> Node;</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;    std::vector&lt;SDValue&gt; Ops;</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;    <span class="keywordtype">unsigned</span> NumOp = Src.<a class="code" href="classllvm_1_1SDValue.html#a5f0447ef8ec128563ad131b76e5062bd">getNumOperands</a>();</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;    <span class="keywordflow">for</span>(<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; NumOp; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;          Ops.push_back(Src.<a class="code" href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>));</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;    Ops[ClampIdx - 1] = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ace5bddfde14abf966790e8438e88d6d2">getTargetConstant</a>(1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(Src.<a class="code" href="classllvm_1_1SDValue.html#a0243a40466e8038a653ed9c1b3c3bc5f">getMachineOpcode</a>(), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Node),</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;        Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1aac28ffadab16f6cfbadfc2ddccd8a1">getVTList</a>(), Ops);</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;    <span class="keywordflow">if</span> (!TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#ae980cc9f29a054fbb25fa7f115c007c7">hasInstrModifiers</a>(Opcode))</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;      <span class="keywordflow">return</span> Node;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;    <span class="keywordtype">int</span> OperandIdx[] = {</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0),</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1),</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src2)</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;    };</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;    <span class="keywordtype">int</span> NegIdx[] = {</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0_neg),</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1_neg),</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src2_neg)</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;    };</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;    <span class="keywordtype">int</span> AbsIdx[] = {</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src0_abs),</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::src1_abs),</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;      -1</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;    };</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; 3; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++) {</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;      <span class="keywordflow">if</span> (OperandIdx[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] &lt; 0)</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;        <span class="keywordflow">return</span> Node;</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src = Ops[OperandIdx[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] - 1];</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Neg = Ops[NegIdx[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] - 1];</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FakeAbs;</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a0bedb8b972c7fc826438d14f42304fd5">Abs</a> = (AbsIdx[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] &gt; -1) ? Ops[AbsIdx[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] - 1] : FakeAbs;</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;      <span class="keywordtype">bool</span> HasDst = TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::dst) &gt; -1;</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;      <span class="keywordtype">int</span> SelIdx = TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a0a1cf472c1334619a363dfcb9f377649">getSelIdx</a>(Opcode, OperandIdx[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]);</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;      <span class="keywordtype">int</span> ImmIdx = TII-&gt;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::literal);</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;      <span class="keywordflow">if</span> (HasDst) {</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;        SelIdx--;</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;        ImmIdx--;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;      }</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Sel = (SelIdx &gt; -1) ? Ops[SelIdx] : FakeOp;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Imm = Ops[ImmIdx];</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="R600ISelLowering_8cpp.html#ae59827f302ea932b93698893470e24ea">FoldOperand</a>(Node, i, Src, Neg, Abs, Sel, Imm, DAG))</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">getMachineNode</a>(Opcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Node), Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1aac28ffadab16f6cfbadfc2ddccd8a1">getVTList</a>(), Ops);</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;    }</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;  }</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;  <span class="keywordflow">return</span> Node;</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;}</div><div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a596455aad4b8b4c3aa649e5b227c2ee8"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a596455aad4b8b4c3aa649e5b227c2ee8">llvm::AMDGPUSubtarget::R700</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00033">AMDGPUSubtarget.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a8bc8606044f2c3cdb6271c0378e0f9cf"><div class="ttname"><a href="classllvm_1_1SDValue.html#a8bc8606044f2c3cdb6271c0378e0f9cf">llvm::SDValue::getSimpleValueType</a></div><div class="ttdeci">MVT getSimpleValueType() const </div><div class="ttdoc">Return the simple ValueType of the referenced return value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00134">SelectionDAGNodes.h:134</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a22a311dfe4c28a897de8a9365a4f0a84"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">llvm::SmallVectorTemplateCommon::size</a></div><div class="ttdeci">size_type size() const </div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00127">SmallVector.h:127</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">llvm::ISD::BITCAST</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00420">ISDOpcodes.h:420</a></div></div>
<div class="ttc" id="README__ALTIVEC_8txt_html_a72c27fc62404e55f221e042ea59e7c1e"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a72c27fc62404e55f221e042ea59e7c1e">slot</a></div><div class="ttdeci">Since we know that Vector is byte aligned and we know the element offset of we should change the load into a lve *x instead of doing a load store lve *x sequence For functions that use altivec AND have we are VRSAVE ing all call clobbered regs Implement passing vectors by value into calls and receiving them as arguments GCC apparently tries to then a load and vperm of Variable We need a way to teach tblgen that some operands of an intrinsic are required to be constants The verifier should enforce this constraint We currently codegen SCALAR_TO_VECTOR as a store of the scalar to a byte aligned stack slot</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00051">README_ALTIVEC.txt:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">llvm::ISD::FP_ROUND</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00393">ISDOpcodes.h:393</a></div></div>
<div class="ttc" id="R600ISelLowering_8cpp_html_ad9e1097d647444e0c961dcd323944ff9"><div class="ttname"><a href="R600ISelLowering_8cpp.html#ad9e1097d647444e0c961dcd323944ff9">CompactSwizzlableVector</a></div><div class="ttdeci">static SDValue CompactSwizzlableVector(SelectionDAG &amp;DAG, SDValue VectorEntry, DenseMap&lt; unsigned, unsigned &gt; &amp;RemapSwizzle)</div><div class="ttdef"><b>Definition:</b> <a href="R600ISelLowering_8cpp_source.html#l01392">R600ISelLowering.cpp:1392</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00236">SmallVector.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a13ad902229b8b6b3a7a1d29dedac01e0"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a13ad902229b8b6b3a7a1d29dedac01e0">llvm::SelectionDAG::getConstant</a></div><div class="ttdeci">SDValue getConstant(uint64_t Val, EVT VT, bool isTarget=false)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l00959">SelectionDAG.cpp:959</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">llvm::ISD::FSUB</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00222">ISDOpcodes.h:222</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">llvm::ISD::FCOS</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00449">ISDOpcodes.h:449</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a31dcaab13280a54270c4ebb93d65383a"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">llvm::R600InstrInfo::setImmOperand</a></div><div class="ttdeci">void setImmOperand(MachineInstr *MI, unsigned Op, int64_t Imm) const </div><div class="ttdoc">Helper function for setting instruction flag values. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01285">R600InstrInfo.cpp:1285</a></div></div>
<div class="ttc" id="namespacellvm_1_1Sched_html_ac1547cccaf660851fcd6863d1e60309eac13545a6345c7d5b3c9cc8932ad3b0e9"><div class="ttname"><a href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac13545a6345c7d5b3c9cc8932ad3b0e9">llvm::Sched::Source</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00063">TargetLowering.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda02ebe2c9b7c32f3b603a174ff8f74df8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda02ebe2c9b7c32f3b603a174ff8f74df8">llvm::AMDGPUISD::REGISTER_STORE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00167">AMDGPUISelLowering.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a39c6dff47b8dbd25cfaf6336c7056077"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a39c6dff47b8dbd25cfaf6336c7056077">llvm::SelectionDAG::getContext</a></div><div class="ttdeci">LLVMContext * getContext() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00285">SelectionDAG.h:285</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a94dca2778c1acccef2f5a8a564be052d"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a94dca2778c1acccef2f5a8a564be052d">llvm::SelectionDAG::getCopyToReg</a></div><div class="ttdeci">SDValue getCopyToReg(SDValue Chain, SDLoc dl, unsigned Reg, SDValue N)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00487">SelectionDAG.h:487</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a7dc983ebf0eb2d255fa90a67063c72e2"><div class="ttname"><a href="classllvm_1_1APInt.html#a7dc983ebf0eb2d255fa90a67063c72e2">llvm::APInt::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const </div><div class="ttdoc">Get zero extended value. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01306">APInt.h:1306</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a20257a4d3833cf88afd42caeaed70dde"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a20257a4d3833cf88afd42caeaed70dde">llvm::ISD::SETOLT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00725">ISDOpcodes.h:725</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489ae53fa346f54b9dcb51860e23b458776c"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ae53fa346f54b9dcb51860e23b458776c">AMDGPUAS::CONSTANT_BUFFER_10</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00099">AMDGPU.h:99</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cdaa40bae61060fd33b205ccbe936f4e772"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdaa40bae61060fd33b205ccbe936f4e772">llvm::AMDGPUISD::STORE_MSKOR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00174">AMDGPUISelLowering.h:174</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda79067f8d6a2c24f4d33fc9da493a2037"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda79067f8d6a2c24f4d33fc9da493a2037">llvm::AMDGPUISD::FRACT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00152">AMDGPUISelLowering.h:152</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">llvm::ISD::BR_CC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00496">ISDOpcodes.h:496</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="R600InstrInfo_8h_html"><div class="ttname"><a href="R600InstrInfo_8h.html">R600InstrInfo.h</a></div><div class="ttdoc">Interface definition for R600InstrInfo. </div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9d65ddc39d79d046b9153140d4b6fcf5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9d65ddc39d79d046b9153140d4b6fcf5">llvm::MachineOperand::getFPImm</a></div><div class="ttdeci">const ConstantFP * getFPImm() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00412">MachineOperand.h:412</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1R600MachineFunctionInfo_html_a76e66e4ae0380bfd3ed4bc8bb91c35f5"><div class="ttname"><a href="classllvm_1_1R600MachineFunctionInfo.html#a76e66e4ae0380bfd3ed4bc8bb91c35f5">llvm::R600MachineFunctionInfo::LiveOuts</a></div><div class="ttdeci">SmallVector&lt; unsigned, 4 &gt; LiveOuts</div><div class="ttdef"><b>Definition:</b> <a href="R600MachineFunctionInfo_8h_source.html#l00027">R600MachineFunctionInfo.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aa61af767c51a95e2dd0dff2001168755a695a19c9c3ae14638be151add82755cb"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755a695a19c9c3ae14638be151add82755cb">llvm::TargetLoweringBase::ZeroOrNegativeOneBooleanContent</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00108">TargetLowering.h:108</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489a1c7a99924a4461d3631268187042ae36"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a></div><div class="ttdoc">Address space for local memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00078">AMDGPU.h:78</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ace4deee2542fe5852608eb4d57d69e14"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ace4deee2542fe5852608eb4d57d69e14">llvm::AMDGPUTargetLowering::AnalyzeFormalArguments</a></div><div class="ttdeci">void AnalyzeFormalArguments(CCState &amp;State, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00232">AMDGPUISelLowering.cpp:232</a></div></div>
<div class="ttc" id="namespacellvm_html_a0bedb8b972c7fc826438d14f42304fd5"><div class="ttname"><a href="namespacellvm.html#a0bedb8b972c7fc826438d14f42304fd5">llvm::Abs</a></div><div class="ttdeci">static AbsOpt Abs</div><div class="ttdef"><b>Definition:</b> <a href="SimplifyLibCalls_8cpp_source.html#l01983">SimplifyLibCalls.cpp:1983</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_ada5f4a5dd489c777870538cdbb6da228"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#ada5f4a5dd489c777870538cdbb6da228">llvm::TargetLoweringBase::getTargetMachine</a></div><div class="ttdeci">const TargetMachine &amp; getTargetMachine() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00145">TargetLowering.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a1aac28ffadab16f6cfbadfc2ddccd8a1"><div class="ttname"><a href="classllvm_1_1SDNode.html#a1aac28ffadab16f6cfbadfc2ddccd8a1">llvm::SDNode::getVTList</a></div><div class="ttdeci">SDVTList getVTList() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00563">SelectionDAGNodes.h:563</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda4d3421b2a779f5f0c5970c8f5f550c76"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda4d3421b2a779f5f0c5970c8f5f550c76">llvm::AMDGPUISD::COS_HW</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00153">AMDGPUISelLowering.h:153</a></div></div>
<div class="ttc" id="namespaceShaderType_html_ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18"><div class="ttname"><a href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00063">AMDGPU.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a76c3c7e3d4f11b4cfad37fc0449c9635"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">unsigned createVirtualRegister(const TargetRegisterClass *RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00104">MachineRegisterInfo.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a741035a378541c4f5b78ba3b73d86633"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">llvm::MachineRegisterInfo::addLiveIn</a></div><div class="ttdeci">void addLiveIn(unsigned Reg, unsigned vreg=0)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00521">MachineRegisterInfo.h:521</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a95911eb468bffc193009687b84e2f780"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a95911eb468bffc193009687b84e2f780">llvm::AMDGPUTargetLowering::LowerGlobalAddress</a></div><div class="ttdeci">SDValue LowerGlobalAddress(AMDGPUMachineFunction *MFI, SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00276">AMDGPUISelLowering.cpp:276</a></div></div>
<div class="ttc" id="namespacellvm_html_a3f2f98c2a67c9e79f58aad9150a62e42"><div class="ttname"><a href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">llvm::dyn_cast</a></div><div class="ttdeci">enable_if_c&lt;!is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00266">Casting.h:266</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00060">SystemZISelLowering.h:60</a></div></div>
<div class="ttc" id="namespaceShaderType_html"><div class="ttname"><a href="namespaceShaderType.html">ShaderType</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00058">AMDGPU.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a6b60694d1d9d7f634e7638856898e20d"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a6b60694d1d9d7f634e7638856898e20d">llvm::SelectionDAG::getTarget</a></div><div class="ttdeci">const TargetMachine &amp; getTarget() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00281">SelectionDAG.h:281</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a26e7c8f8cb88a462ee842ca33f681efc"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a26e7c8f8cb88a462ee842ca33f681efc">llvm::Intrinsic::r600_read_tgid_x</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l02421">Intrinsics.h:2421</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00033">MachineInstrBuilder.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1R600TargetLowering_html_afa4c63b6a199b432deae98c9a354292e"><div class="ttname"><a href="classllvm_1_1R600TargetLowering.html#afa4c63b6a199b432deae98c9a354292e">llvm::R600TargetLowering::PerformDAGCombine</a></div><div class="ttdeci">virtual SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600ISelLowering_8cpp_source.html#l01499">R600ISelLowering.cpp:1499</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda2e28f6b19f1c6e68e785e50f8feb9114"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2e28f6b19f1c6e68e785e50f8feb9114">llvm::AMDGPUISD::REGISTER_LOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00166">AMDGPUISelLowering.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap&lt; unsigned, unsigned &gt;</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">llvm::ISD::FMUL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00222">ISDOpcodes.h:222</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_a3a76669632041022e6976766a22bd2b0"><div class="ttname"><a href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a></div><div class="ttdeci">return j(j&lt;&lt; 16)</div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00105">MipsISelLowering.h:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">llvm::ISD::NON_EXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00698">ISDOpcodes.h:698</a></div></div>
<div class="ttc" id="classllvm_1_1PointerType_html_a050a395d1656e546679d8b144d951bb2"><div class="ttname"><a href="classllvm_1_1PointerType.html#a050a395d1656e546679d8b144d951bb2">llvm::PointerType::get</a></div><div class="ttdeci">static PointerType * get(Type *ElementType, unsigned AddressSpace)</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00730">Type.cpp:730</a></div></div>
<div class="ttc" id="classllvm_1_1R600MachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1R600MachineFunctionInfo.html">llvm::R600MachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600MachineFunctionInfo_8h_source.html#l00023">R600MachineFunctionInfo.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00032">MachineInstrBuilder.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_af0d328f3f61168f4ea7d6e4044af4f97"><div class="ttname"><a href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">llvm::SDNode::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00369">SelectionDAGNodes.h:369</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">llvm::ISD::UINT_TO_FP</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00368">ISDOpcodes.h:368</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ac5049f4bc4c1d0322abab27481d30c37"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ac5049f4bc4c1d0322abab27481d30c37">llvm::SelectionDAG::getSelectCC</a></div><div class="ttdeci">SDValue getSelectCC(SDLoc DL, SDValue LHS, SDValue RHS, SDValue True, SDValue False, ISD::CondCode Cond)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00679">SelectionDAG.h:679</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489aab82078ff890ebd430329d4c68f03ce3"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489aab82078ff890ebd430329d4c68f03ce3">AMDGPUAS::CONSTANT_BUFFER_4</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00093">AMDGPU.h:93</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a226345d0c8262e9469d30a993d1656ff"><div class="ttname"><a href="structllvm_1_1EVT.html#a226345d0c8262e9469d30a993d1656ff">llvm::EVT::getTypeForEVT</a></div><div class="ttdeci">Type * getTypeForEVT(LLVMContext &amp;Context) const </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8cpp_source.html#l00180">ValueTypes.cpp:180</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html_acf37bd7e831bdb2a5c9da8d63f843101"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#acf37bd7e831bdb2a5c9da8d63f843101">llvm::TargetLowering::DAGCombinerInfo::DAG</a></div><div class="ttdeci">SelectionDAG &amp; DAG</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01833">TargetLowering.h:1833</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_abc5c2f1d47a517373030133c6a102106"><div class="ttname"><a href="classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">llvm::SDNode::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00548">SelectionDAGNodes.h:548</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a0662d63e058816bf77a5b8f35331bd9d"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a0662d63e058816bf77a5b8f35331bd9d">llvm::TargetLoweringBase::setBooleanVectorContents</a></div><div class="ttdeci">void setBooleanVectorContents(BooleanContent Ty)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00873">TargetLowering.h:873</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a5f0447ef8ec128563ad131b76e5062bd"><div class="ttname"><a href="classllvm_1_1SDValue.html#a5f0447ef8ec128563ad131b76e5062bd">llvm::SDValue::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00846">SelectionDAGNodes.h:846</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html_abaa38b8030839eb22686bcba8482a681"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html#abaa38b8030839eb22686bcba8482a681">OPCODE_IS_NOT_ZERO_INT</a></div><div class="ttdeci">#define OPCODE_IS_NOT_ZERO_INT</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00030">AMDGPUInstrInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a836c27481205f56e708fe0c15538d5ff"><div class="ttname"><a href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00554">SelectionDAGNodes.h:554</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ad784a6594990530bffb2018aeeed56f3"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function * getFunction() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00151">MachineFunction.h:151</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7">llvm::ISD::SETULE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00734">ISDOpcodes.h:734</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">llvm::ISD::SETEQ</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00739">ISDOpcodes.h:739</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00238">MachineBasicBlock.h:238</a></div></div>
<div class="ttc" id="classllvm_1_1R600TargetLowering_html_aa582d4fe87b428845fee56fbdd73496d"><div class="ttname"><a href="classllvm_1_1R600TargetLowering.html#aa582d4fe87b428845fee56fbdd73496d">llvm::R600TargetLowering::getSetCCResultType</a></div><div class="ttdeci">virtual EVT getSetCCResultType(LLVMContext &amp;, EVT VT) const </div><div class="ttdef"><b>Definition:</b> <a href="R600ISelLowering_8cpp_source.html#l01386">R600ISelLowering.cpp:1386</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda6166b5d53cc9816ecd1223614b964fd9"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda6166b5d53cc9816ecd1223614b964fd9">llvm::AMDGPUISD::DWORDADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00151">AMDGPUISelLowering.h:151</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">llvm::ISD::FSIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00449">ISDOpcodes.h:449</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a41159ff156ddb7a0b1ceab8e779f1bd3"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a41159ff156ddb7a0b1ceab8e779f1bd3">llvm::Intrinsic::r600_read_ngroups_z</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l02420">Intrinsics.h:2420</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">llvm::ISD::SELECT_CC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00331">ISDOpcodes.h:331</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489a1048d59bb8381dad8a157ea79f068a2a"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a1048d59bb8381dad8a157ea79f068a2a">AMDGPUAS::CONSTANT_BUFFER_13</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00102">AMDGPU.h:102</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a48a334bbe606d5e82c9cd84eaa127b50"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a48a334bbe606d5e82c9cd84eaa127b50">llvm::ISD::SETUO</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00729">ISDOpcodes.h:729</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987">llvm::ISD::FP_TO_UINT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00380">ISDOpcodes.h:380</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aa243085e56636cc454143f916686c190"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">llvm::TargetLoweringBase::setTruncStoreAction</a></div><div class="ttdeci">void setTruncStoreAction(MVT ValVT, MVT MemVT, LegalizeAction Action)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00997">TargetLowering.h:997</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a9a29cc66e132c19330ddabb82d44bef7"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a9a29cc66e132c19330ddabb82d44bef7">llvm::TargetLoweringBase::getValueType</a></div><div class="ttdeci">EVT getValueType(Type *Ty, bool AllowUnknown=false) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00582">TargetLowering.h:582</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a5b25ad5c586eccf74e3f642d170c43ae"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a5b25ad5c586eccf74e3f642d170c43ae">llvm::Intrinsic::r600_read_tidig_z</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l02426">Intrinsics.h:2426</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">llvm::ISD::EXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00699">ISDOpcodes.h:699</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ab8395be5698f080c0036d866e121a478"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ab8395be5698f080c0036d866e121a478">llvm::SelectionDAG::getLoad</a></div><div class="ttdeci">SDValue getLoad(EVT VT, SDLoc dl, SDValue Chain, SDValue Ptr, MachinePointerInfo PtrInfo, bool isVolatile, bool isNonTemporal, bool isInvariant, unsigned Alignment, const MDNode *TBAAInfo=0, const MDNode *Ranges=0)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l04565">SelectionDAG.cpp:4565</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489a4f69a0d9a60f4a82abb74058effa6263"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a4f69a0d9a60f4a82abb74058effa6263">AMDGPUAS::CONSTANT_BUFFER_0</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00089">AMDGPU.h:89</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a73f7c824cad61a47c21bf6d652ae2fd7"><div class="ttname"><a href="structllvm_1_1EVT.html#a73f7c824cad61a47c21bf6d652ae2fd7">llvm::EVT::isVector</a></div><div class="ttdeci">bool isVector() const </div><div class="ttdoc">isVector - Return true if this is a vector value type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00661">ValueTypes.h:661</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a57c68bf7ef20bd558854a24d5b0c1e72"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a57c68bf7ef20bd558854a24d5b0c1e72">llvm::ISD::SETONE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00727">ISDOpcodes.h:727</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda125765d08e486bffa41af032e3a062ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda125765d08e486bffa41af032e3a062ce">llvm::AMDGPUISD::TEXTURE_FETCH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00163">AMDGPUISelLowering.h:163</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">llvm::ISD::SETNE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00744">ISDOpcodes.h:744</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca85440bbdbba12de574c02e515444d3f4">llvm::MVT::i1</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00043">ValueTypes.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a2bdce1dfec3bab37c9a38e516eba42e7"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a2bdce1dfec3bab37c9a38e516eba42e7">llvm::SelectionDAG::getStore</a></div><div class="ttdeci">SDValue getStore(SDValue Chain, SDLoc dl, SDValue Val, SDValue Ptr, MachinePointerInfo PtrInfo, bool isVolatile, bool isNonTemporal, unsigned Alignment, const MDNode *TBAAInfo=0)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l04618">SelectionDAG.cpp:4618</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489ab69babcbdc6445760bcacdeceec24e09"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a></div><div class="ttdoc">Address space for global memory (RAT0, VTX0). </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00076">AMDGPU.h:76</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a0d1546187d4d526fcbdd43183689075e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a0d1546187d4d526fcbdd43183689075e">llvm::ISD::SETUNE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00735">ISDOpcodes.h:735</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00115">HexagonCopyToCombine.cpp:115</a></div></div>
<div class="ttc" id="classllvm_1_1R600TargetLowering_html_a171144820780fefaf1a27b17cb126ad5"><div class="ttname"><a href="classllvm_1_1R600TargetLowering.html#a171144820780fefaf1a27b17cb126ad5">llvm::R600TargetLowering::R600TargetLowering</a></div><div class="ttdeci">R600TargetLowering(TargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="R600ISelLowering_8cpp_source.html#l00029">R600ISelLowering.cpp:29</a></div></div>
<div class="ttc" id="R600Defines_8h_html_adc4fb86109ffdf8ce21d7b2d36c9352e"><div class="ttname"><a href="R600Defines_8h.html#adc4fb86109ffdf8ce21d7b2d36c9352e">MO_FLAG_ABS</a></div><div class="ttdeci">#define MO_FLAG_ABS</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00019">R600Defines.h:19</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">llvm::ISD::SHL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00306">ISDOpcodes.h:306</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00103">ErrorHandling.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aed0958deb6d25f9fdccd7518e26b50f8"><div class="ttname"><a href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">llvm::SDNode::getValueType</a></div><div class="ttdeci">EVT getValueType(unsigned ResNo) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00609">SelectionDAGNodes.h:609</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca5782b71c5eafe937e8d31d7b62497d99">llvm::MVT::v2i32</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00084">ValueTypes.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a95d3f899fd68931ed5fa42e012468bdb"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a95d3f899fd68931ed5fa42e012468bdb">llvm::SelectionDAG::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00280">SelectionDAG.h:280</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_abdea5cc579b732f069fb0eaa5c764dc5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abdea5cc579b732f069fb0eaa5c764dc5">llvm::AMDGPU::getLDSNoRetOp</a></div><div class="ttdeci">int getLDSNoRetOp(uint16_t Opcode)</div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90ada603d3745a746cb5bc1bc57d9decceb"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ada603d3745a746cb5bc1bc57d9decceb">llvm::Intrinsic::r600_read_local_size_x</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l02415">Intrinsics.h:2415</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00846">MachineInstr.cpp:846</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489a0445bb3b535d9cdf750adb912407b920"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a0445bb3b535d9cdf750adb912407b920">AMDGPUAS::CONSTANT_BUFFER_5</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00094">AMDGPU.h:94</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a7d60e9566b86ba873f71c59234132fad"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a7d60e9566b86ba873f71c59234132fad">llvm::AMDGPUTargetLowering::CreateLiveInRegister</a></div><div class="ttdeci">virtual SDValue CreateLiveInRegister(SelectionDAG &amp;DAG, const TargetRegisterClass *RC, unsigned Reg, EVT VT) const </div><div class="ttdoc">Helper function that adds Reg to the LiveIn list of the DAG&amp;#39;s MachineFunction. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00785">AMDGPUISelLowering.cpp:785</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a68cce0cf2f4643f84421ff2b1ba0b799"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a68cce0cf2f4643f84421ff2b1ba0b799">llvm::Intrinsic::r600_read_global_size_y</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l02413">Intrinsics.h:2413</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a85d256f09ab0c799ce8dd8e1b07f6506"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a85d256f09ab0c799ce8dd8e1b07f6506">llvm::Intrinsic::r600_read_tidig_y</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l02425">Intrinsics.h:2425</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a66b5dc9e9679a48aa49902e47d6c0770"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a66b5dc9e9679a48aa49902e47d6c0770">llvm::TargetLoweringBase::setCondCodeAction</a></div><div class="ttdeci">void setCondCodeAction(ISD::CondCode CC, MVT VT, LegalizeAction Action)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01034">TargetLowering.h:1034</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a6d6ce9abc624589d690062cdf9d2c929"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a6d6ce9abc624589d690062cdf9d2c929">llvm::Intrinsic::r600_read_global_size_z</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l02414">Intrinsics.h:2414</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae4b65c4d557e278d52ff6e39616a6184"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ae4b65c4d557e278d52ff6e39616a6184">llvm::R600InstrInfo::buildMovImm</a></div><div class="ttdeci">MachineInstr * buildMovImm(MachineBasicBlock &amp;BB, MachineBasicBlock::iterator I, unsigned DstReg, uint64_t Imm) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01261">R600InstrInfo.cpp:1261</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a07c0c67913bb543fc45ce9ef65ef260a"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">llvm::TargetLoweringBase::setOperationAction</a></div><div class="ttdeci">void setOperationAction(unsigned Op, MVT VT, LegalizeAction Action)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00980">TargetLowering.h:980</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a0243a40466e8038a653ed9c1b3c3bc5f"><div class="ttname"><a href="classllvm_1_1SDValue.html#a0243a40466e8038a653ed9c1b3c3bc5f">llvm::SDValue::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00864">SelectionDAGNodes.h:864</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a7027dbab36b90c5ccc2a34323c41bdfe"><div class="ttname"><a href="structllvm_1_1EVT.html#a7027dbab36b90c5ccc2a34323c41bdfe">llvm::EVT::bitsGE</a></div><div class="ttdeci">bool bitsGE(EVT VT) const </div><div class="ttdoc">bitsGE - Return true if this has no less bits than VT. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00729">ValueTypes.h:729</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda51d107fa5c507cf013b59ff5a25749ae"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda51d107fa5c507cf013b59ff5a25749ae">llvm::AMDGPUISD::DOT4</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00162">AMDGPUISelLowering.h:162</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">llvm::CallingConv::ID</a></div><div class="ttdeci">ID</div><div class="ttdoc">LLVM Calling Convention Representation. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00026">CallingConv.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1R600TargetLowering_html_a1f10c7c8e18aa3671ca59ee67438c982"><div class="ttname"><a href="classllvm_1_1R600TargetLowering.html#a1f10c7c8e18aa3671ca59ee67438c982">llvm::R600TargetLowering::LowerFormalArguments</a></div><div class="ttdeci">virtual SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, SDLoc DL, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const </div><div class="ttdef"><b>Definition:</b> <a href="R600ISelLowering_8cpp_source.html#l01338">R600ISelLowering.cpp:1338</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a8cc407ac00df4edd4ec4d5168d6ecb26"><div class="ttname"><a href="structllvm_1_1EVT.html#a8cc407ac00df4edd4ec4d5168d6ecb26">llvm::EVT::isInteger</a></div><div class="ttdeci">bool isInteger() const </div><div class="ttdoc">isInteger - Return true if this is an integer, or a vector integer type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00656">ValueTypes.h:656</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00265">MachineInstr.h:265</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a268e5bc7dd40a28712a33ca6c9c91c6f"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a268e5bc7dd40a28712a33ca6c9c91c6f">llvm::SelectionDAG::getConstantFP</a></div><div class="ttdeci">SDValue getConstantFP(double Val, EVT VT, bool isTarget=false)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01108">SelectionDAG.cpp:1108</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae980cc9f29a054fbb25fa7f115c007c7"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ae980cc9f29a054fbb25fa7f115c007c7">llvm::R600InstrInfo::hasInstrModifiers</a></div><div class="ttdeci">bool hasInstrModifiers(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00140">R600InstrInfo.cpp:140</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a3a07c062cc9330acd8e8c4e3930cbb25"><div class="ttname"><a href="structllvm_1_1EVT.html#a3a07c062cc9330acd8e8c4e3930cbb25">llvm::EVT::getVectorElementType</a></div><div class="ttdeci">EVT getVectorElementType() const </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00762">ValueTypes.h:762</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFPSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html">llvm::ConstantFPSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01270">SelectionDAGNodes.h:1270</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a0d8dd287e1923d79e4d4342458d526b0"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a0d8dd287e1923d79e4d4342458d526b0">llvm::Intrinsic::r600_read_tgid_y</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l02422">Intrinsics.h:2422</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba4b85349547c5b6126817e10152007931">llvm::TargetLoweringBase::Expand</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00083">TargetLowering.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a5cb182c203efa2f1fc4797fb76b15daf"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a5cb182c203efa2f1fc4797fb76b15daf">llvm::CCValAssign::getLocReg</a></div><div class="ttdeci">unsigned getLocReg() const </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00122">CallingConvLower.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cdadc97b8e5166b4d4370009a552c0f1f73"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cdadc97b8e5166b4d4370009a552c0f1f73">llvm::AMDGPUISD::SIN_HW</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00154">AMDGPUISelLowering.h:154</a></div></div>
<div class="ttc" id="CallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_a8db36c82f32d6f6a4d35a00e55be03a8"><div class="ttname"><a href="Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a></div><div class="ttdeci">bool Shift</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00506">Target/README.txt:506</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html_a8b57d7c1131a43ded7efc2cdd34d6f19"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html#a8b57d7c1131a43ded7efc2cdd34d6f19">OPCODE_IS_NOT_ZERO</a></div><div class="ttdeci">#define OPCODE_IS_NOT_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00032">AMDGPUInstrInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00261">MachineInstr.h:261</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a6126424bf93cdb529bfaa03059e02735"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a6126424bf93cdb529bfaa03059e02735">llvm::Intrinsic::r600_read_tgid_z</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l02423">Intrinsics.h:2423</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a73ea1e4ec493abfd161da3e3338d54a1"><div class="ttname"><a href="R600Defines_8h.html#a73ea1e4ec493abfd161da3e3338d54a1">MO_FLAG_NEG</a></div><div class="ttdeci">#define MO_FLAG_NEG</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00018">R600Defines.h:18</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">llvm::ISD::ADD</a></div><div class="ttdoc">Simple integer binary arithmetic operators. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00176">ISDOpcodes.h:176</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a71f916390487bb109d9968c72553eaf4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a71f916390487bb109d9968c72553eaf4">llvm::ISD::SETO</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00728">ISDOpcodes.h:728</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305">llvm::ISD::SETULT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00733">ISDOpcodes.h:733</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9">llvm::ISD::SETLT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00742">ISDOpcodes.h:742</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00046">ValueTypes.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a5b0e59823444a55c295af279611a9d24"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">llvm::SelectionDAG::getUNDEF</a></div><div class="ttdeci">SDValue getUNDEF(EVT VT)</div><div class="ttdoc">getUNDEF - Return an UNDEF node. UNDEF does not have a useful SDLoc. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00585">SelectionDAG.h:585</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">llvm::ISD::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00719">ISDOpcodes.h:719</a></div></div>
<div class="ttc" id="classllvm_1_1R600TargetLowering_html_a2c6daaa3ef97f4e0170d5045fd05746d"><div class="ttname"><a href="classllvm_1_1R600TargetLowering.html#a2c6daaa3ef97f4e0170d5045fd05746d">llvm::R600TargetLowering::LowerOperation</a></div><div class="ttdeci">virtual SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="R600ISelLowering_8cpp_source.html#l00508">R600ISelLowering.cpp:508</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a7cead3a2a7771e61083bcc6959915a13"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a7cead3a2a7771e61083bcc6959915a13">llvm::MemSDNode::getMemoryVT</a></div><div class="ttdeci">EVT getMemoryVT() const </div><div class="ttdoc">getMemoryVT - Return the type of the in-memory value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01030">SelectionDAGNodes.h:1030</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00402">MachineOperand.h:402</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">llvm::ISD::INTRINSIC_WO_CHAIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00127">ISDOpcodes.h:127</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a3751db99f9ba955c570ecbd1aff0b6fd"><div class="ttname"><a href="structllvm_1_1EVT.html#a3751db99f9ba955c570ecbd1aff0b6fd">llvm::EVT::bitsLE</a></div><div class="ttdeci">bool bitsLE(EVT VT) const </div><div class="ttdoc">bitsLE - Return true if this has no more bits than VT. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00741">ValueTypes.h:741</a></div></div>
<div class="ttc" id="R600MachineFunctionInfo_8h_html"><div class="ttname"><a href="R600MachineFunctionInfo_8h.html">R600MachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1PointerType_html"><div class="ttname"><a href="classllvm_1_1PointerType.html">llvm::PointerType</a></div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00425">DerivedTypes.h:425</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a2b7956e91ad248ff0610126ac1f01a75"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a2b7956e91ad248ff0610126ac1f01a75">llvm::AMDGPUTargetLowering::isHWTrueValue</a></div><div class="ttdeci">bool isHWTrueValue(SDValue Op) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00765">AMDGPUISelLowering.cpp:765</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d">llvm::ISD::UNDEF</a></div><div class="ttdoc">UNDEF - An undefined node. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00154">ISDOpcodes.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1StoreSDNode_html"><div class="ttname"><a href="classllvm_1_1StoreSDNode.html">llvm::StoreSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01749">SelectionDAGNodes.h:1749</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210">llvm::ISD::FP_TO_SINT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00379">ISDOpcodes.h:379</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a9dff1dcbac65852b71473818c11869b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a9dff1dcbac65852b71473818c11869b1">llvm::ISD::SETUGE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00732">ISDOpcodes.h:732</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">llvm::ISD::BUILD_VECTOR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00240">ISDOpcodes.h:240</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489a5d132b7faa20f69805667422c846d060"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a5d132b7faa20f69805667422c846d060">AMDGPUAS::CONSTANT_BUFFER_3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00092">AMDGPU.h:92</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a6c06e2b7077a8a5310d1845b0d370b4c"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a6c06e2b7077a8a5310d1845b0d370b4c">llvm::Intrinsic::r600_read_ngroups_y</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l02419">Intrinsics.h:2419</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a3fad042e27ba626acf5366c845b352d3"><div class="ttname"><a href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">llvm::SDValue::getNode</a></div><div class="ttdeci">SDNode * getNode() const </div><div class="ttdoc">get the SDNode which holds the desired result </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00105">SelectionDAGNodes.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterSDNode_html"><div class="ttname"><a href="classllvm_1_1RegisterSDNode.html">llvm::RegisterSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01531">SelectionDAGNodes.h:1531</a></div></div>
<div class="ttc" id="README__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A,*B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00091">README_ALTIVEC.txt:91</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca0bc51b0308b6c057dc86d2a6bf4b6573"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0bc51b0308b6c057dc86d2a6bf4b6573">llvm::MVT::v2f32</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00101">ValueTypes.h:101</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">llvm::ISD::INTRINSIC_VOID</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00142">ISDOpcodes.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00042">ValueTypes.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html">llvm::ConstantSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01246">SelectionDAGNodes.h:1246</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">llvm::ISD::STORE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00460">ISDOpcodes.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantPointerNull_html_a96f5c85e4022e369266541b2db3fda69"><div class="ttname"><a href="classllvm_1_1ConstantPointerNull.html#a96f5c85e4022e369266541b2db3fda69">llvm::ConstantPointerNull::get</a></div><div class="ttdeci">static ConstantPointerNull * get(PointerType *T)</div><div class="ttdoc">get() - Static factory methods - Return objects of the specified value </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8cpp_source.html#l01314">Constants.cpp:1314</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">llvm::ISD::SRL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00306">ISDOpcodes.h:306</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a5891be2cd50b5b7f01eb7c1cb0e7a682"><div class="ttname"><a href="classllvm_1_1SDValue.html#a5891be2cd50b5b7f01eb7c1cb0e7a682">llvm::SDValue::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00849">SelectionDAGNodes.h:849</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00037">LLVMContext.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a7c45a718f16057459d95d09d42ec6902"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">llvm::TargetLoweringBase::addRegisterClass</a></div><div class="ttdeci">void addRegisterClass(MVT VT, const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00952">TargetLowering.h:952</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489a24e277b2d5021d6df1e48aa55d2fc307"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a24e277b2d5021d6df1e48aa55d2fc307">AMDGPUAS::CONSTANT_BUFFER_8</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00097">AMDGPU.h:97</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">llvm::ISD::FADD</a></div><div class="ttdoc">Simple binary floating point operators. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00222">ISDOpcodes.h:222</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a07debef9c174231d513e1966ef50cd0a"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">llvm::TargetLoweringBase::setTargetDAGCombine</a></div><div class="ttdeci">void setTargetDAGCombine(ISD::NodeType NT)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01058">TargetLowering.h:1058</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a2856b7fb24e0784cfc29ddfd5be74d1ba3441acf8576e4bbf48e9bd73ca3c0d8c">llvm::TargetLoweringBase::Custom</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00084">TargetLowering.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a967ffaf77f64a5deb1e96951e4224112"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a967ffaf77f64a5deb1e96951e4224112">llvm::MemSDNode::isNonTemporal</a></div><div class="ttdeci">bool isNonTemporal() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01009">SelectionDAGNodes.h:1009</a></div></div>
<div class="ttc" id="R600ISelLowering_8cpp_html_a7ca016fda03b8c2c385536747c40a676"><div class="ttname"><a href="R600ISelLowering_8cpp.html#a7ca016fda03b8c2c385536747c40a676">ConstantAddressBlock</a></div><div class="ttdeci">static int ConstantAddressBlock(unsigned AddressSpace)</div><div class="ttdef"><b>Definition:</b> <a href="R600ISelLowering_8cpp_source.html#l01159">R600ISelLowering.cpp:1159</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475">llvm::MVT::v4f32</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00102">ValueTypes.h:102</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">llvm::ISD::INSERT_VECTOR_ELT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00245">ISDOpcodes.h:245</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00267">MachineInstr.h:267</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489ab8423a23c8925783120506a5463a8653"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ab8423a23c8925783120506a5463a8653">AMDGPUAS::CONSTANT_BUFFER_1</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00090">AMDGPU.h:90</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_a20f1237520dfe109f5ca3bae48b81cb5"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a20f1237520dfe109f5ca3bae48b81cb5">llvm::AMDGPURegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">unsigned getSubRegFromChannel(unsigned Channel) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00049">AMDGPURegisterInfo.cpp:49</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html_adcfb8146be8dda0dca7dd4e5e805e7bb"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#adcfb8146be8dda0dca7dd4e5e805e7bb">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps</a></div><div class="ttdeci">bool isBeforeLegalizeOps() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01839">TargetLowering.h:1839</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a055b3905dbbc16fae11510b9ebd1e00c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a055b3905dbbc16fae11510b9ebd1e00c">llvm::TargetLoweringBase::isOperationLegal</a></div><div class="ttdeci">bool isOperationLegal(unsigned Op, EVT VT) const </div><div class="ttdoc">Return true if the specified operation is legal on this target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00456">TargetLowering.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a6b928e5a6718acab4fa0030ce9198e8a"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a6b928e5a6718acab4fa0030ce9198e8a">llvm::TargetLoweringBase::setBooleanContents</a></div><div class="ttdeci">void setBooleanContents(BooleanContent Ty)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00869">TargetLowering.h:869</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a23bb00c985f3f5cb4fb80212d4d3fd45"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a23bb00c985f3f5cb4fb80212d4d3fd45">llvm::Intrinsic::r600_read_global_size_x</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l02412">Intrinsics.h:2412</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ace87802d98aa558e3ab9e6bd927f9fb4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ace87802d98aa558e3ab9e6bd927f9fb4">llvm::R600InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const R600RegisterInfo &amp; getRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00037">R600InstrInfo.cpp:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="namespacellvm_html_aa1704159f75e6eacd595962ea6d93ffe"><div class="ttname"><a href="namespacellvm.html#aa1704159f75e6eacd595962ea6d93ffe">llvm::next</a></div><div class="ttdeci">ItTy next(ItTy it, Dist n)</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00154">STLExtras.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a3b8647e2be300dfc2b71376131201319"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a3b8647e2be300dfc2b71376131201319">llvm::SelectionDAG::getCopyFromReg</a></div><div class="ttdeci">SDValue getCopyFromReg(SDValue Chain, SDLoc dl, unsigned Reg, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00510">SelectionDAG.h:510</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTXISD_html_a594ac167d52343b1fe4cec37bb7dc31ca5809de82deaac64863d62b48e0177f08"><div class="ttname"><a href="namespacellvm_1_1NVPTXISD.html#a594ac167d52343b1fe4cec37bb7dc31ca5809de82deaac64863d62b48e0177f08">llvm::NVPTXISD::RETURN</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8h_source.html#l00049">NVPTXISelLowering.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00236">MachineFunction.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a0caf6a31d8034336a9ba7791a5f583f1"><div class="ttname"><a href="classllvm_1_1SDValue.html#a0caf6a31d8034336a9ba7791a5f583f1">llvm::SDValue::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00840">SelectionDAGNodes.h:840</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">llvm::ISD::SEXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00700">ISDOpcodes.h:700</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00026">AMDGPUISelLowering.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1804b7629c6b7dfd42443e6e429dbc12"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const </div><div class="ttdoc">Get the index of Op in the MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01277">R600InstrInfo.cpp:1277</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">llvm::MVT::v4i32</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00085">ValueTypes.h:85</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda2e42e6050fceb5ad9a9b83be43808407"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda2e42e6050fceb5ad9a9b83be43808407">llvm::AMDGPUISD::EXPORT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00164">AMDGPUISelLowering.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00032">R600InstrInfo.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a9cc23aed232ccdeadbd8648c349236a6"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a9cc23aed232ccdeadbd8648c349236a6">llvm::ISD::getSetCCSwappedOperands</a></div><div class="ttdeci">CondCode getSetCCSwappedOperands(CondCode Operation)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l00222">SelectionDAG.cpp:222</a></div></div>
<div class="ttc" id="Target_2PowerPC_2README_8txt_html_afc7ca55ad1da67847ecd4b99ef64dc84"><div class="ttname"><a href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a></div><div class="ttdeci">which only computes the address of bar double int Z void if you have a function since the bit double ate up the argument bytes for r4 and r5 The trick then would be to shuffle the argument order for functions we can internalize so that the maximum number of integers pointers get passed in regs before you see any of the fp arguments Instead of implementing it would actually probably be easier to just implement a PPC where we could do whatever we wanted to the CC</div><div class="ttdef"><b>Definition:</b> <a href="Target_2PowerPC_2README_8txt_source.html#l00247">Target/PowerPC/README.txt:247</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_acd3bb9ee2ec53fa4be1fdf155b0b5a17"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#acd3bb9ee2ec53fa4be1fdf155b0b5a17">llvm::MemSDNode::isVolatile</a></div><div class="ttdeci">bool isVolatile() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01008">SelectionDAGNodes.h:1008</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00223">MachineInstrBuilder.h:223</a></div></div>
<div class="ttc" id="README__ALTIVEC_8txt_html_afb354c8aea0150628f8aa06c7f4a4168"><div class="ttname"><a href="README__ALTIVEC_8txt.html#afb354c8aea0150628f8aa06c7f4a4168">f</a></div><div class="ttdeci">vector float f(vector float a, vector float b)</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00205">README_ALTIVEC.txt:205</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a669d55980a7d4b6307b94596deeb0b1f"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a669d55980a7d4b6307b94596deeb0b1f">llvm::SmallVectorImpl::append</a></div><div class="ttdeci">void append(in_iter in_start, in_iter in_end)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00445">SmallVector.h:445</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a02aa9d4cbd6ffcc70dfe1143ec0995ef"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">llvm::TargetMachine::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00120">Target/TargetMachine.h:120</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00576">ValueTypes.h:576</a></div></div>
<div class="ttc" id="classllvm_1_1UndefValue_html_a4ae5ff22b700a42bcc5d889233721335"><div class="ttname"><a href="classllvm_1_1UndefValue.html#a4ae5ff22b700a42bcc5d889233721335">llvm::UndefValue::get</a></div><div class="ttdeci">static UndefValue * get(Type *T)</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8cpp_source.html#l01334">Constants.cpp:1334</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFPSDNode_html_a31c374d2e45ef09b957dce7356380ccd"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html#a31c374d2e45ef09b957dce7356380ccd">llvm::ConstantFPSDNode::getValueAPF</a></div><div class="ttdeci">const APFloat &amp; getValueAPF() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01279">SelectionDAGNodes.h:1279</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a008d2b62206e9650a4156cb0366417e3"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a008d2b62206e9650a4156cb0366417e3">llvm::AMDGPUTargetLowering::isHWFalseValue</a></div><div class="ttdeci">bool isHWFalseValue(SDValue Op) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00775">AMDGPUISelLowering.cpp:775</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a64455f396d4ad3d1c52c12cbf857a4cda20107c0b2289fd8e2cebba28080bd69c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a64455f396d4ad3d1c52c12cbf857a4cda20107c0b2289fd8e2cebba28080bd69c">llvm::AMDGPUISD::CONST_ADDRESS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00165">AMDGPUISelLowering.h:165</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a18c2edf1939f6e87f1e586b815f398cd"><div class="ttname"><a href="structllvm_1_1EVT.html#a18c2edf1939f6e87f1e586b815f398cd">llvm::EVT::getVectorVT</a></div><div class="ttdeci">static EVT getVectorVT(LLVMContext &amp;Context, EVT VT, unsigned NumElements)</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00616">ValueTypes.h:616</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00032">MachineMemOperand.h:32</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a190837f9d51526f9c7df31ee77c7acf3"><div class="ttname"><a href="R600Defines_8h.html#a190837f9d51526f9c7df31ee77c7acf3">MO_FLAG_CLAMP</a></div><div class="ttdeci">#define MO_FLAG_CLAMP</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00017">R600Defines.h:17</a></div></div>
<div class="ttc" id="R600ISelLowering_8cpp_html_a5dc22dc930f2a262ed4e67b2915bbb11"><div class="ttname"><a href="R600ISelLowering_8cpp.html#a5dc22dc930f2a262ed4e67b2915bbb11">ReorganizeVector</a></div><div class="ttdeci">static SDValue ReorganizeVector(SelectionDAG &amp;DAG, SDValue VectorEntry, DenseMap&lt; unsigned, unsigned &gt; &amp;RemapSwizzle)</div><div class="ttdef"><b>Definition:</b> <a href="R600ISelLowering_8cpp_source.html#l01434">R600ISelLowering.cpp:1434</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a2fa8491ab36125d7f5dd38d3a4868934"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a2fa8491ab36125d7f5dd38d3a4868934">llvm::MemSDNode::getPointerInfo</a></div><div class="ttdeci">const MachinePointerInfo &amp; getPointerInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01036">SelectionDAGNodes.h:1036</a></div></div>
<div class="ttc" id="R600ISelLowering_8cpp_html_ae59827f302ea932b93698893470e24ea"><div class="ttname"><a href="R600ISelLowering_8cpp.html#ae59827f302ea932b93698893470e24ea">FoldOperand</a></div><div class="ttdeci">static bool FoldOperand(SDNode *ParentNode, unsigned SrcIdx, SDValue &amp;Src, SDValue &amp;Neg, SDValue &amp;Abs, SDValue &amp;Sel, SDValue &amp;Imm, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="R600ISelLowering_8cpp_source.html#l01714">R600ISelLowering.cpp:1714</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a45028d169700cac71cf6c613a94236ee"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc</a></div><div class="ttdeci">DebugLoc findDebugLoc(instr_iterator MBBI)</div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489acc52133cd8f8439e3e015d7b750c44f5"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489acc52133cd8f8439e3e015d7b750c44f5">AMDGPUAS::CONSTANT_BUFFER_2</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00091">AMDGPU.h:91</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a0deb50cd2f3f8e4a94eef4cdf769b848"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a0deb50cd2f3f8e4a94eef4cdf769b848">llvm::ISD::SETUEQ</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00730">ISDOpcodes.h:730</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_ac267a86695d58fe541ef96f8c60c1b0f"><div class="ttname"><a href="structllvm_1_1EVT.html#ac267a86695d58fe541ef96f8c60c1b0f">llvm::EVT::bitsGT</a></div><div class="ttdeci">bool bitsGT(EVT VT) const </div><div class="ttdoc">bitsGT - Return true if this has more bits than VT. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00723">ValueTypes.h:723</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a6b977e11e50382ce694e876961c4d272"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a6b977e11e50382ce694e876961c4d272">llvm::TargetLoweringBase::setLoadExtAction</a></div><div class="ttdeci">void setLoadExtAction(unsigned ExtType, MVT VT, LegalizeAction Action)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00988">TargetLowering.h:988</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ac13d0f6f2c915757013b101ef6e8afbc"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">llvm::TargetMachine::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00119">Target/TargetMachine.h:119</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">llvm::ISD::TokenFactor</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00050">ISDOpcodes.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9">llvm::TargetOpcode::REG_SEQUENCE</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00082">TargetOpcodes.h:82</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">llvm::ISD::SRA</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00306">ISDOpcodes.h:306</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a38276f452a68339a3d3e0db3d1531d54"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a38276f452a68339a3d3e0db3d1531d54">llvm::TargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">virtual MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr *MI, MachineBasicBlock *MBB) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGISel_8cpp_source.html#l00296">SelectionDAGISel.cpp:296</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489a0e1a83600c7436de1ae17c839b27e5dd"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a0e1a83600c7436de1ae17c839b27e5dd">AMDGPUAS::CONSTANT_BUFFER_6</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00095">AMDGPU.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00154">CallingConvLower.h:154</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">llvm::ISD::ZEXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00701">ISDOpcodes.h:701</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">llvm::ISD::EXTRACT_VECTOR_ELT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00251">ISDOpcodes.h:251</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00029">Target/README.txt:29</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00169">SelectionDAG.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489a33a0dc1f41362345a851baf6667645e1"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a33a0dc1f41362345a851baf6667645e1">AMDGPUAS::CONSTANT_BUFFER_12</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00101">AMDGPU.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00880">SmallVector.h:880</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ad6ff413bea6f8195d8e6f29f4fc519c4"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ad6ff413bea6f8195d8e6f29f4fc519c4">llvm::SelectionDAG::getExtLoad</a></div><div class="ttdeci">SDValue getExtLoad(ISD::LoadExtType ExtType, SDLoc dl, EVT VT, SDValue Chain, SDValue Ptr, MachinePointerInfo PtrInfo, EVT MemVT, bool isVolatile, bool isNonTemporal, unsigned Alignment, const MDNode *TBAAInfo=0)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l04586">SelectionDAG.cpp:4586</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">llvm::MVT::f32</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00054">ValueTypes.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html"><div class="ttname"><a href="classllvm_1_1CCValAssign.html">llvm::CCValAssign</a></div><div class="ttdoc">CCValAssign - Represent assignment of one arg/retval to a location. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00031">CallingConvLower.h:31</a></div></div>
<div class="ttc" id="namespacellvm_html_a2c3c18bffdc25d969233c5448bdfe7eb"><div class="ttname"><a href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">llvm::AddressSpace</a></div><div class="ttdeci">AddressSpace</div><div class="ttdef"><b>Definition:</b> <a href="NVPTXBaseInfo_8h_source.html#l00022">NVPTXBaseInfo.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSDNode_html"><div class="ttname"><a href="classllvm_1_1MachineSDNode.html">llvm::MachineSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01781">SelectionDAGNodes.h:1781</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00054">Mem2Reg.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a89e2b5e3fb867b4040f893c6ae3d2132"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a89e2b5e3fb867b4040f893c6ae3d2132">llvm::MemSDNode::getMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMemOperand() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01034">SelectionDAGNodes.h:1034</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a45a48d062f837a659d75b42edf44075b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a45a48d062f837a659d75b42edf44075b">llvm::AMDGPUTargetLowering::LowerSTORE</a></div><div class="ttdeci">SDValue LowerSTORE(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00589">AMDGPUISelLowering.cpp:589</a></div></div>
<div class="ttc" id="classllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00799">SelectionDAGNodes.h:799</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_adce97a8c5c2c796db148436a94c43700"><div class="ttname"><a href="classllvm_1_1SDValue.html#adce97a8c5c2c796db148436a94c43700">llvm::SDValue::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00861">SelectionDAGNodes.h:861</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUFrameLowering_html_ab54efae46843f317ae78b5f43fa94db5"><div class="ttname"><a href="classllvm_1_1AMDGPUFrameLowering.html#ab54efae46843f317ae78b5f43fa94db5">llvm::AMDGPUFrameLowering::getStackWidth</a></div><div class="ttdeci">virtual unsigned getStackWidth(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUFrameLowering_8cpp_source.html#l00027">AMDGPUFrameLowering.cpp:27</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">llvm::MVT::i8</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00044">ValueTypes.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00306">SelectionDAGNodes.h:306</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ab0a32eac8dc8dc257cf19864daa8c04f"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ab0a32eac8dc8dc257cf19864daa8c04f">llvm::ISD::getSetCCInverse</a></div><div class="ttdeci">CondCode getSetCCInverse(CondCode Operation, bool isInteger)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l00234">SelectionDAG.cpp:234</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a0c840cbed46013638165d6d33014c20d"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a0c840cbed46013638165d6d33014c20d">llvm::Intrinsic::r600_read_local_size_y</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l02416">Intrinsics.h:2416</a></div></div>
<div class="ttc" id="R600Defines_8h_html"><div class="ttname"><a href="R600Defines_8h.html">R600Defines.h</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00591">BitVector.h:591</a></div></div>
<div class="ttc" id="classllvm_1_1LoadSDNode_html_af15fb8b2d4c9f295bdcf85a1eb506702"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html#af15fb8b2d4c9f295bdcf85a1eb506702">llvm::LoadSDNode::getExtensionType</a></div><div class="ttdeci">ISD::LoadExtType getExtensionType() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01735">SelectionDAGNodes.h:1735</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_af9feec7e8533ed4f31520496c458c1d0"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#af9feec7e8533ed4f31520496c458c1d0">llvm::SelectionDAG::getMemIntrinsicNode</a></div><div class="ttdeci">SDValue getMemIntrinsicNode(unsigned Opcode, SDLoc dl, const EVT *VTs, unsigned NumVTs, const SDValue *Ops, unsigned NumOps, EVT MemVT, MachinePointerInfo PtrInfo, unsigned Align=0, bool Vol=false, bool ReadMem=true, bool WriteMem=true)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l04377">SelectionDAG.cpp:4377</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a753a20275871056d766d24354dfbc058"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a753a20275871056d766d24354dfbc058">llvm::TargetLoweringBase::computeRegisterProperties</a></div><div class="ttdeci">void computeRegisterProperties()</div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l00927">TargetLoweringBase.cpp:927</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489af5ec6acfc710ee586fd6968c40c59972"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489af5ec6acfc710ee586fd6968c40c59972">AMDGPUAS::CONSTANT_BUFFER_9</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00098">AMDGPU.h:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="CodeGen_2README_8txt_html_a09776db24cf586ec9f1e18f3bae14099"><div class="ttname"><a href="CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM BB</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2README_8txt_source.html#l00036">CodeGen/README.txt:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a63ab9c79f61d0f159dd0a53e6863c3c4"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a63ab9c79f61d0f159dd0a53e6863c3c4">llvm::Intrinsic::r600_read_local_size_z</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l02417">Intrinsics.h:2417</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">llvm::ISD::SELECT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00316">ISDOpcodes.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a20f382e841761654032bf8b4712e805f"><div class="ttname"><a href="classllvm_1_1SDNode.html#a20f382e841761654032bf8b4712e805f">llvm::SDNode::op_begin</a></div><div class="ttdeci">op_iterator op_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00560">SelectionDAGNodes.h:560</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">llvm::ISD::ZERO_EXTEND</a></div><div class="ttdoc">ZERO_EXTEND - Used for integer types, zeroing the new bits. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00357">ISDOpcodes.h:357</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_ae98bca797c2e2ea2fb639935b01da1ae"><div class="ttname"><a href="classllvm_1_1APFloat.html#ae98bca797c2e2ea2fb639935b01da1ae">llvm::APFloat::bitcastToAPInt</a></div><div class="ttdeci">APInt bitcastToAPInt() const </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8cpp_source.html#l03050">APFloat.cpp:3050</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_af5d5ed0a2c2186ec77b8dd9c38474d3e"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#af5d5ed0a2c2186ec77b8dd9c38474d3e">llvm::SelectionDAG::getNode</a></div><div class="ttdeci">SDValue getNode(unsigned Opcode, SDLoc DL, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l02485">SelectionDAG.cpp:2485</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">llvm::ISD::ANY_EXTEND</a></div><div class="ttdoc">ANY_EXTEND - Used for integer types. The high bits are undefined. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00360">ISDOpcodes.h:360</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489ad90d5742fc1499c31c72fb2aae66b306"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a></div><div class="ttdoc">Address space for private memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00075">AMDGPU.h:75</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a0a1cf472c1334619a363dfcb9f377649"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a0a1cf472c1334619a363dfcb9f377649">llvm::R600InstrInfo::getSelIdx</a></div><div class="ttdeci">int getSelIdx(unsigned Opcode, unsigned SrcIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00269">R600InstrInfo.cpp:269</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a53c2e00cc689d88fc693ac5c3a0b7533"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a53c2e00cc689d88fc693ac5c3a0b7533">llvm::MemSDNode::getAddressSpace</a></div><div class="ttdeci">unsigned getAddressSpace() const </div><div class="ttdoc">getAddressSpace - Return the address space for the associated pointer </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01041">SelectionDAGNodes.h:1041</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00030">MachineRegisterInfo.h:30</a></div></div>
<div class="ttc" id="Argument_8h_html"><div class="ttname"><a href="Argument_8h.html">Argument.h</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489a930c903d1d2d6b0ecf7b347b27302b4b"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a930c903d1d2d6b0ecf7b347b27302b4b">AMDGPUAS::CONSTANT_BUFFER_11</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00100">AMDGPU.h:100</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a1febf3bac2f3d7d98ec19f1ff5c385ea"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a1febf3bac2f3d7d98ec19f1ff5c385ea">llvm::ISD::SETOLE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00726">ISDOpcodes.h:726</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">llvm::MVT::f64</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00055">ValueTypes.h:55</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90af741a2c34ae1cad1a944da30307f12cc"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90af741a2c34ae1cad1a944da30307f12cc">llvm::Intrinsic::r600_read_ngroups_x</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l02418">Intrinsics.h:2418</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489ad8b6c6b2ecf96a39b9bdcde829d915ce"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489ad8b6c6b2ecf96a39b9bdcde829d915ce">AMDGPUAS::CONSTANT_BUFFER_15</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00104">AMDGPU.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1R600TargetLowering_html_a27c95fbadf102f24804f1d67f45e769d"><div class="ttname"><a href="classllvm_1_1R600TargetLowering.html#a27c95fbadf102f24804f1d67f45e769d">llvm::R600TargetLowering::ReplaceNodeResults</a></div><div class="ttdeci">void ReplaceNodeResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="R600ISelLowering_8cpp_source.html#l00761">R600ISelLowering.cpp:761</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ab47bdd7d4e6c3fe1c04ad4c006f13ecc"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">llvm::R600InstrInfo::addFlag</a></div><div class="ttdeci">void addFlag(MachineInstr *MI, unsigned Operand, unsigned Flag) const </div><div class="ttdoc">Add one of the MO_FLAG* flags to the specified Operand. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01356">R600InstrInfo.cpp:1356</a></div></div>
<div class="ttc" id="classllvm_1_1SDUse_html"><div class="ttname"><a href="classllvm_1_1SDUse.html">llvm::SDUse</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00215">SelectionDAGNodes.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6c959d12d983263ee65720ec2004b030"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">llvm::R600InstrInfo::buildDefaultInstruction</a></div><div class="ttdeci">MachineInstrBuilder buildDefaultInstruction(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01133">R600InstrInfo.cpp:1133</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">llvm::ISD::AND</a></div><div class="ttdoc">Bitwise operators - logical and, logical or, logical xor. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00295">ISDOpcodes.h:295</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489aea441f885f72ebe54ae95cc59c0d7492"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489aea441f885f72ebe54ae95cc59c0d7492">AMDGPUAS::CONSTANT_BUFFER_14</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00103">AMDGPU.h:103</a></div></div>
<div class="ttc" id="R600ISelLowering_8h_html"><div class="ttname"><a href="R600ISelLowering_8h.html">R600ISelLowering.h</a></div><div class="ttdoc">R600 DAG Lowering interface definition. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00029">AMDGPUSubtarget.h:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">llvm::ISD::LOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00460">ISDOpcodes.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUFrameLowering_html"><div class="ttname"><a href="classllvm_1_1AMDGPUFrameLowering.html">llvm::AMDGPUFrameLowering</a></div><div class="ttdoc">Information about the stack frame layout on the AMDGPU targets. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUFrameLowering_8h_source.html#l00028">AMDGPUFrameLowering.h:28</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a8cca25ddb3be86ad23567dc8d36dacd3"><div class="ttname"><a href="structllvm_1_1EVT.html#a8cca25ddb3be86ad23567dc8d36dacd3">llvm::EVT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const </div><div class="ttdoc">getSizeInBits - Return the size of the specified value type in bits. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00779">ValueTypes.h:779</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1LSBaseSDNode_html_a97fbe853685bec84672ff408d2cdca34"><div class="ttname"><a href="classllvm_1_1LSBaseSDNode.html#a97fbe853685bec84672ff408d2cdca34">llvm::LSBaseSDNode::isIndexed</a></div><div class="ttdeci">bool isIndexed() const </div><div class="ttdoc">isIndexed - Return true if this is a pre/post inc/dec load/store. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01707">SelectionDAGNodes.h:1707</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_a6ff0b1a4e71ed8e1612ef4dc158a31bd"><div class="ttname"><a href="classllvm_1_1APFloat.html#a6ff0b1a4e71ed8e1612ef4dc158a31bd">llvm::APFloat::convertToFloat</a></div><div class="ttdeci">float convertToFloat() const </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8cpp_source.html#l03073">APFloat.cpp:3073</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a992906781101abb22f6e4d16622bbe24"><div class="ttname"><a href="classllvm_1_1SDNode.html#a992906781101abb22f6e4d16622bbe24">llvm::SDNode::op_end</a></div><div class="ttdeci">op_iterator op_end() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00561">SelectionDAGNodes.h:561</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a6745c3bfdfc5b0643b078b96df2db252"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const TargetMachine &amp; getTarget() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00163">MachineFunction.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_acdd674781be3766718b3a0b38540a4bc"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#acdd674781be3766718b3a0b38540a4bc">llvm::DenseMapBase::empty</a></div><div class="ttdeci">bool LLVM_ATTRIBUTE_UNUSED_RESULT empty() const </div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00067">DenseMap.h:67</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_a514b1e6ac6f8eabe5c2a93dceec53489a41813b7540b43ab6c4472cbc0ce1eaac"><div class="ttname"><a href="namespaceAMDGPUAS.html#a514b1e6ac6f8eabe5c2a93dceec53489a41813b7540b43ab6c4472cbc0ce1eaac">AMDGPUAS::CONSTANT_BUFFER_7</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00096">AMDGPU.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_afe8c553ab3418eec718860c098c6e080"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#afe8c553ab3418eec718860c098c6e080">llvm::SelectionDAG::getMachineNode</a></div><div class="ttdeci">MachineSDNode * getMachineNode(unsigned Opcode, SDLoc dl, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l05411">SelectionDAG.cpp:5411</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a32aae058f77e7cb4675d3fcb33c93d76"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a32aae058f77e7cb4675d3fcb33c93d76">llvm::MemSDNode::getSrcValue</a></div><div class="ttdeci">const Value * getSrcValue() const </div><div class="ttdoc">Returns the SrcValue and offset that describes the location of the access. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01020">SelectionDAGNodes.h:1020</a></div></div>
<div class="ttc" id="namespacellvm_html_a3b9662928ee4d58fef185abfe20e8184"><div class="ttname"><a href="namespacellvm.html#a3b9662928ee4d58fef185abfe20e8184">llvm::isInt&lt; 16 &gt;</a></div><div class="ttdeci">bool isInt&lt; 16 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00272">MathExtras.h:272</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a4d1c783519c8597365e97c5c6266e76a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a4d1c783519c8597365e97c5c6266e76a">llvm::AMDGPUTargetLowering::SplitVectorLoad</a></div><div class="ttdeci">SDValue SplitVectorLoad(const SDValue &amp;Op, SelectionDAG &amp;DAG) const </div><div class="ttdoc">Split a vector load into multiple scalar loads. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00487">AMDGPUISelLowering.cpp:487</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a7d2ad4aa4277eb4e1138ff9791c8fbb7"><div class="ttname"><a href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">llvm::SDValue::getValueType</a></div><div class="ttdeci">EVT getValueType() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00843">SelectionDAGNodes.h:843</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abf69f92f1977440a4e443a26baeb73c0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abf69f92f1977440a4e443a26baeb73c0">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00308">MachineRegisterInfo.cpp:308</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ad3db19b21e25af9ac5a1e514443b3d60"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ad3db19b21e25af9ac5a1e514443b3d60">llvm::SelectionDAG::getCondCode</a></div><div class="ttdeci">SDValue getCondCode(ISD::CondCode Cond)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01324">SelectionDAG.cpp:1324</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFP_html_a0f839f7633a4709c1d89e128f49b3d43"><div class="ttname"><a href="classllvm_1_1ConstantFP.html#a0f839f7633a4709c1d89e128f49b3d43">llvm::ConstantFP::getValueAPF</a></div><div class="ttdeci">const APFloat &amp; getValueAPF() const </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00263">Constants.h:263</a></div></div>
<div class="ttc" id="SelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_af025350da8a1eb5638b5d8ea21d07a00"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#af025350da8a1eb5638b5d8ea21d07a00">llvm::AMDGPUTargetLowering::getOriginalFunctionArgs</a></div><div class="ttdeci">void getOriginalFunctionArgs(SelectionDAG &amp;DAG, const Function *F, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, SmallVectorImpl&lt; ISD::InputArg &gt; &amp;OrigIns) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00733">AMDGPUISelLowering.cpp:733</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00259">MachineOperand.h:259</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_adf457352d02f9e083bb3af760669d360"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#adf457352d02f9e083bb3af760669d360">llvm::AMDGPUTargetLowering::LowerOperation</a></div><div class="ttdeci">virtual SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00252">AMDGPUISelLowering.cpp:252</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">llvm::TargetLowering::DAGCombinerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01828">TargetLowering.h:1828</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a50897766f7dd003842cf100889015760"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a50897766f7dd003842cf100889015760">llvm::Intrinsic::r600_read_tidig_x</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l02424">Intrinsics.h:2424</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_af2a24aed2ba5d4f9c8db9904df6fa635"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#af2a24aed2ba5d4f9c8db9904df6fa635">llvm::TargetLoweringBase::setSchedulingPreference</a></div><div class="ttdeci">void setSchedulingPreference(Sched::Preference Pref)</div><div class="ttdoc">Specify the target scheduling preference. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00878">TargetLowering.h:878</a></div></div>
<div class="ttc" id="classllvm_1_1R600TargetLowering_html_a661d66d93335cf8b2573ba458068ca33"><div class="ttname"><a href="classllvm_1_1R600TargetLowering.html#a661d66d93335cf8b2573ba458068ca33">llvm::R600TargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">virtual MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr *MI, MachineBasicBlock *BB) const </div><div class="ttdef"><b>Definition:</b> <a href="R600ISelLowering_8cpp_source.html#l00127">R600ISelLowering.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">llvm::MVT::i16</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00045">ValueTypes.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a70d70d915a2b3bb0b4d1b0d0a456d0a2"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a70d70d915a2b3bb0b4d1b0d0a456d0a2">llvm::SelectionDAG::getTargetExtractSubreg</a></div><div class="ttdeci">SDValue getTargetExtractSubreg(int SRIdx, SDLoc DL, EVT VT, SDValue Operand)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l05573">SelectionDAG.cpp:5573</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00066">Value.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a9268086dd9d1ba4e60cfe872dde5c173"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">llvm::SelectionDAG::getRegister</a></div><div class="ttdeci">SDValue getRegister(unsigned Reg, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01461">SelectionDAG.cpp:1461</a></div></div>
<div class="ttc" id="classllvm_1_1StoreSDNode_html_a272cb283a679298b7e991db7daf823ed"><div class="ttname"><a href="classllvm_1_1StoreSDNode.html#a272cb283a679298b7e991db7daf823ed">llvm::StoreSDNode::isTruncatingStore</a></div><div class="ttdeci">bool isTruncatingStore() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01766">SelectionDAGNodes.h:1766</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a34ab07c56acf0fe7f68a6da0d514bec7"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">llvm::MachineInstrBuilder::addOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addOperand(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00166">MachineInstrBuilder.h:166</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a292be4a9782030bfad637581d25a5897"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a292be4a9782030bfad637581d25a5897">llvm::ISD::SETUGT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00731">ISDOpcodes.h:731</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ac630ccda26fea2f45afa3fb89bc1a8f4"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ac630ccda26fea2f45afa3fb89bc1a8f4">llvm::SelectionDAG::ReplaceAllUsesOfValueWith</a></div><div class="ttdeci">void ReplaceAllUsesOfValueWith(SDValue From, SDValue To)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l05788">SelectionDAG.cpp:5788</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00061">Target/TargetMachine.h:61</a></div></div>
<div class="ttc" id="R600Defines_8h_html_ae930f7daa3ebaac65c1bdcb69492ea7c"><div class="ttname"><a href="R600Defines_8h.html#ae930f7daa3ebaac65c1bdcb69492ea7c">MO_FLAG_MASK</a></div><div class="ttdeci">#define MO_FLAG_MASK</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00020">R600Defines.h:20</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">llvm::ISD::SETCC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00339">ISDOpcodes.h:339</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a5a041e40641fea3eb15756197eeaa226"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a5a041e40641fea3eb15756197eeaa226">llvm::SelectionDAG::getMergeValues</a></div><div class="ttdeci">SDValue getMergeValues(const SDValue *Ops, unsigned NumOps, SDLoc dl)</div><div class="ttdoc">getMergeValues - Create a MERGE_VALUES node from the given operands. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l04363">SelectionDAG.cpp:4363</a></div></div>
<div class="ttc" id="MCModuleYAML_8cpp_html_a5e410df3f6875c5af4a7f2be284f235d"><div class="ttname"><a href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a></div><div class="ttdeci">const MCRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="MCModuleYAML_8cpp_source.html#l00056">MCModuleYAML.cpp:56</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07ab49f81c2ecbbff3d0fbe55dd46353774"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ab49f81c2ecbbff3d0fbe55dd46353774">llvm::ISD::SETLE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00743">ISDOpcodes.h:743</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ace5bddfde14abf966790e8438e88d6d2"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ace5bddfde14abf966790e8438e88d6d2">llvm::SelectionDAG::getTargetConstant</a></div><div class="ttdeci">SDValue getTargetConstant(uint64_t Val, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00408">SelectionDAG.h:408</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a7b19fa41486ca39142442dd962c8d3b6"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a7b19fa41486ca39142442dd962c8d3b6">llvm::CCValAssign::getLocMemOffset</a></div><div class="ttdeci">unsigned getLocMemOffset() const </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00123">CallingConvLower.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_adac9d699d7dcdfb4f5f92432cb7ac4b4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">llvm::R600InstrInfo::fitsConstReadLimitations</a></div><div class="ttdeci">bool fitsConstReadLimitations(const std::vector&lt; MachineInstr * &gt; &amp;) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00623">R600InstrInfo.cpp:623</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ad755b1a25cf0c4507d5f615f64471ae9"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ad755b1a25cf0c4507d5f615f64471ae9">llvm::SelectionDAG::getEntryNode</a></div><div class="ttdeci">SDValue getEntryNode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00332">SelectionDAG.h:332</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aff4929f96b07058beefbcb3097a7da7f"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aff4929f96b07058beefbcb3097a7da7f">llvm::R600InstrInfo::isLDSRetInstr</a></div><div class="ttdeci">bool isLDSRetInstr(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00160">R600InstrInfo.cpp:160</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">llvm::ISD::TRUNCATE</a></div><div class="ttdoc">TRUNCATE - Completely drop the high bits. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00363">ISDOpcodes.h:363</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a4f68cd016138440f215ad80c1d6c1e04"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a4f68cd016138440f215ad80c1d6c1e04">llvm::MemSDNode::getAlignment</a></div><div class="ttdeci">unsigned getAlignment() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00995">SelectionDAGNodes.h:995</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a5915acdb20d31a79440117652c5232ec"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a5915acdb20d31a79440117652c5232ec">llvm::TargetLoweringBase::isCondCodeLegal</a></div><div class="ttdeci">bool isCondCodeLegal(ISD::CondCode CC, MVT VT) const </div><div class="ttdoc">Return true if the specified condition code is legal on this target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00546">TargetLowering.h:546</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00094">SelectionDAGNodes.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">llvm::ISD::FNEG</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00449">ISDOpcodes.h:449</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a2eed75ff7477295264c8320af1630bbb"><div class="ttname"><a href="structllvm_1_1EVT.html#a2eed75ff7477295264c8320af1630bbb">llvm::EVT::changeVectorElementTypeToInteger</a></div><div class="ttdeci">EVT changeVectorElementTypeToInteger() const </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00626">ValueTypes.h:626</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_a223f4f83de4bc1781fda8cb49d8f0e7a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a223f4f83de4bc1781fda8cb49d8f0e7a">llvm::AMDGPUTargetLowering::LowerMinMax</a></div><div class="ttdeci">SDValue LowerMinMax(SDValue Op, SelectionDAG &amp;DAG) const </div><div class="ttdoc">Generate Min/Max node. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00428">AMDGPUISelLowering.cpp:428</a></div></div>
<div class="ttc" id="Mips16ISelLowering_8cpp_html_ac16509a75e3d3fc46b9df1726be486ec"><div class="ttname"><a href="Mips16ISelLowering_8cpp.html#ac16509a75e3d3fc46b9df1726be486ec">T1</a></div><div class="ttdeci">#define T1</div><div class="ttdef"><b>Definition:</b> <a href="Mips16ISelLowering_8cpp_source.html#l00348">Mips16ISelLowering.cpp:348</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a5b45953b758fdfe88452530f7d8371bc"><div class="ttname"><a href="structllvm_1_1EVT.html#a5b45953b758fdfe88452530f7d8371bc">llvm::EVT::getSimpleVT</a></div><div class="ttdeci">MVT getSimpleVT() const </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00749">ValueTypes.h:749</a></div></div>
<div class="ttc" id="R600Defines_8h_html_afeec7edbcb979a86b4d931ecce39750c"><div class="ttname"><a href="R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a></div><div class="ttdeci">#define MO_FLAG_PUSH</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00021">R600Defines.h:21</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7ef138746b04be6d07091b9ba49d74da"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7ef138746b04be6d07091b9ba49d74da">llvm::SDNode::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00384">SelectionDAGNodes.h:384</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_afe3745334feafa68985dee7caa1a254f"><div class="ttname"><a href="classllvm_1_1SDNode.html#afe3745334feafa68985dee7caa1a254f">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00389">SelectionDAGNodes.h:389</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0be07e313486cf812c3bab6cfc1da620"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0be07e313486cf812c3bab6cfc1da620">llvm::MachineRegisterInfo::use_empty</a></div><div class="ttdeci">bool use_empty(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00264">MachineRegisterInfo.h:264</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad">llvm::ISD::GlobalAddress</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a1e9365c991dd55e65e9d5ab5653812e4"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">llvm::ConstantSDNode::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01257">SelectionDAGNodes.h:1257</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a42bca41d2438197c12b6db2c710a959c"><div class="ttname"><a href="structllvm_1_1EVT.html#a42bca41d2438197c12b6db2c710a959c">llvm::EVT::getVectorNumElements</a></div><div class="ttdeci">unsigned getVectorNumElements() const </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00771">ValueTypes.h:771</a></div></div>
<div class="ttc" id="classllvm_1_1LoadSDNode_html"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html">llvm::LoadSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01720">SelectionDAGNodes.h:1720</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:00:56 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
