	component System is
		port (
			clk_clk            : in  std_logic                    := 'X';             -- clk
			key_0_export       : in  std_logic                    := 'X';             -- export
			key_1_export       : in  std_logic                    := 'X';             -- export
			key_2_export       : in  std_logic                    := 'X';             -- export
			key_3_export       : in  std_logic                    := 'X';             -- export
			red_leds_export    : out std_logic_vector(9 downto 0);                    -- export
			reset_reset_n      : in  std_logic                    := 'X';             -- reset_n
			seven_seg_0_export : out std_logic_vector(6 downto 0);                    -- export
			seven_seg_1_export : out std_logic_vector(6 downto 0);                    -- export
			seven_seg_2_export : out std_logic_vector(6 downto 0);                    -- export
			seven_seg_3_export : out std_logic_vector(6 downto 0);                    -- export
			seven_seg_4_export : out std_logic_vector(6 downto 0);                    -- export
			seven_seg_5_export : out std_logic_vector(6 downto 0);                    -- export
			switches_export    : in  std_logic_vector(9 downto 0) := (others => 'X')  -- export
		);
	end component System;

