# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:43:52 on Oct 08,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module moore1
# -- Compiling module tb
# ** Error: tb.v(11): (vlog-2110) Illegal reference to net "clk".
# ** Error: tb.v(12): (vlog-2110) Illegal reference to net "clk".
# ** Error: tb.v(17): (vlog-2110) Illegal reference to net "rst".
# ** Error: tb.v(18): (vlog-2110) Illegal reference to net "rst".
# ** Error: tb.v(23): (vlog-2110) Illegal reference to net "x".
# ** Error: tb.v(26): (vlog-2110) Illegal reference to net "x".
# End time: 12:43:52 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog tb.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:45:35 on Oct 08,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module moore1
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:45:35 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 12:45:35 on Oct 08,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "moore1(fast)".
# Loading work.tb(fast)
# Loading work.moore1(fast)
# clk_i=0 rst_i=0 x_i=0 y_o=0 Time=0
# clk_i=1 rst_i=0 x_i=0 y_o=0 Time=5
# clk_i=0 rst_i=0 x_i=0 y_o=0 Time=10
# clk_i=1 rst_i=0 x_i=0 y_o=0 Time=15
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=20
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=25
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=30
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=35
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=40
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=45
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=50
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=55
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=60
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=65
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=70
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=75
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=80
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=85
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=90
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=95
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=100
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=105
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=110
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=115
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=120
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=125
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=130
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=135
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=140
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=145
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=150
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=155
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=160
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=165
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=170
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=175
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=180
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=185
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=190
# clk_i=1 rst_i=1 x_i=0 y_o=1 Time=195
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:46:04 on Oct 08,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module moore1
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:46:04 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:46:05 on Oct 08,2025, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 12:46:05 on Oct 08,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb(fast)
# Loading work.moore1(fast)
# clk_i=0 rst_i=0 x_i=0 y_o=0 Time=0
# clk_i=1 rst_i=0 x_i=0 y_o=0 Time=5
# clk_i=0 rst_i=0 x_i=0 y_o=0 Time=10
# clk_i=1 rst_i=0 x_i=0 y_o=0 Time=15
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=20
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=25
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=30
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=35
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=40
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=45
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=50
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=55
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=60
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=65
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=70
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=75
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=80
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=85
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=90
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=95
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=100
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=105
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=110
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=115
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=120
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=125
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=130
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=135
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=140
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=145
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=150
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=155
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=160
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=165
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=170
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=175
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=180
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=185
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=190
# clk_i=1 rst_i=1 x_i=0 y_o=1 Time=195
# clk_i=0 rst_i=1 x_i=1 y_o=1 Time=200
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=205
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=210
# clk_i=1 rst_i=1 x_i=0 y_o=1 Time=215
# clk_i=0 rst_i=1 x_i=1 y_o=1 Time=220
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=225
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=230
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=235
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=240
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=245
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=250
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=255
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=260
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=265
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=270
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=275
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=280
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=285
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=290
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=295
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=300
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=305
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=310
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=315
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=320
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=325
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=330
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=335
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=340
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=345
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=350
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=355
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=360
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=365
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=370
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=375
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=380
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=385
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=390
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=395
vsim -debuddb tb
# ** Error: (vish-3296) Unknown option '-debuddb'.
# Use the -help option for complete vsim usage.
# Error loading design
vsim -debugdb tb
# End time: 12:48:55 on Oct 08,2025, Elapsed time: 0:02:50
# Errors: 3, Warnings: 0
# vsim -debugdb tb 
# Start time: 12:48:55 on Oct 08,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vopt-143) Recognized 1 FSM in module "moore1(fast)".
# Loading work.tb(fast)
# Loading work.moore1(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:50:32 on Oct 08,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module moore1
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:50:32 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:50:33 on Oct 08,2025, Elapsed time: 0:01:38
# Errors: 0, Warnings: 2
# vsim tb 
# Start time: 12:50:33 on Oct 08,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb(fast)
# Loading work.moore1(fast)
# clk_i=0 rst_i=0 x_i=0 y_o=0 Time=0
# clk_i=1 rst_i=0 x_i=0 y_o=0 Time=5
# clk_i=0 rst_i=0 x_i=0 y_o=0 Time=10
# clk_i=1 rst_i=0 x_i=0 y_o=0 Time=15
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=20
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=25
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=30
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=35
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=40
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=45
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=50
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=55
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=60
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=65
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=70
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=75
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=80
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=85
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=90
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=95
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=100
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=105
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=110
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=115
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=120
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=125
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=130
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=135
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=140
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=145
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=150
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=155
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=160
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=165
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=170
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=175
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=180
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=185
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=190
# clk_i=1 rst_i=1 x_i=0 y_o=1 Time=195
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:50:53 on Oct 08,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module moore1
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:50:53 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:50:54 on Oct 08,2025, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 12:50:54 on Oct 08,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb(fast)
# Loading work.moore1(fast)
# clk_i=0 rst_i=0 x_i=0 y_o=0 Time=0
# clk_i=1 rst_i=0 x_i=0 y_o=0 Time=5
# clk_i=0 rst_i=0 x_i=0 y_o=0 Time=10
# clk_i=1 rst_i=0 x_i=0 y_o=0 Time=15
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=20
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=25
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=30
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=35
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=40
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=45
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=50
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=55
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=60
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=65
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=70
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=75
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=80
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=85
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=90
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=95
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=100
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=105
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=110
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=115
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=120
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=125
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=130
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=135
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=140
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=145
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=150
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=155
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=160
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=165
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=170
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=175
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=180
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=185
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=190
# clk_i=1 rst_i=1 x_i=0 y_o=1 Time=195
# clk_i=0 rst_i=1 x_i=1 y_o=1 Time=200
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=205
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=210
# clk_i=1 rst_i=1 x_i=0 y_o=1 Time=215
# clk_i=0 rst_i=1 x_i=1 y_o=1 Time=220
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=225
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=230
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=235
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=240
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=245
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:25:44 on Oct 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module moore1
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:25:44 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 12:25:44 on Oct 09,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "moore1(fast)".
# Loading work.tb(fast)
# Loading work.moore1(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Gowrish Balegar  Hostname: LAPTOP-6DNVVMVE  ProcessID: 16692
#           Attempting to use alternate WLF file "./wlftrvxqf4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrvxqf4
# clk_i=0 rst_i=0 x_i=0 y_o=0 Time=0
# clk_i=1 rst_i=0 x_i=0 y_o=0 Time=5
# clk_i=0 rst_i=0 x_i=0 y_o=0 Time=10
# clk_i=1 rst_i=0 x_i=0 y_o=0 Time=15
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=20
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=25
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=30
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=35
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=40
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=45
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=50
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=55
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=60
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=65
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=70
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=75
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=80
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=85
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=90
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=95
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=100
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=105
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=110
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=115
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=120
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=125
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=130
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=135
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=140
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=145
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=150
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=155
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=160
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=165
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=170
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=175
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=180
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=185
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=190
# clk_i=1 rst_i=1 x_i=0 y_o=1 Time=195
# clk_i=0 rst_i=1 x_i=1 y_o=1 Time=200
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=205
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=210
# clk_i=1 rst_i=1 x_i=0 y_o=1 Time=215
# clk_i=0 rst_i=1 x_i=1 y_o=1 Time=220
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=225
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=230
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=235
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=240
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:26:47 on Oct 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module moore1
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:26:47 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:26:47 on Oct 09,2025, Elapsed time: 0:01:03
# Errors: 0, Warnings: 2
# vsim tb 
# Start time: 12:26:47 on Oct 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "moore1(fast)".
# Loading work.tb(fast)
# Loading work.moore1(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Gowrish Balegar  Hostname: LAPTOP-6DNVVMVE  ProcessID: 16692
#           Attempting to use alternate WLF file "./wlftxw8hgj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxw8hgj
# clk_i=0 rst_i=0 x_i=0 y_o=0 Time=0
# clk_i=1 rst_i=0 x_i=0 y_o=0 Time=5
# clk_i=0 rst_i=0 x_i=0 y_o=0 Time=10
# clk_i=1 rst_i=0 x_i=0 y_o=0 Time=15
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=20
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=25
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=30
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=35
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=40
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=45
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=50
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=55
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=60
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=65
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=70
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=75
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=80
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=85
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=90
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=95
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=100
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=105
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=110
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=115
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=120
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=125
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=130
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=135
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=140
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=145
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=150
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=155
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=160
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=165
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=170
# clk_i=1 rst_i=1 x_i=0 y_o=0 Time=175
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=180
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=185
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=190
# clk_i=1 rst_i=1 x_i=0 y_o=1 Time=195
# clk_i=0 rst_i=1 x_i=1 y_o=1 Time=200
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=205
# clk_i=0 rst_i=1 x_i=0 y_o=0 Time=210
# clk_i=1 rst_i=1 x_i=0 y_o=1 Time=215
# clk_i=0 rst_i=1 x_i=1 y_o=1 Time=220
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=225
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=230
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=235
# clk_i=0 rst_i=1 x_i=1 y_o=0 Time=240
# clk_i=1 rst_i=1 x_i=1 y_o=0 Time=245
