<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html>
<head>
<title>Patent US7009889 - Comprehensive erase verification for non-volatile memory - Google Patents</title>
<script>(function(){var a=function(e){this.t={};this.tick=function(e,i,d){d=void 0!=d?d:(new Date).getTime();this.t[e]=[d,i]};this.tick("start",null,e)},b=new a;window.jstiming={Timer:a,load:b};if(window.performance&&window.performance.timing){var c=window.performance.timing,f=window.jstiming.load,g=c.navigationStart,h=c.responseStart;0<g&&h>=g&&(f.tick("_wtsrt",void 0,g),f.tick("wtsrt_","_wtsrt",h),f.tick("tbsd_","wtsrt_"))}
try{var j=null;window.chrome&&window.chrome.csi&&(j=Math.floor(window.chrome.csi().pageT),f&&0<g&&(f.tick("_tbnd",void 0,window.chrome.csi().startE),f.tick("tbnd_","_tbnd",g)));null==j&&window.gtbExternal&&(j=window.gtbExternal.pageT());null==j&&window.external&&(j=window.external.pageT,f&&0<g&&(f.tick("_tbnd",void 0,window.external.startE),f.tick("tbnd_","_tbnd",g)));j&&(window.jstiming.pt=j)}catch(k){};})();
</script><link rel="stylesheet" href="/patents/css/_173f3eb08751494e5351928575aaa593/kl_patents_bundle.css" type="text/css">
<script type="text/javascript" src="/books/atb_173f3eb08751494e5351928575aaa593.js"></script><script type="text/javascript">_OC_addMsgs({21697:"View sample", 20198:"Web", 22224:"Sample eBook", 19688:"%1$s More", 18955:"Private bookshelf", 18138:"Back Cover", 21936:"eReader", 22144:"Added to {$count} shelves", 22084:"Good for:", 18871:"Less", 18802:"PDF", 18870:"More", 22087:"Read the first chapter - FREE!", 21825:"Tablet / iPad", 22233:"You have not made this book available for reading offline.", 21808:"Help with devices \x26 formats", 22192:"This book is not available offline.", 18764:"Purchased", 21713:"Delete forever", 26364:"Flowing text", 18464:"Add to my library", 21833:"This eBook, like all Google eBooks, is formatted to be readable on tablet devices like Android tablets and the iPad.", 19696:"Discuss this patent on Stack Exchange", 18295:"Download", 22103:"Cancelled - price change", 18278:"Limited preview", 19097:"Some pages are omitted from this book preview.", 22254:"Buy and read instantly wherever you go with books on Google Play", 18519:"Embed", 22105:"Cancelled - publisher cancellation", 18279:"Snippet view", 18497:"Write review", 22036:"Pre-ordered", 18898:"EPUB", 18277:"Full view", 19697:"Discuss this application on Stack Exchange", 18632:"Paste link in \x3cb\x3eemail\x3c/b\x3e or \x3cb\x3eIM\x3c/b\x3e", 21832:"This eBook, like all Google eBooks, is formatted to be readable on the web.", 21919:"Make available offline", 22011:"Pre-order eBook - %1$s", 22143:"Added to {$shelf}", 22001:"eBook - FREE", 18163:"Page %1$s", 22223:"Sample print book", 22170:"The format of this book is currently unknown. We will update this when we receive the information from the publisher.", 26365:"Pages %1$s to %2$s are not shown in this preview.", 22226:"Read the book for FREE", 21846:"This eBook does not include scanned pages, which retain the format of a printed book. Instead, the text can be  adjusted and it flows to fit any screen.", 22161:"Help with pre-orders", 22160:"Available on: %1$s", 18299:"%1$d pages", 22002:"eBook - %1$s", 19690:"Find prior art", 18242:"Loading...", 18140:"Contents", 22000:"preview it", 21841:"This eBook may be hard to read on smartphones like Android and iPhone / iPod touch.", 21843:"This eBook includes flowing text, so you can adjust the font size and style to read comfortably on any device.", 19144:"No preview", 21861:"Scroll right", 21837:"This eBook is good for smartphones like Android and iPhone / iPod touch.", 18768:"Selection text", 22249:"Learn more about books on Google Play", 22080:"Cancelled", 18516:"Share this clip", 18287:"more \x26raquo;", 22089:"read eReader instructions", 18523:"Image", 21663:"Scanned pages", 26380:"Page %1$s is not part of this book preview.", 18385:"Download PDF", 22104:"Cancelled - problem with eBook", 21840:"This Google eBook does not include flowing text, so you cannot adjust the font on an eReader.", 18137:"Front Cover", 21909:"This book is not available for reading offline.", 18244:"Learn more", 18631:"This is a preview. The total pages displayed will be limited.", 18042:"Buy this book", 18108:"You have either reached a page that is unavailable for viewing or reached your viewing limit for this book.", 18130:"Page", 18005:"Search in this patent", 22085:"Features:", 22234:"This book has not completely downloaded for reading offline.", 22221:"There was an error downloading this volume.", 19713:"View PDF", 18370:"%1$d reviews", 21844:"This book does not include flowing text, so you cannot adjust the font. Instead, you see images of pages, with a fixed layout. This is good for larger screens,  but not always ideal for eReaders and smartphones.", 19251:"Preview", 22102:"Cancelled - by customer request", 21918:"Remove from My eBooks", 21769:"Could not contact server. Please check your Internet connection.", 21809:"Web", 21827:"Smartphone", 18954:"Public bookshelf", 19694:"Discuss this patent", 21835:"This Google eBook includes flowing text, so you can adjust the font to read comfortably on an eReader.", 21862:"Scroll left", 19695:"Discuss this application", 19111:"\x3ca href\x3d\x22%1$s\x22 class\x3d\x22%2$s\x22\x3eView order\x3c/a\x3e", 21672:"Sample", 19154:"Read now", 21845:"This eBook includes scanned pages, so pages appear as they would in a printed book.", 21838:"This Google eBook includes flowing text  so you can adjust the font to read comfortably on the small screen of a smartphone.", 19689:"Less", 19113:"Credit card declined:", 18891:"Translate", 22206:"Gift Received", 22222:"Sorry, the publisher limits downloads of this book to {$number} devices or computers, and you have reached this limit. Please remove this book from other readers, wait a few minutes, and try again.", 21994:"Available on: \x3cb\x3e%1$s\x3c/b\x3e", 18849:"No preview available for this page."});</script><script type="text/javascript">function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: 'en',gaTrack: true,gaId: "UA-27188110-1"});}</script><script type="text/javascript" src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><link rel="canonical" href="http://www.google.com/patents/US7009889">
<meta property="og:url" content="http://www.google.com/patents/US7009889">
<meta name="title" content="Patent US7009889 - Comprehensive erase verification for non-volatile memory">
<meta name="description" content="Systems and methods in accordance with various embodiments can provide for comprehensive erase verification and defect detection in non-volatile semiconductor memory. In one embodiment, the results of erasing a group of storage elements is verified using a plurality of test conditions to better detect defective and/or insufficiently erased storage elements of the group. For example, the results of erasing a NAND string can be verified by testing charging of the string in a plurality of directions with the storage elements biased to turn on if in an erased state. If a string of storage elements passes a first test process or operation but fails a second test process or operation, the string can be determined to have failed the erase process and possibly be defective. By testing charging or conduction of the string in a plurality of directions, defects in any transistors of the string that are masked under one set of conditions may be exposed under a second set of bias conditions. For example, a string may pass an erase verification operation but then be read as including one or more programmed storage elements. Such a string can be defective and mapped out of the memory device.">
<meta property="og:title" content="Patent US7009889 - Comprehensive erase verification for non-volatile memory">
<meta property="og:type" content="book">
<meta property="og:site_name" content="Google Books">
<meta property="og:image" content="http://www.google.com/patents?id=PN53AAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1">
<link rel="image_src" href="http://www.google.com/patents?id=PN53AAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1">
<script>if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}@media all{.gb1{height:22;margin-right:.5em;vertical-align:top}#gbar{float:left}}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb4{color:#00c !important}.gbi .gb4{color:#dd8e27 !important}.gbf .gb4{color:#900 !important}
#gbar { padding:.3em .6em !important;}</style>
</head>
<body topmargin="3" marginheight="3">
<div id="gbar"><nobr><a class="gb1" href="http://www.google.com/search?hl=en&amp;sa=N&amp;tab=tw">Search</a> <a class="gb1" href="http://www.google.com/search?hl=en&amp;tbm=isch&amp;source=og&amp;sa=N&amp;tab=ti">Images</a> <a class="gb1" href="http://maps.google.com/maps?hl=en&amp;sa=N&amp;tab=tl">Maps</a> <a class="gb1" href="https://play.google.com/?hl=en&amp;tab=t8">Play</a> <a class="gb1" href="http://www.youtube.com/results?sa=N&amp;tab=t1">YouTube</a> <a class="gb1" href="http://news.google.com/nwshp?hl=en&amp;tab=tn">News</a> <a class="gb1" href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a class="gb1" href="https://drive.google.com/?tab=to">Drive</a> <a class="gb1" style="text-decoration:none" href="http://www.google.com/intl/en/options/"><u>More</u> &raquo;</a></nobr></div>
<div id="guser" width="100%"><nobr><span id="gbn" class="gbi"></span><span id="gbf" class="gbf"></span><span id="gbe"><a href="http://www.google.com/advanced_patent_search?ie=ISO-8859-1" class="gb4">Advanced Patent Search</a> | </span><a href="http://www.google.com/history/optout?hl=en" class="gb4">Web History</a> | <a target="_top" id="gb_70" href="https://www.google.com/accounts/Login?service=&amp;continue=http://www.google.com/patents%3Fhl%3Den&amp;hl=en" class="gb4">Sign in</a></nobr></div>
<div class="gbh" style="left:0"></div>
<div class="gbh" style="right:0"></div>
<div id="guser"><nobr></nobr></div>
<div style="clear:both;"></div>
<div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr>
<td class="logo"><a href="http://www.google.com/patents?ie=ISO-8859-1" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"></a></td>
<td><form action="http://www.google.com/search" name="f" id="vheadf" method="get">
<span id="hf"></span><input type="hidden" name="tbm" value="pts"><input type="hidden" name="tbo" value="1"><input type="hidden" name="hl" value="en"><table><tr>
<td><div class="inputs"><table><tr>
<td><div class="text-input">
<input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script>
</div></td>
<td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""></div></td>
</tr></table></div></td>
<td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search?ie=ISO-8859-1"><nobr>Advanced Patent Search</nobr></a></div></td>
</tr></table>
</form></td>
</tr></table></div>
<div class="kd-appbar">
<h2 class="kd-appname"><a href="/patents">Patents</a></h2>
<div class="kd-buttonbar left" id="left-toolbar-buttons">
<a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US7009889"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=PN53AAAAEBAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS7009889&amp;usg=AFQjCNEy7lnxVxg4WnH3jb9oDEQsf0_EnA" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/a/google.com/viewer?url=www.google.com/patents/US7009889.pdf"></a><a id="appbar-download-pdf-link" href="/patents/US7009889.pdf"></a>
</div>
<div class="kd-buttonbar right" id="right-toolbar-buttons"></div>
</div>
<div id="books-microdata" itemscope="" itemtype="http://schema.org/Book" itemid="http://www.google.com/patents/US7009889" style="display:none">
<span itemprop="description">Systems and methods in accordance with various embodiments can provide for comprehensive erase verification and defect detection in non-volatile semiconductor memory. In one embodiment, the results of erasing a group of storage elements is verified using a plurality of test conditions to better detect...</span><span itemprop="url">http://www.google.com/patents/US7009889?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US7009889 - Comprehensive erase verification for non-volatile memory</span><img itemprop="image" src="http://www.google.com/patents?id=PN53AAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1" alt="Patent US7009889 - Comprehensive erase verification for non-volatile memory" title="Patent US7009889 - Comprehensive erase verification for non-volatile memory">
</div>
<table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr>
<td id="menu_td" class="menu_td"><div id="menu_container"><div class="menu" id="menu">
<div class="menu_content" style="margin-bottom:6px">
<div id="volume-info-sidebar">
<span class="gb-survey-link"></span><h1 class="gb-volume-title" dir="ltr">Comprehensive erase verification for non-volatile memory</h1>&nbsp;<span class="addmd">Dat Tran et al</span>
</div>
<table style="margin-bottom:4px"><tr class="sidebarnav">
<td class="sidebarcover"><a href="http://www.google.com/patents?id=PN53AAAAEBAJ&amp;printsec=abstract&amp;zoom=4&amp;ie=ISO-8859-1"><img src="http://bks5.books.google.com/patents?id=PN53AAAAEBAJ&amp;printsec=abstract&amp;img=1&amp;zoom=1&amp;sig=ACfU3U0jQRU0uQFyxrvXt-3Z3cr6eiMMYg" alt="Abstract" title="Abstract" width="102" border="1" id="summary-frontcover"></a></td>
<td class="sidebarlinks">
<span class="nolink">&rsaquo;&nbsp;Overview</span><br><a href="/patents/US7009889?printsec=abstract&amp;ie=ISO-8859-1">Abstract</a><br><a href="/patents/US7009889?printsec=drawing&amp;ie=ISO-8859-1">Drawings</a><br><a href="/patents/US7009889?printsec=description&amp;ie=ISO-8859-1">Description</a><br><a href="/patents/US7009889?printsec=claims&amp;ie=ISO-8859-1">Claims</a><br><span id="gb-atb-patents-plusone-container"></span>
</td>
</tr></table>
</div>
<div style="clear:both"></div>
<div style="margin-left:10px"><form action="/patents" id="search_form" style="margin:0px;padding:0px;" method="get"> <input type="hidden" name="ie" value="ISO-8859-1"><input type="hidden" name="id" value="PN53AAAAEBAJ"><table cellpadding="0" cellspacing="0" class="swv-table"><tr>
<td width="100%" class="swv-td-search"><span><input id="search_form_input" type="text" maxlength="1024" class="text_flat swv-input-search" name="q" value="" title="Go" accesskey="i"></span></td>
<td class="swv-td-space">&nbsp;&nbsp;</td>
<td><input type="submit" value="Go"></td>
</tr></table>
<script type="text/javascript">if (window['_OC_autoDir']) {_OC_autoDir('search_form_input');}</script>
</form></div>
<div id="menu_scroll"><div id="metadata_content" class="menu_content"><div id="metadata_v"><div class="patent_bibdata"><p><b>Patent number</b>: 7009889<br><b>Filing date</b>: May 28, 2004<br><b>Issue date</b>: Mar 7, 2006<br><b>Application number</b>:&nbsp;<a href="/patents/US20050265081?ie=ISO-8859-1">10/857,245</a><br></p></div></div></div></div>
</div></div></td>
<td id="viewport_td">
<div class="vertical_module_list_row"><div id="overview" class="about_content"><div id="overview_v"><table id="summarytable" cellpadding="0" cellspacing="0" border="0" width="100%"><tr><td valign="top">
<p class="patent_abstract_text">Systems and methods in accordance with various embodiments can provide for comprehensive erase verification and defect detection in non-volatile semiconductor memory. In one embodiment, the results of erasing a group of storage elements is verified using a plurality of test conditions to better detect defective and/or insufficiently erased storage elements of the group. For example, the results of erasing a NAND string can be verified by testing charging of the string in a plurality of directions with the storage elements biased to turn on if in an erased state. If a string of storage elements passes a first test process or operation but fails a second test process or operation, the string can be determined to have failed the erase process and possibly be defective. By testing charging or conduction of the string in a plurality of directions, defects in any transistors of the string that are masked under one set of conditions may be exposed under a second set of bias conditions. For...</p>
<div class="patent_bibdata">
<b>Inventors</b>:&nbsp;<a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Dat+Tran%22">Dat Tran</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Kiran+Ponnuru%22">Kiran Ponnuru</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Jian+Chen%22">Jian Chen</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Jeffrey+W.+Lutze%22">Jeffrey W. Lutze</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Jun+Wan%22">Jun Wan</a><br><b>Original Assignee</b>:&nbsp;<a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=inassignee:%22Sandisk+Corporation%22">Sandisk Corporation</a><br><b>Primary Examiner</b>:&nbsp;Anh Phung<br><b>Secondary Examiner</b>:&nbsp;Dang Nguyen<br><b>Attorneys</b>:&nbsp;Vierra Magen Marcus, Harmon &amp; DeNiro LLP<br><b>Current U.S. Classification</b>:&nbsp;<a href="http://www.google.com/url?id=PN53AAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&amp;usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S185290">365/185.29</a>; <a href="http://www.google.com/url?id=PN53AAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&amp;usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S185170">365/185.17</a>; <a href="http://www.google.com/url?id=PN53AAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&amp;usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S185210">365/185.21</a><br><br><a href="http://www.google.com/url?id=PN53AAAAEBAJ&amp;q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/7009889&amp;usg=AFQjCNGvM2a0K5bxCvak7AnL-tPUt33jIA">View patent at USPTO</a><br><a href="http://www.google.com/url?id=PN53AAAAEBAJ&amp;q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D7009889&amp;usg=AFQjCNHSljAApGpX5AqYCXRzSyNy_B8OCA">Search USPTO Assignment Database</a><br><a href="http://www.google.com/url?id=PN53AAAAEBAJ&amp;q=http://storage.googleapis.com/uspto-pair/applications/10857245.zip&amp;usg=AFQjCNF7xV5UxXRg30yS-nIhfMKSLB-z4w">Download USPTO Public PAIR data</a><br>
</div>
</td></tr></table></div></div></div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_citations_anchor"></a>Citations</h3>
<div id="patent_citations" class="about_content"><div id="patent_citations_v"><table class="rel_patent" style="border-spacing:10px 0" cellpadding="4">
<tr>
<td class="rel_patent_header"><b>Cited Patent</b></td>
<td class="rel_patent_header"><b>Filing date</b></td>
<td class="rel_patent_header"><b>Issue date</b></td>
<td class="rel_patent_header"><b>Original Assignee</b></td>
<td class="rel_patent_header rel_patent_title"><b>Title</b></td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5172338?ie=ISO-8859-1">US5172338</a></td>
<td valign="top" nowrap>Apr 11, 1990</td>
<td valign="top" nowrap>Dec 15, 1992</td>
<td valign="top">Sundisk Corporation</td>
<td class="rel_patent_title" valign="top">Multi-state EEprom read and write circuits and techniques</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5265059?ie=ISO-8859-1">US5265059</a></td>
<td valign="top" nowrap>May 10, 1991</td>
<td valign="top" nowrap>Nov 23, 1993</td>
<td valign="top">Intel Corporation</td>
<td class="rel_patent_title" valign="top">Circuitry and method for discharging a drain of a cell of a non-volatile semiconductor memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5347490?ie=ISO-8859-1">US5347490</a></td>
<td valign="top" nowrap>Jun 10, 1991</td>
<td valign="top" nowrap>Sep 13, 1994</td>
<td valign="top">Mitsubishi Denki Kabushiki Kaisha</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5521865?ie=ISO-8859-1">US5521865</a></td>
<td valign="top" nowrap>Mar 10, 1995</td>
<td valign="top" nowrap>May 28, 1996</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Non-volatile semiconductor memory device for storing multi-value data</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5546351?ie=ISO-8859-1">US5546351</a></td>
<td valign="top" nowrap>Oct 20, 1994</td>
<td valign="top" nowrap>Aug 13, 1996</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Non-volatile semiconductor memory device and memory system using the same</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5570315?ie=ISO-8859-1">US5570315</a></td>
<td valign="top" nowrap>Sep 21, 1994</td>
<td valign="top" nowrap>Oct 29, 1996</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Multi-state EEPROM having write-verify control circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5590074?ie=ISO-8859-1">US5590074</a></td>
<td valign="top" nowrap>Jun 6, 1995</td>
<td valign="top" nowrap>Dec 31, 1996</td>
<td valign="top">Fujitsu Limited</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5602987?ie=ISO-8859-1">US5602987</a></td>
<td valign="top" nowrap>Dec 29, 1993</td>
<td valign="top" nowrap>Feb 11, 1997</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Flash EEprom system</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5652719?ie=ISO-8859-1">US5652719</a></td>
<td valign="top" nowrap>Jul 16, 1996</td>
<td valign="top" nowrap>Jul 29, 1997</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5815439?ie=ISO-8859-1">US5815439</a></td>
<td valign="top" nowrap>Apr 30, 1996</td>
<td valign="top" nowrap>Sep 29, 1998</td>
<td valign="top">Agate Semiconductor, Inc.</td>
<td class="rel_patent_title" valign="top">Stabilization circuits and techniques for storage and retrieval of single or multiple digital bits per memory cell                           </td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5870334?ie=ISO-8859-1">US5870334</a></td>
<td valign="top" nowrap>Jun 11, 1997</td>
<td valign="top" nowrap>Feb 9, 1999</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5901089?ie=ISO-8859-1">US5901089</a></td>
<td valign="top" nowrap>Apr 2, 1998</td>
<td valign="top" nowrap>May 4, 1999</td>
<td valign="top">Agate Semiconductor, Inc.</td>
<td class="rel_patent_title" valign="top">Stabilization circuits and techniques for storage and retrieval of single or multiple digital bits per memory cell</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5905344?ie=ISO-8859-1">US5905344</a></td>
<td valign="top" nowrap>Jun 5, 1996</td>
<td valign="top" nowrap>May 18, 1999</td>
<td valign="top">Diablo Research Corporation</td>
<td class="rel_patent_title" valign="top">Discharge lamps and methods for making discharge lamps</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5905461?ie=ISO-8859-1">US5905461</a></td>
<td valign="top" nowrap>Dec 8, 1997</td>
<td valign="top" nowrap>May 18, 1999</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Global positioning satellite tracking device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5936890?ie=ISO-8859-1">US5936890</a></td>
<td valign="top" nowrap>Jul 24, 1998</td>
<td valign="top" nowrap>Aug 10, 1999</td>
<td valign="top">Samsung Electronics Co., Ltd.</td>
<td class="rel_patent_title" valign="top">Semiconductor flash memory having page buffer for verifying programmed memory cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5949714?ie=ISO-8859-1">US5949714</a></td>
<td valign="top" nowrap>Nov 13, 1998</td>
<td valign="top" nowrap>Sep 7, 1999</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5969985?ie=ISO-8859-1">US5969985</a></td>
<td valign="top" nowrap>Mar 18, 1997</td>
<td valign="top" nowrap>Oct 19, 1999</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5991206?ie=ISO-8859-1">US5991206</a></td>
<td valign="top" nowrap>Dec 8, 1998</td>
<td valign="top" nowrap>Nov 23, 1999</td>
<td valign="top">Hyundai Electronics Industries Co., Ltd.</td>
<td class="rel_patent_title" valign="top">Method of erasing a flash memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5999446?ie=ISO-8859-1">US5999446</a></td>
<td valign="top" nowrap>Dec 29, 1997</td>
<td valign="top" nowrap>Dec 7, 1999</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Multi-state flash EEprom system with selective multi-sector erase</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6011722?ie=ISO-8859-1">US6011722</a></td>
<td valign="top" nowrap>Oct 13, 1998</td>
<td valign="top" nowrap>Jan 4, 2000</td>
<td valign="top">Lucent Technologies Inc.</td>
<td class="rel_patent_title" valign="top">Method for erasing and programming memory devices</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6014330?ie=ISO-8859-1">US6014330</a></td>
<td valign="top" nowrap>Oct 8, 1998</td>
<td valign="top" nowrap>Jan 11, 2000</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Non-volatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6044013?ie=ISO-8859-1">US6044013</a></td>
<td valign="top" nowrap>May 19, 1999</td>
<td valign="top" nowrap>Mar 28, 2000</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6081453?ie=ISO-8859-1">US6081453</a></td>
<td valign="top" nowrap>Apr 14, 1998</td>
<td valign="top" nowrap>Jun 27, 2000</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6128242?ie=ISO-8859-1">US6128242</a></td>
<td valign="top" nowrap>Feb 26, 1998</td>
<td valign="top" nowrap>Oct 3, 2000</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Power supply circuit and semiconductor memory device having the same</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6134140?ie=ISO-8859-1">US6134140</a></td>
<td valign="top" nowrap>May 14, 1998</td>
<td valign="top" nowrap>Oct 17, 2000</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device with soft-programming to adjust erased state of memory cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6208560?ie=ISO-8859-1">US6208560</a></td>
<td valign="top" nowrap>Jun 22, 2000</td>
<td valign="top" nowrap>Mar 27, 2001</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6222767?ie=ISO-8859-1">US6222767</a></td>
<td valign="top" nowrap>Feb 26, 1999</td>
<td valign="top" nowrap>Apr 24, 2001</td>
<td valign="top">Intel Corporation</td>
<td class="rel_patent_title" valign="top">Synchronous page-mode non-volatile memory with burst order circuitry and method thereof</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6236609?ie=ISO-8859-1">US6236609</a></td>
<td valign="top" nowrap>Mar 16, 2000</td>
<td valign="top" nowrap>May 22, 2001</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6282117?ie=ISO-8859-1">US6282117</a></td>
<td valign="top" nowrap>Mar 21, 2000</td>
<td valign="top" nowrap>Aug 28, 2001</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6363010?ie=ISO-8859-1">US6363010</a></td>
<td valign="top" nowrap>Jul 6, 2001</td>
<td valign="top" nowrap>Mar 26, 2002</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6373746?ie=ISO-8859-1">US6373746</a></td>
<td valign="top" nowrap>Sep 22, 2000</td>
<td valign="top" nowrap>Apr 16, 2002</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory having plural data storage portions for a bit line connected to memory cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6373748?ie=ISO-8859-1">US6373748</a></td>
<td valign="top" nowrap>Apr 26, 2001</td>
<td valign="top" nowrap>Apr 16, 2002</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6418054?ie=ISO-8859-1">US6418054</a></td>
<td valign="top" nowrap>Aug 31, 1999</td>
<td valign="top" nowrap>Jul 9, 2002</td>
<td valign="top">Advanced Micro Devices, Inc.</td>
<td class="rel_patent_title" valign="top">Embedded methodology to program/erase reference cells used in sensing flash cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6434055?ie=ISO-8859-1">US6434055</a></td>
<td valign="top" nowrap>Jan 23, 2001</td>
<td valign="top" nowrap>Aug 13, 2002</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6438037?ie=ISO-8859-1">US6438037</a></td>
<td valign="top" nowrap>May 9, 2001</td>
<td valign="top" nowrap>Aug 20, 2002</td>
<td valign="top">Advanced Micro Devices, Inc.</td>
<td class="rel_patent_title" valign="top">Threshold voltage compacting for non-volatile semiconductor memory designs</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6483750?ie=ISO-8859-1">US6483750</a></td>
<td valign="top" nowrap>Jan 23, 2001</td>
<td valign="top" nowrap>Nov 19, 2002</td>
<td valign="top">STMicroelectronics S.r.l.</td>
<td class="rel_patent_title" valign="top">Flash EEPROM with on-chip erase source voltage generator</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6498752?ie=ISO-8859-1">US6498752</a></td>
<td valign="top" nowrap>Aug 27, 2001</td>
<td valign="top" nowrap>Dec 24, 2002</td>
<td valign="top">Aplus Flash Technology, Inc.</td>
<td class="rel_patent_title" valign="top">Three step write process used for a nonvolatile NOR type EEPROM memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6512701?ie=ISO-8859-1">US6512701</a></td>
<td valign="top" nowrap>Jun 21, 2001</td>
<td valign="top" nowrap>Jan 28, 2003</td>
<td valign="top">Advanced Micro Devices, Inc.</td>
<td class="rel_patent_title" valign="top">Erase method for dual bit virtual ground flash</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6512702?ie=ISO-8859-1">US6512702</a></td>
<td valign="top" nowrap>Mar 30, 2000</td>
<td valign="top" nowrap>Jan 28, 2003</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Non-volatile semiconductor memory device and data erase controlling method for use therein</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6519184?ie=ISO-8859-1">US6519184</a></td>
<td valign="top" nowrap>Feb 26, 2002</td>
<td valign="top" nowrap>Feb 11, 2003</td>
<td valign="top">Hitachi, Ltd.<br>Hitachi ULSI Systems Co., Ltd.</td>
<td class="rel_patent_title" valign="top">Non-volatile memory device with plurality of threshold voltage distributions</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6523132?ie=ISO-8859-1">US6523132</a></td>
<td valign="top" nowrap>Sep 8, 2000</td>
<td valign="top" nowrap>Feb 18, 2003</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Flash EEprom system</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6545909?ie=ISO-8859-1">US6545909</a></td>
<td valign="top" nowrap>Mar 11, 2002</td>
<td valign="top" nowrap>Apr 8, 2003</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6549464?ie=ISO-8859-1">US6549464</a></td>
<td valign="top" nowrap>Jul 2, 2002</td>
<td valign="top" nowrap>Apr 15, 2003</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6560143?ie=ISO-8859-1">US6560143</a></td>
<td valign="top" nowrap>Dec 28, 2001</td>
<td valign="top" nowrap>May 6, 2003</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Method and structure for efficient data verification operation for non-volatile memories</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6562992?ie=ISO-8859-1">US6562992</a></td>
<td valign="top" nowrap>Aug 24, 2001</td>
<td valign="top" nowrap>May 13, 2003</td>
<td valign="top">Kureha Kagaku Kogyo Kabushiki Kaisha</td>
<td class="rel_patent_title" valign="top">Optical material</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6665214?ie=ISO-8859-1">US6665214</a></td>
<td valign="top" nowrap>Jul 22, 2002</td>
<td valign="top" nowrap>Dec 16, 2003</td>
<td valign="top">Advanced Micro Devices, Inc.</td>
<td class="rel_patent_title" valign="top">On-chip erase pulse counter for efficient erase verify BIST (built-in-self-test) mode</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6684345?ie=ISO-8859-1">US6684345</a></td>
<td valign="top" nowrap>Dec 26, 2002</td>
<td valign="top" nowrap>Jan 27, 2004</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Flash EEprom system</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6798698?ie=ISO-8859-1">US6798698</a></td>
<td valign="top" nowrap>Mar 4, 2003</td>
<td valign="top" nowrap>Sep 28, 2004</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US20020031038?ie=ISO-8859-1">US20020031038</a></td>
<td valign="top" nowrap>Nov 16, 2001</td>
<td valign="top" nowrap></td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Semiconductor device that enables simultaneous read and write/read operation</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US20020080660?ie=ISO-8859-1">US20020080660</a></td>
<td valign="top" nowrap>Dec 13, 2001</td>
<td valign="top" nowrap></td>
<td valign="top">Hitachi, Ltd.</td>
<td class="rel_patent_title" valign="top">Semiconductor device and data processing system</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US20020163840?ie=ISO-8859-1">US20020163840</a></td>
<td valign="top" nowrap>Jun 25, 2002</td>
<td valign="top" nowrap></td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Semiconductor integrated circuit device, memory module, storage device and the method for repairing semiconductor integrated circuit device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US20030051093?ie=ISO-8859-1">US20030051093</a></td>
<td valign="top" nowrap>Apr 18, 2002</td>
<td valign="top" nowrap></td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US20030074152?ie=ISO-8859-1">US20030074152</a></td>
<td valign="top" nowrap>Oct 10, 2001</td>
<td valign="top" nowrap></td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">System and method of testing non-volatile memory cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US20030086295?ie=ISO-8859-1">US20030086295</a></td>
<td valign="top" nowrap>Dec 2, 2002</td>
<td valign="top" nowrap></td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Semiconductor device that enables simultaneous read and write/read operation</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US20030151960?ie=ISO-8859-1">US20030151960</a></td>
<td valign="top" nowrap>Mar 6, 2003</td>
<td valign="top" nowrap></td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Semiconductor integrated circuit device, memory module, storage device and the method for repairing semiconductor integrated circuit device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US20030206438?ie=ISO-8859-1">US20030206438</a></td>
<td valign="top" nowrap>May 22, 2003</td>
<td valign="top" nowrap></td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US20030206449?ie=ISO-8859-1">US20030206449</a></td>
<td valign="top" nowrap>Apr 15, 2003</td>
<td valign="top" nowrap></td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Flash EEprom system</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US20030214853?ie=ISO-8859-1">US20030214853</a></td>
<td valign="top" nowrap>Dec 20, 2002</td>
<td valign="top" nowrap></td>
<td valign="top">KABUSHIKI KAISHA TOSHIBA</td>
<td class="rel_patent_title" valign="top">Non-volatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US20050013169?ie=ISO-8859-1">US20050013169</a></td>
<td valign="top" nowrap>Aug 18, 2004</td>
<td valign="top" nowrap></td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US20050041515?ie=ISO-8859-1">US20050041515</a></td>
<td valign="top" nowrap>Oct 6, 2003</td>
<td valign="top" nowrap></td>
<td valign="top">KABUSHIKI KAISHA TOSHIBA</td>
<td class="rel_patent_title" valign="top">Non-volatile semiconductor memory device, method for sub-block erase and electric device with the same</td>
</tr>
</table></div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_referenced_by_anchor"></a>Referenced by</h3>
<div id="patent_referenced_by" class="about_content"><div id="patent_referenced_by_v"><table class="rel_patent" style="border-spacing:10px 0" cellpadding="4">
<tr>
<td class="rel_patent_header"><b>Citing Patent</b></td>
<td class="rel_patent_header"><b>Filing date</b></td>
<td class="rel_patent_header"><b>Issue date</b></td>
<td class="rel_patent_header"><b>Original Assignee</b></td>
<td class="rel_patent_header rel_patent_title"><b>Title</b></td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7400537?ie=ISO-8859-1">US7400537</a></td>
<td valign="top" nowrap>Dec 6, 2005</td>
<td valign="top" nowrap>Jul 15, 2008</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Systems for erasing non-volatile memory using individual verification and additional erasing of subsets of memory cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7403424?ie=ISO-8859-1">US7403424</a></td>
<td valign="top" nowrap>Dec 6, 2005</td>
<td valign="top" nowrap>Jul 22, 2008</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Erasing non-volatile memory using individual verification and additional erasing of subsets of memory cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7403428?ie=ISO-8859-1">US7403428</a></td>
<td valign="top" nowrap>Dec 6, 2005</td>
<td valign="top" nowrap>Jul 22, 2008</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Systems for erasing non-volatile memory utilizing changing word line conditions to compensate for slower erasing memory cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7405975?ie=ISO-8859-1">US7405975</a></td>
<td valign="top" nowrap>Jul 13, 2006</td>
<td valign="top" nowrap>Jul 29, 2008</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Threshold value read method of nonvolatile semiconductor memory device and nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7408804?ie=ISO-8859-1">US7408804</a></td>
<td valign="top" nowrap>Dec 6, 2005</td>
<td valign="top" nowrap>Aug 5, 2008</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Systems for soft programming non-volatile memory utilizing individual verification and additional soft programming of subsets of memory cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7430138?ie=ISO-8859-1">US7430138</a></td>
<td valign="top" nowrap>Dec 6, 2005</td>
<td valign="top" nowrap>Sep 30, 2008</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Erasing non-volatile memory utilizing changing word line conditions to compensate for slower erasing memory cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7450433?ie=ISO-8859-1">US7450433</a></td>
<td valign="top" nowrap>Dec 29, 2004</td>
<td valign="top" nowrap>Nov 11, 2008</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Word line compensation in non-volatile memory erase operations</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7450435?ie=ISO-8859-1">US7450435</a></td>
<td valign="top" nowrap>Dec 21, 2005</td>
<td valign="top" nowrap>Nov 11, 2008</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Systems for comprehensive erase verification in non-volatile memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7457166?ie=ISO-8859-1">US7457166</a></td>
<td valign="top" nowrap>Jul 5, 2007</td>
<td valign="top" nowrap>Nov 25, 2008</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Erase voltage manipulation in non-volatile memory for controlled shifts in threshold voltage</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7463532?ie=ISO-8859-1">US7463532</a></td>
<td valign="top" nowrap>Dec 21, 2005</td>
<td valign="top" nowrap>Dec 9, 2008</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Comprehensive erase verification for non-volatile memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7483311?ie=ISO-8859-1">US7483311</a></td>
<td valign="top" nowrap>Feb 7, 2006</td>
<td valign="top" nowrap>Jan 27, 2009</td>
<td valign="top">Micron Technology, Inc.</td>
<td class="rel_patent_title" valign="top">Erase operation in a flash memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7486564?ie=ISO-8859-1">US7486564</a></td>
<td valign="top" nowrap>Dec 6, 2005</td>
<td valign="top" nowrap>Feb 3, 2009</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Soft programming non-volatile memory utilizing individual verification and additional soft programming of subsets of memory cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7495954?ie=ISO-8859-1">US7495954</a></td>
<td valign="top" nowrap>Oct 13, 2006</td>
<td valign="top" nowrap>Feb 24, 2009</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Method for partitioned erase and erase verification to compensate for capacitive coupling effects in non-volatile memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7499317?ie=ISO-8859-1">US7499317</a></td>
<td valign="top" nowrap>Oct 13, 2006</td>
<td valign="top" nowrap>Mar 3, 2009</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">System for partitioned erase and erase verification in a non-volatile memory to compensate for capacitive coupling</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7499338?ie=ISO-8859-1">US7499338</a></td>
<td valign="top" nowrap>Oct 13, 2006</td>
<td valign="top" nowrap>Mar 3, 2009</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Partitioned soft programming in non-volatile memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7508720?ie=ISO-8859-1">US7508720</a></td>
<td valign="top" nowrap>Dec 21, 2005</td>
<td valign="top" nowrap>Mar 24, 2009</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Systems for comprehensive erase verification in non-volatile memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7512014?ie=ISO-8859-1">US7512014</a></td>
<td valign="top" nowrap>Dec 21, 2005</td>
<td valign="top" nowrap>Mar 31, 2009</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Comprehensive erase verification for non-volatile memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7522457?ie=ISO-8859-1">US7522457</a></td>
<td valign="top" nowrap>Jul 5, 2007</td>
<td valign="top" nowrap>Apr 21, 2009</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Systems for erase voltage manipulation in non-volatile memory for controlled shifts in threshold voltage</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7535766?ie=ISO-8859-1">US7535766</a></td>
<td valign="top" nowrap>Oct 13, 2006</td>
<td valign="top" nowrap>May 19, 2009</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Systems for partitioned soft programming in non-volatile memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7606074?ie=ISO-8859-1">US7606074</a></td>
<td valign="top" nowrap>Sep 30, 2008</td>
<td valign="top" nowrap>Oct 20, 2009</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Word line compensation in non-volatile memory erase operations</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7606100?ie=ISO-8859-1">US7606100</a></td>
<td valign="top" nowrap>Feb 29, 2008</td>
<td valign="top" nowrap>Oct 20, 2009</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Erasing non-volatile memory using individual verification and additional erasing of subsets of memory cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7630256?ie=ISO-8859-1">US7630256</a></td>
<td valign="top" nowrap>Jan 6, 2009</td>
<td valign="top" nowrap>Dec 8, 2009</td>
<td valign="top">Micron Technology, Inc.</td>
<td class="rel_patent_title" valign="top">Erase operation in a flash drive memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7656713?ie=ISO-8859-1">US7656713</a></td>
<td valign="top" nowrap>Feb 15, 2007</td>
<td valign="top" nowrap>Feb 2, 2010</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Non-volatile memory read operations using compensation currents</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7768826?ie=ISO-8859-1">US7768826</a></td>
<td valign="top" nowrap>Jan 23, 2009</td>
<td valign="top" nowrap>Aug 3, 2010</td>
<td valign="top">SanDisk Corporation</td>
<td class="rel_patent_title" valign="top">Methods for partitioned erase and erase verification in non-volatile memory to compensate for capacitive coupling effects</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7835190?ie=ISO-8859-1">US7835190</a></td>
<td valign="top" nowrap>Aug 12, 2008</td>
<td valign="top" nowrap>Nov 16, 2010</td>
<td valign="top">Micron Technology, Inc.</td>
<td class="rel_patent_title" valign="top">Methods of erase verification for a flash memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7835194?ie=ISO-8859-1">US7835194</a></td>
<td valign="top" nowrap>Nov 5, 2009</td>
<td valign="top" nowrap>Nov 16, 2010</td>
<td valign="top">Micron Technology, Inc.</td>
<td class="rel_patent_title" valign="top">Erase operation in a flash memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7836244?ie=ISO-8859-1">US7836244</a></td>
<td valign="top" nowrap>Nov 1, 2007</td>
<td valign="top" nowrap>Nov 16, 2010</td>
<td valign="top">Samsung Electronics Co., Ltd.</td>
<td class="rel_patent_title" valign="top">Method of providing block state information in semiconductor memory device including flash memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7978527?ie=ISO-8859-1">US7978527</a></td>
<td valign="top" nowrap>Jun 3, 2008</td>
<td valign="top" nowrap>Jul 12, 2011</td>
<td valign="top">SanDisk Technologies Inc.</td>
<td class="rel_patent_title" valign="top">Verification process for non-volatile storage</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8055957?ie=ISO-8859-1">US8055957</a></td>
<td valign="top" nowrap>May 9, 2008</td>
<td valign="top" nowrap>Nov 8, 2011</td>
<td valign="top">Renesas Electronics Corporation</td>
<td class="rel_patent_title" valign="top">Semiconductor integrated circuit device having fail-safe mode and memory control method</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8169832?ie=ISO-8859-1">US8169832</a></td>
<td valign="top" nowrap>Oct 21, 2010</td>
<td valign="top" nowrap>May 1, 2012</td>
<td valign="top">Micron Technology, Inc.</td>
<td class="rel_patent_title" valign="top">Methods of erase verification for a flash memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8214700?ie=ISO-8859-1">US8214700</a></td>
<td valign="top" nowrap>Oct 28, 2009</td>
<td valign="top" nowrap>Jul 3, 2012</td>
<td valign="top">SanDisk Technologies Inc.</td>
<td class="rel_patent_title" valign="top">Non-volatile memory and method with post-write read and adaptive re-write to manage errors</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8218367?ie=ISO-8859-1">US8218367</a></td>
<td valign="top" nowrap>Jun 7, 2011</td>
<td valign="top" nowrap>Jul 10, 2012</td>
<td valign="top">SanDisk Technologies Inc.</td>
<td class="rel_patent_title" valign="top">Verification process for non-volatile storage</td>
</tr>
</table></div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_claims_anchor"></a>Claims</h3>
<div id="patent_claims" class="about_content"><div id="patent_claims_v">
<p>1. A method of erasing non-volatile memory, comprising:</p>
<p></p>
<dl><dd style="margin-left:1em;">erasing a group of non-volatile storage elements during user operation;</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">performing an erase verification operation to determine if said group of non-volatile storage elements is erased, said performing determines whether there is a first current flow above a first minimum current level in a first direction through said group;</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">reading said group of non-volatile storage elements for an erased state, said reading determines whether there is a second current flow above a second minimum current level in a second direction through said group; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">verifying that said group is erased if said erase verification operation determines that said group is erased and said step of reading reads said group as erased.</dd></dl>
<p>2. A method according to claim 1, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said step of reading includes simultaneously reading each storage element of said group for an erased state.</dd></dl>
<p>3. A method according to claim 2, wherein simultaneously reading each storage element of said plurality comprises:</p>
<p></p>
<dl><dd style="margin-left:1em;">applying a first voltage to a control gate of each storage element of said group; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">determining whether said second current flow through said group with said first voltage applied is above said second minimum current level.</dd></dl>
<p>4. A method according to claim 3, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said step of reading reads said group as erased if said second current flow is above said first second minimum current level.</dd></dl>
<p>5. A method according to claim 1, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said first minimum current level and said second minimum current level are equal.</dd></dl>
<p>6. The method of claim 1, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said step of performing an erase verification operation determines whether there is a first current flow above a first minimum current level by determining whether a charge at a portion of said group is above a minimum voltage level.</dd></dl>
<p>7. A method according to claim 1, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said reading determines whether said second current flow through said group is above said second minimum current level by determining whether a charge at a portion of said group is below a minimum voltage level.</dd></dl>
<p>8. A method according to claim 1, further comprising:</p>
<p></p>
<dl><dd style="margin-left:1em;">marking said group as defective if said step of performing an erase verification operation determines that said group is erased and said step of reading does not read said at last one storage element as erased.</dd></dl>
<p>9. A method according to claim 1, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said step of performing an erase verification operation includes applying a first set of bias conditions to said group; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said step of reading includes applying a second set of bias conditions to said group.</dd></dl>
<p>10. A method according to claim 9, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said step of performing an erase verification operation includes determining whether a charge at a first portion of said group is above a minimum level when said first set of bias conditions is applied; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said step of reading includes determining whether a charge at a second portion of said group is below a maximum level when said second set of bias conditions is applied.</dd></dl>
<p>11. A method according to claim 9, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said step of performing an erase verification operation determines that said group is erased if said charge at said first portion is above said minimum level; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said step of reading reads said at least one storage element as erased if said charge at said second portion is below said maximum level.</dd></dl>
<p>12. A method according to claim 9, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said step of determining whether a charge at a first portion of said group is above a minimum level determines whether said charge is above said minimum level after a period of time after applying said first set of bias conditions; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said step of determining whether a charge at a second portion of said group is below a maximum level determines whether said charge is below said maximum level after a period of time after applying said second set of bias conditions.</dd></dl>
<p>13. A method according to claim 9, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said first portion and said second portion are a same portion.</dd></dl>
<p>14. A method according to claim 13, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said group is a NAND string;</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said NAND string includes a source side and a drain side, said drain side is coupled to a bit line; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said same portion is said drain side.</dd></dl>
<p>15. A method according to claim 14, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said NAND string includes a select gate;</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said step of applying said first set of bias conditions causes a current flow from said source side to said drain side when said string is erased; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said step of applying said second set of bias conditions causes a current flow from said drain side to said source side when said string is erased and said select gate is not defective.</dd></dl>
<p>16. The method of claim 15, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said select gate is coupled to said drain side of said string.</dd></dl>
<p>17. The method of claim 15, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said select gate is coupled to said source side of said string.</dd></dl>
<p>18. A method according to claim 9, wherein said step of applying a first set of bias conditions includes:</p>
<p></p>
<dl><dd style="margin-left:1em;">applying a first voltage to each storage element of said group, said first voltage is sufficient to turn on an erased storage element;</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">applying a second voltage at a source side of said group; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">applying a third voltage at a drain side of said group, said third voltage is less than said second voltage.</dd></dl>
<p>19. A method according to claim 9, wherein said step of applying a second set of bias conditions includes:</p>
<p></p>
<dl><dd style="margin-left:1em;">applying a first voltage to each storage element of said group, said first voltage is sufficient to turn on an erased storage element;</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">applying a second voltage at a source side of said group; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">applying a third voltage at a drain side of said group, said third voltage is greater than said second voltage.</dd></dl>
<p>20. A method according to claim 19, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said first voltage is not sufficient to turn on a programmed storage element.</dd></dl>
<p>21. A method according to claim 1, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said group is part of a block of storage elements; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said method further comprises marking said block as defective if said step of performing an erase verification operation determines that said group is erased and said step of reading does not read said at least one storage element as erased.</dd></dl>
<p>22. A method according to claim 1, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said group of non-volatile storage elements are binary storage elements.</dd></dl>
<p>23. A method according to claim 1, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said group of non-volatile storage elements are multi-state storage elements.</dd></dl>
<p>24. A method according to claim 1, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said group of non-volatile storage elements are flash storage elements.</dd></dl>
<p>25. A method according to claim 1, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said group of storage elements is part of an array of storage elements;</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said array of storage elements is in communication with a host system; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said array of storage elements is removable from said host system.</dd></dl>
<p>26. A method according to claim 1, further comprising:</p>
<p></p>
<dl><dd style="margin-left:1em;">enabling a program operation of said group if said step of performing an erase verification operation determines that said group is erased and said step of reading reads said at least one storage element as erased.</dd></dl>
<p>27. A method according to claim 8, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said step of marking said group as defective includes mapping said group to another group of non-volatile storage elements.</dd></dl>
<p>28. A method according to claim 2, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said step of simultaneously reading each storage element comprises performing a NAND string read operation.</dd></dl>
<p>29. A method according to claim 1, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said group of non-volatile storage elements are part of a memory system;</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said steps of performing an erase verification operation and reading said group are performed by a controller; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said controller is part of said memory system.</dd></dl>
<p>30. A memory system, comprising:</p>
<p></p>
<dl><dd style="margin-left:1em;">a group of non-volatile storage elements located in a host system, said group includes a source side and a drain side; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">a managing circuit in communication with said group, said managing circuit causes an erase operation to be performed for said group, said managing circuit performs an erase verification operation to determine whether said group is erased and reads at least one non-volatile storage element of said group for an erased state after erasing said group, said managing circuit reads said at least one non-volatile storage element for an erased state by applying a first voltage sufficient to turn on an erased storage element to each non-volatile storage element of said group, applying a second voltage at said source side, and applying a third voltage at said drain side, said third voltage is greater than said second voltage, wherein said managing circuit verifies that said group is erased when said erase verification operation determines that said group is erased and said at least one non-volatile storage element is read as erased.</dd></dl>
<p>31. A memory system according to claim 30, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said group of non-volatile storage elements are connected in series.</dd></dl>
<p>32. A memory system according to claim 30, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said group is a NAND string.</dd></dl>
<p>33. A memory system according to claim 30, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said managing circuit simultaneously reads each storage element of said group for an erased state, wherein said managing circuit applies said first voltage to each storage element of said group and determines whether a current flow through said group with said first voltage applied is above a minimum current level to simultaneously read each storage element.</dd></dl>
<p>34. A memory system according to claim 30, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said group of non-volatile storage elements are multi-state NAND flash memory devices.</dd></dl>
<p>35. A memory system according to claim 30, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said memory system further comprises an array of storage elements;</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said group is part of said array; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said array is removable from said host system.</dd></dl>
<p>36. A memory system according to claim 30, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said managing circuit includes at least one of a controller and a state machine.</dd></dl>
<p>37. A memory system according to claim 30, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said managing circuit performs said erase verification operation and reads at least one storage element during user operation of said memory system.</dd></dl>
<p>38. A method of operating non-volatile memory, comprising:</p>
<p></p>
<dl><dd style="margin-left:1em;">performing a plurality of programming operations to store user data in a memory system; and</dd></dl>
<p></p>
<dl>
<dd style="margin-left:1em;">performing a plurality of erase operations to erase said user data, wherein at least one of said erase operations includes the steps of:</dd>
<dd style="margin-left:1em;"><dl><dd style="margin-left:1em;">erasing a group of non-volatile storage elements of said memory system;</dd></dl></dd>
<dd style="margin-left:1em;"><dl>
<dd style="margin-left:1em;">performing an erase verification operation to determine whether said group is erased after said step of erasing, said performing includes determining whether a charge at a first portion of said group is above a minimum level,</dd>
<dd style="margin-left:1em;">reading at least one non-volatile storage element of said group for an erased state, said reading includes determining whether a charge at a second portion of said group is below a maximum level, and</dd>
<dd style="margin-left:1em;">verifying that said group is erased if said step of performing an erase verification operation determines that said group is erased and said step of reading reads said at last one storage element as erased.</dd>
</dl></dd>
</dl>
<p>39. A method according to claim 38, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said step of reading includes reading said group for an erased state, wherein reading said group includes simultaneously reading each storage element of said group by applying a set of bias conditions to said group and testing conduction in a first direction through said group.</dd></dl>
<p>40. A method according to claim 39, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said step of performing an erase verification operation tests conduction in a second direction through said group.</dd></dl>
<p>41. A method according to claim 38, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said group of non-volatile storage elements are multi-state flash storage elements.</dd></dl>
<p>42. A method according to claim 38, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said group is part of an array of storage elements;</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said array is in communication with a host system; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said array is removable from said host system.</dd></dl>
<p>43. A method according to claim 38, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said group of non-volatile storage elements are part of a memory system;</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said step of performing a plurality of erase operations is performed by a controller; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said controller is part of said memory system.</dd></dl>
<p>44. A method of erasing non-volatile memory, comprising:</p>
<p></p>
<dl><dd style="margin-left:1em;">erasing a group of non-volatile storage elements during user operation;</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">performing an erase verification operation to determine if said group of non-volatile storage elements is erased;</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">reading said group of non-volatile storage elements for an erased state, said reading includes applying a first voltage sufficient to turn on an erased storage element to each non-volatile storage element of said group, applying a second voltage at a source side of said group, and applying a third voltage at a drain side of said group, said third voltage is greater than said second voltage; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">verifying that said group is erased if said erase verification operation determines that said group is erased and said step of reading reads said group as erased.</dd></dl>
<p>45. A method according to claim 44, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said performing an erase verification operation determines whether there is a first current flow above a first minimum current level in a first direction through said group.</dd></dl>
<p>46. A method according to claim 45, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said reading said group determines whether there is a second current flow above a second minimum current level in a second direction through said group.</dd></dl>
<p>47. A method according to claim 46, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said performing an erase verification operation determines whether there is a first current flow above a first minimum current level by determining whether a charge at a first portion of said group is above a minimum voltage level; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said reading said group determines whether there is a second current flow above a second minimum current level by determining whether a charge at a second portion of said group is below a maximum voltage level.</dd></dl>
<p>48. A method according to claim 47, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said first portion and said second portion are a same portion; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said minimum voltage level and said maximum voltage level are equal.</dd></dl>
<p>49. A method according to claim 44, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said performing an erase verification operation includes applying a first set of bias conditions to said group; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">said reading said group includes applying a second set of bias conditions to said group.</dd></dl>
<p>50. A non-volatile memory system, comprising:</p>
<p></p>
<dl><dd style="margin-left:1em;">a group of non-volatile storage elements located in a host system; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">a managing circuit in communication with said group, said managing circuit causes an erase operation to be performed for said group, said managing circuit performs an erase verification operation to determine whether said group is erased and reads at least one non-volatile storage element of said group for an erased state after erasing said group, said managing circuit reads said at least one non-volatile storage element by testing conduction in a first direction through said group and performs said erase verification operation by testing conduction in a second direction through said group, said managing circuit verifies that said group is erased when said erase verification operation determines that said group is erased and said at least one non-volatile storage element is read as erased.</dd></dl>
<p>51. A method according to claim 50, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">testing conduction in a first direction includes determining whether a charge at a first portion of said group is below a maximum level while applying a first set of bias conditions to said group; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">testing conduction in a second direction includes determining whether a charge at a second portion of said group is above a minimum level while applying a second set of bias conditions to said group.</dd></dl>
<p>52. A method according to claim 51, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said first portion and said second portion are a same portion.</dd></dl>
<p>53. A method according to claim 51, wherein applying said first set of bias conditions includes:</p>
<p></p>
<dl><dd style="margin-left:1em;">applying a first voltage to each storage element of said group, said first voltage is sufficient to turn on an erased storage element;</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">applying a second voltage at a source side of said group; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">applying a third voltage at a drain side of said group, said third voltage is greater than said second voltage.</dd></dl>
<p>54. A method according to claim 51, wherein applying said second set of bias conditions includes:</p>
<p></p>
<dl><dd style="margin-left:1em;">applying a first voltage to each storage element of said group, said first voltage is sufficient to turn on an erased storage element;</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">applying a second voltage at a source side of said group; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">applying a third voltage at a drain side of said group, said third voltage is less than said second voltage.</dd></dl>
<p>55. A method of operating non-volatile memory, comprising:</p>
<p></p>
<dl><dd style="margin-left:1em;">performing a plurality of programming operations to store user data in a memory system; and</dd></dl>
<p></p>
<dl>
<dd style="margin-left:1em;">performing a plurality of erase operations to erase said user data, wherein at least one of said erase operations includes the steps of:</dd>
<dd style="margin-left:1em;"><dl><dd style="margin-left:1em;">erasing a group of non-volatile storage elements of said memory system;</dd></dl></dd>
<dd style="margin-left:1em;"><dl>
<dd style="margin-left:1em;">performing an erase verification operation to determine whether said group is erased after said step of erasing, said erase verification operation tests conduction in a first direction through said group,</dd>
<dd style="margin-left:1em;">reading at least one non-volatile storage element of said group for an erased state, said reading tests conduction in a second direction through said group, and</dd>
<dd style="margin-left:1em;">verifying that said group is erased if said step of performing an erase verification operation determines that said group is erased and said step of reading reads said at last one storage element as erased.</dd>
</dl></dd>
</dl>
<p>56. A method according to claim 55, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">testing conduction in a first direction includes determining whether a first current flow through said group is above a first minimum current level while applying a first set of bias conditions; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">testing conduction in a second direction includes determining whether a second current flow through said group is above a second minimum current level while applying a second set of bias conditions to said group.</dd></dl>
<p>57. A method according to claim 56, wherein:</p>
<p></p>
<dl><dd style="margin-left:1em;">said first minimum current level and said second minimum current level are equal.</dd></dl>
<p>58. A method according to claim 56, wherein applying said first set of bias conditions includes:</p>
<p></p>
<dl><dd style="margin-left:1em;">applying a first voltage to each storage element of said group, said first voltage is sufficient to turn on an erased storage element;</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">applying a second voltage at a source side of said group; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">applying a third voltage at a drain side of said group, said third voltage is less than said second voltage.</dd></dl>
<p>59. A method according to claim 56, wherein applying said second set of bias conditions includes:</p>
<p></p>
<dl><dd style="margin-left:1em;">applying a first voltage to each storage element of said group, said first voltage is sufficient to turn on an erased storage element;</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">applying a second voltage at a source side of said group; and</dd></dl>
<p></p>
<dl><dd style="margin-left:1em;">applying a third voltage at a drain side of said group, said third voltage is greater than said second voltage.</dd></dl>
</div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="selected_pages_anchor"></a>Drawings</h3>
<div id="selected_pages" class="about_content"><div id="selected_pages_v">
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=PN53AAAAEBAJ&amp;pg=PA3&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks5.books.google.com/patents?id=PN53AAAAEBAJ&amp;pg=PA3&amp;img=1&amp;zoom=1&amp;sig=ACfU3U39ucpblVfReKVq81tm9lxEJI59MQ" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=PN53AAAAEBAJ&amp;pg=PA3&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=PN53AAAAEBAJ&amp;pg=PA4&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks5.books.google.com/patents?id=PN53AAAAEBAJ&amp;pg=PA4&amp;img=1&amp;zoom=1&amp;sig=ACfU3U1S6NGHywDCX0DRrJrf3V-KBc1fvA" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=PN53AAAAEBAJ&amp;pg=PA4&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=PN53AAAAEBAJ&amp;pg=PA5&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks5.books.google.com/patents?id=PN53AAAAEBAJ&amp;pg=PA5&amp;img=1&amp;zoom=1&amp;sig=ACfU3U1h5lvGyoSkwy15HkIk7YsOHCTF2g" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=PN53AAAAEBAJ&amp;pg=PA5&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=PN53AAAAEBAJ&amp;pg=PA6&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks5.books.google.com/patents?id=PN53AAAAEBAJ&amp;pg=PA6&amp;img=1&amp;zoom=1&amp;sig=ACfU3U1_d8rVTk3Z1YpGmZB-FiqtHW1pYw" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=PN53AAAAEBAJ&amp;pg=PA6&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=PN53AAAAEBAJ&amp;pg=PA7&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks5.books.google.com/patents?id=PN53AAAAEBAJ&amp;pg=PA7&amp;img=1&amp;zoom=1&amp;sig=ACfU3U1Suo_bjW3YQw74zECkCAZ8-X680Q" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=PN53AAAAEBAJ&amp;pg=PA7&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div style="clear:both;"></div>
</div></div>
</div>
</td>
</tr></table>
<script type="text/javascript">_OC_addFlags({LockSrc:"/books/javascript/lock_173f3eb08751494e5351928575aaa593.js", IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsGeoLayerEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:0, IsRatingsOnBookcardsEnabled:1, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_addMsgs();_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026ie=ISO-8859-1\u0026sig=ACfU3U2_zpKI-ZCX3XQZ-pA0L8pXixZrIA\u0026id=PN53AAAAEBAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026ie=ISO-8859-1\u0026sig=ACfU3U10Nao4uFi2uFnk9Mdt3_HpE74z5Q\u0026id=PN53AAAAEBAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026ie=ISO-8859-1\u0026sig=ACfU3U23NkjH90T_b_raK4nCvBqF7HhbYw","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/7009889_Comprehensive_erase_verification.pdf?id=PN53AAAAEBAJ\u0026ie=ISO-8859-1\u0026output=pdf\u0026sig=ACfU3U3-kFX5gDG1-rhNZtX_NskmZez2YA"},"sample_url":"http://www.google.com/patents/reader?id=PN53AAAAEBAJ\u0026ie=ISO-8859-1\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em">
<div style="margin-bottom:8px">
<a href="http://www.google.com/"><nobr>Google&nbsp;Home</nobr></a> - <a href="//www.google.com/patents/sitemap/"><nobr>Sitemap</nobr></a> - <a href="http://www.google.com/googlebooks/uspto.html"><nobr>USPTO Bulk Downloads</nobr></a> - <a href="/intl/en/privacy/"><nobr>Privacy Policy</nobr></a> - <a href="/intl/en/policies/terms/"><nobr>Terms of Service</nobr></a> - <a href="//support.google.com/contact/bin/answer.py?hl=en&amp;answer=2539193"><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a>
</div>
<span>&copy;2012 Google</span>
</div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script>
</body>
</html>
