`timescale 1ns / 1ns
module test_bench();
	reg [3:0]num;
	wire [6:0]seg1,seg2;
	dis DUT(num,seg1,seg2);
	
	
	initial
	begin
	num=4'd0;
	end

	
	
	
	initial
	begin
	
	#1;num=4'd1;
	#1;num=4'd2;
	#1;num=4'd3;
	#1;num=4'd4;
	#1;num=4'd5;
	#1;num=4'd6;
	#1;num=4'd7;
	#1;num=4'd8;
	#1;num=4'd9;
	#1;num=4'd10;
	#1;num=4'd11;
	#1;num=4'd12;
	#1;num=4'd13;
	#1;num=4'd14;
	#1;num=4'd15;
	
	
	

	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	

	
	end
	
	
	
	initial
	begin
	#1000 $stop;
	end
	
	
	
	
endmodule
