Analysis & Synthesis report for Lab1
Sat Jun 02 22:04:58 2012
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat Jun 02 22:04:58 2012              ;
; Quartus II Version          ; 11.0 Build 208 07/03/2011 SP 1 SJ Full Version ;
; Revision Name               ; Lab1                                           ;
; Top-level Entity Name       ; Lab1                                           ;
; Family                      ; MAX II                                         ;
+-----------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM2210F324C3      ;                    ;
; Top-level entity name                                                      ; Lab1               ; Lab1               ;
; Family name                                                                ; MAX II             ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                      ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                  ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------+
; KP/KP_top.v                      ; yes             ; User Verilog HDL File  ; Z:/B_Projects/School stuff/APLD_CST_351/Lab3/KP/KP_top.v      ;
; KP/KP_sMachine.v                 ; yes             ; User Verilog HDL File  ; Z:/B_Projects/School stuff/APLD_CST_351/Lab3/KP/KP_sMachine.v ;
; KP/KP_Scan.v                     ; yes             ; User Verilog HDL File  ; Z:/B_Projects/School stuff/APLD_CST_351/Lab3/KP/KP_Scan.v     ;
; KP/KP_Latch.v                    ; yes             ; User Verilog HDL File  ; Z:/B_Projects/School stuff/APLD_CST_351/Lab3/KP/KP_Latch.v    ;
; KP/KP_Key_BCD.v                  ; yes             ; User Verilog HDL File  ; Z:/B_Projects/School stuff/APLD_CST_351/Lab3/KP/KP_Key_BCD.v  ;
; Lab1.v                           ; yes             ; User Verilog HDL File  ; Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.v           ;
; CLKDIV.v                         ; yes             ; User Verilog HDL File  ; Z:/B_Projects/School stuff/APLD_CST_351/Lab3/CLKDIV.v         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Jun 02 22:04:54 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10463): Verilog HDL Declaration warning at inputSync.v(10): "do" is SystemVerilog-2005 keyword
Info: Found 2 design units, including 2 entities, in source file inputsync.v
    Info: Found entity 1: coinSync
    Info: Found entity 2: inputSync
Info: Found 1 design units, including 1 entities, in source file kp/kp_top.v
    Info: Found entity 1: KP_top
Info: Found 1 design units, including 1 entities, in source file kp/kp_smachine.v
    Info: Found entity 1: KP_sMachine
Info: Found 1 design units, including 1 entities, in source file kp/kp_scan.v
    Info: Found entity 1: KP_Scan
Info: Found 1 design units, including 1 entities, in source file kp/kp_read.v
    Info: Found entity 1: KP_Read
Info: Found 1 design units, including 1 entities, in source file kp/kp_latch.v
    Info: Found entity 1: KP_Latch
Info: Found 1 design units, including 1 entities, in source file kp/kp_key_bcd.v
    Info: Found entity 1: KP_Key_BCD
Info: Found 1 design units, including 1 entities, in source file multiplexeddisplay/priority_n_counter.v
    Info: Found entity 1: PRIORITY_N_COUNTER
Info: Found 1 design units, including 1 entities, in source file multiplexeddisplay/mux4_1x4.v
    Info: Found entity 1: MUX4_1x4
Info: Found 1 design units, including 1 entities, in source file multiplexeddisplay/mutiplexeddisplay.v
    Info: Found entity 1: MultiplexedDisplay
Info: Found 1 design units, including 1 entities, in source file multiplexeddisplay/bcd_7seg.v
    Info: Found entity 1: BCD_7SEG
Info: Found 3 design units, including 3 entities, in source file lab1.v
    Info: Found entity 1: Lab1
    Info: Found entity 2: tristate
    Info: Found entity 3: poweronreset
Info: Found 1 design units, including 1 entities, in source file data_latch.v
    Info: Found entity 1: DATA_LATCH
Info: Found 1 design units, including 1 entities, in source file coin_bcd.v
    Info: Found entity 1: coin_BCD
Info: Found 1 design units, including 1 entities, in source file coincounter.v
    Info: Found entity 1: CoinCounter
Info: Found 1 design units, including 1 entities, in source file clkdiv.v
    Info: Found entity 1: CLKDIV
Warning (10236): Verilog HDL Implicit Net warning at Lab1.v(34): created implicit net for "second"
Warning (10236): Verilog HDL Implicit Net warning at Lab1.v(34): created implicit net for "key"
Warning (10236): Verilog HDL Implicit Net warning at Lab1.v(37): created implicit net for "itemNumber"
Warning (10236): Verilog HDL Implicit Net warning at Lab1.v(37): created implicit net for "display_price"
Warning (10236): Verilog HDL Implicit Net warning at Lab1.v(37): created implicit net for "display_item"
Info: Elaborating entity "Lab1" for the top level hierarchy
Warning (10306): Invalid value "" for synthesis attribute "chip_pin" at Lab1.v(4)
Warning (10034): Output port "LED_RIGHT" at Lab1.v(12) has no driver
Warning (10034): Output port "LED_LEFT" at Lab1.v(13) has no driver
Info: Elaborating entity "CLKDIV" for hierarchy "CLKDIV:divider"
Info: Elaborating entity "poweronreset" for hierarchy "poweronreset:r"
Warning (10230): Verilog HDL assignment warning at Lab1.v(92): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "KP_top" for hierarchy "KP_top:kp"
Info: Elaborating entity "KP_Scan" for hierarchy "KP_top:kp|KP_Scan:sc"
Info: Elaborating entity "KP_sMachine" for hierarchy "KP_top:kp|KP_sMachine:stm"
Warning (10230): Verilog HDL assignment warning at KP_sMachine.v(49): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "KP_Latch" for hierarchy "KP_top:kp|KP_Latch:lc"
Info: Elaborating entity "KP_Key_BCD" for hierarchy "KP_top:kp|KP_Key_BCD:as"
Info: Elaborating entity "tristate" for hierarchy "tristate:ts"
Warning (10463): Verilog HDL Declaration warning at maincontroller.v(13): "return" is SystemVerilog-2005 keyword
Error (10170): Verilog HDL syntax error at maincontroller.v(19) near text "]";  expecting an operand File: Z:/B_Projects/School stuff/APLD_CST_351/Lab3/maincontroller.v Line: 19
Warning (10275): Verilog HDL Module Instantiation warning at maincontroller.v(23): ignored dangling comma in List of Port Connections
Error (10170): Verilog HDL syntax error at maincontroller.v(26) near text "wire";  expecting ";" File: Z:/B_Projects/School stuff/APLD_CST_351/Lab3/maincontroller.v Line: 26
Error (10170): Verilog HDL syntax error at maincontroller.v(43) near text "5";  expecting ";" File: Z:/B_Projects/School stuff/APLD_CST_351/Lab3/maincontroller.v Line: 43
Error (10170): Verilog HDL syntax error at maincontroller.v(45) near text ":";  expecting "<=", or "=" File: Z:/B_Projects/School stuff/APLD_CST_351/Lab3/maincontroller.v Line: 45
Error (10112): Ignored design unit "mainController" at maincontroller.v(3) due to previous errors File: Z:/B_Projects/School stuff/APLD_CST_351/Lab3/maincontroller.v Line: 3
Info: Generated suppressed messages file Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.map.smsg
Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 13 warnings
    Error: Peak virtual memory: 244 megabytes
    Error: Processing ended: Sat Jun 02 22:04:58 2012
    Error: Elapsed time: 00:00:04
    Error: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Z:/B_Projects/School stuff/APLD_CST_351/Lab3/Lab1.map.smsg.


