# ===============================================
# Makefile for SystemVerilog + Verilator project
# ===============================================

PROJECT     = core
TOP_MODULE  = core_top
TB_PROGRAM  = src/tb_verilator.cpp

# ãƒ„ãƒ¼ãƒ«
VERILATOR = verilator

# Restrict environments may lack a working xargs, provide our shim.
export PATH := $(abspath tools):$(PATH)

# ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒª
SRC_DIR   = src
OBJ_DIR   = obj_dir

# ãƒˆãƒƒãƒ—ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«å
TOP       = core_top

# ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒ (C++)
TB        = $(SRC_DIR)/tb_verilator.cpp

# ã‚½ãƒ¼ã‚¹ãƒªã‚¹ãƒˆ
FILELIST  = core.f

# å®Ÿè¡Œãƒã‚¤ãƒŠãƒªå
SIM       = $(OBJ_DIR)/sim
SIM_NAME = sim

# ãƒ©ãƒ³ç”¨ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿
ROM ?= src/test/sample_ecall.hex
RAM ?= $(ROM)
CYCLES ?= 20

# =====================================================
# ãƒ«ãƒ¼ãƒ«
# =====================================================

.PHONY: all build run clean


sim:
		verilator --cc $(VERILATOR_FLAGS) -f $(FILELIST) --exe $(TB_PROGRAM) --top-module $(TOP_MODULE) --Mdir $(OBJ_DIR)
		make -C $(OBJ_DIR) -f V$(TOP_MODULE).mk
		mv $(OBJ_DIR)/V$(TOP_MODULE) $(OBJ_DIR)/$(SIM_NAME)

# 1ï¸âƒ£ Verilatorã§C++ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚’ç”Ÿæˆ
build:
	$(VERILATOR) --cc -f $(FILELIST) --exe $(TB) --top-module $(TOP) --Mdir $(OBJ_DIR)
	make -C $(OBJ_DIR) -f V$(TOP).mk
	mv $(OBJ_DIR)/V$(TOP) $(OBJ_DIR)/$(SIM_NAME)
	@echo "âœ… Build complete. Run simulation with: make run"

# 2ï¸âƒ£ ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³å®Ÿè¡Œ
run:
	$(SIM) $(ROM) $(RAM) $(CYCLES)

# 3ï¸âƒ£ ã‚¯ãƒªãƒ¼ãƒ³ã‚¢ãƒƒãƒ—
clean:
	rm -rf $(OBJ_DIR)
	@echo "ğŸ§¹ Cleaned build files."
