library ieee;
use ieee.std_logic_1164.all;

entity not_kapisi is
  port (
    a: in std_logic;
    F: out std_logic
  );
end entity not_kapisi;

architecture mim1 of not_kapisi is 
begin 
  F <= not a;
end mim1;