{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701468712452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701468712459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 17:11:52 2023 " "Processing started: Fri Dec 01 17:11:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701468712459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701468712459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Connect_Four -c Connect_Four " "Command: quartus_sta Connect_Four -c Connect_Four" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701468712459 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1701468712614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701468713850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701468713850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468713894 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468713894 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701468713993 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701468719670 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "62 " "The Timing Analyzer is analyzing 62 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701468720335 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701468720665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701468720665 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701468720665 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701468720665 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1701468720665 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Connect_Four.sdc " "Synopsys Design Constraints File file not found: 'Connect_Four.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701468720707 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Display_Controller:dc\|check_winner:cw\|current_state\[0\] " "Node: Display_Controller:dc\|check_winner:cw\|current_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Display_Controller:dc\|check_winner:cw\|count\[1\]\[2\] Display_Controller:dc\|check_winner:cw\|current_state\[0\] " "Latch Display_Controller:dc\|check_winner:cw\|count\[1\]\[2\] is being clocked by Display_Controller:dc\|check_winner:cw\|current_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468720737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468720737 "|Connect_Four|Display_Controller:dc|check_winner:cw|current_state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Display_Controller:dc\|add_piece:ap\|PIECE_COL\[1\] CLOCK_50 " "Register Display_Controller:dc\|add_piece:ap\|PIECE_COL\[1\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468720737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468720737 "|Connect_Four|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FSM_DP:fd\|curr\[0\] " "Node: FSM_DP:fd\|curr\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FSM_DP:fd\|next\[2\] FSM_DP:fd\|curr\[0\] " "Latch FSM_DP:fd\|next\[2\] is being clocked by FSM_DP:fd\|curr\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468720737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468720737 "|Connect_Four|FSM_DP:fd|curr[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Display_Controller:dc\|downCount " "Node: Display_Controller:dc\|downCount was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|oY\[9\] Display_Controller:dc\|downCount " "Register Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|oY\[9\] is being clocked by Display_Controller:dc\|downCount" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468720737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468720737 "|Connect_Four|Display_Controller:dc|downCount"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|VGA_BLANK_N " "Node: Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|VGA_BLANK_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Display_Controller:dc\|draw_screen:ds\|c_out\[0\] Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|VGA_BLANK_N " "Latch Display_Controller:dc\|draw_screen:ds\|c_out\[0\] is being clocked by Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|VGA_BLANK_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468720737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468720737 "|Connect_Four|Display_Controller:dc|vga_master:vgam|vga_controller:vgac|VGA_BLANK_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|mI2C_CTRL_CLK " "Node: FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[3\] FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|mI2C_CTRL_CLK " "Register FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[3\] is being clocked by FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468720737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468720737 "|Connect_Four|FSM_DP:fd|DE1_SoC_Audio_Example:aud|avconf:avc|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\|altsyncram_cfp1:auto_generated\|address_reg_a\[0\] " "Node: Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\|altsyncram_cfp1:auto_generated\|address_reg_a\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[17\] Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\|altsyncram_cfp1:auto_generated\|address_reg_a\[0\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[17\] is being clocked by Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\|altsyncram_cfp1:auto_generated\|address_reg_a\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468720737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468720737 "|Connect_Four|Display_Controller:dc|Buffer0:b0|altsyncram:altsyncram_component|altsyncram_cfp1:auto_generated|address_reg_a[0]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701468720757 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701468720822 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: fd\|aud\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fd\|aud\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1701468720853 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701468720853 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF" 0 0 "Timing Analyzer" 0 0 1701468720854 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701468720872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.321 " "Worst-case setup slack is 10.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468720948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468720948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.321               0.000 altera_reserved_tck  " "   10.321               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468720948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468720948 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701468720958 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701468720958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.624 " "Worst-case hold slack is -0.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468720960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468720960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.624              -3.739 altera_reserved_tck  " "   -0.624              -3.739 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468720960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468720960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.283 " "Worst-case recovery slack is 30.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468720970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468720970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.283               0.000 altera_reserved_tck  " "   30.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468720970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468720970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.316 " "Worst-case removal slack is -0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468720976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468720976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.316              -3.288 altera_reserved_tck  " "   -0.316              -3.288 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468720976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468720976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.812 " "Worst-case minimum pulse width slack is 14.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468720981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468720981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.812               0.000 altera_reserved_tck  " "   14.812               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468720981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468720981 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701468721051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701468721133 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701468725584 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Display_Controller:dc\|check_winner:cw\|current_state\[0\] " "Node: Display_Controller:dc\|check_winner:cw\|current_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Display_Controller:dc\|check_winner:cw\|count\[1\]\[2\] Display_Controller:dc\|check_winner:cw\|current_state\[0\] " "Latch Display_Controller:dc\|check_winner:cw\|count\[1\]\[2\] is being clocked by Display_Controller:dc\|check_winner:cw\|current_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468726017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468726017 "|Connect_Four|Display_Controller:dc|check_winner:cw|current_state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Display_Controller:dc\|add_piece:ap\|PIECE_COL\[1\] CLOCK_50 " "Register Display_Controller:dc\|add_piece:ap\|PIECE_COL\[1\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468726017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468726017 "|Connect_Four|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FSM_DP:fd\|curr\[0\] " "Node: FSM_DP:fd\|curr\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FSM_DP:fd\|next\[2\] FSM_DP:fd\|curr\[0\] " "Latch FSM_DP:fd\|next\[2\] is being clocked by FSM_DP:fd\|curr\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468726018 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468726018 "|Connect_Four|FSM_DP:fd|curr[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Display_Controller:dc\|downCount " "Node: Display_Controller:dc\|downCount was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|oY\[9\] Display_Controller:dc\|downCount " "Register Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|oY\[9\] is being clocked by Display_Controller:dc\|downCount" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468726018 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468726018 "|Connect_Four|Display_Controller:dc|downCount"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|VGA_BLANK_N " "Node: Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|VGA_BLANK_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Display_Controller:dc\|draw_screen:ds\|c_out\[0\] Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|VGA_BLANK_N " "Latch Display_Controller:dc\|draw_screen:ds\|c_out\[0\] is being clocked by Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|VGA_BLANK_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468726018 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468726018 "|Connect_Four|Display_Controller:dc|vga_master:vgam|vga_controller:vgac|VGA_BLANK_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|mI2C_CTRL_CLK " "Node: FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[3\] FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|mI2C_CTRL_CLK " "Register FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[3\] is being clocked by FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468726018 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468726018 "|Connect_Four|FSM_DP:fd|DE1_SoC_Audio_Example:aud|avconf:avc|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\|altsyncram_cfp1:auto_generated\|address_reg_a\[0\] " "Node: Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\|altsyncram_cfp1:auto_generated\|address_reg_a\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[17\] Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\|altsyncram_cfp1:auto_generated\|address_reg_a\[0\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[17\] is being clocked by Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\|altsyncram_cfp1:auto_generated\|address_reg_a\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468726018 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468726018 "|Connect_Four|Display_Controller:dc|Buffer0:b0|altsyncram:altsyncram_component|altsyncram_cfp1:auto_generated|address_reg_a[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701468726086 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: fd\|aud\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fd\|aud\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1701468726103 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701468726103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.521 " "Worst-case setup slack is 10.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468726147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468726147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.521               0.000 altera_reserved_tck  " "   10.521               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468726147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468726147 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701468726159 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701468726159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.597 " "Worst-case hold slack is -0.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468726161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468726161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.597              -2.478 altera_reserved_tck  " "   -0.597              -2.478 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468726161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468726161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.412 " "Worst-case recovery slack is 30.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468726168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468726168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.412               0.000 altera_reserved_tck  " "   30.412               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468726168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468726168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.280 " "Worst-case removal slack is -0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468726175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468726175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280              -3.106 altera_reserved_tck  " "   -0.280              -3.106 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468726175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468726175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.794 " "Worst-case minimum pulse width slack is 14.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468726179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468726179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.794               0.000 altera_reserved_tck  " "   14.794               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468726179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468726179 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701468726236 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701468726412 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701468730855 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Display_Controller:dc\|check_winner:cw\|current_state\[0\] " "Node: Display_Controller:dc\|check_winner:cw\|current_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Display_Controller:dc\|check_winner:cw\|count\[1\]\[2\] Display_Controller:dc\|check_winner:cw\|current_state\[0\] " "Latch Display_Controller:dc\|check_winner:cw\|count\[1\]\[2\] is being clocked by Display_Controller:dc\|check_winner:cw\|current_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468731292 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468731292 "|Connect_Four|Display_Controller:dc|check_winner:cw|current_state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Display_Controller:dc\|add_piece:ap\|PIECE_COL\[1\] CLOCK_50 " "Register Display_Controller:dc\|add_piece:ap\|PIECE_COL\[1\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468731293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468731293 "|Connect_Four|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FSM_DP:fd\|curr\[0\] " "Node: FSM_DP:fd\|curr\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FSM_DP:fd\|next\[2\] FSM_DP:fd\|curr\[0\] " "Latch FSM_DP:fd\|next\[2\] is being clocked by FSM_DP:fd\|curr\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468731293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468731293 "|Connect_Four|FSM_DP:fd|curr[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Display_Controller:dc\|downCount " "Node: Display_Controller:dc\|downCount was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|oY\[9\] Display_Controller:dc\|downCount " "Register Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|oY\[9\] is being clocked by Display_Controller:dc\|downCount" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468731293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468731293 "|Connect_Four|Display_Controller:dc|downCount"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|VGA_BLANK_N " "Node: Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|VGA_BLANK_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Display_Controller:dc\|draw_screen:ds\|c_out\[0\] Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|VGA_BLANK_N " "Latch Display_Controller:dc\|draw_screen:ds\|c_out\[0\] is being clocked by Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|VGA_BLANK_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468731293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468731293 "|Connect_Four|Display_Controller:dc|vga_master:vgam|vga_controller:vgac|VGA_BLANK_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|mI2C_CTRL_CLK " "Node: FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[3\] FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|mI2C_CTRL_CLK " "Register FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[3\] is being clocked by FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468731293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468731293 "|Connect_Four|FSM_DP:fd|DE1_SoC_Audio_Example:aud|avconf:avc|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\|altsyncram_cfp1:auto_generated\|address_reg_a\[0\] " "Node: Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\|altsyncram_cfp1:auto_generated\|address_reg_a\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[17\] Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\|altsyncram_cfp1:auto_generated\|address_reg_a\[0\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[17\] is being clocked by Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\|altsyncram_cfp1:auto_generated\|address_reg_a\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468731293 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468731293 "|Connect_Four|Display_Controller:dc|Buffer0:b0|altsyncram:altsyncram_component|altsyncram_cfp1:auto_generated|address_reg_a[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701468731355 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: fd\|aud\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fd\|aud\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1701468731378 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701468731378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.036 " "Worst-case setup slack is 13.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468731389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468731389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.036               0.000 altera_reserved_tck  " "   13.036               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468731389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468731389 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701468731399 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701468731399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.563 " "Worst-case hold slack is -0.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468731401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468731401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.563              -5.497 altera_reserved_tck  " "   -0.563              -5.497 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468731401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468731401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.158 " "Worst-case recovery slack is 31.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468731408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468731408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.158               0.000 altera_reserved_tck  " "   31.158               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468731408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468731408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.395 " "Worst-case removal slack is -0.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468731416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468731416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.395              -5.119 altera_reserved_tck  " "   -0.395              -5.119 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468731416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468731416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.606 " "Worst-case minimum pulse width slack is 14.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468731420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468731420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.606               0.000 altera_reserved_tck  " "   14.606               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468731420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468731420 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701468731479 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701468731657 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701468735730 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Display_Controller:dc\|check_winner:cw\|current_state\[0\] " "Node: Display_Controller:dc\|check_winner:cw\|current_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Display_Controller:dc\|check_winner:cw\|count\[1\]\[2\] Display_Controller:dc\|check_winner:cw\|current_state\[0\] " "Latch Display_Controller:dc\|check_winner:cw\|count\[1\]\[2\] is being clocked by Display_Controller:dc\|check_winner:cw\|current_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468736168 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468736168 "|Connect_Four|Display_Controller:dc|check_winner:cw|current_state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Display_Controller:dc\|add_piece:ap\|PIECE_COL\[1\] CLOCK_50 " "Register Display_Controller:dc\|add_piece:ap\|PIECE_COL\[1\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468736169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468736169 "|Connect_Four|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FSM_DP:fd\|curr\[0\] " "Node: FSM_DP:fd\|curr\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FSM_DP:fd\|next\[2\] FSM_DP:fd\|curr\[0\] " "Latch FSM_DP:fd\|next\[2\] is being clocked by FSM_DP:fd\|curr\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468736169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468736169 "|Connect_Four|FSM_DP:fd|curr[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Display_Controller:dc\|downCount " "Node: Display_Controller:dc\|downCount was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|oY\[9\] Display_Controller:dc\|downCount " "Register Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|oY\[9\] is being clocked by Display_Controller:dc\|downCount" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468736169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468736169 "|Connect_Four|Display_Controller:dc|downCount"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|VGA_BLANK_N " "Node: Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|VGA_BLANK_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Display_Controller:dc\|draw_screen:ds\|c_out\[0\] Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|VGA_BLANK_N " "Latch Display_Controller:dc\|draw_screen:ds\|c_out\[0\] is being clocked by Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\|VGA_BLANK_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468736169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468736169 "|Connect_Four|Display_Controller:dc|vga_master:vgam|vga_controller:vgac|VGA_BLANK_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|mI2C_CTRL_CLK " "Node: FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[3\] FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|mI2C_CTRL_CLK " "Register FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|I2C_Controller:u0\|SD_COUNTER\[3\] is being clocked by FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468736169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468736169 "|Connect_Four|FSM_DP:fd|DE1_SoC_Audio_Example:aud|avconf:avc|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\|altsyncram_cfp1:auto_generated\|address_reg_a\[0\] " "Node: Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\|altsyncram_cfp1:auto_generated\|address_reg_a\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[17\] Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\|altsyncram_cfp1:auto_generated\|address_reg_a\[0\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[17\] is being clocked by Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\|altsyncram_cfp1:auto_generated\|address_reg_a\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701468736169 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701468736169 "|Connect_Four|Display_Controller:dc|Buffer0:b0|altsyncram:altsyncram_component|altsyncram_cfp1:auto_generated|address_reg_a[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701468736231 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: fd\|aud\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fd\|aud\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1701468736254 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701468736254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.442 " "Worst-case setup slack is 13.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468736268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468736268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.442               0.000 altera_reserved_tck  " "   13.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468736268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468736268 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701468736278 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701468736278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.503 " "Worst-case hold slack is -0.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468736281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468736281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.503              -4.404 altera_reserved_tck  " "   -0.503              -4.404 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468736281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468736281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.367 " "Worst-case recovery slack is 31.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468736289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468736289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.367               0.000 altera_reserved_tck  " "   31.367               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468736289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468736289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.349 " "Worst-case removal slack is -0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468736296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468736296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.349              -4.535 altera_reserved_tck  " "   -0.349              -4.535 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468736296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468736296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.672 " "Worst-case minimum pulse width slack is 14.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468736301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468736301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.672               0.000 altera_reserved_tck  " "   14.672               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701468736301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701468736301 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701468738294 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701468738298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 43 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5290 " "Peak virtual memory: 5290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701468738464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 17:12:18 2023 " "Processing ended: Fri Dec 01 17:12:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701468738464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701468738464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701468738464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701468738464 ""}
