Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,10
design__inferred_latch__count,0
design__instance__count,2474
design__instance__area,36806.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.006187880411744118
power__switching__total,0.007652872707694769
power__leakage__total,0.000001774307747837156
power__total,0.013842527754604816
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.33430370529173387
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3428886160947482
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10789869303431622
timing__setup__ws__corner:nom_fast_1p32V_m40C,8.244622995450639
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.107899
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.142523
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.45589458498696434
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.47669269880681
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6033573811348012
timing__setup__ws__corner:nom_slow_1p08V_125C,3.275332098247191
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.603357
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.263468
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.38048826277736286
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.3938226523028968
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28463820994739875
timing__setup__ws__corner:nom_typ_1p20V_25C,6.375624653124684
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.284638
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.823767
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.33430370529173387
clock__skew__worst_setup,0.3428886160947482
timing__hold__ws,0.10789869303431622
timing__setup__ws,3.275332098247191
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107899
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.263468
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2474
design__instance__area__stdcell,36806.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.612334
design__instance__utilization__stdcell,0.612334
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,6
design__instance__area__class:buffer,43.5456
design__instance__count__class:inverter,63
design__instance__area__class:inverter,379.21
design__instance__count__class:sequential_cell,256
design__instance__area__class:sequential_cell,12076.6
design__instance__count__class:multi_input_combinational_cell,1799
design__instance__area__class:multi_input_combinational_cell,19073
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,287
design__instance__area__class:timing_repair_buffer,4652.12
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,69305.8
design__violations,0
design__instance__count__class:clock_buffer,48
design__instance__area__class:clock_buffer,433.642
design__instance__count__class:clock_inverter,13
design__instance__area__class:clock_inverter,137.894
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,254
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,2
design__instance__count__class:antenna_cell,2
design__instance__area__class:antenna_cell,10.8864
route__net,2732
route__net__special,2
route__drc_errors__iter:0,1321
route__wirelength__iter:0,74206
route__drc_errors__iter:1,554
route__wirelength__iter:1,73541
route__drc_errors__iter:2,541
route__wirelength__iter:2,73484
route__drc_errors__iter:3,168
route__wirelength__iter:3,73334
route__drc_errors__iter:4,15
route__wirelength__iter:4,73310
route__drc_errors__iter:5,0
route__wirelength__iter:5,73301
route__drc_errors,0
route__wirelength,73301
route__vias,14949
route__vias__singlecut,14949
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,569.1
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,279
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,279
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,279
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,279
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.1985
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19991
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0014994
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00161251
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000953704
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00161251
design_powergrid__voltage__worst,0.00161251
design_powergrid__voltage__worst__net:VPWR,1.1985
design_powergrid__drop__worst,0.00161251
design_powergrid__drop__worst__net:VPWR,0.0014994
design_powergrid__voltage__worst__net:VGND,0.00161251
design_powergrid__drop__worst__net:VGND,0.00161251
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000089800000000000000806819888676812979610986076295375823974609375
ir__drop__worst,0.0015000000000000000312250225675825276994146406650543212890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
