--
--	Conversion of TASBot.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri Dec 30 13:39:41 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__P1_D1_net_1 : bit;
SIGNAL tmpOE__P1_D1_net_0 : bit;
SIGNAL Net_3420 : bit;
SIGNAL tmpFB_1__P1_D1_net_1 : bit;
SIGNAL tmpFB_1__P1_D1_net_0 : bit;
SIGNAL tmpIO_1__P1_D1_net_1 : bit;
SIGNAL tmpIO_1__P1_D1_net_0 : bit;
TERMINAL tmpSIOVREF__P1_D1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__P1_D1_net_0 : bit;
SIGNAL tmpOE__P2_Latch_net_0 : bit;
SIGNAL Net_4200 : bit;
SIGNAL tmpIO_0__P2_Latch_net_0 : bit;
TERMINAL tmpSIOVREF__P2_Latch_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P2_Latch_net_0 : bit;
SIGNAL tmpOE__P2_Clock_net_0 : bit;
SIGNAL Net_4260 : bit;
SIGNAL tmpIO_0__P2_Clock_net_0 : bit;
TERMINAL tmpSIOVREF__P2_Clock_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P2_Clock_net_0 : bit;
SIGNAL \ConsolePort_2:Net_22\ : bit;
SIGNAL \ConsolePort_2:Net_296\ : bit;
SIGNAL \ConsolePort_2:Net_68\ : bit;
SIGNAL \ConsolePort_2:Net_288\ : bit;
SIGNAL \ConsolePort_2:Net_61\ : bit;
SIGNAL \ConsolePort_2:RegD0:Net_350\ : bit;
SIGNAL \ConsolePort_2:RegD0:Net_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:Net_2\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:control_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:ctrl_f0_full\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:control_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:clk_fin\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:control_7\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:control_6\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:control_5\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:control_4\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:control_3\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:control_2\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:status_2\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:status_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:final_load\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:status_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:status_3\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:status_4\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:status_5\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:status_6\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f1_bus_stat_final\ : bit;
SIGNAL \ConsolePort_2:Net_202\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:load_reg\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f0_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f0_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f1_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f1_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:reset\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:store\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:so_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f0_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f0_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f1_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f1_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:carry\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:sh_right\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:sh_left\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:msb\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cap_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cap_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cfb\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:so_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:Net_201\ : bit;
SIGNAL Net_3489 : bit;
SIGNAL \ConsolePort_2:WinTimer:Net_260\ : bit;
SIGNAL Net_3494 : bit;
SIGNAL \ConsolePort_2:WinTimer:Net_55\ : bit;
SIGNAL \ConsolePort_2:Net_308\ : bit;
SIGNAL \ConsolePort_2:WinTimer:Net_53\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_7\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_6\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_5\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_4\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_3\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_2\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:capture_last\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:run_mode\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_tc\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:per_zero\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:tc_i\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL \ConsolePort_2:Net_307\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL Net_3493 : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:trig_disable\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_6\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_5\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_4\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_2\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_3\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:zeros_3\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:zeros_2\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:nc0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:nc3\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:nc4\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:Net_102\ : bit;
SIGNAL \ConsolePort_2:WinTimer:Net_266\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:op_clk\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:or_term\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:and_term\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:last_state\ : bit;
SIGNAL \ConsolePort_2:RegD1:Net_350\ : bit;
SIGNAL \ConsolePort_2:RegD1:Net_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:Net_2\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:control_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:ctrl_f0_full\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:control_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:clk_fin\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:control_7\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:control_6\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:control_5\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:control_4\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:control_3\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:control_2\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:status_2\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:status_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:final_load\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:status_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:status_3\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:status_4\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:status_5\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:status_6\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f1_bus_stat_final\ : bit;
SIGNAL \ConsolePort_2:Net_214\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:load_reg\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f0_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f0_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f1_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f1_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:reset\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:store\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:so_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f0_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f0_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f1_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f1_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:carry\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:sh_right\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:sh_left\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:msb\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cap_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cap_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cfb\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:so_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:Net_213\ : bit;
SIGNAL \ConsolePort_2:Net_294\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:Net_260\ : bit;
SIGNAL \ConsolePort_2:Net_297\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:Net_55\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:Net_53\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:control_7\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:control_6\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:control_5\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:control_4\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:control_3\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:control_2\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:control_1\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:control_0\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:capture_last\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:run_mode\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:status_tc\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:per_zero\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:tc_i\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL \ConsolePort_2:Net_301\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:status_6\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:status_5\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:status_4\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:status_0\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:status_1\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:status_2\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:status_3\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ce0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ce0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:cl0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:cl0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ff0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ff0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ce1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ce1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:cl1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:cl1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:z1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:z1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ff1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ff1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ov_msb\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:co_msb\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:cmsb\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:so\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:so\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:z0_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:z1_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:so_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:ClockTimer:Net_102\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:Net_266\ : bit;
SIGNAL \ConsolePort_2:ClockFilter:op_clk\ : bit;
SIGNAL \ConsolePort_2:ClockFilter:genblk1[0]:or_term\ : bit;
SIGNAL \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\ : bit;
SIGNAL \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\ : bit;
SIGNAL \ConsolePort_2:ClockFilter:genblk1[0]:and_term\ : bit;
SIGNAL \ConsolePort_2:ClockFilter:genblk1[0]:last_state\ : bit;
SIGNAL Net_3487 : bit;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_3521 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
SIGNAL tmpOE__P1_Clock_net_0 : bit;
SIGNAL Net_4201 : bit;
SIGNAL tmpIO_0__P1_Clock_net_0 : bit;
TERMINAL tmpSIOVREF__P1_Clock_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_Clock_net_0 : bit;
SIGNAL tmpOE__P2_D1_net_1 : bit;
SIGNAL tmpOE__P2_D1_net_0 : bit;
SIGNAL tmpFB_1__P2_D1_net_1 : bit;
SIGNAL tmpFB_1__P2_D1_net_0 : bit;
SIGNAL tmpIO_1__P2_D1_net_1 : bit;
SIGNAL tmpIO_1__P2_D1_net_0 : bit;
TERMINAL tmpSIOVREF__P2_D1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P2_D1_net_0 : bit;
SIGNAL tmpOE__P1_Latch_net_0 : bit;
SIGNAL Net_4170 : bit;
SIGNAL tmpIO_0__P1_Latch_net_0 : bit;
TERMINAL tmpSIOVREF__P1_Latch_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_Latch_net_0 : bit;
SIGNAL Net_3417 : bit;
SIGNAL Net_3419 : bit;
SIGNAL \ConsolePort_1:Net_22\ : bit;
SIGNAL \ConsolePort_1:Net_296\ : bit;
SIGNAL \ConsolePort_1:Net_68\ : bit;
SIGNAL \ConsolePort_1:Net_288\ : bit;
SIGNAL \ConsolePort_1:Net_61\ : bit;
SIGNAL \ConsolePort_1:RegD0:Net_350\ : bit;
SIGNAL \ConsolePort_1:RegD0:Net_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:Net_2\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:control_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:ctrl_f0_full\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:control_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:clk_fin\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:control_7\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:control_6\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:control_5\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:control_4\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:control_3\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:control_2\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:status_2\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:status_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:final_load\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:status_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:status_3\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:status_4\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:status_5\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:status_6\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f1_bus_stat_final\ : bit;
SIGNAL \ConsolePort_1:Net_202\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:load_reg\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f0_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f0_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f1_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f1_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:reset\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:store\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:so_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f0_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f0_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f1_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f1_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:carry\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:sh_right\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:sh_left\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:msb\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cap_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cap_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cfb\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:so_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:Net_201\ : bit;
SIGNAL Net_2981 : bit;
SIGNAL \ConsolePort_1:WinTimer:Net_260\ : bit;
SIGNAL \ConsolePort_1:WinTimer:Net_55\ : bit;
SIGNAL \ConsolePort_1:Net_308\ : bit;
SIGNAL \ConsolePort_1:WinTimer:Net_53\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_7\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_6\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_5\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_4\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_3\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_2\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:capture_last\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:run_mode\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_tc\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:per_zero\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:tc_i\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL \ConsolePort_1:Net_307\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:trig_disable\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_6\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_5\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_4\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_2\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_3\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:zeros_3\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:zeros_2\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:nc0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:nc3\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:nc4\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:Net_102\ : bit;
SIGNAL \ConsolePort_1:WinTimer:Net_266\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:op_clk\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:or_term\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:and_term\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:last_state\ : bit;
SIGNAL \ConsolePort_1:RegD1:Net_350\ : bit;
SIGNAL \ConsolePort_1:RegD1:Net_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:Net_2\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:control_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:ctrl_f0_full\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:control_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:clk_fin\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:control_7\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:control_6\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:control_5\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:control_4\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:control_3\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:control_2\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:status_2\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:status_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:final_load\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:status_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:status_3\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:status_4\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:status_5\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:status_6\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f1_bus_stat_final\ : bit;
SIGNAL \ConsolePort_1:Net_214\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:load_reg\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f0_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f0_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f1_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f1_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:reset\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:store\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:so_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f0_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f0_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f1_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f1_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:carry\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:sh_right\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:sh_left\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:msb\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cap_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cap_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cfb\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:so_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:Net_213\ : bit;
SIGNAL \ConsolePort_1:Net_294\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:Net_260\ : bit;
SIGNAL \ConsolePort_1:Net_297\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:Net_55\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:Net_53\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:control_7\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:control_6\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:control_5\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:control_4\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:control_3\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:control_2\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:control_1\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:control_0\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:capture_last\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:run_mode\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:status_tc\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:per_zero\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:tc_i\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL \ConsolePort_1:Net_301\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:status_6\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:status_5\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:status_4\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:status_0\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:status_1\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:status_2\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:status_3\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ce0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ce0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:cl0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:cl0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ff0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ff0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ce1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ce1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:cl1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:cl1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:z1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:z1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ff1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ff1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ov_msb\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:co_msb\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:cmsb\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:so\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:so\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:z0_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:z1_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:so_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:ClockTimer:Net_102\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:Net_266\ : bit;
SIGNAL \ConsolePort_1:ClockFilter:op_clk\ : bit;
SIGNAL \ConsolePort_1:ClockFilter:genblk1[0]:or_term\ : bit;
SIGNAL \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\ : bit;
SIGNAL \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\ : bit;
SIGNAL \ConsolePort_1:ClockFilter:genblk1[0]:and_term\ : bit;
SIGNAL \ConsolePort_1:ClockFilter:genblk1[0]:last_state\ : bit;
SIGNAL tmpOE__P1_D0_net_1 : bit;
SIGNAL tmpOE__P1_D0_net_0 : bit;
SIGNAL tmpFB_1__P1_D0_net_1 : bit;
SIGNAL tmpFB_1__P1_D0_net_0 : bit;
SIGNAL tmpIO_1__P1_D0_net_1 : bit;
SIGNAL tmpIO_1__P1_D0_net_0 : bit;
TERMINAL tmpSIOVREF__P1_D0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_D0_net_0 : bit;
SIGNAL tmpOE__P2_D0_net_1 : bit;
SIGNAL tmpOE__P2_D0_net_0 : bit;
SIGNAL tmpFB_1__P2_D0_net_1 : bit;
SIGNAL tmpFB_1__P2_D0_net_0 : bit;
SIGNAL tmpIO_1__P2_D0_net_1 : bit;
SIGNAL tmpIO_1__P2_D0_net_0 : bit;
TERMINAL tmpSIOVREF__P2_D0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P2_D0_net_0 : bit;
SIGNAL \Vis_L_1:clk\ : bit;
SIGNAL \Vis_L_1:rst\ : bit;
SIGNAL Net_4072_7 : bit;
SIGNAL \Vis_L_1:control_out_7\ : bit;
SIGNAL Net_4072_6 : bit;
SIGNAL \Vis_L_1:control_out_6\ : bit;
SIGNAL Net_4072_5 : bit;
SIGNAL \Vis_L_1:control_out_5\ : bit;
SIGNAL Net_4072_4 : bit;
SIGNAL \Vis_L_1:control_out_4\ : bit;
SIGNAL Net_4072_3 : bit;
SIGNAL \Vis_L_1:control_out_3\ : bit;
SIGNAL Net_4072_2 : bit;
SIGNAL \Vis_L_1:control_out_2\ : bit;
SIGNAL Net_4072_1 : bit;
SIGNAL \Vis_L_1:control_out_1\ : bit;
SIGNAL Net_4072_0 : bit;
SIGNAL \Vis_L_1:control_out_0\ : bit;
SIGNAL \Vis_L_1:control_7\ : bit;
SIGNAL \Vis_L_1:control_6\ : bit;
SIGNAL \Vis_L_1:control_5\ : bit;
SIGNAL \Vis_L_1:control_4\ : bit;
SIGNAL \Vis_L_1:control_3\ : bit;
SIGNAL \Vis_L_1:control_2\ : bit;
SIGNAL \Vis_L_1:control_1\ : bit;
SIGNAL \Vis_L_1:control_0\ : bit;
SIGNAL Net_3905 : bit;
SIGNAL \visualization_1:state_2\ : bit;
SIGNAL \visualization_1:state_1\ : bit;
SIGNAL \visualization_1:state_0\ : bit;
SIGNAL Net_3903 : bit;
SIGNAL Net_3895 : bit;
SIGNAL \visualization_1:pos_3\ : bit;
SIGNAL \visualization_1:pos_2\ : bit;
SIGNAL \visualization_1:pos_1\ : bit;
SIGNAL \visualization_1:pos_0\ : bit;
SIGNAL \visualization_1:latched_data0_15\ : bit;
SIGNAL \visualization_1:latched_data0_14\ : bit;
SIGNAL \visualization_1:latched_data0_13\ : bit;
SIGNAL \visualization_1:latched_data0_12\ : bit;
SIGNAL \visualization_1:latched_data0_11\ : bit;
SIGNAL \visualization_1:latched_data0_10\ : bit;
SIGNAL \visualization_1:latched_data0_9\ : bit;
SIGNAL \visualization_1:latched_data0_8\ : bit;
SIGNAL \visualization_1:latched_data0_7\ : bit;
SIGNAL \visualization_1:latched_data0_6\ : bit;
SIGNAL \visualization_1:latched_data0_5\ : bit;
SIGNAL \visualization_1:latched_data0_4\ : bit;
SIGNAL \visualization_1:latched_data0_3\ : bit;
SIGNAL \visualization_1:latched_data0_2\ : bit;
SIGNAL \visualization_1:latched_data0_1\ : bit;
SIGNAL \visualization_1:latched_data0_0\ : bit;
SIGNAL Net_3894 : bit;
SIGNAL \visualization_1:latched_data1_15\ : bit;
SIGNAL \visualization_1:latched_data1_14\ : bit;
SIGNAL \visualization_1:latched_data1_13\ : bit;
SIGNAL \visualization_1:latched_data1_12\ : bit;
SIGNAL \visualization_1:latched_data1_11\ : bit;
SIGNAL \visualization_1:latched_data1_10\ : bit;
SIGNAL \visualization_1:latched_data1_9\ : bit;
SIGNAL \visualization_1:latched_data1_8\ : bit;
SIGNAL \visualization_1:latched_data1_7\ : bit;
SIGNAL \visualization_1:latched_data1_6\ : bit;
SIGNAL \visualization_1:latched_data1_5\ : bit;
SIGNAL \visualization_1:latched_data1_4\ : bit;
SIGNAL \visualization_1:latched_data1_3\ : bit;
SIGNAL \visualization_1:latched_data1_2\ : bit;
SIGNAL \visualization_1:latched_data1_1\ : bit;
SIGNAL \visualization_1:latched_data1_0\ : bit;
SIGNAL Net_3893 : bit;
SIGNAL \visualization_1:latched_data2_15\ : bit;
SIGNAL \visualization_1:latched_data2_14\ : bit;
SIGNAL \visualization_1:latched_data2_13\ : bit;
SIGNAL \visualization_1:latched_data2_12\ : bit;
SIGNAL \visualization_1:latched_data2_11\ : bit;
SIGNAL \visualization_1:latched_data2_10\ : bit;
SIGNAL \visualization_1:latched_data2_9\ : bit;
SIGNAL \visualization_1:latched_data2_8\ : bit;
SIGNAL \visualization_1:latched_data2_7\ : bit;
SIGNAL \visualization_1:latched_data2_6\ : bit;
SIGNAL \visualization_1:latched_data2_5\ : bit;
SIGNAL \visualization_1:latched_data2_4\ : bit;
SIGNAL \visualization_1:latched_data2_3\ : bit;
SIGNAL \visualization_1:latched_data2_2\ : bit;
SIGNAL \visualization_1:latched_data2_1\ : bit;
SIGNAL \visualization_1:latched_data2_0\ : bit;
SIGNAL Net_3785 : bit;
SIGNAL \visualization_1:latched_data3_15\ : bit;
SIGNAL \visualization_1:latched_data3_14\ : bit;
SIGNAL \visualization_1:latched_data3_13\ : bit;
SIGNAL \visualization_1:latched_data3_12\ : bit;
SIGNAL \visualization_1:latched_data3_11\ : bit;
SIGNAL \visualization_1:latched_data3_10\ : bit;
SIGNAL \visualization_1:latched_data3_9\ : bit;
SIGNAL \visualization_1:latched_data3_8\ : bit;
SIGNAL \visualization_1:latched_data3_7\ : bit;
SIGNAL \visualization_1:latched_data3_6\ : bit;
SIGNAL \visualization_1:latched_data3_5\ : bit;
SIGNAL \visualization_1:latched_data3_4\ : bit;
SIGNAL \visualization_1:latched_data3_3\ : bit;
SIGNAL \visualization_1:latched_data3_2\ : bit;
SIGNAL \visualization_1:latched_data3_1\ : bit;
SIGNAL \visualization_1:latched_data3_0\ : bit;
SIGNAL Net_4070_7 : bit;
SIGNAL Net_4070_6 : bit;
SIGNAL Net_4070_5 : bit;
SIGNAL Net_4070_4 : bit;
SIGNAL Net_4070_3 : bit;
SIGNAL Net_4070_2 : bit;
SIGNAL Net_4070_1 : bit;
SIGNAL Net_4070_0 : bit;
SIGNAL Net_3914_7 : bit;
SIGNAL Net_3914_6 : bit;
SIGNAL Net_3914_5 : bit;
SIGNAL Net_3914_4 : bit;
SIGNAL Net_3914_3 : bit;
SIGNAL Net_3914_2 : bit;
SIGNAL Net_3914_1 : bit;
SIGNAL Net_3914_0 : bit;
SIGNAL Net_4071_7 : bit;
SIGNAL Net_4071_6 : bit;
SIGNAL Net_4071_5 : bit;
SIGNAL Net_4071_4 : bit;
SIGNAL Net_4071_3 : bit;
SIGNAL Net_4071_2 : bit;
SIGNAL Net_4071_1 : bit;
SIGNAL Net_4071_0 : bit;
SIGNAL Net_4068_7 : bit;
SIGNAL Net_4068_6 : bit;
SIGNAL Net_4068_5 : bit;
SIGNAL Net_4068_4 : bit;
SIGNAL Net_4068_3 : bit;
SIGNAL Net_4068_2 : bit;
SIGNAL Net_4068_1 : bit;
SIGNAL Net_4068_0 : bit;
SIGNAL Net_4045_7 : bit;
SIGNAL Net_4045_6 : bit;
SIGNAL Net_4045_5 : bit;
SIGNAL Net_4045_4 : bit;
SIGNAL Net_4045_3 : bit;
SIGNAL Net_4045_2 : bit;
SIGNAL Net_4045_1 : bit;
SIGNAL Net_4045_0 : bit;
SIGNAL Net_4069_7 : bit;
SIGNAL Net_4069_6 : bit;
SIGNAL Net_4069_5 : bit;
SIGNAL Net_4069_4 : bit;
SIGNAL Net_4069_3 : bit;
SIGNAL Net_4069_2 : bit;
SIGNAL Net_4069_1 : bit;
SIGNAL Net_4069_0 : bit;
SIGNAL Net_4067_7 : bit;
SIGNAL Net_4067_6 : bit;
SIGNAL Net_4067_5 : bit;
SIGNAL Net_4067_4 : bit;
SIGNAL Net_4067_3 : bit;
SIGNAL Net_4067_2 : bit;
SIGNAL Net_4067_1 : bit;
SIGNAL Net_4067_0 : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_0\ : bit;
SIGNAL Net_3780 : bit;
SIGNAL \visualization_1:MODULE_1:b_31\ : bit;
SIGNAL \visualization_1:MODULE_1:b_30\ : bit;
SIGNAL \visualization_1:MODULE_1:b_29\ : bit;
SIGNAL \visualization_1:MODULE_1:b_28\ : bit;
SIGNAL \visualization_1:MODULE_1:b_27\ : bit;
SIGNAL \visualization_1:MODULE_1:b_26\ : bit;
SIGNAL \visualization_1:MODULE_1:b_25\ : bit;
SIGNAL \visualization_1:MODULE_1:b_24\ : bit;
SIGNAL \visualization_1:MODULE_1:b_23\ : bit;
SIGNAL \visualization_1:MODULE_1:b_22\ : bit;
SIGNAL \visualization_1:MODULE_1:b_21\ : bit;
SIGNAL \visualization_1:MODULE_1:b_20\ : bit;
SIGNAL \visualization_1:MODULE_1:b_19\ : bit;
SIGNAL \visualization_1:MODULE_1:b_18\ : bit;
SIGNAL \visualization_1:MODULE_1:b_17\ : bit;
SIGNAL \visualization_1:MODULE_1:b_16\ : bit;
SIGNAL \visualization_1:MODULE_1:b_15\ : bit;
SIGNAL \visualization_1:MODULE_1:b_14\ : bit;
SIGNAL \visualization_1:MODULE_1:b_13\ : bit;
SIGNAL \visualization_1:MODULE_1:b_12\ : bit;
SIGNAL \visualization_1:MODULE_1:b_11\ : bit;
SIGNAL \visualization_1:MODULE_1:b_10\ : bit;
SIGNAL \visualization_1:MODULE_1:b_9\ : bit;
SIGNAL \visualization_1:MODULE_1:b_8\ : bit;
SIGNAL \visualization_1:MODULE_1:b_7\ : bit;
SIGNAL \visualization_1:MODULE_1:b_6\ : bit;
SIGNAL \visualization_1:MODULE_1:b_5\ : bit;
SIGNAL \visualization_1:MODULE_1:b_4\ : bit;
SIGNAL \visualization_1:MODULE_1:b_3\ : bit;
SIGNAL \visualization_1:MODULE_1:b_2\ : bit;
SIGNAL \visualization_1:MODULE_1:b_1\ : bit;
SIGNAL \visualization_1:MODULE_1:b_0\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \visualization_1:MODIN1_3\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \visualization_1:MODIN1_2\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \visualization_1:MODIN1_1\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \visualization_1:MODIN1_0\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_31\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_30\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_29\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_28\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_27\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_26\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_25\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_24\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_23\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_22\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_21\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_20\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_19\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_18\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_17\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_16\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_15\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_14\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_13\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_12\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_11\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_10\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_9\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_8\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_7\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_6\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_5\ : bit;
SIGNAL \visualization_1:sub_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_4\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_3\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_2\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_1\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:d_0\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__Vis_Latch_net_0 : bit;
SIGNAL tmpFB_0__Vis_Latch_net_0 : bit;
SIGNAL tmpIO_0__Vis_Latch_net_0 : bit;
TERMINAL tmpSIOVREF__Vis_Latch_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vis_Latch_net_0 : bit;
SIGNAL tmpOE__Vis_Clock_net_0 : bit;
SIGNAL tmpFB_0__Vis_Clock_net_0 : bit;
SIGNAL tmpIO_0__Vis_Clock_net_0 : bit;
TERMINAL tmpSIOVREF__Vis_Clock_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vis_Clock_net_0 : bit;
SIGNAL tmpOE__Vis_D0_net_0 : bit;
SIGNAL tmpFB_0__Vis_D0_net_0 : bit;
SIGNAL tmpIO_0__Vis_D0_net_0 : bit;
TERMINAL tmpSIOVREF__Vis_D0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vis_D0_net_0 : bit;
SIGNAL tmpOE__Vis_D1_net_0 : bit;
SIGNAL tmpFB_0__Vis_D1_net_0 : bit;
SIGNAL tmpIO_0__Vis_D1_net_0 : bit;
TERMINAL tmpSIOVREF__Vis_D1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vis_D1_net_0 : bit;
SIGNAL tmpOE__Vis_D2_net_0 : bit;
SIGNAL tmpFB_0__Vis_D2_net_0 : bit;
SIGNAL tmpIO_0__Vis_D2_net_0 : bit;
TERMINAL tmpSIOVREF__Vis_D2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vis_D2_net_0 : bit;
SIGNAL tmpOE__Vis_D3_net_0 : bit;
SIGNAL tmpFB_0__Vis_D3_net_0 : bit;
SIGNAL tmpIO_0__Vis_D3_net_0 : bit;
TERMINAL tmpSIOVREF__Vis_D3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vis_D3_net_0 : bit;
SIGNAL Net_4116 : bit;
SIGNAL \Vis_L:clk\ : bit;
SIGNAL \Vis_L:rst\ : bit;
SIGNAL \Vis_L:control_out_7\ : bit;
SIGNAL \Vis_L:control_out_6\ : bit;
SIGNAL \Vis_L:control_out_5\ : bit;
SIGNAL \Vis_L:control_out_4\ : bit;
SIGNAL \Vis_L:control_out_3\ : bit;
SIGNAL \Vis_L:control_out_2\ : bit;
SIGNAL \Vis_L:control_out_1\ : bit;
SIGNAL \Vis_L:control_out_0\ : bit;
SIGNAL \Vis_L:control_7\ : bit;
SIGNAL \Vis_L:control_6\ : bit;
SIGNAL \Vis_L:control_5\ : bit;
SIGNAL \Vis_L:control_4\ : bit;
SIGNAL \Vis_L:control_3\ : bit;
SIGNAL \Vis_L:control_2\ : bit;
SIGNAL \Vis_L:control_1\ : bit;
SIGNAL \Vis_L:control_0\ : bit;
SIGNAL \Vis_H:clk\ : bit;
SIGNAL \Vis_H:rst\ : bit;
SIGNAL \Vis_H:control_out_7\ : bit;
SIGNAL \Vis_H:control_out_6\ : bit;
SIGNAL \Vis_H:control_out_5\ : bit;
SIGNAL \Vis_H:control_out_4\ : bit;
SIGNAL \Vis_H:control_out_3\ : bit;
SIGNAL \Vis_H:control_out_2\ : bit;
SIGNAL \Vis_H:control_out_1\ : bit;
SIGNAL \Vis_H:control_out_0\ : bit;
SIGNAL \Vis_H:control_7\ : bit;
SIGNAL \Vis_H:control_6\ : bit;
SIGNAL \Vis_H:control_5\ : bit;
SIGNAL \Vis_H:control_4\ : bit;
SIGNAL \Vis_H:control_3\ : bit;
SIGNAL \Vis_H:control_2\ : bit;
SIGNAL \Vis_H:control_1\ : bit;
SIGNAL \Vis_H:control_0\ : bit;
SIGNAL \Vis_H_1:clk\ : bit;
SIGNAL \Vis_H_1:rst\ : bit;
SIGNAL \Vis_H_1:control_out_7\ : bit;
SIGNAL \Vis_H_1:control_out_6\ : bit;
SIGNAL \Vis_H_1:control_out_5\ : bit;
SIGNAL \Vis_H_1:control_out_4\ : bit;
SIGNAL \Vis_H_1:control_out_3\ : bit;
SIGNAL \Vis_H_1:control_out_2\ : bit;
SIGNAL \Vis_H_1:control_out_1\ : bit;
SIGNAL \Vis_H_1:control_out_0\ : bit;
SIGNAL \Vis_H_1:control_7\ : bit;
SIGNAL \Vis_H_1:control_6\ : bit;
SIGNAL \Vis_H_1:control_5\ : bit;
SIGNAL \Vis_H_1:control_4\ : bit;
SIGNAL \Vis_H_1:control_3\ : bit;
SIGNAL \Vis_H_1:control_2\ : bit;
SIGNAL \Vis_H_1:control_1\ : bit;
SIGNAL \Vis_H_1:control_0\ : bit;
SIGNAL Net_4184 : bit;
SIGNAL \Vis_L_2:clk\ : bit;
SIGNAL \Vis_L_2:rst\ : bit;
SIGNAL \Vis_L_2:control_out_7\ : bit;
SIGNAL \Vis_L_2:control_out_6\ : bit;
SIGNAL \Vis_L_2:control_out_5\ : bit;
SIGNAL \Vis_L_2:control_out_4\ : bit;
SIGNAL \Vis_L_2:control_out_3\ : bit;
SIGNAL \Vis_L_2:control_out_2\ : bit;
SIGNAL \Vis_L_2:control_out_1\ : bit;
SIGNAL \Vis_L_2:control_out_0\ : bit;
SIGNAL \Vis_L_2:control_7\ : bit;
SIGNAL \Vis_L_2:control_6\ : bit;
SIGNAL \Vis_L_2:control_5\ : bit;
SIGNAL \Vis_L_2:control_4\ : bit;
SIGNAL \Vis_L_2:control_3\ : bit;
SIGNAL \Vis_L_2:control_2\ : bit;
SIGNAL \Vis_L_2:control_1\ : bit;
SIGNAL \Vis_L_2:control_0\ : bit;
SIGNAL \Vis_H_2:clk\ : bit;
SIGNAL \Vis_H_2:rst\ : bit;
SIGNAL \Vis_H_2:control_out_7\ : bit;
SIGNAL \Vis_H_2:control_out_6\ : bit;
SIGNAL \Vis_H_2:control_out_5\ : bit;
SIGNAL \Vis_H_2:control_out_4\ : bit;
SIGNAL \Vis_H_2:control_out_3\ : bit;
SIGNAL \Vis_H_2:control_out_2\ : bit;
SIGNAL \Vis_H_2:control_out_1\ : bit;
SIGNAL \Vis_H_2:control_out_0\ : bit;
SIGNAL \Vis_H_2:control_7\ : bit;
SIGNAL \Vis_H_2:control_6\ : bit;
SIGNAL \Vis_H_2:control_5\ : bit;
SIGNAL \Vis_H_2:control_4\ : bit;
SIGNAL \Vis_H_2:control_3\ : bit;
SIGNAL \Vis_H_2:control_2\ : bit;
SIGNAL \Vis_H_2:control_1\ : bit;
SIGNAL \Vis_H_2:control_0\ : bit;
SIGNAL \Vis_L_3:clk\ : bit;
SIGNAL \Vis_L_3:rst\ : bit;
SIGNAL \Vis_L_3:control_out_7\ : bit;
SIGNAL \Vis_L_3:control_out_6\ : bit;
SIGNAL \Vis_L_3:control_out_5\ : bit;
SIGNAL \Vis_L_3:control_out_4\ : bit;
SIGNAL \Vis_L_3:control_out_3\ : bit;
SIGNAL \Vis_L_3:control_out_2\ : bit;
SIGNAL \Vis_L_3:control_out_1\ : bit;
SIGNAL \Vis_L_3:control_out_0\ : bit;
SIGNAL \Vis_L_3:control_7\ : bit;
SIGNAL \Vis_L_3:control_6\ : bit;
SIGNAL \Vis_L_3:control_5\ : bit;
SIGNAL \Vis_L_3:control_4\ : bit;
SIGNAL \Vis_L_3:control_3\ : bit;
SIGNAL \Vis_L_3:control_2\ : bit;
SIGNAL \Vis_L_3:control_1\ : bit;
SIGNAL \Vis_L_3:control_0\ : bit;
SIGNAL \Vis_H_3:clk\ : bit;
SIGNAL \Vis_H_3:rst\ : bit;
SIGNAL \Vis_H_3:control_out_7\ : bit;
SIGNAL \Vis_H_3:control_out_6\ : bit;
SIGNAL \Vis_H_3:control_out_5\ : bit;
SIGNAL \Vis_H_3:control_out_4\ : bit;
SIGNAL \Vis_H_3:control_out_3\ : bit;
SIGNAL \Vis_H_3:control_out_2\ : bit;
SIGNAL \Vis_H_3:control_out_1\ : bit;
SIGNAL \Vis_H_3:control_out_0\ : bit;
SIGNAL \Vis_H_3:control_7\ : bit;
SIGNAL \Vis_H_3:control_6\ : bit;
SIGNAL \Vis_H_3:control_5\ : bit;
SIGNAL \Vis_H_3:control_4\ : bit;
SIGNAL \Vis_H_3:control_3\ : bit;
SIGNAL \Vis_H_3:control_2\ : bit;
SIGNAL \Vis_H_3:control_1\ : bit;
SIGNAL \Vis_H_3:control_0\ : bit;
SIGNAL Net_4107 : bit;
SIGNAL \ClockCounter:Net_43\ : bit;
SIGNAL Net_4240 : bit;
SIGNAL \ClockCounter:Net_49\ : bit;
SIGNAL \ClockCounter:Net_82\ : bit;
SIGNAL \ClockCounter:Net_89\ : bit;
SIGNAL \ClockCounter:Net_95\ : bit;
SIGNAL \ClockCounter:Net_91\ : bit;
SIGNAL \ClockCounter:Net_102\ : bit;
SIGNAL Net_4275 : bit;
SIGNAL \ClockCounter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \ClockCounter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \ClockCounter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \ClockCounter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \ClockCounter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \ClockCounter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \ClockCounter:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \ClockCounter:CounterUDB:control_7\ : bit;
SIGNAL \ClockCounter:CounterUDB:control_6\ : bit;
SIGNAL \ClockCounter:CounterUDB:control_5\ : bit;
SIGNAL \ClockCounter:CounterUDB:control_4\ : bit;
SIGNAL \ClockCounter:CounterUDB:control_3\ : bit;
SIGNAL \ClockCounter:CounterUDB:control_2\ : bit;
SIGNAL \ClockCounter:CounterUDB:control_1\ : bit;
SIGNAL \ClockCounter:CounterUDB:control_0\ : bit;
SIGNAL \ClockCounter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \ClockCounter:CounterUDB:prevCapture\ : bit;
SIGNAL \ClockCounter:CounterUDB:capt_rising\ : bit;
SIGNAL \ClockCounter:CounterUDB:capt_falling\ : bit;
SIGNAL \ClockCounter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \ClockCounter:CounterUDB:hwCapture\ : bit;
SIGNAL \ClockCounter:CounterUDB:reload\ : bit;
SIGNAL \ClockCounter:CounterUDB:reload_tc\ : bit;
SIGNAL \ClockCounter:CounterUDB:final_enable\ : bit;
SIGNAL \ClockCounter:CounterUDB:counter_enable\ : bit;
SIGNAL \ClockCounter:CounterUDB:status_0\ : bit;
SIGNAL \ClockCounter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \ClockCounter:CounterUDB:status_1\ : bit;
SIGNAL \ClockCounter:CounterUDB:per_zero\ : bit;
SIGNAL \ClockCounter:CounterUDB:status_2\ : bit;
SIGNAL \ClockCounter:CounterUDB:overflow_status\ : bit;
SIGNAL \ClockCounter:CounterUDB:status_3\ : bit;
SIGNAL \ClockCounter:CounterUDB:underflow_status\ : bit;
SIGNAL \ClockCounter:CounterUDB:status_4\ : bit;
SIGNAL \ClockCounter:CounterUDB:status_5\ : bit;
SIGNAL \ClockCounter:CounterUDB:fifo_full\ : bit;
SIGNAL \ClockCounter:CounterUDB:status_6\ : bit;
SIGNAL \ClockCounter:CounterUDB:fifo_nempty\ : bit;
SIGNAL \ClockCounter:CounterUDB:reset\ : bit;
SIGNAL \ClockCounter:CounterUDB:overflow\ : bit;
SIGNAL \ClockCounter:CounterUDB:dp_dir\ : bit;
SIGNAL \ClockCounter:CounterUDB:per_equal\ : bit;
SIGNAL \ClockCounter:CounterUDB:underflow\ : bit;
SIGNAL \ClockCounter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \ClockCounter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \ClockCounter:CounterUDB:tc_i\ : bit;
SIGNAL \ClockCounter:CounterUDB:tc_reg_i\ : bit;
SIGNAL \ClockCounter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \ClockCounter:CounterUDB:cmp_equal\ : bit;
SIGNAL \ClockCounter:CounterUDB:prevCompare\ : bit;
SIGNAL \ClockCounter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_4241 : bit;
SIGNAL \ClockCounter:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_4189 : bit;
SIGNAL \ClockCounter:CounterUDB:count_enable\ : bit;
SIGNAL \ClockCounter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \ClockCounter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \ClockCounter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \ClockCounter:CounterUDB:nc42\ : bit;
SIGNAL \ClockCounter:CounterUDB:per_FF\ : bit;
SIGNAL \ClockCounter:CounterUDB:cmp_less\ : bit;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ClockCounter:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ClockCounter:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_4238 : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL Net_4274 : bit;
SIGNAL Net_4256 : bit;
SIGNAL \ClockCountFilter:op_clk\ : bit;
SIGNAL \ClockCountFilter:genblk1[0]:or_term\ : bit;
SIGNAL \ClockCountFilter:genblk1[0]:samples_1\ : bit;
SIGNAL \ClockCountFilter:genblk1[0]:samples_0\ : bit;
SIGNAL \ClockCountFilter:genblk1[0]:and_term\ : bit;
SIGNAL \ClockCountFilter:genblk1[0]:last_state\ : bit;
SIGNAL \ClockCountSel:clk\ : bit;
SIGNAL \ClockCountSel:rst\ : bit;
SIGNAL \ClockCountSel:control_out_0\ : bit;
SIGNAL Net_4261 : bit;
SIGNAL \ClockCountSel:control_out_1\ : bit;
SIGNAL Net_4262 : bit;
SIGNAL \ClockCountSel:control_out_2\ : bit;
SIGNAL Net_4263 : bit;
SIGNAL \ClockCountSel:control_out_3\ : bit;
SIGNAL Net_4265 : bit;
SIGNAL \ClockCountSel:control_out_4\ : bit;
SIGNAL Net_4266 : bit;
SIGNAL \ClockCountSel:control_out_5\ : bit;
SIGNAL Net_4267 : bit;
SIGNAL \ClockCountSel:control_out_6\ : bit;
SIGNAL Net_4268 : bit;
SIGNAL \ClockCountSel:control_out_7\ : bit;
SIGNAL \ClockCountSel:control_7\ : bit;
SIGNAL \ClockCountSel:control_6\ : bit;
SIGNAL \ClockCountSel:control_5\ : bit;
SIGNAL \ClockCountSel:control_4\ : bit;
SIGNAL \ClockCountSel:control_3\ : bit;
SIGNAL \ClockCountSel:control_2\ : bit;
SIGNAL \ClockCountSel:control_1\ : bit;
SIGNAL \ClockCountSel:control_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:load_reg\\D\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:last_state\\D\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:load_reg\\D\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \ConsolePort_2:ClockFilter:genblk1[0]:last_state\\D\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:load_reg\\D\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:last_state\\D\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:load_reg\\D\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \ConsolePort_1:ClockFilter:genblk1[0]:last_state\\D\ : bit;
SIGNAL \visualization_1:state_2\\D\ : bit;
SIGNAL \visualization_1:state_1\\D\ : bit;
SIGNAL \visualization_1:state_0\\D\ : bit;
SIGNAL \visualization_1:pos_3\\D\ : bit;
SIGNAL \visualization_1:pos_2\\D\ : bit;
SIGNAL \visualization_1:pos_1\\D\ : bit;
SIGNAL \visualization_1:pos_0\\D\ : bit;
SIGNAL \visualization_1:latched_data0_15\\D\ : bit;
SIGNAL \visualization_1:latched_data0_14\\D\ : bit;
SIGNAL \visualization_1:latched_data0_13\\D\ : bit;
SIGNAL \visualization_1:latched_data0_12\\D\ : bit;
SIGNAL \visualization_1:latched_data0_11\\D\ : bit;
SIGNAL \visualization_1:latched_data0_10\\D\ : bit;
SIGNAL \visualization_1:latched_data0_9\\D\ : bit;
SIGNAL \visualization_1:latched_data0_8\\D\ : bit;
SIGNAL \visualization_1:latched_data0_7\\D\ : bit;
SIGNAL \visualization_1:latched_data0_6\\D\ : bit;
SIGNAL \visualization_1:latched_data0_5\\D\ : bit;
SIGNAL \visualization_1:latched_data0_4\\D\ : bit;
SIGNAL \visualization_1:latched_data0_3\\D\ : bit;
SIGNAL \visualization_1:latched_data0_2\\D\ : bit;
SIGNAL \visualization_1:latched_data0_1\\D\ : bit;
SIGNAL \visualization_1:latched_data0_0\\D\ : bit;
SIGNAL \visualization_1:latched_data1_15\\D\ : bit;
SIGNAL \visualization_1:latched_data1_14\\D\ : bit;
SIGNAL \visualization_1:latched_data1_13\\D\ : bit;
SIGNAL \visualization_1:latched_data1_12\\D\ : bit;
SIGNAL \visualization_1:latched_data1_11\\D\ : bit;
SIGNAL \visualization_1:latched_data1_10\\D\ : bit;
SIGNAL \visualization_1:latched_data1_9\\D\ : bit;
SIGNAL \visualization_1:latched_data1_8\\D\ : bit;
SIGNAL \visualization_1:latched_data1_7\\D\ : bit;
SIGNAL \visualization_1:latched_data1_6\\D\ : bit;
SIGNAL \visualization_1:latched_data1_5\\D\ : bit;
SIGNAL \visualization_1:latched_data1_4\\D\ : bit;
SIGNAL \visualization_1:latched_data1_3\\D\ : bit;
SIGNAL \visualization_1:latched_data1_2\\D\ : bit;
SIGNAL \visualization_1:latched_data1_1\\D\ : bit;
SIGNAL \visualization_1:latched_data1_0\\D\ : bit;
SIGNAL \visualization_1:latched_data2_15\\D\ : bit;
SIGNAL \visualization_1:latched_data2_14\\D\ : bit;
SIGNAL \visualization_1:latched_data2_13\\D\ : bit;
SIGNAL \visualization_1:latched_data2_12\\D\ : bit;
SIGNAL \visualization_1:latched_data2_11\\D\ : bit;
SIGNAL \visualization_1:latched_data2_10\\D\ : bit;
SIGNAL \visualization_1:latched_data2_9\\D\ : bit;
SIGNAL \visualization_1:latched_data2_8\\D\ : bit;
SIGNAL \visualization_1:latched_data2_7\\D\ : bit;
SIGNAL \visualization_1:latched_data2_6\\D\ : bit;
SIGNAL \visualization_1:latched_data2_5\\D\ : bit;
SIGNAL \visualization_1:latched_data2_4\\D\ : bit;
SIGNAL \visualization_1:latched_data2_3\\D\ : bit;
SIGNAL \visualization_1:latched_data2_2\\D\ : bit;
SIGNAL \visualization_1:latched_data2_1\\D\ : bit;
SIGNAL \visualization_1:latched_data2_0\\D\ : bit;
SIGNAL \visualization_1:latched_data3_15\\D\ : bit;
SIGNAL \visualization_1:latched_data3_14\\D\ : bit;
SIGNAL \visualization_1:latched_data3_13\\D\ : bit;
SIGNAL \visualization_1:latched_data3_12\\D\ : bit;
SIGNAL \visualization_1:latched_data3_11\\D\ : bit;
SIGNAL \visualization_1:latched_data3_10\\D\ : bit;
SIGNAL \visualization_1:latched_data3_9\\D\ : bit;
SIGNAL \visualization_1:latched_data3_8\\D\ : bit;
SIGNAL \visualization_1:latched_data3_7\\D\ : bit;
SIGNAL \visualization_1:latched_data3_6\\D\ : bit;
SIGNAL \visualization_1:latched_data3_5\\D\ : bit;
SIGNAL \visualization_1:latched_data3_4\\D\ : bit;
SIGNAL \visualization_1:latched_data3_3\\D\ : bit;
SIGNAL \visualization_1:latched_data3_2\\D\ : bit;
SIGNAL \visualization_1:latched_data3_1\\D\ : bit;
SIGNAL \visualization_1:latched_data3_0\\D\ : bit;
SIGNAL Net_3780D : bit;
SIGNAL \ClockCounter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \ClockCounter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \ClockCounter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \ClockCounter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \ClockCounter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \ClockCounter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \ClockCounter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \ClockCountFilter:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \ClockCountFilter:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \ClockCountFilter:genblk1[0]:last_state\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__P1_D1_net_1 <=  ('1') ;

\ConsolePort_2:Net_68\ <= ((\ConsolePort_2:Net_288\ and \ConsolePort_2:Net_61\));

Net_3489 <= (not \ConsolePort_2:Net_201\);

\ConsolePort_2:WinTimer:TimerUDB:status_tc\ <= ((\ConsolePort_2:WinTimer:TimerUDB:run_mode\ and \ConsolePort_2:WinTimer:TimerUDB:per_zero\));

\ConsolePort_2:WinTimer:TimerUDB:runmode_enable\\D\ <= ((not \ConsolePort_2:WinTimer:TimerUDB:per_zero\ and not Net_3493 and not \ConsolePort_2:WinTimer:TimerUDB:trig_disable\ and \ConsolePort_2:WinTimer:TimerUDB:control_7\)
	OR (not \ConsolePort_2:WinTimer:TimerUDB:run_mode\ and not Net_3493 and not \ConsolePort_2:WinTimer:TimerUDB:trig_disable\ and \ConsolePort_2:WinTimer:TimerUDB:control_7\)
	OR (not \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ and not Net_3493 and not \ConsolePort_2:WinTimer:TimerUDB:trig_disable\ and \ConsolePort_2:WinTimer:TimerUDB:control_7\));

\ConsolePort_2:WinTimer:TimerUDB:trig_disable\\D\ <= ((not Net_3493 and \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ and \ConsolePort_2:WinTimer:TimerUDB:run_mode\ and \ConsolePort_2:WinTimer:TimerUDB:per_zero\)
	OR (not Net_3493 and \ConsolePort_2:WinTimer:TimerUDB:trig_disable\));

\ConsolePort_2:LatchFilter:genblk1[0]:last_state\\D\ <= ((Net_4200 and \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ and \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\)
	OR (Net_3493 and \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\)
	OR (Net_3493 and \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\)
	OR (Net_4200 and Net_3493));

\ConsolePort_2:Net_294\ <= (not \ConsolePort_2:Net_288\);

\ConsolePort_2:ClockTimer:TimerUDB:status_tc\ <= ((\ConsolePort_2:ClockTimer:TimerUDB:run_mode\ and \ConsolePort_2:ClockTimer:TimerUDB:per_zero\));

\ConsolePort_2:ClockTimer:TimerUDB:runmode_enable\\D\ <= ((not \ConsolePort_2:ClockTimer:TimerUDB:per_zero\ and not \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\ and \ConsolePort_2:Net_288\ and \ConsolePort_2:ClockTimer:TimerUDB:control_7\)
	OR (not \ConsolePort_2:ClockTimer:TimerUDB:run_mode\ and not \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\ and \ConsolePort_2:Net_288\ and \ConsolePort_2:ClockTimer:TimerUDB:control_7\)
	OR (not \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\ and not \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\ and \ConsolePort_2:Net_288\ and \ConsolePort_2:ClockTimer:TimerUDB:control_7\));

\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\\D\ <= ((\ConsolePort_2:Net_288\ and \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\ and \ConsolePort_2:ClockTimer:TimerUDB:run_mode\ and \ConsolePort_2:ClockTimer:TimerUDB:per_zero\)
	OR (\ConsolePort_2:Net_288\ and \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\));

\ConsolePort_2:ClockFilter:genblk1[0]:last_state\\D\ <= ((\ConsolePort_2:Net_296\ and \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\ and \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\)
	OR (\ConsolePort_2:Net_288\ and \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\)
	OR (\ConsolePort_2:Net_288\ and \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\)
	OR (\ConsolePort_2:Net_296\ and \ConsolePort_2:Net_288\));

Net_3487 <= (not \ConsolePort_2:Net_213\);

\ConsolePort_1:Net_68\ <= ((\ConsolePort_1:Net_288\ and \ConsolePort_1:Net_61\));

Net_2981 <= (not \ConsolePort_1:Net_201\);

\ConsolePort_1:WinTimer:TimerUDB:status_tc\ <= ((\ConsolePort_1:WinTimer:TimerUDB:run_mode\ and \ConsolePort_1:WinTimer:TimerUDB:per_zero\));

\ConsolePort_1:WinTimer:TimerUDB:runmode_enable\\D\ <= ((not Net_3417 and not \ConsolePort_1:WinTimer:TimerUDB:per_zero\ and not \ConsolePort_1:WinTimer:TimerUDB:trig_disable\ and \ConsolePort_1:WinTimer:TimerUDB:control_7\)
	OR (not Net_3417 and not \ConsolePort_1:WinTimer:TimerUDB:run_mode\ and not \ConsolePort_1:WinTimer:TimerUDB:trig_disable\ and \ConsolePort_1:WinTimer:TimerUDB:control_7\)
	OR (not Net_3417 and not \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ and not \ConsolePort_1:WinTimer:TimerUDB:trig_disable\ and \ConsolePort_1:WinTimer:TimerUDB:control_7\));

\ConsolePort_1:WinTimer:TimerUDB:trig_disable\\D\ <= ((not Net_3417 and \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ and \ConsolePort_1:WinTimer:TimerUDB:run_mode\ and \ConsolePort_1:WinTimer:TimerUDB:per_zero\)
	OR (not Net_3417 and \ConsolePort_1:WinTimer:TimerUDB:trig_disable\));

\ConsolePort_1:LatchFilter:genblk1[0]:last_state\\D\ <= ((Net_4170 and \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ and \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\)
	OR (Net_3417 and \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\)
	OR (Net_3417 and \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\)
	OR (Net_4170 and Net_3417));

\ConsolePort_1:Net_294\ <= (not \ConsolePort_1:Net_288\);

\ConsolePort_1:ClockTimer:TimerUDB:status_tc\ <= ((\ConsolePort_1:ClockTimer:TimerUDB:run_mode\ and \ConsolePort_1:ClockTimer:TimerUDB:per_zero\));

\ConsolePort_1:ClockTimer:TimerUDB:runmode_enable\\D\ <= ((not \ConsolePort_1:ClockTimer:TimerUDB:per_zero\ and not \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\ and \ConsolePort_1:Net_288\ and \ConsolePort_1:ClockTimer:TimerUDB:control_7\)
	OR (not \ConsolePort_1:ClockTimer:TimerUDB:run_mode\ and not \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\ and \ConsolePort_1:Net_288\ and \ConsolePort_1:ClockTimer:TimerUDB:control_7\)
	OR (not \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\ and not \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\ and \ConsolePort_1:Net_288\ and \ConsolePort_1:ClockTimer:TimerUDB:control_7\));

\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\\D\ <= ((\ConsolePort_1:Net_288\ and \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\ and \ConsolePort_1:ClockTimer:TimerUDB:run_mode\ and \ConsolePort_1:ClockTimer:TimerUDB:per_zero\)
	OR (\ConsolePort_1:Net_288\ and \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\));

\ConsolePort_1:ClockFilter:genblk1[0]:last_state\\D\ <= ((\ConsolePort_1:Net_296\ and \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\ and \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\)
	OR (\ConsolePort_1:Net_288\ and \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\)
	OR (\ConsolePort_1:Net_288\ and \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\)
	OR (\ConsolePort_1:Net_296\ and \ConsolePort_1:Net_288\));

Net_3420 <= (not \ConsolePort_1:Net_213\);

Net_3905 <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not Net_3903 and \visualization_1:state_0\));

Net_3895 <= ((not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:latched_data0_0\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data0_1\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_0\ and \visualization_1:pos_1\ and \visualization_1:latched_data0_2\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data0_3\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:pos_2\ and \visualization_1:latched_data0_4\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_1\ and \visualization_1:pos_2\ and \visualization_1:pos_0\ and \visualization_1:latched_data0_5\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_0\ and \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:latched_data0_6\)
	OR (not \visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data0_7\)
	OR (not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:pos_3\ and \visualization_1:latched_data0_8\)
	OR (not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and \visualization_1:pos_3\ and \visualization_1:pos_0\ and \visualization_1:latched_data0_9\)
	OR (not \visualization_1:pos_2\ and not \visualization_1:pos_0\ and \visualization_1:pos_3\ and \visualization_1:pos_1\ and \visualization_1:latched_data0_10\)
	OR (not \visualization_1:pos_2\ and \visualization_1:pos_3\ and \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data0_11\)
	OR (not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:latched_data0_12\)
	OR (not \visualization_1:pos_1\ and \visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:pos_0\ and \visualization_1:latched_data0_13\)
	OR (not \visualization_1:pos_0\ and \visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:latched_data0_14\)
	OR (\visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data0_15\));

Net_3894 <= ((not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:latched_data1_0\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data1_1\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_0\ and \visualization_1:pos_1\ and \visualization_1:latched_data1_2\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data1_3\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:pos_2\ and \visualization_1:latched_data1_4\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_1\ and \visualization_1:pos_2\ and \visualization_1:pos_0\ and \visualization_1:latched_data1_5\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_0\ and \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:latched_data1_6\)
	OR (not \visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data1_7\)
	OR (not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:pos_3\ and \visualization_1:latched_data1_8\)
	OR (not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and \visualization_1:pos_3\ and \visualization_1:pos_0\ and \visualization_1:latched_data1_9\)
	OR (not \visualization_1:pos_2\ and not \visualization_1:pos_0\ and \visualization_1:pos_3\ and \visualization_1:pos_1\ and \visualization_1:latched_data1_10\)
	OR (not \visualization_1:pos_2\ and \visualization_1:pos_3\ and \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data1_11\)
	OR (not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:latched_data1_12\)
	OR (not \visualization_1:pos_1\ and \visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:pos_0\ and \visualization_1:latched_data1_13\)
	OR (not \visualization_1:pos_0\ and \visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:latched_data1_14\)
	OR (\visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data1_15\));

Net_3893 <= ((not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:latched_data2_0\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data2_1\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_0\ and \visualization_1:pos_1\ and \visualization_1:latched_data2_2\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data2_3\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:pos_2\ and \visualization_1:latched_data2_4\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_1\ and \visualization_1:pos_2\ and \visualization_1:pos_0\ and \visualization_1:latched_data2_5\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_0\ and \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:latched_data2_6\)
	OR (not \visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data2_7\)
	OR (not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:pos_3\ and \visualization_1:latched_data2_8\)
	OR (not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and \visualization_1:pos_3\ and \visualization_1:pos_0\ and \visualization_1:latched_data2_9\)
	OR (not \visualization_1:pos_2\ and not \visualization_1:pos_0\ and \visualization_1:pos_3\ and \visualization_1:pos_1\ and \visualization_1:latched_data2_10\)
	OR (not \visualization_1:pos_2\ and \visualization_1:pos_3\ and \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data2_11\)
	OR (not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:latched_data2_12\)
	OR (not \visualization_1:pos_1\ and \visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:pos_0\ and \visualization_1:latched_data2_13\)
	OR (not \visualization_1:pos_0\ and \visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:latched_data2_14\)
	OR (\visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data2_15\));

Net_3785 <= ((not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:latched_data3_0\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data3_1\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_0\ and \visualization_1:pos_1\ and \visualization_1:latched_data3_2\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data3_3\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:pos_2\ and \visualization_1:latched_data3_4\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_1\ and \visualization_1:pos_2\ and \visualization_1:pos_0\ and \visualization_1:latched_data3_5\)
	OR (not \visualization_1:pos_3\ and not \visualization_1:pos_0\ and \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:latched_data3_6\)
	OR (not \visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data3_7\)
	OR (not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:pos_3\ and \visualization_1:latched_data3_8\)
	OR (not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and \visualization_1:pos_3\ and \visualization_1:pos_0\ and \visualization_1:latched_data3_9\)
	OR (not \visualization_1:pos_2\ and not \visualization_1:pos_0\ and \visualization_1:pos_3\ and \visualization_1:pos_1\ and \visualization_1:latched_data3_10\)
	OR (not \visualization_1:pos_2\ and \visualization_1:pos_3\ and \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data3_11\)
	OR (not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:latched_data3_12\)
	OR (not \visualization_1:pos_1\ and \visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:pos_0\ and \visualization_1:latched_data3_13\)
	OR (not \visualization_1:pos_0\ and \visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:latched_data3_14\)
	OR (\visualization_1:pos_3\ and \visualization_1:pos_2\ and \visualization_1:pos_1\ and \visualization_1:pos_0\ and \visualization_1:latched_data3_15\));

\visualization_1:latched_data0_15\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4070_7)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data0_15\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data0_15\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data0_15\));

\visualization_1:latched_data0_14\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4070_6)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data0_14\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data0_14\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data0_14\));

\visualization_1:latched_data0_13\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4070_5)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data0_13\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data0_13\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data0_13\));

\visualization_1:latched_data0_12\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4070_4)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data0_12\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data0_12\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data0_12\));

\visualization_1:latched_data0_11\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4070_3)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data0_11\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data0_11\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data0_11\));

\visualization_1:latched_data0_10\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4070_2)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data0_10\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data0_10\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data0_10\));

\visualization_1:latched_data0_9\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4070_1)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data0_9\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data0_9\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data0_9\));

\visualization_1:latched_data0_8\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4070_0)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data0_8\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data0_8\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data0_8\));

\visualization_1:latched_data0_7\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_3914_7)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data0_7\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data0_7\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data0_7\));

\visualization_1:latched_data0_6\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_3914_6)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data0_6\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data0_6\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data0_6\));

\visualization_1:latched_data0_5\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_3914_5)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data0_5\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data0_5\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data0_5\));

\visualization_1:latched_data0_4\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_3914_4)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data0_4\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data0_4\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data0_4\));

\visualization_1:latched_data0_3\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_3914_3)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data0_3\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data0_3\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data0_3\));

\visualization_1:latched_data0_2\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_3914_2)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data0_2\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data0_2\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data0_2\));

\visualization_1:latched_data0_1\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_3914_1)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data0_1\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data0_1\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data0_1\));

\visualization_1:latched_data0_0\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_3914_0)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data0_0\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data0_0\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data0_0\));

\visualization_1:latched_data1_15\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4071_7)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data1_15\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data1_15\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data1_15\));

\visualization_1:latched_data1_14\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4071_6)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data1_14\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data1_14\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data1_14\));

\visualization_1:latched_data1_13\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4071_5)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data1_13\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data1_13\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data1_13\));

\visualization_1:latched_data1_12\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4071_4)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data1_12\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data1_12\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data1_12\));

\visualization_1:latched_data1_11\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4071_3)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data1_11\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data1_11\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data1_11\));

\visualization_1:latched_data1_10\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4071_2)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data1_10\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data1_10\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data1_10\));

\visualization_1:latched_data1_9\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4071_1)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data1_9\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data1_9\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data1_9\));

\visualization_1:latched_data1_8\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4071_0)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data1_8\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data1_8\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data1_8\));

\visualization_1:latched_data1_7\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4072_7)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data1_7\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data1_7\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data1_7\));

\visualization_1:latched_data1_6\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4072_6)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data1_6\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data1_6\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data1_6\));

\visualization_1:latched_data1_5\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4072_5)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data1_5\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data1_5\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data1_5\));

\visualization_1:latched_data1_4\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4072_4)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data1_4\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data1_4\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data1_4\));

\visualization_1:latched_data1_3\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4072_3)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data1_3\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data1_3\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data1_3\));

\visualization_1:latched_data1_2\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4072_2)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data1_2\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data1_2\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data1_2\));

\visualization_1:latched_data1_1\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4072_1)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data1_1\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data1_1\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data1_1\));

\visualization_1:latched_data1_0\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4072_0)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data1_0\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data1_0\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data1_0\));

\visualization_1:latched_data2_15\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4068_7)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data2_15\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data2_15\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data2_15\));

\visualization_1:latched_data2_14\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4068_6)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data2_14\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data2_14\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data2_14\));

\visualization_1:latched_data2_13\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4068_5)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data2_13\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data2_13\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data2_13\));

\visualization_1:latched_data2_12\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4068_4)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data2_12\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data2_12\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data2_12\));

\visualization_1:latched_data2_11\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4068_3)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data2_11\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data2_11\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data2_11\));

\visualization_1:latched_data2_10\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4068_2)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data2_10\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data2_10\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data2_10\));

\visualization_1:latched_data2_9\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4068_1)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data2_9\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data2_9\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data2_9\));

\visualization_1:latched_data2_8\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4068_0)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data2_8\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data2_8\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data2_8\));

\visualization_1:latched_data2_7\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4045_7)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data2_7\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data2_7\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data2_7\));

\visualization_1:latched_data2_6\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4045_6)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data2_6\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data2_6\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data2_6\));

\visualization_1:latched_data2_5\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4045_5)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data2_5\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data2_5\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data2_5\));

\visualization_1:latched_data2_4\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4045_4)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data2_4\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data2_4\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data2_4\));

\visualization_1:latched_data2_3\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4045_3)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data2_3\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data2_3\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data2_3\));

\visualization_1:latched_data2_2\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4045_2)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data2_2\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data2_2\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data2_2\));

\visualization_1:latched_data2_1\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4045_1)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data2_1\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data2_1\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data2_1\));

\visualization_1:latched_data2_0\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4045_0)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data2_0\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data2_0\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data2_0\));

\visualization_1:latched_data3_15\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4069_7)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data3_15\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data3_15\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data3_15\));

\visualization_1:latched_data3_14\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4069_6)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data3_14\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data3_14\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data3_14\));

\visualization_1:latched_data3_13\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4069_5)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data3_13\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data3_13\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data3_13\));

\visualization_1:latched_data3_12\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4069_4)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data3_12\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data3_12\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data3_12\));

\visualization_1:latched_data3_11\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4069_3)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data3_11\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data3_11\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data3_11\));

\visualization_1:latched_data3_10\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4069_2)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data3_10\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data3_10\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data3_10\));

\visualization_1:latched_data3_9\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4069_1)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data3_9\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data3_9\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data3_9\));

\visualization_1:latched_data3_8\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4069_0)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data3_8\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data3_8\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data3_8\));

\visualization_1:latched_data3_7\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4067_7)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data3_7\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data3_7\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data3_7\));

\visualization_1:latched_data3_6\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4067_6)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data3_6\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data3_6\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data3_6\));

\visualization_1:latched_data3_5\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4067_5)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data3_5\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data3_5\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data3_5\));

\visualization_1:latched_data3_4\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4067_4)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data3_4\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data3_4\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data3_4\));

\visualization_1:latched_data3_3\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4067_3)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data3_3\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data3_3\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data3_3\));

\visualization_1:latched_data3_2\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4067_2)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data3_2\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data3_2\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data3_2\));

\visualization_1:latched_data3_1\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4067_1)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data3_1\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data3_1\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data3_1\));

\visualization_1:latched_data3_0\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:state_0\ and Net_4067_0)
	OR (\visualization_1:state_0\ and \visualization_1:latched_data3_0\)
	OR (\visualization_1:state_1\ and \visualization_1:latched_data3_0\)
	OR (\visualization_1:state_2\ and \visualization_1:latched_data3_0\));

\visualization_1:state_1\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:state_0\)
	OR (not \visualization_1:state_0\ and \visualization_1:state_1\)
	OR (\visualization_1:state_2\ and \visualization_1:state_1\));

\visualization_1:state_0\\D\ <= ((not \visualization_1:state_1\ and \visualization_1:state_0\ and \visualization_1:pos_3\)
	OR (not \visualization_1:state_1\ and \visualization_1:state_0\ and \visualization_1:pos_2\)
	OR (not \visualization_1:state_1\ and \visualization_1:state_0\ and \visualization_1:pos_1\)
	OR (not \visualization_1:state_1\ and \visualization_1:state_0\ and \visualization_1:pos_0\)
	OR (\visualization_1:state_2\ and \visualization_1:state_0\)
	OR (not \visualization_1:state_2\ and not \visualization_1:state_0\));

\visualization_1:pos_3\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:state_0\)
	OR (\visualization_1:pos_3\ and \visualization_1:pos_0\)
	OR (\visualization_1:pos_3\ and \visualization_1:pos_1\)
	OR (\visualization_1:pos_3\ and \visualization_1:pos_2\)
	OR (not \visualization_1:state_0\ and \visualization_1:pos_3\)
	OR (\visualization_1:state_1\ and \visualization_1:pos_3\)
	OR (\visualization_1:state_2\ and \visualization_1:pos_3\));

\visualization_1:pos_2\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:state_0\)
	OR (\visualization_1:pos_2\ and \visualization_1:pos_0\)
	OR (\visualization_1:pos_2\ and \visualization_1:pos_1\)
	OR (not \visualization_1:state_0\ and \visualization_1:pos_2\)
	OR (\visualization_1:state_1\ and \visualization_1:pos_2\)
	OR (\visualization_1:state_2\ and \visualization_1:pos_2\));

\visualization_1:pos_1\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\ and \visualization_1:state_0\)
	OR (\visualization_1:pos_1\ and \visualization_1:pos_0\)
	OR (not \visualization_1:state_0\ and \visualization_1:pos_1\)
	OR (\visualization_1:state_1\ and \visualization_1:pos_1\)
	OR (\visualization_1:state_2\ and \visualization_1:pos_1\));

\visualization_1:pos_0\\D\ <= ((not \visualization_1:state_2\ and not \visualization_1:state_1\ and not \visualization_1:pos_0\ and \visualization_1:state_0\)
	OR (not \visualization_1:state_0\ and \visualization_1:pos_0\)
	OR (\visualization_1:state_1\ and \visualization_1:pos_0\)
	OR (\visualization_1:state_2\ and \visualization_1:pos_0\));

Net_3780D <= ((not \visualization_1:state_2\ and not \visualization_1:state_0\ and \visualization_1:state_1\)
	OR (not \visualization_1:state_1\ and Net_3780)
	OR (\visualization_1:state_2\ and Net_3780));

\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((not \visualization_1:pos_3\ and not \visualization_1:pos_2\ and not \visualization_1:pos_1\ and not \visualization_1:pos_0\));

\ClockCounter:CounterUDB:status_0\ <= ((not \ClockCounter:CounterUDB:prevCompare\ and \ClockCounter:CounterUDB:cmp_out_i\));

\ClockCounter:CounterUDB:status_3\ <= ((not \ClockCounter:CounterUDB:underflow_reg_i\ and \ClockCounter:CounterUDB:reload\));

\ClockCounter:CounterUDB:count_enable\ <= ((not \ClockCounter:CounterUDB:count_stored_i\ and \ClockCounter:CounterUDB:control_7\ and Net_4189));

Net_4256 <= ((not Net_4274 and Net_4201)
	OR (Net_4260 and Net_4274));

\ClockCountFilter:genblk1[0]:last_state\\D\ <= ((not Net_4274 and Net_4201 and \ClockCountFilter:genblk1[0]:samples_1\ and \ClockCountFilter:genblk1[0]:samples_0\)
	OR (Net_4260 and Net_4274 and \ClockCountFilter:genblk1[0]:samples_1\ and \ClockCountFilter:genblk1[0]:samples_0\)
	OR (not Net_4274 and Net_4201 and Net_4238)
	OR (Net_4260 and Net_4238 and Net_4274)
	OR (Net_4238 and \ClockCountFilter:genblk1[0]:samples_0\)
	OR (Net_4238 and \ClockCountFilter:genblk1[0]:samples_1\));

P1_D1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c16e28ed-8ab8-4d86-b9d8-5a923c863a3b",
		drive_mode=>"110110",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"11",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__P1_D1_net_1, tmpOE__P1_D1_net_1),
		y=>(Net_3420, Net_3420),
		fb=>(tmpFB_1__P1_D1_net_1, tmpFB_1__P1_D1_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__P1_D1_net_1, tmpIO_1__P1_D1_net_0),
		siovref=>(tmpSIOVREF__P1_D1_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_1,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_1,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_D1_net_0);
P2_Latch:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6b70201b-2912-4358-8469-5d3f3c69198a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_1),
		y=>(zero),
		fb=>Net_4200,
		analog=>(open),
		io=>(tmpIO_0__P2_Latch_net_0),
		siovref=>(tmpSIOVREF__P2_Latch_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_1,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_1,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P2_Latch_net_0);
P2_Clock:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aef6bb17-7da9-46e2-a4aa-f45b81e63512",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_1),
		y=>(zero),
		fb=>Net_4260,
		analog=>(open),
		io=>(tmpIO_0__P2_Clock_net_0),
		siovref=>(tmpSIOVREF__P2_Clock_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_1,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_1,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P2_Clock_net_0);
\ConsolePort_2:ClockSync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\ConsolePort_2:Net_22\,
		sc_in=>Net_4260,
		sc_out=>\ConsolePort_2:Net_296\);
\ConsolePort_2:Clock_1\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5f0da0ba-69a3-4c7a-a7ac-762d0d02bb7a/fa7d2b21-7458-43b1-ab5c-f9a9fcaacd0b",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ConsolePort_2:Net_22\,
		dig_domain_out=>open);
\ConsolePort_2:RegD0:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_2:Net_68\,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ConsolePort_2:RegD0:bSR:clk_fin\);
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_2:RegD0:bSR:clk_fin\,
		control=>(\ConsolePort_2:RegD0:bSR:control_7\, \ConsolePort_2:RegD0:bSR:control_6\, \ConsolePort_2:RegD0:bSR:control_5\, \ConsolePort_2:RegD0:bSR:control_4\,
			\ConsolePort_2:RegD0:bSR:control_3\, \ConsolePort_2:RegD0:bSR:control_2\, \ConsolePort_2:RegD0:bSR:control_1\, \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\));
\ConsolePort_2:RegD0:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_2:RegD0:bSR:clk_fin\,
		status=>(\ConsolePort_2:RegD0:bSR:status_6\, \ConsolePort_2:RegD0:bSR:status_5\, \ConsolePort_2:RegD0:bSR:status_4\, \ConsolePort_2:RegD0:bSR:status_3\,
			zero, zero, zero),
		interrupt=>\ConsolePort_2:Net_202\);
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_2:RegD0:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_2:RegD0:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_2:RegD0:bSR:so_16_0\,
		f0_bus_stat=>\ConsolePort_2:RegD0:bSR:f0_bus_stat_16_0\,
		f0_blk_stat=>\ConsolePort_2:RegD0:bSR:f0_blk_stat_16_0\,
		f1_bus_stat=>\ConsolePort_2:RegD0:bSR:f1_bus_stat_16_0\,
		f1_blk_stat=>\ConsolePort_2:RegD0:bSR:f1_blk_stat_16_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:sh_right\,
		sol=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:sh_left\,
		msbi=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cap_0\),
		cfbi=>zero,
		cfbo=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_2:RegD0:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_2:RegD0:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_2:Net_201\,
		f0_bus_stat=>\ConsolePort_2:RegD0:bSR:status_4\,
		f0_blk_stat=>\ConsolePort_2:RegD0:bSR:status_3\,
		f1_bus_stat=>\ConsolePort_2:RegD0:bSR:status_6\,
		f1_blk_stat=>\ConsolePort_2:RegD0:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:carry\,
		co=>open,
		sir=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:sh_left\,
		sor=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:msb\,
		cei=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		ceo=>open,
		cli=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		clo=>open,
		zi=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		zo=>open,
		fi=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		fo=>open,
		capi=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cap_0\),
		capo=>open,
		cfbi=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_2:WinTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_2:Net_22\,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\);
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_2:Net_22\,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ConsolePort_2:WinTimer:TimerUDB:Clk_Ctl_i\);
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_2:WinTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\ConsolePort_2:WinTimer:TimerUDB:control_7\, \ConsolePort_2:WinTimer:TimerUDB:control_6\, \ConsolePort_2:WinTimer:TimerUDB:control_5\, \ConsolePort_2:WinTimer:TimerUDB:control_4\,
			\ConsolePort_2:WinTimer:TimerUDB:control_3\, \ConsolePort_2:WinTimer:TimerUDB:control_2\, \ConsolePort_2:WinTimer:TimerUDB:control_1\, \ConsolePort_2:WinTimer:TimerUDB:control_0\));
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_3493,
		clock=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \ConsolePort_2:WinTimer:TimerUDB:status_3\,
			\ConsolePort_2:WinTimer:TimerUDB:status_2\, zero, \ConsolePort_2:WinTimer:TimerUDB:status_tc\),
		interrupt=>Net_3494);
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_3493, \ConsolePort_2:WinTimer:TimerUDB:timer_enable\, \ConsolePort_2:WinTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\ConsolePort_2:WinTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\ConsolePort_2:WinTimer:TimerUDB:nc3\,
		f0_blk_stat=>\ConsolePort_2:WinTimer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cap_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_3493, \ConsolePort_2:WinTimer:TimerUDB:timer_enable\, \ConsolePort_2:WinTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\ConsolePort_2:WinTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\ConsolePort_2:WinTimer:TimerUDB:status_3\,
		f0_blk_stat=>\ConsolePort_2:WinTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cap_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_2:LatchFilter:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_2:Net_22\,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ConsolePort_2:LatchFilter:op_clk\);
\ConsolePort_2:RegD1:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_2:Net_68\,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ConsolePort_2:RegD1:bSR:clk_fin\);
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_2:RegD1:bSR:clk_fin\,
		control=>(\ConsolePort_2:RegD1:bSR:control_7\, \ConsolePort_2:RegD1:bSR:control_6\, \ConsolePort_2:RegD1:bSR:control_5\, \ConsolePort_2:RegD1:bSR:control_4\,
			\ConsolePort_2:RegD1:bSR:control_3\, \ConsolePort_2:RegD1:bSR:control_2\, \ConsolePort_2:RegD1:bSR:control_1\, \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\));
\ConsolePort_2:RegD1:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_2:RegD1:bSR:clk_fin\,
		status=>(\ConsolePort_2:RegD1:bSR:status_6\, \ConsolePort_2:RegD1:bSR:status_5\, \ConsolePort_2:RegD1:bSR:status_4\, \ConsolePort_2:RegD1:bSR:status_3\,
			zero, zero, zero),
		interrupt=>\ConsolePort_2:Net_214\);
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_2:RegD1:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_2:RegD1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_2:RegD1:bSR:so_16_0\,
		f0_bus_stat=>\ConsolePort_2:RegD1:bSR:f0_bus_stat_16_0\,
		f0_blk_stat=>\ConsolePort_2:RegD1:bSR:f0_blk_stat_16_0\,
		f1_bus_stat=>\ConsolePort_2:RegD1:bSR:f1_bus_stat_16_0\,
		f1_blk_stat=>\ConsolePort_2:RegD1:bSR:f1_blk_stat_16_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:sh_right\,
		sol=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:sh_left\,
		msbi=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cap_0\),
		cfbi=>zero,
		cfbo=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_2:RegD1:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_2:RegD1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_2:Net_213\,
		f0_bus_stat=>\ConsolePort_2:RegD1:bSR:status_4\,
		f0_blk_stat=>\ConsolePort_2:RegD1:bSR:status_3\,
		f1_bus_stat=>\ConsolePort_2:RegD1:bSR:status_6\,
		f1_blk_stat=>\ConsolePort_2:RegD1:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:carry\,
		co=>open,
		sir=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:sh_left\,
		sor=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:msb\,
		cei=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		ceo=>open,
		cli=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		clo=>open,
		zi=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		zo=>open,
		fi=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		fo=>open,
		capi=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cap_0\),
		capo=>open,
		cfbi=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_2:ClockTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_2:Net_22\,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ConsolePort_2:ClockTimer:TimerUDB:ClockOutFromEnBlock\);
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_2:Net_22\,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ConsolePort_2:ClockTimer:TimerUDB:Clk_Ctl_i\);
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_2:ClockTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\ConsolePort_2:ClockTimer:TimerUDB:control_7\, \ConsolePort_2:ClockTimer:TimerUDB:control_6\, \ConsolePort_2:ClockTimer:TimerUDB:control_5\, \ConsolePort_2:ClockTimer:TimerUDB:control_4\,
			\ConsolePort_2:ClockTimer:TimerUDB:control_3\, \ConsolePort_2:ClockTimer:TimerUDB:control_2\, \ConsolePort_2:ClockTimer:TimerUDB:control_1\, \ConsolePort_2:ClockTimer:TimerUDB:control_0\));
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\ConsolePort_2:Net_294\,
		clock=>\ConsolePort_2:ClockTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \ConsolePort_2:ClockTimer:TimerUDB:status_3\,
			\ConsolePort_2:ClockTimer:TimerUDB:status_2\, zero, \ConsolePort_2:ClockTimer:TimerUDB:status_tc\),
		interrupt=>\ConsolePort_2:ClockTimer:Net_55\);
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_2:ClockTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(\ConsolePort_2:Net_294\, \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\, \ConsolePort_2:ClockTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\ConsolePort_2:ClockTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\ConsolePort_2:ClockTimer:TimerUDB:status_3\,
		f0_blk_stat=>\ConsolePort_2:ClockTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_2:ClockFilter:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_2:Net_22\,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ConsolePort_2:ClockFilter:op_clk\);
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_1),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_1,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_1,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_1),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_1,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_1,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_3521,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3521);
P1_Clock:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_1),
		y=>(zero),
		fb=>Net_4201,
		analog=>(open),
		io=>(tmpIO_0__P1_Clock_net_0),
		siovref=>(tmpSIOVREF__P1_Clock_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_1,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_1,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_Clock_net_0);
P2_IRQ:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3493);
P2_D1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3ac89069-ae62-41f7-82dd-41ead62f06e0",
		drive_mode=>"110110",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"11",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__P1_D1_net_1, tmpOE__P1_D1_net_1),
		y=>(Net_3487, Net_3487),
		fb=>(tmpFB_1__P2_D1_net_1, tmpFB_1__P2_D1_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__P2_D1_net_1, tmpIO_1__P2_D1_net_0),
		siovref=>(tmpSIOVREF__P2_D1_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_1,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_1,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P2_D1_net_0);
P1_Latch:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4866e61e-55e2-40c8-a247-444096a1130b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_1),
		y=>(zero),
		fb=>Net_4170,
		analog=>(open),
		io=>(tmpIO_0__P1_Latch_net_0),
		siovref=>(tmpSIOVREF__P1_Latch_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_1,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_1,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_Latch_net_0);
P1_IRQ:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3417);
P1_TimerIRQ:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3419);
P2_TimerIRQ:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3494);
\ConsolePort_1:ClockSync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\ConsolePort_1:Net_22\,
		sc_in=>Net_4201,
		sc_out=>\ConsolePort_1:Net_296\);
\ConsolePort_1:Clock_1\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b5675301-1a3d-48cf-a075-b757f3c45982/fa7d2b21-7458-43b1-ab5c-f9a9fcaacd0b",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ConsolePort_1:Net_22\,
		dig_domain_out=>open);
\ConsolePort_1:RegD0:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_1:Net_68\,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ConsolePort_1:RegD0:bSR:clk_fin\);
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_1:RegD0:bSR:clk_fin\,
		control=>(\ConsolePort_1:RegD0:bSR:control_7\, \ConsolePort_1:RegD0:bSR:control_6\, \ConsolePort_1:RegD0:bSR:control_5\, \ConsolePort_1:RegD0:bSR:control_4\,
			\ConsolePort_1:RegD0:bSR:control_3\, \ConsolePort_1:RegD0:bSR:control_2\, \ConsolePort_1:RegD0:bSR:control_1\, \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\));
\ConsolePort_1:RegD0:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_1:RegD0:bSR:clk_fin\,
		status=>(\ConsolePort_1:RegD0:bSR:status_6\, \ConsolePort_1:RegD0:bSR:status_5\, \ConsolePort_1:RegD0:bSR:status_4\, \ConsolePort_1:RegD0:bSR:status_3\,
			zero, zero, zero),
		interrupt=>\ConsolePort_1:Net_202\);
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_1:RegD0:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_1:RegD0:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_1:RegD0:bSR:so_16_0\,
		f0_bus_stat=>\ConsolePort_1:RegD0:bSR:f0_bus_stat_16_0\,
		f0_blk_stat=>\ConsolePort_1:RegD0:bSR:f0_blk_stat_16_0\,
		f1_bus_stat=>\ConsolePort_1:RegD0:bSR:f1_bus_stat_16_0\,
		f1_blk_stat=>\ConsolePort_1:RegD0:bSR:f1_blk_stat_16_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:sh_right\,
		sol=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:sh_left\,
		msbi=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cap_0\),
		cfbi=>zero,
		cfbo=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_1:RegD0:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_1:RegD0:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_1:Net_201\,
		f0_bus_stat=>\ConsolePort_1:RegD0:bSR:status_4\,
		f0_blk_stat=>\ConsolePort_1:RegD0:bSR:status_3\,
		f1_bus_stat=>\ConsolePort_1:RegD0:bSR:status_6\,
		f1_blk_stat=>\ConsolePort_1:RegD0:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:carry\,
		co=>open,
		sir=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:sh_left\,
		sor=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:msb\,
		cei=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		ceo=>open,
		cli=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		clo=>open,
		zi=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		zo=>open,
		fi=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		fo=>open,
		capi=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cap_0\),
		capo=>open,
		cfbi=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_1:WinTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_1:Net_22\,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\);
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_1:Net_22\,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ConsolePort_1:WinTimer:TimerUDB:Clk_Ctl_i\);
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_1:WinTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\ConsolePort_1:WinTimer:TimerUDB:control_7\, \ConsolePort_1:WinTimer:TimerUDB:control_6\, \ConsolePort_1:WinTimer:TimerUDB:control_5\, \ConsolePort_1:WinTimer:TimerUDB:control_4\,
			\ConsolePort_1:WinTimer:TimerUDB:control_3\, \ConsolePort_1:WinTimer:TimerUDB:control_2\, \ConsolePort_1:WinTimer:TimerUDB:control_1\, \ConsolePort_1:WinTimer:TimerUDB:control_0\));
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_3417,
		clock=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \ConsolePort_1:WinTimer:TimerUDB:status_3\,
			\ConsolePort_1:WinTimer:TimerUDB:status_2\, zero, \ConsolePort_1:WinTimer:TimerUDB:status_tc\),
		interrupt=>Net_3419);
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_3417, \ConsolePort_1:WinTimer:TimerUDB:timer_enable\, \ConsolePort_1:WinTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\ConsolePort_1:WinTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\ConsolePort_1:WinTimer:TimerUDB:nc3\,
		f0_blk_stat=>\ConsolePort_1:WinTimer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cap_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_3417, \ConsolePort_1:WinTimer:TimerUDB:timer_enable\, \ConsolePort_1:WinTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\ConsolePort_1:WinTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\ConsolePort_1:WinTimer:TimerUDB:status_3\,
		f0_blk_stat=>\ConsolePort_1:WinTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cap_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_1:LatchFilter:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_1:Net_22\,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ConsolePort_1:LatchFilter:op_clk\);
\ConsolePort_1:RegD1:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_1:Net_68\,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ConsolePort_1:RegD1:bSR:clk_fin\);
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_1:RegD1:bSR:clk_fin\,
		control=>(\ConsolePort_1:RegD1:bSR:control_7\, \ConsolePort_1:RegD1:bSR:control_6\, \ConsolePort_1:RegD1:bSR:control_5\, \ConsolePort_1:RegD1:bSR:control_4\,
			\ConsolePort_1:RegD1:bSR:control_3\, \ConsolePort_1:RegD1:bSR:control_2\, \ConsolePort_1:RegD1:bSR:control_1\, \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\));
\ConsolePort_1:RegD1:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_1:RegD1:bSR:clk_fin\,
		status=>(\ConsolePort_1:RegD1:bSR:status_6\, \ConsolePort_1:RegD1:bSR:status_5\, \ConsolePort_1:RegD1:bSR:status_4\, \ConsolePort_1:RegD1:bSR:status_3\,
			zero, zero, zero),
		interrupt=>\ConsolePort_1:Net_214\);
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_1:RegD1:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_1:RegD1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_1:RegD1:bSR:so_16_0\,
		f0_bus_stat=>\ConsolePort_1:RegD1:bSR:f0_bus_stat_16_0\,
		f0_blk_stat=>\ConsolePort_1:RegD1:bSR:f0_blk_stat_16_0\,
		f1_bus_stat=>\ConsolePort_1:RegD1:bSR:f1_bus_stat_16_0\,
		f1_blk_stat=>\ConsolePort_1:RegD1:bSR:f1_blk_stat_16_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:sh_right\,
		sol=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:sh_left\,
		msbi=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cap_0\),
		cfbi=>zero,
		cfbo=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_1:RegD1:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_1:RegD1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_1:Net_213\,
		f0_bus_stat=>\ConsolePort_1:RegD1:bSR:status_4\,
		f0_blk_stat=>\ConsolePort_1:RegD1:bSR:status_3\,
		f1_bus_stat=>\ConsolePort_1:RegD1:bSR:status_6\,
		f1_blk_stat=>\ConsolePort_1:RegD1:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:carry\,
		co=>open,
		sir=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:sh_left\,
		sor=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:msb\,
		cei=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		ceo=>open,
		cli=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		clo=>open,
		zi=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		zo=>open,
		fi=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		fo=>open,
		capi=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cap_0\),
		capo=>open,
		cfbi=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_1:ClockTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_1:Net_22\,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ConsolePort_1:ClockTimer:TimerUDB:ClockOutFromEnBlock\);
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_1:Net_22\,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ConsolePort_1:ClockTimer:TimerUDB:Clk_Ctl_i\);
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_1:ClockTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\ConsolePort_1:ClockTimer:TimerUDB:control_7\, \ConsolePort_1:ClockTimer:TimerUDB:control_6\, \ConsolePort_1:ClockTimer:TimerUDB:control_5\, \ConsolePort_1:ClockTimer:TimerUDB:control_4\,
			\ConsolePort_1:ClockTimer:TimerUDB:control_3\, \ConsolePort_1:ClockTimer:TimerUDB:control_2\, \ConsolePort_1:ClockTimer:TimerUDB:control_1\, \ConsolePort_1:ClockTimer:TimerUDB:control_0\));
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\ConsolePort_1:Net_294\,
		clock=>\ConsolePort_1:ClockTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \ConsolePort_1:ClockTimer:TimerUDB:status_3\,
			\ConsolePort_1:ClockTimer:TimerUDB:status_2\, zero, \ConsolePort_1:ClockTimer:TimerUDB:status_tc\),
		interrupt=>\ConsolePort_1:ClockTimer:Net_55\);
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_1:ClockTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(\ConsolePort_1:Net_294\, \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\, \ConsolePort_1:ClockTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\ConsolePort_1:ClockTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\ConsolePort_1:ClockTimer:TimerUDB:status_3\,
		f0_blk_stat=>\ConsolePort_1:ClockTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_1:ClockFilter:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_1:Net_22\,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ConsolePort_1:ClockFilter:op_clk\);
P1_D0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2bf0bbcf-f09a-49c8-b405-4de519296faf",
		drive_mode=>"110110",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"11",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__P1_D1_net_1, tmpOE__P1_D1_net_1),
		y=>(Net_2981, Net_2981),
		fb=>(tmpFB_1__P1_D0_net_1, tmpFB_1__P1_D0_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__P1_D0_net_1, tmpIO_1__P1_D0_net_0),
		siovref=>(tmpSIOVREF__P1_D0_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_1,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_1,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_D0_net_0);
P2_D0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"06371071-8061-4ab5-8e26-2e8021ba7a47",
		drive_mode=>"110110",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"11",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__P1_D1_net_1, tmpOE__P1_D1_net_1),
		y=>(Net_3489, Net_3489),
		fb=>(tmpFB_1__P2_D0_net_1, tmpFB_1__P2_D0_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__P2_D0_net_1, tmpIO_1__P2_D0_net_0),
		siovref=>(tmpSIOVREF__P2_D0_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_1,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_1,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P2_D0_net_0);
\Vis_L_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_4072_7, Net_4072_6, Net_4072_5, Net_4072_4,
			Net_4072_3, Net_4072_2, Net_4072_1, Net_4072_0));
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\,
		y=>\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\,
		y=>\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\);
\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\visualization_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\);
Vis_Latch:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_1),
		y=>Net_3780,
		fb=>(tmpFB_0__Vis_Latch_net_0),
		analog=>(open),
		io=>(tmpIO_0__Vis_Latch_net_0),
		siovref=>(tmpSIOVREF__Vis_Latch_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_1,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_1,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vis_Latch_net_0);
Vis_Clock:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d36ede1c-fd01-40bd-99ef-3408dcd496d4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_1),
		y=>Net_3905,
		fb=>(tmpFB_0__Vis_Clock_net_0),
		analog=>(open),
		io=>(tmpIO_0__Vis_Clock_net_0),
		siovref=>(tmpSIOVREF__Vis_Clock_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_1,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_1,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vis_Clock_net_0);
Vis_D0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ac8e2d9a-11ca-4f0e-ab79-f37848fceafb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_1),
		y=>Net_3895,
		fb=>(tmpFB_0__Vis_D0_net_0),
		analog=>(open),
		io=>(tmpIO_0__Vis_D0_net_0),
		siovref=>(tmpSIOVREF__Vis_D0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_1,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_1,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vis_D0_net_0);
Vis_D1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5b9d18a5-7024-46c7-844c-1fb1a6cd9ad2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_1),
		y=>Net_3894,
		fb=>(tmpFB_0__Vis_D1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Vis_D1_net_0),
		siovref=>(tmpSIOVREF__Vis_D1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_1,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_1,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vis_D1_net_0);
Vis_D2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"debce457-3fc7-4568-99f9-871ef15d1a26",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_1),
		y=>Net_3893,
		fb=>(tmpFB_0__Vis_D2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Vis_D2_net_0),
		siovref=>(tmpSIOVREF__Vis_D2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_1,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_1,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vis_D2_net_0);
Vis_D3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"022467f7-d11d-430a-8818-b6b60b68892f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_1),
		y=>Net_3785,
		fb=>(tmpFB_0__Vis_D3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Vis_D3_net_0),
		siovref=>(tmpSIOVREF__Vis_D3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_1,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_1,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vis_D3_net_0);
VisClock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"da73d078-6b44-4aba-befd-b60d0e234c26",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_4116,
		dig_domain_out=>open);
\Vis_L:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_3914_7, Net_3914_6, Net_3914_5, Net_3914_4,
			Net_3914_3, Net_3914_2, Net_3914_1, Net_3914_0));
\Vis_H:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_4070_7, Net_4070_6, Net_4070_5, Net_4070_4,
			Net_4070_3, Net_4070_2, Net_4070_1, Net_4070_0));
\Vis_H_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_4071_7, Net_4071_6, Net_4071_5, Net_4071_4,
			Net_4071_3, Net_4071_2, Net_4071_1, Net_4071_0));
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7ee82cc2-2fd8-40da-b1a3-34231508222d",
		source_clock_id=>"",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_4184,
		dig_domain_out=>open);
\VisClockSync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_4184,
		sc_in=>Net_4116,
		sc_out=>Net_3903);
\Vis_L_2:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_4045_7, Net_4045_6, Net_4045_5, Net_4045_4,
			Net_4045_3, Net_4045_2, Net_4045_1, Net_4045_0));
\Vis_H_2:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_4068_7, Net_4068_6, Net_4068_5, Net_4068_4,
			Net_4068_3, Net_4068_2, Net_4068_1, Net_4068_0));
\Vis_L_3:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_4067_7, Net_4067_6, Net_4067_5, Net_4067_4,
			Net_4067_3, Net_4067_2, Net_4067_1, Net_4067_0));
\Vis_H_3:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_4069_7, Net_4069_6, Net_4069_5, Net_4069_4,
			Net_4069_3, Net_4069_2, Net_4069_1, Net_4069_0));
\ClockCounter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_4275,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ClockCounter:CounterUDB:ClockOutFromEnBlock\);
\ClockCounter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_4275,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ClockCounter:CounterUDB:Clk_Ctl_i\);
\ClockCounter:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ClockCounter:CounterUDB:Clk_Ctl_i\,
		control=>(\ClockCounter:CounterUDB:control_7\, \ClockCounter:CounterUDB:control_6\, \ClockCounter:CounterUDB:control_5\, \ClockCounter:CounterUDB:control_4\,
			\ClockCounter:CounterUDB:control_3\, \ClockCounter:CounterUDB:control_2\, \ClockCounter:CounterUDB:control_1\, \ClockCounter:CounterUDB:control_0\));
\ClockCounter:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\ClockCounter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\ClockCounter:CounterUDB:status_6\, \ClockCounter:CounterUDB:status_5\, zero, \ClockCounter:CounterUDB:status_3\,
			zero, \ClockCounter:CounterUDB:reload\, \ClockCounter:CounterUDB:status_0\),
		interrupt=>Net_4107);
\ClockCounter:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ClockCounter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \ClockCounter:CounterUDB:count_enable\, \ClockCounter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\ClockCounter:CounterUDB:per_equal\,
		cl0=>\ClockCounter:CounterUDB:nc42\,
		z0=>\ClockCounter:CounterUDB:reload\,
		ff0=>\ClockCounter:CounterUDB:per_FF\,
		ce1=>\ClockCounter:CounterUDB:cmp_out_i\,
		cl1=>\ClockCounter:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\ClockCounter:CounterUDB:status_6\,
		f0_blk_stat=>\ClockCounter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
ClockCounter_IRQ:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_4107);
\CounterSync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_4275,
		sc_in=>Net_4238,
		sc_out=>Net_4189);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6e0776e9-414b-47bd-a92d-454e87059c75",
		source_clock_id=>"",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_4275,
		dig_domain_out=>open);
\ClockCountFilter:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_4275,
		enable=>tmpOE__P1_D1_net_1,
		clock_out=>\ClockCountFilter:op_clk\);
\ClockCountSel:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\ClockCountSel:control_7\, \ClockCountSel:control_6\, \ClockCountSel:control_5\, \ClockCountSel:control_4\,
			\ClockCountSel:control_3\, \ClockCountSel:control_2\, \ClockCountSel:control_1\, Net_4274));
\ConsolePort_2:RegD0:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_2:RegD0:bSR:clk_fin\,
		q=>\ConsolePort_2:RegD0:bSR:load_reg\);
\ConsolePort_2:WinTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_2:WinTimer:TimerUDB:capture_last\);
\ConsolePort_2:WinTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\ConsolePort_2:WinTimer:TimerUDB:control_7\,
		clk=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_2:WinTimer:TimerUDB:run_mode\);
\ConsolePort_2:WinTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\ConsolePort_2:WinTimer:TimerUDB:status_tc\,
		clk=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_2:WinTimer:TimerUDB:tc_reg_i\);
\ConsolePort_2:WinTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_2:WinTimer:TimerUDB:capture_out_reg_i\);
\ConsolePort_2:WinTimer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\ConsolePort_2:WinTimer:TimerUDB:runmode_enable\\D\,
		clk=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_2:WinTimer:TimerUDB:timer_enable\);
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\ConsolePort_2:WinTimer:TimerUDB:trig_disable\\D\,
		clk=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_2:WinTimer:TimerUDB:trig_disable\);
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\,
		clk=>\ConsolePort_2:LatchFilter:op_clk\,
		q=>\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\);
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>Net_4200,
		clk=>\ConsolePort_2:LatchFilter:op_clk\,
		q=>\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\);
\ConsolePort_2:LatchFilter:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\ConsolePort_2:LatchFilter:genblk1[0]:last_state\\D\,
		clk=>\ConsolePort_2:LatchFilter:op_clk\,
		q=>Net_3493);
\ConsolePort_2:RegD1:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_2:RegD1:bSR:clk_fin\,
		q=>\ConsolePort_2:RegD1:bSR:load_reg\);
\ConsolePort_2:ClockTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_2:ClockTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_2:ClockTimer:TimerUDB:capture_last\);
\ConsolePort_2:ClockTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\ConsolePort_2:ClockTimer:TimerUDB:control_7\,
		clk=>\ConsolePort_2:ClockTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_2:ClockTimer:TimerUDB:run_mode\);
\ConsolePort_2:ClockTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\ConsolePort_2:ClockTimer:TimerUDB:status_tc\,
		clk=>\ConsolePort_2:ClockTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_2:Net_61\);
\ConsolePort_2:ClockTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_2:ClockTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_2:ClockTimer:TimerUDB:capture_out_reg_i\);
\ConsolePort_2:ClockTimer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\ConsolePort_2:ClockTimer:TimerUDB:runmode_enable\\D\,
		clk=>\ConsolePort_2:ClockTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\);
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\\D\,
		clk=>\ConsolePort_2:ClockTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\);
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\,
		clk=>\ConsolePort_2:ClockFilter:op_clk\,
		q=>\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\);
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>\ConsolePort_2:Net_296\,
		clk=>\ConsolePort_2:ClockFilter:op_clk\,
		q=>\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\);
\ConsolePort_2:ClockFilter:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\ConsolePort_2:ClockFilter:genblk1[0]:last_state\\D\,
		clk=>\ConsolePort_2:ClockFilter:op_clk\,
		q=>\ConsolePort_2:Net_288\);
\ConsolePort_1:RegD0:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_1:RegD0:bSR:clk_fin\,
		q=>\ConsolePort_1:RegD0:bSR:load_reg\);
\ConsolePort_1:WinTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_1:WinTimer:TimerUDB:capture_last\);
\ConsolePort_1:WinTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\ConsolePort_1:WinTimer:TimerUDB:control_7\,
		clk=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_1:WinTimer:TimerUDB:run_mode\);
\ConsolePort_1:WinTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\ConsolePort_1:WinTimer:TimerUDB:status_tc\,
		clk=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_1:WinTimer:TimerUDB:tc_reg_i\);
\ConsolePort_1:WinTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_1:WinTimer:TimerUDB:capture_out_reg_i\);
\ConsolePort_1:WinTimer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\ConsolePort_1:WinTimer:TimerUDB:runmode_enable\\D\,
		clk=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_1:WinTimer:TimerUDB:timer_enable\);
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\ConsolePort_1:WinTimer:TimerUDB:trig_disable\\D\,
		clk=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_1:WinTimer:TimerUDB:trig_disable\);
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\,
		clk=>\ConsolePort_1:LatchFilter:op_clk\,
		q=>\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\);
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>Net_4170,
		clk=>\ConsolePort_1:LatchFilter:op_clk\,
		q=>\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\);
\ConsolePort_1:LatchFilter:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\ConsolePort_1:LatchFilter:genblk1[0]:last_state\\D\,
		clk=>\ConsolePort_1:LatchFilter:op_clk\,
		q=>Net_3417);
\ConsolePort_1:RegD1:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_1:RegD1:bSR:clk_fin\,
		q=>\ConsolePort_1:RegD1:bSR:load_reg\);
\ConsolePort_1:ClockTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_1:ClockTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_1:ClockTimer:TimerUDB:capture_last\);
\ConsolePort_1:ClockTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\ConsolePort_1:ClockTimer:TimerUDB:control_7\,
		clk=>\ConsolePort_1:ClockTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_1:ClockTimer:TimerUDB:run_mode\);
\ConsolePort_1:ClockTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\ConsolePort_1:ClockTimer:TimerUDB:status_tc\,
		clk=>\ConsolePort_1:ClockTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_1:Net_61\);
\ConsolePort_1:ClockTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_1:ClockTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_1:ClockTimer:TimerUDB:capture_out_reg_i\);
\ConsolePort_1:ClockTimer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\ConsolePort_1:ClockTimer:TimerUDB:runmode_enable\\D\,
		clk=>\ConsolePort_1:ClockTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\);
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\\D\,
		clk=>\ConsolePort_1:ClockTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\);
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\,
		clk=>\ConsolePort_1:ClockFilter:op_clk\,
		q=>\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\);
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>\ConsolePort_1:Net_296\,
		clk=>\ConsolePort_1:ClockFilter:op_clk\,
		q=>\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\);
\ConsolePort_1:ClockFilter:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\ConsolePort_1:ClockFilter:genblk1[0]:last_state\\D\,
		clk=>\ConsolePort_1:ClockFilter:op_clk\,
		q=>\ConsolePort_1:Net_288\);
\visualization_1:state_2\:cy_dff
	PORT MAP(d=>\visualization_1:state_2\,
		clk=>Net_3903,
		q=>\visualization_1:state_2\);
\visualization_1:state_1\:cy_dff
	PORT MAP(d=>\visualization_1:state_1\\D\,
		clk=>Net_3903,
		q=>\visualization_1:state_1\);
\visualization_1:state_0\:cy_dff
	PORT MAP(d=>\visualization_1:state_0\\D\,
		clk=>Net_3903,
		q=>\visualization_1:state_0\);
\visualization_1:pos_3\:cy_dff
	PORT MAP(d=>\visualization_1:pos_3\\D\,
		clk=>Net_3903,
		q=>\visualization_1:pos_3\);
\visualization_1:pos_2\:cy_dff
	PORT MAP(d=>\visualization_1:pos_2\\D\,
		clk=>Net_3903,
		q=>\visualization_1:pos_2\);
\visualization_1:pos_1\:cy_dff
	PORT MAP(d=>\visualization_1:pos_1\\D\,
		clk=>Net_3903,
		q=>\visualization_1:pos_1\);
\visualization_1:pos_0\:cy_dff
	PORT MAP(d=>\visualization_1:pos_0\\D\,
		clk=>Net_3903,
		q=>\visualization_1:pos_0\);
\visualization_1:latched_data0_15\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data0_15\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data0_15\);
\visualization_1:latched_data0_14\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data0_14\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data0_14\);
\visualization_1:latched_data0_13\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data0_13\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data0_13\);
\visualization_1:latched_data0_12\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data0_12\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data0_12\);
\visualization_1:latched_data0_11\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data0_11\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data0_11\);
\visualization_1:latched_data0_10\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data0_10\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data0_10\);
\visualization_1:latched_data0_9\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data0_9\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data0_9\);
\visualization_1:latched_data0_8\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data0_8\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data0_8\);
\visualization_1:latched_data0_7\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data0_7\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data0_7\);
\visualization_1:latched_data0_6\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data0_6\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data0_6\);
\visualization_1:latched_data0_5\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data0_5\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data0_5\);
\visualization_1:latched_data0_4\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data0_4\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data0_4\);
\visualization_1:latched_data0_3\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data0_3\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data0_3\);
\visualization_1:latched_data0_2\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data0_2\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data0_2\);
\visualization_1:latched_data0_1\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data0_1\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data0_1\);
\visualization_1:latched_data0_0\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data0_0\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data0_0\);
\visualization_1:latched_data1_15\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data1_15\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data1_15\);
\visualization_1:latched_data1_14\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data1_14\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data1_14\);
\visualization_1:latched_data1_13\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data1_13\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data1_13\);
\visualization_1:latched_data1_12\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data1_12\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data1_12\);
\visualization_1:latched_data1_11\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data1_11\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data1_11\);
\visualization_1:latched_data1_10\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data1_10\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data1_10\);
\visualization_1:latched_data1_9\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data1_9\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data1_9\);
\visualization_1:latched_data1_8\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data1_8\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data1_8\);
\visualization_1:latched_data1_7\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data1_7\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data1_7\);
\visualization_1:latched_data1_6\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data1_6\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data1_6\);
\visualization_1:latched_data1_5\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data1_5\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data1_5\);
\visualization_1:latched_data1_4\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data1_4\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data1_4\);
\visualization_1:latched_data1_3\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data1_3\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data1_3\);
\visualization_1:latched_data1_2\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data1_2\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data1_2\);
\visualization_1:latched_data1_1\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data1_1\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data1_1\);
\visualization_1:latched_data1_0\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data1_0\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data1_0\);
\visualization_1:latched_data2_15\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data2_15\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data2_15\);
\visualization_1:latched_data2_14\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data2_14\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data2_14\);
\visualization_1:latched_data2_13\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data2_13\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data2_13\);
\visualization_1:latched_data2_12\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data2_12\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data2_12\);
\visualization_1:latched_data2_11\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data2_11\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data2_11\);
\visualization_1:latched_data2_10\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data2_10\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data2_10\);
\visualization_1:latched_data2_9\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data2_9\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data2_9\);
\visualization_1:latched_data2_8\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data2_8\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data2_8\);
\visualization_1:latched_data2_7\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data2_7\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data2_7\);
\visualization_1:latched_data2_6\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data2_6\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data2_6\);
\visualization_1:latched_data2_5\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data2_5\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data2_5\);
\visualization_1:latched_data2_4\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data2_4\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data2_4\);
\visualization_1:latched_data2_3\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data2_3\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data2_3\);
\visualization_1:latched_data2_2\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data2_2\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data2_2\);
\visualization_1:latched_data2_1\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data2_1\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data2_1\);
\visualization_1:latched_data2_0\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data2_0\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data2_0\);
\visualization_1:latched_data3_15\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data3_15\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data3_15\);
\visualization_1:latched_data3_14\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data3_14\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data3_14\);
\visualization_1:latched_data3_13\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data3_13\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data3_13\);
\visualization_1:latched_data3_12\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data3_12\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data3_12\);
\visualization_1:latched_data3_11\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data3_11\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data3_11\);
\visualization_1:latched_data3_10\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data3_10\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data3_10\);
\visualization_1:latched_data3_9\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data3_9\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data3_9\);
\visualization_1:latched_data3_8\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data3_8\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data3_8\);
\visualization_1:latched_data3_7\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data3_7\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data3_7\);
\visualization_1:latched_data3_6\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data3_6\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data3_6\);
\visualization_1:latched_data3_5\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data3_5\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data3_5\);
\visualization_1:latched_data3_4\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data3_4\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data3_4\);
\visualization_1:latched_data3_3\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data3_3\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data3_3\);
\visualization_1:latched_data3_2\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data3_2\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data3_2\);
\visualization_1:latched_data3_1\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data3_1\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data3_1\);
\visualization_1:latched_data3_0\:cy_dff
	PORT MAP(d=>\visualization_1:latched_data3_0\\D\,
		clk=>Net_3903,
		q=>\visualization_1:latched_data3_0\);
Net_3780:cy_dff
	PORT MAP(d=>Net_3780D,
		clk=>Net_3903,
		q=>Net_3780);
\ClockCounter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ClockCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ClockCounter:CounterUDB:prevCapture\);
\ClockCounter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ClockCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ClockCounter:CounterUDB:overflow_reg_i\);
\ClockCounter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\ClockCounter:CounterUDB:reload\,
		clk=>\ClockCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ClockCounter:CounterUDB:underflow_reg_i\);
\ClockCounter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\ClockCounter:CounterUDB:reload\,
		clk=>\ClockCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ClockCounter:CounterUDB:tc_reg_i\);
\ClockCounter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\ClockCounter:CounterUDB:cmp_out_i\,
		clk=>\ClockCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ClockCounter:CounterUDB:prevCompare\);
\ClockCounter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\ClockCounter:CounterUDB:cmp_out_i\,
		clk=>\ClockCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ClockCounter:CounterUDB:cmp_out_reg_i\);
\ClockCounter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_4189,
		clk=>\ClockCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ClockCounter:CounterUDB:count_stored_i\);
\ClockCountFilter:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\ClockCountFilter:genblk1[0]:samples_0\,
		clk=>\ClockCountFilter:op_clk\,
		q=>\ClockCountFilter:genblk1[0]:samples_1\);
\ClockCountFilter:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>Net_4256,
		clk=>\ClockCountFilter:op_clk\,
		q=>\ClockCountFilter:genblk1[0]:samples_0\);
\ClockCountFilter:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\ClockCountFilter:genblk1[0]:last_state\\D\,
		clk=>\ClockCountFilter:op_clk\,
		q=>Net_4238);

END R_T_L;
