<div id="pf5a" class="pf w0 h0" data-page-no="5a"><div class="pc pc5a w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg5a.png"/><div class="t m0 x14 h8 y6c3 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">The chosen clock must remain enabled if the LPTMR is to</div><div class="t m0 x3e hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">continue operating in all required low-power modes.</div><div class="t m0 x9a h6 y6c4 ff1 fs3 fc0 sc0 ls0 ws0">LPTMR0_PSR[PCS]<span class="_ _106"> </span>Prescaler/glitch filter clock</div><div class="t m0 xda h37 y6c5 ff1 fs3 fc0 sc0 ls0 ws1e4">number <span class="ws0 va">Chip clock</span></div><div class="t m0 x89 h7 y6c6 ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _c9"> </span>0<span class="_ _cc"> </span>MCGIRCLK — internal reference clock</div><div class="t m0 x8a h7 y6c7 ff2 fs4 fc0 sc0 ls0 ws0">(not available in LLS and VLLS modes)</div><div class="t m0 x89 h7 y6c8 ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _c9"> </span>1<span class="_ _cc"> </span>LPO — 1 kHz clock (not available in</div><div class="t m0 x8a h7 y6c9 ff2 fs4 fc0 sc0 ls0 ws0">VLLS0 mode)</div><div class="t m0 x89 h7 y6ca ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _c9"> </span>2<span class="_ _cc"> </span>ERCLK32K (not available in VLLS0</div><div class="t m0 x8a h7 y5ff ff2 fs4 fc0 sc0 ls0 ws0">mode when using 32 kHz oscillator)</div><div class="t m0 x89 h7 y600 ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _c9"> </span>3<span class="_ _cc"> </span>OSCERCLK — external reference clock</div><div class="t m0 x8a h7 y6cb ff2 fs4 fc0 sc0 ls0 ws0">(not available in VLLS0 mode)</div><div class="t m0 x9 hf y6cc ff3 fs5 fc0 sc0 ls0 ws0">See <span class="fc1">Clock Distribution</span> for more details on these clocks.</div><div class="t m0 x9 he y6cd ff1 fs1 fc0 sc0 ls0 ws0">3.8.4<span class="_ _b"> </span>RTC configuration</div><div class="t m0 x9 hf y6ce ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. For a</div><div class="t m0 x9 hf y6cf ff3 fs5 fc0 sc0 ls0 ws0">comprehensive description of the module itself, see the module’s dedicated chapter.</div><div class="c x8c y6d0 w8 h20"><div class="t m2 xd9 h1a y5c2 ff2 fsb fc0 sc0 ls0 ws0">Signal multiplexing</div><div class="t m0 xab h1a y37c ff2 fsb fc0 sc0 ls0">Register</div><div class="t m0 xab h1a y37d ff2 fsb fc0 sc0 ls0">access</div><div class="t m0 xac h1a y37e ff2 fsb fc0 sc0 ls0">Peripheral</div><div class="t m0 xad h1a y37f ff2 fsb fc0 sc0 ls0">bridge</div><div class="t m0 x2a h1a y5c3 ff2 fsb fc0 sc0 ls0 ws0">Module signals</div><div class="t m0 x7b h19 y6d1 ff2 fsa fc0 sc0 ls0 ws0">Real-time clock</div></div><div class="t m0 x18 h9 y6d2 ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-27. RTC configuration</div><div class="t m0 x8 h9 y6d3 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-42.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y6d4 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y6d5 ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _61"> </span>RTC<span class="_ _107"> </span><span class="fc1">RTC</span></div><div class="t m0 x4b h7 y6d6 ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x94 h7 y6d7 ff2 fs4 fc0 sc0 ls0 ws1c0">Clocking <span class="fc1 ws0">Clock Distribution</span></div><div class="t m0 x88 h7 y6d8 ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Timers</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">90<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:77.716000px;bottom:490.450000px;width:104.622000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf255" data-dest-detail='[597,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:397.553000px;bottom:176.589000px;width:18.495000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,457.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:161.089000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:371.795000px;bottom:145.589000px;width:70.011000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:130.089000px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
