// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Sat May 27 22:58:25 2023
// Host        : DESKTOP-6944MLT running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pmlp_computeS2_0_2_sim_netlist.v
// Design      : pmlp_computeS2_0_2
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z045ffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CloneStreamOnce
   (\mOutPtr_reg[0] ,
    mOutPtr110_out,
    internal_empty_n_reg,
    Q,
    CloneStreamOnce_U0_out1_V_V_write,
    \mOutPtr_reg[0]_0 ,
    in_1_V_V_full_n,
    grouperPE_U0_inStream_V_V_read,
    in_1_V_V_empty_n,
    CloneStreamOnce_U0_ap_start,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    inStr_V_V_empty_n);
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output internal_empty_n_reg;
  output [0:0]Q;
  output CloneStreamOnce_U0_out1_V_V_write;
  input \mOutPtr_reg[0]_0 ;
  input in_1_V_V_full_n;
  input grouperPE_U0_inStream_V_V_read;
  input in_1_V_V_empty_n;
  input CloneStreamOnce_U0_ap_start;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input inStr_V_V_empty_n;

  wire CloneStreamOnce_U0_ap_start;
  wire CloneStreamOnce_U0_out1_V_V_write;
  wire [0:0]Q;
  wire \ap_CS_fsm[1]_i_2__0_n_7 ;
  wire \ap_CS_fsm[2]_i_2__0_n_7 ;
  wire \ap_CS_fsm[2]_i_3__0_n_7 ;
  wire \ap_CS_fsm[2]_i_4__0_n_7 ;
  wire \ap_CS_fsm[2]_i_5_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_7_[2] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm16_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_7;
  wire ap_enable_reg_pp0_iter1_i_3__0_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grouperPE_U0_inStream_V_V_read;
  wire [10:0]i_6_fu_73_p2;
  wire i_reg_56;
  wire i_reg_560;
  wire \i_reg_56[10]_i_4_n_7 ;
  wire [10:0]i_reg_56_reg__0;
  wire inStr_V_V_empty_n;
  wire in_1_V_V_empty_n;
  wire in_1_V_V_full_n;
  wire internal_empty_n_reg;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_2__0_n_7 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \tmp_reg_79[0]_i_1_n_7 ;
  wire \tmp_reg_79_reg_n_7_[0] ;

  LUT4 #(
    .INIT(16'h00F7)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(CloneStreamOnce_U0_ap_start),
        .I1(Q),
        .I2(\ap_CS_fsm_reg_n_7_[2] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hE0ECECEC)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(CloneStreamOnce_U0_ap_start),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[1]_i_2__0_n_7 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0000FDDD)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(\tmp_reg_79_reg_n_7_[0] ),
        .I2(inStr_V_V_empty_n),
        .I3(in_1_V_V_full_n),
        .I4(\ap_CS_fsm[2]_i_2__0_n_7 ),
        .O(\ap_CS_fsm[1]_i_2__0_n_7 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_7 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3__0_n_7 ),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(i_reg_56_reg__0[10]),
        .I1(i_reg_56_reg__0[2]),
        .I2(i_reg_56_reg__0[5]),
        .I3(\ap_CS_fsm[2]_i_4__0_n_7 ),
        .I4(\ap_CS_fsm[2]_i_5_n_7 ),
        .O(\ap_CS_fsm[2]_i_2__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h555D5D5D)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_79_reg_n_7_[0] ),
        .I3(inStr_V_V_empty_n),
        .I4(in_1_V_V_full_n),
        .O(\ap_CS_fsm[2]_i_3__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(i_reg_56_reg__0[1]),
        .I1(i_reg_56_reg__0[0]),
        .I2(i_reg_56_reg__0[8]),
        .I3(i_reg_56_reg__0[3]),
        .O(\ap_CS_fsm[2]_i_4__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(i_reg_56_reg__0[6]),
        .I1(i_reg_56_reg__0[4]),
        .I2(i_reg_56_reg__0[9]),
        .I3(i_reg_56_reg__0[7]),
        .O(\ap_CS_fsm[2]_i_5_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_7_[2] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEEEEE00000000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(\ap_CS_fsm[2]_i_2__0_n_7 ),
        .I1(\ap_CS_fsm[2]_i_3__0_n_7 ),
        .I2(Q),
        .I3(CloneStreamOnce_U0_ap_start),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC055C00000000000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_NS_fsm16_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_2__0_n_7 ),
        .I3(ap_enable_reg_pp0_iter1_i_3__0_n_7),
        .I4(ap_enable_reg_pp0_iter1_reg_n_7),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_7));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2__0
       (.I0(CloneStreamOnce_U0_ap_start),
        .I1(Q),
        .O(ap_NS_fsm16_out));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    ap_enable_reg_pp0_iter1_i_3__0
       (.I0(in_1_V_V_full_n),
        .I1(inStr_V_V_empty_n),
        .I2(\tmp_reg_79_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .O(ap_enable_reg_pp0_iter1_i_3__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_56[0]_i_1 
       (.I0(i_reg_56_reg__0[0]),
        .O(i_6_fu_73_p2[0]));
  LUT5 #(
    .INIT(32'hF7000000)) 
    \i_reg_56[10]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_7 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3__0_n_7 ),
        .I3(Q),
        .I4(CloneStreamOnce_U0_ap_start),
        .O(i_reg_56));
  LUT3 #(
    .INIT(8'h08)) 
    \i_reg_56[10]_i_2 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_7 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3__0_n_7 ),
        .O(i_reg_560));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_reg_56[10]_i_3 
       (.I0(i_reg_56_reg__0[10]),
        .I1(i_reg_56_reg__0[8]),
        .I2(i_reg_56_reg__0[6]),
        .I3(\i_reg_56[10]_i_4_n_7 ),
        .I4(i_reg_56_reg__0[7]),
        .I5(i_reg_56_reg__0[9]),
        .O(i_6_fu_73_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_reg_56[10]_i_4 
       (.I0(i_reg_56_reg__0[5]),
        .I1(i_reg_56_reg__0[4]),
        .I2(i_reg_56_reg__0[2]),
        .I3(i_reg_56_reg__0[0]),
        .I4(i_reg_56_reg__0[1]),
        .I5(i_reg_56_reg__0[3]),
        .O(\i_reg_56[10]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_56[1]_i_1 
       (.I0(i_reg_56_reg__0[0]),
        .I1(i_reg_56_reg__0[1]),
        .O(i_6_fu_73_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_56[2]_i_1 
       (.I0(i_reg_56_reg__0[2]),
        .I1(i_reg_56_reg__0[0]),
        .I2(i_reg_56_reg__0[1]),
        .O(i_6_fu_73_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_56[3]_i_1 
       (.I0(i_reg_56_reg__0[3]),
        .I1(i_reg_56_reg__0[1]),
        .I2(i_reg_56_reg__0[0]),
        .I3(i_reg_56_reg__0[2]),
        .O(i_6_fu_73_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_56[4]_i_1 
       (.I0(i_reg_56_reg__0[4]),
        .I1(i_reg_56_reg__0[2]),
        .I2(i_reg_56_reg__0[0]),
        .I3(i_reg_56_reg__0[1]),
        .I4(i_reg_56_reg__0[3]),
        .O(i_6_fu_73_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_56[5]_i_1 
       (.I0(i_reg_56_reg__0[3]),
        .I1(i_reg_56_reg__0[1]),
        .I2(i_reg_56_reg__0[0]),
        .I3(i_reg_56_reg__0[2]),
        .I4(i_reg_56_reg__0[4]),
        .I5(i_reg_56_reg__0[5]),
        .O(i_6_fu_73_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_56[6]_i_1 
       (.I0(i_reg_56_reg__0[6]),
        .I1(\i_reg_56[10]_i_4_n_7 ),
        .O(i_6_fu_73_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_56[7]_i_1 
       (.I0(i_reg_56_reg__0[7]),
        .I1(\i_reg_56[10]_i_4_n_7 ),
        .I2(i_reg_56_reg__0[6]),
        .O(i_6_fu_73_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_56[8]_i_1 
       (.I0(i_reg_56_reg__0[8]),
        .I1(i_reg_56_reg__0[6]),
        .I2(\i_reg_56[10]_i_4_n_7 ),
        .I3(i_reg_56_reg__0[7]),
        .O(i_6_fu_73_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_56[9]_i_1 
       (.I0(i_reg_56_reg__0[9]),
        .I1(i_reg_56_reg__0[7]),
        .I2(\i_reg_56[10]_i_4_n_7 ),
        .I3(i_reg_56_reg__0[6]),
        .I4(i_reg_56_reg__0[8]),
        .O(i_6_fu_73_p2[9]));
  FDRE \i_reg_56_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_560),
        .D(i_6_fu_73_p2[0]),
        .Q(i_reg_56_reg__0[0]),
        .R(i_reg_56));
  FDRE \i_reg_56_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_560),
        .D(i_6_fu_73_p2[10]),
        .Q(i_reg_56_reg__0[10]),
        .R(i_reg_56));
  FDRE \i_reg_56_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_560),
        .D(i_6_fu_73_p2[1]),
        .Q(i_reg_56_reg__0[1]),
        .R(i_reg_56));
  FDRE \i_reg_56_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_560),
        .D(i_6_fu_73_p2[2]),
        .Q(i_reg_56_reg__0[2]),
        .R(i_reg_56));
  FDRE \i_reg_56_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_560),
        .D(i_6_fu_73_p2[3]),
        .Q(i_reg_56_reg__0[3]),
        .R(i_reg_56));
  FDRE \i_reg_56_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_560),
        .D(i_6_fu_73_p2[4]),
        .Q(i_reg_56_reg__0[4]),
        .R(i_reg_56));
  FDRE \i_reg_56_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_560),
        .D(i_6_fu_73_p2[5]),
        .Q(i_reg_56_reg__0[5]),
        .R(i_reg_56));
  FDRE \i_reg_56_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_560),
        .D(i_6_fu_73_p2[6]),
        .Q(i_reg_56_reg__0[6]),
        .R(i_reg_56));
  FDRE \i_reg_56_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_560),
        .D(i_6_fu_73_p2[7]),
        .Q(i_reg_56_reg__0[7]),
        .R(i_reg_56));
  FDRE \i_reg_56_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_560),
        .D(i_6_fu_73_p2[8]),
        .Q(i_reg_56_reg__0[8]),
        .R(i_reg_56));
  FDRE \i_reg_56_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_560),
        .D(i_6_fu_73_p2[9]),
        .Q(i_reg_56_reg__0[9]),
        .R(i_reg_56));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr[0]_i_2__0_n_7 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'hFBFF040004000400)) 
    \mOutPtr[0]_i_2__0 
       (.I0(\ap_CS_fsm[2]_i_3__0_n_7 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_79_reg_n_7_[0] ),
        .I3(in_1_V_V_full_n),
        .I4(grouperPE_U0_inStream_V_V_read),
        .I5(in_1_V_V_empty_n),
        .O(\mOutPtr[0]_i_2__0_n_7 ));
  LUT6 #(
    .INIT(64'h8888808888888888)) 
    \mOutPtr[1]_i_2__1 
       (.I0(grouperPE_U0_inStream_V_V_read),
        .I1(in_1_V_V_empty_n),
        .I2(\ap_CS_fsm[2]_i_3__0_n_7 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\tmp_reg_79_reg_n_7_[0] ),
        .I5(in_1_V_V_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h0000000000700000)) 
    \mOutPtr[1]_i_3__4 
       (.I0(in_1_V_V_empty_n),
        .I1(grouperPE_U0_inStream_V_V_read),
        .I2(in_1_V_V_full_n),
        .I3(\tmp_reg_79_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_7),
        .I5(\ap_CS_fsm[2]_i_3__0_n_7 ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \mOutPtr[1]_i_4 
       (.I0(in_1_V_V_full_n),
        .I1(inStr_V_V_empty_n),
        .I2(\tmp_reg_79_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(CloneStreamOnce_U0_out1_V_V_write));
  LUT6 #(
    .INIT(64'h50505050FAF2F2F2)) 
    \tmp_reg_79[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_79_reg_n_7_[0] ),
        .I3(inStr_V_V_empty_n),
        .I4(in_1_V_V_full_n),
        .I5(\ap_CS_fsm[2]_i_2__0_n_7 ),
        .O(\tmp_reg_79[0]_i_1_n_7 ));
  FDRE \tmp_reg_79_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_79[0]_i_1_n_7 ),
        .Q(\tmp_reg_79_reg_n_7_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new
   (DOADO,
    E,
    start_once_reg,
    Q,
    internal_empty_n_reg,
    mOutPtr110_out,
    \exitcond_flatten_reg_379_reg[0]_0 ,
    start_once_reg_reg_0,
    internal_empty_n_reg_0,
    ap_clk,
    DIADI,
    ap_rst_n_inv,
    ap_rst_n,
    start_for_Conv1DMac_new_U0_full_n,
    Conv1DBuffer_new_U0_ap_start,
    \ap_CS_fsm_reg[1]_0 ,
    cnv_35_V_V_empty_n,
    cnv_36_V_V_full_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    StreamingDataWidthCo_U0_out_V_V_write,
    cnv_35_V_V_full_n);
  output [7:0]DOADO;
  output [0:0]E;
  output start_once_reg;
  output [1:0]Q;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output \exitcond_flatten_reg_379_reg[0]_0 ;
  output start_once_reg_reg_0;
  output internal_empty_n_reg_0;
  input ap_clk;
  input [7:0]DIADI;
  input ap_rst_n_inv;
  input ap_rst_n;
  input start_for_Conv1DMac_new_U0_full_n;
  input Conv1DBuffer_new_U0_ap_start;
  input \ap_CS_fsm_reg[1]_0 ;
  input cnv_35_V_V_empty_n;
  input cnv_36_V_V_full_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input StreamingDataWidthCo_U0_out_V_V_write;
  input cnv_35_V_V_full_n;

  wire Conv1DBuffer_new_U0_ap_start;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [1:0]Q;
  wire StreamingDataWidthCo_U0_out_V_V_write;
  wire \ap_CS_fsm[2]_i_2__20_n_7 ;
  wire \ap_CS_fsm[3]_i_2__1_n_7 ;
  wire \ap_CS_fsm[4]_i_2__1_n_7 ;
  wire \ap_CS_fsm[4]_i_4__1_n_7 ;
  wire \ap_CS_fsm[4]_i_5__1_n_7 ;
  wire \ap_CS_fsm[4]_i_6__1_n_7 ;
  wire \ap_CS_fsm[4]_i_7__1_n_7 ;
  wire \ap_CS_fsm[4]_i_8__1_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state4;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_block_pp0_stage0_subdone14_out;
  wire ap_block_pp1_stage0_subdone18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__18_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__10_n_7;
  wire ap_enable_reg_pp0_iter1_i_3__3_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__5_n_7;
  wire ap_enable_reg_pp1_iter1_i_1__2_n_7;
  wire ap_enable_reg_pp1_iter1_reg_n_7;
  wire [0:0]ap_phi_mux_ptr_simd_phi_fu_121_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_35_V_V_empty_n;
  wire cnv_35_V_V_full_n;
  wire cnv_36_V_V_full_n;
  wire exitcond_flatten3_fu_237_p2;
  wire exitcond_flatten_fu_219_p2;
  wire exitcond_flatten_reg_379;
  wire \exitcond_flatten_reg_379[0]_i_1__0_n_7 ;
  wire \exitcond_flatten_reg_379_reg[0]_0 ;
  wire indvar_flatten3_reg_1290;
  wire \indvar_flatten3_reg_129[0]_i_2_n_7 ;
  wire [23:0]indvar_flatten3_reg_129_reg;
  wire \indvar_flatten3_reg_129_reg[0]_i_1_n_10 ;
  wire \indvar_flatten3_reg_129_reg[0]_i_1_n_11 ;
  wire \indvar_flatten3_reg_129_reg[0]_i_1_n_12 ;
  wire \indvar_flatten3_reg_129_reg[0]_i_1_n_13 ;
  wire \indvar_flatten3_reg_129_reg[0]_i_1_n_14 ;
  wire \indvar_flatten3_reg_129_reg[0]_i_1_n_7 ;
  wire \indvar_flatten3_reg_129_reg[0]_i_1_n_8 ;
  wire \indvar_flatten3_reg_129_reg[0]_i_1_n_9 ;
  wire \indvar_flatten3_reg_129_reg[12]_i_1_n_10 ;
  wire \indvar_flatten3_reg_129_reg[12]_i_1_n_11 ;
  wire \indvar_flatten3_reg_129_reg[12]_i_1_n_12 ;
  wire \indvar_flatten3_reg_129_reg[12]_i_1_n_13 ;
  wire \indvar_flatten3_reg_129_reg[12]_i_1_n_14 ;
  wire \indvar_flatten3_reg_129_reg[12]_i_1_n_7 ;
  wire \indvar_flatten3_reg_129_reg[12]_i_1_n_8 ;
  wire \indvar_flatten3_reg_129_reg[12]_i_1_n_9 ;
  wire \indvar_flatten3_reg_129_reg[16]_i_1_n_10 ;
  wire \indvar_flatten3_reg_129_reg[16]_i_1_n_11 ;
  wire \indvar_flatten3_reg_129_reg[16]_i_1_n_12 ;
  wire \indvar_flatten3_reg_129_reg[16]_i_1_n_13 ;
  wire \indvar_flatten3_reg_129_reg[16]_i_1_n_14 ;
  wire \indvar_flatten3_reg_129_reg[16]_i_1_n_7 ;
  wire \indvar_flatten3_reg_129_reg[16]_i_1_n_8 ;
  wire \indvar_flatten3_reg_129_reg[16]_i_1_n_9 ;
  wire \indvar_flatten3_reg_129_reg[20]_i_1_n_10 ;
  wire \indvar_flatten3_reg_129_reg[20]_i_1_n_11 ;
  wire \indvar_flatten3_reg_129_reg[20]_i_1_n_12 ;
  wire \indvar_flatten3_reg_129_reg[20]_i_1_n_13 ;
  wire \indvar_flatten3_reg_129_reg[20]_i_1_n_14 ;
  wire \indvar_flatten3_reg_129_reg[20]_i_1_n_8 ;
  wire \indvar_flatten3_reg_129_reg[20]_i_1_n_9 ;
  wire \indvar_flatten3_reg_129_reg[4]_i_1_n_10 ;
  wire \indvar_flatten3_reg_129_reg[4]_i_1_n_11 ;
  wire \indvar_flatten3_reg_129_reg[4]_i_1_n_12 ;
  wire \indvar_flatten3_reg_129_reg[4]_i_1_n_13 ;
  wire \indvar_flatten3_reg_129_reg[4]_i_1_n_14 ;
  wire \indvar_flatten3_reg_129_reg[4]_i_1_n_7 ;
  wire \indvar_flatten3_reg_129_reg[4]_i_1_n_8 ;
  wire \indvar_flatten3_reg_129_reg[4]_i_1_n_9 ;
  wire \indvar_flatten3_reg_129_reg[8]_i_1_n_10 ;
  wire \indvar_flatten3_reg_129_reg[8]_i_1_n_11 ;
  wire \indvar_flatten3_reg_129_reg[8]_i_1_n_12 ;
  wire \indvar_flatten3_reg_129_reg[8]_i_1_n_13 ;
  wire \indvar_flatten3_reg_129_reg[8]_i_1_n_14 ;
  wire \indvar_flatten3_reg_129_reg[8]_i_1_n_7 ;
  wire \indvar_flatten3_reg_129_reg[8]_i_1_n_8 ;
  wire \indvar_flatten3_reg_129_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_151[0]_i_2__1_n_7 ;
  wire \indvar_flatten_reg_151[0]_i_3__1_n_7 ;
  wire \indvar_flatten_reg_151[0]_i_4__1_n_7 ;
  wire \indvar_flatten_reg_151[0]_i_5__1_n_7 ;
  wire \indvar_flatten_reg_151[0]_i_6__1_n_7 ;
  wire \indvar_flatten_reg_151[12]_i_2__1_n_7 ;
  wire \indvar_flatten_reg_151[12]_i_3__1_n_7 ;
  wire \indvar_flatten_reg_151[4]_i_2__1_n_7 ;
  wire \indvar_flatten_reg_151[4]_i_3__1_n_7 ;
  wire \indvar_flatten_reg_151[4]_i_4__1_n_7 ;
  wire \indvar_flatten_reg_151[4]_i_5__1_n_7 ;
  wire \indvar_flatten_reg_151[8]_i_2__1_n_7 ;
  wire \indvar_flatten_reg_151[8]_i_3__1_n_7 ;
  wire \indvar_flatten_reg_151[8]_i_4__1_n_7 ;
  wire \indvar_flatten_reg_151[8]_i_5__1_n_7 ;
  wire [13:0]indvar_flatten_reg_151_reg;
  wire \indvar_flatten_reg_151_reg[0]_i_1__1_n_10 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1__1_n_11 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1__1_n_12 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1__1_n_13 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1__1_n_14 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1__1_n_7 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1__1_n_8 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1__1_n_9 ;
  wire \indvar_flatten_reg_151_reg[12]_i_1__1_n_10 ;
  wire \indvar_flatten_reg_151_reg[12]_i_1__1_n_13 ;
  wire \indvar_flatten_reg_151_reg[12]_i_1__1_n_14 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1__1_n_10 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1__1_n_11 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1__1_n_12 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1__1_n_13 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1__1_n_14 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1__1_n_7 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1__1_n_8 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1__1_n_9 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1__1_n_10 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1__1_n_11 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1__1_n_12 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1__1_n_13 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1__1_n_14 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1__1_n_7 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1__1_n_8 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1__1_n_9 ;
  wire [6:0]inputBuf_0_V_addr_3_reg_402;
  wire inputBuf_0_V_addr_3_reg_4020;
  wire \inputBuf_0_V_addr_3_reg_402[6]_i_1_n_7 ;
  wire inputBuf_0_V_ce1;
  wire inputBuf_0_V_we0;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [4:3]nm_3_fu_297_p2;
  wire [5:0]nm_mid2_fu_337_p3;
  wire [5:0]nm_reg_162;
  wire \nm_reg_162[5]_i_2__1_n_7 ;
  wire [11:0]ofm_iter_fu_231_p2;
  wire op1_assign_reg_140;
  wire [11:0]op1_assign_reg_140_reg;
  wire \op1_assign_reg_140_reg[0]_i_2__1_n_10 ;
  wire \op1_assign_reg_140_reg[0]_i_2__1_n_11 ;
  wire \op1_assign_reg_140_reg[0]_i_2__1_n_12 ;
  wire \op1_assign_reg_140_reg[0]_i_2__1_n_13 ;
  wire \op1_assign_reg_140_reg[0]_i_2__1_n_14 ;
  wire \op1_assign_reg_140_reg[0]_i_2__1_n_7 ;
  wire \op1_assign_reg_140_reg[0]_i_2__1_n_8 ;
  wire \op1_assign_reg_140_reg[0]_i_2__1_n_9 ;
  wire \op1_assign_reg_140_reg[4]_i_1__1_n_10 ;
  wire \op1_assign_reg_140_reg[4]_i_1__1_n_11 ;
  wire \op1_assign_reg_140_reg[4]_i_1__1_n_12 ;
  wire \op1_assign_reg_140_reg[4]_i_1__1_n_13 ;
  wire \op1_assign_reg_140_reg[4]_i_1__1_n_14 ;
  wire \op1_assign_reg_140_reg[4]_i_1__1_n_7 ;
  wire \op1_assign_reg_140_reg[4]_i_1__1_n_8 ;
  wire \op1_assign_reg_140_reg[4]_i_1__1_n_9 ;
  wire \op1_assign_reg_140_reg[8]_i_1__1_n_10 ;
  wire \op1_assign_reg_140_reg[8]_i_1__1_n_11 ;
  wire \op1_assign_reg_140_reg[8]_i_1__1_n_12 ;
  wire \op1_assign_reg_140_reg[8]_i_1__1_n_13 ;
  wire \op1_assign_reg_140_reg[8]_i_1__1_n_14 ;
  wire \op1_assign_reg_140_reg[8]_i_1__1_n_8 ;
  wire \op1_assign_reg_140_reg[8]_i_1__1_n_9 ;
  wire or_cond_mid2_fu_329_p3;
  wire or_cond_mid2_reg_393;
  wire \or_cond_mid2_reg_393[0]_i_10__1_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_11__1_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_14__1_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_15__1_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_3__1_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_4__1_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_6__1_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_7__1_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_8__1_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_9__1_n_7 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_12__1_n_10 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_12__1_n_7 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_12__1_n_8 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_12__1_n_9 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_13__1_n_10 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_13__1_n_9 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_17__1_n_10 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_17__1_n_7 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_17__1_n_8 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_17__1_n_9 ;
  wire p_0_in0_out;
  wire p_0_in13_out;
  wire p_15_in;
  wire [5:0]ptr_simd4_mid2_fu_309_p3;
  wire [7:0]ptr_simd4_reg_173;
  wire \ptr_simd4_reg_173[6]_i_2__1_n_7 ;
  wire \ptr_simd4_reg_173[7]_i_3__1_n_7 ;
  wire [7:0]ptr_simd_1_fu_190_p2;
  wire ptr_simd_1_reg_3740;
  wire \ptr_simd_1_reg_374[3]_i_2__1_n_7 ;
  wire \ptr_simd_1_reg_374[4]_i_2__1_n_7 ;
  wire \ptr_simd_1_reg_374[5]_i_2__1_n_7 ;
  wire \ptr_simd_1_reg_374[7]_i_3__1_n_7 ;
  wire [7:0]ptr_simd_1_reg_374_reg;
  wire [7:0]ptr_simd_2_fu_350_p2;
  wire \ptr_simd_reg_117_reg_n_7_[0] ;
  wire \ptr_simd_reg_117_reg_n_7_[1] ;
  wire \ptr_simd_reg_117_reg_n_7_[2] ;
  wire \ptr_simd_reg_117_reg_n_7_[3] ;
  wire \ptr_simd_reg_117_reg_n_7_[4] ;
  wire \ptr_simd_reg_117_reg_n_7_[5] ;
  wire \ptr_simd_reg_117_reg_n_7_[6] ;
  wire \ptr_simd_reg_117_reg_n_7_[7] ;
  wire start_for_Conv1DMac_new_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__9_n_7;
  wire start_once_reg_reg_0;
  wire \tmp_reg_370[0]_i_1__1_n_7 ;
  wire \tmp_reg_370[0]_i_2__1_n_7 ;
  wire \tmp_reg_370[0]_i_3__1_n_7 ;
  wire \tmp_reg_370[0]_i_4__1_n_7 ;
  wire \tmp_reg_370[0]_i_5__1_n_7 ;
  wire \tmp_reg_370_reg_n_7_[0] ;
  wire [3:3]\NLW_indvar_flatten3_reg_129_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_reg_151_reg[12]_i_1__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_reg_151_reg[12]_i_1__1_O_UNCONNECTED ;
  wire [3:3]\NLW_op1_assign_reg_140_reg[8]_i_1__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_or_cond_mid2_reg_393_reg[0]_i_13__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_or_cond_mid2_reg_393_reg[0]_i_13__1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFFF1F00)) 
    \ap_CS_fsm[0]_i_1__12 
       (.I0(start_for_Conv1DMac_new_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DBuffer_new_U0_ap_start),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hFF888F88)) 
    \ap_CS_fsm[1]_i_1__12 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[2]_i_2__20_n_7 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[2]_i_1__22 
       (.I0(\ap_CS_fsm[2]_i_2__20_n_7 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h1000DFFF3300FFFF)) 
    \ap_CS_fsm[2]_i_2__20 
       (.I0(\tmp_reg_370[0]_i_2__1_n_7 ),
        .I1(\tmp_reg_370_reg_n_7_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\tmp_reg_370[0]_i_3__1_n_7 ),
        .I5(cnv_35_V_V_empty_n),
        .O(\ap_CS_fsm[2]_i_2__20_n_7 ));
  LUT4 #(
    .INIT(16'hFABA)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\ap_CS_fsm[3]_i_2__1_n_7 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h10F01010FFFFFFFF)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(exitcond_flatten_reg_379),
        .I1(cnv_36_V_V_full_n),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(cnv_35_V_V_empty_n),
        .I4(or_cond_mid2_reg_393),
        .I5(exitcond_flatten_fu_219_p2),
        .O(\ap_CS_fsm[3]_i_2__1_n_7 ));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[4]_i_1__5 
       (.I0(\ap_CS_fsm[4]_i_2__1_n_7 ),
        .I1(exitcond_flatten_fu_219_p2),
        .I2(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h10F01010FFFFFFFF)) 
    \ap_CS_fsm[4]_i_2__1 
       (.I0(exitcond_flatten_reg_379),
        .I1(cnv_36_V_V_full_n),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(cnv_35_V_V_empty_n),
        .I4(or_cond_mid2_reg_393),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(\ap_CS_fsm[4]_i_2__1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[4]_i_3__1 
       (.I0(\ap_CS_fsm[4]_i_4__1_n_7 ),
        .I1(\ap_CS_fsm[4]_i_5__1_n_7 ),
        .I2(indvar_flatten3_reg_129_reg[16]),
        .I3(indvar_flatten3_reg_129_reg[17]),
        .I4(indvar_flatten3_reg_129_reg[18]),
        .I5(indvar_flatten3_reg_129_reg[19]),
        .O(exitcond_flatten_fu_219_p2));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[4]_i_4__1 
       (.I0(\ap_CS_fsm[4]_i_6__1_n_7 ),
        .I1(indvar_flatten3_reg_129_reg[2]),
        .I2(indvar_flatten3_reg_129_reg[1]),
        .I3(indvar_flatten3_reg_129_reg[4]),
        .I4(indvar_flatten3_reg_129_reg[3]),
        .I5(\ap_CS_fsm[4]_i_7__1_n_7 ),
        .O(\ap_CS_fsm[4]_i_4__1_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[4]_i_5__1 
       (.I0(indvar_flatten3_reg_129_reg[20]),
        .I1(indvar_flatten3_reg_129_reg[21]),
        .I2(indvar_flatten3_reg_129_reg[0]),
        .I3(indvar_flatten3_reg_129_reg[22]),
        .O(\ap_CS_fsm[4]_i_5__1_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[4]_i_6__1 
       (.I0(indvar_flatten3_reg_129_reg[8]),
        .I1(indvar_flatten3_reg_129_reg[7]),
        .I2(indvar_flatten3_reg_129_reg[6]),
        .I3(indvar_flatten3_reg_129_reg[5]),
        .O(\ap_CS_fsm[4]_i_6__1_n_7 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \ap_CS_fsm[4]_i_7__1 
       (.I0(indvar_flatten3_reg_129_reg[13]),
        .I1(indvar_flatten3_reg_129_reg[14]),
        .I2(indvar_flatten3_reg_129_reg[23]),
        .I3(indvar_flatten3_reg_129_reg[15]),
        .I4(\ap_CS_fsm[4]_i_8__1_n_7 ),
        .O(\ap_CS_fsm[4]_i_7__1_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[4]_i_8__1 
       (.I0(indvar_flatten3_reg_129_reg[12]),
        .I1(indvar_flatten3_reg_129_reg[11]),
        .I2(indvar_flatten3_reg_129_reg[10]),
        .I3(indvar_flatten3_reg_129_reg[9]),
        .O(\ap_CS_fsm[4]_i_8__1_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hB0B0B000B000B000)) 
    ap_enable_reg_pp0_iter0_i_1__18
       (.I0(\ap_CS_fsm[2]_i_2__20_n_7 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(Q[0]),
        .O(ap_enable_reg_pp0_iter0_i_1__18_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__18_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    ap_enable_reg_pp0_iter1_i_1__10
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\ap_CS_fsm[2]_i_2__20_n_7 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_block_pp0_stage0_subdone14_out),
        .I5(ap_enable_reg_pp0_iter1_i_3__3_n_7),
        .O(ap_enable_reg_pp0_iter1_i_1__10_n_7));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ap_enable_reg_pp0_iter1_i_2__7
       (.I0(cnv_35_V_V_empty_n),
        .I1(\tmp_reg_370_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .O(ap_block_pp0_stage0_subdone14_out));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    ap_enable_reg_pp0_iter1_i_3__3
       (.I0(Q[0]),
        .I1(Conv1DBuffer_new_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_Conv1DMac_new_U0_full_n),
        .O(ap_enable_reg_pp0_iter1_i_3__3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__10_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB0B0B000)) 
    ap_enable_reg_pp1_iter0_i_1__5
       (.I0(\ap_CS_fsm[4]_i_2__1_n_7 ),
        .I1(exitcond_flatten_fu_219_p2),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp1_iter0),
        .O(ap_enable_reg_pp1_iter0_i_1__5_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__5_n_7),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000A0088880A00)) 
    ap_enable_reg_pp1_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(exitcond_flatten_fu_219_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_block_pp1_stage0_subdone18_out),
        .I5(ap_CS_fsm_state4),
        .O(ap_enable_reg_pp1_iter1_i_1__2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__2_n_7),
        .Q(ap_enable_reg_pp1_iter1_reg_n_7),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_flatten_reg_379[0]_i_1__0 
       (.I0(exitcond_flatten_reg_379),
        .I1(\ap_CS_fsm[4]_i_2__1_n_7 ),
        .I2(exitcond_flatten_fu_219_p2),
        .O(\exitcond_flatten_reg_379[0]_i_1__0_n_7 ));
  FDRE \exitcond_flatten_reg_379_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_379[0]_i_1__0_n_7 ),
        .Q(exitcond_flatten_reg_379),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten3_reg_129[0]_i_2 
       (.I0(indvar_flatten3_reg_129_reg[0]),
        .O(\indvar_flatten3_reg_129[0]_i_2_n_7 ));
  FDRE \indvar_flatten3_reg_129_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten3_reg_129_reg[0]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten3_reg_129_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten3_reg_129_reg[0]_i_1_n_7 ,\indvar_flatten3_reg_129_reg[0]_i_1_n_8 ,\indvar_flatten3_reg_129_reg[0]_i_1_n_9 ,\indvar_flatten3_reg_129_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten3_reg_129_reg[0]_i_1_n_11 ,\indvar_flatten3_reg_129_reg[0]_i_1_n_12 ,\indvar_flatten3_reg_129_reg[0]_i_1_n_13 ,\indvar_flatten3_reg_129_reg[0]_i_1_n_14 }),
        .S({indvar_flatten3_reg_129_reg[3:1],\indvar_flatten3_reg_129[0]_i_2_n_7 }));
  FDRE \indvar_flatten3_reg_129_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten3_reg_129_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_129_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten3_reg_129_reg[11]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_129_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[12]_i_1_n_14 ),
        .Q(indvar_flatten3_reg_129_reg[12]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten3_reg_129_reg[12]_i_1 
       (.CI(\indvar_flatten3_reg_129_reg[8]_i_1_n_7 ),
        .CO({\indvar_flatten3_reg_129_reg[12]_i_1_n_7 ,\indvar_flatten3_reg_129_reg[12]_i_1_n_8 ,\indvar_flatten3_reg_129_reg[12]_i_1_n_9 ,\indvar_flatten3_reg_129_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten3_reg_129_reg[12]_i_1_n_11 ,\indvar_flatten3_reg_129_reg[12]_i_1_n_12 ,\indvar_flatten3_reg_129_reg[12]_i_1_n_13 ,\indvar_flatten3_reg_129_reg[12]_i_1_n_14 }),
        .S(indvar_flatten3_reg_129_reg[15:12]));
  FDRE \indvar_flatten3_reg_129_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten3_reg_129_reg[13]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_129_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[12]_i_1_n_12 ),
        .Q(indvar_flatten3_reg_129_reg[14]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_129_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten3_reg_129_reg[15]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_129_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten3_reg_129_reg[16]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten3_reg_129_reg[16]_i_1 
       (.CI(\indvar_flatten3_reg_129_reg[12]_i_1_n_7 ),
        .CO({\indvar_flatten3_reg_129_reg[16]_i_1_n_7 ,\indvar_flatten3_reg_129_reg[16]_i_1_n_8 ,\indvar_flatten3_reg_129_reg[16]_i_1_n_9 ,\indvar_flatten3_reg_129_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten3_reg_129_reg[16]_i_1_n_11 ,\indvar_flatten3_reg_129_reg[16]_i_1_n_12 ,\indvar_flatten3_reg_129_reg[16]_i_1_n_13 ,\indvar_flatten3_reg_129_reg[16]_i_1_n_14 }),
        .S(indvar_flatten3_reg_129_reg[19:16]));
  FDRE \indvar_flatten3_reg_129_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten3_reg_129_reg[17]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_129_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[16]_i_1_n_12 ),
        .Q(indvar_flatten3_reg_129_reg[18]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_129_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[16]_i_1_n_11 ),
        .Q(indvar_flatten3_reg_129_reg[19]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_129_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten3_reg_129_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_129_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[20]_i_1_n_14 ),
        .Q(indvar_flatten3_reg_129_reg[20]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten3_reg_129_reg[20]_i_1 
       (.CI(\indvar_flatten3_reg_129_reg[16]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten3_reg_129_reg[20]_i_1_CO_UNCONNECTED [3],\indvar_flatten3_reg_129_reg[20]_i_1_n_8 ,\indvar_flatten3_reg_129_reg[20]_i_1_n_9 ,\indvar_flatten3_reg_129_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten3_reg_129_reg[20]_i_1_n_11 ,\indvar_flatten3_reg_129_reg[20]_i_1_n_12 ,\indvar_flatten3_reg_129_reg[20]_i_1_n_13 ,\indvar_flatten3_reg_129_reg[20]_i_1_n_14 }),
        .S(indvar_flatten3_reg_129_reg[23:20]));
  FDRE \indvar_flatten3_reg_129_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[20]_i_1_n_13 ),
        .Q(indvar_flatten3_reg_129_reg[21]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_129_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[20]_i_1_n_12 ),
        .Q(indvar_flatten3_reg_129_reg[22]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_129_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[20]_i_1_n_11 ),
        .Q(indvar_flatten3_reg_129_reg[23]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_129_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten3_reg_129_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_129_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten3_reg_129_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_129_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten3_reg_129_reg[4]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten3_reg_129_reg[4]_i_1 
       (.CI(\indvar_flatten3_reg_129_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten3_reg_129_reg[4]_i_1_n_7 ,\indvar_flatten3_reg_129_reg[4]_i_1_n_8 ,\indvar_flatten3_reg_129_reg[4]_i_1_n_9 ,\indvar_flatten3_reg_129_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten3_reg_129_reg[4]_i_1_n_11 ,\indvar_flatten3_reg_129_reg[4]_i_1_n_12 ,\indvar_flatten3_reg_129_reg[4]_i_1_n_13 ,\indvar_flatten3_reg_129_reg[4]_i_1_n_14 }),
        .S(indvar_flatten3_reg_129_reg[7:4]));
  FDRE \indvar_flatten3_reg_129_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten3_reg_129_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_129_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten3_reg_129_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_129_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten3_reg_129_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten3_reg_129_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten3_reg_129_reg[8]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten3_reg_129_reg[8]_i_1 
       (.CI(\indvar_flatten3_reg_129_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten3_reg_129_reg[8]_i_1_n_7 ,\indvar_flatten3_reg_129_reg[8]_i_1_n_8 ,\indvar_flatten3_reg_129_reg[8]_i_1_n_9 ,\indvar_flatten3_reg_129_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten3_reg_129_reg[8]_i_1_n_11 ,\indvar_flatten3_reg_129_reg[8]_i_1_n_12 ,\indvar_flatten3_reg_129_reg[8]_i_1_n_13 ,\indvar_flatten3_reg_129_reg[8]_i_1_n_14 }),
        .S(indvar_flatten3_reg_129_reg[11:8]));
  FDRE \indvar_flatten3_reg_129_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten3_reg_129_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten3_reg_129_reg[9]),
        .R(ap_CS_fsm_state4));
  LUT2 #(
    .INIT(4'hE)) 
    \indvar_flatten_reg_151[0]_i_2__1 
       (.I0(exitcond_flatten3_fu_237_p2),
        .I1(indvar_flatten_reg_151_reg[0]),
        .O(\indvar_flatten_reg_151[0]_i_2__1_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[0]_i_3__1 
       (.I0(indvar_flatten_reg_151_reg[3]),
        .I1(exitcond_flatten3_fu_237_p2),
        .O(\indvar_flatten_reg_151[0]_i_3__1_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[0]_i_4__1 
       (.I0(indvar_flatten_reg_151_reg[2]),
        .I1(exitcond_flatten3_fu_237_p2),
        .O(\indvar_flatten_reg_151[0]_i_4__1_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[0]_i_5__1 
       (.I0(indvar_flatten_reg_151_reg[1]),
        .I1(exitcond_flatten3_fu_237_p2),
        .O(\indvar_flatten_reg_151[0]_i_5__1_n_7 ));
  LUT2 #(
    .INIT(4'hD)) 
    \indvar_flatten_reg_151[0]_i_6__1 
       (.I0(indvar_flatten_reg_151_reg[0]),
        .I1(exitcond_flatten3_fu_237_p2),
        .O(\indvar_flatten_reg_151[0]_i_6__1_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[12]_i_2__1 
       (.I0(indvar_flatten_reg_151_reg[13]),
        .I1(exitcond_flatten3_fu_237_p2),
        .O(\indvar_flatten_reg_151[12]_i_2__1_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[12]_i_3__1 
       (.I0(indvar_flatten_reg_151_reg[12]),
        .I1(exitcond_flatten3_fu_237_p2),
        .O(\indvar_flatten_reg_151[12]_i_3__1_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[4]_i_2__1 
       (.I0(indvar_flatten_reg_151_reg[7]),
        .I1(exitcond_flatten3_fu_237_p2),
        .O(\indvar_flatten_reg_151[4]_i_2__1_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[4]_i_3__1 
       (.I0(indvar_flatten_reg_151_reg[6]),
        .I1(exitcond_flatten3_fu_237_p2),
        .O(\indvar_flatten_reg_151[4]_i_3__1_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[4]_i_4__1 
       (.I0(indvar_flatten_reg_151_reg[5]),
        .I1(exitcond_flatten3_fu_237_p2),
        .O(\indvar_flatten_reg_151[4]_i_4__1_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[4]_i_5__1 
       (.I0(indvar_flatten_reg_151_reg[4]),
        .I1(exitcond_flatten3_fu_237_p2),
        .O(\indvar_flatten_reg_151[4]_i_5__1_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[8]_i_2__1 
       (.I0(indvar_flatten_reg_151_reg[11]),
        .I1(exitcond_flatten3_fu_237_p2),
        .O(\indvar_flatten_reg_151[8]_i_2__1_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[8]_i_3__1 
       (.I0(indvar_flatten_reg_151_reg[10]),
        .I1(exitcond_flatten3_fu_237_p2),
        .O(\indvar_flatten_reg_151[8]_i_3__1_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[8]_i_4__1 
       (.I0(indvar_flatten_reg_151_reg[9]),
        .I1(exitcond_flatten3_fu_237_p2),
        .O(\indvar_flatten_reg_151[8]_i_4__1_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[8]_i_5__1 
       (.I0(indvar_flatten_reg_151_reg[8]),
        .I1(exitcond_flatten3_fu_237_p2),
        .O(\indvar_flatten_reg_151[8]_i_5__1_n_7 ));
  FDRE \indvar_flatten_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten_reg_151_reg[0]_i_1__1_n_14 ),
        .Q(indvar_flatten_reg_151_reg[0]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_151_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_151_reg[0]_i_1__1_n_7 ,\indvar_flatten_reg_151_reg[0]_i_1__1_n_8 ,\indvar_flatten_reg_151_reg[0]_i_1__1_n_9 ,\indvar_flatten_reg_151_reg[0]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\indvar_flatten_reg_151[0]_i_2__1_n_7 }),
        .O({\indvar_flatten_reg_151_reg[0]_i_1__1_n_11 ,\indvar_flatten_reg_151_reg[0]_i_1__1_n_12 ,\indvar_flatten_reg_151_reg[0]_i_1__1_n_13 ,\indvar_flatten_reg_151_reg[0]_i_1__1_n_14 }),
        .S({\indvar_flatten_reg_151[0]_i_3__1_n_7 ,\indvar_flatten_reg_151[0]_i_4__1_n_7 ,\indvar_flatten_reg_151[0]_i_5__1_n_7 ,\indvar_flatten_reg_151[0]_i_6__1_n_7 }));
  FDRE \indvar_flatten_reg_151_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten_reg_151_reg[8]_i_1__1_n_12 ),
        .Q(indvar_flatten_reg_151_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten_reg_151_reg[8]_i_1__1_n_11 ),
        .Q(indvar_flatten_reg_151_reg[11]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten_reg_151_reg[12]_i_1__1_n_14 ),
        .Q(indvar_flatten_reg_151_reg[12]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_151_reg[12]_i_1__1 
       (.CI(\indvar_flatten_reg_151_reg[8]_i_1__1_n_7 ),
        .CO({\NLW_indvar_flatten_reg_151_reg[12]_i_1__1_CO_UNCONNECTED [3:1],\indvar_flatten_reg_151_reg[12]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_151_reg[12]_i_1__1_O_UNCONNECTED [3:2],\indvar_flatten_reg_151_reg[12]_i_1__1_n_13 ,\indvar_flatten_reg_151_reg[12]_i_1__1_n_14 }),
        .S({1'b0,1'b0,\indvar_flatten_reg_151[12]_i_2__1_n_7 ,\indvar_flatten_reg_151[12]_i_3__1_n_7 }));
  FDRE \indvar_flatten_reg_151_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten_reg_151_reg[12]_i_1__1_n_13 ),
        .Q(indvar_flatten_reg_151_reg[13]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten_reg_151_reg[0]_i_1__1_n_13 ),
        .Q(indvar_flatten_reg_151_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten_reg_151_reg[0]_i_1__1_n_12 ),
        .Q(indvar_flatten_reg_151_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten_reg_151_reg[0]_i_1__1_n_11 ),
        .Q(indvar_flatten_reg_151_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten_reg_151_reg[4]_i_1__1_n_14 ),
        .Q(indvar_flatten_reg_151_reg[4]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_151_reg[4]_i_1__1 
       (.CI(\indvar_flatten_reg_151_reg[0]_i_1__1_n_7 ),
        .CO({\indvar_flatten_reg_151_reg[4]_i_1__1_n_7 ,\indvar_flatten_reg_151_reg[4]_i_1__1_n_8 ,\indvar_flatten_reg_151_reg[4]_i_1__1_n_9 ,\indvar_flatten_reg_151_reg[4]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_151_reg[4]_i_1__1_n_11 ,\indvar_flatten_reg_151_reg[4]_i_1__1_n_12 ,\indvar_flatten_reg_151_reg[4]_i_1__1_n_13 ,\indvar_flatten_reg_151_reg[4]_i_1__1_n_14 }),
        .S({\indvar_flatten_reg_151[4]_i_2__1_n_7 ,\indvar_flatten_reg_151[4]_i_3__1_n_7 ,\indvar_flatten_reg_151[4]_i_4__1_n_7 ,\indvar_flatten_reg_151[4]_i_5__1_n_7 }));
  FDRE \indvar_flatten_reg_151_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten_reg_151_reg[4]_i_1__1_n_13 ),
        .Q(indvar_flatten_reg_151_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten_reg_151_reg[4]_i_1__1_n_12 ),
        .Q(indvar_flatten_reg_151_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten_reg_151_reg[4]_i_1__1_n_11 ),
        .Q(indvar_flatten_reg_151_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten_reg_151_reg[8]_i_1__1_n_14 ),
        .Q(indvar_flatten_reg_151_reg[8]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_151_reg[8]_i_1__1 
       (.CI(\indvar_flatten_reg_151_reg[4]_i_1__1_n_7 ),
        .CO({\indvar_flatten_reg_151_reg[8]_i_1__1_n_7 ,\indvar_flatten_reg_151_reg[8]_i_1__1_n_8 ,\indvar_flatten_reg_151_reg[8]_i_1__1_n_9 ,\indvar_flatten_reg_151_reg[8]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_151_reg[8]_i_1__1_n_11 ,\indvar_flatten_reg_151_reg[8]_i_1__1_n_12 ,\indvar_flatten_reg_151_reg[8]_i_1__1_n_13 ,\indvar_flatten_reg_151_reg[8]_i_1__1_n_14 }),
        .S({\indvar_flatten_reg_151[8]_i_2__1_n_7 ,\indvar_flatten_reg_151[8]_i_3__1_n_7 ,\indvar_flatten_reg_151[8]_i_4__1_n_7 ,\indvar_flatten_reg_151[8]_i_5__1_n_7 }));
  FDRE \indvar_flatten_reg_151_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(\indvar_flatten_reg_151_reg[8]_i_1__1_n_13 ),
        .Q(indvar_flatten_reg_151_reg[9]),
        .R(ap_CS_fsm_state4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde inputBuf_0_V_U
       (.ADDRBWRADDR(inputBuf_0_V_addr_3_reg_402),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .E(E),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .ap_block_pp1_stage0_subdone18_out(ap_block_pp1_stage0_subdone18_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .cnv_35_V_V_empty_n(cnv_35_V_V_empty_n),
        .cnv_36_V_V_full_n(cnv_36_V_V_full_n),
        .exitcond_flatten3_fu_237_p2(exitcond_flatten3_fu_237_p2),
        .exitcond_flatten_reg_379(exitcond_flatten_reg_379),
        .indvar_flatten_reg_151_reg(indvar_flatten_reg_151_reg),
        .inputBuf_0_V_ce1(inputBuf_0_V_ce1),
        .inputBuf_0_V_we0(inputBuf_0_V_we0),
        .\nm_reg_162_reg[0] (ptr_simd4_reg_173),
        .or_cond_mid2_reg_393(or_cond_mid2_reg_393),
        .p_0_in0_out(p_0_in0_out),
        .p_0_in13_out(p_0_in13_out),
        .ram_reg(ap_enable_reg_pp0_iter1_reg_n_7),
        .ram_reg_0(\tmp_reg_370_reg_n_7_[0] ),
        .ram_reg_1({\ptr_simd_reg_117_reg_n_7_[6] ,\ptr_simd_reg_117_reg_n_7_[5] ,\ptr_simd_reg_117_reg_n_7_[4] ,\ptr_simd_reg_117_reg_n_7_[3] ,\ptr_simd_reg_117_reg_n_7_[2] ,\ptr_simd_reg_117_reg_n_7_[1] ,\ptr_simd_reg_117_reg_n_7_[0] }),
        .ram_reg_2(ap_enable_reg_pp1_iter1_reg_n_7));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_3_reg_402[0]_i_1 
       (.I0(ptr_simd4_reg_173[0]),
        .I1(p_0_in0_out),
        .O(ptr_simd4_mid2_fu_309_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_3_reg_402[3]_i_1 
       (.I0(ptr_simd4_reg_173[3]),
        .I1(p_0_in0_out),
        .O(ptr_simd4_mid2_fu_309_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_3_reg_402[5]_i_1 
       (.I0(ptr_simd4_reg_173[5]),
        .I1(p_0_in0_out),
        .O(ptr_simd4_mid2_fu_309_p3[5]));
  LUT3 #(
    .INIT(8'h10)) 
    \inputBuf_0_V_addr_3_reg_402[6]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2__1_n_7 ),
        .I1(exitcond_flatten_fu_219_p2),
        .I2(p_0_in0_out),
        .O(\inputBuf_0_V_addr_3_reg_402[6]_i_1_n_7 ));
  FDRE \inputBuf_0_V_addr_3_reg_402_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_3_reg_4020),
        .D(ptr_simd4_mid2_fu_309_p3[0]),
        .Q(inputBuf_0_V_addr_3_reg_402[0]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_3_reg_402_reg[1] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_3_reg_4020),
        .D(ptr_simd4_reg_173[1]),
        .Q(inputBuf_0_V_addr_3_reg_402[1]),
        .R(\inputBuf_0_V_addr_3_reg_402[6]_i_1_n_7 ));
  FDRE \inputBuf_0_V_addr_3_reg_402_reg[2] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_3_reg_4020),
        .D(ptr_simd4_reg_173[2]),
        .Q(inputBuf_0_V_addr_3_reg_402[2]),
        .R(\inputBuf_0_V_addr_3_reg_402[6]_i_1_n_7 ));
  FDRE \inputBuf_0_V_addr_3_reg_402_reg[3] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_3_reg_4020),
        .D(ptr_simd4_mid2_fu_309_p3[3]),
        .Q(inputBuf_0_V_addr_3_reg_402[3]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_3_reg_402_reg[4] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_3_reg_4020),
        .D(ptr_simd4_reg_173[4]),
        .Q(inputBuf_0_V_addr_3_reg_402[4]),
        .R(\inputBuf_0_V_addr_3_reg_402[6]_i_1_n_7 ));
  FDRE \inputBuf_0_V_addr_3_reg_402_reg[5] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_3_reg_4020),
        .D(ptr_simd4_mid2_fu_309_p3[5]),
        .Q(inputBuf_0_V_addr_3_reg_402[5]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_3_reg_402_reg[6] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_3_reg_4020),
        .D(ptr_simd4_reg_173[6]),
        .Q(inputBuf_0_V_addr_3_reg_402[6]),
        .R(\inputBuf_0_V_addr_3_reg_402[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h557FAA80AA80557F)) 
    \mOutPtr[0]_i_1__10 
       (.I0(cnv_35_V_V_empty_n),
        .I1(or_cond_mid2_reg_393),
        .I2(inputBuf_0_V_ce1),
        .I3(inputBuf_0_V_we0),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hBBFBFFFFFFFFFFFF)) 
    \mOutPtr[0]_i_2__6 
       (.I0(exitcond_flatten_reg_379),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(or_cond_mid2_reg_393),
        .I3(cnv_35_V_V_empty_n),
        .I4(ap_enable_reg_pp1_iter1_reg_n_7),
        .I5(cnv_36_V_V_full_n),
        .O(\exitcond_flatten_reg_379_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    \mOutPtr[1]_i_2__10 
       (.I0(inputBuf_0_V_we0),
        .I1(inputBuf_0_V_ce1),
        .I2(or_cond_mid2_reg_393),
        .I3(cnv_35_V_V_empty_n),
        .I4(StreamingDataWidthCo_U0_out_V_V_write),
        .I5(cnv_35_V_V_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__33 
       (.I0(start_once_reg),
        .I1(Conv1DBuffer_new_U0_ap_start),
        .I2(start_for_Conv1DMac_new_U0_full_n),
        .O(start_once_reg_reg_0));
  LUT6 #(
    .INIT(64'h557F000000000000)) 
    \mOutPtr[1]_i_3__9 
       (.I0(cnv_35_V_V_empty_n),
        .I1(or_cond_mid2_reg_393),
        .I2(inputBuf_0_V_ce1),
        .I3(inputBuf_0_V_we0),
        .I4(cnv_35_V_V_full_n),
        .I5(StreamingDataWidthCo_U0_out_V_V_write),
        .O(internal_empty_n_reg_0));
  LUT3 #(
    .INIT(8'h9A)) 
    \nm_reg_162[0]_i_1__1 
       (.I0(p_0_in13_out),
        .I1(exitcond_flatten3_fu_237_p2),
        .I2(nm_reg_162[0]),
        .O(nm_mid2_fu_337_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \nm_reg_162[1]_i_1__1 
       (.I0(nm_reg_162[0]),
        .I1(p_0_in13_out),
        .I2(exitcond_flatten3_fu_237_p2),
        .I3(nm_reg_162[1]),
        .O(nm_mid2_fu_337_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \nm_reg_162[2]_i_1__1 
       (.I0(nm_reg_162[1]),
        .I1(nm_reg_162[0]),
        .I2(p_0_in13_out),
        .I3(exitcond_flatten3_fu_237_p2),
        .I4(nm_reg_162[2]),
        .O(nm_mid2_fu_337_p3[2]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \nm_reg_162[3]_i_1__1 
       (.I0(nm_reg_162[1]),
        .I1(nm_reg_162[0]),
        .I2(nm_reg_162[2]),
        .I3(p_0_in13_out),
        .I4(exitcond_flatten3_fu_237_p2),
        .I5(nm_reg_162[3]),
        .O(nm_mid2_fu_337_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h8788)) 
    \nm_reg_162[4]_i_1__1 
       (.I0(\nm_reg_162[5]_i_2__1_n_7 ),
        .I1(p_0_in13_out),
        .I2(exitcond_flatten3_fu_237_p2),
        .I3(nm_reg_162[4]),
        .O(nm_mid2_fu_337_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \nm_reg_162[5]_i_1__1 
       (.I0(\nm_reg_162[5]_i_2__1_n_7 ),
        .I1(nm_reg_162[4]),
        .I2(p_0_in13_out),
        .I3(exitcond_flatten3_fu_237_p2),
        .I4(nm_reg_162[5]),
        .O(nm_mid2_fu_337_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \nm_reg_162[5]_i_2__1 
       (.I0(nm_reg_162[3]),
        .I1(nm_reg_162[2]),
        .I2(exitcond_flatten3_fu_237_p2),
        .I3(nm_reg_162[0]),
        .I4(nm_reg_162[1]),
        .O(\nm_reg_162[5]_i_2__1_n_7 ));
  FDRE \nm_reg_162_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(nm_mid2_fu_337_p3[0]),
        .Q(nm_reg_162[0]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_162_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(nm_mid2_fu_337_p3[1]),
        .Q(nm_reg_162[1]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_162_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(nm_mid2_fu_337_p3[2]),
        .Q(nm_reg_162[2]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_162_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(nm_mid2_fu_337_p3[3]),
        .Q(nm_reg_162[3]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_162_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(nm_mid2_fu_337_p3[4]),
        .Q(nm_reg_162[4]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_162_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(nm_mid2_fu_337_p3[5]),
        .Q(nm_reg_162[5]),
        .R(ap_CS_fsm_state4));
  LUT4 #(
    .INIT(16'h0008)) 
    \op1_assign_reg_140[0]_i_1__1 
       (.I0(exitcond_flatten3_fu_237_p2),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(\ap_CS_fsm[4]_i_2__1_n_7 ),
        .I3(exitcond_flatten_fu_219_p2),
        .O(op1_assign_reg_140));
  LUT1 #(
    .INIT(2'h1)) 
    \op1_assign_reg_140[0]_i_3__1 
       (.I0(op1_assign_reg_140_reg[0]),
        .O(ofm_iter_fu_231_p2[0]));
  FDRE \op1_assign_reg_140_reg[0] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[0]_i_2__1_n_14 ),
        .Q(op1_assign_reg_140_reg[0]),
        .R(ap_CS_fsm_state4));
  CARRY4 \op1_assign_reg_140_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\op1_assign_reg_140_reg[0]_i_2__1_n_7 ,\op1_assign_reg_140_reg[0]_i_2__1_n_8 ,\op1_assign_reg_140_reg[0]_i_2__1_n_9 ,\op1_assign_reg_140_reg[0]_i_2__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\op1_assign_reg_140_reg[0]_i_2__1_n_11 ,\op1_assign_reg_140_reg[0]_i_2__1_n_12 ,\op1_assign_reg_140_reg[0]_i_2__1_n_13 ,\op1_assign_reg_140_reg[0]_i_2__1_n_14 }),
        .S({op1_assign_reg_140_reg[3:1],ofm_iter_fu_231_p2[0]}));
  FDRE \op1_assign_reg_140_reg[10] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[8]_i_1__1_n_12 ),
        .Q(op1_assign_reg_140_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[11] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[8]_i_1__1_n_11 ),
        .Q(op1_assign_reg_140_reg[11]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[1] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[0]_i_2__1_n_13 ),
        .Q(op1_assign_reg_140_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[2] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[0]_i_2__1_n_12 ),
        .Q(op1_assign_reg_140_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[3] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[0]_i_2__1_n_11 ),
        .Q(op1_assign_reg_140_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[4] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[4]_i_1__1_n_14 ),
        .Q(op1_assign_reg_140_reg[4]),
        .R(ap_CS_fsm_state4));
  CARRY4 \op1_assign_reg_140_reg[4]_i_1__1 
       (.CI(\op1_assign_reg_140_reg[0]_i_2__1_n_7 ),
        .CO({\op1_assign_reg_140_reg[4]_i_1__1_n_7 ,\op1_assign_reg_140_reg[4]_i_1__1_n_8 ,\op1_assign_reg_140_reg[4]_i_1__1_n_9 ,\op1_assign_reg_140_reg[4]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\op1_assign_reg_140_reg[4]_i_1__1_n_11 ,\op1_assign_reg_140_reg[4]_i_1__1_n_12 ,\op1_assign_reg_140_reg[4]_i_1__1_n_13 ,\op1_assign_reg_140_reg[4]_i_1__1_n_14 }),
        .S(op1_assign_reg_140_reg[7:4]));
  FDRE \op1_assign_reg_140_reg[5] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[4]_i_1__1_n_13 ),
        .Q(op1_assign_reg_140_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[6] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[4]_i_1__1_n_12 ),
        .Q(op1_assign_reg_140_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[7] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[4]_i_1__1_n_11 ),
        .Q(op1_assign_reg_140_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[8] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[8]_i_1__1_n_14 ),
        .Q(op1_assign_reg_140_reg[8]),
        .R(ap_CS_fsm_state4));
  CARRY4 \op1_assign_reg_140_reg[8]_i_1__1 
       (.CI(\op1_assign_reg_140_reg[4]_i_1__1_n_7 ),
        .CO({\NLW_op1_assign_reg_140_reg[8]_i_1__1_CO_UNCONNECTED [3],\op1_assign_reg_140_reg[8]_i_1__1_n_8 ,\op1_assign_reg_140_reg[8]_i_1__1_n_9 ,\op1_assign_reg_140_reg[8]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\op1_assign_reg_140_reg[8]_i_1__1_n_11 ,\op1_assign_reg_140_reg[8]_i_1__1_n_12 ,\op1_assign_reg_140_reg[8]_i_1__1_n_13 ,\op1_assign_reg_140_reg[8]_i_1__1_n_14 }),
        .S(op1_assign_reg_140_reg[11:8]));
  FDRE \op1_assign_reg_140_reg[9] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[8]_i_1__1_n_13 ),
        .Q(op1_assign_reg_140_reg[9]),
        .R(ap_CS_fsm_state4));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \or_cond_mid2_reg_393[0]_i_10__1 
       (.I0(ofm_iter_fu_231_p2[10]),
        .I1(ofm_iter_fu_231_p2[9]),
        .I2(ofm_iter_fu_231_p2[8]),
        .I3(ofm_iter_fu_231_p2[7]),
        .O(\or_cond_mid2_reg_393[0]_i_10__1_n_7 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \or_cond_mid2_reg_393[0]_i_11__1 
       (.I0(ofm_iter_fu_231_p2[6]),
        .I1(ofm_iter_fu_231_p2[5]),
        .I2(ofm_iter_fu_231_p2[4]),
        .I3(ofm_iter_fu_231_p2[3]),
        .O(\or_cond_mid2_reg_393[0]_i_11__1_n_7 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \or_cond_mid2_reg_393[0]_i_14__1 
       (.I0(op1_assign_reg_140_reg[6]),
        .I1(op1_assign_reg_140_reg[5]),
        .I2(op1_assign_reg_140_reg[4]),
        .I3(op1_assign_reg_140_reg[3]),
        .O(\or_cond_mid2_reg_393[0]_i_14__1_n_7 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \or_cond_mid2_reg_393[0]_i_15__1 
       (.I0(op1_assign_reg_140_reg[10]),
        .I1(op1_assign_reg_140_reg[9]),
        .I2(op1_assign_reg_140_reg[8]),
        .I3(op1_assign_reg_140_reg[7]),
        .O(\or_cond_mid2_reg_393[0]_i_15__1_n_7 ));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \or_cond_mid2_reg_393[0]_i_16__1 
       (.I0(nm_reg_162[4]),
        .I1(nm_reg_162[1]),
        .I2(nm_reg_162[0]),
        .I3(exitcond_flatten3_fu_237_p2),
        .I4(nm_reg_162[2]),
        .I5(nm_reg_162[3]),
        .O(nm_3_fu_297_p2[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_mid2_reg_393[0]_i_1__1 
       (.I0(\ap_CS_fsm[4]_i_2__1_n_7 ),
        .I1(exitcond_flatten_fu_219_p2),
        .O(inputBuf_0_V_addr_3_reg_4020));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F70000)) 
    \or_cond_mid2_reg_393[0]_i_2__1 
       (.I0(\nm_reg_162[5]_i_2__1_n_7 ),
        .I1(nm_reg_162[4]),
        .I2(exitcond_flatten3_fu_237_p2),
        .I3(nm_reg_162[5]),
        .I4(\or_cond_mid2_reg_393[0]_i_3__1_n_7 ),
        .I5(\or_cond_mid2_reg_393[0]_i_4__1_n_7 ),
        .O(or_cond_mid2_fu_329_p3));
  LUT6 #(
    .INIT(64'h80808A8000000000)) 
    \or_cond_mid2_reg_393[0]_i_3__1 
       (.I0(nm_3_fu_297_p2[3]),
        .I1(\or_cond_mid2_reg_393[0]_i_6__1_n_7 ),
        .I2(exitcond_flatten3_fu_237_p2),
        .I3(\or_cond_mid2_reg_393[0]_i_7__1_n_7 ),
        .I4(op1_assign_reg_140_reg[11]),
        .I5(\or_cond_mid2_reg_393[0]_i_8__1_n_7 ),
        .O(\or_cond_mid2_reg_393[0]_i_3__1_n_7 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \or_cond_mid2_reg_393[0]_i_4__1 
       (.I0(p_0_in0_out),
        .I1(\or_cond_mid2_reg_393[0]_i_9__1_n_7 ),
        .I2(nm_reg_162[0]),
        .I3(nm_reg_162[1]),
        .I4(nm_reg_162[2]),
        .I5(\or_cond_mid2_reg_393[0]_i_7__1_n_7 ),
        .O(\or_cond_mid2_reg_393[0]_i_4__1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h070F0800)) 
    \or_cond_mid2_reg_393[0]_i_5__1 
       (.I0(nm_reg_162[1]),
        .I1(nm_reg_162[0]),
        .I2(exitcond_flatten3_fu_237_p2),
        .I3(nm_reg_162[2]),
        .I4(nm_reg_162[3]),
        .O(nm_3_fu_297_p2[3]));
  LUT6 #(
    .INIT(64'h00000000FEFFFFFF)) 
    \or_cond_mid2_reg_393[0]_i_6__1 
       (.I0(\or_cond_mid2_reg_393[0]_i_10__1_n_7 ),
        .I1(\or_cond_mid2_reg_393[0]_i_11__1_n_7 ),
        .I2(op1_assign_reg_140_reg[0]),
        .I3(ofm_iter_fu_231_p2[1]),
        .I4(ofm_iter_fu_231_p2[2]),
        .I5(ofm_iter_fu_231_p2[11]),
        .O(\or_cond_mid2_reg_393[0]_i_6__1_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \or_cond_mid2_reg_393[0]_i_7__1 
       (.I0(op1_assign_reg_140_reg[2]),
        .I1(op1_assign_reg_140_reg[1]),
        .I2(op1_assign_reg_140_reg[0]),
        .I3(\or_cond_mid2_reg_393[0]_i_14__1_n_7 ),
        .I4(\or_cond_mid2_reg_393[0]_i_15__1_n_7 ),
        .O(\or_cond_mid2_reg_393[0]_i_7__1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \or_cond_mid2_reg_393[0]_i_8__1 
       (.I0(nm_3_fu_297_p2[4]),
        .I1(p_0_in13_out),
        .I2(nm_reg_162[2]),
        .I3(nm_reg_162[0]),
        .I4(nm_reg_162[1]),
        .I5(exitcond_flatten3_fu_237_p2),
        .O(\or_cond_mid2_reg_393[0]_i_8__1_n_7 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \or_cond_mid2_reg_393[0]_i_9__1 
       (.I0(op1_assign_reg_140_reg[11]),
        .I1(nm_reg_162[5]),
        .I2(nm_reg_162[4]),
        .I3(nm_reg_162[3]),
        .O(\or_cond_mid2_reg_393[0]_i_9__1_n_7 ));
  FDRE \or_cond_mid2_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_3_reg_4020),
        .D(or_cond_mid2_fu_329_p3),
        .Q(or_cond_mid2_reg_393),
        .R(1'b0));
  CARRY4 \or_cond_mid2_reg_393_reg[0]_i_12__1 
       (.CI(1'b0),
        .CO({\or_cond_mid2_reg_393_reg[0]_i_12__1_n_7 ,\or_cond_mid2_reg_393_reg[0]_i_12__1_n_8 ,\or_cond_mid2_reg_393_reg[0]_i_12__1_n_9 ,\or_cond_mid2_reg_393_reg[0]_i_12__1_n_10 }),
        .CYINIT(op1_assign_reg_140_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ofm_iter_fu_231_p2[4:1]),
        .S(op1_assign_reg_140_reg[4:1]));
  CARRY4 \or_cond_mid2_reg_393_reg[0]_i_13__1 
       (.CI(\or_cond_mid2_reg_393_reg[0]_i_17__1_n_7 ),
        .CO({\NLW_or_cond_mid2_reg_393_reg[0]_i_13__1_CO_UNCONNECTED [3:2],\or_cond_mid2_reg_393_reg[0]_i_13__1_n_9 ,\or_cond_mid2_reg_393_reg[0]_i_13__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_or_cond_mid2_reg_393_reg[0]_i_13__1_O_UNCONNECTED [3],ofm_iter_fu_231_p2[11:9]}),
        .S({1'b0,op1_assign_reg_140_reg[11:9]}));
  CARRY4 \or_cond_mid2_reg_393_reg[0]_i_17__1 
       (.CI(\or_cond_mid2_reg_393_reg[0]_i_12__1_n_7 ),
        .CO({\or_cond_mid2_reg_393_reg[0]_i_17__1_n_7 ,\or_cond_mid2_reg_393_reg[0]_i_17__1_n_8 ,\or_cond_mid2_reg_393_reg[0]_i_17__1_n_9 ,\or_cond_mid2_reg_393_reg[0]_i_17__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ofm_iter_fu_231_p2[8:5]),
        .S(op1_assign_reg_140_reg[8:5]));
  LUT2 #(
    .INIT(4'hB)) 
    \ptr_simd4_reg_173[0]_i_1__1 
       (.I0(p_0_in0_out),
        .I1(ptr_simd4_reg_173[0]),
        .O(ptr_simd_2_fu_350_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \ptr_simd4_reg_173[1]_i_1__1 
       (.I0(p_0_in0_out),
        .I1(ptr_simd4_reg_173[1]),
        .I2(ptr_simd4_reg_173[0]),
        .O(ptr_simd_2_fu_350_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \ptr_simd4_reg_173[2]_i_1__1 
       (.I0(p_0_in0_out),
        .I1(ptr_simd4_reg_173[0]),
        .I2(ptr_simd4_reg_173[1]),
        .I3(ptr_simd4_reg_173[2]),
        .O(ptr_simd_2_fu_350_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \ptr_simd4_reg_173[3]_i_1__1 
       (.I0(ptr_simd4_reg_173[3]),
        .I1(p_0_in0_out),
        .I2(ptr_simd4_reg_173[0]),
        .I3(ptr_simd4_reg_173[1]),
        .I4(ptr_simd4_reg_173[2]),
        .O(ptr_simd_2_fu_350_p2[3]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \ptr_simd4_reg_173[4]_i_1__1 
       (.I0(ptr_simd4_reg_173[2]),
        .I1(ptr_simd4_reg_173[1]),
        .I2(ptr_simd4_reg_173[0]),
        .I3(p_0_in0_out),
        .I4(ptr_simd4_reg_173[3]),
        .I5(ptr_simd4_reg_173[4]),
        .O(ptr_simd_2_fu_350_p2[4]));
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \ptr_simd4_reg_173[5]_i_1__1 
       (.I0(ptr_simd4_reg_173[5]),
        .I1(\ptr_simd4_reg_173[6]_i_2__1_n_7 ),
        .I2(ptr_simd4_reg_173[4]),
        .I3(ptr_simd4_reg_173[3]),
        .I4(p_0_in0_out),
        .O(ptr_simd_2_fu_350_p2[5]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \ptr_simd4_reg_173[6]_i_1__1 
       (.I0(\ptr_simd4_reg_173[6]_i_2__1_n_7 ),
        .I1(ptr_simd4_reg_173[4]),
        .I2(ptr_simd4_reg_173[3]),
        .I3(p_0_in0_out),
        .I4(ptr_simd4_reg_173[5]),
        .I5(ptr_simd4_reg_173[6]),
        .O(ptr_simd_2_fu_350_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ptr_simd4_reg_173[6]_i_2__1 
       (.I0(ptr_simd4_reg_173[2]),
        .I1(ptr_simd4_reg_173[1]),
        .I2(ptr_simd4_reg_173[0]),
        .I3(p_0_in0_out),
        .O(\ptr_simd4_reg_173[6]_i_2__1_n_7 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ptr_simd4_reg_173[7]_i_1__1 
       (.I0(\ap_CS_fsm[4]_i_2__1_n_7 ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(exitcond_flatten_fu_219_p2),
        .O(indvar_flatten3_reg_1290));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \ptr_simd4_reg_173[7]_i_2__1 
       (.I0(ptr_simd4_reg_173[5]),
        .I1(\ptr_simd4_reg_173[7]_i_3__1_n_7 ),
        .I2(ptr_simd4_reg_173[6]),
        .I3(p_0_in0_out),
        .I4(ptr_simd4_reg_173[7]),
        .O(ptr_simd_2_fu_350_p2[7]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \ptr_simd4_reg_173[7]_i_3__1 
       (.I0(ptr_simd4_reg_173[3]),
        .I1(ptr_simd4_reg_173[4]),
        .I2(p_0_in0_out),
        .I3(ptr_simd4_reg_173[0]),
        .I4(ptr_simd4_reg_173[1]),
        .I5(ptr_simd4_reg_173[2]),
        .O(\ptr_simd4_reg_173[7]_i_3__1_n_7 ));
  FDRE \ptr_simd4_reg_173_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(ptr_simd_2_fu_350_p2[0]),
        .Q(ptr_simd4_reg_173[0]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(ptr_simd_2_fu_350_p2[1]),
        .Q(ptr_simd4_reg_173[1]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(ptr_simd_2_fu_350_p2[2]),
        .Q(ptr_simd4_reg_173[2]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(ptr_simd_2_fu_350_p2[3]),
        .Q(ptr_simd4_reg_173[3]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(ptr_simd_2_fu_350_p2[4]),
        .Q(ptr_simd4_reg_173[4]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(ptr_simd_2_fu_350_p2[5]),
        .Q(ptr_simd4_reg_173[5]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(ptr_simd_2_fu_350_p2[6]),
        .Q(ptr_simd4_reg_173[6]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten3_reg_1290),
        .D(ptr_simd_2_fu_350_p2[7]),
        .Q(ptr_simd4_reg_173[7]),
        .R(ap_CS_fsm_state4));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \ptr_simd_1_reg_374[0]_i_1__1 
       (.I0(\ptr_simd_reg_117_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_370_reg_n_7_[0] ),
        .I3(ptr_simd_1_reg_374_reg[0]),
        .O(ptr_simd_1_fu_190_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \ptr_simd_1_reg_374[1]_i_1__1 
       (.I0(\ptr_simd_reg_117_reg_n_7_[0] ),
        .I1(ptr_simd_1_reg_374_reg[0]),
        .I2(\ptr_simd_reg_117_reg_n_7_[1] ),
        .I3(p_15_in),
        .I4(ptr_simd_1_reg_374_reg[1]),
        .O(ptr_simd_1_fu_190_p2[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \ptr_simd_1_reg_374[2]_i_1__1 
       (.I0(ap_phi_mux_ptr_simd_phi_fu_121_p4),
        .I1(ptr_simd_1_reg_374_reg[1]),
        .I2(\ptr_simd_reg_117_reg_n_7_[1] ),
        .I3(\ptr_simd_reg_117_reg_n_7_[2] ),
        .I4(p_15_in),
        .I5(ptr_simd_1_reg_374_reg[2]),
        .O(ptr_simd_1_fu_190_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \ptr_simd_1_reg_374[2]_i_2__1 
       (.I0(ptr_simd_1_reg_374_reg[0]),
        .I1(\tmp_reg_370_reg_n_7_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\ptr_simd_reg_117_reg_n_7_[0] ),
        .O(ap_phi_mux_ptr_simd_phi_fu_121_p4));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \ptr_simd_1_reg_374[3]_i_1__1 
       (.I0(ptr_simd_1_reg_374_reg[2]),
        .I1(\ptr_simd_reg_117_reg_n_7_[2] ),
        .I2(\ptr_simd_1_reg_374[3]_i_2__1_n_7 ),
        .I3(\ptr_simd_reg_117_reg_n_7_[3] ),
        .I4(p_15_in),
        .I5(ptr_simd_1_reg_374_reg[3]),
        .O(ptr_simd_1_fu_190_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \ptr_simd_1_reg_374[3]_i_2__1 
       (.I0(\ptr_simd_reg_117_reg_n_7_[1] ),
        .I1(ptr_simd_1_reg_374_reg[1]),
        .I2(\ptr_simd_reg_117_reg_n_7_[0] ),
        .I3(p_15_in),
        .I4(ptr_simd_1_reg_374_reg[0]),
        .O(\ptr_simd_1_reg_374[3]_i_2__1_n_7 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \ptr_simd_1_reg_374[4]_i_1__1 
       (.I0(ptr_simd_1_reg_374_reg[3]),
        .I1(\ptr_simd_reg_117_reg_n_7_[3] ),
        .I2(\ptr_simd_1_reg_374[4]_i_2__1_n_7 ),
        .I3(\ptr_simd_reg_117_reg_n_7_[4] ),
        .I4(p_15_in),
        .I5(ptr_simd_1_reg_374_reg[4]),
        .O(ptr_simd_1_fu_190_p2[4]));
  LUT6 #(
    .INIT(64'h77775FFFFFFF5FFF)) 
    \ptr_simd_1_reg_374[4]_i_2__1 
       (.I0(ap_phi_mux_ptr_simd_phi_fu_121_p4),
        .I1(ptr_simd_1_reg_374_reg[1]),
        .I2(\ptr_simd_reg_117_reg_n_7_[1] ),
        .I3(\ptr_simd_reg_117_reg_n_7_[2] ),
        .I4(p_15_in),
        .I5(ptr_simd_1_reg_374_reg[2]),
        .O(\ptr_simd_1_reg_374[4]_i_2__1_n_7 ));
  LUT5 #(
    .INIT(32'h665666A6)) 
    \ptr_simd_1_reg_374[5]_i_1__1 
       (.I0(\ptr_simd_1_reg_374[5]_i_2__1_n_7 ),
        .I1(\ptr_simd_reg_117_reg_n_7_[5] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_370_reg_n_7_[0] ),
        .I4(ptr_simd_1_reg_374_reg[5]),
        .O(ptr_simd_1_fu_190_p2[5]));
  LUT6 #(
    .INIT(64'h00000000C0AAC000)) 
    \ptr_simd_1_reg_374[5]_i_2__1 
       (.I0(\ptr_simd_reg_117_reg_n_7_[4] ),
        .I1(ptr_simd_1_reg_374_reg[4]),
        .I2(ptr_simd_1_reg_374_reg[3]),
        .I3(p_15_in),
        .I4(\ptr_simd_reg_117_reg_n_7_[3] ),
        .I5(\ptr_simd_1_reg_374[4]_i_2__1_n_7 ),
        .O(\ptr_simd_1_reg_374[5]_i_2__1_n_7 ));
  LUT5 #(
    .INIT(32'h99A99959)) 
    \ptr_simd_1_reg_374[6]_i_1__1 
       (.I0(\ptr_simd_1_reg_374[7]_i_3__1_n_7 ),
        .I1(\ptr_simd_reg_117_reg_n_7_[6] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_370_reg_n_7_[0] ),
        .I4(ptr_simd_1_reg_374_reg[6]),
        .O(ptr_simd_1_fu_190_p2[6]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \ptr_simd_1_reg_374[7]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_370_reg_n_7_[0] ),
        .I4(cnv_35_V_V_empty_n),
        .O(ptr_simd_1_reg_3740));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \ptr_simd_1_reg_374[7]_i_2__1 
       (.I0(ptr_simd_1_reg_374_reg[6]),
        .I1(\ptr_simd_reg_117_reg_n_7_[6] ),
        .I2(\ptr_simd_1_reg_374[7]_i_3__1_n_7 ),
        .I3(\ptr_simd_reg_117_reg_n_7_[7] ),
        .I4(p_15_in),
        .I5(ptr_simd_1_reg_374_reg[7]),
        .O(ptr_simd_1_fu_190_p2[7]));
  LUT6 #(
    .INIT(64'h551555D5FFFFFFFF)) 
    \ptr_simd_1_reg_374[7]_i_3__1 
       (.I0(\ptr_simd_reg_117_reg_n_7_[5] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\tmp_reg_370_reg_n_7_[0] ),
        .I4(ptr_simd_1_reg_374_reg[5]),
        .I5(\ptr_simd_1_reg_374[5]_i_2__1_n_7 ),
        .O(\ptr_simd_1_reg_374[7]_i_3__1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ptr_simd_1_reg_374[7]_i_4__1 
       (.I0(\tmp_reg_370_reg_n_7_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .O(p_15_in));
  FDRE \ptr_simd_1_reg_374_reg[0] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[0]),
        .Q(ptr_simd_1_reg_374_reg[0]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[1] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[1]),
        .Q(ptr_simd_1_reg_374_reg[1]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[2] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[2]),
        .Q(ptr_simd_1_reg_374_reg[2]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[3] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[3]),
        .Q(ptr_simd_1_reg_374_reg[3]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[4] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[4]),
        .Q(ptr_simd_1_reg_374_reg[4]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[5] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[5]),
        .Q(ptr_simd_1_reg_374_reg[5]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[6] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[6]),
        .Q(ptr_simd_1_reg_374_reg[6]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[7] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[7]),
        .Q(ptr_simd_1_reg_374_reg[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE000)) 
    \ptr_simd_reg_117[7]_i_1__1 
       (.I0(start_for_Conv1DMac_new_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DBuffer_new_U0_ap_start),
        .I3(Q[0]),
        .O(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg[0]),
        .Q(\ptr_simd_reg_117_reg_n_7_[0] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[1] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg[1]),
        .Q(\ptr_simd_reg_117_reg_n_7_[1] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[2] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg[2]),
        .Q(\ptr_simd_reg_117_reg_n_7_[2] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[3] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg[3]),
        .Q(\ptr_simd_reg_117_reg_n_7_[3] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[4] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg[4]),
        .Q(\ptr_simd_reg_117_reg_n_7_[4] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[5] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg[5]),
        .Q(\ptr_simd_reg_117_reg_n_7_[5] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[6] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg[6]),
        .Q(\ptr_simd_reg_117_reg_n_7_[6] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[7] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg[7]),
        .Q(\ptr_simd_reg_117_reg_n_7_[7] ),
        .R(ap_NS_fsm18_out));
  LUT6 #(
    .INIT(64'hA200A200A2000000)) 
    ram_reg_i_20__7
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(or_cond_mid2_reg_393),
        .I2(cnv_35_V_V_empty_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_7),
        .I4(cnv_36_V_V_full_n),
        .I5(exitcond_flatten_reg_379),
        .O(inputBuf_0_V_ce1));
  LUT6 #(
    .INIT(64'h0000000080880000)) 
    ram_reg_i_3__8
       (.I0(cnv_36_V_V_full_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(cnv_35_V_V_empty_n),
        .I3(or_cond_mid2_reg_393),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(exitcond_flatten_reg_379),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h00EC)) 
    start_once_reg_i_1__9
       (.I0(Conv1DBuffer_new_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Conv1DMac_new_U0_full_n),
        .I3(Q[1]),
        .O(start_once_reg_i_1__9_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__9_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hECFC2C0CCCFC0C0C)) 
    \tmp_reg_370[0]_i_1__1 
       (.I0(\tmp_reg_370[0]_i_2__1_n_7 ),
        .I1(\tmp_reg_370_reg_n_7_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\tmp_reg_370[0]_i_3__1_n_7 ),
        .I5(cnv_35_V_V_empty_n),
        .O(\tmp_reg_370[0]_i_1__1_n_7 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \tmp_reg_370[0]_i_2__1 
       (.I0(ptr_simd_1_reg_374_reg[4]),
        .I1(ptr_simd_1_reg_374_reg[5]),
        .I2(ptr_simd_1_reg_374_reg[7]),
        .I3(ptr_simd_1_reg_374_reg[6]),
        .I4(\tmp_reg_370[0]_i_4__1_n_7 ),
        .O(\tmp_reg_370[0]_i_2__1_n_7 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \tmp_reg_370[0]_i_3__1 
       (.I0(\ptr_simd_reg_117_reg_n_7_[4] ),
        .I1(\ptr_simd_reg_117_reg_n_7_[5] ),
        .I2(\ptr_simd_reg_117_reg_n_7_[7] ),
        .I3(\ptr_simd_reg_117_reg_n_7_[6] ),
        .I4(\tmp_reg_370[0]_i_5__1_n_7 ),
        .O(\tmp_reg_370[0]_i_3__1_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_reg_370[0]_i_4__1 
       (.I0(ptr_simd_1_reg_374_reg[1]),
        .I1(ptr_simd_1_reg_374_reg[0]),
        .I2(ptr_simd_1_reg_374_reg[3]),
        .I3(ptr_simd_1_reg_374_reg[2]),
        .O(\tmp_reg_370[0]_i_4__1_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_reg_370[0]_i_5__1 
       (.I0(\ptr_simd_reg_117_reg_n_7_[1] ),
        .I1(\ptr_simd_reg_117_reg_n_7_[0] ),
        .I2(\ptr_simd_reg_117_reg_n_7_[3] ),
        .I3(\ptr_simd_reg_117_reg_n_7_[2] ),
        .O(\tmp_reg_370[0]_i_5__1_n_7 ));
  FDRE \tmp_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_370[0]_i_1__1_n_7 ),
        .Q(\tmp_reg_370_reg_n_7_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new397
   (DOADO,
    E,
    start_once_reg,
    Q,
    internal_empty_n_reg,
    mOutPtr110_out,
    \exitcond_flatten_reg_379_reg[0]_0 ,
    start_once_reg_reg_0,
    internal_empty_n_reg_0,
    ap_clk,
    DIADI,
    ap_rst_n_inv,
    ap_rst_n,
    start_for_Conv1DMac_new398_U0_full_n,
    Conv1DBuffer_new397_U0_ap_start,
    \ap_CS_fsm_reg[1]_0 ,
    cnv_27_V_V_empty_n,
    cnv_28_V_V_full_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 );
  output [7:0]DOADO;
  output [0:0]E;
  output start_once_reg;
  output [1:0]Q;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output \exitcond_flatten_reg_379_reg[0]_0 ;
  output start_once_reg_reg_0;
  output internal_empty_n_reg_0;
  input ap_clk;
  input [7:0]DIADI;
  input ap_rst_n_inv;
  input ap_rst_n;
  input start_for_Conv1DMac_new398_U0_full_n;
  input Conv1DBuffer_new397_U0_ap_start;
  input \ap_CS_fsm_reg[1]_0 ;
  input cnv_27_V_V_empty_n;
  input cnv_28_V_V_full_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;

  wire Conv1DBuffer_new397_U0_ap_start;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm[2]_i_2__18_n_7 ;
  wire \ap_CS_fsm[3]_i_2_n_7 ;
  wire \ap_CS_fsm[4]_i_2_n_7 ;
  wire \ap_CS_fsm[4]_i_4_n_7 ;
  wire \ap_CS_fsm[4]_i_5_n_7 ;
  wire \ap_CS_fsm[4]_i_6_n_7 ;
  wire \ap_CS_fsm[4]_i_7_n_7 ;
  wire \ap_CS_fsm[4]_i_8_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state4;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_block_pp0_stage0_subdone14_out;
  wire ap_block_pp1_stage0_subdone18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__14_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_7;
  wire ap_enable_reg_pp0_iter1_i_3__1_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__3_n_7;
  wire ap_enable_reg_pp1_iter1_i_1__0_n_7;
  wire ap_enable_reg_pp1_iter1_reg_n_7;
  wire [0:0]ap_phi_mux_ptr_simd_phi_fu_121_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_27_V_V_empty_n;
  wire cnv_28_V_V_full_n;
  wire exitcond_flatten1_fu_237_p2;
  wire exitcond_flatten_fu_219_p2;
  wire exitcond_flatten_reg_379;
  wire \exitcond_flatten_reg_379[0]_i_1_n_7 ;
  wire \exitcond_flatten_reg_379_reg[0]_0 ;
  wire indvar_flatten1_reg_1290;
  wire \indvar_flatten1_reg_129[0]_i_2_n_7 ;
  wire [23:0]indvar_flatten1_reg_129_reg;
  wire \indvar_flatten1_reg_129_reg[0]_i_1_n_10 ;
  wire \indvar_flatten1_reg_129_reg[0]_i_1_n_11 ;
  wire \indvar_flatten1_reg_129_reg[0]_i_1_n_12 ;
  wire \indvar_flatten1_reg_129_reg[0]_i_1_n_13 ;
  wire \indvar_flatten1_reg_129_reg[0]_i_1_n_14 ;
  wire \indvar_flatten1_reg_129_reg[0]_i_1_n_7 ;
  wire \indvar_flatten1_reg_129_reg[0]_i_1_n_8 ;
  wire \indvar_flatten1_reg_129_reg[0]_i_1_n_9 ;
  wire \indvar_flatten1_reg_129_reg[12]_i_1_n_10 ;
  wire \indvar_flatten1_reg_129_reg[12]_i_1_n_11 ;
  wire \indvar_flatten1_reg_129_reg[12]_i_1_n_12 ;
  wire \indvar_flatten1_reg_129_reg[12]_i_1_n_13 ;
  wire \indvar_flatten1_reg_129_reg[12]_i_1_n_14 ;
  wire \indvar_flatten1_reg_129_reg[12]_i_1_n_7 ;
  wire \indvar_flatten1_reg_129_reg[12]_i_1_n_8 ;
  wire \indvar_flatten1_reg_129_reg[12]_i_1_n_9 ;
  wire \indvar_flatten1_reg_129_reg[16]_i_1_n_10 ;
  wire \indvar_flatten1_reg_129_reg[16]_i_1_n_11 ;
  wire \indvar_flatten1_reg_129_reg[16]_i_1_n_12 ;
  wire \indvar_flatten1_reg_129_reg[16]_i_1_n_13 ;
  wire \indvar_flatten1_reg_129_reg[16]_i_1_n_14 ;
  wire \indvar_flatten1_reg_129_reg[16]_i_1_n_7 ;
  wire \indvar_flatten1_reg_129_reg[16]_i_1_n_8 ;
  wire \indvar_flatten1_reg_129_reg[16]_i_1_n_9 ;
  wire \indvar_flatten1_reg_129_reg[20]_i_1_n_10 ;
  wire \indvar_flatten1_reg_129_reg[20]_i_1_n_11 ;
  wire \indvar_flatten1_reg_129_reg[20]_i_1_n_12 ;
  wire \indvar_flatten1_reg_129_reg[20]_i_1_n_13 ;
  wire \indvar_flatten1_reg_129_reg[20]_i_1_n_14 ;
  wire \indvar_flatten1_reg_129_reg[20]_i_1_n_8 ;
  wire \indvar_flatten1_reg_129_reg[20]_i_1_n_9 ;
  wire \indvar_flatten1_reg_129_reg[4]_i_1_n_10 ;
  wire \indvar_flatten1_reg_129_reg[4]_i_1_n_11 ;
  wire \indvar_flatten1_reg_129_reg[4]_i_1_n_12 ;
  wire \indvar_flatten1_reg_129_reg[4]_i_1_n_13 ;
  wire \indvar_flatten1_reg_129_reg[4]_i_1_n_14 ;
  wire \indvar_flatten1_reg_129_reg[4]_i_1_n_7 ;
  wire \indvar_flatten1_reg_129_reg[4]_i_1_n_8 ;
  wire \indvar_flatten1_reg_129_reg[4]_i_1_n_9 ;
  wire \indvar_flatten1_reg_129_reg[8]_i_1_n_10 ;
  wire \indvar_flatten1_reg_129_reg[8]_i_1_n_11 ;
  wire \indvar_flatten1_reg_129_reg[8]_i_1_n_12 ;
  wire \indvar_flatten1_reg_129_reg[8]_i_1_n_13 ;
  wire \indvar_flatten1_reg_129_reg[8]_i_1_n_14 ;
  wire \indvar_flatten1_reg_129_reg[8]_i_1_n_7 ;
  wire \indvar_flatten1_reg_129_reg[8]_i_1_n_8 ;
  wire \indvar_flatten1_reg_129_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_151[0]_i_2_n_7 ;
  wire \indvar_flatten_reg_151[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_151[0]_i_4_n_7 ;
  wire \indvar_flatten_reg_151[0]_i_5_n_7 ;
  wire \indvar_flatten_reg_151[0]_i_6_n_7 ;
  wire \indvar_flatten_reg_151[12]_i_2_n_7 ;
  wire \indvar_flatten_reg_151[12]_i_3_n_7 ;
  wire \indvar_flatten_reg_151[4]_i_2_n_7 ;
  wire \indvar_flatten_reg_151[4]_i_3_n_7 ;
  wire \indvar_flatten_reg_151[4]_i_4_n_7 ;
  wire \indvar_flatten_reg_151[4]_i_5_n_7 ;
  wire \indvar_flatten_reg_151[8]_i_2_n_7 ;
  wire \indvar_flatten_reg_151[8]_i_3_n_7 ;
  wire \indvar_flatten_reg_151[8]_i_4_n_7 ;
  wire \indvar_flatten_reg_151[8]_i_5_n_7 ;
  wire [13:0]indvar_flatten_reg_151_reg;
  wire \indvar_flatten_reg_151_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1_n_12 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1_n_13 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1_n_14 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_151_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_151_reg[12]_i_1_n_13 ;
  wire \indvar_flatten_reg_151_reg[12]_i_1_n_14 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1_n_11 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1_n_12 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1_n_13 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1_n_14 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1_n_9 ;
  wire [6:0]inputBuf_0_V_addr_2_reg_402;
  wire inputBuf_0_V_addr_2_reg_4020;
  wire \inputBuf_0_V_addr_2_reg_402[6]_i_1_n_7 ;
  wire inputBuf_0_V_ce1;
  wire inputBuf_0_V_we0;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [4:3]nm_3_fu_297_p2;
  wire [5:0]nm_mid2_fu_337_p3;
  wire [5:0]nm_reg_162;
  wire \nm_reg_162[5]_i_2_n_7 ;
  wire [11:0]ofm_iter_fu_231_p2;
  wire op1_assign_reg_140;
  wire [11:0]op1_assign_reg_140_reg;
  wire \op1_assign_reg_140_reg[0]_i_2_n_10 ;
  wire \op1_assign_reg_140_reg[0]_i_2_n_11 ;
  wire \op1_assign_reg_140_reg[0]_i_2_n_12 ;
  wire \op1_assign_reg_140_reg[0]_i_2_n_13 ;
  wire \op1_assign_reg_140_reg[0]_i_2_n_14 ;
  wire \op1_assign_reg_140_reg[0]_i_2_n_7 ;
  wire \op1_assign_reg_140_reg[0]_i_2_n_8 ;
  wire \op1_assign_reg_140_reg[0]_i_2_n_9 ;
  wire \op1_assign_reg_140_reg[4]_i_1_n_10 ;
  wire \op1_assign_reg_140_reg[4]_i_1_n_11 ;
  wire \op1_assign_reg_140_reg[4]_i_1_n_12 ;
  wire \op1_assign_reg_140_reg[4]_i_1_n_13 ;
  wire \op1_assign_reg_140_reg[4]_i_1_n_14 ;
  wire \op1_assign_reg_140_reg[4]_i_1_n_7 ;
  wire \op1_assign_reg_140_reg[4]_i_1_n_8 ;
  wire \op1_assign_reg_140_reg[4]_i_1_n_9 ;
  wire \op1_assign_reg_140_reg[8]_i_1_n_10 ;
  wire \op1_assign_reg_140_reg[8]_i_1_n_11 ;
  wire \op1_assign_reg_140_reg[8]_i_1_n_12 ;
  wire \op1_assign_reg_140_reg[8]_i_1_n_13 ;
  wire \op1_assign_reg_140_reg[8]_i_1_n_14 ;
  wire \op1_assign_reg_140_reg[8]_i_1_n_8 ;
  wire \op1_assign_reg_140_reg[8]_i_1_n_9 ;
  wire or_cond_mid2_fu_329_p3;
  wire or_cond_mid2_reg_393;
  wire \or_cond_mid2_reg_393[0]_i_10_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_11_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_14_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_15_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_3_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_4_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_6_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_7_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_8_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_9_n_7 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_12_n_10 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_12_n_7 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_12_n_8 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_12_n_9 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_13_n_10 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_13_n_9 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_17_n_10 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_17_n_7 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_17_n_8 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_17_n_9 ;
  wire p_0_in0_out;
  wire p_0_in13_out;
  wire p_15_in;
  wire [5:0]ptr_simd4_mid2_fu_309_p3;
  wire [7:0]ptr_simd4_reg_173;
  wire \ptr_simd4_reg_173[6]_i_2_n_7 ;
  wire \ptr_simd4_reg_173[7]_i_3_n_7 ;
  wire [7:0]ptr_simd_1_fu_190_p2;
  wire ptr_simd_1_reg_3740;
  wire \ptr_simd_1_reg_374[3]_i_2_n_7 ;
  wire \ptr_simd_1_reg_374[4]_i_2_n_7 ;
  wire \ptr_simd_1_reg_374[5]_i_2_n_7 ;
  wire \ptr_simd_1_reg_374[7]_i_3_n_7 ;
  wire [7:0]ptr_simd_1_reg_374_reg__0;
  wire [7:0]ptr_simd_2_fu_350_p2;
  wire \ptr_simd_reg_117_reg_n_7_[0] ;
  wire \ptr_simd_reg_117_reg_n_7_[1] ;
  wire \ptr_simd_reg_117_reg_n_7_[2] ;
  wire \ptr_simd_reg_117_reg_n_7_[3] ;
  wire \ptr_simd_reg_117_reg_n_7_[4] ;
  wire \ptr_simd_reg_117_reg_n_7_[5] ;
  wire \ptr_simd_reg_117_reg_n_7_[6] ;
  wire \ptr_simd_reg_117_reg_n_7_[7] ;
  wire start_for_Conv1DMac_new398_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_7;
  wire start_once_reg_reg_0;
  wire \tmp_reg_370[0]_i_1_n_7 ;
  wire \tmp_reg_370[0]_i_2_n_7 ;
  wire \tmp_reg_370[0]_i_3_n_7 ;
  wire \tmp_reg_370[0]_i_4_n_7 ;
  wire \tmp_reg_370[0]_i_5_n_7 ;
  wire \tmp_reg_370_reg_n_7_[0] ;
  wire [3:3]\NLW_indvar_flatten1_reg_129_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_reg_151_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_reg_151_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_op1_assign_reg_140_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_or_cond_mid2_reg_393_reg[0]_i_13_CO_UNCONNECTED ;
  wire [3:3]\NLW_or_cond_mid2_reg_393_reg[0]_i_13_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFF1F00)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(start_for_Conv1DMac_new398_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DBuffer_new397_U0_ap_start),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFF888F88)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[2]_i_2__18_n_7 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[2]_i_1__18 
       (.I0(\ap_CS_fsm[2]_i_2__18_n_7 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h1000DFFF3300FFFF)) 
    \ap_CS_fsm[2]_i_2__18 
       (.I0(\tmp_reg_370[0]_i_2_n_7 ),
        .I1(\tmp_reg_370_reg_n_7_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\tmp_reg_370[0]_i_3_n_7 ),
        .I5(cnv_27_V_V_empty_n),
        .O(\ap_CS_fsm[2]_i_2__18_n_7 ));
  LUT4 #(
    .INIT(16'hFABA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\ap_CS_fsm[3]_i_2_n_7 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h10F01010FFFFFFFF)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(exitcond_flatten_reg_379),
        .I1(cnv_28_V_V_full_n),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(cnv_27_V_V_empty_n),
        .I4(or_cond_mid2_reg_393),
        .I5(exitcond_flatten_fu_219_p2),
        .O(\ap_CS_fsm[3]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(\ap_CS_fsm[4]_i_2_n_7 ),
        .I1(exitcond_flatten_fu_219_p2),
        .I2(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h10F01010FFFFFFFF)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(exitcond_flatten_reg_379),
        .I1(cnv_28_V_V_full_n),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(cnv_27_V_V_empty_n),
        .I4(or_cond_mid2_reg_393),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(\ap_CS_fsm[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(\ap_CS_fsm[4]_i_4_n_7 ),
        .I1(\ap_CS_fsm[4]_i_5_n_7 ),
        .I2(indvar_flatten1_reg_129_reg[16]),
        .I3(indvar_flatten1_reg_129_reg[17]),
        .I4(indvar_flatten1_reg_129_reg[18]),
        .I5(indvar_flatten1_reg_129_reg[19]),
        .O(exitcond_flatten_fu_219_p2));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(\ap_CS_fsm[4]_i_6_n_7 ),
        .I1(indvar_flatten1_reg_129_reg[2]),
        .I2(indvar_flatten1_reg_129_reg[1]),
        .I3(indvar_flatten1_reg_129_reg[4]),
        .I4(indvar_flatten1_reg_129_reg[3]),
        .I5(\ap_CS_fsm[4]_i_7_n_7 ),
        .O(\ap_CS_fsm[4]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[4]_i_5 
       (.I0(indvar_flatten1_reg_129_reg[20]),
        .I1(indvar_flatten1_reg_129_reg[21]),
        .I2(indvar_flatten1_reg_129_reg[0]),
        .I3(indvar_flatten1_reg_129_reg[22]),
        .O(\ap_CS_fsm[4]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[4]_i_6 
       (.I0(indvar_flatten1_reg_129_reg[8]),
        .I1(indvar_flatten1_reg_129_reg[7]),
        .I2(indvar_flatten1_reg_129_reg[6]),
        .I3(indvar_flatten1_reg_129_reg[5]),
        .O(\ap_CS_fsm[4]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \ap_CS_fsm[4]_i_7 
       (.I0(indvar_flatten1_reg_129_reg[13]),
        .I1(indvar_flatten1_reg_129_reg[14]),
        .I2(indvar_flatten1_reg_129_reg[23]),
        .I3(indvar_flatten1_reg_129_reg[15]),
        .I4(\ap_CS_fsm[4]_i_8_n_7 ),
        .O(\ap_CS_fsm[4]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[4]_i_8 
       (.I0(indvar_flatten1_reg_129_reg[12]),
        .I1(indvar_flatten1_reg_129_reg[11]),
        .I2(indvar_flatten1_reg_129_reg[10]),
        .I3(indvar_flatten1_reg_129_reg[9]),
        .O(\ap_CS_fsm[4]_i_8_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hB0B0B000B000B000)) 
    ap_enable_reg_pp0_iter0_i_1__14
       (.I0(\ap_CS_fsm[2]_i_2__18_n_7 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(Q[0]),
        .O(ap_enable_reg_pp0_iter0_i_1__14_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__14_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\ap_CS_fsm[2]_i_2__18_n_7 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_block_pp0_stage0_subdone14_out),
        .I5(ap_enable_reg_pp0_iter1_i_3__1_n_7),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ap_enable_reg_pp0_iter1_i_2__1
       (.I0(cnv_27_V_V_empty_n),
        .I1(\tmp_reg_370_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .O(ap_block_pp0_stage0_subdone14_out));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    ap_enable_reg_pp0_iter1_i_3__1
       (.I0(Q[0]),
        .I1(Conv1DBuffer_new397_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_Conv1DMac_new398_U0_full_n),
        .O(ap_enable_reg_pp0_iter1_i_3__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB0B0B000)) 
    ap_enable_reg_pp1_iter0_i_1__3
       (.I0(\ap_CS_fsm[4]_i_2_n_7 ),
        .I1(exitcond_flatten_fu_219_p2),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp1_iter0),
        .O(ap_enable_reg_pp1_iter0_i_1__3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__3_n_7),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000A0088880A00)) 
    ap_enable_reg_pp1_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(exitcond_flatten_fu_219_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_block_pp1_stage0_subdone18_out),
        .I5(ap_CS_fsm_state4),
        .O(ap_enable_reg_pp1_iter1_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__0_n_7),
        .Q(ap_enable_reg_pp1_iter1_reg_n_7),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_flatten_reg_379[0]_i_1 
       (.I0(exitcond_flatten_reg_379),
        .I1(\ap_CS_fsm[4]_i_2_n_7 ),
        .I2(exitcond_flatten_fu_219_p2),
        .O(\exitcond_flatten_reg_379[0]_i_1_n_7 ));
  FDRE \exitcond_flatten_reg_379_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_379[0]_i_1_n_7 ),
        .Q(exitcond_flatten_reg_379),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten1_reg_129[0]_i_2 
       (.I0(indvar_flatten1_reg_129_reg[0]),
        .O(\indvar_flatten1_reg_129[0]_i_2_n_7 ));
  FDRE \indvar_flatten1_reg_129_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten1_reg_129_reg[0]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten1_reg_129_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten1_reg_129_reg[0]_i_1_n_7 ,\indvar_flatten1_reg_129_reg[0]_i_1_n_8 ,\indvar_flatten1_reg_129_reg[0]_i_1_n_9 ,\indvar_flatten1_reg_129_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten1_reg_129_reg[0]_i_1_n_11 ,\indvar_flatten1_reg_129_reg[0]_i_1_n_12 ,\indvar_flatten1_reg_129_reg[0]_i_1_n_13 ,\indvar_flatten1_reg_129_reg[0]_i_1_n_14 }),
        .S({indvar_flatten1_reg_129_reg[3:1],\indvar_flatten1_reg_129[0]_i_2_n_7 }));
  FDRE \indvar_flatten1_reg_129_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten1_reg_129_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten1_reg_129_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten1_reg_129_reg[11]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten1_reg_129_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[12]_i_1_n_14 ),
        .Q(indvar_flatten1_reg_129_reg[12]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten1_reg_129_reg[12]_i_1 
       (.CI(\indvar_flatten1_reg_129_reg[8]_i_1_n_7 ),
        .CO({\indvar_flatten1_reg_129_reg[12]_i_1_n_7 ,\indvar_flatten1_reg_129_reg[12]_i_1_n_8 ,\indvar_flatten1_reg_129_reg[12]_i_1_n_9 ,\indvar_flatten1_reg_129_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten1_reg_129_reg[12]_i_1_n_11 ,\indvar_flatten1_reg_129_reg[12]_i_1_n_12 ,\indvar_flatten1_reg_129_reg[12]_i_1_n_13 ,\indvar_flatten1_reg_129_reg[12]_i_1_n_14 }),
        .S(indvar_flatten1_reg_129_reg[15:12]));
  FDRE \indvar_flatten1_reg_129_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten1_reg_129_reg[13]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten1_reg_129_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[12]_i_1_n_12 ),
        .Q(indvar_flatten1_reg_129_reg[14]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten1_reg_129_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten1_reg_129_reg[15]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten1_reg_129_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten1_reg_129_reg[16]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten1_reg_129_reg[16]_i_1 
       (.CI(\indvar_flatten1_reg_129_reg[12]_i_1_n_7 ),
        .CO({\indvar_flatten1_reg_129_reg[16]_i_1_n_7 ,\indvar_flatten1_reg_129_reg[16]_i_1_n_8 ,\indvar_flatten1_reg_129_reg[16]_i_1_n_9 ,\indvar_flatten1_reg_129_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten1_reg_129_reg[16]_i_1_n_11 ,\indvar_flatten1_reg_129_reg[16]_i_1_n_12 ,\indvar_flatten1_reg_129_reg[16]_i_1_n_13 ,\indvar_flatten1_reg_129_reg[16]_i_1_n_14 }),
        .S(indvar_flatten1_reg_129_reg[19:16]));
  FDRE \indvar_flatten1_reg_129_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten1_reg_129_reg[17]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten1_reg_129_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[16]_i_1_n_12 ),
        .Q(indvar_flatten1_reg_129_reg[18]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten1_reg_129_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[16]_i_1_n_11 ),
        .Q(indvar_flatten1_reg_129_reg[19]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten1_reg_129_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten1_reg_129_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten1_reg_129_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[20]_i_1_n_14 ),
        .Q(indvar_flatten1_reg_129_reg[20]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten1_reg_129_reg[20]_i_1 
       (.CI(\indvar_flatten1_reg_129_reg[16]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten1_reg_129_reg[20]_i_1_CO_UNCONNECTED [3],\indvar_flatten1_reg_129_reg[20]_i_1_n_8 ,\indvar_flatten1_reg_129_reg[20]_i_1_n_9 ,\indvar_flatten1_reg_129_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten1_reg_129_reg[20]_i_1_n_11 ,\indvar_flatten1_reg_129_reg[20]_i_1_n_12 ,\indvar_flatten1_reg_129_reg[20]_i_1_n_13 ,\indvar_flatten1_reg_129_reg[20]_i_1_n_14 }),
        .S(indvar_flatten1_reg_129_reg[23:20]));
  FDRE \indvar_flatten1_reg_129_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[20]_i_1_n_13 ),
        .Q(indvar_flatten1_reg_129_reg[21]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten1_reg_129_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[20]_i_1_n_12 ),
        .Q(indvar_flatten1_reg_129_reg[22]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten1_reg_129_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[20]_i_1_n_11 ),
        .Q(indvar_flatten1_reg_129_reg[23]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten1_reg_129_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten1_reg_129_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten1_reg_129_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten1_reg_129_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten1_reg_129_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten1_reg_129_reg[4]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten1_reg_129_reg[4]_i_1 
       (.CI(\indvar_flatten1_reg_129_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten1_reg_129_reg[4]_i_1_n_7 ,\indvar_flatten1_reg_129_reg[4]_i_1_n_8 ,\indvar_flatten1_reg_129_reg[4]_i_1_n_9 ,\indvar_flatten1_reg_129_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten1_reg_129_reg[4]_i_1_n_11 ,\indvar_flatten1_reg_129_reg[4]_i_1_n_12 ,\indvar_flatten1_reg_129_reg[4]_i_1_n_13 ,\indvar_flatten1_reg_129_reg[4]_i_1_n_14 }),
        .S(indvar_flatten1_reg_129_reg[7:4]));
  FDRE \indvar_flatten1_reg_129_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten1_reg_129_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten1_reg_129_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten1_reg_129_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten1_reg_129_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten1_reg_129_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten1_reg_129_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten1_reg_129_reg[8]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten1_reg_129_reg[8]_i_1 
       (.CI(\indvar_flatten1_reg_129_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten1_reg_129_reg[8]_i_1_n_7 ,\indvar_flatten1_reg_129_reg[8]_i_1_n_8 ,\indvar_flatten1_reg_129_reg[8]_i_1_n_9 ,\indvar_flatten1_reg_129_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten1_reg_129_reg[8]_i_1_n_11 ,\indvar_flatten1_reg_129_reg[8]_i_1_n_12 ,\indvar_flatten1_reg_129_reg[8]_i_1_n_13 ,\indvar_flatten1_reg_129_reg[8]_i_1_n_14 }),
        .S(indvar_flatten1_reg_129_reg[11:8]));
  FDRE \indvar_flatten1_reg_129_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten1_reg_129_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten1_reg_129_reg[9]),
        .R(ap_CS_fsm_state4));
  LUT2 #(
    .INIT(4'hE)) 
    \indvar_flatten_reg_151[0]_i_2 
       (.I0(exitcond_flatten1_fu_237_p2),
        .I1(indvar_flatten_reg_151_reg[0]),
        .O(\indvar_flatten_reg_151[0]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[0]_i_3 
       (.I0(indvar_flatten_reg_151_reg[3]),
        .I1(exitcond_flatten1_fu_237_p2),
        .O(\indvar_flatten_reg_151[0]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[0]_i_4 
       (.I0(indvar_flatten_reg_151_reg[2]),
        .I1(exitcond_flatten1_fu_237_p2),
        .O(\indvar_flatten_reg_151[0]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[0]_i_5 
       (.I0(indvar_flatten_reg_151_reg[1]),
        .I1(exitcond_flatten1_fu_237_p2),
        .O(\indvar_flatten_reg_151[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'hD)) 
    \indvar_flatten_reg_151[0]_i_6 
       (.I0(indvar_flatten_reg_151_reg[0]),
        .I1(exitcond_flatten1_fu_237_p2),
        .O(\indvar_flatten_reg_151[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[12]_i_2 
       (.I0(indvar_flatten_reg_151_reg[13]),
        .I1(exitcond_flatten1_fu_237_p2),
        .O(\indvar_flatten_reg_151[12]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[12]_i_3 
       (.I0(indvar_flatten_reg_151_reg[12]),
        .I1(exitcond_flatten1_fu_237_p2),
        .O(\indvar_flatten_reg_151[12]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[4]_i_2 
       (.I0(indvar_flatten_reg_151_reg[7]),
        .I1(exitcond_flatten1_fu_237_p2),
        .O(\indvar_flatten_reg_151[4]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[4]_i_3 
       (.I0(indvar_flatten_reg_151_reg[6]),
        .I1(exitcond_flatten1_fu_237_p2),
        .O(\indvar_flatten_reg_151[4]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[4]_i_4 
       (.I0(indvar_flatten_reg_151_reg[5]),
        .I1(exitcond_flatten1_fu_237_p2),
        .O(\indvar_flatten_reg_151[4]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[4]_i_5 
       (.I0(indvar_flatten_reg_151_reg[4]),
        .I1(exitcond_flatten1_fu_237_p2),
        .O(\indvar_flatten_reg_151[4]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[8]_i_2 
       (.I0(indvar_flatten_reg_151_reg[11]),
        .I1(exitcond_flatten1_fu_237_p2),
        .O(\indvar_flatten_reg_151[8]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[8]_i_3 
       (.I0(indvar_flatten_reg_151_reg[10]),
        .I1(exitcond_flatten1_fu_237_p2),
        .O(\indvar_flatten_reg_151[8]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[8]_i_4 
       (.I0(indvar_flatten_reg_151_reg[9]),
        .I1(exitcond_flatten1_fu_237_p2),
        .O(\indvar_flatten_reg_151[8]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[8]_i_5 
       (.I0(indvar_flatten_reg_151_reg[8]),
        .I1(exitcond_flatten1_fu_237_p2),
        .O(\indvar_flatten_reg_151[8]_i_5_n_7 ));
  FDRE \indvar_flatten_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten_reg_151_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten_reg_151_reg[0]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_151_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_151_reg[0]_i_1_n_7 ,\indvar_flatten_reg_151_reg[0]_i_1_n_8 ,\indvar_flatten_reg_151_reg[0]_i_1_n_9 ,\indvar_flatten_reg_151_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\indvar_flatten_reg_151[0]_i_2_n_7 }),
        .O({\indvar_flatten_reg_151_reg[0]_i_1_n_11 ,\indvar_flatten_reg_151_reg[0]_i_1_n_12 ,\indvar_flatten_reg_151_reg[0]_i_1_n_13 ,\indvar_flatten_reg_151_reg[0]_i_1_n_14 }),
        .S({\indvar_flatten_reg_151[0]_i_3_n_7 ,\indvar_flatten_reg_151[0]_i_4_n_7 ,\indvar_flatten_reg_151[0]_i_5_n_7 ,\indvar_flatten_reg_151[0]_i_6_n_7 }));
  FDRE \indvar_flatten_reg_151_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten_reg_151_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_151_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten_reg_151_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_151_reg[11]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten_reg_151_reg[12]_i_1_n_14 ),
        .Q(indvar_flatten_reg_151_reg[12]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_151_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_151_reg[8]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten_reg_151_reg[12]_i_1_CO_UNCONNECTED [3:1],\indvar_flatten_reg_151_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_151_reg[12]_i_1_O_UNCONNECTED [3:2],\indvar_flatten_reg_151_reg[12]_i_1_n_13 ,\indvar_flatten_reg_151_reg[12]_i_1_n_14 }),
        .S({1'b0,1'b0,\indvar_flatten_reg_151[12]_i_2_n_7 ,\indvar_flatten_reg_151[12]_i_3_n_7 }));
  FDRE \indvar_flatten_reg_151_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten_reg_151_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten_reg_151_reg[13]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten_reg_151_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten_reg_151_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten_reg_151_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten_reg_151_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten_reg_151_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten_reg_151_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten_reg_151_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten_reg_151_reg[4]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_151_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_151_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten_reg_151_reg[4]_i_1_n_7 ,\indvar_flatten_reg_151_reg[4]_i_1_n_8 ,\indvar_flatten_reg_151_reg[4]_i_1_n_9 ,\indvar_flatten_reg_151_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_151_reg[4]_i_1_n_11 ,\indvar_flatten_reg_151_reg[4]_i_1_n_12 ,\indvar_flatten_reg_151_reg[4]_i_1_n_13 ,\indvar_flatten_reg_151_reg[4]_i_1_n_14 }),
        .S({\indvar_flatten_reg_151[4]_i_2_n_7 ,\indvar_flatten_reg_151[4]_i_3_n_7 ,\indvar_flatten_reg_151[4]_i_4_n_7 ,\indvar_flatten_reg_151[4]_i_5_n_7 }));
  FDRE \indvar_flatten_reg_151_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten_reg_151_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten_reg_151_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten_reg_151_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten_reg_151_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten_reg_151_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten_reg_151_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten_reg_151_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_151_reg[8]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_151_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_151_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten_reg_151_reg[8]_i_1_n_7 ,\indvar_flatten_reg_151_reg[8]_i_1_n_8 ,\indvar_flatten_reg_151_reg[8]_i_1_n_9 ,\indvar_flatten_reg_151_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_151_reg[8]_i_1_n_11 ,\indvar_flatten_reg_151_reg[8]_i_1_n_12 ,\indvar_flatten_reg_151_reg[8]_i_1_n_13 ,\indvar_flatten_reg_151_reg[8]_i_1_n_14 }),
        .S({\indvar_flatten_reg_151[8]_i_2_n_7 ,\indvar_flatten_reg_151[8]_i_3_n_7 ,\indvar_flatten_reg_151[8]_i_4_n_7 ,\indvar_flatten_reg_151[8]_i_5_n_7 }));
  FDRE \indvar_flatten_reg_151_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(\indvar_flatten_reg_151_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_151_reg[9]),
        .R(ap_CS_fsm_state4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde_56 inputBuf_0_V_U
       (.ADDRBWRADDR(inputBuf_0_V_addr_2_reg_402),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .E(E),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .WEBWE(inputBuf_0_V_ce1),
        .ap_block_pp1_stage0_subdone18_out(ap_block_pp1_stage0_subdone18_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .cnv_27_V_V_empty_n(cnv_27_V_V_empty_n),
        .cnv_28_V_V_full_n(cnv_28_V_V_full_n),
        .exitcond_flatten1_fu_237_p2(exitcond_flatten1_fu_237_p2),
        .exitcond_flatten_reg_379(exitcond_flatten_reg_379),
        .indvar_flatten_reg_151_reg(indvar_flatten_reg_151_reg),
        .inputBuf_0_V_we0(inputBuf_0_V_we0),
        .\nm_reg_162_reg[0] (ptr_simd4_reg_173),
        .or_cond_mid2_reg_393(or_cond_mid2_reg_393),
        .p_0_in0_out(p_0_in0_out),
        .p_0_in13_out(p_0_in13_out),
        .ram_reg(ap_enable_reg_pp0_iter1_reg_n_7),
        .ram_reg_0(\tmp_reg_370_reg_n_7_[0] ),
        .ram_reg_1({\ptr_simd_reg_117_reg_n_7_[6] ,\ptr_simd_reg_117_reg_n_7_[5] ,\ptr_simd_reg_117_reg_n_7_[4] ,\ptr_simd_reg_117_reg_n_7_[3] ,\ptr_simd_reg_117_reg_n_7_[2] ,\ptr_simd_reg_117_reg_n_7_[1] ,\ptr_simd_reg_117_reg_n_7_[0] }),
        .ram_reg_2(ap_enable_reg_pp1_iter1_reg_n_7));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_2_reg_402[0]_i_1 
       (.I0(ptr_simd4_reg_173[0]),
        .I1(p_0_in0_out),
        .O(ptr_simd4_mid2_fu_309_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_2_reg_402[3]_i_1 
       (.I0(ptr_simd4_reg_173[3]),
        .I1(p_0_in0_out),
        .O(ptr_simd4_mid2_fu_309_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_2_reg_402[5]_i_1 
       (.I0(ptr_simd4_reg_173[5]),
        .I1(p_0_in0_out),
        .O(ptr_simd4_mid2_fu_309_p3[5]));
  LUT3 #(
    .INIT(8'h10)) 
    \inputBuf_0_V_addr_2_reg_402[6]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_7 ),
        .I1(exitcond_flatten_fu_219_p2),
        .I2(p_0_in0_out),
        .O(\inputBuf_0_V_addr_2_reg_402[6]_i_1_n_7 ));
  FDRE \inputBuf_0_V_addr_2_reg_402_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_2_reg_4020),
        .D(ptr_simd4_mid2_fu_309_p3[0]),
        .Q(inputBuf_0_V_addr_2_reg_402[0]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_2_reg_402_reg[1] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_2_reg_4020),
        .D(ptr_simd4_reg_173[1]),
        .Q(inputBuf_0_V_addr_2_reg_402[1]),
        .R(\inputBuf_0_V_addr_2_reg_402[6]_i_1_n_7 ));
  FDRE \inputBuf_0_V_addr_2_reg_402_reg[2] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_2_reg_4020),
        .D(ptr_simd4_reg_173[2]),
        .Q(inputBuf_0_V_addr_2_reg_402[2]),
        .R(\inputBuf_0_V_addr_2_reg_402[6]_i_1_n_7 ));
  FDRE \inputBuf_0_V_addr_2_reg_402_reg[3] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_2_reg_4020),
        .D(ptr_simd4_mid2_fu_309_p3[3]),
        .Q(inputBuf_0_V_addr_2_reg_402[3]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_2_reg_402_reg[4] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_2_reg_4020),
        .D(ptr_simd4_reg_173[4]),
        .Q(inputBuf_0_V_addr_2_reg_402[4]),
        .R(\inputBuf_0_V_addr_2_reg_402[6]_i_1_n_7 ));
  FDRE \inputBuf_0_V_addr_2_reg_402_reg[5] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_2_reg_4020),
        .D(ptr_simd4_mid2_fu_309_p3[5]),
        .Q(inputBuf_0_V_addr_2_reg_402[5]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_2_reg_402_reg[6] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_2_reg_4020),
        .D(ptr_simd4_reg_173[6]),
        .Q(inputBuf_0_V_addr_2_reg_402[6]),
        .R(\inputBuf_0_V_addr_2_reg_402[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h557FAA80AA80557F)) 
    \mOutPtr[0]_i_1__2 
       (.I0(cnv_27_V_V_empty_n),
        .I1(or_cond_mid2_reg_393),
        .I2(inputBuf_0_V_ce1),
        .I3(inputBuf_0_V_we0),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hBBFBFFFFFFFFFFFF)) 
    \mOutPtr[0]_i_2__2 
       (.I0(exitcond_flatten_reg_379),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(or_cond_mid2_reg_393),
        .I3(cnv_27_V_V_empty_n),
        .I4(ap_enable_reg_pp1_iter1_reg_n_7),
        .I5(cnv_28_V_V_full_n),
        .O(\exitcond_flatten_reg_379_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBAAA000000000000)) 
    \mOutPtr[1]_i_2__2 
       (.I0(inputBuf_0_V_we0),
        .I1(\ap_CS_fsm[4]_i_2_n_7 ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(or_cond_mid2_reg_393),
        .I4(cnv_27_V_V_empty_n),
        .I5(\mOutPtr_reg[0] ),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__25 
       (.I0(start_once_reg),
        .I1(Conv1DBuffer_new397_U0_ap_start),
        .I2(start_for_Conv1DMac_new398_U0_full_n),
        .O(start_once_reg_reg_0));
  LUT6 #(
    .INIT(64'h000000005555FF7F)) 
    \mOutPtr[1]_i_3__5 
       (.I0(cnv_27_V_V_empty_n),
        .I1(or_cond_mid2_reg_393),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(\ap_CS_fsm[4]_i_2_n_7 ),
        .I4(inputBuf_0_V_we0),
        .I5(\mOutPtr_reg[0] ),
        .O(internal_empty_n_reg_0));
  LUT3 #(
    .INIT(8'h9A)) 
    \nm_reg_162[0]_i_1 
       (.I0(p_0_in13_out),
        .I1(exitcond_flatten1_fu_237_p2),
        .I2(nm_reg_162[0]),
        .O(nm_mid2_fu_337_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \nm_reg_162[1]_i_1 
       (.I0(nm_reg_162[0]),
        .I1(p_0_in13_out),
        .I2(exitcond_flatten1_fu_237_p2),
        .I3(nm_reg_162[1]),
        .O(nm_mid2_fu_337_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \nm_reg_162[2]_i_1 
       (.I0(nm_reg_162[1]),
        .I1(nm_reg_162[0]),
        .I2(p_0_in13_out),
        .I3(exitcond_flatten1_fu_237_p2),
        .I4(nm_reg_162[2]),
        .O(nm_mid2_fu_337_p3[2]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \nm_reg_162[3]_i_1 
       (.I0(nm_reg_162[1]),
        .I1(nm_reg_162[0]),
        .I2(nm_reg_162[2]),
        .I3(p_0_in13_out),
        .I4(exitcond_flatten1_fu_237_p2),
        .I5(nm_reg_162[3]),
        .O(nm_mid2_fu_337_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h8788)) 
    \nm_reg_162[4]_i_1 
       (.I0(\nm_reg_162[5]_i_2_n_7 ),
        .I1(p_0_in13_out),
        .I2(exitcond_flatten1_fu_237_p2),
        .I3(nm_reg_162[4]),
        .O(nm_mid2_fu_337_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \nm_reg_162[5]_i_1 
       (.I0(\nm_reg_162[5]_i_2_n_7 ),
        .I1(nm_reg_162[4]),
        .I2(p_0_in13_out),
        .I3(exitcond_flatten1_fu_237_p2),
        .I4(nm_reg_162[5]),
        .O(nm_mid2_fu_337_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \nm_reg_162[5]_i_2 
       (.I0(nm_reg_162[3]),
        .I1(nm_reg_162[2]),
        .I2(exitcond_flatten1_fu_237_p2),
        .I3(nm_reg_162[0]),
        .I4(nm_reg_162[1]),
        .O(\nm_reg_162[5]_i_2_n_7 ));
  FDRE \nm_reg_162_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(nm_mid2_fu_337_p3[0]),
        .Q(nm_reg_162[0]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_162_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(nm_mid2_fu_337_p3[1]),
        .Q(nm_reg_162[1]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_162_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(nm_mid2_fu_337_p3[2]),
        .Q(nm_reg_162[2]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_162_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(nm_mid2_fu_337_p3[3]),
        .Q(nm_reg_162[3]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_162_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(nm_mid2_fu_337_p3[4]),
        .Q(nm_reg_162[4]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_162_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(nm_mid2_fu_337_p3[5]),
        .Q(nm_reg_162[5]),
        .R(ap_CS_fsm_state4));
  LUT4 #(
    .INIT(16'h0008)) 
    \op1_assign_reg_140[0]_i_1 
       (.I0(exitcond_flatten1_fu_237_p2),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(\ap_CS_fsm[4]_i_2_n_7 ),
        .I3(exitcond_flatten_fu_219_p2),
        .O(op1_assign_reg_140));
  LUT1 #(
    .INIT(2'h1)) 
    \op1_assign_reg_140[0]_i_3 
       (.I0(op1_assign_reg_140_reg[0]),
        .O(ofm_iter_fu_231_p2[0]));
  FDRE \op1_assign_reg_140_reg[0] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[0]_i_2_n_14 ),
        .Q(op1_assign_reg_140_reg[0]),
        .R(ap_CS_fsm_state4));
  CARRY4 \op1_assign_reg_140_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\op1_assign_reg_140_reg[0]_i_2_n_7 ,\op1_assign_reg_140_reg[0]_i_2_n_8 ,\op1_assign_reg_140_reg[0]_i_2_n_9 ,\op1_assign_reg_140_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\op1_assign_reg_140_reg[0]_i_2_n_11 ,\op1_assign_reg_140_reg[0]_i_2_n_12 ,\op1_assign_reg_140_reg[0]_i_2_n_13 ,\op1_assign_reg_140_reg[0]_i_2_n_14 }),
        .S({op1_assign_reg_140_reg[3:1],ofm_iter_fu_231_p2[0]}));
  FDRE \op1_assign_reg_140_reg[10] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[8]_i_1_n_12 ),
        .Q(op1_assign_reg_140_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[11] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[8]_i_1_n_11 ),
        .Q(op1_assign_reg_140_reg[11]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[1] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[0]_i_2_n_13 ),
        .Q(op1_assign_reg_140_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[2] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[0]_i_2_n_12 ),
        .Q(op1_assign_reg_140_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[3] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[0]_i_2_n_11 ),
        .Q(op1_assign_reg_140_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[4] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[4]_i_1_n_14 ),
        .Q(op1_assign_reg_140_reg[4]),
        .R(ap_CS_fsm_state4));
  CARRY4 \op1_assign_reg_140_reg[4]_i_1 
       (.CI(\op1_assign_reg_140_reg[0]_i_2_n_7 ),
        .CO({\op1_assign_reg_140_reg[4]_i_1_n_7 ,\op1_assign_reg_140_reg[4]_i_1_n_8 ,\op1_assign_reg_140_reg[4]_i_1_n_9 ,\op1_assign_reg_140_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\op1_assign_reg_140_reg[4]_i_1_n_11 ,\op1_assign_reg_140_reg[4]_i_1_n_12 ,\op1_assign_reg_140_reg[4]_i_1_n_13 ,\op1_assign_reg_140_reg[4]_i_1_n_14 }),
        .S(op1_assign_reg_140_reg[7:4]));
  FDRE \op1_assign_reg_140_reg[5] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[4]_i_1_n_13 ),
        .Q(op1_assign_reg_140_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[6] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[4]_i_1_n_12 ),
        .Q(op1_assign_reg_140_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[7] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[4]_i_1_n_11 ),
        .Q(op1_assign_reg_140_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[8] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[8]_i_1_n_14 ),
        .Q(op1_assign_reg_140_reg[8]),
        .R(ap_CS_fsm_state4));
  CARRY4 \op1_assign_reg_140_reg[8]_i_1 
       (.CI(\op1_assign_reg_140_reg[4]_i_1_n_7 ),
        .CO({\NLW_op1_assign_reg_140_reg[8]_i_1_CO_UNCONNECTED [3],\op1_assign_reg_140_reg[8]_i_1_n_8 ,\op1_assign_reg_140_reg[8]_i_1_n_9 ,\op1_assign_reg_140_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\op1_assign_reg_140_reg[8]_i_1_n_11 ,\op1_assign_reg_140_reg[8]_i_1_n_12 ,\op1_assign_reg_140_reg[8]_i_1_n_13 ,\op1_assign_reg_140_reg[8]_i_1_n_14 }),
        .S(op1_assign_reg_140_reg[11:8]));
  FDRE \op1_assign_reg_140_reg[9] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[8]_i_1_n_13 ),
        .Q(op1_assign_reg_140_reg[9]),
        .R(ap_CS_fsm_state4));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_mid2_reg_393[0]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_7 ),
        .I1(exitcond_flatten_fu_219_p2),
        .O(inputBuf_0_V_addr_2_reg_4020));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \or_cond_mid2_reg_393[0]_i_10 
       (.I0(ofm_iter_fu_231_p2[10]),
        .I1(ofm_iter_fu_231_p2[9]),
        .I2(ofm_iter_fu_231_p2[8]),
        .I3(ofm_iter_fu_231_p2[7]),
        .O(\or_cond_mid2_reg_393[0]_i_10_n_7 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \or_cond_mid2_reg_393[0]_i_11 
       (.I0(ofm_iter_fu_231_p2[6]),
        .I1(ofm_iter_fu_231_p2[5]),
        .I2(ofm_iter_fu_231_p2[4]),
        .I3(ofm_iter_fu_231_p2[3]),
        .O(\or_cond_mid2_reg_393[0]_i_11_n_7 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \or_cond_mid2_reg_393[0]_i_14 
       (.I0(op1_assign_reg_140_reg[6]),
        .I1(op1_assign_reg_140_reg[5]),
        .I2(op1_assign_reg_140_reg[4]),
        .I3(op1_assign_reg_140_reg[3]),
        .O(\or_cond_mid2_reg_393[0]_i_14_n_7 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \or_cond_mid2_reg_393[0]_i_15 
       (.I0(op1_assign_reg_140_reg[10]),
        .I1(op1_assign_reg_140_reg[9]),
        .I2(op1_assign_reg_140_reg[8]),
        .I3(op1_assign_reg_140_reg[7]),
        .O(\or_cond_mid2_reg_393[0]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \or_cond_mid2_reg_393[0]_i_16 
       (.I0(nm_reg_162[4]),
        .I1(nm_reg_162[1]),
        .I2(nm_reg_162[0]),
        .I3(exitcond_flatten1_fu_237_p2),
        .I4(nm_reg_162[2]),
        .I5(nm_reg_162[3]),
        .O(nm_3_fu_297_p2[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F70000)) 
    \or_cond_mid2_reg_393[0]_i_2 
       (.I0(\nm_reg_162[5]_i_2_n_7 ),
        .I1(nm_reg_162[4]),
        .I2(exitcond_flatten1_fu_237_p2),
        .I3(nm_reg_162[5]),
        .I4(\or_cond_mid2_reg_393[0]_i_3_n_7 ),
        .I5(\or_cond_mid2_reg_393[0]_i_4_n_7 ),
        .O(or_cond_mid2_fu_329_p3));
  LUT6 #(
    .INIT(64'h80808A8000000000)) 
    \or_cond_mid2_reg_393[0]_i_3 
       (.I0(nm_3_fu_297_p2[3]),
        .I1(\or_cond_mid2_reg_393[0]_i_6_n_7 ),
        .I2(exitcond_flatten1_fu_237_p2),
        .I3(\or_cond_mid2_reg_393[0]_i_7_n_7 ),
        .I4(op1_assign_reg_140_reg[11]),
        .I5(\or_cond_mid2_reg_393[0]_i_8_n_7 ),
        .O(\or_cond_mid2_reg_393[0]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \or_cond_mid2_reg_393[0]_i_4 
       (.I0(p_0_in0_out),
        .I1(\or_cond_mid2_reg_393[0]_i_9_n_7 ),
        .I2(nm_reg_162[0]),
        .I3(nm_reg_162[1]),
        .I4(nm_reg_162[2]),
        .I5(\or_cond_mid2_reg_393[0]_i_7_n_7 ),
        .O(\or_cond_mid2_reg_393[0]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h070F0800)) 
    \or_cond_mid2_reg_393[0]_i_5 
       (.I0(nm_reg_162[1]),
        .I1(nm_reg_162[0]),
        .I2(exitcond_flatten1_fu_237_p2),
        .I3(nm_reg_162[2]),
        .I4(nm_reg_162[3]),
        .O(nm_3_fu_297_p2[3]));
  LUT6 #(
    .INIT(64'h00000000FEFFFFFF)) 
    \or_cond_mid2_reg_393[0]_i_6 
       (.I0(\or_cond_mid2_reg_393[0]_i_10_n_7 ),
        .I1(\or_cond_mid2_reg_393[0]_i_11_n_7 ),
        .I2(op1_assign_reg_140_reg[0]),
        .I3(ofm_iter_fu_231_p2[1]),
        .I4(ofm_iter_fu_231_p2[2]),
        .I5(ofm_iter_fu_231_p2[11]),
        .O(\or_cond_mid2_reg_393[0]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \or_cond_mid2_reg_393[0]_i_7 
       (.I0(op1_assign_reg_140_reg[2]),
        .I1(op1_assign_reg_140_reg[1]),
        .I2(op1_assign_reg_140_reg[0]),
        .I3(\or_cond_mid2_reg_393[0]_i_14_n_7 ),
        .I4(\or_cond_mid2_reg_393[0]_i_15_n_7 ),
        .O(\or_cond_mid2_reg_393[0]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \or_cond_mid2_reg_393[0]_i_8 
       (.I0(nm_3_fu_297_p2[4]),
        .I1(p_0_in13_out),
        .I2(nm_reg_162[2]),
        .I3(nm_reg_162[0]),
        .I4(nm_reg_162[1]),
        .I5(exitcond_flatten1_fu_237_p2),
        .O(\or_cond_mid2_reg_393[0]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \or_cond_mid2_reg_393[0]_i_9 
       (.I0(op1_assign_reg_140_reg[11]),
        .I1(nm_reg_162[5]),
        .I2(nm_reg_162[4]),
        .I3(nm_reg_162[3]),
        .O(\or_cond_mid2_reg_393[0]_i_9_n_7 ));
  FDRE \or_cond_mid2_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_2_reg_4020),
        .D(or_cond_mid2_fu_329_p3),
        .Q(or_cond_mid2_reg_393),
        .R(1'b0));
  CARRY4 \or_cond_mid2_reg_393_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\or_cond_mid2_reg_393_reg[0]_i_12_n_7 ,\or_cond_mid2_reg_393_reg[0]_i_12_n_8 ,\or_cond_mid2_reg_393_reg[0]_i_12_n_9 ,\or_cond_mid2_reg_393_reg[0]_i_12_n_10 }),
        .CYINIT(op1_assign_reg_140_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ofm_iter_fu_231_p2[4:1]),
        .S(op1_assign_reg_140_reg[4:1]));
  CARRY4 \or_cond_mid2_reg_393_reg[0]_i_13 
       (.CI(\or_cond_mid2_reg_393_reg[0]_i_17_n_7 ),
        .CO({\NLW_or_cond_mid2_reg_393_reg[0]_i_13_CO_UNCONNECTED [3:2],\or_cond_mid2_reg_393_reg[0]_i_13_n_9 ,\or_cond_mid2_reg_393_reg[0]_i_13_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_or_cond_mid2_reg_393_reg[0]_i_13_O_UNCONNECTED [3],ofm_iter_fu_231_p2[11:9]}),
        .S({1'b0,op1_assign_reg_140_reg[11:9]}));
  CARRY4 \or_cond_mid2_reg_393_reg[0]_i_17 
       (.CI(\or_cond_mid2_reg_393_reg[0]_i_12_n_7 ),
        .CO({\or_cond_mid2_reg_393_reg[0]_i_17_n_7 ,\or_cond_mid2_reg_393_reg[0]_i_17_n_8 ,\or_cond_mid2_reg_393_reg[0]_i_17_n_9 ,\or_cond_mid2_reg_393_reg[0]_i_17_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ofm_iter_fu_231_p2[8:5]),
        .S(op1_assign_reg_140_reg[8:5]));
  LUT2 #(
    .INIT(4'hB)) 
    \ptr_simd4_reg_173[0]_i_1 
       (.I0(p_0_in0_out),
        .I1(ptr_simd4_reg_173[0]),
        .O(ptr_simd_2_fu_350_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \ptr_simd4_reg_173[1]_i_1 
       (.I0(p_0_in0_out),
        .I1(ptr_simd4_reg_173[1]),
        .I2(ptr_simd4_reg_173[0]),
        .O(ptr_simd_2_fu_350_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \ptr_simd4_reg_173[2]_i_1 
       (.I0(p_0_in0_out),
        .I1(ptr_simd4_reg_173[0]),
        .I2(ptr_simd4_reg_173[1]),
        .I3(ptr_simd4_reg_173[2]),
        .O(ptr_simd_2_fu_350_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \ptr_simd4_reg_173[3]_i_1 
       (.I0(ptr_simd4_reg_173[3]),
        .I1(p_0_in0_out),
        .I2(ptr_simd4_reg_173[0]),
        .I3(ptr_simd4_reg_173[1]),
        .I4(ptr_simd4_reg_173[2]),
        .O(ptr_simd_2_fu_350_p2[3]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \ptr_simd4_reg_173[4]_i_1 
       (.I0(ptr_simd4_reg_173[2]),
        .I1(ptr_simd4_reg_173[1]),
        .I2(ptr_simd4_reg_173[0]),
        .I3(p_0_in0_out),
        .I4(ptr_simd4_reg_173[3]),
        .I5(ptr_simd4_reg_173[4]),
        .O(ptr_simd_2_fu_350_p2[4]));
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \ptr_simd4_reg_173[5]_i_1 
       (.I0(ptr_simd4_reg_173[5]),
        .I1(\ptr_simd4_reg_173[6]_i_2_n_7 ),
        .I2(ptr_simd4_reg_173[4]),
        .I3(ptr_simd4_reg_173[3]),
        .I4(p_0_in0_out),
        .O(ptr_simd_2_fu_350_p2[5]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \ptr_simd4_reg_173[6]_i_1 
       (.I0(\ptr_simd4_reg_173[6]_i_2_n_7 ),
        .I1(ptr_simd4_reg_173[4]),
        .I2(ptr_simd4_reg_173[3]),
        .I3(p_0_in0_out),
        .I4(ptr_simd4_reg_173[5]),
        .I5(ptr_simd4_reg_173[6]),
        .O(ptr_simd_2_fu_350_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ptr_simd4_reg_173[6]_i_2 
       (.I0(ptr_simd4_reg_173[2]),
        .I1(ptr_simd4_reg_173[1]),
        .I2(ptr_simd4_reg_173[0]),
        .I3(p_0_in0_out),
        .O(\ptr_simd4_reg_173[6]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ptr_simd4_reg_173[7]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_7 ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(exitcond_flatten_fu_219_p2),
        .O(indvar_flatten1_reg_1290));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \ptr_simd4_reg_173[7]_i_2 
       (.I0(ptr_simd4_reg_173[5]),
        .I1(\ptr_simd4_reg_173[7]_i_3_n_7 ),
        .I2(ptr_simd4_reg_173[6]),
        .I3(p_0_in0_out),
        .I4(ptr_simd4_reg_173[7]),
        .O(ptr_simd_2_fu_350_p2[7]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \ptr_simd4_reg_173[7]_i_3 
       (.I0(ptr_simd4_reg_173[3]),
        .I1(ptr_simd4_reg_173[4]),
        .I2(p_0_in0_out),
        .I3(ptr_simd4_reg_173[0]),
        .I4(ptr_simd4_reg_173[1]),
        .I5(ptr_simd4_reg_173[2]),
        .O(\ptr_simd4_reg_173[7]_i_3_n_7 ));
  FDRE \ptr_simd4_reg_173_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(ptr_simd_2_fu_350_p2[0]),
        .Q(ptr_simd4_reg_173[0]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(ptr_simd_2_fu_350_p2[1]),
        .Q(ptr_simd4_reg_173[1]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(ptr_simd_2_fu_350_p2[2]),
        .Q(ptr_simd4_reg_173[2]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(ptr_simd_2_fu_350_p2[3]),
        .Q(ptr_simd4_reg_173[3]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(ptr_simd_2_fu_350_p2[4]),
        .Q(ptr_simd4_reg_173[4]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(ptr_simd_2_fu_350_p2[5]),
        .Q(ptr_simd4_reg_173[5]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(ptr_simd_2_fu_350_p2[6]),
        .Q(ptr_simd4_reg_173[6]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten1_reg_1290),
        .D(ptr_simd_2_fu_350_p2[7]),
        .Q(ptr_simd4_reg_173[7]),
        .R(ap_CS_fsm_state4));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \ptr_simd_1_reg_374[0]_i_1 
       (.I0(\ptr_simd_reg_117_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_370_reg_n_7_[0] ),
        .I3(ptr_simd_1_reg_374_reg__0[0]),
        .O(ptr_simd_1_fu_190_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \ptr_simd_1_reg_374[1]_i_1 
       (.I0(\ptr_simd_reg_117_reg_n_7_[0] ),
        .I1(ptr_simd_1_reg_374_reg__0[0]),
        .I2(\ptr_simd_reg_117_reg_n_7_[1] ),
        .I3(p_15_in),
        .I4(ptr_simd_1_reg_374_reg__0[1]),
        .O(ptr_simd_1_fu_190_p2[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \ptr_simd_1_reg_374[2]_i_1 
       (.I0(ap_phi_mux_ptr_simd_phi_fu_121_p4),
        .I1(ptr_simd_1_reg_374_reg__0[1]),
        .I2(\ptr_simd_reg_117_reg_n_7_[1] ),
        .I3(\ptr_simd_reg_117_reg_n_7_[2] ),
        .I4(p_15_in),
        .I5(ptr_simd_1_reg_374_reg__0[2]),
        .O(ptr_simd_1_fu_190_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \ptr_simd_1_reg_374[2]_i_2 
       (.I0(ptr_simd_1_reg_374_reg__0[0]),
        .I1(\tmp_reg_370_reg_n_7_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\ptr_simd_reg_117_reg_n_7_[0] ),
        .O(ap_phi_mux_ptr_simd_phi_fu_121_p4));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \ptr_simd_1_reg_374[3]_i_1 
       (.I0(ptr_simd_1_reg_374_reg__0[2]),
        .I1(\ptr_simd_reg_117_reg_n_7_[2] ),
        .I2(\ptr_simd_1_reg_374[3]_i_2_n_7 ),
        .I3(\ptr_simd_reg_117_reg_n_7_[3] ),
        .I4(p_15_in),
        .I5(ptr_simd_1_reg_374_reg__0[3]),
        .O(ptr_simd_1_fu_190_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \ptr_simd_1_reg_374[3]_i_2 
       (.I0(\ptr_simd_reg_117_reg_n_7_[1] ),
        .I1(ptr_simd_1_reg_374_reg__0[1]),
        .I2(\ptr_simd_reg_117_reg_n_7_[0] ),
        .I3(p_15_in),
        .I4(ptr_simd_1_reg_374_reg__0[0]),
        .O(\ptr_simd_1_reg_374[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \ptr_simd_1_reg_374[4]_i_1 
       (.I0(ptr_simd_1_reg_374_reg__0[3]),
        .I1(\ptr_simd_reg_117_reg_n_7_[3] ),
        .I2(\ptr_simd_1_reg_374[4]_i_2_n_7 ),
        .I3(\ptr_simd_reg_117_reg_n_7_[4] ),
        .I4(p_15_in),
        .I5(ptr_simd_1_reg_374_reg__0[4]),
        .O(ptr_simd_1_fu_190_p2[4]));
  LUT6 #(
    .INIT(64'h77775FFFFFFF5FFF)) 
    \ptr_simd_1_reg_374[4]_i_2 
       (.I0(ap_phi_mux_ptr_simd_phi_fu_121_p4),
        .I1(ptr_simd_1_reg_374_reg__0[1]),
        .I2(\ptr_simd_reg_117_reg_n_7_[1] ),
        .I3(\ptr_simd_reg_117_reg_n_7_[2] ),
        .I4(p_15_in),
        .I5(ptr_simd_1_reg_374_reg__0[2]),
        .O(\ptr_simd_1_reg_374[4]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h665666A6)) 
    \ptr_simd_1_reg_374[5]_i_1 
       (.I0(\ptr_simd_1_reg_374[5]_i_2_n_7 ),
        .I1(\ptr_simd_reg_117_reg_n_7_[5] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_370_reg_n_7_[0] ),
        .I4(ptr_simd_1_reg_374_reg__0[5]),
        .O(ptr_simd_1_fu_190_p2[5]));
  LUT6 #(
    .INIT(64'h00000000C0AAC000)) 
    \ptr_simd_1_reg_374[5]_i_2 
       (.I0(\ptr_simd_reg_117_reg_n_7_[4] ),
        .I1(ptr_simd_1_reg_374_reg__0[4]),
        .I2(ptr_simd_1_reg_374_reg__0[3]),
        .I3(p_15_in),
        .I4(\ptr_simd_reg_117_reg_n_7_[3] ),
        .I5(\ptr_simd_1_reg_374[4]_i_2_n_7 ),
        .O(\ptr_simd_1_reg_374[5]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h99A99959)) 
    \ptr_simd_1_reg_374[6]_i_1 
       (.I0(\ptr_simd_1_reg_374[7]_i_3_n_7 ),
        .I1(\ptr_simd_reg_117_reg_n_7_[6] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_370_reg_n_7_[0] ),
        .I4(ptr_simd_1_reg_374_reg__0[6]),
        .O(ptr_simd_1_fu_190_p2[6]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \ptr_simd_1_reg_374[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_370_reg_n_7_[0] ),
        .I4(cnv_27_V_V_empty_n),
        .O(ptr_simd_1_reg_3740));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \ptr_simd_1_reg_374[7]_i_2 
       (.I0(ptr_simd_1_reg_374_reg__0[6]),
        .I1(\ptr_simd_reg_117_reg_n_7_[6] ),
        .I2(\ptr_simd_1_reg_374[7]_i_3_n_7 ),
        .I3(\ptr_simd_reg_117_reg_n_7_[7] ),
        .I4(p_15_in),
        .I5(ptr_simd_1_reg_374_reg__0[7]),
        .O(ptr_simd_1_fu_190_p2[7]));
  LUT6 #(
    .INIT(64'h551555D5FFFFFFFF)) 
    \ptr_simd_1_reg_374[7]_i_3 
       (.I0(\ptr_simd_reg_117_reg_n_7_[5] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\tmp_reg_370_reg_n_7_[0] ),
        .I4(ptr_simd_1_reg_374_reg__0[5]),
        .I5(\ptr_simd_1_reg_374[5]_i_2_n_7 ),
        .O(\ptr_simd_1_reg_374[7]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ptr_simd_1_reg_374[7]_i_4 
       (.I0(\tmp_reg_370_reg_n_7_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .O(p_15_in));
  FDRE \ptr_simd_1_reg_374_reg[0] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[0]),
        .Q(ptr_simd_1_reg_374_reg__0[0]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[1] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[1]),
        .Q(ptr_simd_1_reg_374_reg__0[1]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[2] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[2]),
        .Q(ptr_simd_1_reg_374_reg__0[2]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[3] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[3]),
        .Q(ptr_simd_1_reg_374_reg__0[3]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[4] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[4]),
        .Q(ptr_simd_1_reg_374_reg__0[4]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[5] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[5]),
        .Q(ptr_simd_1_reg_374_reg__0[5]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[6] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[6]),
        .Q(ptr_simd_1_reg_374_reg__0[6]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[7] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[7]),
        .Q(ptr_simd_1_reg_374_reg__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE000)) 
    \ptr_simd_reg_117[7]_i_1 
       (.I0(start_for_Conv1DMac_new398_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DBuffer_new397_U0_ap_start),
        .I3(Q[0]),
        .O(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg__0[0]),
        .Q(\ptr_simd_reg_117_reg_n_7_[0] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[1] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg__0[1]),
        .Q(\ptr_simd_reg_117_reg_n_7_[1] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[2] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg__0[2]),
        .Q(\ptr_simd_reg_117_reg_n_7_[2] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[3] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg__0[3]),
        .Q(\ptr_simd_reg_117_reg_n_7_[3] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[4] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg__0[4]),
        .Q(\ptr_simd_reg_117_reg_n_7_[4] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[5] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg__0[5]),
        .Q(\ptr_simd_reg_117_reg_n_7_[5] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[6] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg__0[6]),
        .Q(\ptr_simd_reg_117_reg_n_7_[6] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[7] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg__0[7]),
        .Q(\ptr_simd_reg_117_reg_n_7_[7] ),
        .R(ap_NS_fsm18_out));
  LUT6 #(
    .INIT(64'h0000000080880000)) 
    ram_reg_i_3__6
       (.I0(cnv_28_V_V_full_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(cnv_27_V_V_empty_n),
        .I3(or_cond_mid2_reg_393),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(exitcond_flatten_reg_379),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h00EC)) 
    start_once_reg_i_1__1
       (.I0(Conv1DBuffer_new397_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Conv1DMac_new398_U0_full_n),
        .I3(Q[1]),
        .O(start_once_reg_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hECFC2C0CCCFC0C0C)) 
    \tmp_reg_370[0]_i_1 
       (.I0(\tmp_reg_370[0]_i_2_n_7 ),
        .I1(\tmp_reg_370_reg_n_7_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\tmp_reg_370[0]_i_3_n_7 ),
        .I5(cnv_27_V_V_empty_n),
        .O(\tmp_reg_370[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \tmp_reg_370[0]_i_2 
       (.I0(ptr_simd_1_reg_374_reg__0[4]),
        .I1(ptr_simd_1_reg_374_reg__0[5]),
        .I2(ptr_simd_1_reg_374_reg__0[7]),
        .I3(ptr_simd_1_reg_374_reg__0[6]),
        .I4(\tmp_reg_370[0]_i_4_n_7 ),
        .O(\tmp_reg_370[0]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \tmp_reg_370[0]_i_3 
       (.I0(\ptr_simd_reg_117_reg_n_7_[4] ),
        .I1(\ptr_simd_reg_117_reg_n_7_[5] ),
        .I2(\ptr_simd_reg_117_reg_n_7_[7] ),
        .I3(\ptr_simd_reg_117_reg_n_7_[6] ),
        .I4(\tmp_reg_370[0]_i_5_n_7 ),
        .O(\tmp_reg_370[0]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_reg_370[0]_i_4 
       (.I0(ptr_simd_1_reg_374_reg__0[1]),
        .I1(ptr_simd_1_reg_374_reg__0[0]),
        .I2(ptr_simd_1_reg_374_reg__0[3]),
        .I3(ptr_simd_1_reg_374_reg__0[2]),
        .O(\tmp_reg_370[0]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_reg_370[0]_i_5 
       (.I0(\ptr_simd_reg_117_reg_n_7_[1] ),
        .I1(\ptr_simd_reg_117_reg_n_7_[0] ),
        .I2(\ptr_simd_reg_117_reg_n_7_[3] ),
        .I3(\ptr_simd_reg_117_reg_n_7_[2] ),
        .O(\tmp_reg_370[0]_i_5_n_7 ));
  FDRE \tmp_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_370[0]_i_1_n_7 ),
        .Q(\tmp_reg_370_reg_n_7_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde
   (DOADO,
    inputBuf_0_V_we0,
    ap_block_pp1_stage0_subdone18_out,
    p_0_in0_out,
    p_0_in13_out,
    exitcond_flatten3_fu_237_p2,
    ap_clk,
    E,
    ADDRBWRADDR,
    DIADI,
    inputBuf_0_V_ce1,
    Q,
    ram_reg,
    ram_reg_0,
    cnv_35_V_V_empty_n,
    \nm_reg_162_reg[0] ,
    ap_enable_reg_pp1_iter0,
    ram_reg_1,
    indvar_flatten_reg_151_reg,
    exitcond_flatten_reg_379,
    cnv_36_V_V_full_n,
    ram_reg_2,
    or_cond_mid2_reg_393);
  output [7:0]DOADO;
  output inputBuf_0_V_we0;
  output ap_block_pp1_stage0_subdone18_out;
  output p_0_in0_out;
  output p_0_in13_out;
  output exitcond_flatten3_fu_237_p2;
  input ap_clk;
  input [0:0]E;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input inputBuf_0_V_ce1;
  input [1:0]Q;
  input ram_reg;
  input ram_reg_0;
  input cnv_35_V_V_empty_n;
  input [7:0]\nm_reg_162_reg[0] ;
  input ap_enable_reg_pp1_iter0;
  input [6:0]ram_reg_1;
  input [13:0]indvar_flatten_reg_151_reg;
  input exitcond_flatten_reg_379;
  input cnv_36_V_V_full_n;
  input ram_reg_2;
  input or_cond_mid2_reg_393;

  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_block_pp1_stage0_subdone18_out;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire cnv_35_V_V_empty_n;
  wire cnv_36_V_V_full_n;
  wire exitcond_flatten3_fu_237_p2;
  wire exitcond_flatten_reg_379;
  wire [13:0]indvar_flatten_reg_151_reg;
  wire inputBuf_0_V_ce1;
  wire inputBuf_0_V_we0;
  wire [7:0]\nm_reg_162_reg[0] ;
  wire or_cond_mid2_reg_393;
  wire p_0_in0_out;
  wire p_0_in13_out;
  wire ram_reg;
  wire ram_reg_0;
  wire [6:0]ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde_ram Conv1DBuffer_new3tde_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .E(E),
        .Q(Q),
        .ap_block_pp1_stage0_subdone18_out(ap_block_pp1_stage0_subdone18_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .cnv_35_V_V_empty_n(cnv_35_V_V_empty_n),
        .cnv_36_V_V_full_n(cnv_36_V_V_full_n),
        .exitcond_flatten3_fu_237_p2(exitcond_flatten3_fu_237_p2),
        .exitcond_flatten_reg_379(exitcond_flatten_reg_379),
        .indvar_flatten_reg_151_reg(indvar_flatten_reg_151_reg),
        .inputBuf_0_V_ce1(inputBuf_0_V_ce1),
        .inputBuf_0_V_we0(inputBuf_0_V_we0),
        .\nm_reg_162_reg[0] (\nm_reg_162_reg[0] ),
        .or_cond_mid2_reg_393(or_cond_mid2_reg_393),
        .p_0_in13_out(p_0_in13_out),
        .\ptr_simd4_reg_173_reg[6] (p_0_in0_out),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "Conv1DBuffer_new3tde" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde_50
   (out_V_V_din,
    internal_empty_n_reg,
    ap_enable_reg_pp1_iter1_reg,
    indvar_flatten_reg_147_reg_0_sp_1,
    \indvar_flatten_reg_147_reg[0]_0 ,
    \ptr_simd4_reg_169_reg[4] ,
    ap_clk,
    E,
    Q,
    in_V_V_dout,
    inputBuf_0_V_ce1,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    cnv_44_V_V_empty_n,
    ram_reg_2,
    ap_enable_reg_pp1_iter0,
    \nm_reg_158_reg[2] ,
    indvar_flatten_reg_147_reg,
    or_cond_mid2_reg_389,
    cnv_45_V_V_full_n,
    exitcond_flatten_reg_375,
    ram_reg_3);
  output [7:0]out_V_V_din;
  output [0:0]internal_empty_n_reg;
  output ap_enable_reg_pp1_iter1_reg;
  output indvar_flatten_reg_147_reg_0_sp_1;
  output \indvar_flatten_reg_147_reg[0]_0 ;
  output \ptr_simd4_reg_169_reg[4] ;
  input ap_clk;
  input [0:0]E;
  input [6:0]Q;
  input [7:0]in_V_V_dout;
  input inputBuf_0_V_ce1;
  input [1:0]ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input cnv_44_V_V_empty_n;
  input [6:0]ram_reg_2;
  input ap_enable_reg_pp1_iter0;
  input [7:0]\nm_reg_158_reg[2] ;
  input [13:0]indvar_flatten_reg_147_reg;
  input or_cond_mid2_reg_389;
  input cnv_45_V_V_full_n;
  input exitcond_flatten_reg_375;
  input ram_reg_3;

  wire [0:0]E;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg;
  wire cnv_44_V_V_empty_n;
  wire cnv_45_V_V_full_n;
  wire exitcond_flatten_reg_375;
  wire [7:0]in_V_V_dout;
  wire [13:0]indvar_flatten_reg_147_reg;
  wire \indvar_flatten_reg_147_reg[0]_0 ;
  wire indvar_flatten_reg_147_reg_0_sn_1;
  wire inputBuf_0_V_ce1;
  wire [0:0]internal_empty_n_reg;
  wire [7:0]\nm_reg_158_reg[2] ;
  wire or_cond_mid2_reg_389;
  wire [7:0]out_V_V_din;
  wire \ptr_simd4_reg_169_reg[4] ;
  wire [1:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [6:0]ram_reg_2;
  wire ram_reg_3;

  assign indvar_flatten_reg_147_reg_0_sp_1 = indvar_flatten_reg_147_reg_0_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde_ram_51 Conv1DBuffer_new3tde_ram_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .cnv_44_V_V_empty_n(cnv_44_V_V_empty_n),
        .cnv_45_V_V_full_n(cnv_45_V_V_full_n),
        .exitcond_flatten_reg_375(exitcond_flatten_reg_375),
        .in_V_V_dout(in_V_V_dout),
        .indvar_flatten_reg_147_reg(indvar_flatten_reg_147_reg),
        .\indvar_flatten_reg_147_reg[0]_0 (\indvar_flatten_reg_147_reg[0]_0 ),
        .indvar_flatten_reg_147_reg_0_sp_1(indvar_flatten_reg_147_reg_0_sn_1),
        .inputBuf_0_V_ce1(inputBuf_0_V_ce1),
        .internal_empty_n_reg(internal_empty_n_reg),
        .\nm_reg_158_reg[2] (\nm_reg_158_reg[2] ),
        .or_cond_mid2_reg_389(or_cond_mid2_reg_389),
        .out_V_V_din(out_V_V_din),
        .\ptr_simd4_reg_169_reg[4] (\ptr_simd4_reg_169_reg[4] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "Conv1DBuffer_new3tde" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde_52
   (out_V_V_din,
    internal_empty_n_reg,
    WEBWE,
    ap_enable_reg_pp1_iter1_reg,
    indvar_flatten_reg_147_reg_0_sp_1,
    \indvar_flatten_reg_147_reg[0]_0 ,
    \ptr_simd4_reg_169_reg[4] ,
    ap_clk,
    E,
    Q,
    in_V_V_dout,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    cnv_40_V_V_empty_n,
    ram_reg_2,
    ap_enable_reg_pp1_iter0,
    \nm_reg_158_reg[2] ,
    indvar_flatten_reg_147_reg,
    or_cond_mid2_reg_389,
    cnv_41_V_V_full_n,
    exitcond_flatten8_reg_375,
    ram_reg_3);
  output [7:0]out_V_V_din;
  output [0:0]internal_empty_n_reg;
  output [0:0]WEBWE;
  output ap_enable_reg_pp1_iter1_reg;
  output indvar_flatten_reg_147_reg_0_sp_1;
  output \indvar_flatten_reg_147_reg[0]_0 ;
  output \ptr_simd4_reg_169_reg[4] ;
  input ap_clk;
  input [0:0]E;
  input [6:0]Q;
  input [7:0]in_V_V_dout;
  input [1:0]ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input cnv_40_V_V_empty_n;
  input [6:0]ram_reg_2;
  input ap_enable_reg_pp1_iter0;
  input [7:0]\nm_reg_158_reg[2] ;
  input [13:0]indvar_flatten_reg_147_reg;
  input or_cond_mid2_reg_389;
  input cnv_41_V_V_full_n;
  input exitcond_flatten8_reg_375;
  input ram_reg_3;

  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg;
  wire cnv_40_V_V_empty_n;
  wire cnv_41_V_V_full_n;
  wire exitcond_flatten8_reg_375;
  wire [7:0]in_V_V_dout;
  wire [13:0]indvar_flatten_reg_147_reg;
  wire \indvar_flatten_reg_147_reg[0]_0 ;
  wire indvar_flatten_reg_147_reg_0_sn_1;
  wire [0:0]internal_empty_n_reg;
  wire [7:0]\nm_reg_158_reg[2] ;
  wire or_cond_mid2_reg_389;
  wire [7:0]out_V_V_din;
  wire \ptr_simd4_reg_169_reg[4] ;
  wire [1:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [6:0]ram_reg_2;
  wire ram_reg_3;

  assign indvar_flatten_reg_147_reg_0_sp_1 = indvar_flatten_reg_147_reg_0_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde_ram_53 Conv1DBuffer_new3tde_ram_U
       (.E(E),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .cnv_40_V_V_empty_n(cnv_40_V_V_empty_n),
        .cnv_41_V_V_full_n(cnv_41_V_V_full_n),
        .exitcond_flatten8_reg_375(exitcond_flatten8_reg_375),
        .in_V_V_dout(in_V_V_dout),
        .indvar_flatten_reg_147_reg(indvar_flatten_reg_147_reg),
        .\indvar_flatten_reg_147_reg[0]_0 (\indvar_flatten_reg_147_reg[0]_0 ),
        .indvar_flatten_reg_147_reg_0_sp_1(indvar_flatten_reg_147_reg_0_sn_1),
        .internal_empty_n_reg(internal_empty_n_reg),
        .\nm_reg_158_reg[2] (\nm_reg_158_reg[2] ),
        .or_cond_mid2_reg_389(or_cond_mid2_reg_389),
        .out_V_V_din(out_V_V_din),
        .\ptr_simd4_reg_169_reg[4] (\ptr_simd4_reg_169_reg[4] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "Conv1DBuffer_new3tde" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde_54
   (DOADO,
    inputBuf_0_V_we0,
    ap_block_pp1_stage0_subdone18_out,
    p_0_in0_out,
    p_0_in13_out,
    exitcond_flatten_fu_237_p2,
    ap_clk,
    E,
    ADDRBWRADDR,
    DIADI,
    inputBuf_0_V_ce1,
    Q,
    ram_reg,
    ram_reg_0,
    cnv_31_V_V_empty_n,
    \nm_reg_162_reg[0] ,
    ap_enable_reg_pp1_iter0,
    ram_reg_1,
    indvar_flatten_reg_151_reg,
    exitcond_flatten9_reg_379,
    cnv_32_V_V_full_n,
    ram_reg_2,
    or_cond_mid2_reg_393);
  output [7:0]DOADO;
  output inputBuf_0_V_we0;
  output ap_block_pp1_stage0_subdone18_out;
  output p_0_in0_out;
  output p_0_in13_out;
  output exitcond_flatten_fu_237_p2;
  input ap_clk;
  input [0:0]E;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input inputBuf_0_V_ce1;
  input [1:0]Q;
  input ram_reg;
  input ram_reg_0;
  input cnv_31_V_V_empty_n;
  input [7:0]\nm_reg_162_reg[0] ;
  input ap_enable_reg_pp1_iter0;
  input [6:0]ram_reg_1;
  input [13:0]indvar_flatten_reg_151_reg;
  input exitcond_flatten9_reg_379;
  input cnv_32_V_V_full_n;
  input ram_reg_2;
  input or_cond_mid2_reg_393;

  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_block_pp1_stage0_subdone18_out;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire cnv_31_V_V_empty_n;
  wire cnv_32_V_V_full_n;
  wire exitcond_flatten9_reg_379;
  wire exitcond_flatten_fu_237_p2;
  wire [13:0]indvar_flatten_reg_151_reg;
  wire inputBuf_0_V_ce1;
  wire inputBuf_0_V_we0;
  wire [7:0]\nm_reg_162_reg[0] ;
  wire or_cond_mid2_reg_393;
  wire p_0_in0_out;
  wire p_0_in13_out;
  wire ram_reg;
  wire ram_reg_0;
  wire [6:0]ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde_ram_55 Conv1DBuffer_new3tde_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .E(E),
        .Q(Q),
        .ap_block_pp1_stage0_subdone18_out(ap_block_pp1_stage0_subdone18_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .cnv_31_V_V_empty_n(cnv_31_V_V_empty_n),
        .cnv_32_V_V_full_n(cnv_32_V_V_full_n),
        .exitcond_flatten9_reg_379(exitcond_flatten9_reg_379),
        .exitcond_flatten_fu_237_p2(exitcond_flatten_fu_237_p2),
        .indvar_flatten_reg_151_reg(indvar_flatten_reg_151_reg),
        .inputBuf_0_V_ce1(inputBuf_0_V_ce1),
        .inputBuf_0_V_we0(inputBuf_0_V_we0),
        .\nm_reg_162_reg[0] (\nm_reg_162_reg[0] ),
        .or_cond_mid2_reg_393(or_cond_mid2_reg_393),
        .p_0_in13_out(p_0_in13_out),
        .\ptr_simd4_reg_173_reg[6] (p_0_in0_out),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "Conv1DBuffer_new3tde" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde_56
   (DOADO,
    inputBuf_0_V_we0,
    WEBWE,
    ap_block_pp1_stage0_subdone18_out,
    p_0_in0_out,
    p_0_in13_out,
    exitcond_flatten1_fu_237_p2,
    ap_clk,
    E,
    ADDRBWRADDR,
    DIADI,
    Q,
    ram_reg,
    ram_reg_0,
    cnv_27_V_V_empty_n,
    \nm_reg_162_reg[0] ,
    ap_enable_reg_pp1_iter0,
    ram_reg_1,
    indvar_flatten_reg_151_reg,
    exitcond_flatten_reg_379,
    cnv_28_V_V_full_n,
    ram_reg_2,
    or_cond_mid2_reg_393);
  output [7:0]DOADO;
  output inputBuf_0_V_we0;
  output [0:0]WEBWE;
  output ap_block_pp1_stage0_subdone18_out;
  output p_0_in0_out;
  output p_0_in13_out;
  output exitcond_flatten1_fu_237_p2;
  input ap_clk;
  input [0:0]E;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [1:0]Q;
  input ram_reg;
  input ram_reg_0;
  input cnv_27_V_V_empty_n;
  input [7:0]\nm_reg_162_reg[0] ;
  input ap_enable_reg_pp1_iter0;
  input [6:0]ram_reg_1;
  input [13:0]indvar_flatten_reg_151_reg;
  input exitcond_flatten_reg_379;
  input cnv_28_V_V_full_n;
  input ram_reg_2;
  input or_cond_mid2_reg_393;

  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_block_pp1_stage0_subdone18_out;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire cnv_27_V_V_empty_n;
  wire cnv_28_V_V_full_n;
  wire exitcond_flatten1_fu_237_p2;
  wire exitcond_flatten_reg_379;
  wire [13:0]indvar_flatten_reg_151_reg;
  wire inputBuf_0_V_we0;
  wire [7:0]\nm_reg_162_reg[0] ;
  wire or_cond_mid2_reg_393;
  wire p_0_in0_out;
  wire p_0_in13_out;
  wire ram_reg;
  wire ram_reg_0;
  wire [6:0]ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde_ram_57 Conv1DBuffer_new3tde_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .E(E),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_block_pp1_stage0_subdone18_out(ap_block_pp1_stage0_subdone18_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .cnv_27_V_V_empty_n(cnv_27_V_V_empty_n),
        .cnv_28_V_V_full_n(cnv_28_V_V_full_n),
        .exitcond_flatten1_fu_237_p2(exitcond_flatten1_fu_237_p2),
        .exitcond_flatten_reg_379(exitcond_flatten_reg_379),
        .indvar_flatten_reg_151_reg(indvar_flatten_reg_151_reg),
        .inputBuf_0_V_we0(inputBuf_0_V_we0),
        .\nm_reg_162_reg[0] (\nm_reg_162_reg[0] ),
        .or_cond_mid2_reg_393(or_cond_mid2_reg_393),
        .p_0_in13_out(p_0_in13_out),
        .\ptr_simd4_reg_173_reg[6] (p_0_in0_out),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde_ram
   (DOADO,
    inputBuf_0_V_we0,
    ap_block_pp1_stage0_subdone18_out,
    \ptr_simd4_reg_173_reg[6] ,
    p_0_in13_out,
    exitcond_flatten3_fu_237_p2,
    ap_clk,
    E,
    ADDRBWRADDR,
    DIADI,
    inputBuf_0_V_ce1,
    Q,
    ram_reg_0,
    ram_reg_1,
    cnv_35_V_V_empty_n,
    \nm_reg_162_reg[0] ,
    ap_enable_reg_pp1_iter0,
    ram_reg_2,
    indvar_flatten_reg_151_reg,
    exitcond_flatten_reg_379,
    cnv_36_V_V_full_n,
    ram_reg_3,
    or_cond_mid2_reg_393);
  output [7:0]DOADO;
  output inputBuf_0_V_we0;
  output ap_block_pp1_stage0_subdone18_out;
  output \ptr_simd4_reg_173_reg[6] ;
  output p_0_in13_out;
  output exitcond_flatten3_fu_237_p2;
  input ap_clk;
  input [0:0]E;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input inputBuf_0_V_ce1;
  input [1:0]Q;
  input ram_reg_0;
  input ram_reg_1;
  input cnv_35_V_V_empty_n;
  input [7:0]\nm_reg_162_reg[0] ;
  input ap_enable_reg_pp1_iter0;
  input [6:0]ram_reg_2;
  input [13:0]indvar_flatten_reg_151_reg;
  input exitcond_flatten_reg_379;
  input cnv_36_V_V_full_n;
  input ram_reg_3;
  input or_cond_mid2_reg_393;

  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_block_pp1_stage0_subdone18_out;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire cnv_35_V_V_empty_n;
  wire cnv_36_V_V_full_n;
  wire exitcond_flatten3_fu_237_p2;
  wire exitcond_flatten_reg_379;
  wire [13:0]indvar_flatten_reg_151_reg;
  wire [6:0]inputBuf_0_V_address0;
  wire inputBuf_0_V_address01;
  wire inputBuf_0_V_ce0;
  wire inputBuf_0_V_ce1;
  wire inputBuf_0_V_we0;
  wire inputBuf_0_V_we1;
  wire \nm_reg_162[5]_i_5__1_n_7 ;
  wire \nm_reg_162[5]_i_6__1_n_7 ;
  wire \nm_reg_162[5]_i_7__1_n_7 ;
  wire [7:0]\nm_reg_162_reg[0] ;
  wire or_cond_mid2_reg_393;
  wire p_0_in13_out;
  wire \ptr_simd4_reg_173_reg[6] ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [6:0]ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \nm_reg_162[5]_i_3__1 
       (.I0(\nm_reg_162[5]_i_5__1_n_7 ),
        .I1(\nm_reg_162_reg[0] [6]),
        .I2(\nm_reg_162_reg[0] [7]),
        .I3(\nm_reg_162_reg[0] [5]),
        .I4(\nm_reg_162_reg[0] [4]),
        .I5(exitcond_flatten3_fu_237_p2),
        .O(p_0_in13_out));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \nm_reg_162[5]_i_4__1 
       (.I0(\nm_reg_162[5]_i_6__1_n_7 ),
        .I1(indvar_flatten_reg_151_reg[1]),
        .I2(indvar_flatten_reg_151_reg[0]),
        .I3(indvar_flatten_reg_151_reg[3]),
        .I4(indvar_flatten_reg_151_reg[2]),
        .I5(\nm_reg_162[5]_i_7__1_n_7 ),
        .O(exitcond_flatten3_fu_237_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_162[5]_i_5__1 
       (.I0(\nm_reg_162_reg[0] [1]),
        .I1(\nm_reg_162_reg[0] [0]),
        .I2(\nm_reg_162_reg[0] [3]),
        .I3(\nm_reg_162_reg[0] [2]),
        .O(\nm_reg_162[5]_i_5__1_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_162[5]_i_6__1 
       (.I0(indvar_flatten_reg_151_reg[7]),
        .I1(indvar_flatten_reg_151_reg[6]),
        .I2(indvar_flatten_reg_151_reg[5]),
        .I3(indvar_flatten_reg_151_reg[4]),
        .O(\nm_reg_162[5]_i_6__1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \nm_reg_162[5]_i_7__1 
       (.I0(indvar_flatten_reg_151_reg[8]),
        .I1(indvar_flatten_reg_151_reg[9]),
        .I2(indvar_flatten_reg_151_reg[10]),
        .I3(indvar_flatten_reg_151_reg[11]),
        .I4(indvar_flatten_reg_151_reg[13]),
        .I5(indvar_flatten_reg_151_reg[12]),
        .O(\nm_reg_162[5]_i_7__1_n_7 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,inputBuf_0_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(inputBuf_0_V_ce0),
        .ENBWREN(inputBuf_0_V_we1),
        .REGCEAREGCE(E),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({inputBuf_0_V_we0,inputBuf_0_V_we0}),
        .WEBWE({1'b0,1'b0,inputBuf_0_V_ce1,inputBuf_0_V_ce1}));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_10__7
       (.I0(\nm_reg_162_reg[0] [0]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[0]),
        .O(inputBuf_0_V_address0[0]));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_i_19__6
       (.I0(Q[0]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(cnv_35_V_V_empty_n),
        .O(inputBuf_0_V_we0));
  LUT6 #(
    .INIT(64'hE000FFFFE000E000)) 
    ram_reg_i_1__12
       (.I0(cnv_35_V_V_empty_n),
        .I1(ram_reg_1),
        .I2(ram_reg_0),
        .I3(Q[0]),
        .I4(ap_block_pp1_stage0_subdone18_out),
        .I5(inputBuf_0_V_address01),
        .O(inputBuf_0_V_ce0));
  LUT5 #(
    .INIT(32'h202020F0)) 
    ram_reg_i_21__8
       (.I0(or_cond_mid2_reg_393),
        .I1(cnv_35_V_V_empty_n),
        .I2(ram_reg_3),
        .I3(cnv_36_V_V_full_n),
        .I4(exitcond_flatten_reg_379),
        .O(ap_block_pp1_stage0_subdone18_out));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22__8
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address01));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_23__8
       (.I0(p_0_in13_out),
        .I1(exitcond_flatten3_fu_237_p2),
        .O(\ptr_simd4_reg_173_reg[6] ));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    ram_reg_i_2__8
       (.I0(exitcond_flatten_reg_379),
        .I1(cnv_36_V_V_full_n),
        .I2(ram_reg_3),
        .I3(cnv_35_V_V_empty_n),
        .I4(Q[1]),
        .I5(or_cond_mid2_reg_393),
        .O(inputBuf_0_V_we1));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_4__8
       (.I0(\nm_reg_162_reg[0] [6]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[6]),
        .O(inputBuf_0_V_address0[6]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_5__8
       (.I0(\nm_reg_162_reg[0] [5]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[5]),
        .O(inputBuf_0_V_address0[5]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_6__8
       (.I0(\nm_reg_162_reg[0] [4]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[4]),
        .O(inputBuf_0_V_address0[4]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_7__8
       (.I0(\nm_reg_162_reg[0] [3]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[3]),
        .O(inputBuf_0_V_address0[3]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_8__8
       (.I0(\nm_reg_162_reg[0] [2]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[2]),
        .O(inputBuf_0_V_address0[2]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_9__7
       (.I0(\nm_reg_162_reg[0] [1]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[1]),
        .O(inputBuf_0_V_address0[1]));
endmodule

(* ORIG_REF_NAME = "Conv1DBuffer_new3tde_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde_ram_51
   (out_V_V_din,
    internal_empty_n_reg,
    ap_enable_reg_pp1_iter1_reg,
    indvar_flatten_reg_147_reg_0_sp_1,
    \indvar_flatten_reg_147_reg[0]_0 ,
    \ptr_simd4_reg_169_reg[4] ,
    ap_clk,
    E,
    Q,
    in_V_V_dout,
    inputBuf_0_V_ce1,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    cnv_44_V_V_empty_n,
    ram_reg_3,
    ap_enable_reg_pp1_iter0,
    \nm_reg_158_reg[2] ,
    indvar_flatten_reg_147_reg,
    or_cond_mid2_reg_389,
    cnv_45_V_V_full_n,
    exitcond_flatten_reg_375,
    ram_reg_4);
  output [7:0]out_V_V_din;
  output [0:0]internal_empty_n_reg;
  output ap_enable_reg_pp1_iter1_reg;
  output indvar_flatten_reg_147_reg_0_sp_1;
  output \indvar_flatten_reg_147_reg[0]_0 ;
  output \ptr_simd4_reg_169_reg[4] ;
  input ap_clk;
  input [0:0]E;
  input [6:0]Q;
  input [7:0]in_V_V_dout;
  input inputBuf_0_V_ce1;
  input [1:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input cnv_44_V_V_empty_n;
  input [6:0]ram_reg_3;
  input ap_enable_reg_pp1_iter0;
  input [7:0]\nm_reg_158_reg[2] ;
  input [13:0]indvar_flatten_reg_147_reg;
  input or_cond_mid2_reg_389;
  input cnv_45_V_V_full_n;
  input exitcond_flatten_reg_375;
  input ram_reg_4;

  wire [0:0]E;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg;
  wire cnv_44_V_V_empty_n;
  wire cnv_45_V_V_full_n;
  wire exitcond_flatten_reg_375;
  wire [7:0]in_V_V_dout;
  wire [13:0]indvar_flatten_reg_147_reg;
  wire \indvar_flatten_reg_147_reg[0]_0 ;
  wire indvar_flatten_reg_147_reg_0_sn_1;
  wire [6:0]inputBuf_0_V_address0;
  wire inputBuf_0_V_ce0;
  wire inputBuf_0_V_ce1;
  wire inputBuf_0_V_we1;
  wire [0:0]internal_empty_n_reg;
  wire \nm_reg_158[3]_i_3__0_n_7 ;
  wire \nm_reg_158[5]_i_4__0_n_7 ;
  wire \nm_reg_158[5]_i_5__0_n_7 ;
  wire [7:0]\nm_reg_158_reg[2] ;
  wire or_cond_mid2_reg_389;
  wire [7:0]out_V_V_din;
  wire \ptr_simd4_reg_169_reg[4] ;
  wire [1:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [6:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_i_21__10_n_7;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  assign indvar_flatten_reg_147_reg_0_sp_1 = indvar_flatten_reg_147_reg_0_sn_1;
  LUT5 #(
    .INIT(32'h00000010)) 
    \nm_reg_158[3]_i_2__0 
       (.I0(\nm_reg_158_reg[2] [4]),
        .I1(\nm_reg_158_reg[2] [2]),
        .I2(\nm_reg_158_reg[2] [7]),
        .I3(\nm_reg_158_reg[2] [6]),
        .I4(\nm_reg_158[3]_i_3__0_n_7 ),
        .O(\ptr_simd4_reg_169_reg[4] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nm_reg_158[3]_i_3__0 
       (.I0(\nm_reg_158_reg[2] [0]),
        .I1(\nm_reg_158_reg[2] [1]),
        .I2(\nm_reg_158_reg[2] [3]),
        .I3(\nm_reg_158_reg[2] [5]),
        .O(\nm_reg_158[3]_i_3__0_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \nm_reg_158[5]_i_3__0 
       (.I0(\nm_reg_158[5]_i_4__0_n_7 ),
        .I1(\nm_reg_158[5]_i_5__0_n_7 ),
        .I2(indvar_flatten_reg_147_reg[0]),
        .I3(indvar_flatten_reg_147_reg[5]),
        .I4(indvar_flatten_reg_147_reg[3]),
        .I5(indvar_flatten_reg_147_reg[4]),
        .O(\indvar_flatten_reg_147_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \nm_reg_158[5]_i_4__0 
       (.I0(indvar_flatten_reg_147_reg[9]),
        .I1(indvar_flatten_reg_147_reg[10]),
        .I2(indvar_flatten_reg_147_reg[13]),
        .I3(indvar_flatten_reg_147_reg[12]),
        .I4(indvar_flatten_reg_147_reg[2]),
        .I5(indvar_flatten_reg_147_reg[1]),
        .O(\nm_reg_158[5]_i_4__0_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nm_reg_158[5]_i_5__0 
       (.I0(indvar_flatten_reg_147_reg[6]),
        .I1(indvar_flatten_reg_147_reg[11]),
        .I2(indvar_flatten_reg_147_reg[7]),
        .I3(indvar_flatten_reg_147_reg[8]),
        .O(\nm_reg_158[5]_i_5__0_n_7 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,inputBuf_0_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in_V_V_dout}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in_V_V_dout}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],out_V_V_din}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(inputBuf_0_V_ce0),
        .ENBWREN(inputBuf_0_V_we1),
        .REGCEAREGCE(E),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({internal_empty_n_reg,internal_empty_n_reg}),
        .WEBWE({1'b0,1'b0,inputBuf_0_V_ce1,inputBuf_0_V_ce1}));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    ram_reg_i_10__10
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_0[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\nm_reg_158_reg[2] [0]),
        .I4(indvar_flatten_reg_147_reg_0_sn_1),
        .O(inputBuf_0_V_address0[0]));
  LUT4 #(
    .INIT(16'h2000)) 
    ram_reg_i_19__8
       (.I0(cnv_44_V_V_empty_n),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .I3(ram_reg_0[0]),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hF1F11111F1111111)) 
    ram_reg_i_1__15
       (.I0(ram_reg_i_21__10_n_7),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg_0[0]),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(cnv_44_V_V_empty_n),
        .O(inputBuf_0_V_ce0));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_21__10
       (.I0(ram_reg_0[1]),
        .I1(ap_enable_reg_pp1_iter0),
        .O(ram_reg_i_21__10_n_7));
  LUT5 #(
    .INIT(32'h02AA0202)) 
    ram_reg_i_22__10
       (.I0(ram_reg_4),
        .I1(exitcond_flatten_reg_375),
        .I2(cnv_45_V_V_full_n),
        .I3(cnv_44_V_V_empty_n),
        .I4(or_cond_mid2_reg_389),
        .O(ap_enable_reg_pp1_iter1_reg));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_23__10
       (.I0(\indvar_flatten_reg_147_reg[0]_0 ),
        .I1(\ptr_simd4_reg_169_reg[4] ),
        .O(indvar_flatten_reg_147_reg_0_sn_1));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    ram_reg_i_2__11
       (.I0(ram_reg_0[1]),
        .I1(or_cond_mid2_reg_389),
        .I2(cnv_44_V_V_empty_n),
        .I3(cnv_45_V_V_full_n),
        .I4(exitcond_flatten_reg_375),
        .I5(ram_reg_4),
        .O(inputBuf_0_V_we1));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    ram_reg_i_4__11
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_0[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\nm_reg_158_reg[2] [6]),
        .I4(indvar_flatten_reg_147_reg_0_sn_1),
        .O(inputBuf_0_V_address0[6]));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    ram_reg_i_5__11
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_0[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\nm_reg_158_reg[2] [5]),
        .I4(indvar_flatten_reg_147_reg_0_sn_1),
        .O(inputBuf_0_V_address0[5]));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    ram_reg_i_6__11
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_0[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\nm_reg_158_reg[2] [4]),
        .I4(indvar_flatten_reg_147_reg_0_sn_1),
        .O(inputBuf_0_V_address0[4]));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    ram_reg_i_7__11
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_0[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\nm_reg_158_reg[2] [3]),
        .I4(indvar_flatten_reg_147_reg_0_sn_1),
        .O(inputBuf_0_V_address0[3]));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    ram_reg_i_8__11
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_0[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\nm_reg_158_reg[2] [2]),
        .I4(indvar_flatten_reg_147_reg_0_sn_1),
        .O(inputBuf_0_V_address0[2]));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    ram_reg_i_9__10
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_0[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\nm_reg_158_reg[2] [1]),
        .I4(indvar_flatten_reg_147_reg_0_sn_1),
        .O(inputBuf_0_V_address0[1]));
endmodule

(* ORIG_REF_NAME = "Conv1DBuffer_new3tde_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde_ram_53
   (out_V_V_din,
    internal_empty_n_reg,
    WEBWE,
    ap_enable_reg_pp1_iter1_reg,
    indvar_flatten_reg_147_reg_0_sp_1,
    \indvar_flatten_reg_147_reg[0]_0 ,
    \ptr_simd4_reg_169_reg[4] ,
    ap_clk,
    E,
    Q,
    in_V_V_dout,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    cnv_40_V_V_empty_n,
    ram_reg_3,
    ap_enable_reg_pp1_iter0,
    \nm_reg_158_reg[2] ,
    indvar_flatten_reg_147_reg,
    or_cond_mid2_reg_389,
    cnv_41_V_V_full_n,
    exitcond_flatten8_reg_375,
    ram_reg_4);
  output [7:0]out_V_V_din;
  output [0:0]internal_empty_n_reg;
  output [0:0]WEBWE;
  output ap_enable_reg_pp1_iter1_reg;
  output indvar_flatten_reg_147_reg_0_sp_1;
  output \indvar_flatten_reg_147_reg[0]_0 ;
  output \ptr_simd4_reg_169_reg[4] ;
  input ap_clk;
  input [0:0]E;
  input [6:0]Q;
  input [7:0]in_V_V_dout;
  input [1:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input cnv_40_V_V_empty_n;
  input [6:0]ram_reg_3;
  input ap_enable_reg_pp1_iter0;
  input [7:0]\nm_reg_158_reg[2] ;
  input [13:0]indvar_flatten_reg_147_reg;
  input or_cond_mid2_reg_389;
  input cnv_41_V_V_full_n;
  input exitcond_flatten8_reg_375;
  input ram_reg_4;

  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg;
  wire cnv_40_V_V_empty_n;
  wire cnv_41_V_V_full_n;
  wire exitcond_flatten8_reg_375;
  wire [7:0]in_V_V_dout;
  wire [13:0]indvar_flatten_reg_147_reg;
  wire \indvar_flatten_reg_147_reg[0]_0 ;
  wire indvar_flatten_reg_147_reg_0_sn_1;
  wire [6:0]inputBuf_0_V_address0;
  wire inputBuf_0_V_ce0;
  wire inputBuf_0_V_we1;
  wire [0:0]internal_empty_n_reg;
  wire \nm_reg_158[3]_i_3_n_7 ;
  wire \nm_reg_158[5]_i_4_n_7 ;
  wire \nm_reg_158[5]_i_5_n_7 ;
  wire [7:0]\nm_reg_158_reg[2] ;
  wire or_cond_mid2_reg_389;
  wire [7:0]out_V_V_din;
  wire \ptr_simd4_reg_169_reg[4] ;
  wire [1:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [6:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_i_21__9_n_7;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  assign indvar_flatten_reg_147_reg_0_sp_1 = indvar_flatten_reg_147_reg_0_sn_1;
  LUT5 #(
    .INIT(32'h00000010)) 
    \nm_reg_158[3]_i_2 
       (.I0(\nm_reg_158_reg[2] [4]),
        .I1(\nm_reg_158_reg[2] [2]),
        .I2(\nm_reg_158_reg[2] [7]),
        .I3(\nm_reg_158_reg[2] [6]),
        .I4(\nm_reg_158[3]_i_3_n_7 ),
        .O(\ptr_simd4_reg_169_reg[4] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nm_reg_158[3]_i_3 
       (.I0(\nm_reg_158_reg[2] [0]),
        .I1(\nm_reg_158_reg[2] [1]),
        .I2(\nm_reg_158_reg[2] [3]),
        .I3(\nm_reg_158_reg[2] [5]),
        .O(\nm_reg_158[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \nm_reg_158[5]_i_3 
       (.I0(\nm_reg_158[5]_i_4_n_7 ),
        .I1(\nm_reg_158[5]_i_5_n_7 ),
        .I2(indvar_flatten_reg_147_reg[0]),
        .I3(indvar_flatten_reg_147_reg[5]),
        .I4(indvar_flatten_reg_147_reg[3]),
        .I5(indvar_flatten_reg_147_reg[4]),
        .O(\indvar_flatten_reg_147_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \nm_reg_158[5]_i_4 
       (.I0(indvar_flatten_reg_147_reg[9]),
        .I1(indvar_flatten_reg_147_reg[10]),
        .I2(indvar_flatten_reg_147_reg[13]),
        .I3(indvar_flatten_reg_147_reg[12]),
        .I4(indvar_flatten_reg_147_reg[2]),
        .I5(indvar_flatten_reg_147_reg[1]),
        .O(\nm_reg_158[5]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \nm_reg_158[5]_i_5 
       (.I0(indvar_flatten_reg_147_reg[6]),
        .I1(indvar_flatten_reg_147_reg[11]),
        .I2(indvar_flatten_reg_147_reg[7]),
        .I3(indvar_flatten_reg_147_reg[8]),
        .O(\nm_reg_158[5]_i_5_n_7 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,inputBuf_0_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in_V_V_dout}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in_V_V_dout}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],out_V_V_din}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(inputBuf_0_V_ce0),
        .ENBWREN(inputBuf_0_V_we1),
        .REGCEAREGCE(E),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({internal_empty_n_reg,internal_empty_n_reg}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    ram_reg_i_10__9
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_0[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\nm_reg_158_reg[2] [0]),
        .I4(indvar_flatten_reg_147_reg_0_sn_1),
        .O(inputBuf_0_V_address0[0]));
  LUT4 #(
    .INIT(16'h2000)) 
    ram_reg_i_19__7
       (.I0(cnv_40_V_V_empty_n),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .I3(ram_reg_0[0]),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hF1F11111F1111111)) 
    ram_reg_i_1__14
       (.I0(ram_reg_i_21__9_n_7),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg_0[0]),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(cnv_40_V_V_empty_n),
        .O(inputBuf_0_V_ce0));
  LUT6 #(
    .INIT(64'hA800A8A800000000)) 
    ram_reg_i_20__8
       (.I0(ram_reg_4),
        .I1(exitcond_flatten8_reg_375),
        .I2(cnv_41_V_V_full_n),
        .I3(cnv_40_V_V_empty_n),
        .I4(or_cond_mid2_reg_389),
        .I5(ram_reg_0[1]),
        .O(WEBWE));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_21__9
       (.I0(ram_reg_0[1]),
        .I1(ap_enable_reg_pp1_iter0),
        .O(ram_reg_i_21__9_n_7));
  LUT5 #(
    .INIT(32'h02AA0202)) 
    ram_reg_i_22__9
       (.I0(ram_reg_4),
        .I1(exitcond_flatten8_reg_375),
        .I2(cnv_41_V_V_full_n),
        .I3(cnv_40_V_V_empty_n),
        .I4(or_cond_mid2_reg_389),
        .O(ap_enable_reg_pp1_iter1_reg));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_23__9
       (.I0(\indvar_flatten_reg_147_reg[0]_0 ),
        .I1(\ptr_simd4_reg_169_reg[4] ),
        .O(indvar_flatten_reg_147_reg_0_sn_1));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    ram_reg_i_2__10
       (.I0(ram_reg_0[1]),
        .I1(or_cond_mid2_reg_389),
        .I2(cnv_40_V_V_empty_n),
        .I3(cnv_41_V_V_full_n),
        .I4(exitcond_flatten8_reg_375),
        .I5(ram_reg_4),
        .O(inputBuf_0_V_we1));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    ram_reg_i_4__10
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_0[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\nm_reg_158_reg[2] [6]),
        .I4(indvar_flatten_reg_147_reg_0_sn_1),
        .O(inputBuf_0_V_address0[6]));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    ram_reg_i_5__10
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_0[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\nm_reg_158_reg[2] [5]),
        .I4(indvar_flatten_reg_147_reg_0_sn_1),
        .O(inputBuf_0_V_address0[5]));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    ram_reg_i_6__10
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_0[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\nm_reg_158_reg[2] [4]),
        .I4(indvar_flatten_reg_147_reg_0_sn_1),
        .O(inputBuf_0_V_address0[4]));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    ram_reg_i_7__10
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_0[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\nm_reg_158_reg[2] [3]),
        .I4(indvar_flatten_reg_147_reg_0_sn_1),
        .O(inputBuf_0_V_address0[3]));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    ram_reg_i_8__10
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_0[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\nm_reg_158_reg[2] [2]),
        .I4(indvar_flatten_reg_147_reg_0_sn_1),
        .O(inputBuf_0_V_address0[2]));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    ram_reg_i_9__9
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_0[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\nm_reg_158_reg[2] [1]),
        .I4(indvar_flatten_reg_147_reg_0_sn_1),
        .O(inputBuf_0_V_address0[1]));
endmodule

(* ORIG_REF_NAME = "Conv1DBuffer_new3tde_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde_ram_55
   (DOADO,
    inputBuf_0_V_we0,
    ap_block_pp1_stage0_subdone18_out,
    \ptr_simd4_reg_173_reg[6] ,
    p_0_in13_out,
    exitcond_flatten_fu_237_p2,
    ap_clk,
    E,
    ADDRBWRADDR,
    DIADI,
    inputBuf_0_V_ce1,
    Q,
    ram_reg_0,
    ram_reg_1,
    cnv_31_V_V_empty_n,
    \nm_reg_162_reg[0] ,
    ap_enable_reg_pp1_iter0,
    ram_reg_2,
    indvar_flatten_reg_151_reg,
    exitcond_flatten9_reg_379,
    cnv_32_V_V_full_n,
    ram_reg_3,
    or_cond_mid2_reg_393);
  output [7:0]DOADO;
  output inputBuf_0_V_we0;
  output ap_block_pp1_stage0_subdone18_out;
  output \ptr_simd4_reg_173_reg[6] ;
  output p_0_in13_out;
  output exitcond_flatten_fu_237_p2;
  input ap_clk;
  input [0:0]E;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input inputBuf_0_V_ce1;
  input [1:0]Q;
  input ram_reg_0;
  input ram_reg_1;
  input cnv_31_V_V_empty_n;
  input [7:0]\nm_reg_162_reg[0] ;
  input ap_enable_reg_pp1_iter0;
  input [6:0]ram_reg_2;
  input [13:0]indvar_flatten_reg_151_reg;
  input exitcond_flatten9_reg_379;
  input cnv_32_V_V_full_n;
  input ram_reg_3;
  input or_cond_mid2_reg_393;

  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_block_pp1_stage0_subdone18_out;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire cnv_31_V_V_empty_n;
  wire cnv_32_V_V_full_n;
  wire exitcond_flatten9_reg_379;
  wire exitcond_flatten_fu_237_p2;
  wire [13:0]indvar_flatten_reg_151_reg;
  wire [6:0]inputBuf_0_V_address0;
  wire inputBuf_0_V_address01;
  wire inputBuf_0_V_ce0;
  wire inputBuf_0_V_ce1;
  wire inputBuf_0_V_we0;
  wire inputBuf_0_V_we1;
  wire \nm_reg_162[5]_i_5__0_n_7 ;
  wire \nm_reg_162[5]_i_6__0_n_7 ;
  wire \nm_reg_162[5]_i_7__0_n_7 ;
  wire [7:0]\nm_reg_162_reg[0] ;
  wire or_cond_mid2_reg_393;
  wire p_0_in13_out;
  wire \ptr_simd4_reg_173_reg[6] ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [6:0]ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \nm_reg_162[5]_i_3__0 
       (.I0(\nm_reg_162[5]_i_5__0_n_7 ),
        .I1(\nm_reg_162_reg[0] [6]),
        .I2(\nm_reg_162_reg[0] [7]),
        .I3(\nm_reg_162_reg[0] [5]),
        .I4(\nm_reg_162_reg[0] [4]),
        .I5(exitcond_flatten_fu_237_p2),
        .O(p_0_in13_out));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \nm_reg_162[5]_i_4__0 
       (.I0(\nm_reg_162[5]_i_6__0_n_7 ),
        .I1(indvar_flatten_reg_151_reg[1]),
        .I2(indvar_flatten_reg_151_reg[0]),
        .I3(indvar_flatten_reg_151_reg[3]),
        .I4(indvar_flatten_reg_151_reg[2]),
        .I5(\nm_reg_162[5]_i_7__0_n_7 ),
        .O(exitcond_flatten_fu_237_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_162[5]_i_5__0 
       (.I0(\nm_reg_162_reg[0] [1]),
        .I1(\nm_reg_162_reg[0] [0]),
        .I2(\nm_reg_162_reg[0] [3]),
        .I3(\nm_reg_162_reg[0] [2]),
        .O(\nm_reg_162[5]_i_5__0_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_162[5]_i_6__0 
       (.I0(indvar_flatten_reg_151_reg[7]),
        .I1(indvar_flatten_reg_151_reg[6]),
        .I2(indvar_flatten_reg_151_reg[5]),
        .I3(indvar_flatten_reg_151_reg[4]),
        .O(\nm_reg_162[5]_i_6__0_n_7 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \nm_reg_162[5]_i_7__0 
       (.I0(indvar_flatten_reg_151_reg[8]),
        .I1(indvar_flatten_reg_151_reg[9]),
        .I2(indvar_flatten_reg_151_reg[10]),
        .I3(indvar_flatten_reg_151_reg[11]),
        .I4(indvar_flatten_reg_151_reg[13]),
        .I5(indvar_flatten_reg_151_reg[12]),
        .O(\nm_reg_162[5]_i_7__0_n_7 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,inputBuf_0_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(inputBuf_0_V_ce0),
        .ENBWREN(inputBuf_0_V_we1),
        .REGCEAREGCE(E),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({inputBuf_0_V_we0,inputBuf_0_V_we0}),
        .WEBWE({1'b0,1'b0,inputBuf_0_V_ce1,inputBuf_0_V_ce1}));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_10__6
       (.I0(\nm_reg_162_reg[0] [0]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[0]),
        .O(inputBuf_0_V_address0[0]));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_i_19__5
       (.I0(Q[0]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(cnv_31_V_V_empty_n),
        .O(inputBuf_0_V_we0));
  LUT6 #(
    .INIT(64'hE000FFFFE000E000)) 
    ram_reg_i_1__11
       (.I0(cnv_31_V_V_empty_n),
        .I1(ram_reg_1),
        .I2(ram_reg_0),
        .I3(Q[0]),
        .I4(ap_block_pp1_stage0_subdone18_out),
        .I5(inputBuf_0_V_address01),
        .O(inputBuf_0_V_ce0));
  LUT5 #(
    .INIT(32'h202020F0)) 
    ram_reg_i_21__7
       (.I0(or_cond_mid2_reg_393),
        .I1(cnv_31_V_V_empty_n),
        .I2(ram_reg_3),
        .I3(cnv_32_V_V_full_n),
        .I4(exitcond_flatten9_reg_379),
        .O(ap_block_pp1_stage0_subdone18_out));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22__7
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address01));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_23__7
       (.I0(p_0_in13_out),
        .I1(exitcond_flatten_fu_237_p2),
        .O(\ptr_simd4_reg_173_reg[6] ));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    ram_reg_i_2__7
       (.I0(exitcond_flatten9_reg_379),
        .I1(cnv_32_V_V_full_n),
        .I2(ram_reg_3),
        .I3(cnv_31_V_V_empty_n),
        .I4(Q[1]),
        .I5(or_cond_mid2_reg_393),
        .O(inputBuf_0_V_we1));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_4__7
       (.I0(\nm_reg_162_reg[0] [6]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[6]),
        .O(inputBuf_0_V_address0[6]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_5__7
       (.I0(\nm_reg_162_reg[0] [5]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[5]),
        .O(inputBuf_0_V_address0[5]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_6__7
       (.I0(\nm_reg_162_reg[0] [4]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[4]),
        .O(inputBuf_0_V_address0[4]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_7__7
       (.I0(\nm_reg_162_reg[0] [3]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[3]),
        .O(inputBuf_0_V_address0[3]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_8__7
       (.I0(\nm_reg_162_reg[0] [2]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[2]),
        .O(inputBuf_0_V_address0[2]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_9__6
       (.I0(\nm_reg_162_reg[0] [1]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[1]),
        .O(inputBuf_0_V_address0[1]));
endmodule

(* ORIG_REF_NAME = "Conv1DBuffer_new3tde_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde_ram_57
   (DOADO,
    inputBuf_0_V_we0,
    WEBWE,
    ap_block_pp1_stage0_subdone18_out,
    \ptr_simd4_reg_173_reg[6] ,
    p_0_in13_out,
    exitcond_flatten1_fu_237_p2,
    ap_clk,
    E,
    ADDRBWRADDR,
    DIADI,
    Q,
    ram_reg_0,
    ram_reg_1,
    cnv_27_V_V_empty_n,
    \nm_reg_162_reg[0] ,
    ap_enable_reg_pp1_iter0,
    ram_reg_2,
    indvar_flatten_reg_151_reg,
    exitcond_flatten_reg_379,
    cnv_28_V_V_full_n,
    ram_reg_3,
    or_cond_mid2_reg_393);
  output [7:0]DOADO;
  output inputBuf_0_V_we0;
  output [0:0]WEBWE;
  output ap_block_pp1_stage0_subdone18_out;
  output \ptr_simd4_reg_173_reg[6] ;
  output p_0_in13_out;
  output exitcond_flatten1_fu_237_p2;
  input ap_clk;
  input [0:0]E;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [1:0]Q;
  input ram_reg_0;
  input ram_reg_1;
  input cnv_27_V_V_empty_n;
  input [7:0]\nm_reg_162_reg[0] ;
  input ap_enable_reg_pp1_iter0;
  input [6:0]ram_reg_2;
  input [13:0]indvar_flatten_reg_151_reg;
  input exitcond_flatten_reg_379;
  input cnv_28_V_V_full_n;
  input ram_reg_3;
  input or_cond_mid2_reg_393;

  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire ap_block_pp1_stage0_subdone18_out;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire cnv_27_V_V_empty_n;
  wire cnv_28_V_V_full_n;
  wire exitcond_flatten1_fu_237_p2;
  wire exitcond_flatten_reg_379;
  wire [13:0]indvar_flatten_reg_151_reg;
  wire [6:0]inputBuf_0_V_address0;
  wire inputBuf_0_V_address01;
  wire inputBuf_0_V_ce0;
  wire inputBuf_0_V_we0;
  wire inputBuf_0_V_we1;
  wire \nm_reg_162[5]_i_5_n_7 ;
  wire \nm_reg_162[5]_i_6_n_7 ;
  wire \nm_reg_162[5]_i_7_n_7 ;
  wire [7:0]\nm_reg_162_reg[0] ;
  wire or_cond_mid2_reg_393;
  wire p_0_in13_out;
  wire \ptr_simd4_reg_173_reg[6] ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [6:0]ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \nm_reg_162[5]_i_3 
       (.I0(\nm_reg_162[5]_i_5_n_7 ),
        .I1(\nm_reg_162_reg[0] [6]),
        .I2(\nm_reg_162_reg[0] [7]),
        .I3(\nm_reg_162_reg[0] [5]),
        .I4(\nm_reg_162_reg[0] [4]),
        .I5(exitcond_flatten1_fu_237_p2),
        .O(p_0_in13_out));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \nm_reg_162[5]_i_4 
       (.I0(\nm_reg_162[5]_i_6_n_7 ),
        .I1(indvar_flatten_reg_151_reg[1]),
        .I2(indvar_flatten_reg_151_reg[0]),
        .I3(indvar_flatten_reg_151_reg[3]),
        .I4(indvar_flatten_reg_151_reg[2]),
        .I5(\nm_reg_162[5]_i_7_n_7 ),
        .O(exitcond_flatten1_fu_237_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_162[5]_i_5 
       (.I0(\nm_reg_162_reg[0] [1]),
        .I1(\nm_reg_162_reg[0] [0]),
        .I2(\nm_reg_162_reg[0] [3]),
        .I3(\nm_reg_162_reg[0] [2]),
        .O(\nm_reg_162[5]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_162[5]_i_6 
       (.I0(indvar_flatten_reg_151_reg[7]),
        .I1(indvar_flatten_reg_151_reg[6]),
        .I2(indvar_flatten_reg_151_reg[5]),
        .I3(indvar_flatten_reg_151_reg[4]),
        .O(\nm_reg_162[5]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \nm_reg_162[5]_i_7 
       (.I0(indvar_flatten_reg_151_reg[8]),
        .I1(indvar_flatten_reg_151_reg[9]),
        .I2(indvar_flatten_reg_151_reg[10]),
        .I3(indvar_flatten_reg_151_reg[11]),
        .I4(indvar_flatten_reg_151_reg[13]),
        .I5(indvar_flatten_reg_151_reg[12]),
        .O(\nm_reg_162[5]_i_7_n_7 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,inputBuf_0_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(inputBuf_0_V_ce0),
        .ENBWREN(inputBuf_0_V_we1),
        .REGCEAREGCE(E),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({inputBuf_0_V_we0,inputBuf_0_V_we0}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_10__5
       (.I0(\nm_reg_162_reg[0] [0]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[0]),
        .O(inputBuf_0_V_address0[0]));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_i_19__4
       (.I0(Q[0]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(cnv_27_V_V_empty_n),
        .O(inputBuf_0_V_we0));
  LUT6 #(
    .INIT(64'hE000FFFFE000E000)) 
    ram_reg_i_1__10
       (.I0(cnv_27_V_V_empty_n),
        .I1(ram_reg_1),
        .I2(ram_reg_0),
        .I3(Q[0]),
        .I4(ap_block_pp1_stage0_subdone18_out),
        .I5(inputBuf_0_V_address01),
        .O(inputBuf_0_V_ce0));
  LUT6 #(
    .INIT(64'hA200A200A2000000)) 
    ram_reg_i_20__5
       (.I0(Q[1]),
        .I1(or_cond_mid2_reg_393),
        .I2(cnv_27_V_V_empty_n),
        .I3(ram_reg_3),
        .I4(cnv_28_V_V_full_n),
        .I5(exitcond_flatten_reg_379),
        .O(WEBWE));
  LUT5 #(
    .INIT(32'h202020F0)) 
    ram_reg_i_21__6
       (.I0(or_cond_mid2_reg_393),
        .I1(cnv_27_V_V_empty_n),
        .I2(ram_reg_3),
        .I3(cnv_28_V_V_full_n),
        .I4(exitcond_flatten_reg_379),
        .O(ap_block_pp1_stage0_subdone18_out));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22__6
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp1_iter0),
        .O(inputBuf_0_V_address01));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_23__6
       (.I0(p_0_in13_out),
        .I1(exitcond_flatten1_fu_237_p2),
        .O(\ptr_simd4_reg_173_reg[6] ));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    ram_reg_i_2__6
       (.I0(exitcond_flatten_reg_379),
        .I1(cnv_28_V_V_full_n),
        .I2(ram_reg_3),
        .I3(cnv_27_V_V_empty_n),
        .I4(Q[1]),
        .I5(or_cond_mid2_reg_393),
        .O(inputBuf_0_V_we1));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_4__6
       (.I0(\nm_reg_162_reg[0] [6]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[6]),
        .O(inputBuf_0_V_address0[6]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_5__6
       (.I0(\nm_reg_162_reg[0] [5]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[5]),
        .O(inputBuf_0_V_address0[5]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_6__6
       (.I0(\nm_reg_162_reg[0] [4]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[4]),
        .O(inputBuf_0_V_address0[4]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_7__6
       (.I0(\nm_reg_162_reg[0] [3]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[3]),
        .O(inputBuf_0_V_address0[3]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_8__6
       (.I0(\nm_reg_162_reg[0] [2]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[2]),
        .O(inputBuf_0_V_address0[2]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_9__5
       (.I0(\nm_reg_162_reg[0] [1]),
        .I1(\ptr_simd4_reg_173_reg[6] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg_2[1]),
        .O(inputBuf_0_V_address0[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new401
   (DOADO,
    E,
    start_once_reg,
    Q,
    internal_empty_n_reg,
    mOutPtr110_out,
    \exitcond_flatten9_reg_379_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    start_once_reg_reg_0,
    internal_empty_n_reg_0,
    ap_clk,
    DIADI,
    ap_rst_n_inv,
    ap_rst_n,
    start_for_Conv1DMac_new402_U0_full_n,
    Conv1DBuffer_new401_U0_ap_start,
    \ap_CS_fsm_reg[1]_0 ,
    cnv_31_V_V_empty_n,
    cnv_32_V_V_full_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    StreamingDataWidthCo_1_U0_out_V_V_write,
    cnv_31_V_V_full_n,
    int_ap_idle_i_2,
    int_ap_idle_i_2_0,
    Conv1DBuffer_new_1_U0_ap_idle,
    Conv1DBuffer_new405_U0_ap_idle);
  output [7:0]DOADO;
  output [0:0]E;
  output start_once_reg;
  output [0:0]Q;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output \exitcond_flatten9_reg_379_reg[0]_0 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output start_once_reg_reg_0;
  output internal_empty_n_reg_0;
  input ap_clk;
  input [7:0]DIADI;
  input ap_rst_n_inv;
  input ap_rst_n;
  input start_for_Conv1DMac_new402_U0_full_n;
  input Conv1DBuffer_new401_U0_ap_start;
  input \ap_CS_fsm_reg[1]_0 ;
  input cnv_31_V_V_empty_n;
  input cnv_32_V_V_full_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input StreamingDataWidthCo_1_U0_out_V_V_write;
  input cnv_31_V_V_full_n;
  input [0:0]int_ap_idle_i_2;
  input int_ap_idle_i_2_0;
  input Conv1DBuffer_new_1_U0_ap_idle;
  input Conv1DBuffer_new405_U0_ap_idle;

  wire Conv1DBuffer_new401_U0_ap_start;
  wire Conv1DBuffer_new405_U0_ap_idle;
  wire Conv1DBuffer_new_1_U0_ap_idle;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [0:0]Q;
  wire StreamingDataWidthCo_1_U0_out_V_V_write;
  wire \ap_CS_fsm[2]_i_2__19_n_7 ;
  wire \ap_CS_fsm[3]_i_2__0_n_7 ;
  wire \ap_CS_fsm[4]_i_2__0_n_7 ;
  wire \ap_CS_fsm[4]_i_4__0_n_7 ;
  wire \ap_CS_fsm[4]_i_5__0_n_7 ;
  wire \ap_CS_fsm[4]_i_6__0_n_7 ;
  wire \ap_CS_fsm[4]_i_7__0_n_7 ;
  wire \ap_CS_fsm[4]_i_8__0_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_7_[0] ;
  wire ap_CS_fsm_state4;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_block_pp0_stage0_subdone14_out;
  wire ap_block_pp1_stage0_subdone18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__16_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__6_n_7;
  wire ap_enable_reg_pp0_iter1_i_3__2_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__4_n_7;
  wire ap_enable_reg_pp1_iter1_i_1__1_n_7;
  wire ap_enable_reg_pp1_iter1_reg_n_7;
  wire [0:0]ap_phi_mux_ptr_simd_phi_fu_121_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_31_V_V_empty_n;
  wire cnv_31_V_V_full_n;
  wire cnv_32_V_V_full_n;
  wire exitcond_flatten9_fu_219_p2;
  wire exitcond_flatten9_reg_379;
  wire \exitcond_flatten9_reg_379[0]_i_1_n_7 ;
  wire \exitcond_flatten9_reg_379_reg[0]_0 ;
  wire exitcond_flatten_fu_237_p2;
  wire indvar_flatten9_reg_1290;
  wire \indvar_flatten9_reg_129[0]_i_2_n_7 ;
  wire [23:0]indvar_flatten9_reg_129_reg;
  wire \indvar_flatten9_reg_129_reg[0]_i_1_n_10 ;
  wire \indvar_flatten9_reg_129_reg[0]_i_1_n_11 ;
  wire \indvar_flatten9_reg_129_reg[0]_i_1_n_12 ;
  wire \indvar_flatten9_reg_129_reg[0]_i_1_n_13 ;
  wire \indvar_flatten9_reg_129_reg[0]_i_1_n_14 ;
  wire \indvar_flatten9_reg_129_reg[0]_i_1_n_7 ;
  wire \indvar_flatten9_reg_129_reg[0]_i_1_n_8 ;
  wire \indvar_flatten9_reg_129_reg[0]_i_1_n_9 ;
  wire \indvar_flatten9_reg_129_reg[12]_i_1_n_10 ;
  wire \indvar_flatten9_reg_129_reg[12]_i_1_n_11 ;
  wire \indvar_flatten9_reg_129_reg[12]_i_1_n_12 ;
  wire \indvar_flatten9_reg_129_reg[12]_i_1_n_13 ;
  wire \indvar_flatten9_reg_129_reg[12]_i_1_n_14 ;
  wire \indvar_flatten9_reg_129_reg[12]_i_1_n_7 ;
  wire \indvar_flatten9_reg_129_reg[12]_i_1_n_8 ;
  wire \indvar_flatten9_reg_129_reg[12]_i_1_n_9 ;
  wire \indvar_flatten9_reg_129_reg[16]_i_1_n_10 ;
  wire \indvar_flatten9_reg_129_reg[16]_i_1_n_11 ;
  wire \indvar_flatten9_reg_129_reg[16]_i_1_n_12 ;
  wire \indvar_flatten9_reg_129_reg[16]_i_1_n_13 ;
  wire \indvar_flatten9_reg_129_reg[16]_i_1_n_14 ;
  wire \indvar_flatten9_reg_129_reg[16]_i_1_n_7 ;
  wire \indvar_flatten9_reg_129_reg[16]_i_1_n_8 ;
  wire \indvar_flatten9_reg_129_reg[16]_i_1_n_9 ;
  wire \indvar_flatten9_reg_129_reg[20]_i_1_n_10 ;
  wire \indvar_flatten9_reg_129_reg[20]_i_1_n_11 ;
  wire \indvar_flatten9_reg_129_reg[20]_i_1_n_12 ;
  wire \indvar_flatten9_reg_129_reg[20]_i_1_n_13 ;
  wire \indvar_flatten9_reg_129_reg[20]_i_1_n_14 ;
  wire \indvar_flatten9_reg_129_reg[20]_i_1_n_8 ;
  wire \indvar_flatten9_reg_129_reg[20]_i_1_n_9 ;
  wire \indvar_flatten9_reg_129_reg[4]_i_1_n_10 ;
  wire \indvar_flatten9_reg_129_reg[4]_i_1_n_11 ;
  wire \indvar_flatten9_reg_129_reg[4]_i_1_n_12 ;
  wire \indvar_flatten9_reg_129_reg[4]_i_1_n_13 ;
  wire \indvar_flatten9_reg_129_reg[4]_i_1_n_14 ;
  wire \indvar_flatten9_reg_129_reg[4]_i_1_n_7 ;
  wire \indvar_flatten9_reg_129_reg[4]_i_1_n_8 ;
  wire \indvar_flatten9_reg_129_reg[4]_i_1_n_9 ;
  wire \indvar_flatten9_reg_129_reg[8]_i_1_n_10 ;
  wire \indvar_flatten9_reg_129_reg[8]_i_1_n_11 ;
  wire \indvar_flatten9_reg_129_reg[8]_i_1_n_12 ;
  wire \indvar_flatten9_reg_129_reg[8]_i_1_n_13 ;
  wire \indvar_flatten9_reg_129_reg[8]_i_1_n_14 ;
  wire \indvar_flatten9_reg_129_reg[8]_i_1_n_7 ;
  wire \indvar_flatten9_reg_129_reg[8]_i_1_n_8 ;
  wire \indvar_flatten9_reg_129_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_151[0]_i_2__0_n_7 ;
  wire \indvar_flatten_reg_151[0]_i_3__0_n_7 ;
  wire \indvar_flatten_reg_151[0]_i_4__0_n_7 ;
  wire \indvar_flatten_reg_151[0]_i_5__0_n_7 ;
  wire \indvar_flatten_reg_151[0]_i_6__0_n_7 ;
  wire \indvar_flatten_reg_151[12]_i_2__0_n_7 ;
  wire \indvar_flatten_reg_151[12]_i_3__0_n_7 ;
  wire \indvar_flatten_reg_151[4]_i_2__0_n_7 ;
  wire \indvar_flatten_reg_151[4]_i_3__0_n_7 ;
  wire \indvar_flatten_reg_151[4]_i_4__0_n_7 ;
  wire \indvar_flatten_reg_151[4]_i_5__0_n_7 ;
  wire \indvar_flatten_reg_151[8]_i_2__0_n_7 ;
  wire \indvar_flatten_reg_151[8]_i_3__0_n_7 ;
  wire \indvar_flatten_reg_151[8]_i_4__0_n_7 ;
  wire \indvar_flatten_reg_151[8]_i_5__0_n_7 ;
  wire [13:0]indvar_flatten_reg_151_reg;
  wire \indvar_flatten_reg_151_reg[0]_i_1__0_n_10 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1__0_n_11 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1__0_n_12 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1__0_n_13 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1__0_n_14 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1__0_n_7 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1__0_n_8 ;
  wire \indvar_flatten_reg_151_reg[0]_i_1__0_n_9 ;
  wire \indvar_flatten_reg_151_reg[12]_i_1__0_n_10 ;
  wire \indvar_flatten_reg_151_reg[12]_i_1__0_n_13 ;
  wire \indvar_flatten_reg_151_reg[12]_i_1__0_n_14 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1__0_n_10 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1__0_n_11 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1__0_n_12 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1__0_n_13 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1__0_n_14 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1__0_n_7 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1__0_n_8 ;
  wire \indvar_flatten_reg_151_reg[4]_i_1__0_n_9 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1__0_n_10 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1__0_n_11 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1__0_n_12 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1__0_n_13 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1__0_n_14 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1__0_n_7 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1__0_n_8 ;
  wire \indvar_flatten_reg_151_reg[8]_i_1__0_n_9 ;
  wire [6:0]inputBuf_0_V_addr_1_reg_402;
  wire inputBuf_0_V_addr_1_reg_4020;
  wire \inputBuf_0_V_addr_1_reg_402[6]_i_1_n_7 ;
  wire inputBuf_0_V_ce1;
  wire inputBuf_0_V_we0;
  wire [0:0]int_ap_idle_i_2;
  wire int_ap_idle_i_2_0;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [4:3]nm_3_fu_297_p2;
  wire [5:0]nm_mid2_fu_337_p3;
  wire [5:0]nm_reg_162;
  wire \nm_reg_162[5]_i_2__0_n_7 ;
  wire [11:0]ofm_iter_fu_231_p2;
  wire op1_assign_reg_140;
  wire [11:0]op1_assign_reg_140_reg;
  wire \op1_assign_reg_140_reg[0]_i_2__0_n_10 ;
  wire \op1_assign_reg_140_reg[0]_i_2__0_n_11 ;
  wire \op1_assign_reg_140_reg[0]_i_2__0_n_12 ;
  wire \op1_assign_reg_140_reg[0]_i_2__0_n_13 ;
  wire \op1_assign_reg_140_reg[0]_i_2__0_n_14 ;
  wire \op1_assign_reg_140_reg[0]_i_2__0_n_7 ;
  wire \op1_assign_reg_140_reg[0]_i_2__0_n_8 ;
  wire \op1_assign_reg_140_reg[0]_i_2__0_n_9 ;
  wire \op1_assign_reg_140_reg[4]_i_1__0_n_10 ;
  wire \op1_assign_reg_140_reg[4]_i_1__0_n_11 ;
  wire \op1_assign_reg_140_reg[4]_i_1__0_n_12 ;
  wire \op1_assign_reg_140_reg[4]_i_1__0_n_13 ;
  wire \op1_assign_reg_140_reg[4]_i_1__0_n_14 ;
  wire \op1_assign_reg_140_reg[4]_i_1__0_n_7 ;
  wire \op1_assign_reg_140_reg[4]_i_1__0_n_8 ;
  wire \op1_assign_reg_140_reg[4]_i_1__0_n_9 ;
  wire \op1_assign_reg_140_reg[8]_i_1__0_n_10 ;
  wire \op1_assign_reg_140_reg[8]_i_1__0_n_11 ;
  wire \op1_assign_reg_140_reg[8]_i_1__0_n_12 ;
  wire \op1_assign_reg_140_reg[8]_i_1__0_n_13 ;
  wire \op1_assign_reg_140_reg[8]_i_1__0_n_14 ;
  wire \op1_assign_reg_140_reg[8]_i_1__0_n_8 ;
  wire \op1_assign_reg_140_reg[8]_i_1__0_n_9 ;
  wire or_cond_mid2_fu_329_p3;
  wire or_cond_mid2_reg_393;
  wire \or_cond_mid2_reg_393[0]_i_10__0_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_11__0_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_14__0_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_15__0_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_3__0_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_4__0_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_6__0_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_7__0_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_8__0_n_7 ;
  wire \or_cond_mid2_reg_393[0]_i_9__0_n_7 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_12__0_n_10 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_12__0_n_7 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_12__0_n_8 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_12__0_n_9 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_13__0_n_10 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_13__0_n_9 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_17__0_n_10 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_17__0_n_7 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_17__0_n_8 ;
  wire \or_cond_mid2_reg_393_reg[0]_i_17__0_n_9 ;
  wire p_0_in0_out;
  wire p_0_in13_out;
  wire p_15_in;
  wire [5:0]ptr_simd4_mid2_fu_309_p3;
  wire [7:0]ptr_simd4_reg_173;
  wire \ptr_simd4_reg_173[6]_i_2__0_n_7 ;
  wire \ptr_simd4_reg_173[7]_i_3__0_n_7 ;
  wire [7:0]ptr_simd_1_fu_190_p2;
  wire ptr_simd_1_reg_3740;
  wire \ptr_simd_1_reg_374[3]_i_2__0_n_7 ;
  wire \ptr_simd_1_reg_374[4]_i_2__0_n_7 ;
  wire \ptr_simd_1_reg_374[5]_i_2__0_n_7 ;
  wire \ptr_simd_1_reg_374[7]_i_3__0_n_7 ;
  wire [7:0]ptr_simd_1_reg_374_reg;
  wire [7:0]ptr_simd_2_fu_350_p2;
  wire \ptr_simd_reg_117_reg_n_7_[0] ;
  wire \ptr_simd_reg_117_reg_n_7_[1] ;
  wire \ptr_simd_reg_117_reg_n_7_[2] ;
  wire \ptr_simd_reg_117_reg_n_7_[3] ;
  wire \ptr_simd_reg_117_reg_n_7_[4] ;
  wire \ptr_simd_reg_117_reg_n_7_[5] ;
  wire \ptr_simd_reg_117_reg_n_7_[6] ;
  wire \ptr_simd_reg_117_reg_n_7_[7] ;
  wire start_for_Conv1DMac_new402_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__5_n_7;
  wire start_once_reg_reg_0;
  wire \tmp_reg_370[0]_i_1__0_n_7 ;
  wire \tmp_reg_370[0]_i_2__0_n_7 ;
  wire \tmp_reg_370[0]_i_3__0_n_7 ;
  wire \tmp_reg_370[0]_i_4__0_n_7 ;
  wire \tmp_reg_370[0]_i_5__0_n_7 ;
  wire \tmp_reg_370_reg_n_7_[0] ;
  wire [3:3]\NLW_indvar_flatten9_reg_129_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_reg_151_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_reg_151_reg[12]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_op1_assign_reg_140_reg[8]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_or_cond_mid2_reg_393_reg[0]_i_13__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_or_cond_mid2_reg_393_reg[0]_i_13__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFFF1F00)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(start_for_Conv1DMac_new402_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DBuffer_new401_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_7_[0] ),
        .I4(Q),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFF888F88)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[2]_i_2__19_n_7 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[2]_i_1__20 
       (.I0(\ap_CS_fsm[2]_i_2__19_n_7 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h1000DFFF3300FFFF)) 
    \ap_CS_fsm[2]_i_2__19 
       (.I0(\tmp_reg_370[0]_i_2__0_n_7 ),
        .I1(\tmp_reg_370_reg_n_7_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\tmp_reg_370[0]_i_3__0_n_7 ),
        .I5(cnv_31_V_V_empty_n),
        .O(\ap_CS_fsm[2]_i_2__19_n_7 ));
  LUT4 #(
    .INIT(16'hFABA)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\ap_CS_fsm[3]_i_2__0_n_7 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h10F01010FFFFFFFF)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(exitcond_flatten9_reg_379),
        .I1(cnv_32_V_V_full_n),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(cnv_31_V_V_empty_n),
        .I4(or_cond_mid2_reg_393),
        .I5(exitcond_flatten9_fu_219_p2),
        .O(\ap_CS_fsm[3]_i_2__0_n_7 ));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[4]_i_1__4 
       (.I0(\ap_CS_fsm[4]_i_2__0_n_7 ),
        .I1(exitcond_flatten9_fu_219_p2),
        .I2(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h10F01010FFFFFFFF)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(exitcond_flatten9_reg_379),
        .I1(cnv_32_V_V_full_n),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(cnv_31_V_V_empty_n),
        .I4(or_cond_mid2_reg_393),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(\ap_CS_fsm[4]_i_2__0_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[4]_i_3__0 
       (.I0(\ap_CS_fsm[4]_i_4__0_n_7 ),
        .I1(\ap_CS_fsm[4]_i_5__0_n_7 ),
        .I2(indvar_flatten9_reg_129_reg[16]),
        .I3(indvar_flatten9_reg_129_reg[17]),
        .I4(indvar_flatten9_reg_129_reg[18]),
        .I5(indvar_flatten9_reg_129_reg[19]),
        .O(exitcond_flatten9_fu_219_p2));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[4]_i_4__0 
       (.I0(\ap_CS_fsm[4]_i_6__0_n_7 ),
        .I1(indvar_flatten9_reg_129_reg[2]),
        .I2(indvar_flatten9_reg_129_reg[1]),
        .I3(indvar_flatten9_reg_129_reg[4]),
        .I4(indvar_flatten9_reg_129_reg[3]),
        .I5(\ap_CS_fsm[4]_i_7__0_n_7 ),
        .O(\ap_CS_fsm[4]_i_4__0_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[4]_i_5__0 
       (.I0(indvar_flatten9_reg_129_reg[20]),
        .I1(indvar_flatten9_reg_129_reg[21]),
        .I2(indvar_flatten9_reg_129_reg[0]),
        .I3(indvar_flatten9_reg_129_reg[22]),
        .O(\ap_CS_fsm[4]_i_5__0_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[4]_i_6__0 
       (.I0(indvar_flatten9_reg_129_reg[8]),
        .I1(indvar_flatten9_reg_129_reg[7]),
        .I2(indvar_flatten9_reg_129_reg[6]),
        .I3(indvar_flatten9_reg_129_reg[5]),
        .O(\ap_CS_fsm[4]_i_6__0_n_7 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \ap_CS_fsm[4]_i_7__0 
       (.I0(indvar_flatten9_reg_129_reg[13]),
        .I1(indvar_flatten9_reg_129_reg[14]),
        .I2(indvar_flatten9_reg_129_reg[23]),
        .I3(indvar_flatten9_reg_129_reg[15]),
        .I4(\ap_CS_fsm[4]_i_8__0_n_7 ),
        .O(\ap_CS_fsm[4]_i_7__0_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[4]_i_8__0 
       (.I0(indvar_flatten9_reg_129_reg[12]),
        .I1(indvar_flatten9_reg_129_reg[11]),
        .I2(indvar_flatten9_reg_129_reg[10]),
        .I3(indvar_flatten9_reg_129_reg[9]),
        .O(\ap_CS_fsm[4]_i_8__0_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hB0B0B000B000B000)) 
    ap_enable_reg_pp0_iter0_i_1__16
       (.I0(\ap_CS_fsm[2]_i_2__19_n_7 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(\ap_CS_fsm_reg_n_7_[0] ),
        .O(ap_enable_reg_pp0_iter0_i_1__16_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__16_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    ap_enable_reg_pp0_iter1_i_1__6
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\ap_CS_fsm[2]_i_2__19_n_7 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_block_pp0_stage0_subdone14_out),
        .I5(ap_enable_reg_pp0_iter1_i_3__2_n_7),
        .O(ap_enable_reg_pp0_iter1_i_1__6_n_7));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ap_enable_reg_pp0_iter1_i_2__4
       (.I0(cnv_31_V_V_empty_n),
        .I1(\tmp_reg_370_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .O(ap_block_pp0_stage0_subdone14_out));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    ap_enable_reg_pp0_iter1_i_3__2
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(Conv1DBuffer_new401_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_Conv1DMac_new402_U0_full_n),
        .O(ap_enable_reg_pp0_iter1_i_3__2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__6_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB0B0B000)) 
    ap_enable_reg_pp1_iter0_i_1__4
       (.I0(\ap_CS_fsm[4]_i_2__0_n_7 ),
        .I1(exitcond_flatten9_fu_219_p2),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp1_iter0),
        .O(ap_enable_reg_pp1_iter0_i_1__4_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__4_n_7),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000A0088880A00)) 
    ap_enable_reg_pp1_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(exitcond_flatten9_fu_219_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_block_pp1_stage0_subdone18_out),
        .I5(ap_CS_fsm_state4),
        .O(ap_enable_reg_pp1_iter1_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__1_n_7),
        .Q(ap_enable_reg_pp1_iter1_reg_n_7),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_flatten9_reg_379[0]_i_1 
       (.I0(exitcond_flatten9_reg_379),
        .I1(\ap_CS_fsm[4]_i_2__0_n_7 ),
        .I2(exitcond_flatten9_fu_219_p2),
        .O(\exitcond_flatten9_reg_379[0]_i_1_n_7 ));
  FDRE \exitcond_flatten9_reg_379_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten9_reg_379[0]_i_1_n_7 ),
        .Q(exitcond_flatten9_reg_379),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten9_reg_129[0]_i_2 
       (.I0(indvar_flatten9_reg_129_reg[0]),
        .O(\indvar_flatten9_reg_129[0]_i_2_n_7 ));
  FDRE \indvar_flatten9_reg_129_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten9_reg_129_reg[0]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten9_reg_129_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten9_reg_129_reg[0]_i_1_n_7 ,\indvar_flatten9_reg_129_reg[0]_i_1_n_8 ,\indvar_flatten9_reg_129_reg[0]_i_1_n_9 ,\indvar_flatten9_reg_129_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten9_reg_129_reg[0]_i_1_n_11 ,\indvar_flatten9_reg_129_reg[0]_i_1_n_12 ,\indvar_flatten9_reg_129_reg[0]_i_1_n_13 ,\indvar_flatten9_reg_129_reg[0]_i_1_n_14 }),
        .S({indvar_flatten9_reg_129_reg[3:1],\indvar_flatten9_reg_129[0]_i_2_n_7 }));
  FDRE \indvar_flatten9_reg_129_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten9_reg_129_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten9_reg_129_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten9_reg_129_reg[11]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten9_reg_129_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[12]_i_1_n_14 ),
        .Q(indvar_flatten9_reg_129_reg[12]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten9_reg_129_reg[12]_i_1 
       (.CI(\indvar_flatten9_reg_129_reg[8]_i_1_n_7 ),
        .CO({\indvar_flatten9_reg_129_reg[12]_i_1_n_7 ,\indvar_flatten9_reg_129_reg[12]_i_1_n_8 ,\indvar_flatten9_reg_129_reg[12]_i_1_n_9 ,\indvar_flatten9_reg_129_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten9_reg_129_reg[12]_i_1_n_11 ,\indvar_flatten9_reg_129_reg[12]_i_1_n_12 ,\indvar_flatten9_reg_129_reg[12]_i_1_n_13 ,\indvar_flatten9_reg_129_reg[12]_i_1_n_14 }),
        .S(indvar_flatten9_reg_129_reg[15:12]));
  FDRE \indvar_flatten9_reg_129_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten9_reg_129_reg[13]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten9_reg_129_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[12]_i_1_n_12 ),
        .Q(indvar_flatten9_reg_129_reg[14]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten9_reg_129_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten9_reg_129_reg[15]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten9_reg_129_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten9_reg_129_reg[16]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten9_reg_129_reg[16]_i_1 
       (.CI(\indvar_flatten9_reg_129_reg[12]_i_1_n_7 ),
        .CO({\indvar_flatten9_reg_129_reg[16]_i_1_n_7 ,\indvar_flatten9_reg_129_reg[16]_i_1_n_8 ,\indvar_flatten9_reg_129_reg[16]_i_1_n_9 ,\indvar_flatten9_reg_129_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten9_reg_129_reg[16]_i_1_n_11 ,\indvar_flatten9_reg_129_reg[16]_i_1_n_12 ,\indvar_flatten9_reg_129_reg[16]_i_1_n_13 ,\indvar_flatten9_reg_129_reg[16]_i_1_n_14 }),
        .S(indvar_flatten9_reg_129_reg[19:16]));
  FDRE \indvar_flatten9_reg_129_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten9_reg_129_reg[17]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten9_reg_129_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[16]_i_1_n_12 ),
        .Q(indvar_flatten9_reg_129_reg[18]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten9_reg_129_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[16]_i_1_n_11 ),
        .Q(indvar_flatten9_reg_129_reg[19]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten9_reg_129_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten9_reg_129_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten9_reg_129_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[20]_i_1_n_14 ),
        .Q(indvar_flatten9_reg_129_reg[20]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten9_reg_129_reg[20]_i_1 
       (.CI(\indvar_flatten9_reg_129_reg[16]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten9_reg_129_reg[20]_i_1_CO_UNCONNECTED [3],\indvar_flatten9_reg_129_reg[20]_i_1_n_8 ,\indvar_flatten9_reg_129_reg[20]_i_1_n_9 ,\indvar_flatten9_reg_129_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten9_reg_129_reg[20]_i_1_n_11 ,\indvar_flatten9_reg_129_reg[20]_i_1_n_12 ,\indvar_flatten9_reg_129_reg[20]_i_1_n_13 ,\indvar_flatten9_reg_129_reg[20]_i_1_n_14 }),
        .S(indvar_flatten9_reg_129_reg[23:20]));
  FDRE \indvar_flatten9_reg_129_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[20]_i_1_n_13 ),
        .Q(indvar_flatten9_reg_129_reg[21]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten9_reg_129_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[20]_i_1_n_12 ),
        .Q(indvar_flatten9_reg_129_reg[22]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten9_reg_129_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[20]_i_1_n_11 ),
        .Q(indvar_flatten9_reg_129_reg[23]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten9_reg_129_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten9_reg_129_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten9_reg_129_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten9_reg_129_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten9_reg_129_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten9_reg_129_reg[4]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten9_reg_129_reg[4]_i_1 
       (.CI(\indvar_flatten9_reg_129_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten9_reg_129_reg[4]_i_1_n_7 ,\indvar_flatten9_reg_129_reg[4]_i_1_n_8 ,\indvar_flatten9_reg_129_reg[4]_i_1_n_9 ,\indvar_flatten9_reg_129_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten9_reg_129_reg[4]_i_1_n_11 ,\indvar_flatten9_reg_129_reg[4]_i_1_n_12 ,\indvar_flatten9_reg_129_reg[4]_i_1_n_13 ,\indvar_flatten9_reg_129_reg[4]_i_1_n_14 }),
        .S(indvar_flatten9_reg_129_reg[7:4]));
  FDRE \indvar_flatten9_reg_129_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten9_reg_129_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten9_reg_129_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten9_reg_129_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten9_reg_129_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten9_reg_129_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten9_reg_129_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten9_reg_129_reg[8]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten9_reg_129_reg[8]_i_1 
       (.CI(\indvar_flatten9_reg_129_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten9_reg_129_reg[8]_i_1_n_7 ,\indvar_flatten9_reg_129_reg[8]_i_1_n_8 ,\indvar_flatten9_reg_129_reg[8]_i_1_n_9 ,\indvar_flatten9_reg_129_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten9_reg_129_reg[8]_i_1_n_11 ,\indvar_flatten9_reg_129_reg[8]_i_1_n_12 ,\indvar_flatten9_reg_129_reg[8]_i_1_n_13 ,\indvar_flatten9_reg_129_reg[8]_i_1_n_14 }),
        .S(indvar_flatten9_reg_129_reg[11:8]));
  FDRE \indvar_flatten9_reg_129_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten9_reg_129_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten9_reg_129_reg[9]),
        .R(ap_CS_fsm_state4));
  LUT2 #(
    .INIT(4'hE)) 
    \indvar_flatten_reg_151[0]_i_2__0 
       (.I0(exitcond_flatten_fu_237_p2),
        .I1(indvar_flatten_reg_151_reg[0]),
        .O(\indvar_flatten_reg_151[0]_i_2__0_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[0]_i_3__0 
       (.I0(indvar_flatten_reg_151_reg[3]),
        .I1(exitcond_flatten_fu_237_p2),
        .O(\indvar_flatten_reg_151[0]_i_3__0_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[0]_i_4__0 
       (.I0(indvar_flatten_reg_151_reg[2]),
        .I1(exitcond_flatten_fu_237_p2),
        .O(\indvar_flatten_reg_151[0]_i_4__0_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[0]_i_5__0 
       (.I0(indvar_flatten_reg_151_reg[1]),
        .I1(exitcond_flatten_fu_237_p2),
        .O(\indvar_flatten_reg_151[0]_i_5__0_n_7 ));
  LUT2 #(
    .INIT(4'hD)) 
    \indvar_flatten_reg_151[0]_i_6__0 
       (.I0(indvar_flatten_reg_151_reg[0]),
        .I1(exitcond_flatten_fu_237_p2),
        .O(\indvar_flatten_reg_151[0]_i_6__0_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[12]_i_2__0 
       (.I0(indvar_flatten_reg_151_reg[13]),
        .I1(exitcond_flatten_fu_237_p2),
        .O(\indvar_flatten_reg_151[12]_i_2__0_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[12]_i_3__0 
       (.I0(indvar_flatten_reg_151_reg[12]),
        .I1(exitcond_flatten_fu_237_p2),
        .O(\indvar_flatten_reg_151[12]_i_3__0_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[4]_i_2__0 
       (.I0(indvar_flatten_reg_151_reg[7]),
        .I1(exitcond_flatten_fu_237_p2),
        .O(\indvar_flatten_reg_151[4]_i_2__0_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[4]_i_3__0 
       (.I0(indvar_flatten_reg_151_reg[6]),
        .I1(exitcond_flatten_fu_237_p2),
        .O(\indvar_flatten_reg_151[4]_i_3__0_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[4]_i_4__0 
       (.I0(indvar_flatten_reg_151_reg[5]),
        .I1(exitcond_flatten_fu_237_p2),
        .O(\indvar_flatten_reg_151[4]_i_4__0_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[4]_i_5__0 
       (.I0(indvar_flatten_reg_151_reg[4]),
        .I1(exitcond_flatten_fu_237_p2),
        .O(\indvar_flatten_reg_151[4]_i_5__0_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[8]_i_2__0 
       (.I0(indvar_flatten_reg_151_reg[11]),
        .I1(exitcond_flatten_fu_237_p2),
        .O(\indvar_flatten_reg_151[8]_i_2__0_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[8]_i_3__0 
       (.I0(indvar_flatten_reg_151_reg[10]),
        .I1(exitcond_flatten_fu_237_p2),
        .O(\indvar_flatten_reg_151[8]_i_3__0_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[8]_i_4__0 
       (.I0(indvar_flatten_reg_151_reg[9]),
        .I1(exitcond_flatten_fu_237_p2),
        .O(\indvar_flatten_reg_151[8]_i_4__0_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_151[8]_i_5__0 
       (.I0(indvar_flatten_reg_151_reg[8]),
        .I1(exitcond_flatten_fu_237_p2),
        .O(\indvar_flatten_reg_151[8]_i_5__0_n_7 ));
  FDRE \indvar_flatten_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten_reg_151_reg[0]_i_1__0_n_14 ),
        .Q(indvar_flatten_reg_151_reg[0]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_151_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_151_reg[0]_i_1__0_n_7 ,\indvar_flatten_reg_151_reg[0]_i_1__0_n_8 ,\indvar_flatten_reg_151_reg[0]_i_1__0_n_9 ,\indvar_flatten_reg_151_reg[0]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\indvar_flatten_reg_151[0]_i_2__0_n_7 }),
        .O({\indvar_flatten_reg_151_reg[0]_i_1__0_n_11 ,\indvar_flatten_reg_151_reg[0]_i_1__0_n_12 ,\indvar_flatten_reg_151_reg[0]_i_1__0_n_13 ,\indvar_flatten_reg_151_reg[0]_i_1__0_n_14 }),
        .S({\indvar_flatten_reg_151[0]_i_3__0_n_7 ,\indvar_flatten_reg_151[0]_i_4__0_n_7 ,\indvar_flatten_reg_151[0]_i_5__0_n_7 ,\indvar_flatten_reg_151[0]_i_6__0_n_7 }));
  FDRE \indvar_flatten_reg_151_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten_reg_151_reg[8]_i_1__0_n_12 ),
        .Q(indvar_flatten_reg_151_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten_reg_151_reg[8]_i_1__0_n_11 ),
        .Q(indvar_flatten_reg_151_reg[11]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten_reg_151_reg[12]_i_1__0_n_14 ),
        .Q(indvar_flatten_reg_151_reg[12]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_151_reg[12]_i_1__0 
       (.CI(\indvar_flatten_reg_151_reg[8]_i_1__0_n_7 ),
        .CO({\NLW_indvar_flatten_reg_151_reg[12]_i_1__0_CO_UNCONNECTED [3:1],\indvar_flatten_reg_151_reg[12]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_151_reg[12]_i_1__0_O_UNCONNECTED [3:2],\indvar_flatten_reg_151_reg[12]_i_1__0_n_13 ,\indvar_flatten_reg_151_reg[12]_i_1__0_n_14 }),
        .S({1'b0,1'b0,\indvar_flatten_reg_151[12]_i_2__0_n_7 ,\indvar_flatten_reg_151[12]_i_3__0_n_7 }));
  FDRE \indvar_flatten_reg_151_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten_reg_151_reg[12]_i_1__0_n_13 ),
        .Q(indvar_flatten_reg_151_reg[13]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten_reg_151_reg[0]_i_1__0_n_13 ),
        .Q(indvar_flatten_reg_151_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten_reg_151_reg[0]_i_1__0_n_12 ),
        .Q(indvar_flatten_reg_151_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten_reg_151_reg[0]_i_1__0_n_11 ),
        .Q(indvar_flatten_reg_151_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten_reg_151_reg[4]_i_1__0_n_14 ),
        .Q(indvar_flatten_reg_151_reg[4]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_151_reg[4]_i_1__0 
       (.CI(\indvar_flatten_reg_151_reg[0]_i_1__0_n_7 ),
        .CO({\indvar_flatten_reg_151_reg[4]_i_1__0_n_7 ,\indvar_flatten_reg_151_reg[4]_i_1__0_n_8 ,\indvar_flatten_reg_151_reg[4]_i_1__0_n_9 ,\indvar_flatten_reg_151_reg[4]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_151_reg[4]_i_1__0_n_11 ,\indvar_flatten_reg_151_reg[4]_i_1__0_n_12 ,\indvar_flatten_reg_151_reg[4]_i_1__0_n_13 ,\indvar_flatten_reg_151_reg[4]_i_1__0_n_14 }),
        .S({\indvar_flatten_reg_151[4]_i_2__0_n_7 ,\indvar_flatten_reg_151[4]_i_3__0_n_7 ,\indvar_flatten_reg_151[4]_i_4__0_n_7 ,\indvar_flatten_reg_151[4]_i_5__0_n_7 }));
  FDRE \indvar_flatten_reg_151_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten_reg_151_reg[4]_i_1__0_n_13 ),
        .Q(indvar_flatten_reg_151_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten_reg_151_reg[4]_i_1__0_n_12 ),
        .Q(indvar_flatten_reg_151_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten_reg_151_reg[4]_i_1__0_n_11 ),
        .Q(indvar_flatten_reg_151_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_151_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten_reg_151_reg[8]_i_1__0_n_14 ),
        .Q(indvar_flatten_reg_151_reg[8]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_151_reg[8]_i_1__0 
       (.CI(\indvar_flatten_reg_151_reg[4]_i_1__0_n_7 ),
        .CO({\indvar_flatten_reg_151_reg[8]_i_1__0_n_7 ,\indvar_flatten_reg_151_reg[8]_i_1__0_n_8 ,\indvar_flatten_reg_151_reg[8]_i_1__0_n_9 ,\indvar_flatten_reg_151_reg[8]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_151_reg[8]_i_1__0_n_11 ,\indvar_flatten_reg_151_reg[8]_i_1__0_n_12 ,\indvar_flatten_reg_151_reg[8]_i_1__0_n_13 ,\indvar_flatten_reg_151_reg[8]_i_1__0_n_14 }),
        .S({\indvar_flatten_reg_151[8]_i_2__0_n_7 ,\indvar_flatten_reg_151[8]_i_3__0_n_7 ,\indvar_flatten_reg_151[8]_i_4__0_n_7 ,\indvar_flatten_reg_151[8]_i_5__0_n_7 }));
  FDRE \indvar_flatten_reg_151_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(\indvar_flatten_reg_151_reg[8]_i_1__0_n_13 ),
        .Q(indvar_flatten_reg_151_reg[9]),
        .R(ap_CS_fsm_state4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde_54 inputBuf_0_V_U
       (.ADDRBWRADDR(inputBuf_0_V_addr_1_reg_402),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .E(E),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .ap_block_pp1_stage0_subdone18_out(ap_block_pp1_stage0_subdone18_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .cnv_31_V_V_empty_n(cnv_31_V_V_empty_n),
        .cnv_32_V_V_full_n(cnv_32_V_V_full_n),
        .exitcond_flatten9_reg_379(exitcond_flatten9_reg_379),
        .exitcond_flatten_fu_237_p2(exitcond_flatten_fu_237_p2),
        .indvar_flatten_reg_151_reg(indvar_flatten_reg_151_reg),
        .inputBuf_0_V_ce1(inputBuf_0_V_ce1),
        .inputBuf_0_V_we0(inputBuf_0_V_we0),
        .\nm_reg_162_reg[0] (ptr_simd4_reg_173),
        .or_cond_mid2_reg_393(or_cond_mid2_reg_393),
        .p_0_in0_out(p_0_in0_out),
        .p_0_in13_out(p_0_in13_out),
        .ram_reg(ap_enable_reg_pp0_iter1_reg_n_7),
        .ram_reg_0(\tmp_reg_370_reg_n_7_[0] ),
        .ram_reg_1({\ptr_simd_reg_117_reg_n_7_[6] ,\ptr_simd_reg_117_reg_n_7_[5] ,\ptr_simd_reg_117_reg_n_7_[4] ,\ptr_simd_reg_117_reg_n_7_[3] ,\ptr_simd_reg_117_reg_n_7_[2] ,\ptr_simd_reg_117_reg_n_7_[1] ,\ptr_simd_reg_117_reg_n_7_[0] }),
        .ram_reg_2(ap_enable_reg_pp1_iter1_reg_n_7));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_402[0]_i_1 
       (.I0(ptr_simd4_reg_173[0]),
        .I1(p_0_in0_out),
        .O(ptr_simd4_mid2_fu_309_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_402[3]_i_1 
       (.I0(ptr_simd4_reg_173[3]),
        .I1(p_0_in0_out),
        .O(ptr_simd4_mid2_fu_309_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_402[5]_i_1 
       (.I0(ptr_simd4_reg_173[5]),
        .I1(p_0_in0_out),
        .O(ptr_simd4_mid2_fu_309_p3[5]));
  LUT3 #(
    .INIT(8'h10)) 
    \inputBuf_0_V_addr_1_reg_402[6]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2__0_n_7 ),
        .I1(exitcond_flatten9_fu_219_p2),
        .I2(p_0_in0_out),
        .O(\inputBuf_0_V_addr_1_reg_402[6]_i_1_n_7 ));
  FDRE \inputBuf_0_V_addr_1_reg_402_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4020),
        .D(ptr_simd4_mid2_fu_309_p3[0]),
        .Q(inputBuf_0_V_addr_1_reg_402[0]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_402_reg[1] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4020),
        .D(ptr_simd4_reg_173[1]),
        .Q(inputBuf_0_V_addr_1_reg_402[1]),
        .R(\inputBuf_0_V_addr_1_reg_402[6]_i_1_n_7 ));
  FDRE \inputBuf_0_V_addr_1_reg_402_reg[2] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4020),
        .D(ptr_simd4_reg_173[2]),
        .Q(inputBuf_0_V_addr_1_reg_402[2]),
        .R(\inputBuf_0_V_addr_1_reg_402[6]_i_1_n_7 ));
  FDRE \inputBuf_0_V_addr_1_reg_402_reg[3] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4020),
        .D(ptr_simd4_mid2_fu_309_p3[3]),
        .Q(inputBuf_0_V_addr_1_reg_402[3]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_402_reg[4] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4020),
        .D(ptr_simd4_reg_173[4]),
        .Q(inputBuf_0_V_addr_1_reg_402[4]),
        .R(\inputBuf_0_V_addr_1_reg_402[6]_i_1_n_7 ));
  FDRE \inputBuf_0_V_addr_1_reg_402_reg[5] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4020),
        .D(ptr_simd4_mid2_fu_309_p3[5]),
        .Q(inputBuf_0_V_addr_1_reg_402[5]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_402_reg[6] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4020),
        .D(ptr_simd4_reg_173[6]),
        .Q(inputBuf_0_V_addr_1_reg_402[6]),
        .R(\inputBuf_0_V_addr_1_reg_402[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    int_ap_idle_i_6
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(int_ap_idle_i_2),
        .I3(int_ap_idle_i_2_0),
        .I4(Conv1DBuffer_new_1_U0_ap_idle),
        .I5(Conv1DBuffer_new405_U0_ap_idle),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h557FAA80AA80557F)) 
    \mOutPtr[0]_i_1__6 
       (.I0(cnv_31_V_V_empty_n),
        .I1(or_cond_mid2_reg_393),
        .I2(inputBuf_0_V_ce1),
        .I3(inputBuf_0_V_we0),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hBBFBFFFFFFFFFFFF)) 
    \mOutPtr[0]_i_2__4 
       (.I0(exitcond_flatten9_reg_379),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(or_cond_mid2_reg_393),
        .I3(cnv_31_V_V_empty_n),
        .I4(ap_enable_reg_pp1_iter1_reg_n_7),
        .I5(cnv_32_V_V_full_n),
        .O(\exitcond_flatten9_reg_379_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__29 
       (.I0(start_once_reg),
        .I1(Conv1DBuffer_new401_U0_ap_start),
        .I2(start_for_Conv1DMac_new402_U0_full_n),
        .O(start_once_reg_reg_0));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    \mOutPtr[1]_i_2__6 
       (.I0(inputBuf_0_V_we0),
        .I1(inputBuf_0_V_ce1),
        .I2(or_cond_mid2_reg_393),
        .I3(cnv_31_V_V_empty_n),
        .I4(StreamingDataWidthCo_1_U0_out_V_V_write),
        .I5(cnv_31_V_V_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h557F000000000000)) 
    \mOutPtr[1]_i_3__7 
       (.I0(cnv_31_V_V_empty_n),
        .I1(or_cond_mid2_reg_393),
        .I2(inputBuf_0_V_ce1),
        .I3(inputBuf_0_V_we0),
        .I4(cnv_31_V_V_full_n),
        .I5(StreamingDataWidthCo_1_U0_out_V_V_write),
        .O(internal_empty_n_reg_0));
  LUT3 #(
    .INIT(8'h9A)) 
    \nm_reg_162[0]_i_1__0 
       (.I0(p_0_in13_out),
        .I1(exitcond_flatten_fu_237_p2),
        .I2(nm_reg_162[0]),
        .O(nm_mid2_fu_337_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \nm_reg_162[1]_i_1__0 
       (.I0(nm_reg_162[0]),
        .I1(p_0_in13_out),
        .I2(exitcond_flatten_fu_237_p2),
        .I3(nm_reg_162[1]),
        .O(nm_mid2_fu_337_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \nm_reg_162[2]_i_1__0 
       (.I0(nm_reg_162[1]),
        .I1(nm_reg_162[0]),
        .I2(p_0_in13_out),
        .I3(exitcond_flatten_fu_237_p2),
        .I4(nm_reg_162[2]),
        .O(nm_mid2_fu_337_p3[2]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \nm_reg_162[3]_i_1__0 
       (.I0(nm_reg_162[1]),
        .I1(nm_reg_162[0]),
        .I2(nm_reg_162[2]),
        .I3(p_0_in13_out),
        .I4(exitcond_flatten_fu_237_p2),
        .I5(nm_reg_162[3]),
        .O(nm_mid2_fu_337_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h8788)) 
    \nm_reg_162[4]_i_1__0 
       (.I0(\nm_reg_162[5]_i_2__0_n_7 ),
        .I1(p_0_in13_out),
        .I2(exitcond_flatten_fu_237_p2),
        .I3(nm_reg_162[4]),
        .O(nm_mid2_fu_337_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \nm_reg_162[5]_i_1__0 
       (.I0(\nm_reg_162[5]_i_2__0_n_7 ),
        .I1(nm_reg_162[4]),
        .I2(p_0_in13_out),
        .I3(exitcond_flatten_fu_237_p2),
        .I4(nm_reg_162[5]),
        .O(nm_mid2_fu_337_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \nm_reg_162[5]_i_2__0 
       (.I0(nm_reg_162[3]),
        .I1(nm_reg_162[2]),
        .I2(exitcond_flatten_fu_237_p2),
        .I3(nm_reg_162[0]),
        .I4(nm_reg_162[1]),
        .O(\nm_reg_162[5]_i_2__0_n_7 ));
  FDRE \nm_reg_162_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(nm_mid2_fu_337_p3[0]),
        .Q(nm_reg_162[0]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_162_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(nm_mid2_fu_337_p3[1]),
        .Q(nm_reg_162[1]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_162_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(nm_mid2_fu_337_p3[2]),
        .Q(nm_reg_162[2]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_162_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(nm_mid2_fu_337_p3[3]),
        .Q(nm_reg_162[3]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_162_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(nm_mid2_fu_337_p3[4]),
        .Q(nm_reg_162[4]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_162_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(nm_mid2_fu_337_p3[5]),
        .Q(nm_reg_162[5]),
        .R(ap_CS_fsm_state4));
  LUT4 #(
    .INIT(16'h0008)) 
    \op1_assign_reg_140[0]_i_1__0 
       (.I0(exitcond_flatten_fu_237_p2),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(\ap_CS_fsm[4]_i_2__0_n_7 ),
        .I3(exitcond_flatten9_fu_219_p2),
        .O(op1_assign_reg_140));
  LUT1 #(
    .INIT(2'h1)) 
    \op1_assign_reg_140[0]_i_3__0 
       (.I0(op1_assign_reg_140_reg[0]),
        .O(ofm_iter_fu_231_p2[0]));
  FDRE \op1_assign_reg_140_reg[0] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[0]_i_2__0_n_14 ),
        .Q(op1_assign_reg_140_reg[0]),
        .R(ap_CS_fsm_state4));
  CARRY4 \op1_assign_reg_140_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\op1_assign_reg_140_reg[0]_i_2__0_n_7 ,\op1_assign_reg_140_reg[0]_i_2__0_n_8 ,\op1_assign_reg_140_reg[0]_i_2__0_n_9 ,\op1_assign_reg_140_reg[0]_i_2__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\op1_assign_reg_140_reg[0]_i_2__0_n_11 ,\op1_assign_reg_140_reg[0]_i_2__0_n_12 ,\op1_assign_reg_140_reg[0]_i_2__0_n_13 ,\op1_assign_reg_140_reg[0]_i_2__0_n_14 }),
        .S({op1_assign_reg_140_reg[3:1],ofm_iter_fu_231_p2[0]}));
  FDRE \op1_assign_reg_140_reg[10] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[8]_i_1__0_n_12 ),
        .Q(op1_assign_reg_140_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[11] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[8]_i_1__0_n_11 ),
        .Q(op1_assign_reg_140_reg[11]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[1] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[0]_i_2__0_n_13 ),
        .Q(op1_assign_reg_140_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[2] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[0]_i_2__0_n_12 ),
        .Q(op1_assign_reg_140_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[3] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[0]_i_2__0_n_11 ),
        .Q(op1_assign_reg_140_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[4] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[4]_i_1__0_n_14 ),
        .Q(op1_assign_reg_140_reg[4]),
        .R(ap_CS_fsm_state4));
  CARRY4 \op1_assign_reg_140_reg[4]_i_1__0 
       (.CI(\op1_assign_reg_140_reg[0]_i_2__0_n_7 ),
        .CO({\op1_assign_reg_140_reg[4]_i_1__0_n_7 ,\op1_assign_reg_140_reg[4]_i_1__0_n_8 ,\op1_assign_reg_140_reg[4]_i_1__0_n_9 ,\op1_assign_reg_140_reg[4]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\op1_assign_reg_140_reg[4]_i_1__0_n_11 ,\op1_assign_reg_140_reg[4]_i_1__0_n_12 ,\op1_assign_reg_140_reg[4]_i_1__0_n_13 ,\op1_assign_reg_140_reg[4]_i_1__0_n_14 }),
        .S(op1_assign_reg_140_reg[7:4]));
  FDRE \op1_assign_reg_140_reg[5] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[4]_i_1__0_n_13 ),
        .Q(op1_assign_reg_140_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[6] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[4]_i_1__0_n_12 ),
        .Q(op1_assign_reg_140_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[7] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[4]_i_1__0_n_11 ),
        .Q(op1_assign_reg_140_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_140_reg[8] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[8]_i_1__0_n_14 ),
        .Q(op1_assign_reg_140_reg[8]),
        .R(ap_CS_fsm_state4));
  CARRY4 \op1_assign_reg_140_reg[8]_i_1__0 
       (.CI(\op1_assign_reg_140_reg[4]_i_1__0_n_7 ),
        .CO({\NLW_op1_assign_reg_140_reg[8]_i_1__0_CO_UNCONNECTED [3],\op1_assign_reg_140_reg[8]_i_1__0_n_8 ,\op1_assign_reg_140_reg[8]_i_1__0_n_9 ,\op1_assign_reg_140_reg[8]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\op1_assign_reg_140_reg[8]_i_1__0_n_11 ,\op1_assign_reg_140_reg[8]_i_1__0_n_12 ,\op1_assign_reg_140_reg[8]_i_1__0_n_13 ,\op1_assign_reg_140_reg[8]_i_1__0_n_14 }),
        .S(op1_assign_reg_140_reg[11:8]));
  FDRE \op1_assign_reg_140_reg[9] 
       (.C(ap_clk),
        .CE(op1_assign_reg_140),
        .D(\op1_assign_reg_140_reg[8]_i_1__0_n_13 ),
        .Q(op1_assign_reg_140_reg[9]),
        .R(ap_CS_fsm_state4));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \or_cond_mid2_reg_393[0]_i_10__0 
       (.I0(ofm_iter_fu_231_p2[10]),
        .I1(ofm_iter_fu_231_p2[9]),
        .I2(ofm_iter_fu_231_p2[8]),
        .I3(ofm_iter_fu_231_p2[7]),
        .O(\or_cond_mid2_reg_393[0]_i_10__0_n_7 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \or_cond_mid2_reg_393[0]_i_11__0 
       (.I0(ofm_iter_fu_231_p2[6]),
        .I1(ofm_iter_fu_231_p2[5]),
        .I2(ofm_iter_fu_231_p2[4]),
        .I3(ofm_iter_fu_231_p2[3]),
        .O(\or_cond_mid2_reg_393[0]_i_11__0_n_7 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \or_cond_mid2_reg_393[0]_i_14__0 
       (.I0(op1_assign_reg_140_reg[6]),
        .I1(op1_assign_reg_140_reg[5]),
        .I2(op1_assign_reg_140_reg[4]),
        .I3(op1_assign_reg_140_reg[3]),
        .O(\or_cond_mid2_reg_393[0]_i_14__0_n_7 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \or_cond_mid2_reg_393[0]_i_15__0 
       (.I0(op1_assign_reg_140_reg[10]),
        .I1(op1_assign_reg_140_reg[9]),
        .I2(op1_assign_reg_140_reg[8]),
        .I3(op1_assign_reg_140_reg[7]),
        .O(\or_cond_mid2_reg_393[0]_i_15__0_n_7 ));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \or_cond_mid2_reg_393[0]_i_16__0 
       (.I0(nm_reg_162[4]),
        .I1(nm_reg_162[1]),
        .I2(nm_reg_162[0]),
        .I3(exitcond_flatten_fu_237_p2),
        .I4(nm_reg_162[2]),
        .I5(nm_reg_162[3]),
        .O(nm_3_fu_297_p2[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \or_cond_mid2_reg_393[0]_i_1__0 
       (.I0(\ap_CS_fsm[4]_i_2__0_n_7 ),
        .I1(exitcond_flatten9_fu_219_p2),
        .O(inputBuf_0_V_addr_1_reg_4020));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F70000)) 
    \or_cond_mid2_reg_393[0]_i_2__0 
       (.I0(\nm_reg_162[5]_i_2__0_n_7 ),
        .I1(nm_reg_162[4]),
        .I2(exitcond_flatten_fu_237_p2),
        .I3(nm_reg_162[5]),
        .I4(\or_cond_mid2_reg_393[0]_i_3__0_n_7 ),
        .I5(\or_cond_mid2_reg_393[0]_i_4__0_n_7 ),
        .O(or_cond_mid2_fu_329_p3));
  LUT6 #(
    .INIT(64'h80808A8000000000)) 
    \or_cond_mid2_reg_393[0]_i_3__0 
       (.I0(nm_3_fu_297_p2[3]),
        .I1(\or_cond_mid2_reg_393[0]_i_6__0_n_7 ),
        .I2(exitcond_flatten_fu_237_p2),
        .I3(\or_cond_mid2_reg_393[0]_i_7__0_n_7 ),
        .I4(op1_assign_reg_140_reg[11]),
        .I5(\or_cond_mid2_reg_393[0]_i_8__0_n_7 ),
        .O(\or_cond_mid2_reg_393[0]_i_3__0_n_7 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \or_cond_mid2_reg_393[0]_i_4__0 
       (.I0(p_0_in0_out),
        .I1(\or_cond_mid2_reg_393[0]_i_9__0_n_7 ),
        .I2(nm_reg_162[0]),
        .I3(nm_reg_162[1]),
        .I4(nm_reg_162[2]),
        .I5(\or_cond_mid2_reg_393[0]_i_7__0_n_7 ),
        .O(\or_cond_mid2_reg_393[0]_i_4__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h070F0800)) 
    \or_cond_mid2_reg_393[0]_i_5__0 
       (.I0(nm_reg_162[1]),
        .I1(nm_reg_162[0]),
        .I2(exitcond_flatten_fu_237_p2),
        .I3(nm_reg_162[2]),
        .I4(nm_reg_162[3]),
        .O(nm_3_fu_297_p2[3]));
  LUT6 #(
    .INIT(64'h00000000FEFFFFFF)) 
    \or_cond_mid2_reg_393[0]_i_6__0 
       (.I0(\or_cond_mid2_reg_393[0]_i_10__0_n_7 ),
        .I1(\or_cond_mid2_reg_393[0]_i_11__0_n_7 ),
        .I2(op1_assign_reg_140_reg[0]),
        .I3(ofm_iter_fu_231_p2[1]),
        .I4(ofm_iter_fu_231_p2[2]),
        .I5(ofm_iter_fu_231_p2[11]),
        .O(\or_cond_mid2_reg_393[0]_i_6__0_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \or_cond_mid2_reg_393[0]_i_7__0 
       (.I0(op1_assign_reg_140_reg[2]),
        .I1(op1_assign_reg_140_reg[1]),
        .I2(op1_assign_reg_140_reg[0]),
        .I3(\or_cond_mid2_reg_393[0]_i_14__0_n_7 ),
        .I4(\or_cond_mid2_reg_393[0]_i_15__0_n_7 ),
        .O(\or_cond_mid2_reg_393[0]_i_7__0_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \or_cond_mid2_reg_393[0]_i_8__0 
       (.I0(nm_3_fu_297_p2[4]),
        .I1(p_0_in13_out),
        .I2(nm_reg_162[2]),
        .I3(nm_reg_162[0]),
        .I4(nm_reg_162[1]),
        .I5(exitcond_flatten_fu_237_p2),
        .O(\or_cond_mid2_reg_393[0]_i_8__0_n_7 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \or_cond_mid2_reg_393[0]_i_9__0 
       (.I0(op1_assign_reg_140_reg[11]),
        .I1(nm_reg_162[5]),
        .I2(nm_reg_162[4]),
        .I3(nm_reg_162[3]),
        .O(\or_cond_mid2_reg_393[0]_i_9__0_n_7 ));
  FDRE \or_cond_mid2_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_addr_1_reg_4020),
        .D(or_cond_mid2_fu_329_p3),
        .Q(or_cond_mid2_reg_393),
        .R(1'b0));
  CARRY4 \or_cond_mid2_reg_393_reg[0]_i_12__0 
       (.CI(1'b0),
        .CO({\or_cond_mid2_reg_393_reg[0]_i_12__0_n_7 ,\or_cond_mid2_reg_393_reg[0]_i_12__0_n_8 ,\or_cond_mid2_reg_393_reg[0]_i_12__0_n_9 ,\or_cond_mid2_reg_393_reg[0]_i_12__0_n_10 }),
        .CYINIT(op1_assign_reg_140_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ofm_iter_fu_231_p2[4:1]),
        .S(op1_assign_reg_140_reg[4:1]));
  CARRY4 \or_cond_mid2_reg_393_reg[0]_i_13__0 
       (.CI(\or_cond_mid2_reg_393_reg[0]_i_17__0_n_7 ),
        .CO({\NLW_or_cond_mid2_reg_393_reg[0]_i_13__0_CO_UNCONNECTED [3:2],\or_cond_mid2_reg_393_reg[0]_i_13__0_n_9 ,\or_cond_mid2_reg_393_reg[0]_i_13__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_or_cond_mid2_reg_393_reg[0]_i_13__0_O_UNCONNECTED [3],ofm_iter_fu_231_p2[11:9]}),
        .S({1'b0,op1_assign_reg_140_reg[11:9]}));
  CARRY4 \or_cond_mid2_reg_393_reg[0]_i_17__0 
       (.CI(\or_cond_mid2_reg_393_reg[0]_i_12__0_n_7 ),
        .CO({\or_cond_mid2_reg_393_reg[0]_i_17__0_n_7 ,\or_cond_mid2_reg_393_reg[0]_i_17__0_n_8 ,\or_cond_mid2_reg_393_reg[0]_i_17__0_n_9 ,\or_cond_mid2_reg_393_reg[0]_i_17__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ofm_iter_fu_231_p2[8:5]),
        .S(op1_assign_reg_140_reg[8:5]));
  LUT2 #(
    .INIT(4'hB)) 
    \ptr_simd4_reg_173[0]_i_1__0 
       (.I0(p_0_in0_out),
        .I1(ptr_simd4_reg_173[0]),
        .O(ptr_simd_2_fu_350_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \ptr_simd4_reg_173[1]_i_1__0 
       (.I0(p_0_in0_out),
        .I1(ptr_simd4_reg_173[1]),
        .I2(ptr_simd4_reg_173[0]),
        .O(ptr_simd_2_fu_350_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \ptr_simd4_reg_173[2]_i_1__0 
       (.I0(p_0_in0_out),
        .I1(ptr_simd4_reg_173[0]),
        .I2(ptr_simd4_reg_173[1]),
        .I3(ptr_simd4_reg_173[2]),
        .O(ptr_simd_2_fu_350_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \ptr_simd4_reg_173[3]_i_1__0 
       (.I0(ptr_simd4_reg_173[3]),
        .I1(p_0_in0_out),
        .I2(ptr_simd4_reg_173[0]),
        .I3(ptr_simd4_reg_173[1]),
        .I4(ptr_simd4_reg_173[2]),
        .O(ptr_simd_2_fu_350_p2[3]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \ptr_simd4_reg_173[4]_i_1__0 
       (.I0(ptr_simd4_reg_173[2]),
        .I1(ptr_simd4_reg_173[1]),
        .I2(ptr_simd4_reg_173[0]),
        .I3(p_0_in0_out),
        .I4(ptr_simd4_reg_173[3]),
        .I5(ptr_simd4_reg_173[4]),
        .O(ptr_simd_2_fu_350_p2[4]));
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \ptr_simd4_reg_173[5]_i_1__0 
       (.I0(ptr_simd4_reg_173[5]),
        .I1(\ptr_simd4_reg_173[6]_i_2__0_n_7 ),
        .I2(ptr_simd4_reg_173[4]),
        .I3(ptr_simd4_reg_173[3]),
        .I4(p_0_in0_out),
        .O(ptr_simd_2_fu_350_p2[5]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \ptr_simd4_reg_173[6]_i_1__0 
       (.I0(\ptr_simd4_reg_173[6]_i_2__0_n_7 ),
        .I1(ptr_simd4_reg_173[4]),
        .I2(ptr_simd4_reg_173[3]),
        .I3(p_0_in0_out),
        .I4(ptr_simd4_reg_173[5]),
        .I5(ptr_simd4_reg_173[6]),
        .O(ptr_simd_2_fu_350_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ptr_simd4_reg_173[6]_i_2__0 
       (.I0(ptr_simd4_reg_173[2]),
        .I1(ptr_simd4_reg_173[1]),
        .I2(ptr_simd4_reg_173[0]),
        .I3(p_0_in0_out),
        .O(\ptr_simd4_reg_173[6]_i_2__0_n_7 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ptr_simd4_reg_173[7]_i_1__0 
       (.I0(\ap_CS_fsm[4]_i_2__0_n_7 ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(exitcond_flatten9_fu_219_p2),
        .O(indvar_flatten9_reg_1290));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \ptr_simd4_reg_173[7]_i_2__0 
       (.I0(ptr_simd4_reg_173[5]),
        .I1(\ptr_simd4_reg_173[7]_i_3__0_n_7 ),
        .I2(ptr_simd4_reg_173[6]),
        .I3(p_0_in0_out),
        .I4(ptr_simd4_reg_173[7]),
        .O(ptr_simd_2_fu_350_p2[7]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \ptr_simd4_reg_173[7]_i_3__0 
       (.I0(ptr_simd4_reg_173[3]),
        .I1(ptr_simd4_reg_173[4]),
        .I2(p_0_in0_out),
        .I3(ptr_simd4_reg_173[0]),
        .I4(ptr_simd4_reg_173[1]),
        .I5(ptr_simd4_reg_173[2]),
        .O(\ptr_simd4_reg_173[7]_i_3__0_n_7 ));
  FDRE \ptr_simd4_reg_173_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(ptr_simd_2_fu_350_p2[0]),
        .Q(ptr_simd4_reg_173[0]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(ptr_simd_2_fu_350_p2[1]),
        .Q(ptr_simd4_reg_173[1]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(ptr_simd_2_fu_350_p2[2]),
        .Q(ptr_simd4_reg_173[2]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(ptr_simd_2_fu_350_p2[3]),
        .Q(ptr_simd4_reg_173[3]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(ptr_simd_2_fu_350_p2[4]),
        .Q(ptr_simd4_reg_173[4]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(ptr_simd_2_fu_350_p2[5]),
        .Q(ptr_simd4_reg_173[5]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(ptr_simd_2_fu_350_p2[6]),
        .Q(ptr_simd4_reg_173[6]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten9_reg_1290),
        .D(ptr_simd_2_fu_350_p2[7]),
        .Q(ptr_simd4_reg_173[7]),
        .R(ap_CS_fsm_state4));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \ptr_simd_1_reg_374[0]_i_1__0 
       (.I0(\ptr_simd_reg_117_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_370_reg_n_7_[0] ),
        .I3(ptr_simd_1_reg_374_reg[0]),
        .O(ptr_simd_1_fu_190_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \ptr_simd_1_reg_374[1]_i_1__0 
       (.I0(\ptr_simd_reg_117_reg_n_7_[0] ),
        .I1(ptr_simd_1_reg_374_reg[0]),
        .I2(\ptr_simd_reg_117_reg_n_7_[1] ),
        .I3(p_15_in),
        .I4(ptr_simd_1_reg_374_reg[1]),
        .O(ptr_simd_1_fu_190_p2[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \ptr_simd_1_reg_374[2]_i_1__0 
       (.I0(ap_phi_mux_ptr_simd_phi_fu_121_p4),
        .I1(ptr_simd_1_reg_374_reg[1]),
        .I2(\ptr_simd_reg_117_reg_n_7_[1] ),
        .I3(\ptr_simd_reg_117_reg_n_7_[2] ),
        .I4(p_15_in),
        .I5(ptr_simd_1_reg_374_reg[2]),
        .O(ptr_simd_1_fu_190_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \ptr_simd_1_reg_374[2]_i_2__0 
       (.I0(ptr_simd_1_reg_374_reg[0]),
        .I1(\tmp_reg_370_reg_n_7_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\ptr_simd_reg_117_reg_n_7_[0] ),
        .O(ap_phi_mux_ptr_simd_phi_fu_121_p4));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \ptr_simd_1_reg_374[3]_i_1__0 
       (.I0(ptr_simd_1_reg_374_reg[2]),
        .I1(\ptr_simd_reg_117_reg_n_7_[2] ),
        .I2(\ptr_simd_1_reg_374[3]_i_2__0_n_7 ),
        .I3(\ptr_simd_reg_117_reg_n_7_[3] ),
        .I4(p_15_in),
        .I5(ptr_simd_1_reg_374_reg[3]),
        .O(ptr_simd_1_fu_190_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \ptr_simd_1_reg_374[3]_i_2__0 
       (.I0(\ptr_simd_reg_117_reg_n_7_[1] ),
        .I1(ptr_simd_1_reg_374_reg[1]),
        .I2(\ptr_simd_reg_117_reg_n_7_[0] ),
        .I3(p_15_in),
        .I4(ptr_simd_1_reg_374_reg[0]),
        .O(\ptr_simd_1_reg_374[3]_i_2__0_n_7 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \ptr_simd_1_reg_374[4]_i_1__0 
       (.I0(ptr_simd_1_reg_374_reg[3]),
        .I1(\ptr_simd_reg_117_reg_n_7_[3] ),
        .I2(\ptr_simd_1_reg_374[4]_i_2__0_n_7 ),
        .I3(\ptr_simd_reg_117_reg_n_7_[4] ),
        .I4(p_15_in),
        .I5(ptr_simd_1_reg_374_reg[4]),
        .O(ptr_simd_1_fu_190_p2[4]));
  LUT6 #(
    .INIT(64'h77775FFFFFFF5FFF)) 
    \ptr_simd_1_reg_374[4]_i_2__0 
       (.I0(ap_phi_mux_ptr_simd_phi_fu_121_p4),
        .I1(ptr_simd_1_reg_374_reg[1]),
        .I2(\ptr_simd_reg_117_reg_n_7_[1] ),
        .I3(\ptr_simd_reg_117_reg_n_7_[2] ),
        .I4(p_15_in),
        .I5(ptr_simd_1_reg_374_reg[2]),
        .O(\ptr_simd_1_reg_374[4]_i_2__0_n_7 ));
  LUT5 #(
    .INIT(32'h665666A6)) 
    \ptr_simd_1_reg_374[5]_i_1__0 
       (.I0(\ptr_simd_1_reg_374[5]_i_2__0_n_7 ),
        .I1(\ptr_simd_reg_117_reg_n_7_[5] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_370_reg_n_7_[0] ),
        .I4(ptr_simd_1_reg_374_reg[5]),
        .O(ptr_simd_1_fu_190_p2[5]));
  LUT6 #(
    .INIT(64'h00000000C0AAC000)) 
    \ptr_simd_1_reg_374[5]_i_2__0 
       (.I0(\ptr_simd_reg_117_reg_n_7_[4] ),
        .I1(ptr_simd_1_reg_374_reg[4]),
        .I2(ptr_simd_1_reg_374_reg[3]),
        .I3(p_15_in),
        .I4(\ptr_simd_reg_117_reg_n_7_[3] ),
        .I5(\ptr_simd_1_reg_374[4]_i_2__0_n_7 ),
        .O(\ptr_simd_1_reg_374[5]_i_2__0_n_7 ));
  LUT5 #(
    .INIT(32'h99A99959)) 
    \ptr_simd_1_reg_374[6]_i_1__0 
       (.I0(\ptr_simd_1_reg_374[7]_i_3__0_n_7 ),
        .I1(\ptr_simd_reg_117_reg_n_7_[6] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_370_reg_n_7_[0] ),
        .I4(ptr_simd_1_reg_374_reg[6]),
        .O(ptr_simd_1_fu_190_p2[6]));
  LUT5 #(
    .INIT(32'h88888808)) 
    \ptr_simd_1_reg_374[7]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_370_reg_n_7_[0] ),
        .I4(cnv_31_V_V_empty_n),
        .O(ptr_simd_1_reg_3740));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \ptr_simd_1_reg_374[7]_i_2__0 
       (.I0(ptr_simd_1_reg_374_reg[6]),
        .I1(\ptr_simd_reg_117_reg_n_7_[6] ),
        .I2(\ptr_simd_1_reg_374[7]_i_3__0_n_7 ),
        .I3(\ptr_simd_reg_117_reg_n_7_[7] ),
        .I4(p_15_in),
        .I5(ptr_simd_1_reg_374_reg[7]),
        .O(ptr_simd_1_fu_190_p2[7]));
  LUT6 #(
    .INIT(64'h551555D5FFFFFFFF)) 
    \ptr_simd_1_reg_374[7]_i_3__0 
       (.I0(\ptr_simd_reg_117_reg_n_7_[5] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\tmp_reg_370_reg_n_7_[0] ),
        .I4(ptr_simd_1_reg_374_reg[5]),
        .I5(\ptr_simd_1_reg_374[5]_i_2__0_n_7 ),
        .O(\ptr_simd_1_reg_374[7]_i_3__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ptr_simd_1_reg_374[7]_i_4__0 
       (.I0(\tmp_reg_370_reg_n_7_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .O(p_15_in));
  FDRE \ptr_simd_1_reg_374_reg[0] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[0]),
        .Q(ptr_simd_1_reg_374_reg[0]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[1] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[1]),
        .Q(ptr_simd_1_reg_374_reg[1]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[2] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[2]),
        .Q(ptr_simd_1_reg_374_reg[2]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[3] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[3]),
        .Q(ptr_simd_1_reg_374_reg[3]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[4] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[4]),
        .Q(ptr_simd_1_reg_374_reg[4]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[5] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[5]),
        .Q(ptr_simd_1_reg_374_reg[5]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[6] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[6]),
        .Q(ptr_simd_1_reg_374_reg[6]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_374_reg[7] 
       (.C(ap_clk),
        .CE(ptr_simd_1_reg_3740),
        .D(ptr_simd_1_fu_190_p2[7]),
        .Q(ptr_simd_1_reg_374_reg[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE000)) 
    \ptr_simd_reg_117[7]_i_1__0 
       (.I0(start_for_Conv1DMac_new402_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DBuffer_new401_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_7_[0] ),
        .O(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg[0]),
        .Q(\ptr_simd_reg_117_reg_n_7_[0] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[1] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg[1]),
        .Q(\ptr_simd_reg_117_reg_n_7_[1] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[2] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg[2]),
        .Q(\ptr_simd_reg_117_reg_n_7_[2] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[3] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg[3]),
        .Q(\ptr_simd_reg_117_reg_n_7_[3] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[4] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg[4]),
        .Q(\ptr_simd_reg_117_reg_n_7_[4] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[5] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg[5]),
        .Q(\ptr_simd_reg_117_reg_n_7_[5] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[6] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg[6]),
        .Q(\ptr_simd_reg_117_reg_n_7_[6] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_117_reg[7] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_374_reg[7]),
        .Q(\ptr_simd_reg_117_reg_n_7_[7] ),
        .R(ap_NS_fsm18_out));
  LUT6 #(
    .INIT(64'hA200A200A2000000)) 
    ram_reg_i_20__6
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(or_cond_mid2_reg_393),
        .I2(cnv_31_V_V_empty_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_7),
        .I4(cnv_32_V_V_full_n),
        .I5(exitcond_flatten9_reg_379),
        .O(inputBuf_0_V_ce1));
  LUT6 #(
    .INIT(64'h0000000080880000)) 
    ram_reg_i_3__7
       (.I0(cnv_32_V_V_full_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(cnv_31_V_V_empty_n),
        .I3(or_cond_mid2_reg_393),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(exitcond_flatten9_reg_379),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h00EC)) 
    start_once_reg_i_1__5
       (.I0(Conv1DBuffer_new401_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Conv1DMac_new402_U0_full_n),
        .I3(Q),
        .O(start_once_reg_i_1__5_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__5_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hECFC2C0CCCFC0C0C)) 
    \tmp_reg_370[0]_i_1__0 
       (.I0(\tmp_reg_370[0]_i_2__0_n_7 ),
        .I1(\tmp_reg_370_reg_n_7_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\tmp_reg_370[0]_i_3__0_n_7 ),
        .I5(cnv_31_V_V_empty_n),
        .O(\tmp_reg_370[0]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \tmp_reg_370[0]_i_2__0 
       (.I0(ptr_simd_1_reg_374_reg[4]),
        .I1(ptr_simd_1_reg_374_reg[5]),
        .I2(ptr_simd_1_reg_374_reg[7]),
        .I3(ptr_simd_1_reg_374_reg[6]),
        .I4(\tmp_reg_370[0]_i_4__0_n_7 ),
        .O(\tmp_reg_370[0]_i_2__0_n_7 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \tmp_reg_370[0]_i_3__0 
       (.I0(\ptr_simd_reg_117_reg_n_7_[4] ),
        .I1(\ptr_simd_reg_117_reg_n_7_[5] ),
        .I2(\ptr_simd_reg_117_reg_n_7_[7] ),
        .I3(\ptr_simd_reg_117_reg_n_7_[6] ),
        .I4(\tmp_reg_370[0]_i_5__0_n_7 ),
        .O(\tmp_reg_370[0]_i_3__0_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_reg_370[0]_i_4__0 
       (.I0(ptr_simd_1_reg_374_reg[1]),
        .I1(ptr_simd_1_reg_374_reg[0]),
        .I2(ptr_simd_1_reg_374_reg[3]),
        .I3(ptr_simd_1_reg_374_reg[2]),
        .O(\tmp_reg_370[0]_i_4__0_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_reg_370[0]_i_5__0 
       (.I0(\ptr_simd_reg_117_reg_n_7_[1] ),
        .I1(\ptr_simd_reg_117_reg_n_7_[0] ),
        .I2(\ptr_simd_reg_117_reg_n_7_[3] ),
        .I3(\ptr_simd_reg_117_reg_n_7_[2] ),
        .O(\tmp_reg_370[0]_i_5__0_n_7 ));
  FDRE \tmp_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_370[0]_i_1__0_n_7 ),
        .Q(\tmp_reg_370_reg_n_7_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new405
   (internal_empty_n_reg,
    E,
    \exitcond_flatten8_reg_375_reg[0]_0 ,
    out_V_V_din,
    ap_ready,
    start_once_reg,
    Conv1DBuffer_new405_U0_ap_idle,
    Conv1DBuffer_new405_U0_in_V_V_read,
    cnv_40_V_V_empty_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    cnv_41_V_V_full_n,
    ap_clk,
    in_V_V_dout,
    ap_rst_n_inv,
    ap_rst_n,
    Conv1DBuffer_new405_U0_ap_start,
    start_for_Conv1DMac_new406_U0_full_n);
  output internal_empty_n_reg;
  output [0:0]E;
  output \exitcond_flatten8_reg_375_reg[0]_0 ;
  output [7:0]out_V_V_din;
  output ap_ready;
  output start_once_reg;
  output Conv1DBuffer_new405_U0_ap_idle;
  output Conv1DBuffer_new405_U0_in_V_V_read;
  input cnv_40_V_V_empty_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input cnv_41_V_V_full_n;
  input ap_clk;
  input [7:0]in_V_V_dout;
  input ap_rst_n_inv;
  input ap_rst_n;
  input Conv1DBuffer_new405_U0_ap_start;
  input start_for_Conv1DMac_new406_U0_full_n;

  wire Conv1DBuffer_new405_U0_ap_idle;
  wire Conv1DBuffer_new405_U0_ap_start;
  wire Conv1DBuffer_new405_U0_in_V_V_read;
  wire [0:0]E;
  wire \ap_CS_fsm[1]_i_2__14_n_7 ;
  wire \ap_CS_fsm[2]_i_3__10_n_7 ;
  wire \ap_CS_fsm[2]_i_4__7_n_7 ;
  wire \ap_CS_fsm[2]_i_5__6_n_7 ;
  wire \ap_CS_fsm[2]_i_6__5_n_7 ;
  wire \ap_CS_fsm[2]_i_7__2_n_7 ;
  wire \ap_CS_fsm[2]_i_8_n_7 ;
  wire \ap_CS_fsm[2]_i_9_n_7 ;
  wire \ap_CS_fsm[3]_i_2__2_n_7 ;
  wire \ap_CS_fsm[4]_i_3__3_n_7 ;
  wire \ap_CS_fsm[4]_i_4__2_n_7 ;
  wire \ap_CS_fsm[4]_i_5__2_n_7 ;
  wire \ap_CS_fsm[4]_i_6__2_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg_n_7_[0] ;
  wire ap_CS_fsm_state4;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__7_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__14_n_7;
  wire ap_enable_reg_pp0_iter1_i_2__10_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__1_n_7;
  wire ap_enable_reg_pp1_iter1_i_1__4_n_7;
  wire ap_enable_reg_pp1_iter1_reg_n_7;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_40_V_V_empty_n;
  wire cnv_41_V_V_full_n;
  wire exitcond_flatten8_fu_215_p2;
  wire exitcond_flatten8_reg_375;
  wire \exitcond_flatten8_reg_375[0]_i_1_n_7 ;
  wire \exitcond_flatten8_reg_375_reg[0]_0 ;
  wire [7:0]in_V_V_dout;
  wire indvar_flatten8_reg_1250;
  wire \indvar_flatten8_reg_125[0]_i_2_n_7 ;
  wire [19:0]indvar_flatten8_reg_125_reg;
  wire \indvar_flatten8_reg_125_reg[0]_i_1_n_10 ;
  wire \indvar_flatten8_reg_125_reg[0]_i_1_n_11 ;
  wire \indvar_flatten8_reg_125_reg[0]_i_1_n_12 ;
  wire \indvar_flatten8_reg_125_reg[0]_i_1_n_13 ;
  wire \indvar_flatten8_reg_125_reg[0]_i_1_n_14 ;
  wire \indvar_flatten8_reg_125_reg[0]_i_1_n_7 ;
  wire \indvar_flatten8_reg_125_reg[0]_i_1_n_8 ;
  wire \indvar_flatten8_reg_125_reg[0]_i_1_n_9 ;
  wire \indvar_flatten8_reg_125_reg[12]_i_1_n_10 ;
  wire \indvar_flatten8_reg_125_reg[12]_i_1_n_11 ;
  wire \indvar_flatten8_reg_125_reg[12]_i_1_n_12 ;
  wire \indvar_flatten8_reg_125_reg[12]_i_1_n_13 ;
  wire \indvar_flatten8_reg_125_reg[12]_i_1_n_14 ;
  wire \indvar_flatten8_reg_125_reg[12]_i_1_n_7 ;
  wire \indvar_flatten8_reg_125_reg[12]_i_1_n_8 ;
  wire \indvar_flatten8_reg_125_reg[12]_i_1_n_9 ;
  wire \indvar_flatten8_reg_125_reg[16]_i_1_n_10 ;
  wire \indvar_flatten8_reg_125_reg[16]_i_1_n_11 ;
  wire \indvar_flatten8_reg_125_reg[16]_i_1_n_12 ;
  wire \indvar_flatten8_reg_125_reg[16]_i_1_n_13 ;
  wire \indvar_flatten8_reg_125_reg[16]_i_1_n_14 ;
  wire \indvar_flatten8_reg_125_reg[16]_i_1_n_8 ;
  wire \indvar_flatten8_reg_125_reg[16]_i_1_n_9 ;
  wire \indvar_flatten8_reg_125_reg[4]_i_1_n_10 ;
  wire \indvar_flatten8_reg_125_reg[4]_i_1_n_11 ;
  wire \indvar_flatten8_reg_125_reg[4]_i_1_n_12 ;
  wire \indvar_flatten8_reg_125_reg[4]_i_1_n_13 ;
  wire \indvar_flatten8_reg_125_reg[4]_i_1_n_14 ;
  wire \indvar_flatten8_reg_125_reg[4]_i_1_n_7 ;
  wire \indvar_flatten8_reg_125_reg[4]_i_1_n_8 ;
  wire \indvar_flatten8_reg_125_reg[4]_i_1_n_9 ;
  wire \indvar_flatten8_reg_125_reg[8]_i_1_n_10 ;
  wire \indvar_flatten8_reg_125_reg[8]_i_1_n_11 ;
  wire \indvar_flatten8_reg_125_reg[8]_i_1_n_12 ;
  wire \indvar_flatten8_reg_125_reg[8]_i_1_n_13 ;
  wire \indvar_flatten8_reg_125_reg[8]_i_1_n_14 ;
  wire \indvar_flatten8_reg_125_reg[8]_i_1_n_7 ;
  wire \indvar_flatten8_reg_125_reg[8]_i_1_n_8 ;
  wire \indvar_flatten8_reg_125_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_147[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_147[12]_i_2_n_7 ;
  wire [13:0]indvar_flatten_reg_147_reg;
  wire \indvar_flatten_reg_147_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_147_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_reg_147_reg[0]_i_1_n_12 ;
  wire \indvar_flatten_reg_147_reg[0]_i_1_n_13 ;
  wire \indvar_flatten_reg_147_reg[0]_i_1_n_14 ;
  wire \indvar_flatten_reg_147_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_147_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_147_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_147_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_147_reg[12]_i_1_n_13 ;
  wire \indvar_flatten_reg_147_reg[12]_i_1_n_14 ;
  wire \indvar_flatten_reg_147_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_147_reg[4]_i_1_n_11 ;
  wire \indvar_flatten_reg_147_reg[4]_i_1_n_12 ;
  wire \indvar_flatten_reg_147_reg[4]_i_1_n_13 ;
  wire \indvar_flatten_reg_147_reg[4]_i_1_n_14 ;
  wire \indvar_flatten_reg_147_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_147_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_147_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_147_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_147_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_147_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_147_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_147_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_147_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_147_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_147_reg[8]_i_1_n_9 ;
  wire inputBuf_0_V_U_n_17;
  wire inputBuf_0_V_U_n_18;
  wire inputBuf_0_V_U_n_19;
  wire inputBuf_0_V_U_n_20;
  wire [6:0]inputBuf_0_V_addr_1_reg_398;
  wire inputBuf_0_V_ce1;
  wire inputBuf_0_V_we0;
  wire internal_empty_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [5:0]nm_mid2_fu_333_p3;
  wire [5:0]nm_reg_158;
  wire \nm_reg_158[4]_i_2_n_7 ;
  wire \nm_reg_158[4]_i_3_n_7 ;
  wire \nm_reg_158[4]_i_4_n_7 ;
  wire \nm_reg_158[5]_i_2_n_7 ;
  wire not_exitcond_flatten_fu_261_p2;
  wire [7:0]ofm_iter_fu_227_p2;
  wire \op1_assign_reg_136[7]_i_1_n_7 ;
  wire [7:0]op1_assign_reg_136_reg__0;
  wire or_cond_mid2_fu_325_p3;
  wire or_cond_mid2_reg_389;
  wire \or_cond_mid2_reg_389[0]_i_10_n_7 ;
  wire \or_cond_mid2_reg_389[0]_i_1_n_7 ;
  wire \or_cond_mid2_reg_389[0]_i_3_n_7 ;
  wire \or_cond_mid2_reg_389[0]_i_4_n_7 ;
  wire \or_cond_mid2_reg_389[0]_i_5_n_7 ;
  wire \or_cond_mid2_reg_389[0]_i_6_n_7 ;
  wire \or_cond_mid2_reg_389[0]_i_7_n_7 ;
  wire \or_cond_mid2_reg_389[0]_i_8_n_7 ;
  wire \or_cond_mid2_reg_389[0]_i_9_n_7 ;
  wire [7:0]out_V_V_din;
  wire [6:0]ptr_simd4_mid2_fu_305_p3;
  wire [7:0]ptr_simd4_reg_169;
  wire \ptr_simd4_reg_169[1]_i_1_n_7 ;
  wire \ptr_simd4_reg_169[7]_i_3_n_7 ;
  wire [7:0]ptr_simd_1_fu_186_p2;
  wire \ptr_simd_1_reg_370[4]_i_2_n_7 ;
  wire \ptr_simd_1_reg_370[6]_i_2_n_7 ;
  wire \ptr_simd_1_reg_370[7]_i_1_n_7 ;
  wire \ptr_simd_1_reg_370[7]_i_3_n_7 ;
  wire \ptr_simd_1_reg_370[7]_i_4_n_7 ;
  wire [7:0]ptr_simd_1_reg_370_reg__0;
  wire [7:0]ptr_simd_2_fu_346_p2;
  wire \ptr_simd_reg_113_reg_n_7_[0] ;
  wire \ptr_simd_reg_113_reg_n_7_[1] ;
  wire \ptr_simd_reg_113_reg_n_7_[2] ;
  wire \ptr_simd_reg_113_reg_n_7_[3] ;
  wire \ptr_simd_reg_113_reg_n_7_[4] ;
  wire \ptr_simd_reg_113_reg_n_7_[5] ;
  wire \ptr_simd_reg_113_reg_n_7_[6] ;
  wire \ptr_simd_reg_113_reg_n_7_[7] ;
  wire start_for_Conv1DMac_new406_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__14_n_7;
  wire tmp_fu_180_p2;
  wire \tmp_reg_366[0]_i_1_n_7 ;
  wire \tmp_reg_366_reg_n_7_[0] ;
  wire [3:3]\NLW_indvar_flatten8_reg_125_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_reg_147_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_reg_147_reg[12]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hBBBFAAAA)) 
    \ap_CS_fsm[0]_i_1__17 
       (.I0(ap_ready),
        .I1(Conv1DBuffer_new405_U0_ap_start),
        .I2(start_for_Conv1DMac_new406_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_7_[0] ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[1]_i_1__17 
       (.I0(ap_NS_fsm18_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[1]_i_2__14_n_7 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h04FF)) 
    \ap_CS_fsm[1]_i_2__14 
       (.I0(\tmp_reg_366_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(cnv_40_V_V_empty_n),
        .I3(tmp_fu_180_p2),
        .O(\ap_CS_fsm[1]_i_2__14_n_7 ));
  LUT6 #(
    .INIT(64'h8080808080008080)) 
    \ap_CS_fsm[2]_i_1__11 
       (.I0(tmp_fu_180_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\tmp_reg_366_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_7),
        .I5(cnv_40_V_V_empty_n),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h02000000)) 
    \ap_CS_fsm[2]_i_2__11 
       (.I0(\ap_CS_fsm[2]_i_3__10_n_7 ),
        .I1(\ap_CS_fsm[2]_i_4__7_n_7 ),
        .I2(\ap_CS_fsm[2]_i_5__6_n_7 ),
        .I3(ptr_simd_1_fu_186_p2[0]),
        .I4(\ap_CS_fsm[2]_i_6__5_n_7 ),
        .O(tmp_fu_180_p2));
  LUT6 #(
    .INIT(64'h0400040404000000)) 
    \ap_CS_fsm[2]_i_3__10 
       (.I0(\ap_CS_fsm[2]_i_7__2_n_7 ),
        .I1(\ap_CS_fsm[2]_i_8_n_7 ),
        .I2(\ap_CS_fsm[2]_i_9_n_7 ),
        .I3(ptr_simd_1_reg_370_reg__0[7]),
        .I4(\ptr_simd_1_reg_370[7]_i_4_n_7 ),
        .I5(\ptr_simd_reg_113_reg_n_7_[7] ),
        .O(\ap_CS_fsm[2]_i_3__10_n_7 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[2]_i_4__7 
       (.I0(ptr_simd_1_reg_370_reg__0[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_366_reg_n_7_[0] ),
        .I4(\ptr_simd_reg_113_reg_n_7_[5] ),
        .O(\ap_CS_fsm[2]_i_4__7_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[2]_i_5__6 
       (.I0(ptr_simd_1_reg_370_reg__0[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_366_reg_n_7_[0] ),
        .I4(\ptr_simd_reg_113_reg_n_7_[6] ),
        .O(\ap_CS_fsm[2]_i_5__6_n_7 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \ap_CS_fsm[2]_i_6__5 
       (.I0(ptr_simd_1_reg_370_reg__0[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_366_reg_n_7_[0] ),
        .I4(\ptr_simd_reg_113_reg_n_7_[1] ),
        .O(\ap_CS_fsm[2]_i_6__5_n_7 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[2]_i_7__2 
       (.I0(ptr_simd_1_reg_370_reg__0[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_366_reg_n_7_[0] ),
        .I4(\ptr_simd_reg_113_reg_n_7_[2] ),
        .O(\ap_CS_fsm[2]_i_7__2_n_7 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(ptr_simd_1_reg_370_reg__0[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_366_reg_n_7_[0] ),
        .I4(\ptr_simd_reg_113_reg_n_7_[3] ),
        .O(\ap_CS_fsm[2]_i_8_n_7 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(ptr_simd_1_reg_370_reg__0[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_366_reg_n_7_[0] ),
        .I4(\ptr_simd_reg_113_reg_n_7_[4] ),
        .O(\ap_CS_fsm[2]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(\ap_CS_fsm[3]_i_2__2_n_7 ),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF222F0000)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(or_cond_mid2_reg_389),
        .I1(cnv_40_V_V_empty_n),
        .I2(cnv_41_V_V_full_n),
        .I3(exitcond_flatten8_reg_375),
        .I4(ap_enable_reg_pp1_iter1_reg_n_7),
        .I5(\or_cond_mid2_reg_389[0]_i_3_n_7 ),
        .O(\ap_CS_fsm[3]_i_2__2_n_7 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(inputBuf_0_V_U_n_17),
        .I3(exitcond_flatten8_fu_215_p2),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[4]_i_2__3 
       (.I0(\ap_CS_fsm[4]_i_3__3_n_7 ),
        .I1(indvar_flatten8_reg_125_reg[8]),
        .I2(indvar_flatten8_reg_125_reg[6]),
        .I3(indvar_flatten8_reg_125_reg[14]),
        .I4(indvar_flatten8_reg_125_reg[1]),
        .I5(\ap_CS_fsm[4]_i_4__2_n_7 ),
        .O(exitcond_flatten8_fu_215_p2));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \ap_CS_fsm[4]_i_3__3 
       (.I0(indvar_flatten8_reg_125_reg[19]),
        .I1(indvar_flatten8_reg_125_reg[5]),
        .I2(indvar_flatten8_reg_125_reg[18]),
        .I3(indvar_flatten8_reg_125_reg[3]),
        .O(\ap_CS_fsm[4]_i_3__3_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[4]_i_4__2 
       (.I0(indvar_flatten8_reg_125_reg[9]),
        .I1(indvar_flatten8_reg_125_reg[13]),
        .I2(indvar_flatten8_reg_125_reg[15]),
        .I3(indvar_flatten8_reg_125_reg[16]),
        .I4(\ap_CS_fsm[4]_i_5__2_n_7 ),
        .I5(\ap_CS_fsm[4]_i_6__2_n_7 ),
        .O(\ap_CS_fsm[4]_i_4__2_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[4]_i_5__2 
       (.I0(indvar_flatten8_reg_125_reg[12]),
        .I1(indvar_flatten8_reg_125_reg[7]),
        .I2(indvar_flatten8_reg_125_reg[10]),
        .I3(indvar_flatten8_reg_125_reg[0]),
        .O(\ap_CS_fsm[4]_i_5__2_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[4]_i_6__2 
       (.I0(indvar_flatten8_reg_125_reg[11]),
        .I1(indvar_flatten8_reg_125_reg[4]),
        .I2(indvar_flatten8_reg_125_reg[17]),
        .I3(indvar_flatten8_reg_125_reg[2]),
        .O(\ap_CS_fsm[4]_i_6__2_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA800A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__7
       (.I0(ap_rst_n),
        .I1(ap_NS_fsm18_out),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[1]_i_2__14_n_7 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__7_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__7_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp0_iter1_i_1__14
       (.I0(ap_NS_fsm18_out),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(ap_enable_reg_pp0_iter1_i_2__10_n_7),
        .I3(\ap_CS_fsm[1]_i_2__14_n_7 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__14_n_7));
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp0_iter1_i_2__10
       (.I0(cnv_40_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_366_reg_n_7_[0] ),
        .O(ap_enable_reg_pp0_iter1_i_2__10_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__14_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A8A8A800A8A8A8)) 
    ap_enable_reg_pp1_iter0_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state4),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(exitcond_flatten8_fu_215_p2),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(inputBuf_0_V_U_n_17),
        .O(ap_enable_reg_pp1_iter0_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__1_n_7),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp1_iter1_i_1__4
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(inputBuf_0_V_U_n_17),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(\ap_CS_fsm[3]_i_2__2_n_7 ),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_i_1__4_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__4_n_7),
        .Q(ap_enable_reg_pp1_iter1_reg_n_7),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_flatten8_reg_375[0]_i_1 
       (.I0(exitcond_flatten8_fu_215_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(inputBuf_0_V_U_n_17),
        .I3(exitcond_flatten8_reg_375),
        .O(\exitcond_flatten8_reg_375[0]_i_1_n_7 ));
  FDRE \exitcond_flatten8_reg_375_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten8_reg_375[0]_i_1_n_7 ),
        .Q(exitcond_flatten8_reg_375),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten8_reg_125[0]_i_2 
       (.I0(indvar_flatten8_reg_125_reg[0]),
        .O(\indvar_flatten8_reg_125[0]_i_2_n_7 ));
  FDRE \indvar_flatten8_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten8_reg_125_reg[0]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten8_reg_125_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten8_reg_125_reg[0]_i_1_n_7 ,\indvar_flatten8_reg_125_reg[0]_i_1_n_8 ,\indvar_flatten8_reg_125_reg[0]_i_1_n_9 ,\indvar_flatten8_reg_125_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten8_reg_125_reg[0]_i_1_n_11 ,\indvar_flatten8_reg_125_reg[0]_i_1_n_12 ,\indvar_flatten8_reg_125_reg[0]_i_1_n_13 ,\indvar_flatten8_reg_125_reg[0]_i_1_n_14 }),
        .S({indvar_flatten8_reg_125_reg[3:1],\indvar_flatten8_reg_125[0]_i_2_n_7 }));
  FDRE \indvar_flatten8_reg_125_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten8_reg_125_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten8_reg_125_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten8_reg_125_reg[11]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten8_reg_125_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[12]_i_1_n_14 ),
        .Q(indvar_flatten8_reg_125_reg[12]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten8_reg_125_reg[12]_i_1 
       (.CI(\indvar_flatten8_reg_125_reg[8]_i_1_n_7 ),
        .CO({\indvar_flatten8_reg_125_reg[12]_i_1_n_7 ,\indvar_flatten8_reg_125_reg[12]_i_1_n_8 ,\indvar_flatten8_reg_125_reg[12]_i_1_n_9 ,\indvar_flatten8_reg_125_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten8_reg_125_reg[12]_i_1_n_11 ,\indvar_flatten8_reg_125_reg[12]_i_1_n_12 ,\indvar_flatten8_reg_125_reg[12]_i_1_n_13 ,\indvar_flatten8_reg_125_reg[12]_i_1_n_14 }),
        .S(indvar_flatten8_reg_125_reg[15:12]));
  FDRE \indvar_flatten8_reg_125_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten8_reg_125_reg[13]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten8_reg_125_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[12]_i_1_n_12 ),
        .Q(indvar_flatten8_reg_125_reg[14]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten8_reg_125_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten8_reg_125_reg[15]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten8_reg_125_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten8_reg_125_reg[16]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten8_reg_125_reg[16]_i_1 
       (.CI(\indvar_flatten8_reg_125_reg[12]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten8_reg_125_reg[16]_i_1_CO_UNCONNECTED [3],\indvar_flatten8_reg_125_reg[16]_i_1_n_8 ,\indvar_flatten8_reg_125_reg[16]_i_1_n_9 ,\indvar_flatten8_reg_125_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten8_reg_125_reg[16]_i_1_n_11 ,\indvar_flatten8_reg_125_reg[16]_i_1_n_12 ,\indvar_flatten8_reg_125_reg[16]_i_1_n_13 ,\indvar_flatten8_reg_125_reg[16]_i_1_n_14 }),
        .S(indvar_flatten8_reg_125_reg[19:16]));
  FDRE \indvar_flatten8_reg_125_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten8_reg_125_reg[17]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten8_reg_125_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[16]_i_1_n_12 ),
        .Q(indvar_flatten8_reg_125_reg[18]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten8_reg_125_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[16]_i_1_n_11 ),
        .Q(indvar_flatten8_reg_125_reg[19]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten8_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten8_reg_125_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten8_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten8_reg_125_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten8_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten8_reg_125_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten8_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten8_reg_125_reg[4]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten8_reg_125_reg[4]_i_1 
       (.CI(\indvar_flatten8_reg_125_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten8_reg_125_reg[4]_i_1_n_7 ,\indvar_flatten8_reg_125_reg[4]_i_1_n_8 ,\indvar_flatten8_reg_125_reg[4]_i_1_n_9 ,\indvar_flatten8_reg_125_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten8_reg_125_reg[4]_i_1_n_11 ,\indvar_flatten8_reg_125_reg[4]_i_1_n_12 ,\indvar_flatten8_reg_125_reg[4]_i_1_n_13 ,\indvar_flatten8_reg_125_reg[4]_i_1_n_14 }),
        .S(indvar_flatten8_reg_125_reg[7:4]));
  FDRE \indvar_flatten8_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten8_reg_125_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten8_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten8_reg_125_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten8_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten8_reg_125_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten8_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten8_reg_125_reg[8]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten8_reg_125_reg[8]_i_1 
       (.CI(\indvar_flatten8_reg_125_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten8_reg_125_reg[8]_i_1_n_7 ,\indvar_flatten8_reg_125_reg[8]_i_1_n_8 ,\indvar_flatten8_reg_125_reg[8]_i_1_n_9 ,\indvar_flatten8_reg_125_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten8_reg_125_reg[8]_i_1_n_11 ,\indvar_flatten8_reg_125_reg[8]_i_1_n_12 ,\indvar_flatten8_reg_125_reg[8]_i_1_n_13 ,\indvar_flatten8_reg_125_reg[8]_i_1_n_14 }),
        .S(indvar_flatten8_reg_125_reg[11:8]));
  FDRE \indvar_flatten8_reg_125_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten8_reg_125_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten8_reg_125_reg[9]),
        .R(ap_CS_fsm_state4));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_147[0]_i_2 
       (.I0(inputBuf_0_V_U_n_19),
        .O(not_exitcond_flatten_fu_261_p2));
  LUT3 #(
    .INIT(8'hE1)) 
    \indvar_flatten_reg_147[0]_i_3 
       (.I0(\nm_reg_158[4]_i_2_n_7 ),
        .I1(indvar_flatten_reg_147_reg[0]),
        .I2(inputBuf_0_V_U_n_19),
        .O(\indvar_flatten_reg_147[0]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_147[12]_i_2 
       (.I0(indvar_flatten_reg_147_reg[12]),
        .I1(\nm_reg_158[4]_i_2_n_7 ),
        .O(\indvar_flatten_reg_147[12]_i_2_n_7 ));
  FDRE \indvar_flatten_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten_reg_147_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten_reg_147_reg[0]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_147_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_147_reg[0]_i_1_n_7 ,\indvar_flatten_reg_147_reg[0]_i_1_n_8 ,\indvar_flatten_reg_147_reg[0]_i_1_n_9 ,\indvar_flatten_reg_147_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,not_exitcond_flatten_fu_261_p2}),
        .O({\indvar_flatten_reg_147_reg[0]_i_1_n_11 ,\indvar_flatten_reg_147_reg[0]_i_1_n_12 ,\indvar_flatten_reg_147_reg[0]_i_1_n_13 ,\indvar_flatten_reg_147_reg[0]_i_1_n_14 }),
        .S({indvar_flatten_reg_147_reg[3:1],\indvar_flatten_reg_147[0]_i_3_n_7 }));
  FDRE \indvar_flatten_reg_147_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten_reg_147_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_147_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_147_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten_reg_147_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_147_reg[11]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_147_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten_reg_147_reg[12]_i_1_n_14 ),
        .Q(indvar_flatten_reg_147_reg[12]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_147_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_147_reg[8]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten_reg_147_reg[12]_i_1_CO_UNCONNECTED [3:1],\indvar_flatten_reg_147_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_147_reg[12]_i_1_O_UNCONNECTED [3:2],\indvar_flatten_reg_147_reg[12]_i_1_n_13 ,\indvar_flatten_reg_147_reg[12]_i_1_n_14 }),
        .S({1'b0,1'b0,indvar_flatten_reg_147_reg[13],\indvar_flatten_reg_147[12]_i_2_n_7 }));
  FDRE \indvar_flatten_reg_147_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten_reg_147_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten_reg_147_reg[13]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_147_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten_reg_147_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten_reg_147_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_147_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten_reg_147_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten_reg_147_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_147_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten_reg_147_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten_reg_147_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_147_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten_reg_147_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten_reg_147_reg[4]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_147_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_147_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten_reg_147_reg[4]_i_1_n_7 ,\indvar_flatten_reg_147_reg[4]_i_1_n_8 ,\indvar_flatten_reg_147_reg[4]_i_1_n_9 ,\indvar_flatten_reg_147_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_147_reg[4]_i_1_n_11 ,\indvar_flatten_reg_147_reg[4]_i_1_n_12 ,\indvar_flatten_reg_147_reg[4]_i_1_n_13 ,\indvar_flatten_reg_147_reg[4]_i_1_n_14 }),
        .S(indvar_flatten_reg_147_reg[7:4]));
  FDRE \indvar_flatten_reg_147_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten_reg_147_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten_reg_147_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_147_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten_reg_147_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten_reg_147_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_147_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten_reg_147_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten_reg_147_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_147_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten_reg_147_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_147_reg[8]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_147_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_147_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten_reg_147_reg[8]_i_1_n_7 ,\indvar_flatten_reg_147_reg[8]_i_1_n_8 ,\indvar_flatten_reg_147_reg[8]_i_1_n_9 ,\indvar_flatten_reg_147_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_147_reg[8]_i_1_n_11 ,\indvar_flatten_reg_147_reg[8]_i_1_n_12 ,\indvar_flatten_reg_147_reg[8]_i_1_n_13 ,\indvar_flatten_reg_147_reg[8]_i_1_n_14 }),
        .S(indvar_flatten_reg_147_reg[11:8]));
  FDRE \indvar_flatten_reg_147_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\indvar_flatten_reg_147_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_147_reg[9]),
        .R(ap_CS_fsm_state4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde_52 inputBuf_0_V_U
       (.E(E),
        .Q(inputBuf_0_V_addr_1_reg_398),
        .WEBWE(inputBuf_0_V_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1_reg(inputBuf_0_V_U_n_17),
        .cnv_40_V_V_empty_n(cnv_40_V_V_empty_n),
        .cnv_41_V_V_full_n(cnv_41_V_V_full_n),
        .exitcond_flatten8_reg_375(exitcond_flatten8_reg_375),
        .in_V_V_dout(in_V_V_dout),
        .indvar_flatten_reg_147_reg(indvar_flatten_reg_147_reg),
        .\indvar_flatten_reg_147_reg[0]_0 (inputBuf_0_V_U_n_19),
        .indvar_flatten_reg_147_reg_0_sp_1(inputBuf_0_V_U_n_18),
        .internal_empty_n_reg(inputBuf_0_V_we0),
        .\nm_reg_158_reg[2] (ptr_simd4_reg_169),
        .or_cond_mid2_reg_389(or_cond_mid2_reg_389),
        .out_V_V_din(out_V_V_din),
        .\ptr_simd4_reg_169_reg[4] (inputBuf_0_V_U_n_20),
        .ram_reg({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .ram_reg_0(\tmp_reg_366_reg_n_7_[0] ),
        .ram_reg_1(ap_enable_reg_pp0_iter1_reg_n_7),
        .ram_reg_2({\ptr_simd_reg_113_reg_n_7_[6] ,\ptr_simd_reg_113_reg_n_7_[5] ,\ptr_simd_reg_113_reg_n_7_[4] ,\ptr_simd_reg_113_reg_n_7_[3] ,\ptr_simd_reg_113_reg_n_7_[2] ,\ptr_simd_reg_113_reg_n_7_[1] ,\ptr_simd_reg_113_reg_n_7_[0] }),
        .ram_reg_3(ap_enable_reg_pp1_iter1_reg_n_7));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_398[0]_i_1 
       (.I0(ptr_simd4_reg_169[0]),
        .I1(inputBuf_0_V_U_n_18),
        .O(ptr_simd4_mid2_fu_305_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_398[1]_i_1 
       (.I0(ptr_simd4_reg_169[1]),
        .I1(inputBuf_0_V_U_n_18),
        .O(ptr_simd4_mid2_fu_305_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_398[2]_i_1 
       (.I0(ptr_simd4_reg_169[2]),
        .I1(inputBuf_0_V_U_n_18),
        .O(ptr_simd4_mid2_fu_305_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_398[3]_i_1 
       (.I0(ptr_simd4_reg_169[3]),
        .I1(inputBuf_0_V_U_n_18),
        .O(ptr_simd4_mid2_fu_305_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_398[4]_i_1 
       (.I0(ptr_simd4_reg_169[4]),
        .I1(inputBuf_0_V_U_n_18),
        .O(ptr_simd4_mid2_fu_305_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_398[5]_i_1 
       (.I0(ptr_simd4_reg_169[5]),
        .I1(inputBuf_0_V_U_n_18),
        .O(ptr_simd4_mid2_fu_305_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_1_reg_398[6]_i_1 
       (.I0(ptr_simd4_reg_169[6]),
        .I1(inputBuf_0_V_U_n_18),
        .O(ptr_simd4_mid2_fu_305_p3[6]));
  FDRE \inputBuf_0_V_addr_1_reg_398_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_mid2_reg_389[0]_i_1_n_7 ),
        .D(ptr_simd4_mid2_fu_305_p3[0]),
        .Q(inputBuf_0_V_addr_1_reg_398[0]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_398_reg[1] 
       (.C(ap_clk),
        .CE(\or_cond_mid2_reg_389[0]_i_1_n_7 ),
        .D(ptr_simd4_mid2_fu_305_p3[1]),
        .Q(inputBuf_0_V_addr_1_reg_398[1]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_398_reg[2] 
       (.C(ap_clk),
        .CE(\or_cond_mid2_reg_389[0]_i_1_n_7 ),
        .D(ptr_simd4_mid2_fu_305_p3[2]),
        .Q(inputBuf_0_V_addr_1_reg_398[2]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_398_reg[3] 
       (.C(ap_clk),
        .CE(\or_cond_mid2_reg_389[0]_i_1_n_7 ),
        .D(ptr_simd4_mid2_fu_305_p3[3]),
        .Q(inputBuf_0_V_addr_1_reg_398[3]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_398_reg[4] 
       (.C(ap_clk),
        .CE(\or_cond_mid2_reg_389[0]_i_1_n_7 ),
        .D(ptr_simd4_mid2_fu_305_p3[4]),
        .Q(inputBuf_0_V_addr_1_reg_398[4]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_398_reg[5] 
       (.C(ap_clk),
        .CE(\or_cond_mid2_reg_389[0]_i_1_n_7 ),
        .D(ptr_simd4_mid2_fu_305_p3[5]),
        .Q(inputBuf_0_V_addr_1_reg_398[5]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_1_reg_398_reg[6] 
       (.C(ap_clk),
        .CE(\or_cond_mid2_reg_389[0]_i_1_n_7 ),
        .D(ptr_simd4_mid2_fu_305_p3[6]),
        .Q(inputBuf_0_V_addr_1_reg_398[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    int_ap_idle_i_15
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(start_once_reg),
        .I2(start_for_Conv1DMac_new406_U0_full_n),
        .I3(Conv1DBuffer_new405_U0_ap_start),
        .O(Conv1DBuffer_new405_U0_ap_idle));
  LUT6 #(
    .INIT(64'h5777A888A8885777)) 
    \mOutPtr[0]_i_1__15 
       (.I0(cnv_40_V_V_empty_n),
        .I1(\ptr_simd_1_reg_370[7]_i_4_n_7 ),
        .I2(inputBuf_0_V_ce1),
        .I3(or_cond_mid2_reg_389),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hBFBBFFFFFFFFFFFF)) 
    \mOutPtr[0]_i_2__9 
       (.I0(exitcond_flatten8_reg_375),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(cnv_40_V_V_empty_n),
        .I3(or_cond_mid2_reg_389),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(cnv_41_V_V_full_n),
        .O(\exitcond_flatten8_reg_375_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \mOutPtr[1]_i_4__2 
       (.I0(\ptr_simd_1_reg_370[7]_i_4_n_7 ),
        .I1(cnv_40_V_V_empty_n),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(inputBuf_0_V_U_n_17),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(or_cond_mid2_reg_389),
        .O(Conv1DBuffer_new405_U0_in_V_V_read));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \nm_reg_158[0]_i_1 
       (.I0(nm_reg_158[0]),
        .I1(inputBuf_0_V_U_n_19),
        .I2(inputBuf_0_V_U_n_20),
        .O(nm_mid2_fu_333_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h00F70808)) 
    \nm_reg_158[1]_i_1 
       (.I0(nm_reg_158[0]),
        .I1(inputBuf_0_V_U_n_20),
        .I2(inputBuf_0_V_U_n_19),
        .I3(\nm_reg_158[4]_i_2_n_7 ),
        .I4(nm_reg_158[1]),
        .O(nm_mid2_fu_333_p3[1]));
  LUT6 #(
    .INIT(64'h00000800F7FF0800)) 
    \nm_reg_158[2]_i_1 
       (.I0(nm_reg_158[0]),
        .I1(inputBuf_0_V_U_n_20),
        .I2(inputBuf_0_V_U_n_19),
        .I3(nm_reg_158[1]),
        .I4(nm_reg_158[2]),
        .I5(\nm_reg_158[4]_i_2_n_7 ),
        .O(nm_mid2_fu_333_p3[2]));
  LUT6 #(
    .INIT(64'h07080F000F000F00)) 
    \nm_reg_158[3]_i_1 
       (.I0(nm_reg_158[0]),
        .I1(inputBuf_0_V_U_n_20),
        .I2(inputBuf_0_V_U_n_19),
        .I3(nm_reg_158[3]),
        .I4(nm_reg_158[1]),
        .I5(nm_reg_158[2]),
        .O(nm_mid2_fu_333_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h26)) 
    \nm_reg_158[4]_i_1 
       (.I0(\nm_reg_158[5]_i_2_n_7 ),
        .I1(nm_reg_158[4]),
        .I2(\nm_reg_158[4]_i_2_n_7 ),
        .O(nm_mid2_fu_333_p3[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \nm_reg_158[4]_i_2 
       (.I0(\nm_reg_158[4]_i_3_n_7 ),
        .I1(indvar_flatten_reg_147_reg[5]),
        .I2(indvar_flatten_reg_147_reg[6]),
        .I3(indvar_flatten_reg_147_reg[4]),
        .I4(indvar_flatten_reg_147_reg[7]),
        .I5(\nm_reg_158[4]_i_4_n_7 ),
        .O(\nm_reg_158[4]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \nm_reg_158[4]_i_3 
       (.I0(indvar_flatten_reg_147_reg[1]),
        .I1(indvar_flatten_reg_147_reg[2]),
        .I2(indvar_flatten_reg_147_reg[12]),
        .I3(indvar_flatten_reg_147_reg[3]),
        .O(\nm_reg_158[4]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \nm_reg_158[4]_i_4 
       (.I0(indvar_flatten_reg_147_reg[13]),
        .I1(indvar_flatten_reg_147_reg[0]),
        .I2(indvar_flatten_reg_147_reg[11]),
        .I3(indvar_flatten_reg_147_reg[10]),
        .I4(indvar_flatten_reg_147_reg[9]),
        .I5(indvar_flatten_reg_147_reg[8]),
        .O(\nm_reg_158[4]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \nm_reg_158[5]_i_1 
       (.I0(nm_reg_158[4]),
        .I1(\nm_reg_158[5]_i_2_n_7 ),
        .I2(nm_reg_158[5]),
        .I3(inputBuf_0_V_U_n_19),
        .O(nm_mid2_fu_333_p3[5]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \nm_reg_158[5]_i_2 
       (.I0(nm_reg_158[0]),
        .I1(inputBuf_0_V_U_n_20),
        .I2(inputBuf_0_V_U_n_19),
        .I3(nm_reg_158[2]),
        .I4(nm_reg_158[1]),
        .I5(nm_reg_158[3]),
        .O(\nm_reg_158[5]_i_2_n_7 ));
  FDRE \nm_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(nm_mid2_fu_333_p3[0]),
        .Q(nm_reg_158[0]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(nm_mid2_fu_333_p3[1]),
        .Q(nm_reg_158[1]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(nm_mid2_fu_333_p3[2]),
        .Q(nm_reg_158[2]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(nm_mid2_fu_333_p3[3]),
        .Q(nm_reg_158[3]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(nm_mid2_fu_333_p3[4]),
        .Q(nm_reg_158[4]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_158_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(nm_mid2_fu_333_p3[5]),
        .Q(nm_reg_158[5]),
        .R(ap_CS_fsm_state4));
  LUT1 #(
    .INIT(2'h1)) 
    \op1_assign_reg_136[0]_i_1 
       (.I0(op1_assign_reg_136_reg__0[0]),
        .O(ofm_iter_fu_227_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \op1_assign_reg_136[1]_i_1 
       (.I0(op1_assign_reg_136_reg__0[0]),
        .I1(op1_assign_reg_136_reg__0[1]),
        .O(ofm_iter_fu_227_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \op1_assign_reg_136[2]_i_1 
       (.I0(op1_assign_reg_136_reg__0[2]),
        .I1(op1_assign_reg_136_reg__0[1]),
        .I2(op1_assign_reg_136_reg__0[0]),
        .O(ofm_iter_fu_227_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \op1_assign_reg_136[3]_i_1 
       (.I0(op1_assign_reg_136_reg__0[3]),
        .I1(op1_assign_reg_136_reg__0[0]),
        .I2(op1_assign_reg_136_reg__0[1]),
        .I3(op1_assign_reg_136_reg__0[2]),
        .O(ofm_iter_fu_227_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \op1_assign_reg_136[4]_i_1 
       (.I0(op1_assign_reg_136_reg__0[4]),
        .I1(op1_assign_reg_136_reg__0[2]),
        .I2(op1_assign_reg_136_reg__0[1]),
        .I3(op1_assign_reg_136_reg__0[0]),
        .I4(op1_assign_reg_136_reg__0[3]),
        .O(ofm_iter_fu_227_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \op1_assign_reg_136[5]_i_1 
       (.I0(op1_assign_reg_136_reg__0[5]),
        .I1(op1_assign_reg_136_reg__0[3]),
        .I2(op1_assign_reg_136_reg__0[0]),
        .I3(op1_assign_reg_136_reg__0[1]),
        .I4(op1_assign_reg_136_reg__0[2]),
        .I5(op1_assign_reg_136_reg__0[4]),
        .O(ofm_iter_fu_227_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \op1_assign_reg_136[6]_i_1 
       (.I0(op1_assign_reg_136_reg__0[6]),
        .I1(\or_cond_mid2_reg_389[0]_i_4_n_7 ),
        .O(ofm_iter_fu_227_p2[6]));
  LUT5 #(
    .INIT(32'h00080000)) 
    \op1_assign_reg_136[7]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(inputBuf_0_V_U_n_17),
        .I3(exitcond_flatten8_fu_215_p2),
        .I4(inputBuf_0_V_U_n_19),
        .O(\op1_assign_reg_136[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \op1_assign_reg_136[7]_i_2 
       (.I0(op1_assign_reg_136_reg__0[7]),
        .I1(\or_cond_mid2_reg_389[0]_i_4_n_7 ),
        .I2(op1_assign_reg_136_reg__0[6]),
        .O(ofm_iter_fu_227_p2[7]));
  FDRE \op1_assign_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(\op1_assign_reg_136[7]_i_1_n_7 ),
        .D(ofm_iter_fu_227_p2[0]),
        .Q(op1_assign_reg_136_reg__0[0]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_136_reg[1] 
       (.C(ap_clk),
        .CE(\op1_assign_reg_136[7]_i_1_n_7 ),
        .D(ofm_iter_fu_227_p2[1]),
        .Q(op1_assign_reg_136_reg__0[1]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_136_reg[2] 
       (.C(ap_clk),
        .CE(\op1_assign_reg_136[7]_i_1_n_7 ),
        .D(ofm_iter_fu_227_p2[2]),
        .Q(op1_assign_reg_136_reg__0[2]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_136_reg[3] 
       (.C(ap_clk),
        .CE(\op1_assign_reg_136[7]_i_1_n_7 ),
        .D(ofm_iter_fu_227_p2[3]),
        .Q(op1_assign_reg_136_reg__0[3]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_136_reg[4] 
       (.C(ap_clk),
        .CE(\op1_assign_reg_136[7]_i_1_n_7 ),
        .D(ofm_iter_fu_227_p2[4]),
        .Q(op1_assign_reg_136_reg__0[4]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_136_reg[5] 
       (.C(ap_clk),
        .CE(\op1_assign_reg_136[7]_i_1_n_7 ),
        .D(ofm_iter_fu_227_p2[5]),
        .Q(op1_assign_reg_136_reg__0[5]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_136_reg[6] 
       (.C(ap_clk),
        .CE(\op1_assign_reg_136[7]_i_1_n_7 ),
        .D(ofm_iter_fu_227_p2[6]),
        .Q(op1_assign_reg_136_reg__0[6]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_136_reg[7] 
       (.C(ap_clk),
        .CE(\op1_assign_reg_136[7]_i_1_n_7 ),
        .D(ofm_iter_fu_227_p2[7]),
        .Q(op1_assign_reg_136_reg__0[7]),
        .R(ap_CS_fsm_state4));
  LUT3 #(
    .INIT(8'h40)) 
    \or_cond_mid2_reg_389[0]_i_1 
       (.I0(inputBuf_0_V_U_n_17),
        .I1(\or_cond_mid2_reg_389[0]_i_3_n_7 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\or_cond_mid2_reg_389[0]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_mid2_reg_389[0]_i_10 
       (.I0(indvar_flatten8_reg_125_reg[5]),
        .I1(indvar_flatten8_reg_125_reg[4]),
        .I2(indvar_flatten8_reg_125_reg[7]),
        .I3(indvar_flatten8_reg_125_reg[6]),
        .O(\or_cond_mid2_reg_389[0]_i_10_n_7 ));
  LUT4 #(
    .INIT(16'h0007)) 
    \or_cond_mid2_reg_389[0]_i_2 
       (.I0(op1_assign_reg_136_reg__0[6]),
        .I1(\or_cond_mid2_reg_389[0]_i_4_n_7 ),
        .I2(op1_assign_reg_136_reg__0[7]),
        .I3(\or_cond_mid2_reg_389[0]_i_5_n_7 ),
        .O(or_cond_mid2_fu_325_p3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_mid2_reg_389[0]_i_3 
       (.I0(\or_cond_mid2_reg_389[0]_i_6_n_7 ),
        .I1(\or_cond_mid2_reg_389[0]_i_7_n_7 ),
        .I2(indvar_flatten8_reg_125_reg[0]),
        .I3(indvar_flatten8_reg_125_reg[18]),
        .I4(indvar_flatten8_reg_125_reg[16]),
        .I5(indvar_flatten8_reg_125_reg[17]),
        .O(\or_cond_mid2_reg_389[0]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \or_cond_mid2_reg_389[0]_i_4 
       (.I0(op1_assign_reg_136_reg__0[5]),
        .I1(op1_assign_reg_136_reg__0[3]),
        .I2(op1_assign_reg_136_reg__0[0]),
        .I3(op1_assign_reg_136_reg__0[1]),
        .I4(op1_assign_reg_136_reg__0[2]),
        .I5(op1_assign_reg_136_reg__0[4]),
        .O(\or_cond_mid2_reg_389[0]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBBFFFFF)) 
    \or_cond_mid2_reg_389[0]_i_5 
       (.I0(nm_reg_158[5]),
        .I1(nm_reg_158[4]),
        .I2(inputBuf_0_V_U_n_20),
        .I3(nm_reg_158[0]),
        .I4(\or_cond_mid2_reg_389[0]_i_8_n_7 ),
        .I5(inputBuf_0_V_U_n_19),
        .O(\or_cond_mid2_reg_389[0]_i_5_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_mid2_reg_389[0]_i_6 
       (.I0(indvar_flatten8_reg_125_reg[10]),
        .I1(indvar_flatten8_reg_125_reg[11]),
        .I2(indvar_flatten8_reg_125_reg[8]),
        .I3(indvar_flatten8_reg_125_reg[9]),
        .I4(\or_cond_mid2_reg_389[0]_i_9_n_7 ),
        .O(\or_cond_mid2_reg_389[0]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \or_cond_mid2_reg_389[0]_i_7 
       (.I0(indvar_flatten8_reg_125_reg[3]),
        .I1(indvar_flatten8_reg_125_reg[19]),
        .I2(indvar_flatten8_reg_125_reg[1]),
        .I3(indvar_flatten8_reg_125_reg[2]),
        .I4(\or_cond_mid2_reg_389[0]_i_10_n_7 ),
        .O(\or_cond_mid2_reg_389[0]_i_7_n_7 ));
  LUT3 #(
    .INIT(8'h80)) 
    \or_cond_mid2_reg_389[0]_i_8 
       (.I0(nm_reg_158[3]),
        .I1(nm_reg_158[1]),
        .I2(nm_reg_158[2]),
        .O(\or_cond_mid2_reg_389[0]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_mid2_reg_389[0]_i_9 
       (.I0(indvar_flatten8_reg_125_reg[13]),
        .I1(indvar_flatten8_reg_125_reg[12]),
        .I2(indvar_flatten8_reg_125_reg[15]),
        .I3(indvar_flatten8_reg_125_reg[14]),
        .O(\or_cond_mid2_reg_389[0]_i_9_n_7 ));
  FDRE \or_cond_mid2_reg_389_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_mid2_reg_389[0]_i_1_n_7 ),
        .D(or_cond_mid2_fu_325_p3),
        .Q(or_cond_mid2_reg_389),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ptr_simd4_reg_169[0]_i_1 
       (.I0(inputBuf_0_V_U_n_18),
        .I1(ptr_simd4_reg_169[0]),
        .O(ptr_simd_2_fu_346_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \ptr_simd4_reg_169[1]_i_1 
       (.I0(ptr_simd4_reg_169[1]),
        .I1(inputBuf_0_V_U_n_18),
        .I2(ptr_simd4_reg_169[0]),
        .O(\ptr_simd4_reg_169[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \ptr_simd4_reg_169[2]_i_1 
       (.I0(ptr_simd4_reg_169[2]),
        .I1(ptr_simd4_reg_169[0]),
        .I2(inputBuf_0_V_U_n_18),
        .I3(ptr_simd4_reg_169[1]),
        .O(ptr_simd_2_fu_346_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \ptr_simd4_reg_169[3]_i_1 
       (.I0(ptr_simd4_reg_169[3]),
        .I1(ptr_simd4_reg_169[2]),
        .I2(ptr_simd4_reg_169[1]),
        .I3(inputBuf_0_V_U_n_18),
        .I4(ptr_simd4_reg_169[0]),
        .O(ptr_simd_2_fu_346_p2[3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \ptr_simd4_reg_169[4]_i_1 
       (.I0(ptr_simd4_reg_169[4]),
        .I1(ptr_simd4_reg_169[0]),
        .I2(inputBuf_0_V_U_n_18),
        .I3(ptr_simd4_reg_169[1]),
        .I4(ptr_simd4_reg_169[2]),
        .I5(ptr_simd4_reg_169[3]),
        .O(ptr_simd_2_fu_346_p2[4]));
  LUT3 #(
    .INIT(8'h2D)) 
    \ptr_simd4_reg_169[5]_i_1 
       (.I0(ptr_simd4_reg_169[5]),
        .I1(inputBuf_0_V_U_n_18),
        .I2(\ptr_simd4_reg_169[7]_i_3_n_7 ),
        .O(ptr_simd_2_fu_346_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h090A)) 
    \ptr_simd4_reg_169[6]_i_1 
       (.I0(ptr_simd4_reg_169[6]),
        .I1(\ptr_simd4_reg_169[7]_i_3_n_7 ),
        .I2(inputBuf_0_V_U_n_18),
        .I3(ptr_simd4_reg_169[5]),
        .O(ptr_simd_2_fu_346_p2[6]));
  LUT4 #(
    .INIT(16'h0008)) 
    \ptr_simd4_reg_169[7]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(inputBuf_0_V_U_n_17),
        .I3(exitcond_flatten8_fu_215_p2),
        .O(indvar_flatten8_reg_1250));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \ptr_simd4_reg_169[7]_i_2 
       (.I0(ptr_simd4_reg_169[7]),
        .I1(ptr_simd4_reg_169[5]),
        .I2(inputBuf_0_V_U_n_18),
        .I3(\ptr_simd4_reg_169[7]_i_3_n_7 ),
        .I4(ptr_simd4_reg_169[6]),
        .O(ptr_simd_2_fu_346_p2[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \ptr_simd4_reg_169[7]_i_3 
       (.I0(ptr_simd4_reg_169[4]),
        .I1(ptr_simd4_reg_169[0]),
        .I2(inputBuf_0_V_U_n_18),
        .I3(ptr_simd4_reg_169[1]),
        .I4(ptr_simd4_reg_169[2]),
        .I5(ptr_simd4_reg_169[3]),
        .O(\ptr_simd4_reg_169[7]_i_3_n_7 ));
  FDRE \ptr_simd4_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(ptr_simd_2_fu_346_p2[0]),
        .Q(ptr_simd4_reg_169[0]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(\ptr_simd4_reg_169[1]_i_1_n_7 ),
        .Q(ptr_simd4_reg_169[1]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(ptr_simd_2_fu_346_p2[2]),
        .Q(ptr_simd4_reg_169[2]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(ptr_simd_2_fu_346_p2[3]),
        .Q(ptr_simd4_reg_169[3]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_169_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(ptr_simd_2_fu_346_p2[4]),
        .Q(ptr_simd4_reg_169[4]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_169_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(ptr_simd_2_fu_346_p2[5]),
        .Q(ptr_simd4_reg_169[5]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_169_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(ptr_simd_2_fu_346_p2[6]),
        .Q(ptr_simd4_reg_169[6]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_169_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten8_reg_1250),
        .D(ptr_simd_2_fu_346_p2[7]),
        .Q(ptr_simd4_reg_169[7]),
        .R(ap_CS_fsm_state4));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \ptr_simd_1_reg_370[0]_i_1 
       (.I0(ptr_simd_1_reg_370_reg__0[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_366_reg_n_7_[0] ),
        .I4(\ptr_simd_reg_113_reg_n_7_[0] ),
        .O(ptr_simd_1_fu_186_p2[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \ptr_simd_1_reg_370[1]_i_1 
       (.I0(\ptr_simd_reg_113_reg_n_7_[0] ),
        .I1(ptr_simd_1_reg_370_reg__0[0]),
        .I2(\ptr_simd_reg_113_reg_n_7_[1] ),
        .I3(\ptr_simd_1_reg_370[7]_i_4_n_7 ),
        .I4(ptr_simd_1_reg_370_reg__0[1]),
        .O(ptr_simd_1_fu_186_p2[1]));
  LUT6 #(
    .INIT(64'hB847B874B88BB8B8)) 
    \ptr_simd_1_reg_370[2]_i_1 
       (.I0(ptr_simd_1_reg_370_reg__0[2]),
        .I1(\ptr_simd_1_reg_370[7]_i_4_n_7 ),
        .I2(\ptr_simd_reg_113_reg_n_7_[2] ),
        .I3(ptr_simd_1_fu_186_p2[0]),
        .I4(\ptr_simd_reg_113_reg_n_7_[1] ),
        .I5(ptr_simd_1_reg_370_reg__0[1]),
        .O(ptr_simd_1_fu_186_p2[2]));
  LUT5 #(
    .INIT(32'hBA8A4575)) 
    \ptr_simd_1_reg_370[3]_i_1 
       (.I0(\ptr_simd_reg_113_reg_n_7_[3] ),
        .I1(\tmp_reg_366_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(ptr_simd_1_reg_370_reg__0[3]),
        .I4(\ptr_simd_1_reg_370[4]_i_2_n_7 ),
        .O(ptr_simd_1_fu_186_p2[3]));
  LUT6 #(
    .INIT(64'hFF1D33D1CC2E00E2)) 
    \ptr_simd_1_reg_370[4]_i_1 
       (.I0(\ptr_simd_reg_113_reg_n_7_[3] ),
        .I1(\ptr_simd_1_reg_370[7]_i_4_n_7 ),
        .I2(ptr_simd_1_reg_370_reg__0[3]),
        .I3(\ptr_simd_1_reg_370[4]_i_2_n_7 ),
        .I4(ptr_simd_1_reg_370_reg__0[4]),
        .I5(\ptr_simd_reg_113_reg_n_7_[4] ),
        .O(ptr_simd_1_fu_186_p2[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \ptr_simd_1_reg_370[4]_i_2 
       (.I0(ptr_simd_1_reg_370_reg__0[1]),
        .I1(\ptr_simd_reg_113_reg_n_7_[1] ),
        .I2(ptr_simd_1_fu_186_p2[0]),
        .I3(\ptr_simd_reg_113_reg_n_7_[2] ),
        .I4(\ptr_simd_1_reg_370[7]_i_4_n_7 ),
        .I5(ptr_simd_1_reg_370_reg__0[2]),
        .O(\ptr_simd_1_reg_370[4]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \ptr_simd_1_reg_370[5]_i_1 
       (.I0(\ptr_simd_reg_113_reg_n_7_[5] ),
        .I1(\tmp_reg_366_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(ptr_simd_1_reg_370_reg__0[5]),
        .I4(\ptr_simd_1_reg_370[6]_i_2_n_7 ),
        .O(ptr_simd_1_fu_186_p2[5]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \ptr_simd_1_reg_370[6]_i_1 
       (.I0(\ptr_simd_reg_113_reg_n_7_[6] ),
        .I1(ptr_simd_1_reg_370_reg__0[6]),
        .I2(\ptr_simd_1_reg_370[6]_i_2_n_7 ),
        .I3(ptr_simd_1_reg_370_reg__0[5]),
        .I4(\ptr_simd_1_reg_370[7]_i_4_n_7 ),
        .I5(\ptr_simd_reg_113_reg_n_7_[5] ),
        .O(ptr_simd_1_fu_186_p2[6]));
  LUT6 #(
    .INIT(64'h0C000A0A0C000000)) 
    \ptr_simd_1_reg_370[6]_i_2 
       (.I0(\ptr_simd_reg_113_reg_n_7_[4] ),
        .I1(ptr_simd_1_reg_370_reg__0[4]),
        .I2(\ptr_simd_1_reg_370[4]_i_2_n_7 ),
        .I3(ptr_simd_1_reg_370_reg__0[3]),
        .I4(\ptr_simd_1_reg_370[7]_i_4_n_7 ),
        .I5(\ptr_simd_reg_113_reg_n_7_[3] ),
        .O(\ptr_simd_1_reg_370[6]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hFB000000)) 
    \ptr_simd_1_reg_370[7]_i_1 
       (.I0(cnv_40_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_366_reg_n_7_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\ptr_simd_1_reg_370[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \ptr_simd_1_reg_370[7]_i_2 
       (.I0(\ptr_simd_reg_113_reg_n_7_[7] ),
        .I1(ptr_simd_1_reg_370_reg__0[7]),
        .I2(\ptr_simd_1_reg_370[7]_i_3_n_7 ),
        .I3(ptr_simd_1_reg_370_reg__0[6]),
        .I4(\ptr_simd_1_reg_370[7]_i_4_n_7 ),
        .I5(\ptr_simd_reg_113_reg_n_7_[6] ),
        .O(ptr_simd_1_fu_186_p2[7]));
  LUT6 #(
    .INIT(64'hBAAA8AAA00000000)) 
    \ptr_simd_1_reg_370[7]_i_3 
       (.I0(\ptr_simd_reg_113_reg_n_7_[5] ),
        .I1(\tmp_reg_366_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ptr_simd_1_reg_370_reg__0[5]),
        .I5(\ptr_simd_1_reg_370[6]_i_2_n_7 ),
        .O(\ptr_simd_1_reg_370[7]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ptr_simd_1_reg_370[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_366_reg_n_7_[0] ),
        .O(\ptr_simd_1_reg_370[7]_i_4_n_7 ));
  FDRE \ptr_simd_1_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(\ptr_simd_1_reg_370[7]_i_1_n_7 ),
        .D(ptr_simd_1_fu_186_p2[0]),
        .Q(ptr_simd_1_reg_370_reg__0[0]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_370_reg[1] 
       (.C(ap_clk),
        .CE(\ptr_simd_1_reg_370[7]_i_1_n_7 ),
        .D(ptr_simd_1_fu_186_p2[1]),
        .Q(ptr_simd_1_reg_370_reg__0[1]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_370_reg[2] 
       (.C(ap_clk),
        .CE(\ptr_simd_1_reg_370[7]_i_1_n_7 ),
        .D(ptr_simd_1_fu_186_p2[2]),
        .Q(ptr_simd_1_reg_370_reg__0[2]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_370_reg[3] 
       (.C(ap_clk),
        .CE(\ptr_simd_1_reg_370[7]_i_1_n_7 ),
        .D(ptr_simd_1_fu_186_p2[3]),
        .Q(ptr_simd_1_reg_370_reg__0[3]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_370_reg[4] 
       (.C(ap_clk),
        .CE(\ptr_simd_1_reg_370[7]_i_1_n_7 ),
        .D(ptr_simd_1_fu_186_p2[4]),
        .Q(ptr_simd_1_reg_370_reg__0[4]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_370_reg[5] 
       (.C(ap_clk),
        .CE(\ptr_simd_1_reg_370[7]_i_1_n_7 ),
        .D(ptr_simd_1_fu_186_p2[5]),
        .Q(ptr_simd_1_reg_370_reg__0[5]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_370_reg[6] 
       (.C(ap_clk),
        .CE(\ptr_simd_1_reg_370[7]_i_1_n_7 ),
        .D(ptr_simd_1_fu_186_p2[6]),
        .Q(ptr_simd_1_reg_370_reg__0[6]),
        .R(1'b0));
  FDRE \ptr_simd_1_reg_370_reg[7] 
       (.C(ap_clk),
        .CE(\ptr_simd_1_reg_370[7]_i_1_n_7 ),
        .D(ptr_simd_1_fu_186_p2[7]),
        .Q(ptr_simd_1_reg_370_reg__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA800)) 
    \ptr_simd_reg_113[7]_i_1 
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(start_once_reg),
        .I2(start_for_Conv1DMac_new406_U0_full_n),
        .I3(Conv1DBuffer_new405_U0_ap_start),
        .O(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_113_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_370_reg__0[0]),
        .Q(\ptr_simd_reg_113_reg_n_7_[0] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_113_reg[1] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_370_reg__0[1]),
        .Q(\ptr_simd_reg_113_reg_n_7_[1] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_113_reg[2] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_370_reg__0[2]),
        .Q(\ptr_simd_reg_113_reg_n_7_[2] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_113_reg[3] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_370_reg__0[3]),
        .Q(\ptr_simd_reg_113_reg_n_7_[3] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_113_reg[4] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_370_reg__0[4]),
        .Q(\ptr_simd_reg_113_reg_n_7_[4] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_113_reg[5] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_370_reg__0[5]),
        .Q(\ptr_simd_reg_113_reg_n_7_[5] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_113_reg[6] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_370_reg__0[6]),
        .Q(\ptr_simd_reg_113_reg_n_7_[6] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_113_reg[7] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_1_reg_370_reg__0[7]),
        .Q(\ptr_simd_reg_113_reg_n_7_[7] ),
        .R(ap_NS_fsm18_out));
  LUT6 #(
    .INIT(64'h0000000088080000)) 
    ram_reg_i_3__10
       (.I0(cnv_41_V_V_full_n),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(or_cond_mid2_reg_389),
        .I3(cnv_40_V_V_empty_n),
        .I4(ap_enable_reg_pp1_iter1_reg_n_7),
        .I5(exitcond_flatten8_reg_375),
        .O(E));
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__14
       (.I0(ap_ready),
        .I1(start_once_reg),
        .I2(start_for_Conv1DMac_new406_U0_full_n),
        .I3(Conv1DBuffer_new405_U0_ap_start),
        .O(start_once_reg_i_1__14_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__14_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hB8B8B0B8)) 
    \tmp_reg_366[0]_i_1 
       (.I0(tmp_fu_180_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\tmp_reg_366_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(cnv_40_V_V_empty_n),
        .O(\tmp_reg_366[0]_i_1_n_7 ));
  FDRE \tmp_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_366[0]_i_1_n_7 ),
        .Q(\tmp_reg_366_reg_n_7_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new_1
   (internal_empty_n_reg,
    mOutPtr110_out,
    E,
    \exitcond_flatten_reg_375_reg[0]_0 ,
    internal_empty_n_reg_0,
    out_V_V_din,
    ap_ready,
    start_once_reg,
    Conv1DBuffer_new_1_U0_ap_idle,
    cnv_44_V_V_empty_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    StreamingDataWidthCo_3_U0_out_V_V_write,
    cnv_44_V_V_full_n,
    cnv_45_V_V_full_n,
    ap_clk,
    in_V_V_dout,
    ap_rst_n_inv,
    ap_rst_n,
    Conv1DBuffer_new_1_U0_ap_start,
    start_for_Conv1DMac_new_1_U0_full_n);
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output \exitcond_flatten_reg_375_reg[0]_0 ;
  output internal_empty_n_reg_0;
  output [7:0]out_V_V_din;
  output ap_ready;
  output start_once_reg;
  output Conv1DBuffer_new_1_U0_ap_idle;
  input cnv_44_V_V_empty_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input StreamingDataWidthCo_3_U0_out_V_V_write;
  input cnv_44_V_V_full_n;
  input cnv_45_V_V_full_n;
  input ap_clk;
  input [7:0]in_V_V_dout;
  input ap_rst_n_inv;
  input ap_rst_n;
  input Conv1DBuffer_new_1_U0_ap_start;
  input start_for_Conv1DMac_new_1_U0_full_n;

  wire Conv1DBuffer_new_1_U0_ap_idle;
  wire Conv1DBuffer_new_1_U0_ap_start;
  wire [0:0]E;
  wire StreamingDataWidthCo_3_U0_out_V_V_write;
  wire \ap_CS_fsm[1]_i_2__18_n_7 ;
  wire \ap_CS_fsm[2]_i_3__12_n_7 ;
  wire \ap_CS_fsm[2]_i_4__9_n_7 ;
  wire \ap_CS_fsm[2]_i_5__8_n_7 ;
  wire \ap_CS_fsm[2]_i_6__7_n_7 ;
  wire \ap_CS_fsm[2]_i_7__3_n_7 ;
  wire \ap_CS_fsm[2]_i_8__0_n_7 ;
  wire \ap_CS_fsm[2]_i_9__0_n_7 ;
  wire \ap_CS_fsm[3]_i_2__3_n_7 ;
  wire \ap_CS_fsm[4]_i_3__4_n_7 ;
  wire \ap_CS_fsm[4]_i_4__3_n_7 ;
  wire \ap_CS_fsm[4]_i_5__3_n_7 ;
  wire \ap_CS_fsm[4]_i_6__3_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg_n_7_[0] ;
  wire ap_CS_fsm_state4;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__10_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__18_n_7;
  wire ap_enable_reg_pp0_iter1_i_2__13_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__2_n_7;
  wire ap_enable_reg_pp1_iter1_i_1__5_n_7;
  wire ap_enable_reg_pp1_iter1_reg_n_7;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_44_V_V_empty_n;
  wire cnv_44_V_V_full_n;
  wire cnv_45_V_V_full_n;
  wire exitcond_flatten_fu_215_p2;
  wire exitcond_flatten_reg_375;
  wire \exitcond_flatten_reg_375[0]_i_1_n_7 ;
  wire \exitcond_flatten_reg_375_reg[0]_0 ;
  wire [7:0]in_V_V_dout;
  wire indvar_flatten2_reg_1250;
  wire \indvar_flatten2_reg_125[0]_i_2_n_7 ;
  wire [19:0]indvar_flatten2_reg_125_reg;
  wire \indvar_flatten2_reg_125_reg[0]_i_1_n_10 ;
  wire \indvar_flatten2_reg_125_reg[0]_i_1_n_11 ;
  wire \indvar_flatten2_reg_125_reg[0]_i_1_n_12 ;
  wire \indvar_flatten2_reg_125_reg[0]_i_1_n_13 ;
  wire \indvar_flatten2_reg_125_reg[0]_i_1_n_14 ;
  wire \indvar_flatten2_reg_125_reg[0]_i_1_n_7 ;
  wire \indvar_flatten2_reg_125_reg[0]_i_1_n_8 ;
  wire \indvar_flatten2_reg_125_reg[0]_i_1_n_9 ;
  wire \indvar_flatten2_reg_125_reg[12]_i_1_n_10 ;
  wire \indvar_flatten2_reg_125_reg[12]_i_1_n_11 ;
  wire \indvar_flatten2_reg_125_reg[12]_i_1_n_12 ;
  wire \indvar_flatten2_reg_125_reg[12]_i_1_n_13 ;
  wire \indvar_flatten2_reg_125_reg[12]_i_1_n_14 ;
  wire \indvar_flatten2_reg_125_reg[12]_i_1_n_7 ;
  wire \indvar_flatten2_reg_125_reg[12]_i_1_n_8 ;
  wire \indvar_flatten2_reg_125_reg[12]_i_1_n_9 ;
  wire \indvar_flatten2_reg_125_reg[16]_i_1_n_10 ;
  wire \indvar_flatten2_reg_125_reg[16]_i_1_n_11 ;
  wire \indvar_flatten2_reg_125_reg[16]_i_1_n_12 ;
  wire \indvar_flatten2_reg_125_reg[16]_i_1_n_13 ;
  wire \indvar_flatten2_reg_125_reg[16]_i_1_n_14 ;
  wire \indvar_flatten2_reg_125_reg[16]_i_1_n_8 ;
  wire \indvar_flatten2_reg_125_reg[16]_i_1_n_9 ;
  wire \indvar_flatten2_reg_125_reg[4]_i_1_n_10 ;
  wire \indvar_flatten2_reg_125_reg[4]_i_1_n_11 ;
  wire \indvar_flatten2_reg_125_reg[4]_i_1_n_12 ;
  wire \indvar_flatten2_reg_125_reg[4]_i_1_n_13 ;
  wire \indvar_flatten2_reg_125_reg[4]_i_1_n_14 ;
  wire \indvar_flatten2_reg_125_reg[4]_i_1_n_7 ;
  wire \indvar_flatten2_reg_125_reg[4]_i_1_n_8 ;
  wire \indvar_flatten2_reg_125_reg[4]_i_1_n_9 ;
  wire \indvar_flatten2_reg_125_reg[8]_i_1_n_10 ;
  wire \indvar_flatten2_reg_125_reg[8]_i_1_n_11 ;
  wire \indvar_flatten2_reg_125_reg[8]_i_1_n_12 ;
  wire \indvar_flatten2_reg_125_reg[8]_i_1_n_13 ;
  wire \indvar_flatten2_reg_125_reg[8]_i_1_n_14 ;
  wire \indvar_flatten2_reg_125_reg[8]_i_1_n_7 ;
  wire \indvar_flatten2_reg_125_reg[8]_i_1_n_8 ;
  wire \indvar_flatten2_reg_125_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_147[0]_i_3__0_n_7 ;
  wire \indvar_flatten_reg_147[12]_i_2__0_n_7 ;
  wire [13:0]indvar_flatten_reg_147_reg;
  wire \indvar_flatten_reg_147_reg[0]_i_1__0_n_10 ;
  wire \indvar_flatten_reg_147_reg[0]_i_1__0_n_11 ;
  wire \indvar_flatten_reg_147_reg[0]_i_1__0_n_12 ;
  wire \indvar_flatten_reg_147_reg[0]_i_1__0_n_13 ;
  wire \indvar_flatten_reg_147_reg[0]_i_1__0_n_14 ;
  wire \indvar_flatten_reg_147_reg[0]_i_1__0_n_7 ;
  wire \indvar_flatten_reg_147_reg[0]_i_1__0_n_8 ;
  wire \indvar_flatten_reg_147_reg[0]_i_1__0_n_9 ;
  wire \indvar_flatten_reg_147_reg[12]_i_1__0_n_10 ;
  wire \indvar_flatten_reg_147_reg[12]_i_1__0_n_13 ;
  wire \indvar_flatten_reg_147_reg[12]_i_1__0_n_14 ;
  wire \indvar_flatten_reg_147_reg[4]_i_1__0_n_10 ;
  wire \indvar_flatten_reg_147_reg[4]_i_1__0_n_11 ;
  wire \indvar_flatten_reg_147_reg[4]_i_1__0_n_12 ;
  wire \indvar_flatten_reg_147_reg[4]_i_1__0_n_13 ;
  wire \indvar_flatten_reg_147_reg[4]_i_1__0_n_14 ;
  wire \indvar_flatten_reg_147_reg[4]_i_1__0_n_7 ;
  wire \indvar_flatten_reg_147_reg[4]_i_1__0_n_8 ;
  wire \indvar_flatten_reg_147_reg[4]_i_1__0_n_9 ;
  wire \indvar_flatten_reg_147_reg[8]_i_1__0_n_10 ;
  wire \indvar_flatten_reg_147_reg[8]_i_1__0_n_11 ;
  wire \indvar_flatten_reg_147_reg[8]_i_1__0_n_12 ;
  wire \indvar_flatten_reg_147_reg[8]_i_1__0_n_13 ;
  wire \indvar_flatten_reg_147_reg[8]_i_1__0_n_14 ;
  wire \indvar_flatten_reg_147_reg[8]_i_1__0_n_7 ;
  wire \indvar_flatten_reg_147_reg[8]_i_1__0_n_8 ;
  wire \indvar_flatten_reg_147_reg[8]_i_1__0_n_9 ;
  wire inputBuf_0_V_U_n_16;
  wire inputBuf_0_V_U_n_17;
  wire inputBuf_0_V_U_n_18;
  wire inputBuf_0_V_U_n_19;
  wire [6:0]inputBuf_0_V_addr_3_reg_398;
  wire inputBuf_0_V_ce1;
  wire inputBuf_0_V_we0;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [5:0]nm_mid2_fu_333_p3;
  wire [5:0]nm_reg_158;
  wire \nm_reg_158[4]_i_2__0_n_7 ;
  wire \nm_reg_158[4]_i_3__0_n_7 ;
  wire \nm_reg_158[4]_i_4__0_n_7 ;
  wire \nm_reg_158[5]_i_2__0_n_7 ;
  wire not_exitcond_flatten_fu_261_p2;
  wire [7:0]ofm_iter_fu_227_p2;
  wire \op1_assign_reg_136[7]_i_1__0_n_7 ;
  wire [7:0]op1_assign_reg_136_reg;
  wire or_cond_mid2_fu_325_p3;
  wire or_cond_mid2_reg_389;
  wire \or_cond_mid2_reg_389[0]_i_10__0_n_7 ;
  wire \or_cond_mid2_reg_389[0]_i_1__0_n_7 ;
  wire \or_cond_mid2_reg_389[0]_i_3__0_n_7 ;
  wire \or_cond_mid2_reg_389[0]_i_4__0_n_7 ;
  wire \or_cond_mid2_reg_389[0]_i_5__0_n_7 ;
  wire \or_cond_mid2_reg_389[0]_i_6__0_n_7 ;
  wire \or_cond_mid2_reg_389[0]_i_7__0_n_7 ;
  wire \or_cond_mid2_reg_389[0]_i_8__0_n_7 ;
  wire \or_cond_mid2_reg_389[0]_i_9__0_n_7 ;
  wire [7:0]out_V_V_din;
  wire [6:0]ptr_simd4_mid2_fu_305_p3;
  wire [7:0]ptr_simd4_reg_169;
  wire \ptr_simd4_reg_169[1]_i_1__0_n_7 ;
  wire \ptr_simd4_reg_169[7]_i_3__0_n_7 ;
  wire [7:0]ptr_simd_3_fu_186_p2;
  wire \ptr_simd_3_reg_370[4]_i_2_n_7 ;
  wire \ptr_simd_3_reg_370[6]_i_2_n_7 ;
  wire \ptr_simd_3_reg_370[7]_i_1_n_7 ;
  wire \ptr_simd_3_reg_370[7]_i_3_n_7 ;
  wire \ptr_simd_3_reg_370[7]_i_4_n_7 ;
  wire [7:0]ptr_simd_3_reg_370_reg__0;
  wire [7:0]ptr_simd_4_fu_346_p2;
  wire \ptr_simd_reg_113_reg_n_7_[0] ;
  wire \ptr_simd_reg_113_reg_n_7_[1] ;
  wire \ptr_simd_reg_113_reg_n_7_[2] ;
  wire \ptr_simd_reg_113_reg_n_7_[3] ;
  wire \ptr_simd_reg_113_reg_n_7_[4] ;
  wire \ptr_simd_reg_113_reg_n_7_[5] ;
  wire \ptr_simd_reg_113_reg_n_7_[6] ;
  wire \ptr_simd_reg_113_reg_n_7_[7] ;
  wire start_for_Conv1DMac_new_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__18_n_7;
  wire tmp_fu_180_p2;
  wire \tmp_reg_366[0]_i_1__0_n_7 ;
  wire \tmp_reg_366_reg_n_7_[0] ;
  wire [3:3]\NLW_indvar_flatten2_reg_125_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_reg_147_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_reg_147_reg[12]_i_1__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hBBBFAAAA)) 
    \ap_CS_fsm[0]_i_1__21 
       (.I0(ap_ready),
        .I1(Conv1DBuffer_new_1_U0_ap_start),
        .I2(start_for_Conv1DMac_new_1_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_7_[0] ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[1]_i_1__21 
       (.I0(ap_NS_fsm18_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[1]_i_2__18_n_7 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h04FF)) 
    \ap_CS_fsm[1]_i_2__18 
       (.I0(\tmp_reg_366_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(cnv_44_V_V_empty_n),
        .I3(tmp_fu_180_p2),
        .O(\ap_CS_fsm[1]_i_2__18_n_7 ));
  LUT6 #(
    .INIT(64'h8080808080008080)) 
    \ap_CS_fsm[2]_i_1__14 
       (.I0(tmp_fu_180_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\tmp_reg_366_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_7),
        .I5(cnv_44_V_V_empty_n),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h02000000)) 
    \ap_CS_fsm[2]_i_2__15 
       (.I0(\ap_CS_fsm[2]_i_3__12_n_7 ),
        .I1(\ap_CS_fsm[2]_i_4__9_n_7 ),
        .I2(\ap_CS_fsm[2]_i_5__8_n_7 ),
        .I3(ptr_simd_3_fu_186_p2[0]),
        .I4(\ap_CS_fsm[2]_i_6__7_n_7 ),
        .O(tmp_fu_180_p2));
  LUT6 #(
    .INIT(64'h0400040404000000)) 
    \ap_CS_fsm[2]_i_3__12 
       (.I0(\ap_CS_fsm[2]_i_7__3_n_7 ),
        .I1(\ap_CS_fsm[2]_i_8__0_n_7 ),
        .I2(\ap_CS_fsm[2]_i_9__0_n_7 ),
        .I3(ptr_simd_3_reg_370_reg__0[7]),
        .I4(\ptr_simd_3_reg_370[7]_i_4_n_7 ),
        .I5(\ptr_simd_reg_113_reg_n_7_[7] ),
        .O(\ap_CS_fsm[2]_i_3__12_n_7 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[2]_i_4__9 
       (.I0(ptr_simd_3_reg_370_reg__0[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_366_reg_n_7_[0] ),
        .I4(\ptr_simd_reg_113_reg_n_7_[5] ),
        .O(\ap_CS_fsm[2]_i_4__9_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[2]_i_5__8 
       (.I0(ptr_simd_3_reg_370_reg__0[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_366_reg_n_7_[0] ),
        .I4(\ptr_simd_reg_113_reg_n_7_[6] ),
        .O(\ap_CS_fsm[2]_i_5__8_n_7 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \ap_CS_fsm[2]_i_6__7 
       (.I0(ptr_simd_3_reg_370_reg__0[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_366_reg_n_7_[0] ),
        .I4(\ptr_simd_reg_113_reg_n_7_[1] ),
        .O(\ap_CS_fsm[2]_i_6__7_n_7 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[2]_i_7__3 
       (.I0(ptr_simd_3_reg_370_reg__0[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_366_reg_n_7_[0] ),
        .I4(\ptr_simd_reg_113_reg_n_7_[2] ),
        .O(\ap_CS_fsm[2]_i_7__3_n_7 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \ap_CS_fsm[2]_i_8__0 
       (.I0(ptr_simd_3_reg_370_reg__0[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_366_reg_n_7_[0] ),
        .I4(\ptr_simd_reg_113_reg_n_7_[3] ),
        .O(\ap_CS_fsm[2]_i_8__0_n_7 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[2]_i_9__0 
       (.I0(ptr_simd_3_reg_370_reg__0[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_366_reg_n_7_[0] ),
        .I4(\ptr_simd_reg_113_reg_n_7_[4] ),
        .O(\ap_CS_fsm[2]_i_9__0_n_7 ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(\ap_CS_fsm[3]_i_2__3_n_7 ),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF222F0000)) 
    \ap_CS_fsm[3]_i_2__3 
       (.I0(or_cond_mid2_reg_389),
        .I1(cnv_44_V_V_empty_n),
        .I2(cnv_45_V_V_full_n),
        .I3(exitcond_flatten_reg_375),
        .I4(ap_enable_reg_pp1_iter1_reg_n_7),
        .I5(\or_cond_mid2_reg_389[0]_i_3__0_n_7 ),
        .O(\ap_CS_fsm[3]_i_2__3_n_7 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(inputBuf_0_V_U_n_16),
        .I3(exitcond_flatten_fu_215_p2),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[4]_i_2__4 
       (.I0(\ap_CS_fsm[4]_i_3__4_n_7 ),
        .I1(indvar_flatten2_reg_125_reg[8]),
        .I2(indvar_flatten2_reg_125_reg[6]),
        .I3(indvar_flatten2_reg_125_reg[14]),
        .I4(indvar_flatten2_reg_125_reg[1]),
        .I5(\ap_CS_fsm[4]_i_4__3_n_7 ),
        .O(exitcond_flatten_fu_215_p2));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \ap_CS_fsm[4]_i_3__4 
       (.I0(indvar_flatten2_reg_125_reg[19]),
        .I1(indvar_flatten2_reg_125_reg[5]),
        .I2(indvar_flatten2_reg_125_reg[18]),
        .I3(indvar_flatten2_reg_125_reg[3]),
        .O(\ap_CS_fsm[4]_i_3__4_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[4]_i_4__3 
       (.I0(indvar_flatten2_reg_125_reg[9]),
        .I1(indvar_flatten2_reg_125_reg[13]),
        .I2(indvar_flatten2_reg_125_reg[15]),
        .I3(indvar_flatten2_reg_125_reg[16]),
        .I4(\ap_CS_fsm[4]_i_5__3_n_7 ),
        .I5(\ap_CS_fsm[4]_i_6__3_n_7 ),
        .O(\ap_CS_fsm[4]_i_4__3_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[4]_i_5__3 
       (.I0(indvar_flatten2_reg_125_reg[12]),
        .I1(indvar_flatten2_reg_125_reg[7]),
        .I2(indvar_flatten2_reg_125_reg[10]),
        .I3(indvar_flatten2_reg_125_reg[0]),
        .O(\ap_CS_fsm[4]_i_5__3_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[4]_i_6__3 
       (.I0(indvar_flatten2_reg_125_reg[11]),
        .I1(indvar_flatten2_reg_125_reg[4]),
        .I2(indvar_flatten2_reg_125_reg[17]),
        .I3(indvar_flatten2_reg_125_reg[2]),
        .O(\ap_CS_fsm[4]_i_6__3_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA800A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__10
       (.I0(ap_rst_n),
        .I1(ap_NS_fsm18_out),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[1]_i_2__18_n_7 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__10_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__10_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp0_iter1_i_1__18
       (.I0(ap_NS_fsm18_out),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(ap_enable_reg_pp0_iter1_i_2__13_n_7),
        .I3(\ap_CS_fsm[1]_i_2__18_n_7 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__18_n_7));
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp0_iter1_i_2__13
       (.I0(cnv_44_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_366_reg_n_7_[0] ),
        .O(ap_enable_reg_pp0_iter1_i_2__13_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__18_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A8A8A800A8A8A8)) 
    ap_enable_reg_pp1_iter0_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state4),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(exitcond_flatten_fu_215_p2),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(inputBuf_0_V_U_n_16),
        .O(ap_enable_reg_pp1_iter0_i_1__2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__2_n_7),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp1_iter1_i_1__5
       (.I0(ap_CS_fsm_state4),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(inputBuf_0_V_U_n_16),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(\ap_CS_fsm[3]_i_2__3_n_7 ),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_i_1__5_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__5_n_7),
        .Q(ap_enable_reg_pp1_iter1_reg_n_7),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_flatten_reg_375[0]_i_1 
       (.I0(exitcond_flatten_fu_215_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(inputBuf_0_V_U_n_16),
        .I3(exitcond_flatten_reg_375),
        .O(\exitcond_flatten_reg_375[0]_i_1_n_7 ));
  FDRE \exitcond_flatten_reg_375_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_375[0]_i_1_n_7 ),
        .Q(exitcond_flatten_reg_375),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten2_reg_125[0]_i_2 
       (.I0(indvar_flatten2_reg_125_reg[0]),
        .O(\indvar_flatten2_reg_125[0]_i_2_n_7 ));
  FDRE \indvar_flatten2_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten2_reg_125_reg[0]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten2_reg_125_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten2_reg_125_reg[0]_i_1_n_7 ,\indvar_flatten2_reg_125_reg[0]_i_1_n_8 ,\indvar_flatten2_reg_125_reg[0]_i_1_n_9 ,\indvar_flatten2_reg_125_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten2_reg_125_reg[0]_i_1_n_11 ,\indvar_flatten2_reg_125_reg[0]_i_1_n_12 ,\indvar_flatten2_reg_125_reg[0]_i_1_n_13 ,\indvar_flatten2_reg_125_reg[0]_i_1_n_14 }),
        .S({indvar_flatten2_reg_125_reg[3:1],\indvar_flatten2_reg_125[0]_i_2_n_7 }));
  FDRE \indvar_flatten2_reg_125_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten2_reg_125_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten2_reg_125_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten2_reg_125_reg[11]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten2_reg_125_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[12]_i_1_n_14 ),
        .Q(indvar_flatten2_reg_125_reg[12]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten2_reg_125_reg[12]_i_1 
       (.CI(\indvar_flatten2_reg_125_reg[8]_i_1_n_7 ),
        .CO({\indvar_flatten2_reg_125_reg[12]_i_1_n_7 ,\indvar_flatten2_reg_125_reg[12]_i_1_n_8 ,\indvar_flatten2_reg_125_reg[12]_i_1_n_9 ,\indvar_flatten2_reg_125_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten2_reg_125_reg[12]_i_1_n_11 ,\indvar_flatten2_reg_125_reg[12]_i_1_n_12 ,\indvar_flatten2_reg_125_reg[12]_i_1_n_13 ,\indvar_flatten2_reg_125_reg[12]_i_1_n_14 }),
        .S(indvar_flatten2_reg_125_reg[15:12]));
  FDRE \indvar_flatten2_reg_125_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten2_reg_125_reg[13]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten2_reg_125_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[12]_i_1_n_12 ),
        .Q(indvar_flatten2_reg_125_reg[14]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten2_reg_125_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten2_reg_125_reg[15]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten2_reg_125_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten2_reg_125_reg[16]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten2_reg_125_reg[16]_i_1 
       (.CI(\indvar_flatten2_reg_125_reg[12]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten2_reg_125_reg[16]_i_1_CO_UNCONNECTED [3],\indvar_flatten2_reg_125_reg[16]_i_1_n_8 ,\indvar_flatten2_reg_125_reg[16]_i_1_n_9 ,\indvar_flatten2_reg_125_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten2_reg_125_reg[16]_i_1_n_11 ,\indvar_flatten2_reg_125_reg[16]_i_1_n_12 ,\indvar_flatten2_reg_125_reg[16]_i_1_n_13 ,\indvar_flatten2_reg_125_reg[16]_i_1_n_14 }),
        .S(indvar_flatten2_reg_125_reg[19:16]));
  FDRE \indvar_flatten2_reg_125_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten2_reg_125_reg[17]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten2_reg_125_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[16]_i_1_n_12 ),
        .Q(indvar_flatten2_reg_125_reg[18]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten2_reg_125_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[16]_i_1_n_11 ),
        .Q(indvar_flatten2_reg_125_reg[19]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten2_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten2_reg_125_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten2_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten2_reg_125_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten2_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten2_reg_125_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten2_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten2_reg_125_reg[4]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten2_reg_125_reg[4]_i_1 
       (.CI(\indvar_flatten2_reg_125_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten2_reg_125_reg[4]_i_1_n_7 ,\indvar_flatten2_reg_125_reg[4]_i_1_n_8 ,\indvar_flatten2_reg_125_reg[4]_i_1_n_9 ,\indvar_flatten2_reg_125_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten2_reg_125_reg[4]_i_1_n_11 ,\indvar_flatten2_reg_125_reg[4]_i_1_n_12 ,\indvar_flatten2_reg_125_reg[4]_i_1_n_13 ,\indvar_flatten2_reg_125_reg[4]_i_1_n_14 }),
        .S(indvar_flatten2_reg_125_reg[7:4]));
  FDRE \indvar_flatten2_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten2_reg_125_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten2_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten2_reg_125_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten2_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten2_reg_125_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten2_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten2_reg_125_reg[8]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten2_reg_125_reg[8]_i_1 
       (.CI(\indvar_flatten2_reg_125_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten2_reg_125_reg[8]_i_1_n_7 ,\indvar_flatten2_reg_125_reg[8]_i_1_n_8 ,\indvar_flatten2_reg_125_reg[8]_i_1_n_9 ,\indvar_flatten2_reg_125_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten2_reg_125_reg[8]_i_1_n_11 ,\indvar_flatten2_reg_125_reg[8]_i_1_n_12 ,\indvar_flatten2_reg_125_reg[8]_i_1_n_13 ,\indvar_flatten2_reg_125_reg[8]_i_1_n_14 }),
        .S(indvar_flatten2_reg_125_reg[11:8]));
  FDRE \indvar_flatten2_reg_125_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten2_reg_125_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten2_reg_125_reg[9]),
        .R(ap_CS_fsm_state4));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_147[0]_i_2__0 
       (.I0(inputBuf_0_V_U_n_18),
        .O(not_exitcond_flatten_fu_261_p2));
  LUT3 #(
    .INIT(8'hE1)) 
    \indvar_flatten_reg_147[0]_i_3__0 
       (.I0(\nm_reg_158[4]_i_2__0_n_7 ),
        .I1(indvar_flatten_reg_147_reg[0]),
        .I2(inputBuf_0_V_U_n_18),
        .O(\indvar_flatten_reg_147[0]_i_3__0_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_147[12]_i_2__0 
       (.I0(indvar_flatten_reg_147_reg[12]),
        .I1(\nm_reg_158[4]_i_2__0_n_7 ),
        .O(\indvar_flatten_reg_147[12]_i_2__0_n_7 ));
  FDRE \indvar_flatten_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten_reg_147_reg[0]_i_1__0_n_14 ),
        .Q(indvar_flatten_reg_147_reg[0]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_147_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_147_reg[0]_i_1__0_n_7 ,\indvar_flatten_reg_147_reg[0]_i_1__0_n_8 ,\indvar_flatten_reg_147_reg[0]_i_1__0_n_9 ,\indvar_flatten_reg_147_reg[0]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,not_exitcond_flatten_fu_261_p2}),
        .O({\indvar_flatten_reg_147_reg[0]_i_1__0_n_11 ,\indvar_flatten_reg_147_reg[0]_i_1__0_n_12 ,\indvar_flatten_reg_147_reg[0]_i_1__0_n_13 ,\indvar_flatten_reg_147_reg[0]_i_1__0_n_14 }),
        .S({indvar_flatten_reg_147_reg[3:1],\indvar_flatten_reg_147[0]_i_3__0_n_7 }));
  FDRE \indvar_flatten_reg_147_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten_reg_147_reg[8]_i_1__0_n_12 ),
        .Q(indvar_flatten_reg_147_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_147_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten_reg_147_reg[8]_i_1__0_n_11 ),
        .Q(indvar_flatten_reg_147_reg[11]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_147_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten_reg_147_reg[12]_i_1__0_n_14 ),
        .Q(indvar_flatten_reg_147_reg[12]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_147_reg[12]_i_1__0 
       (.CI(\indvar_flatten_reg_147_reg[8]_i_1__0_n_7 ),
        .CO({\NLW_indvar_flatten_reg_147_reg[12]_i_1__0_CO_UNCONNECTED [3:1],\indvar_flatten_reg_147_reg[12]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_147_reg[12]_i_1__0_O_UNCONNECTED [3:2],\indvar_flatten_reg_147_reg[12]_i_1__0_n_13 ,\indvar_flatten_reg_147_reg[12]_i_1__0_n_14 }),
        .S({1'b0,1'b0,indvar_flatten_reg_147_reg[13],\indvar_flatten_reg_147[12]_i_2__0_n_7 }));
  FDRE \indvar_flatten_reg_147_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten_reg_147_reg[12]_i_1__0_n_13 ),
        .Q(indvar_flatten_reg_147_reg[13]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_147_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten_reg_147_reg[0]_i_1__0_n_13 ),
        .Q(indvar_flatten_reg_147_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_147_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten_reg_147_reg[0]_i_1__0_n_12 ),
        .Q(indvar_flatten_reg_147_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_147_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten_reg_147_reg[0]_i_1__0_n_11 ),
        .Q(indvar_flatten_reg_147_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_147_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten_reg_147_reg[4]_i_1__0_n_14 ),
        .Q(indvar_flatten_reg_147_reg[4]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_147_reg[4]_i_1__0 
       (.CI(\indvar_flatten_reg_147_reg[0]_i_1__0_n_7 ),
        .CO({\indvar_flatten_reg_147_reg[4]_i_1__0_n_7 ,\indvar_flatten_reg_147_reg[4]_i_1__0_n_8 ,\indvar_flatten_reg_147_reg[4]_i_1__0_n_9 ,\indvar_flatten_reg_147_reg[4]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_147_reg[4]_i_1__0_n_11 ,\indvar_flatten_reg_147_reg[4]_i_1__0_n_12 ,\indvar_flatten_reg_147_reg[4]_i_1__0_n_13 ,\indvar_flatten_reg_147_reg[4]_i_1__0_n_14 }),
        .S(indvar_flatten_reg_147_reg[7:4]));
  FDRE \indvar_flatten_reg_147_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten_reg_147_reg[4]_i_1__0_n_13 ),
        .Q(indvar_flatten_reg_147_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_147_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten_reg_147_reg[4]_i_1__0_n_12 ),
        .Q(indvar_flatten_reg_147_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_147_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten_reg_147_reg[4]_i_1__0_n_11 ),
        .Q(indvar_flatten_reg_147_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_147_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten_reg_147_reg[8]_i_1__0_n_14 ),
        .Q(indvar_flatten_reg_147_reg[8]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten_reg_147_reg[8]_i_1__0 
       (.CI(\indvar_flatten_reg_147_reg[4]_i_1__0_n_7 ),
        .CO({\indvar_flatten_reg_147_reg[8]_i_1__0_n_7 ,\indvar_flatten_reg_147_reg[8]_i_1__0_n_8 ,\indvar_flatten_reg_147_reg[8]_i_1__0_n_9 ,\indvar_flatten_reg_147_reg[8]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_147_reg[8]_i_1__0_n_11 ,\indvar_flatten_reg_147_reg[8]_i_1__0_n_12 ,\indvar_flatten_reg_147_reg[8]_i_1__0_n_13 ,\indvar_flatten_reg_147_reg[8]_i_1__0_n_14 }),
        .S(indvar_flatten_reg_147_reg[11:8]));
  FDRE \indvar_flatten_reg_147_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\indvar_flatten_reg_147_reg[8]_i_1__0_n_13 ),
        .Q(indvar_flatten_reg_147_reg[9]),
        .R(ap_CS_fsm_state4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new3tde_50 inputBuf_0_V_U
       (.E(E),
        .Q(inputBuf_0_V_addr_3_reg_398),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1_reg(inputBuf_0_V_U_n_16),
        .cnv_44_V_V_empty_n(cnv_44_V_V_empty_n),
        .cnv_45_V_V_full_n(cnv_45_V_V_full_n),
        .exitcond_flatten_reg_375(exitcond_flatten_reg_375),
        .in_V_V_dout(in_V_V_dout),
        .indvar_flatten_reg_147_reg(indvar_flatten_reg_147_reg),
        .\indvar_flatten_reg_147_reg[0]_0 (inputBuf_0_V_U_n_18),
        .indvar_flatten_reg_147_reg_0_sp_1(inputBuf_0_V_U_n_17),
        .inputBuf_0_V_ce1(inputBuf_0_V_ce1),
        .internal_empty_n_reg(inputBuf_0_V_we0),
        .\nm_reg_158_reg[2] (ptr_simd4_reg_169),
        .or_cond_mid2_reg_389(or_cond_mid2_reg_389),
        .out_V_V_din(out_V_V_din),
        .\ptr_simd4_reg_169_reg[4] (inputBuf_0_V_U_n_19),
        .ram_reg({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .ram_reg_0(\tmp_reg_366_reg_n_7_[0] ),
        .ram_reg_1(ap_enable_reg_pp0_iter1_reg_n_7),
        .ram_reg_2({\ptr_simd_reg_113_reg_n_7_[6] ,\ptr_simd_reg_113_reg_n_7_[5] ,\ptr_simd_reg_113_reg_n_7_[4] ,\ptr_simd_reg_113_reg_n_7_[3] ,\ptr_simd_reg_113_reg_n_7_[2] ,\ptr_simd_reg_113_reg_n_7_[1] ,\ptr_simd_reg_113_reg_n_7_[0] }),
        .ram_reg_3(ap_enable_reg_pp1_iter1_reg_n_7));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_3_reg_398[0]_i_1 
       (.I0(ptr_simd4_reg_169[0]),
        .I1(inputBuf_0_V_U_n_17),
        .O(ptr_simd4_mid2_fu_305_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_3_reg_398[1]_i_1 
       (.I0(ptr_simd4_reg_169[1]),
        .I1(inputBuf_0_V_U_n_17),
        .O(ptr_simd4_mid2_fu_305_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_3_reg_398[2]_i_1 
       (.I0(ptr_simd4_reg_169[2]),
        .I1(inputBuf_0_V_U_n_17),
        .O(ptr_simd4_mid2_fu_305_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_3_reg_398[3]_i_1 
       (.I0(ptr_simd4_reg_169[3]),
        .I1(inputBuf_0_V_U_n_17),
        .O(ptr_simd4_mid2_fu_305_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_3_reg_398[4]_i_1 
       (.I0(ptr_simd4_reg_169[4]),
        .I1(inputBuf_0_V_U_n_17),
        .O(ptr_simd4_mid2_fu_305_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_3_reg_398[5]_i_1 
       (.I0(ptr_simd4_reg_169[5]),
        .I1(inputBuf_0_V_U_n_17),
        .O(ptr_simd4_mid2_fu_305_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_0_V_addr_3_reg_398[6]_i_1 
       (.I0(ptr_simd4_reg_169[6]),
        .I1(inputBuf_0_V_U_n_17),
        .O(ptr_simd4_mid2_fu_305_p3[6]));
  FDRE \inputBuf_0_V_addr_3_reg_398_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_mid2_reg_389[0]_i_1__0_n_7 ),
        .D(ptr_simd4_mid2_fu_305_p3[0]),
        .Q(inputBuf_0_V_addr_3_reg_398[0]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_3_reg_398_reg[1] 
       (.C(ap_clk),
        .CE(\or_cond_mid2_reg_389[0]_i_1__0_n_7 ),
        .D(ptr_simd4_mid2_fu_305_p3[1]),
        .Q(inputBuf_0_V_addr_3_reg_398[1]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_3_reg_398_reg[2] 
       (.C(ap_clk),
        .CE(\or_cond_mid2_reg_389[0]_i_1__0_n_7 ),
        .D(ptr_simd4_mid2_fu_305_p3[2]),
        .Q(inputBuf_0_V_addr_3_reg_398[2]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_3_reg_398_reg[3] 
       (.C(ap_clk),
        .CE(\or_cond_mid2_reg_389[0]_i_1__0_n_7 ),
        .D(ptr_simd4_mid2_fu_305_p3[3]),
        .Q(inputBuf_0_V_addr_3_reg_398[3]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_3_reg_398_reg[4] 
       (.C(ap_clk),
        .CE(\or_cond_mid2_reg_389[0]_i_1__0_n_7 ),
        .D(ptr_simd4_mid2_fu_305_p3[4]),
        .Q(inputBuf_0_V_addr_3_reg_398[4]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_3_reg_398_reg[5] 
       (.C(ap_clk),
        .CE(\or_cond_mid2_reg_389[0]_i_1__0_n_7 ),
        .D(ptr_simd4_mid2_fu_305_p3[5]),
        .Q(inputBuf_0_V_addr_3_reg_398[5]),
        .R(1'b0));
  FDRE \inputBuf_0_V_addr_3_reg_398_reg[6] 
       (.C(ap_clk),
        .CE(\or_cond_mid2_reg_389[0]_i_1__0_n_7 ),
        .D(ptr_simd4_mid2_fu_305_p3[6]),
        .Q(inputBuf_0_V_addr_3_reg_398[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    int_ap_idle_i_14
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(start_once_reg),
        .I2(start_for_Conv1DMac_new_1_U0_full_n),
        .I3(Conv1DBuffer_new_1_U0_ap_start),
        .O(Conv1DBuffer_new_1_U0_ap_idle));
  LUT6 #(
    .INIT(64'h5777A888A8885777)) 
    \mOutPtr[0]_i_1__19 
       (.I0(cnv_44_V_V_empty_n),
        .I1(\ptr_simd_3_reg_370[7]_i_4_n_7 ),
        .I2(inputBuf_0_V_ce1),
        .I3(or_cond_mid2_reg_389),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hBFBBFFFFFFFFFFFF)) 
    \mOutPtr[0]_i_2__11 
       (.I0(exitcond_flatten_reg_375),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(cnv_44_V_V_empty_n),
        .I3(or_cond_mid2_reg_389),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(cnv_45_V_V_full_n),
        .O(\exitcond_flatten_reg_375_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000F800F800F800)) 
    \mOutPtr[1]_i_2__19 
       (.I0(or_cond_mid2_reg_389),
        .I1(inputBuf_0_V_ce1),
        .I2(\ptr_simd_3_reg_370[7]_i_4_n_7 ),
        .I3(cnv_44_V_V_empty_n),
        .I4(StreamingDataWidthCo_3_U0_out_V_V_write),
        .I5(cnv_44_V_V_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h5777000000000000)) 
    \mOutPtr[1]_i_3__15 
       (.I0(cnv_44_V_V_empty_n),
        .I1(\ptr_simd_3_reg_370[7]_i_4_n_7 ),
        .I2(inputBuf_0_V_ce1),
        .I3(or_cond_mid2_reg_389),
        .I4(cnv_44_V_V_full_n),
        .I5(StreamingDataWidthCo_3_U0_out_V_V_write),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \nm_reg_158[0]_i_1__0 
       (.I0(nm_reg_158[0]),
        .I1(inputBuf_0_V_U_n_18),
        .I2(inputBuf_0_V_U_n_19),
        .O(nm_mid2_fu_333_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h00F70808)) 
    \nm_reg_158[1]_i_1__0 
       (.I0(nm_reg_158[0]),
        .I1(inputBuf_0_V_U_n_19),
        .I2(inputBuf_0_V_U_n_18),
        .I3(\nm_reg_158[4]_i_2__0_n_7 ),
        .I4(nm_reg_158[1]),
        .O(nm_mid2_fu_333_p3[1]));
  LUT6 #(
    .INIT(64'h00000800F7FF0800)) 
    \nm_reg_158[2]_i_1__0 
       (.I0(nm_reg_158[0]),
        .I1(inputBuf_0_V_U_n_19),
        .I2(inputBuf_0_V_U_n_18),
        .I3(nm_reg_158[1]),
        .I4(nm_reg_158[2]),
        .I5(\nm_reg_158[4]_i_2__0_n_7 ),
        .O(nm_mid2_fu_333_p3[2]));
  LUT6 #(
    .INIT(64'h07080F000F000F00)) 
    \nm_reg_158[3]_i_1__0 
       (.I0(nm_reg_158[0]),
        .I1(inputBuf_0_V_U_n_19),
        .I2(inputBuf_0_V_U_n_18),
        .I3(nm_reg_158[3]),
        .I4(nm_reg_158[1]),
        .I5(nm_reg_158[2]),
        .O(nm_mid2_fu_333_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h26)) 
    \nm_reg_158[4]_i_1__0 
       (.I0(\nm_reg_158[5]_i_2__0_n_7 ),
        .I1(nm_reg_158[4]),
        .I2(\nm_reg_158[4]_i_2__0_n_7 ),
        .O(nm_mid2_fu_333_p3[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \nm_reg_158[4]_i_2__0 
       (.I0(\nm_reg_158[4]_i_3__0_n_7 ),
        .I1(indvar_flatten_reg_147_reg[5]),
        .I2(indvar_flatten_reg_147_reg[6]),
        .I3(indvar_flatten_reg_147_reg[4]),
        .I4(indvar_flatten_reg_147_reg[7]),
        .I5(\nm_reg_158[4]_i_4__0_n_7 ),
        .O(\nm_reg_158[4]_i_2__0_n_7 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \nm_reg_158[4]_i_3__0 
       (.I0(indvar_flatten_reg_147_reg[1]),
        .I1(indvar_flatten_reg_147_reg[2]),
        .I2(indvar_flatten_reg_147_reg[12]),
        .I3(indvar_flatten_reg_147_reg[3]),
        .O(\nm_reg_158[4]_i_3__0_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \nm_reg_158[4]_i_4__0 
       (.I0(indvar_flatten_reg_147_reg[13]),
        .I1(indvar_flatten_reg_147_reg[0]),
        .I2(indvar_flatten_reg_147_reg[11]),
        .I3(indvar_flatten_reg_147_reg[10]),
        .I4(indvar_flatten_reg_147_reg[9]),
        .I5(indvar_flatten_reg_147_reg[8]),
        .O(\nm_reg_158[4]_i_4__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \nm_reg_158[5]_i_1__0 
       (.I0(nm_reg_158[4]),
        .I1(\nm_reg_158[5]_i_2__0_n_7 ),
        .I2(nm_reg_158[5]),
        .I3(inputBuf_0_V_U_n_18),
        .O(nm_mid2_fu_333_p3[5]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \nm_reg_158[5]_i_2__0 
       (.I0(nm_reg_158[0]),
        .I1(inputBuf_0_V_U_n_19),
        .I2(inputBuf_0_V_U_n_18),
        .I3(nm_reg_158[2]),
        .I4(nm_reg_158[1]),
        .I5(nm_reg_158[3]),
        .O(\nm_reg_158[5]_i_2__0_n_7 ));
  FDRE \nm_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(nm_mid2_fu_333_p3[0]),
        .Q(nm_reg_158[0]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(nm_mid2_fu_333_p3[1]),
        .Q(nm_reg_158[1]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(nm_mid2_fu_333_p3[2]),
        .Q(nm_reg_158[2]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(nm_mid2_fu_333_p3[3]),
        .Q(nm_reg_158[3]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(nm_mid2_fu_333_p3[4]),
        .Q(nm_reg_158[4]),
        .R(ap_CS_fsm_state4));
  FDRE \nm_reg_158_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(nm_mid2_fu_333_p3[5]),
        .Q(nm_reg_158[5]),
        .R(ap_CS_fsm_state4));
  LUT1 #(
    .INIT(2'h1)) 
    \op1_assign_reg_136[0]_i_1__0 
       (.I0(op1_assign_reg_136_reg[0]),
        .O(ofm_iter_fu_227_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \op1_assign_reg_136[1]_i_1__0 
       (.I0(op1_assign_reg_136_reg[0]),
        .I1(op1_assign_reg_136_reg[1]),
        .O(ofm_iter_fu_227_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \op1_assign_reg_136[2]_i_1__0 
       (.I0(op1_assign_reg_136_reg[2]),
        .I1(op1_assign_reg_136_reg[1]),
        .I2(op1_assign_reg_136_reg[0]),
        .O(ofm_iter_fu_227_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \op1_assign_reg_136[3]_i_1__0 
       (.I0(op1_assign_reg_136_reg[3]),
        .I1(op1_assign_reg_136_reg[0]),
        .I2(op1_assign_reg_136_reg[1]),
        .I3(op1_assign_reg_136_reg[2]),
        .O(ofm_iter_fu_227_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \op1_assign_reg_136[4]_i_1__0 
       (.I0(op1_assign_reg_136_reg[4]),
        .I1(op1_assign_reg_136_reg[2]),
        .I2(op1_assign_reg_136_reg[1]),
        .I3(op1_assign_reg_136_reg[0]),
        .I4(op1_assign_reg_136_reg[3]),
        .O(ofm_iter_fu_227_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \op1_assign_reg_136[5]_i_1__0 
       (.I0(op1_assign_reg_136_reg[5]),
        .I1(op1_assign_reg_136_reg[3]),
        .I2(op1_assign_reg_136_reg[0]),
        .I3(op1_assign_reg_136_reg[1]),
        .I4(op1_assign_reg_136_reg[2]),
        .I5(op1_assign_reg_136_reg[4]),
        .O(ofm_iter_fu_227_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \op1_assign_reg_136[6]_i_1__0 
       (.I0(op1_assign_reg_136_reg[6]),
        .I1(\or_cond_mid2_reg_389[0]_i_4__0_n_7 ),
        .O(ofm_iter_fu_227_p2[6]));
  LUT5 #(
    .INIT(32'h00080000)) 
    \op1_assign_reg_136[7]_i_1__0 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(inputBuf_0_V_U_n_16),
        .I3(exitcond_flatten_fu_215_p2),
        .I4(inputBuf_0_V_U_n_18),
        .O(\op1_assign_reg_136[7]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \op1_assign_reg_136[7]_i_2__0 
       (.I0(op1_assign_reg_136_reg[7]),
        .I1(\or_cond_mid2_reg_389[0]_i_4__0_n_7 ),
        .I2(op1_assign_reg_136_reg[6]),
        .O(ofm_iter_fu_227_p2[7]));
  FDRE \op1_assign_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(\op1_assign_reg_136[7]_i_1__0_n_7 ),
        .D(ofm_iter_fu_227_p2[0]),
        .Q(op1_assign_reg_136_reg[0]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_136_reg[1] 
       (.C(ap_clk),
        .CE(\op1_assign_reg_136[7]_i_1__0_n_7 ),
        .D(ofm_iter_fu_227_p2[1]),
        .Q(op1_assign_reg_136_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_136_reg[2] 
       (.C(ap_clk),
        .CE(\op1_assign_reg_136[7]_i_1__0_n_7 ),
        .D(ofm_iter_fu_227_p2[2]),
        .Q(op1_assign_reg_136_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_136_reg[3] 
       (.C(ap_clk),
        .CE(\op1_assign_reg_136[7]_i_1__0_n_7 ),
        .D(ofm_iter_fu_227_p2[3]),
        .Q(op1_assign_reg_136_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_136_reg[4] 
       (.C(ap_clk),
        .CE(\op1_assign_reg_136[7]_i_1__0_n_7 ),
        .D(ofm_iter_fu_227_p2[4]),
        .Q(op1_assign_reg_136_reg[4]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_136_reg[5] 
       (.C(ap_clk),
        .CE(\op1_assign_reg_136[7]_i_1__0_n_7 ),
        .D(ofm_iter_fu_227_p2[5]),
        .Q(op1_assign_reg_136_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_136_reg[6] 
       (.C(ap_clk),
        .CE(\op1_assign_reg_136[7]_i_1__0_n_7 ),
        .D(ofm_iter_fu_227_p2[6]),
        .Q(op1_assign_reg_136_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \op1_assign_reg_136_reg[7] 
       (.C(ap_clk),
        .CE(\op1_assign_reg_136[7]_i_1__0_n_7 ),
        .D(ofm_iter_fu_227_p2[7]),
        .Q(op1_assign_reg_136_reg[7]),
        .R(ap_CS_fsm_state4));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_mid2_reg_389[0]_i_10__0 
       (.I0(indvar_flatten2_reg_125_reg[5]),
        .I1(indvar_flatten2_reg_125_reg[4]),
        .I2(indvar_flatten2_reg_125_reg[7]),
        .I3(indvar_flatten2_reg_125_reg[6]),
        .O(\or_cond_mid2_reg_389[0]_i_10__0_n_7 ));
  LUT3 #(
    .INIT(8'h40)) 
    \or_cond_mid2_reg_389[0]_i_1__0 
       (.I0(inputBuf_0_V_U_n_16),
        .I1(\or_cond_mid2_reg_389[0]_i_3__0_n_7 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\or_cond_mid2_reg_389[0]_i_1__0_n_7 ));
  LUT4 #(
    .INIT(16'h0007)) 
    \or_cond_mid2_reg_389[0]_i_2__0 
       (.I0(op1_assign_reg_136_reg[6]),
        .I1(\or_cond_mid2_reg_389[0]_i_4__0_n_7 ),
        .I2(op1_assign_reg_136_reg[7]),
        .I3(\or_cond_mid2_reg_389[0]_i_5__0_n_7 ),
        .O(or_cond_mid2_fu_325_p3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond_mid2_reg_389[0]_i_3__0 
       (.I0(\or_cond_mid2_reg_389[0]_i_6__0_n_7 ),
        .I1(\or_cond_mid2_reg_389[0]_i_7__0_n_7 ),
        .I2(indvar_flatten2_reg_125_reg[0]),
        .I3(indvar_flatten2_reg_125_reg[18]),
        .I4(indvar_flatten2_reg_125_reg[16]),
        .I5(indvar_flatten2_reg_125_reg[17]),
        .O(\or_cond_mid2_reg_389[0]_i_3__0_n_7 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \or_cond_mid2_reg_389[0]_i_4__0 
       (.I0(op1_assign_reg_136_reg[5]),
        .I1(op1_assign_reg_136_reg[3]),
        .I2(op1_assign_reg_136_reg[0]),
        .I3(op1_assign_reg_136_reg[1]),
        .I4(op1_assign_reg_136_reg[2]),
        .I5(op1_assign_reg_136_reg[4]),
        .O(\or_cond_mid2_reg_389[0]_i_4__0_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBBFFFFF)) 
    \or_cond_mid2_reg_389[0]_i_5__0 
       (.I0(nm_reg_158[5]),
        .I1(nm_reg_158[4]),
        .I2(inputBuf_0_V_U_n_19),
        .I3(nm_reg_158[0]),
        .I4(\or_cond_mid2_reg_389[0]_i_8__0_n_7 ),
        .I5(inputBuf_0_V_U_n_18),
        .O(\or_cond_mid2_reg_389[0]_i_5__0_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_mid2_reg_389[0]_i_6__0 
       (.I0(indvar_flatten2_reg_125_reg[10]),
        .I1(indvar_flatten2_reg_125_reg[11]),
        .I2(indvar_flatten2_reg_125_reg[8]),
        .I3(indvar_flatten2_reg_125_reg[9]),
        .I4(\or_cond_mid2_reg_389[0]_i_9__0_n_7 ),
        .O(\or_cond_mid2_reg_389[0]_i_6__0_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \or_cond_mid2_reg_389[0]_i_7__0 
       (.I0(indvar_flatten2_reg_125_reg[3]),
        .I1(indvar_flatten2_reg_125_reg[19]),
        .I2(indvar_flatten2_reg_125_reg[1]),
        .I3(indvar_flatten2_reg_125_reg[2]),
        .I4(\or_cond_mid2_reg_389[0]_i_10__0_n_7 ),
        .O(\or_cond_mid2_reg_389[0]_i_7__0_n_7 ));
  LUT3 #(
    .INIT(8'h80)) 
    \or_cond_mid2_reg_389[0]_i_8__0 
       (.I0(nm_reg_158[3]),
        .I1(nm_reg_158[1]),
        .I2(nm_reg_158[2]),
        .O(\or_cond_mid2_reg_389[0]_i_8__0_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_mid2_reg_389[0]_i_9__0 
       (.I0(indvar_flatten2_reg_125_reg[13]),
        .I1(indvar_flatten2_reg_125_reg[12]),
        .I2(indvar_flatten2_reg_125_reg[15]),
        .I3(indvar_flatten2_reg_125_reg[14]),
        .O(\or_cond_mid2_reg_389[0]_i_9__0_n_7 ));
  FDRE \or_cond_mid2_reg_389_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_mid2_reg_389[0]_i_1__0_n_7 ),
        .D(or_cond_mid2_fu_325_p3),
        .Q(or_cond_mid2_reg_389),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \ptr_simd4_reg_169[0]_i_1__0 
       (.I0(inputBuf_0_V_U_n_17),
        .I1(ptr_simd4_reg_169[0]),
        .O(ptr_simd_4_fu_346_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \ptr_simd4_reg_169[1]_i_1__0 
       (.I0(ptr_simd4_reg_169[1]),
        .I1(inputBuf_0_V_U_n_17),
        .I2(ptr_simd4_reg_169[0]),
        .O(\ptr_simd4_reg_169[1]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \ptr_simd4_reg_169[2]_i_1__0 
       (.I0(ptr_simd4_reg_169[2]),
        .I1(ptr_simd4_reg_169[0]),
        .I2(inputBuf_0_V_U_n_17),
        .I3(ptr_simd4_reg_169[1]),
        .O(ptr_simd_4_fu_346_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \ptr_simd4_reg_169[3]_i_1__0 
       (.I0(ptr_simd4_reg_169[3]),
        .I1(ptr_simd4_reg_169[2]),
        .I2(ptr_simd4_reg_169[1]),
        .I3(inputBuf_0_V_U_n_17),
        .I4(ptr_simd4_reg_169[0]),
        .O(ptr_simd_4_fu_346_p2[3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \ptr_simd4_reg_169[4]_i_1__0 
       (.I0(ptr_simd4_reg_169[4]),
        .I1(ptr_simd4_reg_169[0]),
        .I2(inputBuf_0_V_U_n_17),
        .I3(ptr_simd4_reg_169[1]),
        .I4(ptr_simd4_reg_169[2]),
        .I5(ptr_simd4_reg_169[3]),
        .O(ptr_simd_4_fu_346_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \ptr_simd4_reg_169[5]_i_1__0 
       (.I0(ptr_simd4_reg_169[5]),
        .I1(inputBuf_0_V_U_n_17),
        .I2(\ptr_simd4_reg_169[7]_i_3__0_n_7 ),
        .O(ptr_simd_4_fu_346_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h090A)) 
    \ptr_simd4_reg_169[6]_i_1__0 
       (.I0(ptr_simd4_reg_169[6]),
        .I1(\ptr_simd4_reg_169[7]_i_3__0_n_7 ),
        .I2(inputBuf_0_V_U_n_17),
        .I3(ptr_simd4_reg_169[5]),
        .O(ptr_simd_4_fu_346_p2[6]));
  LUT4 #(
    .INIT(16'h0008)) 
    \ptr_simd4_reg_169[7]_i_1__0 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(inputBuf_0_V_U_n_16),
        .I3(exitcond_flatten_fu_215_p2),
        .O(indvar_flatten2_reg_1250));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \ptr_simd4_reg_169[7]_i_2__0 
       (.I0(ptr_simd4_reg_169[7]),
        .I1(ptr_simd4_reg_169[5]),
        .I2(inputBuf_0_V_U_n_17),
        .I3(\ptr_simd4_reg_169[7]_i_3__0_n_7 ),
        .I4(ptr_simd4_reg_169[6]),
        .O(ptr_simd_4_fu_346_p2[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \ptr_simd4_reg_169[7]_i_3__0 
       (.I0(ptr_simd4_reg_169[4]),
        .I1(ptr_simd4_reg_169[0]),
        .I2(inputBuf_0_V_U_n_17),
        .I3(ptr_simd4_reg_169[1]),
        .I4(ptr_simd4_reg_169[2]),
        .I5(ptr_simd4_reg_169[3]),
        .O(\ptr_simd4_reg_169[7]_i_3__0_n_7 ));
  FDRE \ptr_simd4_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(ptr_simd_4_fu_346_p2[0]),
        .Q(ptr_simd4_reg_169[0]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(\ptr_simd4_reg_169[1]_i_1__0_n_7 ),
        .Q(ptr_simd4_reg_169[1]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(ptr_simd_4_fu_346_p2[2]),
        .Q(ptr_simd4_reg_169[2]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(ptr_simd_4_fu_346_p2[3]),
        .Q(ptr_simd4_reg_169[3]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_169_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(ptr_simd_4_fu_346_p2[4]),
        .Q(ptr_simd4_reg_169[4]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_169_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(ptr_simd_4_fu_346_p2[5]),
        .Q(ptr_simd4_reg_169[5]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_169_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(ptr_simd_4_fu_346_p2[6]),
        .Q(ptr_simd4_reg_169[6]),
        .R(ap_CS_fsm_state4));
  FDRE \ptr_simd4_reg_169_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_1250),
        .D(ptr_simd_4_fu_346_p2[7]),
        .Q(ptr_simd4_reg_169[7]),
        .R(ap_CS_fsm_state4));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \ptr_simd_3_reg_370[0]_i_1 
       (.I0(ptr_simd_3_reg_370_reg__0[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_366_reg_n_7_[0] ),
        .I4(\ptr_simd_reg_113_reg_n_7_[0] ),
        .O(ptr_simd_3_fu_186_p2[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \ptr_simd_3_reg_370[1]_i_1 
       (.I0(\ptr_simd_reg_113_reg_n_7_[0] ),
        .I1(ptr_simd_3_reg_370_reg__0[0]),
        .I2(\ptr_simd_reg_113_reg_n_7_[1] ),
        .I3(\ptr_simd_3_reg_370[7]_i_4_n_7 ),
        .I4(ptr_simd_3_reg_370_reg__0[1]),
        .O(ptr_simd_3_fu_186_p2[1]));
  LUT6 #(
    .INIT(64'hB847B874B88BB8B8)) 
    \ptr_simd_3_reg_370[2]_i_1 
       (.I0(ptr_simd_3_reg_370_reg__0[2]),
        .I1(\ptr_simd_3_reg_370[7]_i_4_n_7 ),
        .I2(\ptr_simd_reg_113_reg_n_7_[2] ),
        .I3(ptr_simd_3_fu_186_p2[0]),
        .I4(\ptr_simd_reg_113_reg_n_7_[1] ),
        .I5(ptr_simd_3_reg_370_reg__0[1]),
        .O(ptr_simd_3_fu_186_p2[2]));
  LUT5 #(
    .INIT(32'hBA8A4575)) 
    \ptr_simd_3_reg_370[3]_i_1 
       (.I0(\ptr_simd_reg_113_reg_n_7_[3] ),
        .I1(\tmp_reg_366_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(ptr_simd_3_reg_370_reg__0[3]),
        .I4(\ptr_simd_3_reg_370[4]_i_2_n_7 ),
        .O(ptr_simd_3_fu_186_p2[3]));
  LUT6 #(
    .INIT(64'hFF1D33D1CC2E00E2)) 
    \ptr_simd_3_reg_370[4]_i_1 
       (.I0(\ptr_simd_reg_113_reg_n_7_[3] ),
        .I1(\ptr_simd_3_reg_370[7]_i_4_n_7 ),
        .I2(ptr_simd_3_reg_370_reg__0[3]),
        .I3(\ptr_simd_3_reg_370[4]_i_2_n_7 ),
        .I4(ptr_simd_3_reg_370_reg__0[4]),
        .I5(\ptr_simd_reg_113_reg_n_7_[4] ),
        .O(ptr_simd_3_fu_186_p2[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \ptr_simd_3_reg_370[4]_i_2 
       (.I0(ptr_simd_3_reg_370_reg__0[1]),
        .I1(\ptr_simd_reg_113_reg_n_7_[1] ),
        .I2(ptr_simd_3_fu_186_p2[0]),
        .I3(\ptr_simd_reg_113_reg_n_7_[2] ),
        .I4(\ptr_simd_3_reg_370[7]_i_4_n_7 ),
        .I5(ptr_simd_3_reg_370_reg__0[2]),
        .O(\ptr_simd_3_reg_370[4]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \ptr_simd_3_reg_370[5]_i_1 
       (.I0(\ptr_simd_reg_113_reg_n_7_[5] ),
        .I1(\tmp_reg_366_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(ptr_simd_3_reg_370_reg__0[5]),
        .I4(\ptr_simd_3_reg_370[6]_i_2_n_7 ),
        .O(ptr_simd_3_fu_186_p2[5]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \ptr_simd_3_reg_370[6]_i_1 
       (.I0(\ptr_simd_reg_113_reg_n_7_[6] ),
        .I1(ptr_simd_3_reg_370_reg__0[6]),
        .I2(\ptr_simd_3_reg_370[6]_i_2_n_7 ),
        .I3(ptr_simd_3_reg_370_reg__0[5]),
        .I4(\ptr_simd_3_reg_370[7]_i_4_n_7 ),
        .I5(\ptr_simd_reg_113_reg_n_7_[5] ),
        .O(ptr_simd_3_fu_186_p2[6]));
  LUT6 #(
    .INIT(64'h0C000A0A0C000000)) 
    \ptr_simd_3_reg_370[6]_i_2 
       (.I0(\ptr_simd_reg_113_reg_n_7_[4] ),
        .I1(ptr_simd_3_reg_370_reg__0[4]),
        .I2(\ptr_simd_3_reg_370[4]_i_2_n_7 ),
        .I3(ptr_simd_3_reg_370_reg__0[3]),
        .I4(\ptr_simd_3_reg_370[7]_i_4_n_7 ),
        .I5(\ptr_simd_reg_113_reg_n_7_[3] ),
        .O(\ptr_simd_3_reg_370[6]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hFB000000)) 
    \ptr_simd_3_reg_370[7]_i_1 
       (.I0(cnv_44_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_366_reg_n_7_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\ptr_simd_3_reg_370[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \ptr_simd_3_reg_370[7]_i_2 
       (.I0(\ptr_simd_reg_113_reg_n_7_[7] ),
        .I1(ptr_simd_3_reg_370_reg__0[7]),
        .I2(\ptr_simd_3_reg_370[7]_i_3_n_7 ),
        .I3(ptr_simd_3_reg_370_reg__0[6]),
        .I4(\ptr_simd_3_reg_370[7]_i_4_n_7 ),
        .I5(\ptr_simd_reg_113_reg_n_7_[6] ),
        .O(ptr_simd_3_fu_186_p2[7]));
  LUT6 #(
    .INIT(64'hBAAA8AAA00000000)) 
    \ptr_simd_3_reg_370[7]_i_3 
       (.I0(\ptr_simd_reg_113_reg_n_7_[5] ),
        .I1(\tmp_reg_366_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ptr_simd_3_reg_370_reg__0[5]),
        .I5(\ptr_simd_3_reg_370[6]_i_2_n_7 ),
        .O(\ptr_simd_3_reg_370[7]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ptr_simd_3_reg_370[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_366_reg_n_7_[0] ),
        .O(\ptr_simd_3_reg_370[7]_i_4_n_7 ));
  FDRE \ptr_simd_3_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(\ptr_simd_3_reg_370[7]_i_1_n_7 ),
        .D(ptr_simd_3_fu_186_p2[0]),
        .Q(ptr_simd_3_reg_370_reg__0[0]),
        .R(1'b0));
  FDRE \ptr_simd_3_reg_370_reg[1] 
       (.C(ap_clk),
        .CE(\ptr_simd_3_reg_370[7]_i_1_n_7 ),
        .D(ptr_simd_3_fu_186_p2[1]),
        .Q(ptr_simd_3_reg_370_reg__0[1]),
        .R(1'b0));
  FDRE \ptr_simd_3_reg_370_reg[2] 
       (.C(ap_clk),
        .CE(\ptr_simd_3_reg_370[7]_i_1_n_7 ),
        .D(ptr_simd_3_fu_186_p2[2]),
        .Q(ptr_simd_3_reg_370_reg__0[2]),
        .R(1'b0));
  FDRE \ptr_simd_3_reg_370_reg[3] 
       (.C(ap_clk),
        .CE(\ptr_simd_3_reg_370[7]_i_1_n_7 ),
        .D(ptr_simd_3_fu_186_p2[3]),
        .Q(ptr_simd_3_reg_370_reg__0[3]),
        .R(1'b0));
  FDRE \ptr_simd_3_reg_370_reg[4] 
       (.C(ap_clk),
        .CE(\ptr_simd_3_reg_370[7]_i_1_n_7 ),
        .D(ptr_simd_3_fu_186_p2[4]),
        .Q(ptr_simd_3_reg_370_reg__0[4]),
        .R(1'b0));
  FDRE \ptr_simd_3_reg_370_reg[5] 
       (.C(ap_clk),
        .CE(\ptr_simd_3_reg_370[7]_i_1_n_7 ),
        .D(ptr_simd_3_fu_186_p2[5]),
        .Q(ptr_simd_3_reg_370_reg__0[5]),
        .R(1'b0));
  FDRE \ptr_simd_3_reg_370_reg[6] 
       (.C(ap_clk),
        .CE(\ptr_simd_3_reg_370[7]_i_1_n_7 ),
        .D(ptr_simd_3_fu_186_p2[6]),
        .Q(ptr_simd_3_reg_370_reg__0[6]),
        .R(1'b0));
  FDRE \ptr_simd_3_reg_370_reg[7] 
       (.C(ap_clk),
        .CE(\ptr_simd_3_reg_370[7]_i_1_n_7 ),
        .D(ptr_simd_3_fu_186_p2[7]),
        .Q(ptr_simd_3_reg_370_reg__0[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA800)) 
    \ptr_simd_reg_113[7]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(start_once_reg),
        .I2(start_for_Conv1DMac_new_1_U0_full_n),
        .I3(Conv1DBuffer_new_1_U0_ap_start),
        .O(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_113_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_3_reg_370_reg__0[0]),
        .Q(\ptr_simd_reg_113_reg_n_7_[0] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_113_reg[1] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_3_reg_370_reg__0[1]),
        .Q(\ptr_simd_reg_113_reg_n_7_[1] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_113_reg[2] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_3_reg_370_reg__0[2]),
        .Q(\ptr_simd_reg_113_reg_n_7_[2] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_113_reg[3] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_3_reg_370_reg__0[3]),
        .Q(\ptr_simd_reg_113_reg_n_7_[3] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_113_reg[4] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_3_reg_370_reg__0[4]),
        .Q(\ptr_simd_reg_113_reg_n_7_[4] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_113_reg[5] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_3_reg_370_reg__0[5]),
        .Q(\ptr_simd_reg_113_reg_n_7_[5] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_113_reg[6] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_3_reg_370_reg__0[6]),
        .Q(\ptr_simd_reg_113_reg_n_7_[6] ),
        .R(ap_NS_fsm18_out));
  FDRE \ptr_simd_reg_113_reg[7] 
       (.C(ap_clk),
        .CE(inputBuf_0_V_we0),
        .D(ptr_simd_3_reg_370_reg__0[7]),
        .Q(\ptr_simd_reg_113_reg_n_7_[7] ),
        .R(ap_NS_fsm18_out));
  LUT6 #(
    .INIT(64'hA800A8A800000000)) 
    ram_reg_i_20__9
       (.I0(ap_enable_reg_pp1_iter1_reg_n_7),
        .I1(exitcond_flatten_reg_375),
        .I2(cnv_45_V_V_full_n),
        .I3(cnv_44_V_V_empty_n),
        .I4(or_cond_mid2_reg_389),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(inputBuf_0_V_ce1));
  LUT6 #(
    .INIT(64'h0000000088080000)) 
    ram_reg_i_3__11
       (.I0(cnv_45_V_V_full_n),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(or_cond_mid2_reg_389),
        .I3(cnv_44_V_V_empty_n),
        .I4(ap_enable_reg_pp1_iter1_reg_n_7),
        .I5(exitcond_flatten_reg_375),
        .O(E));
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__18
       (.I0(ap_ready),
        .I1(start_once_reg),
        .I2(start_for_Conv1DMac_new_1_U0_full_n),
        .I3(Conv1DBuffer_new_1_U0_ap_start),
        .O(start_once_reg_i_1__18_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__18_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hB8B8B0B8)) 
    \tmp_reg_366[0]_i_1__0 
       (.I0(tmp_fu_180_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\tmp_reg_366_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(cnv_44_V_V_empty_n),
        .O(\tmp_reg_366[0]_i_1__0_n_7 ));
  FDRE \tmp_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_366[0]_i_1__0_n_7 ),
        .Q(\tmp_reg_366_reg_n_7_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DMac_new
   (DOADO,
    tmp_86_reg_1247_reg_rep__0_0,
    tmp_86_reg_1247_reg_rep__1_0,
    tmp_86_reg_1247_reg_0,
    start_once_reg,
    Q,
    DI,
    tmp_86_reg_1247_reg_rep_0,
    O,
    tmp_86_reg_1247_reg_rep_1,
    tmp_86_reg_1247_reg_rep__0_1,
    tmp_86_reg_1247_reg_rep__0_2,
    tmp_86_reg_1247_reg_rep__0_3,
    tmp_86_reg_1247_reg_rep__0_4,
    tmp_86_reg_1247_reg_rep__0_5,
    tmp_86_reg_1247_reg_rep__1_1,
    tmp_86_reg_1247_reg_rep__1_2,
    tmp_86_reg_1247_reg_rep__1_3,
    tmp_86_reg_1247_reg_rep__1_4,
    tmp_86_reg_1247_reg_rep__1_5,
    tmp_86_reg_1247_reg_1,
    tmp_86_reg_1247_reg_2,
    tmp_86_reg_1247_reg_3,
    tmp_86_reg_1247_reg_4,
    tmp_86_reg_1247_reg_5,
    tmp_86_reg_1247_reg_rep_2,
    tmp_86_reg_1247_reg_rep_3,
    tmp_86_reg_1247_reg_rep_4,
    tmp_86_reg_1247_reg_rep_5,
    tmp_86_reg_1247_reg_rep_6,
    tmp_86_reg_1247_reg_rep_7,
    tmp_86_reg_1247_reg_rep__0_6,
    tmp_86_reg_1247_reg_rep__0_7,
    tmp_86_reg_1247_reg_rep__0_8,
    tmp_86_reg_1247_reg_rep__0_9,
    tmp_86_reg_1247_reg_rep__0_10,
    tmp_86_reg_1247_reg_rep__0_11,
    tmp_86_reg_1247_reg_rep__1_6,
    tmp_86_reg_1247_reg_rep__1_7,
    tmp_86_reg_1247_reg_rep__1_8,
    tmp_86_reg_1247_reg_rep__1_9,
    tmp_86_reg_1247_reg_rep__1_10,
    tmp_86_reg_1247_reg_rep__1_11,
    tmp_86_reg_1247_reg_6,
    tmp_86_reg_1247_reg_7,
    tmp_86_reg_1247_reg_8,
    tmp_86_reg_1247_reg_9,
    tmp_86_reg_1247_reg_10,
    tmp_86_reg_1247_reg_11,
    tmp_86_reg_1247_reg_rep_8,
    S,
    tmp_86_reg_1247_reg_rep_9,
    tmp_86_reg_1247_reg_rep__0_12,
    tmp_86_reg_1247_reg_rep__0_13,
    tmp_86_reg_1247_reg_rep__0_14,
    tmp_86_reg_1247_reg_rep__1_12,
    tmp_86_reg_1247_reg_rep__1_13,
    tmp_86_reg_1247_reg_rep__1_14,
    tmp_86_reg_1247_reg_12,
    tmp_86_reg_1247_reg_13,
    tmp_86_reg_1247_reg_14,
    internal_empty_n_reg,
    mOutPtr110_out,
    E,
    internal_empty_n_reg_0,
    start_once_reg_reg_0,
    internal_empty_n_reg_1,
    \p_Val2_20_3_reg_1361_reg[7]_0 ,
    ap_clk,
    tmp_97_fu_564_p2,
    D,
    tmp_203_1_fu_634_p2,
    \tmp_128_reg_1316_reg[7]_0 ,
    tmp_203_2_fu_704_p2,
    \tmp_129_reg_1331_reg[7]_0 ,
    tmp_203_3_fu_774_p2,
    ap_rst_n_inv,
    ap_rst_n,
    Conv1DMac_new_U0_ap_start,
    start_for_Relu1D_U0_full_n,
    cnv_37PRL_V_V_full_n,
    cnv_36_V_V_empty_n,
    cnv_36_V_V_dout,
    \tmp_366_reg_1291_reg[0]_0 ,
    \tmp_369_reg_1306_reg[0]_0 ,
    \tmp_372_reg_1321_reg[0]_0 ,
    \tmp_375_reg_1336_reg[0]_0 ,
    CO,
    \tmp_s_reg_1286[3]_i_9 ,
    \tmp_366_reg_1291_reg[0]_1 ,
    \tmp_369_reg_1306_reg[0]_1 ,
    \tmp_127_reg_1301[3]_i_9 ,
    \tmp_369_reg_1306_reg[0]_2 ,
    \tmp_372_reg_1321_reg[0]_1 ,
    \tmp_128_reg_1316[3]_i_9 ,
    \tmp_372_reg_1321_reg[0]_2 ,
    \tmp_375_reg_1336_reg[0]_1 ,
    \tmp_129_reg_1331[3]_i_9 ,
    \tmp_375_reg_1336_reg[0]_2 ,
    \tmp_366_reg_1291_reg[0]_i_3_0 ,
    \tmp_366_reg_1291_reg[0]_i_3_1 ,
    \tmp_366_reg_1291_reg[0]_i_3_2 ,
    \tmp_366_reg_1291_reg[0]_i_3_3 ,
    \tmp_s_reg_1286_reg[7]_i_14_0 ,
    \tmp_s_reg_1286_reg[7]_i_14_1 ,
    \tmp_s_reg_1286_reg[7]_i_14_2 ,
    \tmp_s_reg_1286_reg[7]_i_14_3 ,
    \tmp_369_reg_1306_reg[0]_i_3_0 ,
    \tmp_369_reg_1306_reg[0]_i_3_1 ,
    \tmp_369_reg_1306_reg[0]_i_3_2 ,
    \tmp_369_reg_1306_reg[0]_i_3_3 ,
    \tmp_127_reg_1301_reg[7]_i_11_0 ,
    \tmp_127_reg_1301_reg[7]_i_11_1 ,
    \tmp_127_reg_1301_reg[7]_i_11_2 ,
    \tmp_127_reg_1301_reg[7]_i_11_3 ,
    \tmp_372_reg_1321_reg[0]_i_3_0 ,
    \tmp_372_reg_1321_reg[0]_i_3_1 ,
    \tmp_372_reg_1321_reg[0]_i_3_2 ,
    \tmp_372_reg_1321_reg[0]_i_3_3 ,
    \tmp_128_reg_1316_reg[7]_i_11_0 ,
    \tmp_128_reg_1316_reg[7]_i_11_1 ,
    \tmp_128_reg_1316_reg[7]_i_11_2 ,
    \tmp_128_reg_1316_reg[7]_i_11_3 ,
    \tmp_375_reg_1336_reg[0]_i_3_0 ,
    \tmp_375_reg_1336_reg[0]_i_3_1 ,
    \tmp_375_reg_1336_reg[0]_i_3_2 ,
    \tmp_375_reg_1336_reg[0]_i_3_3 ,
    \tmp_129_reg_1331_reg[7]_i_11_0 ,
    \tmp_129_reg_1331_reg[7]_i_11_1 ,
    \tmp_129_reg_1331_reg[7]_i_11_2 ,
    \tmp_129_reg_1331_reg[7]_i_11_3 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \tmp_s_reg_1286_reg[7]_0 );
  output [6:0]DOADO;
  output [6:0]tmp_86_reg_1247_reg_rep__0_0;
  output [6:0]tmp_86_reg_1247_reg_rep__1_0;
  output [6:0]tmp_86_reg_1247_reg_0;
  output start_once_reg;
  output [1:0]Q;
  output [1:0]DI;
  output [1:0]tmp_86_reg_1247_reg_rep_0;
  output [3:0]O;
  output [1:0]tmp_86_reg_1247_reg_rep_1;
  output [1:0]tmp_86_reg_1247_reg_rep__0_1;
  output [1:0]tmp_86_reg_1247_reg_rep__0_2;
  output [1:0]tmp_86_reg_1247_reg_rep__0_3;
  output [3:0]tmp_86_reg_1247_reg_rep__0_4;
  output [1:0]tmp_86_reg_1247_reg_rep__0_5;
  output [1:0]tmp_86_reg_1247_reg_rep__1_1;
  output [1:0]tmp_86_reg_1247_reg_rep__1_2;
  output [1:0]tmp_86_reg_1247_reg_rep__1_3;
  output [3:0]tmp_86_reg_1247_reg_rep__1_4;
  output [1:0]tmp_86_reg_1247_reg_rep__1_5;
  output [1:0]tmp_86_reg_1247_reg_1;
  output [1:0]tmp_86_reg_1247_reg_2;
  output [1:0]tmp_86_reg_1247_reg_3;
  output [3:0]tmp_86_reg_1247_reg_4;
  output [1:0]tmp_86_reg_1247_reg_5;
  output [0:0]tmp_86_reg_1247_reg_rep_2;
  output [1:0]tmp_86_reg_1247_reg_rep_3;
  output [0:0]tmp_86_reg_1247_reg_rep_4;
  output [1:0]tmp_86_reg_1247_reg_rep_5;
  output [0:0]tmp_86_reg_1247_reg_rep_6;
  output [1:0]tmp_86_reg_1247_reg_rep_7;
  output [0:0]tmp_86_reg_1247_reg_rep__0_6;
  output [1:0]tmp_86_reg_1247_reg_rep__0_7;
  output [0:0]tmp_86_reg_1247_reg_rep__0_8;
  output [1:0]tmp_86_reg_1247_reg_rep__0_9;
  output [0:0]tmp_86_reg_1247_reg_rep__0_10;
  output [1:0]tmp_86_reg_1247_reg_rep__0_11;
  output [0:0]tmp_86_reg_1247_reg_rep__1_6;
  output [1:0]tmp_86_reg_1247_reg_rep__1_7;
  output [0:0]tmp_86_reg_1247_reg_rep__1_8;
  output [1:0]tmp_86_reg_1247_reg_rep__1_9;
  output [0:0]tmp_86_reg_1247_reg_rep__1_10;
  output [1:0]tmp_86_reg_1247_reg_rep__1_11;
  output [0:0]tmp_86_reg_1247_reg_6;
  output [1:0]tmp_86_reg_1247_reg_7;
  output [0:0]tmp_86_reg_1247_reg_8;
  output [1:0]tmp_86_reg_1247_reg_9;
  output [0:0]tmp_86_reg_1247_reg_10;
  output [1:0]tmp_86_reg_1247_reg_11;
  output [0:0]tmp_86_reg_1247_reg_rep_8;
  output [0:0]S;
  output [0:0]tmp_86_reg_1247_reg_rep_9;
  output [0:0]tmp_86_reg_1247_reg_rep__0_12;
  output [0:0]tmp_86_reg_1247_reg_rep__0_13;
  output [0:0]tmp_86_reg_1247_reg_rep__0_14;
  output [0:0]tmp_86_reg_1247_reg_rep__1_12;
  output [0:0]tmp_86_reg_1247_reg_rep__1_13;
  output [0:0]tmp_86_reg_1247_reg_rep__1_14;
  output [0:0]tmp_86_reg_1247_reg_12;
  output [0:0]tmp_86_reg_1247_reg_13;
  output [0:0]tmp_86_reg_1247_reg_14;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output start_once_reg_reg_0;
  output internal_empty_n_reg_1;
  output [31:0]\p_Val2_20_3_reg_1361_reg[7]_0 ;
  input ap_clk;
  input tmp_97_fu_564_p2;
  input [7:0]D;
  input tmp_203_1_fu_634_p2;
  input [7:0]\tmp_128_reg_1316_reg[7]_0 ;
  input tmp_203_2_fu_704_p2;
  input [7:0]\tmp_129_reg_1331_reg[7]_0 ;
  input tmp_203_3_fu_774_p2;
  input ap_rst_n_inv;
  input ap_rst_n;
  input Conv1DMac_new_U0_ap_start;
  input start_for_Relu1D_U0_full_n;
  input cnv_37PRL_V_V_full_n;
  input cnv_36_V_V_empty_n;
  input [7:0]cnv_36_V_V_dout;
  input [3:0]\tmp_366_reg_1291_reg[0]_0 ;
  input [3:0]\tmp_369_reg_1306_reg[0]_0 ;
  input [3:0]\tmp_372_reg_1321_reg[0]_0 ;
  input [3:0]\tmp_375_reg_1336_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]\tmp_s_reg_1286[3]_i_9 ;
  input [0:0]\tmp_366_reg_1291_reg[0]_1 ;
  input [0:0]\tmp_369_reg_1306_reg[0]_1 ;
  input [0:0]\tmp_127_reg_1301[3]_i_9 ;
  input [0:0]\tmp_369_reg_1306_reg[0]_2 ;
  input [0:0]\tmp_372_reg_1321_reg[0]_1 ;
  input [0:0]\tmp_128_reg_1316[3]_i_9 ;
  input [0:0]\tmp_372_reg_1321_reg[0]_2 ;
  input [0:0]\tmp_375_reg_1336_reg[0]_1 ;
  input [0:0]\tmp_129_reg_1331[3]_i_9 ;
  input [0:0]\tmp_375_reg_1336_reg[0]_2 ;
  input \tmp_366_reg_1291_reg[0]_i_3_0 ;
  input \tmp_366_reg_1291_reg[0]_i_3_1 ;
  input \tmp_366_reg_1291_reg[0]_i_3_2 ;
  input \tmp_366_reg_1291_reg[0]_i_3_3 ;
  input \tmp_s_reg_1286_reg[7]_i_14_0 ;
  input \tmp_s_reg_1286_reg[7]_i_14_1 ;
  input \tmp_s_reg_1286_reg[7]_i_14_2 ;
  input \tmp_s_reg_1286_reg[7]_i_14_3 ;
  input \tmp_369_reg_1306_reg[0]_i_3_0 ;
  input \tmp_369_reg_1306_reg[0]_i_3_1 ;
  input \tmp_369_reg_1306_reg[0]_i_3_2 ;
  input \tmp_369_reg_1306_reg[0]_i_3_3 ;
  input \tmp_127_reg_1301_reg[7]_i_11_0 ;
  input \tmp_127_reg_1301_reg[7]_i_11_1 ;
  input \tmp_127_reg_1301_reg[7]_i_11_2 ;
  input \tmp_127_reg_1301_reg[7]_i_11_3 ;
  input \tmp_372_reg_1321_reg[0]_i_3_0 ;
  input \tmp_372_reg_1321_reg[0]_i_3_1 ;
  input \tmp_372_reg_1321_reg[0]_i_3_2 ;
  input \tmp_372_reg_1321_reg[0]_i_3_3 ;
  input \tmp_128_reg_1316_reg[7]_i_11_0 ;
  input \tmp_128_reg_1316_reg[7]_i_11_1 ;
  input \tmp_128_reg_1316_reg[7]_i_11_2 ;
  input \tmp_128_reg_1316_reg[7]_i_11_3 ;
  input \tmp_375_reg_1336_reg[0]_i_3_0 ;
  input \tmp_375_reg_1336_reg[0]_i_3_1 ;
  input \tmp_375_reg_1336_reg[0]_i_3_2 ;
  input \tmp_375_reg_1336_reg[0]_i_3_3 ;
  input \tmp_129_reg_1331_reg[7]_i_11_0 ;
  input \tmp_129_reg_1331_reg[7]_i_11_1 ;
  input \tmp_129_reg_1331_reg[7]_i_11_2 ;
  input \tmp_129_reg_1331_reg[7]_i_11_3 ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input [7:0]\tmp_s_reg_1286_reg[7]_0 ;

  wire [0:0]CO;
  wire Conv1DMac_new_U0_ap_start;
  wire [7:0]D;
  wire [1:0]DI;
  wire [6:0]DOADO;
  wire [0:0]E;
  wire [3:0]O;
  wire [1:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm[1]_i_2__11_n_7 ;
  wire \ap_CS_fsm[2]_i_2__7_n_7 ;
  wire \ap_CS_fsm[2]_i_3__7_n_7 ;
  wire \ap_CS_fsm_reg_n_7_[1] ;
  wire [2:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__5_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__11_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_7;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__1_n_7;
  wire ap_enable_reg_pp0_iter4_i_1__1_n_7;
  wire ap_enable_reg_pp0_iter4_reg_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clear;
  wire [7:0]cnv_36_V_V_dout;
  wire cnv_36_V_V_empty_n;
  wire cnv_37PRL_V_V_full_n;
  wire exitcond_flatten7_fu_337_p2;
  wire exitcond_flatten7_reg_1225;
  wire exitcond_flatten7_reg_12250;
  wire \exitcond_flatten7_reg_1225[0]_i_4_n_7 ;
  wire \exitcond_flatten7_reg_1225[0]_i_5_n_7 ;
  wire \exitcond_flatten7_reg_1225[0]_i_6_n_7 ;
  wire \exitcond_flatten7_reg_1225[0]_i_7_n_7 ;
  wire \exitcond_flatten7_reg_1225[0]_i_8_n_7 ;
  wire \exitcond_flatten7_reg_1225_pp0_iter1_reg_reg_n_7_[0] ;
  wire exitcond_flatten_fu_349_p2;
  wire \indvar_flatten7_reg_261[0]_i_2_n_7 ;
  wire [23:0]indvar_flatten7_reg_261_reg;
  wire \indvar_flatten7_reg_261_reg[0]_i_1_n_10 ;
  wire \indvar_flatten7_reg_261_reg[0]_i_1_n_11 ;
  wire \indvar_flatten7_reg_261_reg[0]_i_1_n_12 ;
  wire \indvar_flatten7_reg_261_reg[0]_i_1_n_13 ;
  wire \indvar_flatten7_reg_261_reg[0]_i_1_n_14 ;
  wire \indvar_flatten7_reg_261_reg[0]_i_1_n_7 ;
  wire \indvar_flatten7_reg_261_reg[0]_i_1_n_8 ;
  wire \indvar_flatten7_reg_261_reg[0]_i_1_n_9 ;
  wire \indvar_flatten7_reg_261_reg[12]_i_1_n_10 ;
  wire \indvar_flatten7_reg_261_reg[12]_i_1_n_11 ;
  wire \indvar_flatten7_reg_261_reg[12]_i_1_n_12 ;
  wire \indvar_flatten7_reg_261_reg[12]_i_1_n_13 ;
  wire \indvar_flatten7_reg_261_reg[12]_i_1_n_14 ;
  wire \indvar_flatten7_reg_261_reg[12]_i_1_n_7 ;
  wire \indvar_flatten7_reg_261_reg[12]_i_1_n_8 ;
  wire \indvar_flatten7_reg_261_reg[12]_i_1_n_9 ;
  wire \indvar_flatten7_reg_261_reg[16]_i_1_n_10 ;
  wire \indvar_flatten7_reg_261_reg[16]_i_1_n_11 ;
  wire \indvar_flatten7_reg_261_reg[16]_i_1_n_12 ;
  wire \indvar_flatten7_reg_261_reg[16]_i_1_n_13 ;
  wire \indvar_flatten7_reg_261_reg[16]_i_1_n_14 ;
  wire \indvar_flatten7_reg_261_reg[16]_i_1_n_7 ;
  wire \indvar_flatten7_reg_261_reg[16]_i_1_n_8 ;
  wire \indvar_flatten7_reg_261_reg[16]_i_1_n_9 ;
  wire \indvar_flatten7_reg_261_reg[20]_i_1_n_10 ;
  wire \indvar_flatten7_reg_261_reg[20]_i_1_n_11 ;
  wire \indvar_flatten7_reg_261_reg[20]_i_1_n_12 ;
  wire \indvar_flatten7_reg_261_reg[20]_i_1_n_13 ;
  wire \indvar_flatten7_reg_261_reg[20]_i_1_n_14 ;
  wire \indvar_flatten7_reg_261_reg[20]_i_1_n_8 ;
  wire \indvar_flatten7_reg_261_reg[20]_i_1_n_9 ;
  wire \indvar_flatten7_reg_261_reg[4]_i_1_n_10 ;
  wire \indvar_flatten7_reg_261_reg[4]_i_1_n_11 ;
  wire \indvar_flatten7_reg_261_reg[4]_i_1_n_12 ;
  wire \indvar_flatten7_reg_261_reg[4]_i_1_n_13 ;
  wire \indvar_flatten7_reg_261_reg[4]_i_1_n_14 ;
  wire \indvar_flatten7_reg_261_reg[4]_i_1_n_7 ;
  wire \indvar_flatten7_reg_261_reg[4]_i_1_n_8 ;
  wire \indvar_flatten7_reg_261_reg[4]_i_1_n_9 ;
  wire \indvar_flatten7_reg_261_reg[8]_i_1_n_10 ;
  wire \indvar_flatten7_reg_261_reg[8]_i_1_n_11 ;
  wire \indvar_flatten7_reg_261_reg[8]_i_1_n_12 ;
  wire \indvar_flatten7_reg_261_reg[8]_i_1_n_13 ;
  wire \indvar_flatten7_reg_261_reg[8]_i_1_n_14 ;
  wire \indvar_flatten7_reg_261_reg[8]_i_1_n_7 ;
  wire \indvar_flatten7_reg_261_reg[8]_i_1_n_8 ;
  wire \indvar_flatten7_reg_261_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_272[0]_i_2_n_7 ;
  wire \indvar_flatten_reg_272[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_272[0]_i_4_n_7 ;
  wire \indvar_flatten_reg_272[0]_i_5_n_7 ;
  wire \indvar_flatten_reg_272[0]_i_6_n_7 ;
  wire \indvar_flatten_reg_272[12]_i_2_n_7 ;
  wire \indvar_flatten_reg_272[12]_i_3_n_7 ;
  wire \indvar_flatten_reg_272[4]_i_2_n_7 ;
  wire \indvar_flatten_reg_272[4]_i_3_n_7 ;
  wire \indvar_flatten_reg_272[4]_i_4_n_7 ;
  wire \indvar_flatten_reg_272[4]_i_5_n_7 ;
  wire \indvar_flatten_reg_272[8]_i_2_n_7 ;
  wire \indvar_flatten_reg_272[8]_i_3_n_7 ;
  wire \indvar_flatten_reg_272[8]_i_4_n_7 ;
  wire \indvar_flatten_reg_272[8]_i_5_n_7 ;
  wire [13:0]indvar_flatten_reg_272_reg;
  wire \indvar_flatten_reg_272_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_272_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_reg_272_reg[0]_i_1_n_12 ;
  wire \indvar_flatten_reg_272_reg[0]_i_1_n_13 ;
  wire \indvar_flatten_reg_272_reg[0]_i_1_n_14 ;
  wire \indvar_flatten_reg_272_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_272_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_272_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_272_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_272_reg[12]_i_1_n_13 ;
  wire \indvar_flatten_reg_272_reg[12]_i_1_n_14 ;
  wire \indvar_flatten_reg_272_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_272_reg[4]_i_1_n_11 ;
  wire \indvar_flatten_reg_272_reg[4]_i_1_n_12 ;
  wire \indvar_flatten_reg_272_reg[4]_i_1_n_13 ;
  wire \indvar_flatten_reg_272_reg[4]_i_1_n_14 ;
  wire \indvar_flatten_reg_272_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_272_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_272_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_272_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_272_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_272_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_272_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_272_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_272_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_272_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_272_reg[8]_i_1_n_9 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire macRegisters_0_V_5_fu_180;
  wire macRegisters_0_V_5_fu_1800;
  wire \macRegisters_0_V_5_fu_180[3]_i_2_n_7 ;
  wire \macRegisters_0_V_5_fu_180[3]_i_3_n_7 ;
  wire \macRegisters_0_V_5_fu_180[3]_i_4_n_7 ;
  wire \macRegisters_0_V_5_fu_180[3]_i_5_n_7 ;
  wire \macRegisters_0_V_5_fu_180[7]_i_4_n_7 ;
  wire \macRegisters_0_V_5_fu_180[7]_i_5_n_7 ;
  wire \macRegisters_0_V_5_fu_180[7]_i_6_n_7 ;
  wire \macRegisters_0_V_5_fu_180[7]_i_7_n_7 ;
  wire \macRegisters_0_V_5_fu_180[7]_i_8_n_7 ;
  wire \macRegisters_0_V_5_fu_180_reg[3]_i_1_n_10 ;
  wire \macRegisters_0_V_5_fu_180_reg[3]_i_1_n_7 ;
  wire \macRegisters_0_V_5_fu_180_reg[3]_i_1_n_8 ;
  wire \macRegisters_0_V_5_fu_180_reg[3]_i_1_n_9 ;
  wire \macRegisters_0_V_5_fu_180_reg[7]_i_3_n_10 ;
  wire \macRegisters_0_V_5_fu_180_reg[7]_i_3_n_8 ;
  wire \macRegisters_0_V_5_fu_180_reg[7]_i_3_n_9 ;
  wire \macRegisters_0_V_5_fu_180_reg_n_7_[0] ;
  wire \macRegisters_0_V_5_fu_180_reg_n_7_[1] ;
  wire \macRegisters_0_V_5_fu_180_reg_n_7_[2] ;
  wire \macRegisters_0_V_5_fu_180_reg_n_7_[3] ;
  wire \macRegisters_0_V_5_fu_180_reg_n_7_[4] ;
  wire \macRegisters_0_V_5_fu_180_reg_n_7_[5] ;
  wire \macRegisters_0_V_5_fu_180_reg_n_7_[6] ;
  wire \macRegisters_0_V_5_fu_180_reg_n_7_[7] ;
  wire [7:0]macRegisters_0_V_fu_806_p2;
  wire [7:0]macRegisters_1_V_5_fu_184;
  wire \macRegisters_1_V_5_fu_184[3]_i_2_n_7 ;
  wire \macRegisters_1_V_5_fu_184[3]_i_3_n_7 ;
  wire \macRegisters_1_V_5_fu_184[3]_i_4_n_7 ;
  wire \macRegisters_1_V_5_fu_184[3]_i_5_n_7 ;
  wire \macRegisters_1_V_5_fu_184[7]_i_2_n_7 ;
  wire \macRegisters_1_V_5_fu_184[7]_i_3_n_7 ;
  wire \macRegisters_1_V_5_fu_184[7]_i_4_n_7 ;
  wire \macRegisters_1_V_5_fu_184[7]_i_5_n_7 ;
  wire \macRegisters_1_V_5_fu_184_reg[3]_i_1_n_10 ;
  wire \macRegisters_1_V_5_fu_184_reg[3]_i_1_n_7 ;
  wire \macRegisters_1_V_5_fu_184_reg[3]_i_1_n_8 ;
  wire \macRegisters_1_V_5_fu_184_reg[3]_i_1_n_9 ;
  wire \macRegisters_1_V_5_fu_184_reg[7]_i_1_n_10 ;
  wire \macRegisters_1_V_5_fu_184_reg[7]_i_1_n_8 ;
  wire \macRegisters_1_V_5_fu_184_reg[7]_i_1_n_9 ;
  wire [7:0]macRegisters_1_V_fu_825_p2;
  wire [7:0]macRegisters_2_V_5_fu_188;
  wire \macRegisters_2_V_5_fu_188[3]_i_2_n_7 ;
  wire \macRegisters_2_V_5_fu_188[3]_i_3_n_7 ;
  wire \macRegisters_2_V_5_fu_188[3]_i_4_n_7 ;
  wire \macRegisters_2_V_5_fu_188[3]_i_5_n_7 ;
  wire \macRegisters_2_V_5_fu_188[7]_i_2_n_7 ;
  wire \macRegisters_2_V_5_fu_188[7]_i_3_n_7 ;
  wire \macRegisters_2_V_5_fu_188[7]_i_4_n_7 ;
  wire \macRegisters_2_V_5_fu_188[7]_i_5_n_7 ;
  wire \macRegisters_2_V_5_fu_188_reg[3]_i_1_n_10 ;
  wire \macRegisters_2_V_5_fu_188_reg[3]_i_1_n_7 ;
  wire \macRegisters_2_V_5_fu_188_reg[3]_i_1_n_8 ;
  wire \macRegisters_2_V_5_fu_188_reg[3]_i_1_n_9 ;
  wire \macRegisters_2_V_5_fu_188_reg[7]_i_1_n_10 ;
  wire \macRegisters_2_V_5_fu_188_reg[7]_i_1_n_8 ;
  wire \macRegisters_2_V_5_fu_188_reg[7]_i_1_n_9 ;
  wire [7:0]macRegisters_2_V_fu_844_p2;
  wire [7:0]macRegisters_3_V_5_fu_192;
  wire \macRegisters_3_V_5_fu_192[3]_i_2_n_7 ;
  wire \macRegisters_3_V_5_fu_192[3]_i_3_n_7 ;
  wire \macRegisters_3_V_5_fu_192[3]_i_4_n_7 ;
  wire \macRegisters_3_V_5_fu_192[3]_i_5_n_7 ;
  wire \macRegisters_3_V_5_fu_192[7]_i_2_n_7 ;
  wire \macRegisters_3_V_5_fu_192[7]_i_3_n_7 ;
  wire \macRegisters_3_V_5_fu_192[7]_i_4_n_7 ;
  wire \macRegisters_3_V_5_fu_192[7]_i_5_n_7 ;
  wire \macRegisters_3_V_5_fu_192_reg[3]_i_1_n_10 ;
  wire \macRegisters_3_V_5_fu_192_reg[3]_i_1_n_7 ;
  wire \macRegisters_3_V_5_fu_192_reg[3]_i_1_n_8 ;
  wire \macRegisters_3_V_5_fu_192_reg[3]_i_1_n_9 ;
  wire \macRegisters_3_V_5_fu_192_reg[7]_i_1_n_10 ;
  wire \macRegisters_3_V_5_fu_192_reg[7]_i_1_n_8 ;
  wire \macRegisters_3_V_5_fu_192_reg[7]_i_1_n_9 ;
  wire [7:0]macRegisters_3_V_fu_863_p2;
  wire \nm_reg_283[0]_i_1_n_7 ;
  wire \nm_reg_283[1]_i_1_n_7 ;
  wire \nm_reg_283[2]_i_1_n_7 ;
  wire \nm_reg_283[2]_i_3_n_7 ;
  wire \nm_reg_283[2]_i_4_n_7 ;
  wire \nm_reg_283[3]_i_1_n_7 ;
  wire \nm_reg_283[3]_i_2_n_7 ;
  wire \nm_reg_283[4]_i_1_n_7 ;
  wire \nm_reg_283[4]_i_2_n_7 ;
  wire \nm_reg_283[4]_i_3_n_7 ;
  wire \nm_reg_283[4]_i_5_n_7 ;
  wire \nm_reg_283_reg_n_7_[0] ;
  wire \nm_reg_283_reg_n_7_[1] ;
  wire \nm_reg_283_reg_n_7_[2] ;
  wire \nm_reg_283_reg_n_7_[3] ;
  wire \nm_reg_283_reg_n_7_[4] ;
  wire [3:3]nm_t_mid2_fu_437_p3;
  wire nm_t_mid2_reg_12340;
  wire \nm_t_mid2_reg_1234[0]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1234[1]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1234[2]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1234[3]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1234[4]_i_1_n_7 ;
  wire [4:0]nm_t_mid2_reg_1234_pp0_iter1_reg;
  wire \nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ;
  wire \nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ;
  wire \nm_t_mid2_reg_1234_reg_n_7_[0] ;
  wire \nm_t_mid2_reg_1234_reg_n_7_[1] ;
  wire \nm_t_mid2_reg_1234_reg_n_7_[2] ;
  wire \nm_t_mid2_reg_1234_reg_n_7_[3] ;
  wire \nm_t_mid2_reg_1234_reg_n_7_[4] ;
  wire p_0_in;
  wire p_0_in1_out;
  wire p_0_in6_out;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in;
  wire [7:0]p_Val2_20_1_fu_1032_p2;
  wire p_Val2_20_1_reg_13510;
  wire \p_Val2_20_1_reg_1351[3]_i_2_n_7 ;
  wire \p_Val2_20_1_reg_1351[3]_i_3_n_7 ;
  wire \p_Val2_20_1_reg_1351[3]_i_4_n_7 ;
  wire \p_Val2_20_1_reg_1351[3]_i_5_n_7 ;
  wire \p_Val2_20_1_reg_1351[7]_i_2_n_7 ;
  wire \p_Val2_20_1_reg_1351[7]_i_3_n_7 ;
  wire \p_Val2_20_1_reg_1351[7]_i_4_n_7 ;
  wire \p_Val2_20_1_reg_1351[7]_i_5_n_7 ;
  wire \p_Val2_20_1_reg_1351_reg[3]_i_1_n_10 ;
  wire \p_Val2_20_1_reg_1351_reg[3]_i_1_n_7 ;
  wire \p_Val2_20_1_reg_1351_reg[3]_i_1_n_8 ;
  wire \p_Val2_20_1_reg_1351_reg[3]_i_1_n_9 ;
  wire \p_Val2_20_1_reg_1351_reg[7]_i_1_n_10 ;
  wire \p_Val2_20_1_reg_1351_reg[7]_i_1_n_8 ;
  wire \p_Val2_20_1_reg_1351_reg[7]_i_1_n_9 ;
  wire [7:0]p_Val2_20_2_fu_1107_p2;
  wire \p_Val2_20_2_reg_1356[3]_i_2_n_7 ;
  wire \p_Val2_20_2_reg_1356[3]_i_3_n_7 ;
  wire \p_Val2_20_2_reg_1356[3]_i_4_n_7 ;
  wire \p_Val2_20_2_reg_1356[3]_i_5_n_7 ;
  wire \p_Val2_20_2_reg_1356[7]_i_2_n_7 ;
  wire \p_Val2_20_2_reg_1356[7]_i_3_n_7 ;
  wire \p_Val2_20_2_reg_1356[7]_i_4_n_7 ;
  wire \p_Val2_20_2_reg_1356[7]_i_5_n_7 ;
  wire \p_Val2_20_2_reg_1356_reg[3]_i_1_n_10 ;
  wire \p_Val2_20_2_reg_1356_reg[3]_i_1_n_7 ;
  wire \p_Val2_20_2_reg_1356_reg[3]_i_1_n_8 ;
  wire \p_Val2_20_2_reg_1356_reg[3]_i_1_n_9 ;
  wire \p_Val2_20_2_reg_1356_reg[7]_i_1_n_10 ;
  wire \p_Val2_20_2_reg_1356_reg[7]_i_1_n_8 ;
  wire \p_Val2_20_2_reg_1356_reg[7]_i_1_n_9 ;
  wire [7:0]p_Val2_20_3_fu_1182_p2;
  wire \p_Val2_20_3_reg_1361[3]_i_2_n_7 ;
  wire \p_Val2_20_3_reg_1361[3]_i_3_n_7 ;
  wire \p_Val2_20_3_reg_1361[3]_i_4_n_7 ;
  wire \p_Val2_20_3_reg_1361[3]_i_5_n_7 ;
  wire \p_Val2_20_3_reg_1361[7]_i_2_n_7 ;
  wire \p_Val2_20_3_reg_1361[7]_i_3_n_7 ;
  wire \p_Val2_20_3_reg_1361[7]_i_4_n_7 ;
  wire \p_Val2_20_3_reg_1361[7]_i_5_n_7 ;
  wire \p_Val2_20_3_reg_1361_reg[3]_i_1_n_10 ;
  wire \p_Val2_20_3_reg_1361_reg[3]_i_1_n_7 ;
  wire \p_Val2_20_3_reg_1361_reg[3]_i_1_n_8 ;
  wire \p_Val2_20_3_reg_1361_reg[3]_i_1_n_9 ;
  wire [31:0]\p_Val2_20_3_reg_1361_reg[7]_0 ;
  wire \p_Val2_20_3_reg_1361_reg[7]_i_1_n_10 ;
  wire \p_Val2_20_3_reg_1361_reg[7]_i_1_n_8 ;
  wire \p_Val2_20_3_reg_1361_reg[7]_i_1_n_9 ;
  wire [7:0]p_Val2_9_fu_957_p2;
  wire \p_Val2_9_reg_1346[3]_i_2_n_7 ;
  wire \p_Val2_9_reg_1346[3]_i_3_n_7 ;
  wire \p_Val2_9_reg_1346[3]_i_4_n_7 ;
  wire \p_Val2_9_reg_1346[3]_i_5_n_7 ;
  wire \p_Val2_9_reg_1346[7]_i_3_n_7 ;
  wire \p_Val2_9_reg_1346[7]_i_4_n_7 ;
  wire \p_Val2_9_reg_1346[7]_i_5_n_7 ;
  wire \p_Val2_9_reg_1346[7]_i_6_n_7 ;
  wire \p_Val2_9_reg_1346_reg[3]_i_1_n_10 ;
  wire \p_Val2_9_reg_1346_reg[3]_i_1_n_7 ;
  wire \p_Val2_9_reg_1346_reg[3]_i_1_n_8 ;
  wire \p_Val2_9_reg_1346_reg[3]_i_1_n_9 ;
  wire \p_Val2_9_reg_1346_reg[7]_i_2_n_10 ;
  wire \p_Val2_9_reg_1346_reg[7]_i_2_n_8 ;
  wire \p_Val2_9_reg_1346_reg[7]_i_2_n_9 ;
  wire sel;
  wire [5:0]sel0;
  wire [7:7]sel0__0;
  wire [7:0]sf_1_fu_469_p2;
  wire [7:0]sf_reg_294;
  wire \sf_reg_294[5]_i_2_n_7 ;
  wire \sf_reg_294[7]_i_4_n_7 ;
  wire start_for_Relu1D_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__10_n_7;
  wire start_once_reg_reg_0;
  wire [7:0]tmp_127_reg_1301;
  wire tmp_127_reg_13010;
  wire \tmp_127_reg_1301[3]_i_12_n_7 ;
  wire [0:0]\tmp_127_reg_1301[3]_i_9 ;
  wire \tmp_127_reg_1301[7]_i_14_n_7 ;
  wire \tmp_127_reg_1301[7]_i_15_n_7 ;
  wire \tmp_127_reg_1301[7]_i_16_n_7 ;
  wire \tmp_127_reg_1301[7]_i_17_n_7 ;
  wire \tmp_127_reg_1301[7]_i_18_n_7 ;
  wire \tmp_127_reg_1301[7]_i_19_n_7 ;
  wire \tmp_127_reg_1301[7]_i_20_n_7 ;
  wire \tmp_127_reg_1301[7]_i_21_n_7 ;
  wire \tmp_127_reg_1301[7]_i_22_n_7 ;
  wire \tmp_127_reg_1301[7]_i_23_n_7 ;
  wire \tmp_127_reg_1301[7]_i_24_n_7 ;
  wire \tmp_127_reg_1301[7]_i_25_n_7 ;
  wire \tmp_127_reg_1301[7]_i_26_n_7 ;
  wire \tmp_127_reg_1301[7]_i_27_n_7 ;
  wire \tmp_127_reg_1301[7]_i_28_n_7 ;
  wire \tmp_127_reg_1301[7]_i_29_n_7 ;
  wire \tmp_127_reg_1301_reg[7]_i_10_n_10 ;
  wire \tmp_127_reg_1301_reg[7]_i_11_0 ;
  wire \tmp_127_reg_1301_reg[7]_i_11_1 ;
  wire \tmp_127_reg_1301_reg[7]_i_11_2 ;
  wire \tmp_127_reg_1301_reg[7]_i_11_3 ;
  wire \tmp_127_reg_1301_reg[7]_i_11_n_10 ;
  wire \tmp_127_reg_1301_reg[7]_i_11_n_7 ;
  wire \tmp_127_reg_1301_reg[7]_i_11_n_8 ;
  wire \tmp_127_reg_1301_reg[7]_i_11_n_9 ;
  wire \tmp_127_reg_1301_reg[7]_i_9_n_10 ;
  wire [7:0]tmp_128_reg_1316;
  wire \tmp_128_reg_1316[3]_i_12_n_7 ;
  wire [0:0]\tmp_128_reg_1316[3]_i_9 ;
  wire \tmp_128_reg_1316[7]_i_14_n_7 ;
  wire \tmp_128_reg_1316[7]_i_15_n_7 ;
  wire \tmp_128_reg_1316[7]_i_16_n_7 ;
  wire \tmp_128_reg_1316[7]_i_17_n_7 ;
  wire \tmp_128_reg_1316[7]_i_18_n_7 ;
  wire \tmp_128_reg_1316[7]_i_19_n_7 ;
  wire \tmp_128_reg_1316[7]_i_20_n_7 ;
  wire \tmp_128_reg_1316[7]_i_21_n_7 ;
  wire \tmp_128_reg_1316[7]_i_22_n_7 ;
  wire \tmp_128_reg_1316[7]_i_23_n_7 ;
  wire \tmp_128_reg_1316[7]_i_24_n_7 ;
  wire \tmp_128_reg_1316[7]_i_25_n_7 ;
  wire \tmp_128_reg_1316[7]_i_26_n_7 ;
  wire \tmp_128_reg_1316[7]_i_27_n_7 ;
  wire \tmp_128_reg_1316[7]_i_28_n_7 ;
  wire \tmp_128_reg_1316[7]_i_29_n_7 ;
  wire [7:0]\tmp_128_reg_1316_reg[7]_0 ;
  wire \tmp_128_reg_1316_reg[7]_i_10_n_10 ;
  wire \tmp_128_reg_1316_reg[7]_i_11_0 ;
  wire \tmp_128_reg_1316_reg[7]_i_11_1 ;
  wire \tmp_128_reg_1316_reg[7]_i_11_2 ;
  wire \tmp_128_reg_1316_reg[7]_i_11_3 ;
  wire \tmp_128_reg_1316_reg[7]_i_11_n_10 ;
  wire \tmp_128_reg_1316_reg[7]_i_11_n_7 ;
  wire \tmp_128_reg_1316_reg[7]_i_11_n_8 ;
  wire \tmp_128_reg_1316_reg[7]_i_11_n_9 ;
  wire \tmp_128_reg_1316_reg[7]_i_9_n_10 ;
  wire [7:0]tmp_129_reg_1331;
  wire \tmp_129_reg_1331[3]_i_12_n_7 ;
  wire [0:0]\tmp_129_reg_1331[3]_i_9 ;
  wire \tmp_129_reg_1331[7]_i_14_n_7 ;
  wire \tmp_129_reg_1331[7]_i_15_n_7 ;
  wire \tmp_129_reg_1331[7]_i_16_n_7 ;
  wire \tmp_129_reg_1331[7]_i_17_n_7 ;
  wire \tmp_129_reg_1331[7]_i_18_n_7 ;
  wire \tmp_129_reg_1331[7]_i_19_n_7 ;
  wire \tmp_129_reg_1331[7]_i_20_n_7 ;
  wire \tmp_129_reg_1331[7]_i_21_n_7 ;
  wire \tmp_129_reg_1331[7]_i_22_n_7 ;
  wire \tmp_129_reg_1331[7]_i_23_n_7 ;
  wire \tmp_129_reg_1331[7]_i_24_n_7 ;
  wire \tmp_129_reg_1331[7]_i_25_n_7 ;
  wire \tmp_129_reg_1331[7]_i_26_n_7 ;
  wire \tmp_129_reg_1331[7]_i_27_n_7 ;
  wire \tmp_129_reg_1331[7]_i_28_n_7 ;
  wire \tmp_129_reg_1331[7]_i_29_n_7 ;
  wire [7:0]\tmp_129_reg_1331_reg[7]_0 ;
  wire \tmp_129_reg_1331_reg[7]_i_10_n_10 ;
  wire \tmp_129_reg_1331_reg[7]_i_11_0 ;
  wire \tmp_129_reg_1331_reg[7]_i_11_1 ;
  wire \tmp_129_reg_1331_reg[7]_i_11_2 ;
  wire \tmp_129_reg_1331_reg[7]_i_11_3 ;
  wire \tmp_129_reg_1331_reg[7]_i_11_n_10 ;
  wire \tmp_129_reg_1331_reg[7]_i_11_n_7 ;
  wire \tmp_129_reg_1331_reg[7]_i_11_n_8 ;
  wire \tmp_129_reg_1331_reg[7]_i_11_n_9 ;
  wire \tmp_129_reg_1331_reg[7]_i_9_n_10 ;
  wire tmp_203_1_fu_634_p2;
  wire tmp_203_1_reg_1311;
  wire tmp_203_2_fu_704_p2;
  wire tmp_203_2_reg_1326;
  wire tmp_203_3_fu_774_p2;
  wire tmp_203_3_reg_1341;
  wire tmp_366_reg_1291;
  wire \tmp_366_reg_1291[0]_i_10_n_7 ;
  wire \tmp_366_reg_1291[0]_i_11_n_7 ;
  wire \tmp_366_reg_1291[0]_i_12_n_7 ;
  wire \tmp_366_reg_1291[0]_i_13_n_7 ;
  wire \tmp_366_reg_1291[0]_i_14_n_7 ;
  wire \tmp_366_reg_1291[0]_i_15_n_7 ;
  wire \tmp_366_reg_1291[0]_i_2_n_7 ;
  wire \tmp_366_reg_1291[0]_i_4_n_7 ;
  wire \tmp_366_reg_1291[0]_i_5_n_7 ;
  wire \tmp_366_reg_1291[0]_i_6_n_7 ;
  wire \tmp_366_reg_1291[0]_i_7_n_7 ;
  wire \tmp_366_reg_1291[0]_i_8_n_7 ;
  wire \tmp_366_reg_1291[0]_i_9_n_7 ;
  wire [3:0]\tmp_366_reg_1291_reg[0]_0 ;
  wire [0:0]\tmp_366_reg_1291_reg[0]_1 ;
  wire \tmp_366_reg_1291_reg[0]_i_1_n_10 ;
  wire \tmp_366_reg_1291_reg[0]_i_1_n_8 ;
  wire \tmp_366_reg_1291_reg[0]_i_1_n_9 ;
  wire \tmp_366_reg_1291_reg[0]_i_3_0 ;
  wire \tmp_366_reg_1291_reg[0]_i_3_1 ;
  wire \tmp_366_reg_1291_reg[0]_i_3_2 ;
  wire \tmp_366_reg_1291_reg[0]_i_3_3 ;
  wire \tmp_366_reg_1291_reg[0]_i_3_n_10 ;
  wire \tmp_366_reg_1291_reg[0]_i_3_n_13 ;
  wire \tmp_366_reg_1291_reg[0]_i_3_n_14 ;
  wire \tmp_366_reg_1291_reg[0]_i_3_n_7 ;
  wire \tmp_366_reg_1291_reg[0]_i_3_n_8 ;
  wire \tmp_366_reg_1291_reg[0]_i_3_n_9 ;
  wire tmp_369_reg_1306;
  wire \tmp_369_reg_1306[0]_i_10_n_7 ;
  wire \tmp_369_reg_1306[0]_i_11_n_7 ;
  wire \tmp_369_reg_1306[0]_i_12_n_7 ;
  wire \tmp_369_reg_1306[0]_i_13_n_7 ;
  wire \tmp_369_reg_1306[0]_i_14_n_7 ;
  wire \tmp_369_reg_1306[0]_i_15_n_7 ;
  wire \tmp_369_reg_1306[0]_i_16_n_7 ;
  wire \tmp_369_reg_1306[0]_i_2_n_7 ;
  wire \tmp_369_reg_1306[0]_i_5_n_7 ;
  wire \tmp_369_reg_1306[0]_i_6_n_7 ;
  wire \tmp_369_reg_1306[0]_i_7_n_7 ;
  wire \tmp_369_reg_1306[0]_i_9_n_7 ;
  wire [3:0]\tmp_369_reg_1306_reg[0]_0 ;
  wire [0:0]\tmp_369_reg_1306_reg[0]_1 ;
  wire [0:0]\tmp_369_reg_1306_reg[0]_2 ;
  wire \tmp_369_reg_1306_reg[0]_i_1_n_10 ;
  wire \tmp_369_reg_1306_reg[0]_i_1_n_8 ;
  wire \tmp_369_reg_1306_reg[0]_i_1_n_9 ;
  wire \tmp_369_reg_1306_reg[0]_i_3_0 ;
  wire \tmp_369_reg_1306_reg[0]_i_3_1 ;
  wire \tmp_369_reg_1306_reg[0]_i_3_2 ;
  wire \tmp_369_reg_1306_reg[0]_i_3_3 ;
  wire \tmp_369_reg_1306_reg[0]_i_3_n_10 ;
  wire \tmp_369_reg_1306_reg[0]_i_3_n_13 ;
  wire \tmp_369_reg_1306_reg[0]_i_3_n_14 ;
  wire \tmp_369_reg_1306_reg[0]_i_3_n_7 ;
  wire \tmp_369_reg_1306_reg[0]_i_3_n_8 ;
  wire \tmp_369_reg_1306_reg[0]_i_3_n_9 ;
  wire [6:6]tmp_370_fu_606_p1;
  wire [3:3]tmp_370_fu_606_p1__0;
  wire tmp_372_reg_1321;
  wire \tmp_372_reg_1321[0]_i_10_n_7 ;
  wire \tmp_372_reg_1321[0]_i_11_n_7 ;
  wire \tmp_372_reg_1321[0]_i_12_n_7 ;
  wire \tmp_372_reg_1321[0]_i_13_n_7 ;
  wire \tmp_372_reg_1321[0]_i_14_n_7 ;
  wire \tmp_372_reg_1321[0]_i_15_n_7 ;
  wire \tmp_372_reg_1321[0]_i_16_n_7 ;
  wire \tmp_372_reg_1321[0]_i_2_n_7 ;
  wire \tmp_372_reg_1321[0]_i_5_n_7 ;
  wire \tmp_372_reg_1321[0]_i_6_n_7 ;
  wire \tmp_372_reg_1321[0]_i_7_n_7 ;
  wire \tmp_372_reg_1321[0]_i_9_n_7 ;
  wire [3:0]\tmp_372_reg_1321_reg[0]_0 ;
  wire [0:0]\tmp_372_reg_1321_reg[0]_1 ;
  wire [0:0]\tmp_372_reg_1321_reg[0]_2 ;
  wire \tmp_372_reg_1321_reg[0]_i_1_n_10 ;
  wire \tmp_372_reg_1321_reg[0]_i_1_n_8 ;
  wire \tmp_372_reg_1321_reg[0]_i_1_n_9 ;
  wire \tmp_372_reg_1321_reg[0]_i_3_0 ;
  wire \tmp_372_reg_1321_reg[0]_i_3_1 ;
  wire \tmp_372_reg_1321_reg[0]_i_3_2 ;
  wire \tmp_372_reg_1321_reg[0]_i_3_3 ;
  wire \tmp_372_reg_1321_reg[0]_i_3_n_10 ;
  wire \tmp_372_reg_1321_reg[0]_i_3_n_13 ;
  wire \tmp_372_reg_1321_reg[0]_i_3_n_14 ;
  wire \tmp_372_reg_1321_reg[0]_i_3_n_7 ;
  wire \tmp_372_reg_1321_reg[0]_i_3_n_8 ;
  wire \tmp_372_reg_1321_reg[0]_i_3_n_9 ;
  wire [6:6]tmp_373_fu_676_p1;
  wire [3:3]tmp_373_fu_676_p1__0;
  wire tmp_375_reg_1336;
  wire \tmp_375_reg_1336[0]_i_10_n_7 ;
  wire \tmp_375_reg_1336[0]_i_11_n_7 ;
  wire \tmp_375_reg_1336[0]_i_12_n_7 ;
  wire \tmp_375_reg_1336[0]_i_13_n_7 ;
  wire \tmp_375_reg_1336[0]_i_14_n_7 ;
  wire \tmp_375_reg_1336[0]_i_15_n_7 ;
  wire \tmp_375_reg_1336[0]_i_16_n_7 ;
  wire \tmp_375_reg_1336[0]_i_2_n_7 ;
  wire \tmp_375_reg_1336[0]_i_5_n_7 ;
  wire \tmp_375_reg_1336[0]_i_6_n_7 ;
  wire \tmp_375_reg_1336[0]_i_7_n_7 ;
  wire \tmp_375_reg_1336[0]_i_9_n_7 ;
  wire [3:0]\tmp_375_reg_1336_reg[0]_0 ;
  wire [0:0]\tmp_375_reg_1336_reg[0]_1 ;
  wire [0:0]\tmp_375_reg_1336_reg[0]_2 ;
  wire \tmp_375_reg_1336_reg[0]_i_1_n_10 ;
  wire \tmp_375_reg_1336_reg[0]_i_1_n_8 ;
  wire \tmp_375_reg_1336_reg[0]_i_1_n_9 ;
  wire \tmp_375_reg_1336_reg[0]_i_3_0 ;
  wire \tmp_375_reg_1336_reg[0]_i_3_1 ;
  wire \tmp_375_reg_1336_reg[0]_i_3_2 ;
  wire \tmp_375_reg_1336_reg[0]_i_3_3 ;
  wire \tmp_375_reg_1336_reg[0]_i_3_n_10 ;
  wire \tmp_375_reg_1336_reg[0]_i_3_n_13 ;
  wire \tmp_375_reg_1336_reg[0]_i_3_n_14 ;
  wire \tmp_375_reg_1336_reg[0]_i_3_n_7 ;
  wire \tmp_375_reg_1336_reg[0]_i_3_n_8 ;
  wire \tmp_375_reg_1336_reg[0]_i_3_n_9 ;
  wire [6:6]tmp_376_fu_746_p1;
  wire [3:3]tmp_376_fu_746_p1__0;
  wire [11:8]tmp_84_mid2_fu_429_p3;
  wire [11:6]tmp_86_fu_457_p2;
  wire [6:0]tmp_86_reg_1247_reg_0;
  wire [1:0]tmp_86_reg_1247_reg_1;
  wire [0:0]tmp_86_reg_1247_reg_10;
  wire [1:0]tmp_86_reg_1247_reg_11;
  wire [0:0]tmp_86_reg_1247_reg_12;
  wire [0:0]tmp_86_reg_1247_reg_13;
  wire [0:0]tmp_86_reg_1247_reg_14;
  wire [1:0]tmp_86_reg_1247_reg_2;
  wire [1:0]tmp_86_reg_1247_reg_3;
  wire [3:0]tmp_86_reg_1247_reg_4;
  wire [1:0]tmp_86_reg_1247_reg_5;
  wire [0:0]tmp_86_reg_1247_reg_6;
  wire [1:0]tmp_86_reg_1247_reg_7;
  wire [0:0]tmp_86_reg_1247_reg_8;
  wire [1:0]tmp_86_reg_1247_reg_9;
  wire [1:0]tmp_86_reg_1247_reg_rep_0;
  wire [1:0]tmp_86_reg_1247_reg_rep_1;
  wire [0:0]tmp_86_reg_1247_reg_rep_2;
  wire [1:0]tmp_86_reg_1247_reg_rep_3;
  wire [0:0]tmp_86_reg_1247_reg_rep_4;
  wire [1:0]tmp_86_reg_1247_reg_rep_5;
  wire [0:0]tmp_86_reg_1247_reg_rep_6;
  wire [1:0]tmp_86_reg_1247_reg_rep_7;
  wire [0:0]tmp_86_reg_1247_reg_rep_8;
  wire [0:0]tmp_86_reg_1247_reg_rep_9;
  wire [6:0]tmp_86_reg_1247_reg_rep__0_0;
  wire [1:0]tmp_86_reg_1247_reg_rep__0_1;
  wire [0:0]tmp_86_reg_1247_reg_rep__0_10;
  wire [1:0]tmp_86_reg_1247_reg_rep__0_11;
  wire [0:0]tmp_86_reg_1247_reg_rep__0_12;
  wire [0:0]tmp_86_reg_1247_reg_rep__0_13;
  wire [0:0]tmp_86_reg_1247_reg_rep__0_14;
  wire [1:0]tmp_86_reg_1247_reg_rep__0_2;
  wire [1:0]tmp_86_reg_1247_reg_rep__0_3;
  wire [3:0]tmp_86_reg_1247_reg_rep__0_4;
  wire [1:0]tmp_86_reg_1247_reg_rep__0_5;
  wire [0:0]tmp_86_reg_1247_reg_rep__0_6;
  wire [1:0]tmp_86_reg_1247_reg_rep__0_7;
  wire [0:0]tmp_86_reg_1247_reg_rep__0_8;
  wire [1:0]tmp_86_reg_1247_reg_rep__0_9;
  wire [6:0]tmp_86_reg_1247_reg_rep__1_0;
  wire [1:0]tmp_86_reg_1247_reg_rep__1_1;
  wire [0:0]tmp_86_reg_1247_reg_rep__1_10;
  wire [1:0]tmp_86_reg_1247_reg_rep__1_11;
  wire [0:0]tmp_86_reg_1247_reg_rep__1_12;
  wire [0:0]tmp_86_reg_1247_reg_rep__1_13;
  wire [0:0]tmp_86_reg_1247_reg_rep__1_14;
  wire [1:0]tmp_86_reg_1247_reg_rep__1_2;
  wire [1:0]tmp_86_reg_1247_reg_rep__1_3;
  wire [3:0]tmp_86_reg_1247_reg_rep__1_4;
  wire [1:0]tmp_86_reg_1247_reg_rep__1_5;
  wire [0:0]tmp_86_reg_1247_reg_rep__1_6;
  wire [1:0]tmp_86_reg_1247_reg_rep__1_7;
  wire [0:0]tmp_86_reg_1247_reg_rep__1_8;
  wire [1:0]tmp_86_reg_1247_reg_rep__1_9;
  wire tmp_86_reg_1247_reg_rep_i_13_n_7;
  wire tmp_86_reg_1247_reg_rep_i_16_n_7;
  wire tmp_86_reg_1247_reg_rep_i_17_n_7;
  wire tmp_86_reg_1247_reg_rep_i_3_n_10;
  wire tmp_86_reg_1247_reg_rep_i_4_n_10;
  wire tmp_86_reg_1247_reg_rep_i_4_n_7;
  wire tmp_86_reg_1247_reg_rep_i_4_n_8;
  wire tmp_86_reg_1247_reg_rep_i_4_n_9;
  wire \tmp_88_reg_1252[0]_i_1_n_7 ;
  wire \tmp_88_reg_1252[0]_i_2_n_7 ;
  wire \tmp_88_reg_1252[0]_i_3_n_7 ;
  wire tmp_88_reg_1252_pp0_iter1_reg;
  wire tmp_88_reg_1252_pp0_iter2_reg;
  wire tmp_88_reg_1252_pp0_iter3_reg;
  wire \tmp_88_reg_1252_reg_n_7_[0] ;
  wire tmp_97_fu_564_p2;
  wire tmp_97_reg_1296;
  wire [7:0]tmp_s_reg_1286;
  wire \tmp_s_reg_1286[3]_i_14_n_7 ;
  wire [0:0]\tmp_s_reg_1286[3]_i_9 ;
  wire \tmp_s_reg_1286[7]_i_18_n_7 ;
  wire \tmp_s_reg_1286[7]_i_19_n_7 ;
  wire \tmp_s_reg_1286[7]_i_20_n_7 ;
  wire \tmp_s_reg_1286[7]_i_21_n_7 ;
  wire \tmp_s_reg_1286[7]_i_22_n_7 ;
  wire \tmp_s_reg_1286[7]_i_23_n_7 ;
  wire \tmp_s_reg_1286[7]_i_24_n_7 ;
  wire \tmp_s_reg_1286[7]_i_25_n_7 ;
  wire \tmp_s_reg_1286[7]_i_26_n_7 ;
  wire \tmp_s_reg_1286[7]_i_27_n_7 ;
  wire \tmp_s_reg_1286[7]_i_28_n_7 ;
  wire \tmp_s_reg_1286[7]_i_29_n_7 ;
  wire \tmp_s_reg_1286[7]_i_30_n_7 ;
  wire \tmp_s_reg_1286[7]_i_31_n_7 ;
  wire \tmp_s_reg_1286[7]_i_32_n_7 ;
  wire \tmp_s_reg_1286[7]_i_33_n_7 ;
  wire [7:0]\tmp_s_reg_1286_reg[7]_0 ;
  wire \tmp_s_reg_1286_reg[7]_i_10_n_10 ;
  wire \tmp_s_reg_1286_reg[7]_i_13_n_10 ;
  wire \tmp_s_reg_1286_reg[7]_i_14_0 ;
  wire \tmp_s_reg_1286_reg[7]_i_14_1 ;
  wire \tmp_s_reg_1286_reg[7]_i_14_2 ;
  wire \tmp_s_reg_1286_reg[7]_i_14_3 ;
  wire \tmp_s_reg_1286_reg[7]_i_14_n_10 ;
  wire \tmp_s_reg_1286_reg[7]_i_14_n_7 ;
  wire \tmp_s_reg_1286_reg[7]_i_14_n_8 ;
  wire \tmp_s_reg_1286_reg[7]_i_14_n_9 ;
  wire weights8_m_weights_V_1_ce0;
  wire [3:3]\NLW_indvar_flatten7_reg_261_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_reg_272_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_reg_272_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_0_V_5_fu_180_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_1_V_5_fu_184_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_2_V_5_fu_188_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_3_V_5_fu_192_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_20_1_reg_1351_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_20_2_reg_1356_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_20_3_reg_1361_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_9_reg_1346_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_127_reg_1301_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_127_reg_1301_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_127_reg_1301_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_127_reg_1301_reg[7]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_128_reg_1316_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_128_reg_1316_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_128_reg_1316_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_128_reg_1316_reg[7]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_129_reg_1331_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_129_reg_1331_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_129_reg_1331_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_129_reg_1331_reg[7]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_366_reg_1291_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_369_reg_1306_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_372_reg_1321_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_375_reg_1336_reg[0]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_86_reg_1247_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_DBITERR_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_SBITERR_UNCONNECTED;
  wire [31:7]NLW_tmp_86_reg_1247_reg_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_86_reg_1247_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_86_reg_1247_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_86_reg_1247_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_86_reg_1247_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_86_reg_1247_reg_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_rep_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_rep_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_rep_DBITERR_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_rep_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_rep_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_rep_SBITERR_UNCONNECTED;
  wire [31:7]NLW_tmp_86_reg_1247_reg_rep_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_86_reg_1247_reg_rep_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_86_reg_1247_reg_rep_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_86_reg_1247_reg_rep_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_86_reg_1247_reg_rep_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_86_reg_1247_reg_rep_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_rep__0_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_rep__0_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_rep__0_DBITERR_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_rep__0_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_rep__0_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_rep__0_SBITERR_UNCONNECTED;
  wire [31:7]NLW_tmp_86_reg_1247_reg_rep__0_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_86_reg_1247_reg_rep__0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_86_reg_1247_reg_rep__0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_86_reg_1247_reg_rep__0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_86_reg_1247_reg_rep__0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_86_reg_1247_reg_rep__0_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_rep__1_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_rep__1_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_rep__1_DBITERR_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_rep__1_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_rep__1_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_86_reg_1247_reg_rep__1_SBITERR_UNCONNECTED;
  wire [31:7]NLW_tmp_86_reg_1247_reg_rep__1_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_86_reg_1247_reg_rep__1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_86_reg_1247_reg_rep__1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_86_reg_1247_reg_rep__1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_86_reg_1247_reg_rep__1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_86_reg_1247_reg_rep__1_RDADDRECC_UNCONNECTED;
  wire [3:1]NLW_tmp_86_reg_1247_reg_rep_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_86_reg_1247_reg_rep_i_3_O_UNCONNECTED;
  wire [3:1]\NLW_tmp_s_reg_1286_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_s_reg_1286_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_s_reg_1286_reg[7]_i_13_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_s_reg_1286_reg[7]_i_13_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8080808080008080)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(cnv_37PRL_V_V_full_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_7),
        .I2(tmp_88_reg_1252_pp0_iter3_reg),
        .I3(\exitcond_flatten7_reg_1225_pp0_iter1_reg_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_36_V_V_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h2333233323333333)) 
    \ap_CS_fsm[0]_i_1__13 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_7_[1] ),
        .I2(Q[0]),
        .I3(Conv1DMac_new_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_Relu1D_U0_full_n),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAFFEFAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__13 
       (.I0(\ap_CS_fsm[1]_i_2__11_n_7 ),
        .I1(\ap_CS_fsm[2]_i_3__7_n_7 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\ap_CS_fsm[2]_i_2__7_n_7 ),
        .I5(\ap_CS_fsm_reg_n_7_[1] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFEAA0000)) 
    \ap_CS_fsm[1]_i_2__11 
       (.I0(\ap_CS_fsm_reg_n_7_[1] ),
        .I1(start_for_Relu1D_U0_full_n),
        .I2(start_once_reg),
        .I3(Conv1DMac_new_U0_ap_start),
        .I4(Q[0]),
        .O(\ap_CS_fsm[1]_i_2__11_n_7 ));
  LUT5 #(
    .INIT(32'h88888A88)) 
    \ap_CS_fsm[2]_i_1__8 
       (.I0(\ap_CS_fsm_reg_n_7_[1] ),
        .I1(\ap_CS_fsm[2]_i_2__7_n_7 ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[2]_i_3__7_n_7 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_2__7 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_7),
        .I2(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm[2]_i_2__7_n_7 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_3__7 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(exitcond_flatten7_fu_337_p2),
        .O(\ap_CS_fsm[2]_i_3__7_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_7_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8A8A008A8A8A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\macRegisters_0_V_5_fu_180[7]_i_4_n_7 ),
        .I3(exitcond_flatten7_fu_337_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\ap_CS_fsm_reg_n_7_[1] ),
        .O(ap_enable_reg_pp0_iter0_i_1__5_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__5_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8A800000)) 
    ap_enable_reg_pp0_iter1_i_1__11
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[2]_i_3__7_n_7 ),
        .O(ap_enable_reg_pp0_iter1_i_1__11_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__11_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_7),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter3_i_1__1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__1_n_7),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h88A000A0)) 
    ap_enable_reg_pp0_iter4_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_7),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\macRegisters_0_V_5_fu_180[7]_i_4_n_7 ),
        .O(ap_enable_reg_pp0_iter4_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1__1_n_7),
        .Q(ap_enable_reg_pp0_iter4_reg_n_7),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond_flatten7_reg_1225[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_7_[1] ),
        .I1(ap_block_pp0_stage0_subdone),
        .O(exitcond_flatten7_reg_12250));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \exitcond_flatten7_reg_1225[0]_i_2 
       (.I0(\exitcond_flatten7_reg_1225[0]_i_4_n_7 ),
        .I1(\exitcond_flatten7_reg_1225[0]_i_5_n_7 ),
        .I2(indvar_flatten7_reg_261_reg[16]),
        .I3(indvar_flatten7_reg_261_reg[17]),
        .I4(indvar_flatten7_reg_261_reg[18]),
        .I5(indvar_flatten7_reg_261_reg[19]),
        .O(exitcond_flatten7_fu_337_p2));
  LUT6 #(
    .INIT(64'h04FF040404040404)) 
    \exitcond_flatten7_reg_1225[0]_i_3 
       (.I0(cnv_36_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten7_reg_1225_pp0_iter1_reg_reg_n_7_[0] ),
        .I3(cnv_37PRL_V_V_full_n),
        .I4(tmp_88_reg_1252_pp0_iter3_reg),
        .I5(ap_enable_reg_pp0_iter4_reg_n_7),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \exitcond_flatten7_reg_1225[0]_i_4 
       (.I0(\exitcond_flatten7_reg_1225[0]_i_6_n_7 ),
        .I1(indvar_flatten7_reg_261_reg[2]),
        .I2(indvar_flatten7_reg_261_reg[1]),
        .I3(indvar_flatten7_reg_261_reg[4]),
        .I4(indvar_flatten7_reg_261_reg[3]),
        .I5(\exitcond_flatten7_reg_1225[0]_i_7_n_7 ),
        .O(\exitcond_flatten7_reg_1225[0]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \exitcond_flatten7_reg_1225[0]_i_5 
       (.I0(indvar_flatten7_reg_261_reg[20]),
        .I1(indvar_flatten7_reg_261_reg[21]),
        .I2(indvar_flatten7_reg_261_reg[0]),
        .I3(indvar_flatten7_reg_261_reg[22]),
        .O(\exitcond_flatten7_reg_1225[0]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten7_reg_1225[0]_i_6 
       (.I0(indvar_flatten7_reg_261_reg[8]),
        .I1(indvar_flatten7_reg_261_reg[7]),
        .I2(indvar_flatten7_reg_261_reg[6]),
        .I3(indvar_flatten7_reg_261_reg[5]),
        .O(\exitcond_flatten7_reg_1225[0]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \exitcond_flatten7_reg_1225[0]_i_7 
       (.I0(indvar_flatten7_reg_261_reg[13]),
        .I1(indvar_flatten7_reg_261_reg[14]),
        .I2(indvar_flatten7_reg_261_reg[23]),
        .I3(indvar_flatten7_reg_261_reg[15]),
        .I4(\exitcond_flatten7_reg_1225[0]_i_8_n_7 ),
        .O(\exitcond_flatten7_reg_1225[0]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten7_reg_1225[0]_i_8 
       (.I0(indvar_flatten7_reg_261_reg[12]),
        .I1(indvar_flatten7_reg_261_reg[11]),
        .I2(indvar_flatten7_reg_261_reg[10]),
        .I3(indvar_flatten7_reg_261_reg[9]),
        .O(\exitcond_flatten7_reg_1225[0]_i_8_n_7 ));
  FDRE \exitcond_flatten7_reg_1225_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten7_reg_12250),
        .D(exitcond_flatten7_reg_1225),
        .Q(\exitcond_flatten7_reg_1225_pp0_iter1_reg_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \exitcond_flatten7_reg_1225_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten7_reg_12250),
        .D(exitcond_flatten7_fu_337_p2),
        .Q(exitcond_flatten7_reg_1225),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten7_reg_261[0]_i_2 
       (.I0(indvar_flatten7_reg_261_reg[0]),
        .O(\indvar_flatten7_reg_261[0]_i_2_n_7 ));
  FDRE \indvar_flatten7_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten7_reg_261_reg[0]),
        .R(clear));
  CARRY4 \indvar_flatten7_reg_261_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten7_reg_261_reg[0]_i_1_n_7 ,\indvar_flatten7_reg_261_reg[0]_i_1_n_8 ,\indvar_flatten7_reg_261_reg[0]_i_1_n_9 ,\indvar_flatten7_reg_261_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten7_reg_261_reg[0]_i_1_n_11 ,\indvar_flatten7_reg_261_reg[0]_i_1_n_12 ,\indvar_flatten7_reg_261_reg[0]_i_1_n_13 ,\indvar_flatten7_reg_261_reg[0]_i_1_n_14 }),
        .S({indvar_flatten7_reg_261_reg[3:1],\indvar_flatten7_reg_261[0]_i_2_n_7 }));
  FDRE \indvar_flatten7_reg_261_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten7_reg_261_reg[10]),
        .R(clear));
  FDRE \indvar_flatten7_reg_261_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten7_reg_261_reg[11]),
        .R(clear));
  FDRE \indvar_flatten7_reg_261_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[12]_i_1_n_14 ),
        .Q(indvar_flatten7_reg_261_reg[12]),
        .R(clear));
  CARRY4 \indvar_flatten7_reg_261_reg[12]_i_1 
       (.CI(\indvar_flatten7_reg_261_reg[8]_i_1_n_7 ),
        .CO({\indvar_flatten7_reg_261_reg[12]_i_1_n_7 ,\indvar_flatten7_reg_261_reg[12]_i_1_n_8 ,\indvar_flatten7_reg_261_reg[12]_i_1_n_9 ,\indvar_flatten7_reg_261_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten7_reg_261_reg[12]_i_1_n_11 ,\indvar_flatten7_reg_261_reg[12]_i_1_n_12 ,\indvar_flatten7_reg_261_reg[12]_i_1_n_13 ,\indvar_flatten7_reg_261_reg[12]_i_1_n_14 }),
        .S(indvar_flatten7_reg_261_reg[15:12]));
  FDRE \indvar_flatten7_reg_261_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten7_reg_261_reg[13]),
        .R(clear));
  FDRE \indvar_flatten7_reg_261_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[12]_i_1_n_12 ),
        .Q(indvar_flatten7_reg_261_reg[14]),
        .R(clear));
  FDRE \indvar_flatten7_reg_261_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten7_reg_261_reg[15]),
        .R(clear));
  FDRE \indvar_flatten7_reg_261_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten7_reg_261_reg[16]),
        .R(clear));
  CARRY4 \indvar_flatten7_reg_261_reg[16]_i_1 
       (.CI(\indvar_flatten7_reg_261_reg[12]_i_1_n_7 ),
        .CO({\indvar_flatten7_reg_261_reg[16]_i_1_n_7 ,\indvar_flatten7_reg_261_reg[16]_i_1_n_8 ,\indvar_flatten7_reg_261_reg[16]_i_1_n_9 ,\indvar_flatten7_reg_261_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten7_reg_261_reg[16]_i_1_n_11 ,\indvar_flatten7_reg_261_reg[16]_i_1_n_12 ,\indvar_flatten7_reg_261_reg[16]_i_1_n_13 ,\indvar_flatten7_reg_261_reg[16]_i_1_n_14 }),
        .S(indvar_flatten7_reg_261_reg[19:16]));
  FDRE \indvar_flatten7_reg_261_reg[17] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten7_reg_261_reg[17]),
        .R(clear));
  FDRE \indvar_flatten7_reg_261_reg[18] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[16]_i_1_n_12 ),
        .Q(indvar_flatten7_reg_261_reg[18]),
        .R(clear));
  FDRE \indvar_flatten7_reg_261_reg[19] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[16]_i_1_n_11 ),
        .Q(indvar_flatten7_reg_261_reg[19]),
        .R(clear));
  FDRE \indvar_flatten7_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten7_reg_261_reg[1]),
        .R(clear));
  FDRE \indvar_flatten7_reg_261_reg[20] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[20]_i_1_n_14 ),
        .Q(indvar_flatten7_reg_261_reg[20]),
        .R(clear));
  CARRY4 \indvar_flatten7_reg_261_reg[20]_i_1 
       (.CI(\indvar_flatten7_reg_261_reg[16]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten7_reg_261_reg[20]_i_1_CO_UNCONNECTED [3],\indvar_flatten7_reg_261_reg[20]_i_1_n_8 ,\indvar_flatten7_reg_261_reg[20]_i_1_n_9 ,\indvar_flatten7_reg_261_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten7_reg_261_reg[20]_i_1_n_11 ,\indvar_flatten7_reg_261_reg[20]_i_1_n_12 ,\indvar_flatten7_reg_261_reg[20]_i_1_n_13 ,\indvar_flatten7_reg_261_reg[20]_i_1_n_14 }),
        .S(indvar_flatten7_reg_261_reg[23:20]));
  FDRE \indvar_flatten7_reg_261_reg[21] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[20]_i_1_n_13 ),
        .Q(indvar_flatten7_reg_261_reg[21]),
        .R(clear));
  FDRE \indvar_flatten7_reg_261_reg[22] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[20]_i_1_n_12 ),
        .Q(indvar_flatten7_reg_261_reg[22]),
        .R(clear));
  FDRE \indvar_flatten7_reg_261_reg[23] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[20]_i_1_n_11 ),
        .Q(indvar_flatten7_reg_261_reg[23]),
        .R(clear));
  FDRE \indvar_flatten7_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten7_reg_261_reg[2]),
        .R(clear));
  FDRE \indvar_flatten7_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten7_reg_261_reg[3]),
        .R(clear));
  FDRE \indvar_flatten7_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten7_reg_261_reg[4]),
        .R(clear));
  CARRY4 \indvar_flatten7_reg_261_reg[4]_i_1 
       (.CI(\indvar_flatten7_reg_261_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten7_reg_261_reg[4]_i_1_n_7 ,\indvar_flatten7_reg_261_reg[4]_i_1_n_8 ,\indvar_flatten7_reg_261_reg[4]_i_1_n_9 ,\indvar_flatten7_reg_261_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten7_reg_261_reg[4]_i_1_n_11 ,\indvar_flatten7_reg_261_reg[4]_i_1_n_12 ,\indvar_flatten7_reg_261_reg[4]_i_1_n_13 ,\indvar_flatten7_reg_261_reg[4]_i_1_n_14 }),
        .S(indvar_flatten7_reg_261_reg[7:4]));
  FDRE \indvar_flatten7_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten7_reg_261_reg[5]),
        .R(clear));
  FDRE \indvar_flatten7_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten7_reg_261_reg[6]),
        .R(clear));
  FDRE \indvar_flatten7_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten7_reg_261_reg[7]),
        .R(clear));
  FDRE \indvar_flatten7_reg_261_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten7_reg_261_reg[8]),
        .R(clear));
  CARRY4 \indvar_flatten7_reg_261_reg[8]_i_1 
       (.CI(\indvar_flatten7_reg_261_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten7_reg_261_reg[8]_i_1_n_7 ,\indvar_flatten7_reg_261_reg[8]_i_1_n_8 ,\indvar_flatten7_reg_261_reg[8]_i_1_n_9 ,\indvar_flatten7_reg_261_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten7_reg_261_reg[8]_i_1_n_11 ,\indvar_flatten7_reg_261_reg[8]_i_1_n_12 ,\indvar_flatten7_reg_261_reg[8]_i_1_n_13 ,\indvar_flatten7_reg_261_reg[8]_i_1_n_14 }),
        .S(indvar_flatten7_reg_261_reg[11:8]));
  FDRE \indvar_flatten7_reg_261_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten7_reg_261_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten7_reg_261_reg[9]),
        .R(clear));
  LUT2 #(
    .INIT(4'hE)) 
    \indvar_flatten_reg_272[0]_i_2 
       (.I0(exitcond_flatten_fu_349_p2),
        .I1(indvar_flatten_reg_272_reg[0]),
        .O(\indvar_flatten_reg_272[0]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_272[0]_i_3 
       (.I0(indvar_flatten_reg_272_reg[3]),
        .I1(exitcond_flatten_fu_349_p2),
        .O(\indvar_flatten_reg_272[0]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_272[0]_i_4 
       (.I0(indvar_flatten_reg_272_reg[2]),
        .I1(exitcond_flatten_fu_349_p2),
        .O(\indvar_flatten_reg_272[0]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_272[0]_i_5 
       (.I0(indvar_flatten_reg_272_reg[1]),
        .I1(exitcond_flatten_fu_349_p2),
        .O(\indvar_flatten_reg_272[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'hD)) 
    \indvar_flatten_reg_272[0]_i_6 
       (.I0(indvar_flatten_reg_272_reg[0]),
        .I1(exitcond_flatten_fu_349_p2),
        .O(\indvar_flatten_reg_272[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_272[12]_i_2 
       (.I0(indvar_flatten_reg_272_reg[13]),
        .I1(exitcond_flatten_fu_349_p2),
        .O(\indvar_flatten_reg_272[12]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_272[12]_i_3 
       (.I0(indvar_flatten_reg_272_reg[12]),
        .I1(exitcond_flatten_fu_349_p2),
        .O(\indvar_flatten_reg_272[12]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_272[4]_i_2 
       (.I0(indvar_flatten_reg_272_reg[7]),
        .I1(exitcond_flatten_fu_349_p2),
        .O(\indvar_flatten_reg_272[4]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_272[4]_i_3 
       (.I0(indvar_flatten_reg_272_reg[6]),
        .I1(exitcond_flatten_fu_349_p2),
        .O(\indvar_flatten_reg_272[4]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_272[4]_i_4 
       (.I0(indvar_flatten_reg_272_reg[5]),
        .I1(exitcond_flatten_fu_349_p2),
        .O(\indvar_flatten_reg_272[4]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_272[4]_i_5 
       (.I0(indvar_flatten_reg_272_reg[4]),
        .I1(exitcond_flatten_fu_349_p2),
        .O(\indvar_flatten_reg_272[4]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_272[8]_i_2 
       (.I0(indvar_flatten_reg_272_reg[11]),
        .I1(exitcond_flatten_fu_349_p2),
        .O(\indvar_flatten_reg_272[8]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_272[8]_i_3 
       (.I0(indvar_flatten_reg_272_reg[10]),
        .I1(exitcond_flatten_fu_349_p2),
        .O(\indvar_flatten_reg_272[8]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_272[8]_i_4 
       (.I0(indvar_flatten_reg_272_reg[9]),
        .I1(exitcond_flatten_fu_349_p2),
        .O(\indvar_flatten_reg_272[8]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_272[8]_i_5 
       (.I0(indvar_flatten_reg_272_reg[8]),
        .I1(exitcond_flatten_fu_349_p2),
        .O(\indvar_flatten_reg_272[8]_i_5_n_7 ));
  FDRE \indvar_flatten_reg_272_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_272_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten_reg_272_reg[0]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_272_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_272_reg[0]_i_1_n_7 ,\indvar_flatten_reg_272_reg[0]_i_1_n_8 ,\indvar_flatten_reg_272_reg[0]_i_1_n_9 ,\indvar_flatten_reg_272_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\indvar_flatten_reg_272[0]_i_2_n_7 }),
        .O({\indvar_flatten_reg_272_reg[0]_i_1_n_11 ,\indvar_flatten_reg_272_reg[0]_i_1_n_12 ,\indvar_flatten_reg_272_reg[0]_i_1_n_13 ,\indvar_flatten_reg_272_reg[0]_i_1_n_14 }),
        .S({\indvar_flatten_reg_272[0]_i_3_n_7 ,\indvar_flatten_reg_272[0]_i_4_n_7 ,\indvar_flatten_reg_272[0]_i_5_n_7 ,\indvar_flatten_reg_272[0]_i_6_n_7 }));
  FDRE \indvar_flatten_reg_272_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_272_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_272_reg[10]),
        .R(clear));
  FDRE \indvar_flatten_reg_272_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_272_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_272_reg[11]),
        .R(clear));
  FDRE \indvar_flatten_reg_272_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_272_reg[12]_i_1_n_14 ),
        .Q(indvar_flatten_reg_272_reg[12]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_272_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_272_reg[8]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten_reg_272_reg[12]_i_1_CO_UNCONNECTED [3:1],\indvar_flatten_reg_272_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_272_reg[12]_i_1_O_UNCONNECTED [3:2],\indvar_flatten_reg_272_reg[12]_i_1_n_13 ,\indvar_flatten_reg_272_reg[12]_i_1_n_14 }),
        .S({1'b0,1'b0,\indvar_flatten_reg_272[12]_i_2_n_7 ,\indvar_flatten_reg_272[12]_i_3_n_7 }));
  FDRE \indvar_flatten_reg_272_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_272_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten_reg_272_reg[13]),
        .R(clear));
  FDRE \indvar_flatten_reg_272_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_272_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten_reg_272_reg[1]),
        .R(clear));
  FDRE \indvar_flatten_reg_272_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_272_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten_reg_272_reg[2]),
        .R(clear));
  FDRE \indvar_flatten_reg_272_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_272_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten_reg_272_reg[3]),
        .R(clear));
  FDRE \indvar_flatten_reg_272_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_272_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten_reg_272_reg[4]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_272_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_272_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten_reg_272_reg[4]_i_1_n_7 ,\indvar_flatten_reg_272_reg[4]_i_1_n_8 ,\indvar_flatten_reg_272_reg[4]_i_1_n_9 ,\indvar_flatten_reg_272_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_272_reg[4]_i_1_n_11 ,\indvar_flatten_reg_272_reg[4]_i_1_n_12 ,\indvar_flatten_reg_272_reg[4]_i_1_n_13 ,\indvar_flatten_reg_272_reg[4]_i_1_n_14 }),
        .S({\indvar_flatten_reg_272[4]_i_2_n_7 ,\indvar_flatten_reg_272[4]_i_3_n_7 ,\indvar_flatten_reg_272[4]_i_4_n_7 ,\indvar_flatten_reg_272[4]_i_5_n_7 }));
  FDRE \indvar_flatten_reg_272_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_272_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten_reg_272_reg[5]),
        .R(clear));
  FDRE \indvar_flatten_reg_272_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_272_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten_reg_272_reg[6]),
        .R(clear));
  FDRE \indvar_flatten_reg_272_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_272_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten_reg_272_reg[7]),
        .R(clear));
  FDRE \indvar_flatten_reg_272_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_272_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_272_reg[8]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_272_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_272_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten_reg_272_reg[8]_i_1_n_7 ,\indvar_flatten_reg_272_reg[8]_i_1_n_8 ,\indvar_flatten_reg_272_reg[8]_i_1_n_9 ,\indvar_flatten_reg_272_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_272_reg[8]_i_1_n_11 ,\indvar_flatten_reg_272_reg[8]_i_1_n_12 ,\indvar_flatten_reg_272_reg[8]_i_1_n_13 ,\indvar_flatten_reg_272_reg[8]_i_1_n_14 }),
        .S({\indvar_flatten_reg_272[8]_i_2_n_7 ,\indvar_flatten_reg_272[8]_i_3_n_7 ,\indvar_flatten_reg_272[8]_i_4_n_7 ,\indvar_flatten_reg_272[8]_i_5_n_7 }));
  FDRE \indvar_flatten_reg_272_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_272_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_272_reg[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'hFFDF00200020FFDF)) 
    \mOutPtr[0]_i_1__11 
       (.I0(cnv_36_V_V_empty_n),
        .I1(\exitcond_flatten7_reg_1225_pp0_iter1_reg_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \mOutPtr[1]_i_2__11 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten7_reg_1225_pp0_iter1_reg_reg_n_7_[0] ),
        .I3(cnv_36_V_V_empty_n),
        .I4(\mOutPtr_reg[0] ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h04FFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__12 
       (.I0(cnv_36_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten7_reg_1225_pp0_iter1_reg_reg_n_7_[0] ),
        .I3(tmp_88_reg_1252_pp0_iter3_reg),
        .I4(ap_enable_reg_pp0_iter4_reg_n_7),
        .I5(cnv_37PRL_V_V_full_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__34 
       (.I0(start_once_reg),
        .I1(Conv1DMac_new_U0_ap_start),
        .I2(start_for_Relu1D_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h0000FFDF)) 
    \mOutPtr[1]_i_3__10 
       (.I0(cnv_36_V_V_empty_n),
        .I1(\exitcond_flatten7_reg_1225_pp0_iter1_reg_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\mOutPtr_reg[0] ),
        .O(internal_empty_n_reg_1));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_5_fu_180[3]_i_2 
       (.I0(tmp_s_reg_1286[3]),
        .I1(\macRegisters_0_V_5_fu_180_reg_n_7_[3] ),
        .O(\macRegisters_0_V_5_fu_180[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_5_fu_180[3]_i_3 
       (.I0(tmp_s_reg_1286[2]),
        .I1(\macRegisters_0_V_5_fu_180_reg_n_7_[2] ),
        .O(\macRegisters_0_V_5_fu_180[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_5_fu_180[3]_i_4 
       (.I0(tmp_s_reg_1286[1]),
        .I1(\macRegisters_0_V_5_fu_180_reg_n_7_[1] ),
        .O(\macRegisters_0_V_5_fu_180[3]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_0_V_5_fu_180[3]_i_5 
       (.I0(tmp_s_reg_1286[0]),
        .I1(tmp_97_reg_1296),
        .I2(tmp_366_reg_1291),
        .O(\macRegisters_0_V_5_fu_180[3]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h7545)) 
    \macRegisters_0_V_5_fu_180[7]_i_1 
       (.I0(\macRegisters_0_V_5_fu_180[7]_i_4_n_7 ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(tmp_88_reg_1252_pp0_iter2_reg),
        .O(macRegisters_0_V_5_fu_180));
  LUT3 #(
    .INIT(8'h02)) 
    \macRegisters_0_V_5_fu_180[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(tmp_88_reg_1252_pp0_iter2_reg),
        .O(macRegisters_0_V_5_fu_1800));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \macRegisters_0_V_5_fu_180[7]_i_4 
       (.I0(Q[0]),
        .I1(Conv1DMac_new_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_Relu1D_U0_full_n),
        .O(\macRegisters_0_V_5_fu_180[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_5_fu_180[7]_i_5 
       (.I0(tmp_s_reg_1286[7]),
        .I1(\macRegisters_0_V_5_fu_180_reg_n_7_[7] ),
        .O(\macRegisters_0_V_5_fu_180[7]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_5_fu_180[7]_i_6 
       (.I0(tmp_s_reg_1286[6]),
        .I1(\macRegisters_0_V_5_fu_180_reg_n_7_[6] ),
        .O(\macRegisters_0_V_5_fu_180[7]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_5_fu_180[7]_i_7 
       (.I0(tmp_s_reg_1286[5]),
        .I1(\macRegisters_0_V_5_fu_180_reg_n_7_[5] ),
        .O(\macRegisters_0_V_5_fu_180[7]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_5_fu_180[7]_i_8 
       (.I0(tmp_s_reg_1286[4]),
        .I1(\macRegisters_0_V_5_fu_180_reg_n_7_[4] ),
        .O(\macRegisters_0_V_5_fu_180[7]_i_8_n_7 ));
  FDRE \macRegisters_0_V_5_fu_180_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_0_V_fu_806_p2[0]),
        .Q(\macRegisters_0_V_5_fu_180_reg_n_7_[0] ),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_0_V_5_fu_180_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_0_V_fu_806_p2[1]),
        .Q(\macRegisters_0_V_5_fu_180_reg_n_7_[1] ),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_0_V_5_fu_180_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_0_V_fu_806_p2[2]),
        .Q(\macRegisters_0_V_5_fu_180_reg_n_7_[2] ),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_0_V_5_fu_180_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_0_V_fu_806_p2[3]),
        .Q(\macRegisters_0_V_5_fu_180_reg_n_7_[3] ),
        .R(macRegisters_0_V_5_fu_180));
  CARRY4 \macRegisters_0_V_5_fu_180_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_0_V_5_fu_180_reg[3]_i_1_n_7 ,\macRegisters_0_V_5_fu_180_reg[3]_i_1_n_8 ,\macRegisters_0_V_5_fu_180_reg[3]_i_1_n_9 ,\macRegisters_0_V_5_fu_180_reg[3]_i_1_n_10 }),
        .CYINIT(\macRegisters_0_V_5_fu_180_reg_n_7_[0] ),
        .DI(tmp_s_reg_1286[3:0]),
        .O(macRegisters_0_V_fu_806_p2[3:0]),
        .S({\macRegisters_0_V_5_fu_180[3]_i_2_n_7 ,\macRegisters_0_V_5_fu_180[3]_i_3_n_7 ,\macRegisters_0_V_5_fu_180[3]_i_4_n_7 ,\macRegisters_0_V_5_fu_180[3]_i_5_n_7 }));
  FDRE \macRegisters_0_V_5_fu_180_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_0_V_fu_806_p2[4]),
        .Q(\macRegisters_0_V_5_fu_180_reg_n_7_[4] ),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_0_V_5_fu_180_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_0_V_fu_806_p2[5]),
        .Q(\macRegisters_0_V_5_fu_180_reg_n_7_[5] ),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_0_V_5_fu_180_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_0_V_fu_806_p2[6]),
        .Q(\macRegisters_0_V_5_fu_180_reg_n_7_[6] ),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_0_V_5_fu_180_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_0_V_fu_806_p2[7]),
        .Q(\macRegisters_0_V_5_fu_180_reg_n_7_[7] ),
        .R(macRegisters_0_V_5_fu_180));
  CARRY4 \macRegisters_0_V_5_fu_180_reg[7]_i_3 
       (.CI(\macRegisters_0_V_5_fu_180_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_0_V_5_fu_180_reg[7]_i_3_CO_UNCONNECTED [3],\macRegisters_0_V_5_fu_180_reg[7]_i_3_n_8 ,\macRegisters_0_V_5_fu_180_reg[7]_i_3_n_9 ,\macRegisters_0_V_5_fu_180_reg[7]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_s_reg_1286[6:4]}),
        .O(macRegisters_0_V_fu_806_p2[7:4]),
        .S({\macRegisters_0_V_5_fu_180[7]_i_5_n_7 ,\macRegisters_0_V_5_fu_180[7]_i_6_n_7 ,\macRegisters_0_V_5_fu_180[7]_i_7_n_7 ,\macRegisters_0_V_5_fu_180[7]_i_8_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_5_fu_184[3]_i_2 
       (.I0(tmp_127_reg_1301[3]),
        .I1(macRegisters_1_V_5_fu_184[3]),
        .O(\macRegisters_1_V_5_fu_184[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_5_fu_184[3]_i_3 
       (.I0(tmp_127_reg_1301[2]),
        .I1(macRegisters_1_V_5_fu_184[2]),
        .O(\macRegisters_1_V_5_fu_184[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_5_fu_184[3]_i_4 
       (.I0(tmp_127_reg_1301[1]),
        .I1(macRegisters_1_V_5_fu_184[1]),
        .O(\macRegisters_1_V_5_fu_184[3]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_1_V_5_fu_184[3]_i_5 
       (.I0(tmp_127_reg_1301[0]),
        .I1(tmp_369_reg_1306),
        .I2(tmp_203_1_reg_1311),
        .O(\macRegisters_1_V_5_fu_184[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_5_fu_184[7]_i_2 
       (.I0(tmp_127_reg_1301[7]),
        .I1(macRegisters_1_V_5_fu_184[7]),
        .O(\macRegisters_1_V_5_fu_184[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_5_fu_184[7]_i_3 
       (.I0(tmp_127_reg_1301[6]),
        .I1(macRegisters_1_V_5_fu_184[6]),
        .O(\macRegisters_1_V_5_fu_184[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_5_fu_184[7]_i_4 
       (.I0(tmp_127_reg_1301[5]),
        .I1(macRegisters_1_V_5_fu_184[5]),
        .O(\macRegisters_1_V_5_fu_184[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_5_fu_184[7]_i_5 
       (.I0(tmp_127_reg_1301[4]),
        .I1(macRegisters_1_V_5_fu_184[4]),
        .O(\macRegisters_1_V_5_fu_184[7]_i_5_n_7 ));
  FDRE \macRegisters_1_V_5_fu_184_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_1_V_fu_825_p2[0]),
        .Q(macRegisters_1_V_5_fu_184[0]),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_1_V_5_fu_184_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_1_V_fu_825_p2[1]),
        .Q(macRegisters_1_V_5_fu_184[1]),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_1_V_5_fu_184_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_1_V_fu_825_p2[2]),
        .Q(macRegisters_1_V_5_fu_184[2]),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_1_V_5_fu_184_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_1_V_fu_825_p2[3]),
        .Q(macRegisters_1_V_5_fu_184[3]),
        .R(macRegisters_0_V_5_fu_180));
  CARRY4 \macRegisters_1_V_5_fu_184_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_1_V_5_fu_184_reg[3]_i_1_n_7 ,\macRegisters_1_V_5_fu_184_reg[3]_i_1_n_8 ,\macRegisters_1_V_5_fu_184_reg[3]_i_1_n_9 ,\macRegisters_1_V_5_fu_184_reg[3]_i_1_n_10 }),
        .CYINIT(macRegisters_1_V_5_fu_184[0]),
        .DI(tmp_127_reg_1301[3:0]),
        .O(macRegisters_1_V_fu_825_p2[3:0]),
        .S({\macRegisters_1_V_5_fu_184[3]_i_2_n_7 ,\macRegisters_1_V_5_fu_184[3]_i_3_n_7 ,\macRegisters_1_V_5_fu_184[3]_i_4_n_7 ,\macRegisters_1_V_5_fu_184[3]_i_5_n_7 }));
  FDRE \macRegisters_1_V_5_fu_184_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_1_V_fu_825_p2[4]),
        .Q(macRegisters_1_V_5_fu_184[4]),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_1_V_5_fu_184_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_1_V_fu_825_p2[5]),
        .Q(macRegisters_1_V_5_fu_184[5]),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_1_V_5_fu_184_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_1_V_fu_825_p2[6]),
        .Q(macRegisters_1_V_5_fu_184[6]),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_1_V_5_fu_184_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_1_V_fu_825_p2[7]),
        .Q(macRegisters_1_V_5_fu_184[7]),
        .R(macRegisters_0_V_5_fu_180));
  CARRY4 \macRegisters_1_V_5_fu_184_reg[7]_i_1 
       (.CI(\macRegisters_1_V_5_fu_184_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_1_V_5_fu_184_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_1_V_5_fu_184_reg[7]_i_1_n_8 ,\macRegisters_1_V_5_fu_184_reg[7]_i_1_n_9 ,\macRegisters_1_V_5_fu_184_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_127_reg_1301[6:4]}),
        .O(macRegisters_1_V_fu_825_p2[7:4]),
        .S({\macRegisters_1_V_5_fu_184[7]_i_2_n_7 ,\macRegisters_1_V_5_fu_184[7]_i_3_n_7 ,\macRegisters_1_V_5_fu_184[7]_i_4_n_7 ,\macRegisters_1_V_5_fu_184[7]_i_5_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_5_fu_188[3]_i_2 
       (.I0(tmp_128_reg_1316[3]),
        .I1(macRegisters_2_V_5_fu_188[3]),
        .O(\macRegisters_2_V_5_fu_188[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_5_fu_188[3]_i_3 
       (.I0(tmp_128_reg_1316[2]),
        .I1(macRegisters_2_V_5_fu_188[2]),
        .O(\macRegisters_2_V_5_fu_188[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_5_fu_188[3]_i_4 
       (.I0(tmp_128_reg_1316[1]),
        .I1(macRegisters_2_V_5_fu_188[1]),
        .O(\macRegisters_2_V_5_fu_188[3]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_2_V_5_fu_188[3]_i_5 
       (.I0(tmp_128_reg_1316[0]),
        .I1(tmp_372_reg_1321),
        .I2(tmp_203_2_reg_1326),
        .O(\macRegisters_2_V_5_fu_188[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_5_fu_188[7]_i_2 
       (.I0(tmp_128_reg_1316[7]),
        .I1(macRegisters_2_V_5_fu_188[7]),
        .O(\macRegisters_2_V_5_fu_188[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_5_fu_188[7]_i_3 
       (.I0(tmp_128_reg_1316[6]),
        .I1(macRegisters_2_V_5_fu_188[6]),
        .O(\macRegisters_2_V_5_fu_188[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_5_fu_188[7]_i_4 
       (.I0(tmp_128_reg_1316[5]),
        .I1(macRegisters_2_V_5_fu_188[5]),
        .O(\macRegisters_2_V_5_fu_188[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_5_fu_188[7]_i_5 
       (.I0(tmp_128_reg_1316[4]),
        .I1(macRegisters_2_V_5_fu_188[4]),
        .O(\macRegisters_2_V_5_fu_188[7]_i_5_n_7 ));
  FDRE \macRegisters_2_V_5_fu_188_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_2_V_fu_844_p2[0]),
        .Q(macRegisters_2_V_5_fu_188[0]),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_2_V_5_fu_188_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_2_V_fu_844_p2[1]),
        .Q(macRegisters_2_V_5_fu_188[1]),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_2_V_5_fu_188_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_2_V_fu_844_p2[2]),
        .Q(macRegisters_2_V_5_fu_188[2]),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_2_V_5_fu_188_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_2_V_fu_844_p2[3]),
        .Q(macRegisters_2_V_5_fu_188[3]),
        .R(macRegisters_0_V_5_fu_180));
  CARRY4 \macRegisters_2_V_5_fu_188_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_2_V_5_fu_188_reg[3]_i_1_n_7 ,\macRegisters_2_V_5_fu_188_reg[3]_i_1_n_8 ,\macRegisters_2_V_5_fu_188_reg[3]_i_1_n_9 ,\macRegisters_2_V_5_fu_188_reg[3]_i_1_n_10 }),
        .CYINIT(macRegisters_2_V_5_fu_188[0]),
        .DI(tmp_128_reg_1316[3:0]),
        .O(macRegisters_2_V_fu_844_p2[3:0]),
        .S({\macRegisters_2_V_5_fu_188[3]_i_2_n_7 ,\macRegisters_2_V_5_fu_188[3]_i_3_n_7 ,\macRegisters_2_V_5_fu_188[3]_i_4_n_7 ,\macRegisters_2_V_5_fu_188[3]_i_5_n_7 }));
  FDRE \macRegisters_2_V_5_fu_188_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_2_V_fu_844_p2[4]),
        .Q(macRegisters_2_V_5_fu_188[4]),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_2_V_5_fu_188_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_2_V_fu_844_p2[5]),
        .Q(macRegisters_2_V_5_fu_188[5]),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_2_V_5_fu_188_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_2_V_fu_844_p2[6]),
        .Q(macRegisters_2_V_5_fu_188[6]),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_2_V_5_fu_188_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_2_V_fu_844_p2[7]),
        .Q(macRegisters_2_V_5_fu_188[7]),
        .R(macRegisters_0_V_5_fu_180));
  CARRY4 \macRegisters_2_V_5_fu_188_reg[7]_i_1 
       (.CI(\macRegisters_2_V_5_fu_188_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_2_V_5_fu_188_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_2_V_5_fu_188_reg[7]_i_1_n_8 ,\macRegisters_2_V_5_fu_188_reg[7]_i_1_n_9 ,\macRegisters_2_V_5_fu_188_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_128_reg_1316[6:4]}),
        .O(macRegisters_2_V_fu_844_p2[7:4]),
        .S({\macRegisters_2_V_5_fu_188[7]_i_2_n_7 ,\macRegisters_2_V_5_fu_188[7]_i_3_n_7 ,\macRegisters_2_V_5_fu_188[7]_i_4_n_7 ,\macRegisters_2_V_5_fu_188[7]_i_5_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_5_fu_192[3]_i_2 
       (.I0(tmp_129_reg_1331[3]),
        .I1(macRegisters_3_V_5_fu_192[3]),
        .O(\macRegisters_3_V_5_fu_192[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_5_fu_192[3]_i_3 
       (.I0(tmp_129_reg_1331[2]),
        .I1(macRegisters_3_V_5_fu_192[2]),
        .O(\macRegisters_3_V_5_fu_192[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_5_fu_192[3]_i_4 
       (.I0(tmp_129_reg_1331[1]),
        .I1(macRegisters_3_V_5_fu_192[1]),
        .O(\macRegisters_3_V_5_fu_192[3]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_3_V_5_fu_192[3]_i_5 
       (.I0(tmp_129_reg_1331[0]),
        .I1(tmp_375_reg_1336),
        .I2(tmp_203_3_reg_1341),
        .O(\macRegisters_3_V_5_fu_192[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_5_fu_192[7]_i_2 
       (.I0(tmp_129_reg_1331[7]),
        .I1(macRegisters_3_V_5_fu_192[7]),
        .O(\macRegisters_3_V_5_fu_192[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_5_fu_192[7]_i_3 
       (.I0(tmp_129_reg_1331[6]),
        .I1(macRegisters_3_V_5_fu_192[6]),
        .O(\macRegisters_3_V_5_fu_192[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_5_fu_192[7]_i_4 
       (.I0(tmp_129_reg_1331[5]),
        .I1(macRegisters_3_V_5_fu_192[5]),
        .O(\macRegisters_3_V_5_fu_192[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_5_fu_192[7]_i_5 
       (.I0(tmp_129_reg_1331[4]),
        .I1(macRegisters_3_V_5_fu_192[4]),
        .O(\macRegisters_3_V_5_fu_192[7]_i_5_n_7 ));
  FDRE \macRegisters_3_V_5_fu_192_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_3_V_fu_863_p2[0]),
        .Q(macRegisters_3_V_5_fu_192[0]),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_3_V_5_fu_192_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_3_V_fu_863_p2[1]),
        .Q(macRegisters_3_V_5_fu_192[1]),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_3_V_5_fu_192_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_3_V_fu_863_p2[2]),
        .Q(macRegisters_3_V_5_fu_192[2]),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_3_V_5_fu_192_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_3_V_fu_863_p2[3]),
        .Q(macRegisters_3_V_5_fu_192[3]),
        .R(macRegisters_0_V_5_fu_180));
  CARRY4 \macRegisters_3_V_5_fu_192_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_3_V_5_fu_192_reg[3]_i_1_n_7 ,\macRegisters_3_V_5_fu_192_reg[3]_i_1_n_8 ,\macRegisters_3_V_5_fu_192_reg[3]_i_1_n_9 ,\macRegisters_3_V_5_fu_192_reg[3]_i_1_n_10 }),
        .CYINIT(macRegisters_3_V_5_fu_192[0]),
        .DI(tmp_129_reg_1331[3:0]),
        .O(macRegisters_3_V_fu_863_p2[3:0]),
        .S({\macRegisters_3_V_5_fu_192[3]_i_2_n_7 ,\macRegisters_3_V_5_fu_192[3]_i_3_n_7 ,\macRegisters_3_V_5_fu_192[3]_i_4_n_7 ,\macRegisters_3_V_5_fu_192[3]_i_5_n_7 }));
  FDRE \macRegisters_3_V_5_fu_192_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_3_V_fu_863_p2[4]),
        .Q(macRegisters_3_V_5_fu_192[4]),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_3_V_5_fu_192_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_3_V_fu_863_p2[5]),
        .Q(macRegisters_3_V_5_fu_192[5]),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_3_V_5_fu_192_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_3_V_fu_863_p2[6]),
        .Q(macRegisters_3_V_5_fu_192[6]),
        .R(macRegisters_0_V_5_fu_180));
  FDRE \macRegisters_3_V_5_fu_192_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_5_fu_1800),
        .D(macRegisters_3_V_fu_863_p2[7]),
        .Q(macRegisters_3_V_5_fu_192[7]),
        .R(macRegisters_0_V_5_fu_180));
  CARRY4 \macRegisters_3_V_5_fu_192_reg[7]_i_1 
       (.CI(\macRegisters_3_V_5_fu_192_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_3_V_5_fu_192_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_3_V_5_fu_192_reg[7]_i_1_n_8 ,\macRegisters_3_V_5_fu_192_reg[7]_i_1_n_9 ,\macRegisters_3_V_5_fu_192_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_129_reg_1331[6:4]}),
        .O(macRegisters_3_V_fu_863_p2[7:4]),
        .S({\macRegisters_3_V_5_fu_192[7]_i_2_n_7 ,\macRegisters_3_V_5_fu_192[7]_i_3_n_7 ,\macRegisters_3_V_5_fu_192[7]_i_4_n_7 ,\macRegisters_3_V_5_fu_192[7]_i_5_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hA600)) 
    \nm_reg_283[0]_i_1 
       (.I0(p_0_in6_out),
        .I1(\nm_reg_283_reg_n_7_[0] ),
        .I2(exitcond_flatten_fu_349_p2),
        .I3(sel),
        .O(\nm_reg_283[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h006000C0)) 
    \nm_reg_283[1]_i_1 
       (.I0(\nm_reg_283_reg_n_7_[0] ),
        .I1(\nm_reg_283_reg_n_7_[1] ),
        .I2(sel),
        .I3(exitcond_flatten_fu_349_p2),
        .I4(p_0_in6_out),
        .O(\nm_reg_283[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h000078000000F000)) 
    \nm_reg_283[2]_i_1 
       (.I0(\nm_reg_283_reg_n_7_[1] ),
        .I1(\nm_reg_283_reg_n_7_[0] ),
        .I2(\nm_reg_283_reg_n_7_[2] ),
        .I3(sel),
        .I4(exitcond_flatten_fu_349_p2),
        .I5(p_0_in6_out),
        .O(\nm_reg_283[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \nm_reg_283[2]_i_2 
       (.I0(\nm_reg_283[2]_i_3_n_7 ),
        .I1(indvar_flatten_reg_272_reg[1]),
        .I2(indvar_flatten_reg_272_reg[0]),
        .I3(indvar_flatten_reg_272_reg[3]),
        .I4(indvar_flatten_reg_272_reg[2]),
        .I5(\nm_reg_283[2]_i_4_n_7 ),
        .O(exitcond_flatten_fu_349_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_283[2]_i_3 
       (.I0(indvar_flatten_reg_272_reg[7]),
        .I1(indvar_flatten_reg_272_reg[6]),
        .I2(indvar_flatten_reg_272_reg[5]),
        .I3(indvar_flatten_reg_272_reg[4]),
        .O(\nm_reg_283[2]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \nm_reg_283[2]_i_4 
       (.I0(indvar_flatten_reg_272_reg[8]),
        .I1(indvar_flatten_reg_272_reg[9]),
        .I2(indvar_flatten_reg_272_reg[10]),
        .I3(indvar_flatten_reg_272_reg[11]),
        .I4(indvar_flatten_reg_272_reg[13]),
        .I5(indvar_flatten_reg_272_reg[12]),
        .O(\nm_reg_283[2]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h8800F800)) 
    \nm_reg_283[3]_i_1 
       (.I0(\nm_reg_283[3]_i_2_n_7 ),
        .I1(p_0_in6_out),
        .I2(\nm_reg_283_reg_n_7_[3] ),
        .I3(sel),
        .I4(p_0_in1_out),
        .O(\nm_reg_283[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h12222222)) 
    \nm_reg_283[3]_i_2 
       (.I0(\nm_reg_283_reg_n_7_[3] ),
        .I1(exitcond_flatten_fu_349_p2),
        .I2(\nm_reg_283_reg_n_7_[1] ),
        .I3(\nm_reg_283_reg_n_7_[0] ),
        .I4(\nm_reg_283_reg_n_7_[2] ),
        .O(\nm_reg_283[3]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \nm_reg_283[4]_i_1 
       (.I0(sel),
        .I1(start_for_Relu1D_U0_full_n),
        .I2(start_once_reg),
        .I3(Conv1DMac_new_U0_ap_start),
        .I4(Q[0]),
        .O(\nm_reg_283[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h8800F800)) 
    \nm_reg_283[4]_i_2 
       (.I0(\nm_reg_283[4]_i_3_n_7 ),
        .I1(p_0_in6_out),
        .I2(\nm_reg_283_reg_n_7_[4] ),
        .I3(sel),
        .I4(p_0_in1_out),
        .O(\nm_reg_283[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \nm_reg_283[4]_i_3 
       (.I0(\nm_reg_283_reg_n_7_[2] ),
        .I1(\nm_reg_283_reg_n_7_[0] ),
        .I2(\nm_reg_283_reg_n_7_[1] ),
        .I3(exitcond_flatten_fu_349_p2),
        .I4(\nm_reg_283_reg_n_7_[3] ),
        .I5(\nm_reg_283_reg_n_7_[4] ),
        .O(\nm_reg_283[4]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \nm_reg_283[4]_i_4 
       (.I0(\nm_reg_283[4]_i_5_n_7 ),
        .I1(sf_reg_294[6]),
        .I2(sf_reg_294[7]),
        .I3(sf_reg_294[5]),
        .I4(sf_reg_294[4]),
        .I5(exitcond_flatten_fu_349_p2),
        .O(p_0_in6_out));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_283[4]_i_5 
       (.I0(sf_reg_294[1]),
        .I1(sf_reg_294[0]),
        .I2(sf_reg_294[3]),
        .I3(sf_reg_294[2]),
        .O(\nm_reg_283[4]_i_5_n_7 ));
  FDRE \nm_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(\nm_reg_283[4]_i_1_n_7 ),
        .D(\nm_reg_283[0]_i_1_n_7 ),
        .Q(\nm_reg_283_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \nm_reg_283_reg[1] 
       (.C(ap_clk),
        .CE(\nm_reg_283[4]_i_1_n_7 ),
        .D(\nm_reg_283[1]_i_1_n_7 ),
        .Q(\nm_reg_283_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \nm_reg_283_reg[2] 
       (.C(ap_clk),
        .CE(\nm_reg_283[4]_i_1_n_7 ),
        .D(\nm_reg_283[2]_i_1_n_7 ),
        .Q(\nm_reg_283_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \nm_reg_283_reg[3] 
       (.C(ap_clk),
        .CE(\nm_reg_283[4]_i_1_n_7 ),
        .D(\nm_reg_283[3]_i_1_n_7 ),
        .Q(\nm_reg_283_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \nm_reg_283_reg[4] 
       (.C(ap_clk),
        .CE(\nm_reg_283[4]_i_1_n_7 ),
        .D(\nm_reg_283[4]_i_2_n_7 ),
        .Q(\nm_reg_283_reg_n_7_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \nm_t_mid2_reg_1234[0]_i_1 
       (.I0(exitcond_flatten_fu_349_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_283_reg_n_7_[0] ),
        .O(\nm_t_mid2_reg_1234[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \nm_t_mid2_reg_1234[1]_i_1 
       (.I0(exitcond_flatten_fu_349_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_283_reg_n_7_[0] ),
        .I3(\nm_reg_283_reg_n_7_[1] ),
        .O(\nm_t_mid2_reg_1234[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \nm_t_mid2_reg_1234[2]_i_1 
       (.I0(exitcond_flatten_fu_349_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_283_reg_n_7_[1] ),
        .I3(\nm_reg_283_reg_n_7_[0] ),
        .I4(\nm_reg_283_reg_n_7_[2] ),
        .O(\nm_t_mid2_reg_1234[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \nm_t_mid2_reg_1234[3]_i_1 
       (.I0(exitcond_flatten_fu_349_p2),
        .I1(p_0_in6_out),
        .I2(nm_t_mid2_fu_437_p3),
        .O(\nm_t_mid2_reg_1234[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h1555FFFF40000000)) 
    \nm_t_mid2_reg_1234[3]_i_2 
       (.I0(exitcond_flatten_fu_349_p2),
        .I1(\nm_reg_283_reg_n_7_[1] ),
        .I2(\nm_reg_283_reg_n_7_[0] ),
        .I3(\nm_reg_283_reg_n_7_[2] ),
        .I4(p_0_in6_out),
        .I5(\nm_reg_283_reg_n_7_[3] ),
        .O(nm_t_mid2_fu_437_p3));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hD1C0)) 
    \nm_t_mid2_reg_1234[4]_i_1 
       (.I0(exitcond_flatten_fu_349_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_283[4]_i_3_n_7 ),
        .I3(\nm_reg_283_reg_n_7_[4] ),
        .O(\nm_t_mid2_reg_1234[4]_i_1_n_7 ));
  FDRE \nm_t_mid2_reg_1234_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten7_reg_12250),
        .D(\nm_t_mid2_reg_1234_reg_n_7_[0] ),
        .Q(nm_t_mid2_reg_1234_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1234_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(exitcond_flatten7_reg_12250),
        .D(\nm_t_mid2_reg_1234_reg_n_7_[1] ),
        .Q(nm_t_mid2_reg_1234_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1234_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(exitcond_flatten7_reg_12250),
        .D(\nm_t_mid2_reg_1234_reg_n_7_[2] ),
        .Q(nm_t_mid2_reg_1234_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1234_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(exitcond_flatten7_reg_12250),
        .D(\nm_t_mid2_reg_1234_reg_n_7_[3] ),
        .Q(nm_t_mid2_reg_1234_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1234_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(exitcond_flatten7_reg_12250),
        .D(\nm_t_mid2_reg_1234_reg_n_7_[4] ),
        .Q(nm_t_mid2_reg_1234_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1234_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1234_pp0_iter1_reg[0]),
        .Q(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1234_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1234_pp0_iter1_reg[1]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1234_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1234_pp0_iter1_reg[2]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1234_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1234_pp0_iter1_reg[3]),
        .Q(p_3_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1234_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1234_pp0_iter1_reg[4]),
        .Q(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1234_reg[0] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_12340),
        .D(\nm_t_mid2_reg_1234[0]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1234_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1234_reg[1] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_12340),
        .D(\nm_t_mid2_reg_1234[1]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1234_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1234_reg[2] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_12340),
        .D(\nm_t_mid2_reg_1234[2]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1234_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1234_reg[3] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_12340),
        .D(\nm_t_mid2_reg_1234[3]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1234_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1234_reg[4] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_12340),
        .D(\nm_t_mid2_reg_1234[4]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1234_reg_n_7_[4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA9AAAAA9AA6AAA9)) 
    \p_Val2_20_1_reg_1351[3]_i_2 
       (.I0(macRegisters_1_V_fu_825_p2[3]),
        .I1(p_2_in),
        .I2(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1351[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAA69AA9AA9AAA)) 
    \p_Val2_20_1_reg_1351[3]_i_3 
       (.I0(macRegisters_1_V_fu_825_p2[2]),
        .I1(p_2_in),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1351[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAA9AAAAA9AA9AAA9)) 
    \p_Val2_20_1_reg_1351[3]_i_4 
       (.I0(macRegisters_1_V_fu_825_p2[1]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_3_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1351[3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAA9AAA6AAAA95AA9)) 
    \p_Val2_20_1_reg_1351[3]_i_5 
       (.I0(macRegisters_1_V_fu_825_p2[0]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_3_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1351[3]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \p_Val2_20_1_reg_1351[7]_i_2 
       (.I0(macRegisters_1_V_fu_825_p2[7]),
        .I1(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .I2(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .O(\p_Val2_20_1_reg_1351[7]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \p_Val2_20_1_reg_1351[7]_i_3 
       (.I0(macRegisters_1_V_fu_825_p2[6]),
        .I1(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .I2(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .O(\p_Val2_20_1_reg_1351[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAAAA9AA6A9A9AAA9)) 
    \p_Val2_20_1_reg_1351[7]_i_4 
       (.I0(macRegisters_1_V_fu_825_p2[5]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_3_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1351[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAAA6AA9AA569A969)) 
    \p_Val2_20_1_reg_1351[7]_i_5 
       (.I0(macRegisters_1_V_fu_825_p2[4]),
        .I1(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1351[7]_i_5_n_7 ));
  FDRE \p_Val2_20_1_reg_1351_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_1_fu_1032_p2[0]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [8]),
        .R(1'b0));
  FDRE \p_Val2_20_1_reg_1351_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_1_fu_1032_p2[1]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [9]),
        .R(1'b0));
  FDRE \p_Val2_20_1_reg_1351_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_1_fu_1032_p2[2]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [10]),
        .R(1'b0));
  FDRE \p_Val2_20_1_reg_1351_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_1_fu_1032_p2[3]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [11]),
        .R(1'b0));
  CARRY4 \p_Val2_20_1_reg_1351_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_20_1_reg_1351_reg[3]_i_1_n_7 ,\p_Val2_20_1_reg_1351_reg[3]_i_1_n_8 ,\p_Val2_20_1_reg_1351_reg[3]_i_1_n_9 ,\p_Val2_20_1_reg_1351_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(macRegisters_1_V_fu_825_p2[3:0]),
        .O(p_Val2_20_1_fu_1032_p2[3:0]),
        .S({\p_Val2_20_1_reg_1351[3]_i_2_n_7 ,\p_Val2_20_1_reg_1351[3]_i_3_n_7 ,\p_Val2_20_1_reg_1351[3]_i_4_n_7 ,\p_Val2_20_1_reg_1351[3]_i_5_n_7 }));
  FDRE \p_Val2_20_1_reg_1351_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_1_fu_1032_p2[4]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [12]),
        .R(1'b0));
  FDRE \p_Val2_20_1_reg_1351_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_1_fu_1032_p2[5]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [13]),
        .R(1'b0));
  FDRE \p_Val2_20_1_reg_1351_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_1_fu_1032_p2[6]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [14]),
        .R(1'b0));
  FDRE \p_Val2_20_1_reg_1351_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_1_fu_1032_p2[7]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [15]),
        .R(1'b0));
  CARRY4 \p_Val2_20_1_reg_1351_reg[7]_i_1 
       (.CI(\p_Val2_20_1_reg_1351_reg[3]_i_1_n_7 ),
        .CO({\NLW_p_Val2_20_1_reg_1351_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_20_1_reg_1351_reg[7]_i_1_n_8 ,\p_Val2_20_1_reg_1351_reg[7]_i_1_n_9 ,\p_Val2_20_1_reg_1351_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_1_V_fu_825_p2[6:4]}),
        .O(p_Val2_20_1_fu_1032_p2[7:4]),
        .S({\p_Val2_20_1_reg_1351[7]_i_2_n_7 ,\p_Val2_20_1_reg_1351[7]_i_3_n_7 ,\p_Val2_20_1_reg_1351[7]_i_4_n_7 ,\p_Val2_20_1_reg_1351[7]_i_5_n_7 }));
  LUT6 #(
    .INIT(64'hAA99A699AA9A6A9A)) 
    \p_Val2_20_2_reg_1356[3]_i_2 
       (.I0(macRegisters_2_V_fu_844_p2[3]),
        .I1(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_2_in),
        .I3(p_3_in),
        .I4(p_1_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1356[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h6A66A6A9A96A695A)) 
    \p_Val2_20_2_reg_1356[3]_i_3 
       (.I0(macRegisters_2_V_fu_844_p2[2]),
        .I1(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_2_in),
        .I3(p_1_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1356[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAA6AAAA9A69556AA)) 
    \p_Val2_20_2_reg_1356[3]_i_4 
       (.I0(macRegisters_2_V_fu_844_p2[1]),
        .I1(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1356[3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h9AAA9AA6A66A6569)) 
    \p_Val2_20_2_reg_1356[3]_i_5 
       (.I0(macRegisters_2_V_fu_844_p2[0]),
        .I1(p_2_in),
        .I2(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1356[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h66A69A6A96AA59AA)) 
    \p_Val2_20_2_reg_1356[7]_i_2 
       (.I0(macRegisters_2_V_fu_844_p2[7]),
        .I1(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1356[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h66A69A6A96AA59AA)) 
    \p_Val2_20_2_reg_1356[7]_i_3 
       (.I0(macRegisters_2_V_fu_844_p2[6]),
        .I1(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1356[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h6A5A96AAA55A65A5)) 
    \p_Val2_20_2_reg_1356[7]_i_4 
       (.I0(macRegisters_2_V_fu_844_p2[5]),
        .I1(p_2_in),
        .I2(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1356[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hA6A6996996A959AA)) 
    \p_Val2_20_2_reg_1356[7]_i_5 
       (.I0(macRegisters_2_V_fu_844_p2[4]),
        .I1(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1356[7]_i_5_n_7 ));
  FDRE \p_Val2_20_2_reg_1356_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_2_fu_1107_p2[0]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [16]),
        .R(1'b0));
  FDRE \p_Val2_20_2_reg_1356_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_2_fu_1107_p2[1]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [17]),
        .R(1'b0));
  FDRE \p_Val2_20_2_reg_1356_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_2_fu_1107_p2[2]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [18]),
        .R(1'b0));
  FDRE \p_Val2_20_2_reg_1356_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_2_fu_1107_p2[3]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [19]),
        .R(1'b0));
  CARRY4 \p_Val2_20_2_reg_1356_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_20_2_reg_1356_reg[3]_i_1_n_7 ,\p_Val2_20_2_reg_1356_reg[3]_i_1_n_8 ,\p_Val2_20_2_reg_1356_reg[3]_i_1_n_9 ,\p_Val2_20_2_reg_1356_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(macRegisters_2_V_fu_844_p2[3:0]),
        .O(p_Val2_20_2_fu_1107_p2[3:0]),
        .S({\p_Val2_20_2_reg_1356[3]_i_2_n_7 ,\p_Val2_20_2_reg_1356[3]_i_3_n_7 ,\p_Val2_20_2_reg_1356[3]_i_4_n_7 ,\p_Val2_20_2_reg_1356[3]_i_5_n_7 }));
  FDRE \p_Val2_20_2_reg_1356_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_2_fu_1107_p2[4]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [20]),
        .R(1'b0));
  FDRE \p_Val2_20_2_reg_1356_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_2_fu_1107_p2[5]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [21]),
        .R(1'b0));
  FDRE \p_Val2_20_2_reg_1356_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_2_fu_1107_p2[6]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [22]),
        .R(1'b0));
  FDRE \p_Val2_20_2_reg_1356_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_2_fu_1107_p2[7]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [23]),
        .R(1'b0));
  CARRY4 \p_Val2_20_2_reg_1356_reg[7]_i_1 
       (.CI(\p_Val2_20_2_reg_1356_reg[3]_i_1_n_7 ),
        .CO({\NLW_p_Val2_20_2_reg_1356_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_20_2_reg_1356_reg[7]_i_1_n_8 ,\p_Val2_20_2_reg_1356_reg[7]_i_1_n_9 ,\p_Val2_20_2_reg_1356_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_2_V_fu_844_p2[6:4]}),
        .O(p_Val2_20_2_fu_1107_p2[7:4]),
        .S({\p_Val2_20_2_reg_1356[7]_i_2_n_7 ,\p_Val2_20_2_reg_1356[7]_i_3_n_7 ,\p_Val2_20_2_reg_1356[7]_i_4_n_7 ,\p_Val2_20_2_reg_1356[7]_i_5_n_7 }));
  LUT6 #(
    .INIT(64'hA6A669AA6AA5A9AA)) 
    \p_Val2_20_3_reg_1361[3]_i_2 
       (.I0(macRegisters_3_V_fu_863_p2[3]),
        .I1(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1361[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAA9AAAA669A9A9A)) 
    \p_Val2_20_3_reg_1361[3]_i_3 
       (.I0(macRegisters_3_V_fu_863_p2[2]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_3_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1361[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h99AA6AAA69AAA9AA)) 
    \p_Val2_20_3_reg_1361[3]_i_4 
       (.I0(macRegisters_3_V_fu_863_p2[1]),
        .I1(p_1_in),
        .I2(p_2_in),
        .I3(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1361[3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAAA969AA5AA6A696)) 
    \p_Val2_20_3_reg_1361[3]_i_5 
       (.I0(macRegisters_3_V_fu_863_p2[0]),
        .I1(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1361[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAA6A69AAA99A69AA)) 
    \p_Val2_20_3_reg_1361[7]_i_2 
       (.I0(macRegisters_3_V_fu_863_p2[7]),
        .I1(p_1_in),
        .I2(p_2_in),
        .I3(p_3_in),
        .I4(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .O(\p_Val2_20_3_reg_1361[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAA6A69AAA99A69AA)) 
    \p_Val2_20_3_reg_1361[7]_i_3 
       (.I0(macRegisters_3_V_fu_863_p2[6]),
        .I1(p_1_in),
        .I2(p_2_in),
        .I3(p_3_in),
        .I4(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .O(\p_Val2_20_3_reg_1361[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAA6A69AAA99A69AA)) 
    \p_Val2_20_3_reg_1361[7]_i_4 
       (.I0(macRegisters_3_V_fu_863_p2[5]),
        .I1(p_1_in),
        .I2(p_2_in),
        .I3(p_3_in),
        .I4(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .O(\p_Val2_20_3_reg_1361[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAAAA6A966A69A5A6)) 
    \p_Val2_20_3_reg_1361[7]_i_5 
       (.I0(macRegisters_3_V_fu_863_p2[4]),
        .I1(p_3_in),
        .I2(p_2_in),
        .I3(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_1_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1361[7]_i_5_n_7 ));
  FDRE \p_Val2_20_3_reg_1361_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_3_fu_1182_p2[0]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [24]),
        .R(1'b0));
  FDRE \p_Val2_20_3_reg_1361_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_3_fu_1182_p2[1]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [25]),
        .R(1'b0));
  FDRE \p_Val2_20_3_reg_1361_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_3_fu_1182_p2[2]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [26]),
        .R(1'b0));
  FDRE \p_Val2_20_3_reg_1361_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_3_fu_1182_p2[3]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [27]),
        .R(1'b0));
  CARRY4 \p_Val2_20_3_reg_1361_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_20_3_reg_1361_reg[3]_i_1_n_7 ,\p_Val2_20_3_reg_1361_reg[3]_i_1_n_8 ,\p_Val2_20_3_reg_1361_reg[3]_i_1_n_9 ,\p_Val2_20_3_reg_1361_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(macRegisters_3_V_fu_863_p2[3:0]),
        .O(p_Val2_20_3_fu_1182_p2[3:0]),
        .S({\p_Val2_20_3_reg_1361[3]_i_2_n_7 ,\p_Val2_20_3_reg_1361[3]_i_3_n_7 ,\p_Val2_20_3_reg_1361[3]_i_4_n_7 ,\p_Val2_20_3_reg_1361[3]_i_5_n_7 }));
  FDRE \p_Val2_20_3_reg_1361_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_3_fu_1182_p2[4]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [28]),
        .R(1'b0));
  FDRE \p_Val2_20_3_reg_1361_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_3_fu_1182_p2[5]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [29]),
        .R(1'b0));
  FDRE \p_Val2_20_3_reg_1361_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_3_fu_1182_p2[6]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [30]),
        .R(1'b0));
  FDRE \p_Val2_20_3_reg_1361_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_20_3_fu_1182_p2[7]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [31]),
        .R(1'b0));
  CARRY4 \p_Val2_20_3_reg_1361_reg[7]_i_1 
       (.CI(\p_Val2_20_3_reg_1361_reg[3]_i_1_n_7 ),
        .CO({\NLW_p_Val2_20_3_reg_1361_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_20_3_reg_1361_reg[7]_i_1_n_8 ,\p_Val2_20_3_reg_1361_reg[7]_i_1_n_9 ,\p_Val2_20_3_reg_1361_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_3_V_fu_863_p2[6:4]}),
        .O(p_Val2_20_3_fu_1182_p2[7:4]),
        .S({\p_Val2_20_3_reg_1361[7]_i_2_n_7 ,\p_Val2_20_3_reg_1361[7]_i_3_n_7 ,\p_Val2_20_3_reg_1361[7]_i_4_n_7 ,\p_Val2_20_3_reg_1361[7]_i_5_n_7 }));
  LUT6 #(
    .INIT(64'h65A95A9A56A9A999)) 
    \p_Val2_9_reg_1346[3]_i_2 
       (.I0(macRegisters_0_V_fu_806_p2[3]),
        .I1(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_2_in),
        .I3(p_1_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_9_reg_1346[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h56AAA596AAAAAAAA)) 
    \p_Val2_9_reg_1346[3]_i_3 
       (.I0(macRegisters_0_V_fu_806_p2[2]),
        .I1(p_3_in),
        .I2(p_2_in),
        .I3(p_1_in),
        .I4(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_9_reg_1346[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h669AAA96A56AAA9A)) 
    \p_Val2_9_reg_1346[3]_i_4 
       (.I0(macRegisters_0_V_fu_806_p2[1]),
        .I1(p_3_in),
        .I2(p_2_in),
        .I3(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_1_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_9_reg_1346[3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAAA9A6A656A999A9)) 
    \p_Val2_9_reg_1346[3]_i_5 
       (.I0(macRegisters_0_V_fu_806_p2[0]),
        .I1(p_2_in),
        .I2(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_9_reg_1346[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_9_reg_1346[7]_i_1 
       (.I0(tmp_88_reg_1252_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .O(p_Val2_20_1_reg_13510));
  LUT6 #(
    .INIT(64'h5A996A665AA9AA9A)) 
    \p_Val2_9_reg_1346[7]_i_3 
       (.I0(macRegisters_0_V_fu_806_p2[7]),
        .I1(p_2_in),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_9_reg_1346[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h5A996A665AA9AA9A)) 
    \p_Val2_9_reg_1346[7]_i_4 
       (.I0(macRegisters_0_V_fu_806_p2[6]),
        .I1(p_2_in),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_9_reg_1346[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h5A996A56AAAA5A95)) 
    \p_Val2_9_reg_1346[7]_i_5 
       (.I0(macRegisters_0_V_fu_806_p2[5]),
        .I1(p_3_in),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_9_reg_1346[7]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hA6A56A9A666AAAAA)) 
    \p_Val2_9_reg_1346[7]_i_6 
       (.I0(macRegisters_0_V_fu_806_p2[4]),
        .I1(p_1_in),
        .I2(p_2_in),
        .I3(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1234_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_9_reg_1346[7]_i_6_n_7 ));
  FDRE \p_Val2_9_reg_1346_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_9_fu_957_p2[0]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_1346_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_9_fu_957_p2[1]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_1346_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_9_fu_957_p2[2]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_1346_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_9_fu_957_p2[3]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [3]),
        .R(1'b0));
  CARRY4 \p_Val2_9_reg_1346_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_9_reg_1346_reg[3]_i_1_n_7 ,\p_Val2_9_reg_1346_reg[3]_i_1_n_8 ,\p_Val2_9_reg_1346_reg[3]_i_1_n_9 ,\p_Val2_9_reg_1346_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(macRegisters_0_V_fu_806_p2[3:0]),
        .O(p_Val2_9_fu_957_p2[3:0]),
        .S({\p_Val2_9_reg_1346[3]_i_2_n_7 ,\p_Val2_9_reg_1346[3]_i_3_n_7 ,\p_Val2_9_reg_1346[3]_i_4_n_7 ,\p_Val2_9_reg_1346[3]_i_5_n_7 }));
  FDRE \p_Val2_9_reg_1346_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_9_fu_957_p2[4]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_1346_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_9_fu_957_p2[5]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_1346_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_9_fu_957_p2[6]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_1346_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13510),
        .D(p_Val2_9_fu_957_p2[7]),
        .Q(\p_Val2_20_3_reg_1361_reg[7]_0 [7]),
        .R(1'b0));
  CARRY4 \p_Val2_9_reg_1346_reg[7]_i_2 
       (.CI(\p_Val2_9_reg_1346_reg[3]_i_1_n_7 ),
        .CO({\NLW_p_Val2_9_reg_1346_reg[7]_i_2_CO_UNCONNECTED [3],\p_Val2_9_reg_1346_reg[7]_i_2_n_8 ,\p_Val2_9_reg_1346_reg[7]_i_2_n_9 ,\p_Val2_9_reg_1346_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_0_V_fu_806_p2[6:4]}),
        .O(p_Val2_9_fu_957_p2[7:4]),
        .S({\p_Val2_9_reg_1346[7]_i_3_n_7 ,\p_Val2_9_reg_1346[7]_i_4_n_7 ,\p_Val2_9_reg_1346[7]_i_5_n_7 ,\p_Val2_9_reg_1346[7]_i_6_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sf_reg_294[0]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_294[0]),
        .O(sf_1_fu_469_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \sf_reg_294[1]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_294[1]),
        .I2(sf_reg_294[0]),
        .O(sf_1_fu_469_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \sf_reg_294[2]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_294[0]),
        .I2(sf_reg_294[1]),
        .I3(sf_reg_294[2]),
        .O(sf_1_fu_469_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \sf_reg_294[3]_i_1 
       (.I0(sf_reg_294[3]),
        .I1(p_0_in1_out),
        .I2(sf_reg_294[2]),
        .I3(sf_reg_294[0]),
        .I4(sf_reg_294[1]),
        .O(sf_1_fu_469_p2[3]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \sf_reg_294[4]_i_1 
       (.I0(sf_reg_294[1]),
        .I1(sf_reg_294[0]),
        .I2(sf_reg_294[2]),
        .I3(p_0_in1_out),
        .I4(sf_reg_294[3]),
        .I5(sf_reg_294[4]),
        .O(sf_1_fu_469_p2[4]));
  LUT6 #(
    .INIT(64'h009A00AA00AA00AA)) 
    \sf_reg_294[5]_i_1 
       (.I0(sf_reg_294[5]),
        .I1(\sf_reg_294[5]_i_2_n_7 ),
        .I2(sf_reg_294[2]),
        .I3(p_0_in1_out),
        .I4(sf_reg_294[4]),
        .I5(sf_reg_294[3]),
        .O(sf_1_fu_469_p2[5]));
  LUT2 #(
    .INIT(4'h7)) 
    \sf_reg_294[5]_i_2 
       (.I0(sf_reg_294[1]),
        .I1(sf_reg_294[0]),
        .O(\sf_reg_294[5]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \sf_reg_294[6]_i_1 
       (.I0(\sf_reg_294[7]_i_4_n_7 ),
        .I1(sf_reg_294[5]),
        .I2(p_0_in1_out),
        .I3(sf_reg_294[6]),
        .O(sf_1_fu_469_p2[6]));
  LUT5 #(
    .INIT(32'h0000E000)) 
    \sf_reg_294[7]_i_1 
       (.I0(start_for_Relu1D_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DMac_new_U0_ap_start),
        .I3(Q[0]),
        .I4(sel),
        .O(clear));
  LUT4 #(
    .INIT(16'h1000)) 
    \sf_reg_294[7]_i_2 
       (.I0(exitcond_flatten7_fu_337_p2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\ap_CS_fsm_reg_n_7_[1] ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \sf_reg_294[7]_i_3 
       (.I0(\sf_reg_294[7]_i_4_n_7 ),
        .I1(sf_reg_294[5]),
        .I2(sf_reg_294[6]),
        .I3(p_0_in1_out),
        .I4(sf_reg_294[7]),
        .O(sf_1_fu_469_p2[7]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \sf_reg_294[7]_i_4 
       (.I0(sf_reg_294[3]),
        .I1(sf_reg_294[4]),
        .I2(p_0_in1_out),
        .I3(sf_reg_294[2]),
        .I4(sf_reg_294[0]),
        .I5(sf_reg_294[1]),
        .O(\sf_reg_294[7]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sf_reg_294[7]_i_5 
       (.I0(p_0_in6_out),
        .I1(exitcond_flatten_fu_349_p2),
        .O(p_0_in1_out));
  FDRE \sf_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_469_p2[0]),
        .Q(sf_reg_294[0]),
        .R(clear));
  FDRE \sf_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_469_p2[1]),
        .Q(sf_reg_294[1]),
        .R(clear));
  FDRE \sf_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_469_p2[2]),
        .Q(sf_reg_294[2]),
        .R(clear));
  FDRE \sf_reg_294_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_469_p2[3]),
        .Q(sf_reg_294[3]),
        .R(clear));
  FDRE \sf_reg_294_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_469_p2[4]),
        .Q(sf_reg_294[4]),
        .R(clear));
  FDRE \sf_reg_294_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_469_p2[5]),
        .Q(sf_reg_294[5]),
        .R(clear));
  FDRE \sf_reg_294_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_469_p2[6]),
        .Q(sf_reg_294[6]),
        .R(clear));
  FDRE \sf_reg_294_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_469_p2[7]),
        .Q(sf_reg_294[7]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h00EC)) 
    start_once_reg_i_1__10
       (.I0(Conv1DMac_new_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Relu1D_U0_full_n),
        .I3(Q[1]),
        .O(start_once_reg_i_1__10_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__10_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_127_reg_1301[3]_i_12 
       (.I0(tmp_86_reg_1247_reg_rep__0_4[0]),
        .I1(tmp_86_reg_1247_reg_rep__0_5[1]),
        .O(\tmp_127_reg_1301[3]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_127_reg_1301[3]_i_13 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[3]),
        .I1(cnv_36_V_V_dout[3]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[5]),
        .I3(cnv_36_V_V_dout[1]),
        .I4(tmp_86_reg_1247_reg_rep__0_0[4]),
        .I5(cnv_36_V_V_dout[2]),
        .O(tmp_86_reg_1247_reg_rep__0_2[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_127_reg_1301[3]_i_14 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[4]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[5]),
        .I3(cnv_36_V_V_dout[0]),
        .O(tmp_86_reg_1247_reg_rep__0_2[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_127_reg_1301[3]_i_18 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[3]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[4]),
        .I3(cnv_36_V_V_dout[0]),
        .O(tmp_86_reg_1247_reg_rep__0_13));
  LUT4 #(
    .INIT(16'h7007)) 
    \tmp_127_reg_1301[3]_i_4 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[6]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_rep__0_4[0]),
        .I3(tmp_86_reg_1247_reg_rep__0_5[1]),
        .O(tmp_86_reg_1247_reg_rep__0_3[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_127_reg_1301[3]_i_5 
       (.I0(\tmp_369_reg_1306_reg[0]_0 [3]),
        .I1(tmp_86_reg_1247_reg_rep__0_5[0]),
        .O(tmp_86_reg_1247_reg_rep__0_3[0]));
  LUT6 #(
    .INIT(64'h6A95956A956A6A95)) 
    \tmp_127_reg_1301[3]_i_8 
       (.I0(tmp_86_reg_1247_reg_rep__0_3[1]),
        .I1(tmp_86_reg_1247_reg_rep__0_0[6]),
        .I2(cnv_36_V_V_dout[2]),
        .I3(tmp_86_reg_1247_reg_rep__0_7[0]),
        .I4(tmp_86_reg_1247_reg_rep__0_4[1]),
        .I5(\tmp_127_reg_1301[3]_i_12_n_7 ),
        .O(tmp_86_reg_1247_reg_rep__0_14));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_127_reg_1301[7]_i_14 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[5]),
        .I1(cnv_36_V_V_dout[6]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[4]),
        .I3(cnv_36_V_V_dout[7]),
        .O(\tmp_127_reg_1301[7]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_127_reg_1301[7]_i_15 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[4]),
        .I1(cnv_36_V_V_dout[5]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[5]),
        .I3(cnv_36_V_V_dout[6]),
        .I4(cnv_36_V_V_dout[7]),
        .I5(tmp_86_reg_1247_reg_rep__0_0[3]),
        .O(\tmp_127_reg_1301[7]_i_15_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_127_reg_1301[7]_i_16 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[4]),
        .I1(cnv_36_V_V_dout[6]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[5]),
        .I3(cnv_36_V_V_dout[7]),
        .O(\tmp_127_reg_1301[7]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_127_reg_1301[7]_i_17 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[3]),
        .I1(cnv_36_V_V_dout[5]),
        .I2(cnv_36_V_V_dout[7]),
        .I3(tmp_86_reg_1247_reg_rep__0_0[4]),
        .I4(cnv_36_V_V_dout[6]),
        .I5(tmp_86_reg_1247_reg_rep__0_0[5]),
        .O(\tmp_127_reg_1301[7]_i_17_n_7 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_127_reg_1301[7]_i_18 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[2]),
        .I1(cnv_36_V_V_dout[6]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[1]),
        .I3(cnv_36_V_V_dout[7]),
        .O(\tmp_127_reg_1301[7]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_127_reg_1301[7]_i_19 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[1]),
        .I1(cnv_36_V_V_dout[5]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[2]),
        .I3(cnv_36_V_V_dout[6]),
        .I4(cnv_36_V_V_dout[7]),
        .I5(tmp_86_reg_1247_reg_rep__0_0[0]),
        .O(\tmp_127_reg_1301[7]_i_19_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_127_reg_1301[7]_i_20 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[1]),
        .I1(cnv_36_V_V_dout[6]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[2]),
        .I3(cnv_36_V_V_dout[7]),
        .O(\tmp_127_reg_1301[7]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_127_reg_1301[7]_i_21 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[0]),
        .I1(cnv_36_V_V_dout[5]),
        .I2(cnv_36_V_V_dout[7]),
        .I3(tmp_86_reg_1247_reg_rep__0_0[1]),
        .I4(cnv_36_V_V_dout[6]),
        .I5(tmp_86_reg_1247_reg_rep__0_0[2]),
        .O(\tmp_127_reg_1301[7]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_127_reg_1301[7]_i_22 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[5]),
        .I1(cnv_36_V_V_dout[4]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[4]),
        .I3(cnv_36_V_V_dout[5]),
        .I4(cnv_36_V_V_dout[6]),
        .I5(tmp_86_reg_1247_reg_rep__0_0[3]),
        .O(\tmp_127_reg_1301[7]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_127_reg_1301[7]_i_23 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[5]),
        .I1(cnv_36_V_V_dout[3]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[4]),
        .I3(cnv_36_V_V_dout[4]),
        .I4(cnv_36_V_V_dout[5]),
        .I5(tmp_86_reg_1247_reg_rep__0_0[3]),
        .O(\tmp_127_reg_1301[7]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_127_reg_1301[7]_i_24 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[5]),
        .I1(cnv_36_V_V_dout[2]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[4]),
        .I3(cnv_36_V_V_dout[3]),
        .I4(cnv_36_V_V_dout[4]),
        .I5(tmp_86_reg_1247_reg_rep__0_0[3]),
        .O(\tmp_127_reg_1301[7]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_127_reg_1301[7]_i_25 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[5]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[4]),
        .I3(cnv_36_V_V_dout[2]),
        .I4(cnv_36_V_V_dout[3]),
        .I5(tmp_86_reg_1247_reg_rep__0_0[3]),
        .O(\tmp_127_reg_1301[7]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_127_reg_1301[7]_i_26 
       (.I0(\tmp_127_reg_1301[7]_i_22_n_7 ),
        .I1(cnv_36_V_V_dout[6]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[4]),
        .I3(cnv_36_V_V_dout[5]),
        .I4(tmp_86_reg_1247_reg_rep__0_0[5]),
        .I5(\tmp_127_reg_1301_reg[7]_i_11_3 ),
        .O(\tmp_127_reg_1301[7]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_127_reg_1301[7]_i_27 
       (.I0(\tmp_127_reg_1301[7]_i_23_n_7 ),
        .I1(cnv_36_V_V_dout[5]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[4]),
        .I3(cnv_36_V_V_dout[4]),
        .I4(tmp_86_reg_1247_reg_rep__0_0[5]),
        .I5(\tmp_127_reg_1301_reg[7]_i_11_2 ),
        .O(\tmp_127_reg_1301[7]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_127_reg_1301[7]_i_28 
       (.I0(\tmp_127_reg_1301[7]_i_24_n_7 ),
        .I1(cnv_36_V_V_dout[4]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[4]),
        .I3(cnv_36_V_V_dout[3]),
        .I4(tmp_86_reg_1247_reg_rep__0_0[5]),
        .I5(\tmp_127_reg_1301_reg[7]_i_11_1 ),
        .O(\tmp_127_reg_1301[7]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_127_reg_1301[7]_i_29 
       (.I0(\tmp_127_reg_1301[7]_i_25_n_7 ),
        .I1(tmp_86_reg_1247_reg_rep__0_0[5]),
        .I2(cnv_36_V_V_dout[2]),
        .I3(\tmp_127_reg_1301_reg[7]_i_11_0 ),
        .I4(cnv_36_V_V_dout[4]),
        .I5(tmp_86_reg_1247_reg_rep__0_0[3]),
        .O(\tmp_127_reg_1301[7]_i_29_n_7 ));
  FDRE \tmp_127_reg_1301_reg[0] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(D[0]),
        .Q(tmp_127_reg_1301[0]),
        .R(1'b0));
  FDRE \tmp_127_reg_1301_reg[1] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(D[1]),
        .Q(tmp_127_reg_1301[1]),
        .R(1'b0));
  FDRE \tmp_127_reg_1301_reg[2] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(D[2]),
        .Q(tmp_127_reg_1301[2]),
        .R(1'b0));
  FDRE \tmp_127_reg_1301_reg[3] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(D[3]),
        .Q(tmp_127_reg_1301[3]),
        .R(1'b0));
  FDRE \tmp_127_reg_1301_reg[4] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(D[4]),
        .Q(tmp_127_reg_1301[4]),
        .R(1'b0));
  FDRE \tmp_127_reg_1301_reg[5] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(D[5]),
        .Q(tmp_127_reg_1301[5]),
        .R(1'b0));
  FDRE \tmp_127_reg_1301_reg[6] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(D[6]),
        .Q(tmp_127_reg_1301[6]),
        .R(1'b0));
  FDRE \tmp_127_reg_1301_reg[7] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(D[7]),
        .Q(tmp_127_reg_1301[7]),
        .R(1'b0));
  CARRY4 \tmp_127_reg_1301_reg[7]_i_10 
       (.CI(\tmp_369_reg_1306_reg[0]_i_3_n_7 ),
        .CO({\NLW_tmp_127_reg_1301_reg[7]_i_10_CO_UNCONNECTED [3],tmp_86_reg_1247_reg_rep__0_6,\NLW_tmp_127_reg_1301_reg[7]_i_10_CO_UNCONNECTED [1],\tmp_127_reg_1301_reg[7]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_127_reg_1301[7]_i_18_n_7 ,\tmp_127_reg_1301[7]_i_19_n_7 }),
        .O({\NLW_tmp_127_reg_1301_reg[7]_i_10_O_UNCONNECTED [3:2],tmp_86_reg_1247_reg_rep__0_7}),
        .S({1'b0,1'b1,\tmp_127_reg_1301[7]_i_20_n_7 ,\tmp_127_reg_1301[7]_i_21_n_7 }));
  CARRY4 \tmp_127_reg_1301_reg[7]_i_11 
       (.CI(\tmp_127_reg_1301[3]_i_9 ),
        .CO({\tmp_127_reg_1301_reg[7]_i_11_n_7 ,\tmp_127_reg_1301_reg[7]_i_11_n_8 ,\tmp_127_reg_1301_reg[7]_i_11_n_9 ,\tmp_127_reg_1301_reg[7]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_127_reg_1301[7]_i_22_n_7 ,\tmp_127_reg_1301[7]_i_23_n_7 ,\tmp_127_reg_1301[7]_i_24_n_7 ,\tmp_127_reg_1301[7]_i_25_n_7 }),
        .O(tmp_86_reg_1247_reg_rep__0_4),
        .S({\tmp_127_reg_1301[7]_i_26_n_7 ,\tmp_127_reg_1301[7]_i_27_n_7 ,\tmp_127_reg_1301[7]_i_28_n_7 ,\tmp_127_reg_1301[7]_i_29_n_7 }));
  CARRY4 \tmp_127_reg_1301_reg[7]_i_9 
       (.CI(\tmp_127_reg_1301_reg[7]_i_11_n_7 ),
        .CO({\NLW_tmp_127_reg_1301_reg[7]_i_9_CO_UNCONNECTED [3],tmp_86_reg_1247_reg_rep__0_8,\NLW_tmp_127_reg_1301_reg[7]_i_9_CO_UNCONNECTED [1],\tmp_127_reg_1301_reg[7]_i_9_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_127_reg_1301[7]_i_14_n_7 ,\tmp_127_reg_1301[7]_i_15_n_7 }),
        .O({\NLW_tmp_127_reg_1301_reg[7]_i_9_O_UNCONNECTED [3:2],tmp_86_reg_1247_reg_rep__0_9}),
        .S({1'b0,1'b1,\tmp_127_reg_1301[7]_i_16_n_7 ,\tmp_127_reg_1301[7]_i_17_n_7 }));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_128_reg_1316[3]_i_12 
       (.I0(tmp_86_reg_1247_reg_rep__1_4[0]),
        .I1(tmp_86_reg_1247_reg_rep__1_5[1]),
        .O(\tmp_128_reg_1316[3]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_128_reg_1316[3]_i_13 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[3]),
        .I1(cnv_36_V_V_dout[3]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[5]),
        .I3(cnv_36_V_V_dout[1]),
        .I4(tmp_86_reg_1247_reg_rep__1_0[4]),
        .I5(cnv_36_V_V_dout[2]),
        .O(tmp_86_reg_1247_reg_rep__1_2[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_128_reg_1316[3]_i_14 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[4]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[5]),
        .I3(cnv_36_V_V_dout[0]),
        .O(tmp_86_reg_1247_reg_rep__1_2[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_128_reg_1316[3]_i_18 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[3]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[4]),
        .I3(cnv_36_V_V_dout[0]),
        .O(tmp_86_reg_1247_reg_rep__1_13));
  LUT4 #(
    .INIT(16'h7007)) 
    \tmp_128_reg_1316[3]_i_4 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[6]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_rep__1_4[0]),
        .I3(tmp_86_reg_1247_reg_rep__1_5[1]),
        .O(tmp_86_reg_1247_reg_rep__1_3[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_128_reg_1316[3]_i_5 
       (.I0(\tmp_372_reg_1321_reg[0]_0 [3]),
        .I1(tmp_86_reg_1247_reg_rep__1_5[0]),
        .O(tmp_86_reg_1247_reg_rep__1_3[0]));
  LUT6 #(
    .INIT(64'h6A95956A956A6A95)) 
    \tmp_128_reg_1316[3]_i_8 
       (.I0(tmp_86_reg_1247_reg_rep__1_3[1]),
        .I1(tmp_86_reg_1247_reg_rep__1_0[6]),
        .I2(cnv_36_V_V_dout[2]),
        .I3(tmp_86_reg_1247_reg_rep__1_7[0]),
        .I4(tmp_86_reg_1247_reg_rep__1_4[1]),
        .I5(\tmp_128_reg_1316[3]_i_12_n_7 ),
        .O(tmp_86_reg_1247_reg_rep__1_14));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_128_reg_1316[7]_i_14 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[5]),
        .I1(cnv_36_V_V_dout[6]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[4]),
        .I3(cnv_36_V_V_dout[7]),
        .O(\tmp_128_reg_1316[7]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_128_reg_1316[7]_i_15 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[4]),
        .I1(cnv_36_V_V_dout[5]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[5]),
        .I3(cnv_36_V_V_dout[6]),
        .I4(cnv_36_V_V_dout[7]),
        .I5(tmp_86_reg_1247_reg_rep__1_0[3]),
        .O(\tmp_128_reg_1316[7]_i_15_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_128_reg_1316[7]_i_16 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[4]),
        .I1(cnv_36_V_V_dout[6]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[5]),
        .I3(cnv_36_V_V_dout[7]),
        .O(\tmp_128_reg_1316[7]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_128_reg_1316[7]_i_17 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[3]),
        .I1(cnv_36_V_V_dout[5]),
        .I2(cnv_36_V_V_dout[7]),
        .I3(tmp_86_reg_1247_reg_rep__1_0[4]),
        .I4(cnv_36_V_V_dout[6]),
        .I5(tmp_86_reg_1247_reg_rep__1_0[5]),
        .O(\tmp_128_reg_1316[7]_i_17_n_7 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_128_reg_1316[7]_i_18 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[2]),
        .I1(cnv_36_V_V_dout[6]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[1]),
        .I3(cnv_36_V_V_dout[7]),
        .O(\tmp_128_reg_1316[7]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_128_reg_1316[7]_i_19 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[1]),
        .I1(cnv_36_V_V_dout[5]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[2]),
        .I3(cnv_36_V_V_dout[6]),
        .I4(cnv_36_V_V_dout[7]),
        .I5(tmp_86_reg_1247_reg_rep__1_0[0]),
        .O(\tmp_128_reg_1316[7]_i_19_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_128_reg_1316[7]_i_20 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[1]),
        .I1(cnv_36_V_V_dout[6]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[2]),
        .I3(cnv_36_V_V_dout[7]),
        .O(\tmp_128_reg_1316[7]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_128_reg_1316[7]_i_21 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[0]),
        .I1(cnv_36_V_V_dout[5]),
        .I2(cnv_36_V_V_dout[7]),
        .I3(tmp_86_reg_1247_reg_rep__1_0[1]),
        .I4(cnv_36_V_V_dout[6]),
        .I5(tmp_86_reg_1247_reg_rep__1_0[2]),
        .O(\tmp_128_reg_1316[7]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_128_reg_1316[7]_i_22 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[5]),
        .I1(cnv_36_V_V_dout[4]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[4]),
        .I3(cnv_36_V_V_dout[5]),
        .I4(cnv_36_V_V_dout[6]),
        .I5(tmp_86_reg_1247_reg_rep__1_0[3]),
        .O(\tmp_128_reg_1316[7]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_128_reg_1316[7]_i_23 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[5]),
        .I1(cnv_36_V_V_dout[3]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[4]),
        .I3(cnv_36_V_V_dout[4]),
        .I4(cnv_36_V_V_dout[5]),
        .I5(tmp_86_reg_1247_reg_rep__1_0[3]),
        .O(\tmp_128_reg_1316[7]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_128_reg_1316[7]_i_24 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[5]),
        .I1(cnv_36_V_V_dout[2]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[4]),
        .I3(cnv_36_V_V_dout[3]),
        .I4(cnv_36_V_V_dout[4]),
        .I5(tmp_86_reg_1247_reg_rep__1_0[3]),
        .O(\tmp_128_reg_1316[7]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_128_reg_1316[7]_i_25 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[5]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[4]),
        .I3(cnv_36_V_V_dout[2]),
        .I4(cnv_36_V_V_dout[3]),
        .I5(tmp_86_reg_1247_reg_rep__1_0[3]),
        .O(\tmp_128_reg_1316[7]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_128_reg_1316[7]_i_26 
       (.I0(\tmp_128_reg_1316[7]_i_22_n_7 ),
        .I1(cnv_36_V_V_dout[6]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[4]),
        .I3(cnv_36_V_V_dout[5]),
        .I4(tmp_86_reg_1247_reg_rep__1_0[5]),
        .I5(\tmp_128_reg_1316_reg[7]_i_11_3 ),
        .O(\tmp_128_reg_1316[7]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_128_reg_1316[7]_i_27 
       (.I0(\tmp_128_reg_1316[7]_i_23_n_7 ),
        .I1(cnv_36_V_V_dout[5]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[4]),
        .I3(cnv_36_V_V_dout[4]),
        .I4(tmp_86_reg_1247_reg_rep__1_0[5]),
        .I5(\tmp_128_reg_1316_reg[7]_i_11_2 ),
        .O(\tmp_128_reg_1316[7]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_128_reg_1316[7]_i_28 
       (.I0(\tmp_128_reg_1316[7]_i_24_n_7 ),
        .I1(cnv_36_V_V_dout[4]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[4]),
        .I3(cnv_36_V_V_dout[3]),
        .I4(tmp_86_reg_1247_reg_rep__1_0[5]),
        .I5(\tmp_128_reg_1316_reg[7]_i_11_1 ),
        .O(\tmp_128_reg_1316[7]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_128_reg_1316[7]_i_29 
       (.I0(\tmp_128_reg_1316[7]_i_25_n_7 ),
        .I1(tmp_86_reg_1247_reg_rep__1_0[5]),
        .I2(cnv_36_V_V_dout[2]),
        .I3(\tmp_128_reg_1316_reg[7]_i_11_0 ),
        .I4(cnv_36_V_V_dout[4]),
        .I5(tmp_86_reg_1247_reg_rep__1_0[3]),
        .O(\tmp_128_reg_1316[7]_i_29_n_7 ));
  FDRE \tmp_128_reg_1316_reg[0] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_128_reg_1316_reg[7]_0 [0]),
        .Q(tmp_128_reg_1316[0]),
        .R(1'b0));
  FDRE \tmp_128_reg_1316_reg[1] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_128_reg_1316_reg[7]_0 [1]),
        .Q(tmp_128_reg_1316[1]),
        .R(1'b0));
  FDRE \tmp_128_reg_1316_reg[2] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_128_reg_1316_reg[7]_0 [2]),
        .Q(tmp_128_reg_1316[2]),
        .R(1'b0));
  FDRE \tmp_128_reg_1316_reg[3] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_128_reg_1316_reg[7]_0 [3]),
        .Q(tmp_128_reg_1316[3]),
        .R(1'b0));
  FDRE \tmp_128_reg_1316_reg[4] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_128_reg_1316_reg[7]_0 [4]),
        .Q(tmp_128_reg_1316[4]),
        .R(1'b0));
  FDRE \tmp_128_reg_1316_reg[5] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_128_reg_1316_reg[7]_0 [5]),
        .Q(tmp_128_reg_1316[5]),
        .R(1'b0));
  FDRE \tmp_128_reg_1316_reg[6] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_128_reg_1316_reg[7]_0 [6]),
        .Q(tmp_128_reg_1316[6]),
        .R(1'b0));
  FDRE \tmp_128_reg_1316_reg[7] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_128_reg_1316_reg[7]_0 [7]),
        .Q(tmp_128_reg_1316[7]),
        .R(1'b0));
  CARRY4 \tmp_128_reg_1316_reg[7]_i_10 
       (.CI(\tmp_372_reg_1321_reg[0]_i_3_n_7 ),
        .CO({\NLW_tmp_128_reg_1316_reg[7]_i_10_CO_UNCONNECTED [3],tmp_86_reg_1247_reg_rep__1_6,\NLW_tmp_128_reg_1316_reg[7]_i_10_CO_UNCONNECTED [1],\tmp_128_reg_1316_reg[7]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_128_reg_1316[7]_i_18_n_7 ,\tmp_128_reg_1316[7]_i_19_n_7 }),
        .O({\NLW_tmp_128_reg_1316_reg[7]_i_10_O_UNCONNECTED [3:2],tmp_86_reg_1247_reg_rep__1_7}),
        .S({1'b0,1'b1,\tmp_128_reg_1316[7]_i_20_n_7 ,\tmp_128_reg_1316[7]_i_21_n_7 }));
  CARRY4 \tmp_128_reg_1316_reg[7]_i_11 
       (.CI(\tmp_128_reg_1316[3]_i_9 ),
        .CO({\tmp_128_reg_1316_reg[7]_i_11_n_7 ,\tmp_128_reg_1316_reg[7]_i_11_n_8 ,\tmp_128_reg_1316_reg[7]_i_11_n_9 ,\tmp_128_reg_1316_reg[7]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_128_reg_1316[7]_i_22_n_7 ,\tmp_128_reg_1316[7]_i_23_n_7 ,\tmp_128_reg_1316[7]_i_24_n_7 ,\tmp_128_reg_1316[7]_i_25_n_7 }),
        .O(tmp_86_reg_1247_reg_rep__1_4),
        .S({\tmp_128_reg_1316[7]_i_26_n_7 ,\tmp_128_reg_1316[7]_i_27_n_7 ,\tmp_128_reg_1316[7]_i_28_n_7 ,\tmp_128_reg_1316[7]_i_29_n_7 }));
  CARRY4 \tmp_128_reg_1316_reg[7]_i_9 
       (.CI(\tmp_128_reg_1316_reg[7]_i_11_n_7 ),
        .CO({\NLW_tmp_128_reg_1316_reg[7]_i_9_CO_UNCONNECTED [3],tmp_86_reg_1247_reg_rep__1_8,\NLW_tmp_128_reg_1316_reg[7]_i_9_CO_UNCONNECTED [1],\tmp_128_reg_1316_reg[7]_i_9_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_128_reg_1316[7]_i_14_n_7 ,\tmp_128_reg_1316[7]_i_15_n_7 }),
        .O({\NLW_tmp_128_reg_1316_reg[7]_i_9_O_UNCONNECTED [3:2],tmp_86_reg_1247_reg_rep__1_9}),
        .S({1'b0,1'b1,\tmp_128_reg_1316[7]_i_16_n_7 ,\tmp_128_reg_1316[7]_i_17_n_7 }));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_129_reg_1331[3]_i_12 
       (.I0(tmp_86_reg_1247_reg_4[0]),
        .I1(tmp_86_reg_1247_reg_5[1]),
        .O(\tmp_129_reg_1331[3]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_129_reg_1331[3]_i_13 
       (.I0(tmp_86_reg_1247_reg_0[3]),
        .I1(cnv_36_V_V_dout[3]),
        .I2(tmp_86_reg_1247_reg_0[5]),
        .I3(cnv_36_V_V_dout[1]),
        .I4(tmp_86_reg_1247_reg_0[4]),
        .I5(cnv_36_V_V_dout[2]),
        .O(tmp_86_reg_1247_reg_2[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_129_reg_1331[3]_i_14 
       (.I0(tmp_86_reg_1247_reg_0[4]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_0[5]),
        .I3(cnv_36_V_V_dout[0]),
        .O(tmp_86_reg_1247_reg_2[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_129_reg_1331[3]_i_18 
       (.I0(tmp_86_reg_1247_reg_0[3]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_0[4]),
        .I3(cnv_36_V_V_dout[0]),
        .O(tmp_86_reg_1247_reg_13));
  LUT4 #(
    .INIT(16'h7007)) 
    \tmp_129_reg_1331[3]_i_4 
       (.I0(tmp_86_reg_1247_reg_0[6]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_4[0]),
        .I3(tmp_86_reg_1247_reg_5[1]),
        .O(tmp_86_reg_1247_reg_3[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_129_reg_1331[3]_i_5 
       (.I0(\tmp_375_reg_1336_reg[0]_0 [3]),
        .I1(tmp_86_reg_1247_reg_5[0]),
        .O(tmp_86_reg_1247_reg_3[0]));
  LUT6 #(
    .INIT(64'h6A95956A956A6A95)) 
    \tmp_129_reg_1331[3]_i_8 
       (.I0(tmp_86_reg_1247_reg_3[1]),
        .I1(tmp_86_reg_1247_reg_0[6]),
        .I2(cnv_36_V_V_dout[2]),
        .I3(tmp_86_reg_1247_reg_7[0]),
        .I4(tmp_86_reg_1247_reg_4[1]),
        .I5(\tmp_129_reg_1331[3]_i_12_n_7 ),
        .O(tmp_86_reg_1247_reg_14));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_129_reg_1331[7]_i_14 
       (.I0(tmp_86_reg_1247_reg_0[5]),
        .I1(cnv_36_V_V_dout[6]),
        .I2(tmp_86_reg_1247_reg_0[4]),
        .I3(cnv_36_V_V_dout[7]),
        .O(\tmp_129_reg_1331[7]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_129_reg_1331[7]_i_15 
       (.I0(tmp_86_reg_1247_reg_0[4]),
        .I1(cnv_36_V_V_dout[5]),
        .I2(tmp_86_reg_1247_reg_0[5]),
        .I3(cnv_36_V_V_dout[6]),
        .I4(cnv_36_V_V_dout[7]),
        .I5(tmp_86_reg_1247_reg_0[3]),
        .O(\tmp_129_reg_1331[7]_i_15_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_129_reg_1331[7]_i_16 
       (.I0(tmp_86_reg_1247_reg_0[4]),
        .I1(cnv_36_V_V_dout[6]),
        .I2(tmp_86_reg_1247_reg_0[5]),
        .I3(cnv_36_V_V_dout[7]),
        .O(\tmp_129_reg_1331[7]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_129_reg_1331[7]_i_17 
       (.I0(tmp_86_reg_1247_reg_0[3]),
        .I1(cnv_36_V_V_dout[5]),
        .I2(cnv_36_V_V_dout[7]),
        .I3(tmp_86_reg_1247_reg_0[4]),
        .I4(cnv_36_V_V_dout[6]),
        .I5(tmp_86_reg_1247_reg_0[5]),
        .O(\tmp_129_reg_1331[7]_i_17_n_7 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_129_reg_1331[7]_i_18 
       (.I0(tmp_86_reg_1247_reg_0[2]),
        .I1(cnv_36_V_V_dout[6]),
        .I2(tmp_86_reg_1247_reg_0[1]),
        .I3(cnv_36_V_V_dout[7]),
        .O(\tmp_129_reg_1331[7]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_129_reg_1331[7]_i_19 
       (.I0(tmp_86_reg_1247_reg_0[1]),
        .I1(cnv_36_V_V_dout[5]),
        .I2(tmp_86_reg_1247_reg_0[2]),
        .I3(cnv_36_V_V_dout[6]),
        .I4(cnv_36_V_V_dout[7]),
        .I5(tmp_86_reg_1247_reg_0[0]),
        .O(\tmp_129_reg_1331[7]_i_19_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_129_reg_1331[7]_i_20 
       (.I0(tmp_86_reg_1247_reg_0[1]),
        .I1(cnv_36_V_V_dout[6]),
        .I2(tmp_86_reg_1247_reg_0[2]),
        .I3(cnv_36_V_V_dout[7]),
        .O(\tmp_129_reg_1331[7]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_129_reg_1331[7]_i_21 
       (.I0(tmp_86_reg_1247_reg_0[0]),
        .I1(cnv_36_V_V_dout[5]),
        .I2(cnv_36_V_V_dout[7]),
        .I3(tmp_86_reg_1247_reg_0[1]),
        .I4(cnv_36_V_V_dout[6]),
        .I5(tmp_86_reg_1247_reg_0[2]),
        .O(\tmp_129_reg_1331[7]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_129_reg_1331[7]_i_22 
       (.I0(tmp_86_reg_1247_reg_0[5]),
        .I1(cnv_36_V_V_dout[4]),
        .I2(tmp_86_reg_1247_reg_0[4]),
        .I3(cnv_36_V_V_dout[5]),
        .I4(cnv_36_V_V_dout[6]),
        .I5(tmp_86_reg_1247_reg_0[3]),
        .O(\tmp_129_reg_1331[7]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_129_reg_1331[7]_i_23 
       (.I0(tmp_86_reg_1247_reg_0[5]),
        .I1(cnv_36_V_V_dout[3]),
        .I2(tmp_86_reg_1247_reg_0[4]),
        .I3(cnv_36_V_V_dout[4]),
        .I4(cnv_36_V_V_dout[5]),
        .I5(tmp_86_reg_1247_reg_0[3]),
        .O(\tmp_129_reg_1331[7]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_129_reg_1331[7]_i_24 
       (.I0(tmp_86_reg_1247_reg_0[5]),
        .I1(cnv_36_V_V_dout[2]),
        .I2(tmp_86_reg_1247_reg_0[4]),
        .I3(cnv_36_V_V_dout[3]),
        .I4(cnv_36_V_V_dout[4]),
        .I5(tmp_86_reg_1247_reg_0[3]),
        .O(\tmp_129_reg_1331[7]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_129_reg_1331[7]_i_25 
       (.I0(tmp_86_reg_1247_reg_0[5]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_0[4]),
        .I3(cnv_36_V_V_dout[2]),
        .I4(cnv_36_V_V_dout[3]),
        .I5(tmp_86_reg_1247_reg_0[3]),
        .O(\tmp_129_reg_1331[7]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_129_reg_1331[7]_i_26 
       (.I0(\tmp_129_reg_1331[7]_i_22_n_7 ),
        .I1(cnv_36_V_V_dout[6]),
        .I2(tmp_86_reg_1247_reg_0[4]),
        .I3(cnv_36_V_V_dout[5]),
        .I4(tmp_86_reg_1247_reg_0[5]),
        .I5(\tmp_129_reg_1331_reg[7]_i_11_3 ),
        .O(\tmp_129_reg_1331[7]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_129_reg_1331[7]_i_27 
       (.I0(\tmp_129_reg_1331[7]_i_23_n_7 ),
        .I1(cnv_36_V_V_dout[5]),
        .I2(tmp_86_reg_1247_reg_0[4]),
        .I3(cnv_36_V_V_dout[4]),
        .I4(tmp_86_reg_1247_reg_0[5]),
        .I5(\tmp_129_reg_1331_reg[7]_i_11_2 ),
        .O(\tmp_129_reg_1331[7]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_129_reg_1331[7]_i_28 
       (.I0(\tmp_129_reg_1331[7]_i_24_n_7 ),
        .I1(cnv_36_V_V_dout[4]),
        .I2(tmp_86_reg_1247_reg_0[4]),
        .I3(cnv_36_V_V_dout[3]),
        .I4(tmp_86_reg_1247_reg_0[5]),
        .I5(\tmp_129_reg_1331_reg[7]_i_11_1 ),
        .O(\tmp_129_reg_1331[7]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_129_reg_1331[7]_i_29 
       (.I0(\tmp_129_reg_1331[7]_i_25_n_7 ),
        .I1(tmp_86_reg_1247_reg_0[5]),
        .I2(cnv_36_V_V_dout[2]),
        .I3(\tmp_129_reg_1331_reg[7]_i_11_0 ),
        .I4(cnv_36_V_V_dout[4]),
        .I5(tmp_86_reg_1247_reg_0[3]),
        .O(\tmp_129_reg_1331[7]_i_29_n_7 ));
  FDRE \tmp_129_reg_1331_reg[0] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_129_reg_1331_reg[7]_0 [0]),
        .Q(tmp_129_reg_1331[0]),
        .R(1'b0));
  FDRE \tmp_129_reg_1331_reg[1] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_129_reg_1331_reg[7]_0 [1]),
        .Q(tmp_129_reg_1331[1]),
        .R(1'b0));
  FDRE \tmp_129_reg_1331_reg[2] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_129_reg_1331_reg[7]_0 [2]),
        .Q(tmp_129_reg_1331[2]),
        .R(1'b0));
  FDRE \tmp_129_reg_1331_reg[3] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_129_reg_1331_reg[7]_0 [3]),
        .Q(tmp_129_reg_1331[3]),
        .R(1'b0));
  FDRE \tmp_129_reg_1331_reg[4] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_129_reg_1331_reg[7]_0 [4]),
        .Q(tmp_129_reg_1331[4]),
        .R(1'b0));
  FDRE \tmp_129_reg_1331_reg[5] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_129_reg_1331_reg[7]_0 [5]),
        .Q(tmp_129_reg_1331[5]),
        .R(1'b0));
  FDRE \tmp_129_reg_1331_reg[6] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_129_reg_1331_reg[7]_0 [6]),
        .Q(tmp_129_reg_1331[6]),
        .R(1'b0));
  FDRE \tmp_129_reg_1331_reg[7] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_129_reg_1331_reg[7]_0 [7]),
        .Q(tmp_129_reg_1331[7]),
        .R(1'b0));
  CARRY4 \tmp_129_reg_1331_reg[7]_i_10 
       (.CI(\tmp_375_reg_1336_reg[0]_i_3_n_7 ),
        .CO({\NLW_tmp_129_reg_1331_reg[7]_i_10_CO_UNCONNECTED [3],tmp_86_reg_1247_reg_6,\NLW_tmp_129_reg_1331_reg[7]_i_10_CO_UNCONNECTED [1],\tmp_129_reg_1331_reg[7]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_129_reg_1331[7]_i_18_n_7 ,\tmp_129_reg_1331[7]_i_19_n_7 }),
        .O({\NLW_tmp_129_reg_1331_reg[7]_i_10_O_UNCONNECTED [3:2],tmp_86_reg_1247_reg_7}),
        .S({1'b0,1'b1,\tmp_129_reg_1331[7]_i_20_n_7 ,\tmp_129_reg_1331[7]_i_21_n_7 }));
  CARRY4 \tmp_129_reg_1331_reg[7]_i_11 
       (.CI(\tmp_129_reg_1331[3]_i_9 ),
        .CO({\tmp_129_reg_1331_reg[7]_i_11_n_7 ,\tmp_129_reg_1331_reg[7]_i_11_n_8 ,\tmp_129_reg_1331_reg[7]_i_11_n_9 ,\tmp_129_reg_1331_reg[7]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_129_reg_1331[7]_i_22_n_7 ,\tmp_129_reg_1331[7]_i_23_n_7 ,\tmp_129_reg_1331[7]_i_24_n_7 ,\tmp_129_reg_1331[7]_i_25_n_7 }),
        .O(tmp_86_reg_1247_reg_4),
        .S({\tmp_129_reg_1331[7]_i_26_n_7 ,\tmp_129_reg_1331[7]_i_27_n_7 ,\tmp_129_reg_1331[7]_i_28_n_7 ,\tmp_129_reg_1331[7]_i_29_n_7 }));
  CARRY4 \tmp_129_reg_1331_reg[7]_i_9 
       (.CI(\tmp_129_reg_1331_reg[7]_i_11_n_7 ),
        .CO({\NLW_tmp_129_reg_1331_reg[7]_i_9_CO_UNCONNECTED [3],tmp_86_reg_1247_reg_8,\NLW_tmp_129_reg_1331_reg[7]_i_9_CO_UNCONNECTED [1],\tmp_129_reg_1331_reg[7]_i_9_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_129_reg_1331[7]_i_14_n_7 ,\tmp_129_reg_1331[7]_i_15_n_7 }),
        .O({\NLW_tmp_129_reg_1331_reg[7]_i_9_O_UNCONNECTED [3:2],tmp_86_reg_1247_reg_9}),
        .S({1'b0,1'b1,\tmp_129_reg_1331[7]_i_16_n_7 ,\tmp_129_reg_1331[7]_i_17_n_7 }));
  FDRE \tmp_203_1_reg_1311_reg[0] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(tmp_203_1_fu_634_p2),
        .Q(tmp_203_1_reg_1311),
        .R(1'b0));
  FDRE \tmp_203_2_reg_1326_reg[0] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(tmp_203_2_fu_704_p2),
        .Q(tmp_203_2_reg_1326),
        .R(1'b0));
  FDRE \tmp_203_3_reg_1341_reg[0] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(tmp_203_3_fu_774_p2),
        .Q(tmp_203_3_reg_1341),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_366_reg_1291[0]_i_10 
       (.I0(DOADO[2]),
        .I1(cnv_36_V_V_dout[2]),
        .I2(DOADO[1]),
        .I3(cnv_36_V_V_dout[3]),
        .I4(DOADO[0]),
        .I5(cnv_36_V_V_dout[4]),
        .O(\tmp_366_reg_1291[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_366_reg_1291[0]_i_11 
       (.I0(DOADO[2]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(DOADO[1]),
        .I3(cnv_36_V_V_dout[2]),
        .I4(DOADO[0]),
        .I5(cnv_36_V_V_dout[3]),
        .O(\tmp_366_reg_1291[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_366_reg_1291[0]_i_12 
       (.I0(\tmp_366_reg_1291[0]_i_8_n_7 ),
        .I1(cnv_36_V_V_dout[6]),
        .I2(DOADO[1]),
        .I3(cnv_36_V_V_dout[5]),
        .I4(DOADO[2]),
        .I5(\tmp_366_reg_1291_reg[0]_i_3_3 ),
        .O(\tmp_366_reg_1291[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_366_reg_1291[0]_i_13 
       (.I0(\tmp_366_reg_1291[0]_i_9_n_7 ),
        .I1(cnv_36_V_V_dout[5]),
        .I2(DOADO[1]),
        .I3(cnv_36_V_V_dout[4]),
        .I4(DOADO[2]),
        .I5(\tmp_366_reg_1291_reg[0]_i_3_2 ),
        .O(\tmp_366_reg_1291[0]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_366_reg_1291[0]_i_14 
       (.I0(\tmp_366_reg_1291[0]_i_10_n_7 ),
        .I1(cnv_36_V_V_dout[4]),
        .I2(DOADO[1]),
        .I3(cnv_36_V_V_dout[3]),
        .I4(DOADO[2]),
        .I5(\tmp_366_reg_1291_reg[0]_i_3_1 ),
        .O(\tmp_366_reg_1291[0]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_366_reg_1291[0]_i_15 
       (.I0(\tmp_366_reg_1291[0]_i_11_n_7 ),
        .I1(DOADO[2]),
        .I2(cnv_36_V_V_dout[2]),
        .I3(\tmp_366_reg_1291_reg[0]_i_3_0 ),
        .I4(DOADO[0]),
        .I5(cnv_36_V_V_dout[4]),
        .O(\tmp_366_reg_1291[0]_i_15_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_366_reg_1291[0]_i_2 
       (.I0(tmp_86_reg_1247_reg_rep_1[0]),
        .I1(\tmp_366_reg_1291_reg[0]_0 [3]),
        .O(\tmp_366_reg_1291[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_366_reg_1291[0]_i_4 
       (.I0(\tmp_366_reg_1291_reg[0]_0 [3]),
        .I1(tmp_86_reg_1247_reg_rep_1[0]),
        .I2(DOADO[6]),
        .I3(cnv_36_V_V_dout[0]),
        .O(\tmp_366_reg_1291[0]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_366_reg_1291[0]_i_5 
       (.I0(\tmp_366_reg_1291_reg[0]_i_3_n_13 ),
        .I1(\tmp_366_reg_1291_reg[0]_0 [2]),
        .O(\tmp_366_reg_1291[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_366_reg_1291[0]_i_6 
       (.I0(\tmp_366_reg_1291_reg[0]_i_3_n_14 ),
        .I1(\tmp_366_reg_1291_reg[0]_0 [1]),
        .O(\tmp_366_reg_1291[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_366_reg_1291[0]_i_7 
       (.I0(\tmp_366_reg_1291_reg[0]_1 ),
        .I1(\tmp_366_reg_1291_reg[0]_0 [0]),
        .O(\tmp_366_reg_1291[0]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_366_reg_1291[0]_i_8 
       (.I0(DOADO[2]),
        .I1(cnv_36_V_V_dout[4]),
        .I2(DOADO[1]),
        .I3(cnv_36_V_V_dout[5]),
        .I4(DOADO[0]),
        .I5(cnv_36_V_V_dout[6]),
        .O(\tmp_366_reg_1291[0]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_366_reg_1291[0]_i_9 
       (.I0(DOADO[2]),
        .I1(cnv_36_V_V_dout[3]),
        .I2(DOADO[1]),
        .I3(cnv_36_V_V_dout[4]),
        .I4(DOADO[0]),
        .I5(cnv_36_V_V_dout[5]),
        .O(\tmp_366_reg_1291[0]_i_9_n_7 ));
  FDRE \tmp_366_reg_1291_reg[0] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(p_0_in),
        .Q(tmp_366_reg_1291),
        .R(1'b0));
  CARRY4 \tmp_366_reg_1291_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_86_reg_1247_reg_rep_6,\tmp_366_reg_1291_reg[0]_i_1_n_8 ,\tmp_366_reg_1291_reg[0]_i_1_n_9 ,\tmp_366_reg_1291_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_366_reg_1291[0]_i_2_n_7 ,\tmp_366_reg_1291_reg[0]_i_3_n_13 ,\tmp_366_reg_1291_reg[0]_i_3_n_14 ,\tmp_366_reg_1291_reg[0]_1 }),
        .O({p_0_in,tmp_86_reg_1247_reg_rep_7,\NLW_tmp_366_reg_1291_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_366_reg_1291[0]_i_4_n_7 ,\tmp_366_reg_1291[0]_i_5_n_7 ,\tmp_366_reg_1291[0]_i_6_n_7 ,\tmp_366_reg_1291[0]_i_7_n_7 }));
  CARRY4 \tmp_366_reg_1291_reg[0]_i_3 
       (.CI(CO),
        .CO({\tmp_366_reg_1291_reg[0]_i_3_n_7 ,\tmp_366_reg_1291_reg[0]_i_3_n_8 ,\tmp_366_reg_1291_reg[0]_i_3_n_9 ,\tmp_366_reg_1291_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_366_reg_1291[0]_i_8_n_7 ,\tmp_366_reg_1291[0]_i_9_n_7 ,\tmp_366_reg_1291[0]_i_10_n_7 ,\tmp_366_reg_1291[0]_i_11_n_7 }),
        .O({tmp_86_reg_1247_reg_rep_1,\tmp_366_reg_1291_reg[0]_i_3_n_13 ,\tmp_366_reg_1291_reg[0]_i_3_n_14 }),
        .S({\tmp_366_reg_1291[0]_i_12_n_7 ,\tmp_366_reg_1291[0]_i_13_n_7 ,\tmp_366_reg_1291[0]_i_14_n_7 ,\tmp_366_reg_1291[0]_i_15_n_7 }));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_369_reg_1306[0]_i_10 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[2]),
        .I1(cnv_36_V_V_dout[3]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[1]),
        .I3(cnv_36_V_V_dout[4]),
        .I4(cnv_36_V_V_dout[5]),
        .I5(tmp_86_reg_1247_reg_rep__0_0[0]),
        .O(\tmp_369_reg_1306[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_369_reg_1306[0]_i_11 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[2]),
        .I1(cnv_36_V_V_dout[2]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[1]),
        .I3(cnv_36_V_V_dout[3]),
        .I4(cnv_36_V_V_dout[4]),
        .I5(tmp_86_reg_1247_reg_rep__0_0[0]),
        .O(\tmp_369_reg_1306[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_369_reg_1306[0]_i_12 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[2]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[1]),
        .I3(cnv_36_V_V_dout[2]),
        .I4(cnv_36_V_V_dout[3]),
        .I5(tmp_86_reg_1247_reg_rep__0_0[0]),
        .O(\tmp_369_reg_1306[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_369_reg_1306[0]_i_13 
       (.I0(\tmp_369_reg_1306[0]_i_9_n_7 ),
        .I1(cnv_36_V_V_dout[6]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[1]),
        .I3(cnv_36_V_V_dout[5]),
        .I4(tmp_86_reg_1247_reg_rep__0_0[2]),
        .I5(\tmp_369_reg_1306_reg[0]_i_3_3 ),
        .O(\tmp_369_reg_1306[0]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_369_reg_1306[0]_i_14 
       (.I0(\tmp_369_reg_1306[0]_i_10_n_7 ),
        .I1(cnv_36_V_V_dout[5]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[1]),
        .I3(cnv_36_V_V_dout[4]),
        .I4(tmp_86_reg_1247_reg_rep__0_0[2]),
        .I5(\tmp_369_reg_1306_reg[0]_i_3_2 ),
        .O(\tmp_369_reg_1306[0]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_369_reg_1306[0]_i_15 
       (.I0(\tmp_369_reg_1306[0]_i_11_n_7 ),
        .I1(cnv_36_V_V_dout[4]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[1]),
        .I3(cnv_36_V_V_dout[3]),
        .I4(tmp_86_reg_1247_reg_rep__0_0[2]),
        .I5(\tmp_369_reg_1306_reg[0]_i_3_1 ),
        .O(\tmp_369_reg_1306[0]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_369_reg_1306[0]_i_16 
       (.I0(\tmp_369_reg_1306[0]_i_12_n_7 ),
        .I1(tmp_86_reg_1247_reg_rep__0_0[2]),
        .I2(cnv_36_V_V_dout[2]),
        .I3(\tmp_369_reg_1306_reg[0]_i_3_0 ),
        .I4(cnv_36_V_V_dout[4]),
        .I5(tmp_86_reg_1247_reg_rep__0_0[0]),
        .O(\tmp_369_reg_1306[0]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_369_reg_1306[0]_i_17 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[0]),
        .I1(cnv_36_V_V_dout[3]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[2]),
        .I3(cnv_36_V_V_dout[1]),
        .I4(tmp_86_reg_1247_reg_rep__0_0[1]),
        .I5(cnv_36_V_V_dout[2]),
        .O(tmp_86_reg_1247_reg_rep__0_1[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_369_reg_1306[0]_i_18 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[1]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[2]),
        .I3(cnv_36_V_V_dout[0]),
        .O(tmp_86_reg_1247_reg_rep__0_1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_369_reg_1306[0]_i_2 
       (.I0(tmp_86_reg_1247_reg_rep__0_5[0]),
        .I1(\tmp_369_reg_1306_reg[0]_0 [3]),
        .O(\tmp_369_reg_1306[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_369_reg_1306[0]_i_22 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[0]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[1]),
        .I3(cnv_36_V_V_dout[0]),
        .O(tmp_86_reg_1247_reg_rep__0_12));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_369_reg_1306[0]_i_5 
       (.I0(\tmp_369_reg_1306_reg[0]_0 [3]),
        .I1(tmp_86_reg_1247_reg_rep__0_5[0]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[6]),
        .I3(cnv_36_V_V_dout[0]),
        .O(\tmp_369_reg_1306[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_369_reg_1306[0]_i_6 
       (.I0(\tmp_369_reg_1306_reg[0]_i_3_n_13 ),
        .I1(\tmp_369_reg_1306_reg[0]_0 [2]),
        .O(\tmp_369_reg_1306[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_369_reg_1306[0]_i_7 
       (.I0(\tmp_369_reg_1306_reg[0]_i_3_n_14 ),
        .I1(\tmp_369_reg_1306_reg[0]_0 [1]),
        .O(\tmp_369_reg_1306[0]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_369_reg_1306[0]_i_8 
       (.I0(\tmp_369_reg_1306_reg[0]_2 ),
        .I1(\tmp_369_reg_1306_reg[0]_0 [0]),
        .O(tmp_370_fu_606_p1__0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_369_reg_1306[0]_i_9 
       (.I0(tmp_86_reg_1247_reg_rep__0_0[2]),
        .I1(cnv_36_V_V_dout[4]),
        .I2(tmp_86_reg_1247_reg_rep__0_0[1]),
        .I3(cnv_36_V_V_dout[5]),
        .I4(cnv_36_V_V_dout[6]),
        .I5(tmp_86_reg_1247_reg_rep__0_0[0]),
        .O(\tmp_369_reg_1306[0]_i_9_n_7 ));
  FDRE \tmp_369_reg_1306_reg[0] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(tmp_370_fu_606_p1),
        .Q(tmp_369_reg_1306),
        .R(1'b0));
  CARRY4 \tmp_369_reg_1306_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_86_reg_1247_reg_rep__0_10,\tmp_369_reg_1306_reg[0]_i_1_n_8 ,\tmp_369_reg_1306_reg[0]_i_1_n_9 ,\tmp_369_reg_1306_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_369_reg_1306[0]_i_2_n_7 ,\tmp_369_reg_1306_reg[0]_i_3_n_13 ,\tmp_369_reg_1306_reg[0]_i_3_n_14 ,\tmp_369_reg_1306_reg[0]_2 }),
        .O({tmp_370_fu_606_p1,tmp_86_reg_1247_reg_rep__0_11,\NLW_tmp_369_reg_1306_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_369_reg_1306[0]_i_5_n_7 ,\tmp_369_reg_1306[0]_i_6_n_7 ,\tmp_369_reg_1306[0]_i_7_n_7 ,tmp_370_fu_606_p1__0}));
  CARRY4 \tmp_369_reg_1306_reg[0]_i_3 
       (.CI(\tmp_369_reg_1306_reg[0]_1 ),
        .CO({\tmp_369_reg_1306_reg[0]_i_3_n_7 ,\tmp_369_reg_1306_reg[0]_i_3_n_8 ,\tmp_369_reg_1306_reg[0]_i_3_n_9 ,\tmp_369_reg_1306_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_369_reg_1306[0]_i_9_n_7 ,\tmp_369_reg_1306[0]_i_10_n_7 ,\tmp_369_reg_1306[0]_i_11_n_7 ,\tmp_369_reg_1306[0]_i_12_n_7 }),
        .O({tmp_86_reg_1247_reg_rep__0_5,\tmp_369_reg_1306_reg[0]_i_3_n_13 ,\tmp_369_reg_1306_reg[0]_i_3_n_14 }),
        .S({\tmp_369_reg_1306[0]_i_13_n_7 ,\tmp_369_reg_1306[0]_i_14_n_7 ,\tmp_369_reg_1306[0]_i_15_n_7 ,\tmp_369_reg_1306[0]_i_16_n_7 }));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_372_reg_1321[0]_i_10 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[2]),
        .I1(cnv_36_V_V_dout[3]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[1]),
        .I3(cnv_36_V_V_dout[4]),
        .I4(cnv_36_V_V_dout[5]),
        .I5(tmp_86_reg_1247_reg_rep__1_0[0]),
        .O(\tmp_372_reg_1321[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_372_reg_1321[0]_i_11 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[2]),
        .I1(cnv_36_V_V_dout[2]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[1]),
        .I3(cnv_36_V_V_dout[3]),
        .I4(cnv_36_V_V_dout[4]),
        .I5(tmp_86_reg_1247_reg_rep__1_0[0]),
        .O(\tmp_372_reg_1321[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_372_reg_1321[0]_i_12 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[2]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[1]),
        .I3(cnv_36_V_V_dout[2]),
        .I4(cnv_36_V_V_dout[3]),
        .I5(tmp_86_reg_1247_reg_rep__1_0[0]),
        .O(\tmp_372_reg_1321[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_372_reg_1321[0]_i_13 
       (.I0(\tmp_372_reg_1321[0]_i_9_n_7 ),
        .I1(cnv_36_V_V_dout[6]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[1]),
        .I3(cnv_36_V_V_dout[5]),
        .I4(tmp_86_reg_1247_reg_rep__1_0[2]),
        .I5(\tmp_372_reg_1321_reg[0]_i_3_3 ),
        .O(\tmp_372_reg_1321[0]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_372_reg_1321[0]_i_14 
       (.I0(\tmp_372_reg_1321[0]_i_10_n_7 ),
        .I1(cnv_36_V_V_dout[5]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[1]),
        .I3(cnv_36_V_V_dout[4]),
        .I4(tmp_86_reg_1247_reg_rep__1_0[2]),
        .I5(\tmp_372_reg_1321_reg[0]_i_3_2 ),
        .O(\tmp_372_reg_1321[0]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_372_reg_1321[0]_i_15 
       (.I0(\tmp_372_reg_1321[0]_i_11_n_7 ),
        .I1(cnv_36_V_V_dout[4]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[1]),
        .I3(cnv_36_V_V_dout[3]),
        .I4(tmp_86_reg_1247_reg_rep__1_0[2]),
        .I5(\tmp_372_reg_1321_reg[0]_i_3_1 ),
        .O(\tmp_372_reg_1321[0]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_372_reg_1321[0]_i_16 
       (.I0(\tmp_372_reg_1321[0]_i_12_n_7 ),
        .I1(tmp_86_reg_1247_reg_rep__1_0[2]),
        .I2(cnv_36_V_V_dout[2]),
        .I3(\tmp_372_reg_1321_reg[0]_i_3_0 ),
        .I4(cnv_36_V_V_dout[4]),
        .I5(tmp_86_reg_1247_reg_rep__1_0[0]),
        .O(\tmp_372_reg_1321[0]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_372_reg_1321[0]_i_17 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[0]),
        .I1(cnv_36_V_V_dout[3]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[2]),
        .I3(cnv_36_V_V_dout[1]),
        .I4(tmp_86_reg_1247_reg_rep__1_0[1]),
        .I5(cnv_36_V_V_dout[2]),
        .O(tmp_86_reg_1247_reg_rep__1_1[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_372_reg_1321[0]_i_18 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[1]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[2]),
        .I3(cnv_36_V_V_dout[0]),
        .O(tmp_86_reg_1247_reg_rep__1_1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_372_reg_1321[0]_i_2 
       (.I0(tmp_86_reg_1247_reg_rep__1_5[0]),
        .I1(\tmp_372_reg_1321_reg[0]_0 [3]),
        .O(\tmp_372_reg_1321[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_372_reg_1321[0]_i_22 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[0]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[1]),
        .I3(cnv_36_V_V_dout[0]),
        .O(tmp_86_reg_1247_reg_rep__1_12));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_372_reg_1321[0]_i_5 
       (.I0(\tmp_372_reg_1321_reg[0]_0 [3]),
        .I1(tmp_86_reg_1247_reg_rep__1_5[0]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[6]),
        .I3(cnv_36_V_V_dout[0]),
        .O(\tmp_372_reg_1321[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_372_reg_1321[0]_i_6 
       (.I0(\tmp_372_reg_1321_reg[0]_i_3_n_13 ),
        .I1(\tmp_372_reg_1321_reg[0]_0 [2]),
        .O(\tmp_372_reg_1321[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_372_reg_1321[0]_i_7 
       (.I0(\tmp_372_reg_1321_reg[0]_i_3_n_14 ),
        .I1(\tmp_372_reg_1321_reg[0]_0 [1]),
        .O(\tmp_372_reg_1321[0]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_372_reg_1321[0]_i_8 
       (.I0(\tmp_372_reg_1321_reg[0]_2 ),
        .I1(\tmp_372_reg_1321_reg[0]_0 [0]),
        .O(tmp_373_fu_676_p1__0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_372_reg_1321[0]_i_9 
       (.I0(tmp_86_reg_1247_reg_rep__1_0[2]),
        .I1(cnv_36_V_V_dout[4]),
        .I2(tmp_86_reg_1247_reg_rep__1_0[1]),
        .I3(cnv_36_V_V_dout[5]),
        .I4(cnv_36_V_V_dout[6]),
        .I5(tmp_86_reg_1247_reg_rep__1_0[0]),
        .O(\tmp_372_reg_1321[0]_i_9_n_7 ));
  FDRE \tmp_372_reg_1321_reg[0] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(tmp_373_fu_676_p1),
        .Q(tmp_372_reg_1321),
        .R(1'b0));
  CARRY4 \tmp_372_reg_1321_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_86_reg_1247_reg_rep__1_10,\tmp_372_reg_1321_reg[0]_i_1_n_8 ,\tmp_372_reg_1321_reg[0]_i_1_n_9 ,\tmp_372_reg_1321_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_372_reg_1321[0]_i_2_n_7 ,\tmp_372_reg_1321_reg[0]_i_3_n_13 ,\tmp_372_reg_1321_reg[0]_i_3_n_14 ,\tmp_372_reg_1321_reg[0]_2 }),
        .O({tmp_373_fu_676_p1,tmp_86_reg_1247_reg_rep__1_11,\NLW_tmp_372_reg_1321_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_372_reg_1321[0]_i_5_n_7 ,\tmp_372_reg_1321[0]_i_6_n_7 ,\tmp_372_reg_1321[0]_i_7_n_7 ,tmp_373_fu_676_p1__0}));
  CARRY4 \tmp_372_reg_1321_reg[0]_i_3 
       (.CI(\tmp_372_reg_1321_reg[0]_1 ),
        .CO({\tmp_372_reg_1321_reg[0]_i_3_n_7 ,\tmp_372_reg_1321_reg[0]_i_3_n_8 ,\tmp_372_reg_1321_reg[0]_i_3_n_9 ,\tmp_372_reg_1321_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_372_reg_1321[0]_i_9_n_7 ,\tmp_372_reg_1321[0]_i_10_n_7 ,\tmp_372_reg_1321[0]_i_11_n_7 ,\tmp_372_reg_1321[0]_i_12_n_7 }),
        .O({tmp_86_reg_1247_reg_rep__1_5,\tmp_372_reg_1321_reg[0]_i_3_n_13 ,\tmp_372_reg_1321_reg[0]_i_3_n_14 }),
        .S({\tmp_372_reg_1321[0]_i_13_n_7 ,\tmp_372_reg_1321[0]_i_14_n_7 ,\tmp_372_reg_1321[0]_i_15_n_7 ,\tmp_372_reg_1321[0]_i_16_n_7 }));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_375_reg_1336[0]_i_10 
       (.I0(tmp_86_reg_1247_reg_0[2]),
        .I1(cnv_36_V_V_dout[3]),
        .I2(tmp_86_reg_1247_reg_0[1]),
        .I3(cnv_36_V_V_dout[4]),
        .I4(cnv_36_V_V_dout[5]),
        .I5(tmp_86_reg_1247_reg_0[0]),
        .O(\tmp_375_reg_1336[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_375_reg_1336[0]_i_11 
       (.I0(tmp_86_reg_1247_reg_0[2]),
        .I1(cnv_36_V_V_dout[2]),
        .I2(tmp_86_reg_1247_reg_0[1]),
        .I3(cnv_36_V_V_dout[3]),
        .I4(cnv_36_V_V_dout[4]),
        .I5(tmp_86_reg_1247_reg_0[0]),
        .O(\tmp_375_reg_1336[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_375_reg_1336[0]_i_12 
       (.I0(tmp_86_reg_1247_reg_0[2]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_0[1]),
        .I3(cnv_36_V_V_dout[2]),
        .I4(cnv_36_V_V_dout[3]),
        .I5(tmp_86_reg_1247_reg_0[0]),
        .O(\tmp_375_reg_1336[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_375_reg_1336[0]_i_13 
       (.I0(\tmp_375_reg_1336[0]_i_9_n_7 ),
        .I1(cnv_36_V_V_dout[6]),
        .I2(tmp_86_reg_1247_reg_0[1]),
        .I3(cnv_36_V_V_dout[5]),
        .I4(tmp_86_reg_1247_reg_0[2]),
        .I5(\tmp_375_reg_1336_reg[0]_i_3_3 ),
        .O(\tmp_375_reg_1336[0]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_375_reg_1336[0]_i_14 
       (.I0(\tmp_375_reg_1336[0]_i_10_n_7 ),
        .I1(cnv_36_V_V_dout[5]),
        .I2(tmp_86_reg_1247_reg_0[1]),
        .I3(cnv_36_V_V_dout[4]),
        .I4(tmp_86_reg_1247_reg_0[2]),
        .I5(\tmp_375_reg_1336_reg[0]_i_3_2 ),
        .O(\tmp_375_reg_1336[0]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_375_reg_1336[0]_i_15 
       (.I0(\tmp_375_reg_1336[0]_i_11_n_7 ),
        .I1(cnv_36_V_V_dout[4]),
        .I2(tmp_86_reg_1247_reg_0[1]),
        .I3(cnv_36_V_V_dout[3]),
        .I4(tmp_86_reg_1247_reg_0[2]),
        .I5(\tmp_375_reg_1336_reg[0]_i_3_1 ),
        .O(\tmp_375_reg_1336[0]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_375_reg_1336[0]_i_16 
       (.I0(\tmp_375_reg_1336[0]_i_12_n_7 ),
        .I1(tmp_86_reg_1247_reg_0[2]),
        .I2(cnv_36_V_V_dout[2]),
        .I3(\tmp_375_reg_1336_reg[0]_i_3_0 ),
        .I4(cnv_36_V_V_dout[4]),
        .I5(tmp_86_reg_1247_reg_0[0]),
        .O(\tmp_375_reg_1336[0]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_375_reg_1336[0]_i_17 
       (.I0(tmp_86_reg_1247_reg_0[0]),
        .I1(cnv_36_V_V_dout[3]),
        .I2(tmp_86_reg_1247_reg_0[2]),
        .I3(cnv_36_V_V_dout[1]),
        .I4(tmp_86_reg_1247_reg_0[1]),
        .I5(cnv_36_V_V_dout[2]),
        .O(tmp_86_reg_1247_reg_1[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_375_reg_1336[0]_i_18 
       (.I0(tmp_86_reg_1247_reg_0[1]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_0[2]),
        .I3(cnv_36_V_V_dout[0]),
        .O(tmp_86_reg_1247_reg_1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_375_reg_1336[0]_i_2 
       (.I0(tmp_86_reg_1247_reg_5[0]),
        .I1(\tmp_375_reg_1336_reg[0]_0 [3]),
        .O(\tmp_375_reg_1336[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_375_reg_1336[0]_i_22 
       (.I0(tmp_86_reg_1247_reg_0[0]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(tmp_86_reg_1247_reg_0[1]),
        .I3(cnv_36_V_V_dout[0]),
        .O(tmp_86_reg_1247_reg_12));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_375_reg_1336[0]_i_5 
       (.I0(\tmp_375_reg_1336_reg[0]_0 [3]),
        .I1(tmp_86_reg_1247_reg_5[0]),
        .I2(tmp_86_reg_1247_reg_0[6]),
        .I3(cnv_36_V_V_dout[0]),
        .O(\tmp_375_reg_1336[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_375_reg_1336[0]_i_6 
       (.I0(\tmp_375_reg_1336_reg[0]_i_3_n_13 ),
        .I1(\tmp_375_reg_1336_reg[0]_0 [2]),
        .O(\tmp_375_reg_1336[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_375_reg_1336[0]_i_7 
       (.I0(\tmp_375_reg_1336_reg[0]_i_3_n_14 ),
        .I1(\tmp_375_reg_1336_reg[0]_0 [1]),
        .O(\tmp_375_reg_1336[0]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_375_reg_1336[0]_i_8 
       (.I0(\tmp_375_reg_1336_reg[0]_2 ),
        .I1(\tmp_375_reg_1336_reg[0]_0 [0]),
        .O(tmp_376_fu_746_p1__0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_375_reg_1336[0]_i_9 
       (.I0(tmp_86_reg_1247_reg_0[2]),
        .I1(cnv_36_V_V_dout[4]),
        .I2(tmp_86_reg_1247_reg_0[1]),
        .I3(cnv_36_V_V_dout[5]),
        .I4(cnv_36_V_V_dout[6]),
        .I5(tmp_86_reg_1247_reg_0[0]),
        .O(\tmp_375_reg_1336[0]_i_9_n_7 ));
  FDRE \tmp_375_reg_1336_reg[0] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(tmp_376_fu_746_p1),
        .Q(tmp_375_reg_1336),
        .R(1'b0));
  CARRY4 \tmp_375_reg_1336_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_86_reg_1247_reg_10,\tmp_375_reg_1336_reg[0]_i_1_n_8 ,\tmp_375_reg_1336_reg[0]_i_1_n_9 ,\tmp_375_reg_1336_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_375_reg_1336[0]_i_2_n_7 ,\tmp_375_reg_1336_reg[0]_i_3_n_13 ,\tmp_375_reg_1336_reg[0]_i_3_n_14 ,\tmp_375_reg_1336_reg[0]_2 }),
        .O({tmp_376_fu_746_p1,tmp_86_reg_1247_reg_11,\NLW_tmp_375_reg_1336_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_375_reg_1336[0]_i_5_n_7 ,\tmp_375_reg_1336[0]_i_6_n_7 ,\tmp_375_reg_1336[0]_i_7_n_7 ,tmp_376_fu_746_p1__0}));
  CARRY4 \tmp_375_reg_1336_reg[0]_i_3 
       (.CI(\tmp_375_reg_1336_reg[0]_1 ),
        .CO({\tmp_375_reg_1336_reg[0]_i_3_n_7 ,\tmp_375_reg_1336_reg[0]_i_3_n_8 ,\tmp_375_reg_1336_reg[0]_i_3_n_9 ,\tmp_375_reg_1336_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_375_reg_1336[0]_i_9_n_7 ,\tmp_375_reg_1336[0]_i_10_n_7 ,\tmp_375_reg_1336[0]_i_11_n_7 ,\tmp_375_reg_1336[0]_i_12_n_7 }),
        .O({tmp_86_reg_1247_reg_5,\tmp_375_reg_1336_reg[0]_i_3_n_13 ,\tmp_375_reg_1336_reg[0]_i_3_n_14 }),
        .S({\tmp_375_reg_1336[0]_i_13_n_7 ,\tmp_375_reg_1336[0]_i_14_n_7 ,\tmp_375_reg_1336[0]_i_15_n_7 ,\tmp_375_reg_1336[0]_i_16_n_7 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "28672" *) 
  (* RTL_RAM_NAME = "tmp_86_reg_1247" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h7705007400067D757E007E007F007F0000005F7E007C000A0000057E20000008),
    .INIT_05(256'h06000000000B007D7401197D0000005D0071000069797E7E0000000900000019),
    .INIT_06(256'h000A000018007D0A7F27770000047F717E00007F750B7D0000007F000076686E),
    .INIT_07(256'h0000000800000D7F1E00710000166F00097A0B007C7B050009780200005E0078),
    .INIT_08(256'h7504007E00097D7D7F0000007D007F0000006C7D007E00090000047D0900007E),
    .INIT_09(256'h7F000000007E00007E04030C0000006D7D7D0000747E7D7C0000000500000005),
    .INIT_0A(256'h7D08000006007E067D7A7E00007F7F7D7D00007F7E7E7D0000000000007E100A),
    .INIT_0B(256'h000000080000097D0D0007007E1C7F007F7E7E007D7C05007E7F7E00006E007F),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h097D0006001879067F007B0077007E0000000F7A0008007D00007E791D000001),
    .INIT_11(256'h0000000000020001060505010000001077070000080578780000007E00000074),
    .INIT_12(256'h777D00000E00797D770D050000017C0878000000060378000000000000067D00),
    .INIT_13(256'h0000007D00007D7879007A007B050C00010403007B7C770001057700000F0004),
    .INIT_14(256'h017B0078007F007801007E000400010000000702007A007900007C037C00000B),
    .INIT_15(256'h080000000010007F7702777E0000000505750000057A04050000007D00000000),
    .INIT_16(256'h057A00007A00027A057679000006007503000000771104000000000000797D07),
    .INIT_17(256'h0000007B00007A057F000200037E1A000D7B1100020205000E7A070000060079),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0B0C000100117C01040002007D007F0000007B7D0003001400000B7D08000013),
    .INIT_21(256'h0B0000000014000300020D080000007A7D0100007F017D7C000000090000007A),
    .INIT_22(256'h7C15000008007D127C7D010100097F017C00000101137C000000000000016D77),
    .INIT_23(256'h0000000F0000147C0D0004007E061100130015007D7D0B0013007C00007B0000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h01080077007E0577040004000800010000000405007A000B000006067A000009),
    .INIT_29(256'h050000000009007F75057B020000000409730000037807070000000300000006),
    .INIT_2A(256'h090C00000300060B097478000004037207000000760807000000000000770519),
    .INIT_2B(256'h0000000700000B0808007C00057F7B00097A09000502030009780A0000040079),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h7E0A000000030300050004000400010000007E03007C0010000009030C000010),
    .INIT_39(256'h0A000000001000027F0905090000007D057F00007B7F04030000000600000075),
    .INIT_3A(256'h041000000200030E047C7F010007027F030000017F0E030000000000007F7B03),
    .INIT_3B(256'h0000000B000010040000040003070700107F100003020400107F0500007D007F),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0A7F0001000C0B01040005000C00030000000209007F007B00007F0A04000000),
    .INIT_51(256'h00000000007E000101077703000000010C01000005000B0B0000007C00000003),
    .INIT_52(256'h0C7C00007D000A7D0D7B0101007F06010C000000017D0C000000000000007707),
    .INIT_53(256'h0000007D00007C0C06000700080910007F007D000A0909007F000A0000020001),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0B08000100750600060005000700020000000A05007F000C000007067E00000A),
    .INIT_5D(256'h06000000000900017F0208000000000A087F0000077E07070000000700000010),
    .INIT_5E(256'h070D00000000060B077D00010004037F070000010007070000000000007F050E),
    .INIT_5F(256'h0000000900000D0709007C00057B0300097F090006051000097F0700000A007F),
    .INIT_60(256'h057F000300040702060003000800020000000306007E007F000000080E00000E),
    .INIT_61(256'h08000000000F0001020B7E080000000309020000000108090000000100000079),
    .INIT_62(256'h097F00007800077F090B01020005030308000001020D08000000000000010708),
    .INIT_63(256'h0000007F00007E0903000300060A03000E010F0007080D000E01080000030002),
    .INIT_64(256'h5F7D000F0001010F020001007E0000000000797F000B007A00007D7F7E00007B),
    .INIT_65(256'h7D000000007900031004790A000000797E140000710B7E7F0000007E0000000F),
    .INIT_66(256'h7D7B000008007F7A7E5E0D00007E00147E00000110787E0000000000000E0D05),
    .INIT_67(256'h0000007C00007A7F5E0007007F787E007A0A780001030F007A0B7B00007A000B),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h01030076001774767C007A0076007D0000000577007A00060000037619000003),
    .INIT_75(256'h020000000007007F750A0D0400000005767400000E7A75750000000500000012),
    .INIT_76(256'h7607000013007606750D787F00037A737500007F76097500000000000077090E),
    .INIT_77(256'h000000050000097502000C0078201400047A080075750B000579790000050079),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    tmp_86_reg_1247_reg
       (.ADDRARDADDR({1'b1,tmp_86_fu_457_p2,sel0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_86_reg_1247_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_86_reg_1247_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_86_reg_1247_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_86_reg_1247_reg_DOADO_UNCONNECTED[31:7],tmp_86_reg_1247_reg_0}),
        .DOBDO(NLW_tmp_86_reg_1247_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_86_reg_1247_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_86_reg_1247_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_86_reg_1247_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_12340),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_86_reg_1247_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_86_reg_1247_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_86_reg_1247_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights8_m_weights_V_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_86_reg_1247_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "28672" *) 
  (* RTL_RAM_NAME = "tmp_86_reg_1247" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h7F78007000087A72790079007B007E0000007D7C007200730000787B7B000077),
    .INIT_01(256'h7B000000007A007D710472000000007D7C6E000002767B7B0000007B00000078),
    .INIT_02(256'h7C73000070007B757B7F747E007D7D6D7A00007F717B7B000000000000730779),
    .INIT_03(256'h000000770000737B0E000C007C0F110078777A007A79790078767E00007D0076),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0106000300170302070004000400010000000703007D000A0000060406000014),
    .INIT_09(256'h0C000000001500030110030A0000000605020000070004040000000400000076),
    .INIT_0A(256'h040A00007B000308047902020009020204000001021404000000000000017A05),
    .INIT_0B(256'h00000007000009047F0012000308000014011500030406001501040000060001),
    .INIT_0C(256'h6E7F0066002406667D0001000A00020000007C07006B007E00007F087B00007D),
    .INIT_0D(256'h7F000000007F007F63116F040000007B0C5D00000E6C0A0A0000007F0000007E),
    .INIT_0E(256'h0C7E00006D00077F0C006A7F007F035C08000000637F09000000000000677067),
    .INIT_0F(256'h0000007E00007E0B0D001D00067D70007E6F7F0005016F007E6C1000007C006E),
    .INIT_10(256'h6D6B0006002B78067F00760079007F0000006B7A000F006400006E7A1100000E),
    .INIT_11(256'h09000000001500030813720D0000006D790A00006E09797B000000720000000F),
    .INIT_12(256'h7861000079007861780A060100087A0A780000000616780000007F0000071175),
    .INIT_13(256'h0000006900005E78740020007B7F7300100616007B00020010077900006C0004),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0902000600020506060004000500020000000B0400010005000002057E00000A),
    .INIT_21(256'h06000000000A0002060607070000000A0607000004030606000000040000007D),
    .INIT_22(256'h0505000001000503060604010004020705000001060805000000000000050004),
    .INIT_23(256'h00000003000004067C007A0004057E000A030A00050507000A030500000A0004),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h067700080002020802007E000200010000001702000A00740000780307000004),
    .INIT_2D(256'h020000000006000108017A0700000017020A00000A0502030000007C00000004),
    .INIT_2E(256'h02730000070001740208060100027F0A0300000108050200000000000007777E),
    .INIT_2F(256'h00000077000073026E007F00027971000405050004056F000506010000160005),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h7E0C0070000C7E707E00010001007F00000079000077001200000B7F7A000002),
    .INIT_39(256'h020000000003007F6F0308020000007A026B00000374007F0000000800000079),
    .INIT_3A(256'h011200000F000011017B737F0001006A7F0000006F0300000000000000717E06),
    .INIT_3B(256'h0000000C000014017F000F00007D7F00027604007E7B7B000374040000790075),
    .INIT_3C(256'h03040009000A0D0807000A000D00030000007C0A000500050000030C00000001),
    .INIT_3D(256'h00000000007E0002080905070000007D0C0A00007B050C0C0000000200000008),
    .INIT_3E(256'h0C0400000A000C040D050701007F070B0D000001097B0D000000000000077E11),
    .INIT_3F(256'h000000040000040D01007E000903050000047C000B0A070000060A00007D0006),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0479007D00167B7D7D007A007B007F0000000B7C0000007700007A7C7F000079),
    .INIT_49(256'h7D000000007B007F7E057C000000000C7B7D0000057E7B7C0000007B0000007C),
    .INIT_4A(256'h7C7600000B007B777B077E7F007E7D7D7B0000007E7D7B0000000000007E057E),
    .INIT_4B(256'h000000790000777B01007E007D7C00007A7F7C007C7D7E007A7F7C00000B007E),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h787D007D0071067D030001000A00030000007907007E007A00007D087B00000C),
    .INIT_51(256'h08000000000F007E7C017C7A000000780B7B00007B7D0A0A0000007E0000007A),
    .INIT_52(256'h0B7B00007C00077C0B0D7D010005037B080000007C0E090000000000007D7D01),
    .INIT_53(256'h0000007C00007B0A0300000006787C000D7E0F0007067B000D7D0C000079007D),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h6A00001000040A0F0600070008000300000064070009007E0000000814000000),
    .INIT_59(256'h00000000007D000311097D0D0000006407150000780A08080000007F0000007A),
    .INIT_5A(256'h067F00000000087E08000D01007E051608000001117A090000000000000F0776),
    .INIT_5B(256'h0000007F00007E0800001300067E78007F097C00090A04007F0C04000064000C),
    .INIT_5C(256'h7F010001000C0C00040007000D00030000007B0A007F007F0000010C7B000002),
    .INIT_5D(256'h01000000007F000000097D020000007B0E0000007B7F0D0D0000007E00000000),
    .INIT_5E(256'h0E0000007F000C010F7D0001000006000D000000007E0E000000000000007B05),
    .INIT_5F(256'h0000007F0000000E010004000909080001007F000B0A0B0001000D00007B0000),
    .INIT_60(256'h070F007D0010007D020004007F007F000000097F007F001700000E7F10000002),
    .INIT_61(256'h01000000000000007C7D0E74000000097F7B0000107D7F7E0000000A0000007B),
    .INIT_62(256'h7F1800007C0000177F727C000000017A7F0000007C7F7F0000000000007C7073),
    .INIT_63(256'h0000001100001A7F010017007F760400017E00007F7D7D00017D7F000008007D),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h7902007C0001087C040004000B00030000007D08007B00030000020904000008),
    .INIT_69(256'h060000000009007F7B0501010000007C0C7A0000797C0B0B000000010000007E),
    .INIT_6A(256'h0C030000000009030C037C010003047A0A0000007B080B0000000000007C7F04),
    .INIT_6B(256'h000000020000030C01007D00077F0500097D090008070100097C0D00007C007D),
    .INIT_6C(256'h7607000900080809030008000500010000006C0400030009000006040C00007B),
    .INIT_6D(256'h7C00000000760001090907080000006D040B0000730604040000000400000001),
    .INIT_6E(256'h040900000500060805010700007C040C05000000087405000000000000080F7D),
    .INIT_6F(256'h0000000800000A0507000200040C7C007A0575000504140079070200006D0007),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h7D7D0001000F760101007A0079007E00000074790007007D00007D790A00001E),
    .INIT_7D(256'h130000000025000102127A03000000737A0300000503797A000000010000007A),
    .INIT_7E(256'h797C00000000787C780E0101000F7A0277000000012577000000000000020D03),
    .INIT_7F(256'h0000007E00007C780D001A007A1C0A00200226007A7C010021027A0000740001),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    tmp_86_reg_1247_reg_rep
       (.ADDRARDADDR({1'b1,tmp_86_fu_457_p2,sel0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_86_reg_1247_reg_rep_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_86_reg_1247_reg_rep_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_86_reg_1247_reg_rep_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_86_reg_1247_reg_rep_DOADO_UNCONNECTED[31:7],DOADO}),
        .DOBDO(NLW_tmp_86_reg_1247_reg_rep_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_86_reg_1247_reg_rep_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_86_reg_1247_reg_rep_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_86_reg_1247_reg_rep_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_12340),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_86_reg_1247_reg_rep_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_86_reg_1247_reg_rep_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_86_reg_1247_reg_rep_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights8_m_weights_V_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_86_reg_1247_reg_rep_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "28672" *) 
  (* RTL_RAM_NAME = "tmp_86_reg_1247" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h7F03000500700A05050007000900020000000907000000060000030905000000),
    .INIT_01(256'h00000000007D00010500087C00000009090500007C020909000000050000000A),
    .INIT_02(256'h090500000000090509030401007F050509000001057C0A000000000000047A0A),
    .INIT_03(256'h000000040000060965006D0007040D007F027D0009080B007F03070000090003),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h01050071000C7C727F007E007F007F0000000B7E007700080000057E07000006),
    .INIT_0D(256'h040000000008007F6F047F040000000B006C000010757F7F000000030000007D),
    .INIT_0E(256'h000900007D007E080070730000047E6B7E00007F700A7E000000000000720516),
    .INIT_0F(256'h000000050000097F730002007F090300077709007D7C790007740300000B0075),
    .INIT_10(256'h7B06007F00210C7F040008000D00030000007D09000000080000050B06000001),
    .INIT_11(256'h00000000007D00027F0C0B060000007C0D7E0000017E0C0C000000040000007E),
    .INIT_12(256'h0D08000000000B090E0C7F00007F067E0C0000007F7C0D0000000000007F7C02),
    .INIT_13(256'h000000060000090D01000A00090A0A007F7E7D000A070C007F7F0C00007C0000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h7707000600010A05080008000A000300000071080000000B000007090F00000C),
    .INIT_21(256'h07000000000B0002050A0508000000710B0600007A030A0A000000040000007D),
    .INIT_22(256'h0A0B00007B00090A0B7A0401000505060A00000105090A000000000000040005),
    .INIT_23(256'h0000000800000B0B00001500070379000B030B00090875000B03090000710004),
    .INIT_24(256'h2510000300097C030000030079007E000000767A0003001800000E797100007B),
    .INIT_25(256'h7D0000000078007E047B12770000007878050000060379770000000C0000006E),
    .INIT_26(256'h7819000019007B17786E037F007D7F057A00000004767900000000000003767D),
    .INIT_27(256'h0000001400001A7826007F007B081C007B0278007A7908007A03780000780002),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0303007A001C727A7B00790071007C0000000F74007E0005000003720F00007C),
    .INIT_2D(256'h7E000000007E00007A7F0B0000000010717800000F7D71710000000300000070),
    .INIT_2E(256'h710400000600730670067B7F000079787100007F7A01710000000000007B7D7E),
    .INIT_2F(256'h00000004000007717300000076110B007D7C0000737404007D7C72000010007C),
    .INIT_30(256'h157F00020007030203000100030001000000190200020000000000031B000005),
    .INIT_31(256'h0300000000050001017D0906000000190301000011000303000000010000000B),
    .INIT_32(256'h0300000007000300030D0101000201010300000101040300000000000001770A),
    .INIT_33(256'h00000001000000036E007F00027F05000501050003037E000500030000180001),
    .INIT_34(256'h0278007800107B797D007A007E007F000000097E007D00750000797E7E000002),
    .INIT_35(256'h020000000006007F78057A7C000000087E770000097B7E7F0000007B00000008),
    .INIT_36(256'h7F75000079007D767E0A790000027D767D00000078087D000000000000797E7B),
    .INIT_37(256'h000000780000757E7C007F007E0A0100037B07007D7E0C00047B01000008007B),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h16050075007D7E767B0001007D007E0000007F7E007800070000047D0900006E),
    .INIT_49(256'h76000000006C007E750303040000007F7D73000003797D7C0000000500000077),
    .INIT_4A(256'h7D08000072007F077D7B787E007800737E00007F766D7E000000000000777C07),
    .INIT_4B(256'h000000050000087E100009007E110F006E7A6D007C791B006D787E0000000079),
    .INIT_4C(256'h6709000000110A00040009000A00020000007608007F000B000007091100007D),
    .INIT_4D(256'h7E000000007A00027F0B0507000000770A7F0000017F09090000000400000000),
    .INIT_4E(256'h0A0C00007B00090B0B0F0000007D067F0A0000007F780B0000000000007F0001),
    .INIT_4F(256'h0000000800000D0A73000F00077D0B007C007900080608007C7F090000770000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h7C7F007A00790F7A010006001200050000006D0D0076007B00007E0F7B000079),
    .INIT_55(256'h7C0000000075007E7A08047A0000006D137800007A7A11110000000200000077),
    .INIT_56(256'h127B000078000F7E132F7B00007A0878110000007973120000000000007A7073),
    .INIT_57(256'h0000007D00007E12160008000D1B7100777C73000D0B0100777A1300006E007C),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h7A03006E00107F707A0000007E007F000000077E007100030000027E7C000070),
    .INIT_65(256'h76000000006F007E6E0A7F03000000067F6A000002727E7D000000010000006B),
    .INIT_66(256'h7F04000078007F047E02717E007900697E00007F6D707E000000000000707875),
    .INIT_67(256'h000000020000047E6F0002007F11090070756F007C7903006F73010000060073),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h7477000700177C0601007B007C00000000005A7D000800740000797D05000015),
    .INIT_79(256'h0D000000001A000309057C0C0000005B7D0A000064067C7E0000007A00000014),
    .INIT_7A(256'h7B74000005007B737C000501000A7D0A7B00000007197C0000007F000007616E),
    .INIT_7B(256'h000000770000727C030073007D0A6A00160519007E017C0017067D00005A0004),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    tmp_86_reg_1247_reg_rep__0
       (.ADDRARDADDR({1'b1,tmp_86_fu_457_p2,sel0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_86_reg_1247_reg_rep__0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_86_reg_1247_reg_rep__0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_86_reg_1247_reg_rep__0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_86_reg_1247_reg_rep__0_DOADO_UNCONNECTED[31:7],tmp_86_reg_1247_reg_rep__0_0}),
        .DOBDO(NLW_tmp_86_reg_1247_reg_rep__0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_86_reg_1247_reg_rep__0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_86_reg_1247_reg_rep__0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_86_reg_1247_reg_rep__0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_12340),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_86_reg_1247_reg_rep__0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_86_reg_1247_reg_rep__0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_86_reg_1247_reg_rep__0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights8_m_weights_V_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_86_reg_1247_reg_rep__0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "28672" *) 
  (* RTL_RAM_NAME = "tmp_86_reg_1247" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h737C0074007877757D0078007A007E000000707A007B007D00007C797800000D),
    .INIT_01(256'h090000000013000074017C7D0000006F7A7100007D79797A0000007F0000001A),
    .INIT_02(256'h7A7B00007600797D7A06760000087B717800007F74157800000000000076737B),
    .INIT_03(256'h0000007B00007C79040008007B1D75000F7A150078790D0010787D0000700077),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h6F0E0077000A03767E0006000300000000007A020079001100000B0205000071),
    .INIT_09(256'h77000000006D000075060108000000790372000003780201000000070000007E),
    .INIT_0A(256'h03120000700003120263777E007804720300007F756D0300000000000077087F),
    .INIT_0B(256'h0000000D0000140378001200020671006F796D00017D11006F780400007B0079),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h087D000300020903040004000A000300000002080001007900007D0A7C000005),
    .INIT_11(256'h030000000004000002077701000000020B03000006010A0B0000007C00000076),
    .INIT_12(256'h0B7900007600087A0B010201000204030A00000002030A000000000000027904),
    .INIT_13(256'h0000007B0000780B7F0010000702060005010400090A7C0005010A0000020002),
    .INIT_14(256'h0804007B0079087B010005000700010000000905007D0004000003060A00007A),
    .INIT_15(256'h7C000000007700007A037F7F0000000808790000037B07060000000100000015),
    .INIT_16(256'h080500007C000705087D7C00007C0478070000007A76080000000000007A7E0F),
    .INIT_17(256'h000000040000060778007D0005101300797C770005031800787B07000009007C),
    .INIT_18(256'h070A0004000508030500080007000200000006060000000E000009060E000000),
    .INIT_19(256'h7F000000007D00010207067A0000000506030000040006060000000700000005),
    .INIT_1A(256'h060F00007800070E07750200007F040307000000037B07000000000000027901),
    .INIT_1B(256'h0000000A00000F0702000300057C02007E017C00060403007E01050000060002),
    .INIT_1C(256'h1202000F0026790F02007E0076007E0000006D7900130006000003786E00000E),
    .INIT_1D(256'h08000000000E000211077E080000006D76150000030D7777000000020000007A),
    .INIT_1E(256'h740500007C00780175690D0000067C1576000000100D770000000000000F797D),
    .INIT_1F(256'h0000000500000577210003007A0716000D0B0E007A7C05000E0C7400006D000B),
    .INIT_20(256'h07020074006F77757E007A007A007E000000777A007C00070000027904000011),
    .INIT_21(256'h0B0000000018007E747A067C000000777B72000001797A7A0000000400000002),
    .INIT_22(256'h7B050000090079057A03770000097B717800000074197800000000000076040F),
    .INIT_23(256'h000000040000067A0F007E007B0B0E00137A190079790C0013787E0000760078),
    .INIT_24(256'h7C7B0077002273787800770073007D0000000375007B007A00007B7402000075),
    .INIT_25(256'h7A0000000077007E780408020000000573770000077B73730000000100000003),
    .INIT_26(256'h737A00000500747A7205797E007C7A757300007F787A73000000000000791803),
    .INIT_27(256'h0000007C00007A720700000077100900767B780074750400767B75000004007A),
    .INIT_28(256'h0A00007E000F7B7E7C007D0079007E000000027B007D00010000007A0C000075),
    .INIT_29(256'h790000000074007F7E05030200000003787E0000027F79790000000200000004),
    .INIT_2A(256'h7900000009007B0179047E7F007B7E7E7A00007F7E74790000000000007E0609),
    .INIT_2B(256'h00000001000001790B0006007B101100747F74007A7A0B00747F79000003007E),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h7E0A0002007A0901040009000900020000007E07007F000D000009070F00007E),
    .INIT_35(256'h7E000000007B00010006087F0000007E08010000017F08070000000600000009),
    .INIT_36(256'h080E00000100080E08060100007E05010800000001790800000000000000020A),
    .INIT_37(256'h0000000A00000F080100050006047B007D007A00070402007C000700007E0001),
    .INIT_38(256'h0705000F007A080D06000800060002000000000600060008000004070D000000),
    .INIT_39(256'h7F000000007D00030E080B0300000000061100000F0806060000000700000077),
    .INIT_3A(256'h0508000078000707060C0B01007F0412070000000D7B070000000000000C0602),
    .INIT_3B(256'h00000006000008070C001200050A12007F087C00080809007F0902000000000A),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h7F010004000001057C0003007E0000000000737F007E00010000017E0B000063),
    .INIT_41(256'h6E000000005E000006000204000000747C0700007B027E7D0000000100000076),
    .INIT_42(256'h7D010000090000017D00047F007202077F000000055E7F000000000000040A05),
    .INIT_43(256'h000000030000037E100009007F1B7E0062025C00007F120061037A0000740004),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0209007D0006017D0100040001000000000015000001000C000008000400007A),
    .INIT_49(256'h7C000000007700007C7F047500000015007B00000C7D007F0000000500000019),
    .INIT_4A(256'h010D00007C00020C01667D7F007D017A010000007C77010000000000007C7A0B),
    .INIT_4B(256'h0000000A00000E0068006E0001057000797D7700007F0300787C00000015007D),
    .INIT_4C(256'h7009007D0004027E040002000400010000006302007E000F0000080301000013),
    .INIT_4D(256'h0B000000001500017D0A040900000062057C00006A7D03040000000600000017),
    .INIT_4E(256'h040F00000E00030C047F7D010008017C030000007C13030000000000007D7C7B),
    .INIT_4F(256'h0000000A00000E041200050003091800137F150002010300137D05000062007D),
    .INIT_50(256'h707B007F000C037F7F0001000300010000005D03007E007800007B037300007F),
    .INIT_51(256'h00000000007F00000004027D0000005E030000006D0003030000007F00000007),
    .INIT_52(256'h0378000005000377047F0000007F010003000000007E03000000000000007567),
    .INIT_53(256'h0000007C000078040D000600030C77007F007D0003020F007F000300005E0000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h1F77007C007E017C7C007C000000010000001E0100780075000078010200006D),
    .INIT_59(256'h75000000006D007E7C7B007E0000001E007900001C7C01010000007E00000020),
    .INIT_5A(256'h007400000D00007501167C7F0079007A010000007C70020000000000007C7F0F),
    .INIT_5B(256'h00000078000076010E000300007125006D7D6D00020228006D7D0000001E007D),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h087F000500060D04040006000D00040000007C0B0000007C00007E0C7C000000),
    .INIT_65(256'h00000000007D0001040979030000007C0D0500007D020E0E0000007E00000078),
    .INIT_66(256'h0D7C000075000C7D0F010301007E07050D000000047B0E00000000000003797F),
    .INIT_67(256'h0000007D00007C0E7D000500090A0A007F027C000C0C00007F020C00007C0003),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h027F007C0012777C0000790079007E0000000E7A000200020000007A0D000014),
    .INIT_6D(256'h0C000000001A00007B02040A0000000D7A7B0000087E797A0000000200000077),
    .INIT_6E(256'h790100007A007801790E7C01000B7B7A780000007C1B780000000000007D0205),
    .INIT_6F(256'h0000000200000378620003007B0F1400167E1B00797B1300177D7C00000C007C),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h160C0006000403060500070003000100000079020004001200000A0212000007),
    .INIT_75(256'h030000000005000106070B7F0000007802070000080402020000000800000003),
    .INIT_76(256'h0112000003000310027B05010002030703000001060302000000000000050077),
    .INIT_77(256'h0000000E0000120220001100020C13000603040002020D000604000000790004),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h7702001700237E16070002007C0000000000097F001600030000027E03000012),
    .INIT_7D(256'h0A0000000012000417107903000000097C1C00000B117D7D0000000100000075),
    .INIT_7E(256'h7B03000067007D027B68130200077E1D7D00000116107D00000000000014696E),
    .INIT_7F(256'h000000010000047C710014017E726F00110E120000037100121178000009000F),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    tmp_86_reg_1247_reg_rep__1
       (.ADDRARDADDR({1'b1,tmp_86_fu_457_p2,sel0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_86_reg_1247_reg_rep__1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_86_reg_1247_reg_rep__1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_86_reg_1247_reg_rep__1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_86_reg_1247_reg_rep__1_DOADO_UNCONNECTED[31:7],tmp_86_reg_1247_reg_rep__1_0}),
        .DOBDO(NLW_tmp_86_reg_1247_reg_rep__1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_86_reg_1247_reg_rep__1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_86_reg_1247_reg_rep__1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_86_reg_1247_reg_rep__1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_12340),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_86_reg_1247_reg_rep__1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_86_reg_1247_reg_rep__1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_86_reg_1247_reg_rep__1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights8_m_weights_V_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_86_reg_1247_reg_rep__1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h02)) 
    tmp_86_reg_1247_reg_rep_i_1
       (.I0(\ap_CS_fsm_reg_n_7_[1] ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(exitcond_flatten7_fu_337_p2),
        .O(nm_t_mid2_reg_12340));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_86_reg_1247_reg_rep_i_10
       (.I0(sf_reg_294[0]),
        .I1(p_0_in1_out),
        .O(sel0[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    tmp_86_reg_1247_reg_rep_i_11
       (.I0(p_0_in6_out),
        .I1(\nm_reg_283[4]_i_3_n_7 ),
        .I2(p_0_in1_out),
        .I3(\nm_reg_283_reg_n_7_[4] ),
        .O(tmp_84_mid2_fu_429_p3[11]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    tmp_86_reg_1247_reg_rep_i_12
       (.I0(\nm_reg_283_reg_n_7_[1] ),
        .I1(\nm_reg_283_reg_n_7_[0] ),
        .I2(\nm_reg_283_reg_n_7_[2] ),
        .I3(p_0_in6_out),
        .I4(exitcond_flatten_fu_349_p2),
        .I5(\nm_reg_283_reg_n_7_[3] ),
        .O(tmp_84_mid2_fu_429_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_86_reg_1247_reg_rep_i_13
       (.I0(sf_reg_294[7]),
        .I1(p_0_in1_out),
        .O(tmp_86_reg_1247_reg_rep_i_13_n_7));
  LUT5 #(
    .INIT(32'h007F0080)) 
    tmp_86_reg_1247_reg_rep_i_14
       (.I0(\nm_reg_283_reg_n_7_[1] ),
        .I1(\nm_reg_283_reg_n_7_[0] ),
        .I2(p_0_in6_out),
        .I3(exitcond_flatten_fu_349_p2),
        .I4(\nm_reg_283_reg_n_7_[2] ),
        .O(tmp_84_mid2_fu_429_p3[9]));
  LUT4 #(
    .INIT(16'h0708)) 
    tmp_86_reg_1247_reg_rep_i_15
       (.I0(\nm_reg_283_reg_n_7_[0] ),
        .I1(p_0_in6_out),
        .I2(exitcond_flatten_fu_349_p2),
        .I3(\nm_reg_283_reg_n_7_[1] ),
        .O(tmp_84_mid2_fu_429_p3[8]));
  LUT4 #(
    .INIT(16'hCC1E)) 
    tmp_86_reg_1247_reg_rep_i_16
       (.I0(sf_reg_294[7]),
        .I1(p_0_in6_out),
        .I2(\nm_reg_283_reg_n_7_[0] ),
        .I3(exitcond_flatten_fu_349_p2),
        .O(tmp_86_reg_1247_reg_rep_i_16_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_86_reg_1247_reg_rep_i_17
       (.I0(sf_reg_294[6]),
        .I1(p_0_in1_out),
        .O(tmp_86_reg_1247_reg_rep_i_17_n_7));
  LUT3 #(
    .INIT(8'h08)) 
    tmp_86_reg_1247_reg_rep_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(\ap_CS_fsm_reg_n_7_[1] ),
        .I2(ap_block_pp0_stage0_subdone),
        .O(weights8_m_weights_V_1_ce0));
  CARRY4 tmp_86_reg_1247_reg_rep_i_3
       (.CI(tmp_86_reg_1247_reg_rep_i_4_n_7),
        .CO({NLW_tmp_86_reg_1247_reg_rep_i_3_CO_UNCONNECTED[3:1],tmp_86_reg_1247_reg_rep_i_3_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_86_reg_1247_reg_rep_i_3_O_UNCONNECTED[3:2],tmp_86_fu_457_p2[11:10]}),
        .S({1'b0,1'b0,tmp_84_mid2_fu_429_p3[11:10]}));
  CARRY4 tmp_86_reg_1247_reg_rep_i_4
       (.CI(1'b0),
        .CO({tmp_86_reg_1247_reg_rep_i_4_n_7,tmp_86_reg_1247_reg_rep_i_4_n_8,tmp_86_reg_1247_reg_rep_i_4_n_9,tmp_86_reg_1247_reg_rep_i_4_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_86_reg_1247_reg_rep_i_13_n_7,1'b0}),
        .O(tmp_86_fu_457_p2[9:6]),
        .S({tmp_84_mid2_fu_429_p3[9:8],tmp_86_reg_1247_reg_rep_i_16_n_7,tmp_86_reg_1247_reg_rep_i_17_n_7}));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_86_reg_1247_reg_rep_i_5
       (.I0(sf_reg_294[5]),
        .I1(p_0_in1_out),
        .O(sel0[5]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_86_reg_1247_reg_rep_i_6
       (.I0(sf_reg_294[4]),
        .I1(p_0_in1_out),
        .O(sel0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_86_reg_1247_reg_rep_i_7
       (.I0(sf_reg_294[3]),
        .I1(p_0_in1_out),
        .O(sel0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_86_reg_1247_reg_rep_i_8
       (.I0(sf_reg_294[2]),
        .I1(p_0_in1_out),
        .O(sel0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_86_reg_1247_reg_rep_i_9
       (.I0(sf_reg_294[1]),
        .I1(p_0_in1_out),
        .O(sel0[1]));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \tmp_88_reg_1252[0]_i_1 
       (.I0(\tmp_88_reg_1252[0]_i_2_n_7 ),
        .I1(sf_reg_294[6]),
        .I2(\tmp_88_reg_1252[0]_i_3_n_7 ),
        .I3(sel0__0),
        .I4(nm_t_mid2_reg_12340),
        .I5(\tmp_88_reg_1252_reg_n_7_[0] ),
        .O(\tmp_88_reg_1252[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_88_reg_1252[0]_i_2 
       (.I0(p_0_in1_out),
        .I1(sf_reg_294[5]),
        .O(\tmp_88_reg_1252[0]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp_88_reg_1252[0]_i_3 
       (.I0(sf_reg_294[2]),
        .I1(sf_reg_294[3]),
        .I2(sf_reg_294[4]),
        .I3(sf_reg_294[0]),
        .I4(sf_reg_294[1]),
        .O(\tmp_88_reg_1252[0]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_88_reg_1252[0]_i_4 
       (.I0(sf_reg_294[7]),
        .I1(p_0_in1_out),
        .O(sel0__0));
  FDRE \tmp_88_reg_1252_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten7_reg_12250),
        .D(\tmp_88_reg_1252_reg_n_7_[0] ),
        .Q(tmp_88_reg_1252_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7F7F7F7F700F7F7)) 
    \tmp_88_reg_1252_pp0_iter2_reg[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_7),
        .I1(tmp_88_reg_1252_pp0_iter3_reg),
        .I2(cnv_37PRL_V_V_full_n),
        .I3(\exitcond_flatten7_reg_1225_pp0_iter1_reg_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_36_V_V_empty_n),
        .O(ap_block_pp0_stage0_subdone4_in));
  FDRE \tmp_88_reg_1252_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(tmp_88_reg_1252_pp0_iter1_reg),
        .Q(tmp_88_reg_1252_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_88_reg_1252_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(tmp_88_reg_1252_pp0_iter2_reg),
        .Q(tmp_88_reg_1252_pp0_iter3_reg),
        .R(1'b0));
  FDRE \tmp_88_reg_1252_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_88_reg_1252[0]_i_1_n_7 ),
        .Q(\tmp_88_reg_1252_reg_n_7_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00F700F7000000F7)) 
    \tmp_97_reg_1296[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_7),
        .I1(tmp_88_reg_1252_pp0_iter3_reg),
        .I2(cnv_37PRL_V_V_full_n),
        .I3(\exitcond_flatten7_reg_1225_pp0_iter1_reg_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_36_V_V_empty_n),
        .O(tmp_127_reg_13010));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_97_reg_1296[0]_i_14 
       (.I0(DOADO[3]),
        .I1(cnv_36_V_V_dout[3]),
        .I2(DOADO[5]),
        .I3(cnv_36_V_V_dout[1]),
        .I4(DOADO[4]),
        .I5(cnv_36_V_V_dout[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_97_reg_1296[0]_i_15 
       (.I0(DOADO[4]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(DOADO[5]),
        .I3(cnv_36_V_V_dout[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_97_reg_1296[0]_i_19 
       (.I0(DOADO[3]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(DOADO[4]),
        .I3(cnv_36_V_V_dout[0]),
        .O(S));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_97_reg_1296[0]_i_6 
       (.I0(DOADO[1]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(DOADO[2]),
        .I3(cnv_36_V_V_dout[0]),
        .O(tmp_86_reg_1247_reg_rep_8));
  FDRE \tmp_97_reg_1296_reg[0] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(tmp_97_fu_564_p2),
        .Q(tmp_97_reg_1296),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_s_reg_1286[3]_i_14 
       (.I0(O[0]),
        .I1(tmp_86_reg_1247_reg_rep_1[1]),
        .O(\tmp_s_reg_1286[3]_i_14_n_7 ));
  LUT4 #(
    .INIT(16'h7007)) 
    \tmp_s_reg_1286[3]_i_4 
       (.I0(DOADO[6]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(O[0]),
        .I3(tmp_86_reg_1247_reg_rep_1[1]),
        .O(tmp_86_reg_1247_reg_rep_0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_s_reg_1286[3]_i_5 
       (.I0(\tmp_366_reg_1291_reg[0]_0 [3]),
        .I1(tmp_86_reg_1247_reg_rep_1[0]),
        .O(tmp_86_reg_1247_reg_rep_0[0]));
  LUT6 #(
    .INIT(64'h6A95956A956A6A95)) 
    \tmp_s_reg_1286[3]_i_8 
       (.I0(tmp_86_reg_1247_reg_rep_0[1]),
        .I1(DOADO[6]),
        .I2(cnv_36_V_V_dout[2]),
        .I3(tmp_86_reg_1247_reg_rep_3[0]),
        .I4(O[1]),
        .I5(\tmp_s_reg_1286[3]_i_14_n_7 ),
        .O(tmp_86_reg_1247_reg_rep_9));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_s_reg_1286[7]_i_18 
       (.I0(DOADO[5]),
        .I1(cnv_36_V_V_dout[6]),
        .I2(DOADO[4]),
        .I3(cnv_36_V_V_dout[7]),
        .O(\tmp_s_reg_1286[7]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_s_reg_1286[7]_i_19 
       (.I0(DOADO[4]),
        .I1(cnv_36_V_V_dout[5]),
        .I2(DOADO[5]),
        .I3(cnv_36_V_V_dout[6]),
        .I4(cnv_36_V_V_dout[7]),
        .I5(DOADO[3]),
        .O(\tmp_s_reg_1286[7]_i_19_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_s_reg_1286[7]_i_20 
       (.I0(DOADO[4]),
        .I1(cnv_36_V_V_dout[6]),
        .I2(DOADO[5]),
        .I3(cnv_36_V_V_dout[7]),
        .O(\tmp_s_reg_1286[7]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_s_reg_1286[7]_i_21 
       (.I0(DOADO[3]),
        .I1(cnv_36_V_V_dout[5]),
        .I2(cnv_36_V_V_dout[7]),
        .I3(DOADO[4]),
        .I4(cnv_36_V_V_dout[6]),
        .I5(DOADO[5]),
        .O(\tmp_s_reg_1286[7]_i_21_n_7 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_s_reg_1286[7]_i_22 
       (.I0(DOADO[2]),
        .I1(cnv_36_V_V_dout[6]),
        .I2(DOADO[1]),
        .I3(cnv_36_V_V_dout[7]),
        .O(\tmp_s_reg_1286[7]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_s_reg_1286[7]_i_23 
       (.I0(DOADO[1]),
        .I1(cnv_36_V_V_dout[5]),
        .I2(DOADO[2]),
        .I3(cnv_36_V_V_dout[6]),
        .I4(DOADO[0]),
        .I5(cnv_36_V_V_dout[7]),
        .O(\tmp_s_reg_1286[7]_i_23_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_s_reg_1286[7]_i_24 
       (.I0(DOADO[1]),
        .I1(cnv_36_V_V_dout[6]),
        .I2(DOADO[2]),
        .I3(cnv_36_V_V_dout[7]),
        .O(\tmp_s_reg_1286[7]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_s_reg_1286[7]_i_25 
       (.I0(DOADO[0]),
        .I1(cnv_36_V_V_dout[5]),
        .I2(cnv_36_V_V_dout[7]),
        .I3(DOADO[1]),
        .I4(cnv_36_V_V_dout[6]),
        .I5(DOADO[2]),
        .O(\tmp_s_reg_1286[7]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_s_reg_1286[7]_i_26 
       (.I0(DOADO[5]),
        .I1(cnv_36_V_V_dout[4]),
        .I2(DOADO[4]),
        .I3(cnv_36_V_V_dout[5]),
        .I4(cnv_36_V_V_dout[6]),
        .I5(DOADO[3]),
        .O(\tmp_s_reg_1286[7]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_s_reg_1286[7]_i_27 
       (.I0(DOADO[5]),
        .I1(cnv_36_V_V_dout[3]),
        .I2(DOADO[4]),
        .I3(cnv_36_V_V_dout[4]),
        .I4(cnv_36_V_V_dout[5]),
        .I5(DOADO[3]),
        .O(\tmp_s_reg_1286[7]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_s_reg_1286[7]_i_28 
       (.I0(DOADO[5]),
        .I1(cnv_36_V_V_dout[2]),
        .I2(DOADO[4]),
        .I3(cnv_36_V_V_dout[3]),
        .I4(cnv_36_V_V_dout[4]),
        .I5(DOADO[3]),
        .O(\tmp_s_reg_1286[7]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_s_reg_1286[7]_i_29 
       (.I0(DOADO[5]),
        .I1(cnv_36_V_V_dout[1]),
        .I2(DOADO[4]),
        .I3(cnv_36_V_V_dout[2]),
        .I4(cnv_36_V_V_dout[3]),
        .I5(DOADO[3]),
        .O(\tmp_s_reg_1286[7]_i_29_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_s_reg_1286[7]_i_30 
       (.I0(\tmp_s_reg_1286[7]_i_26_n_7 ),
        .I1(cnv_36_V_V_dout[6]),
        .I2(DOADO[4]),
        .I3(cnv_36_V_V_dout[5]),
        .I4(DOADO[5]),
        .I5(\tmp_s_reg_1286_reg[7]_i_14_3 ),
        .O(\tmp_s_reg_1286[7]_i_30_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_s_reg_1286[7]_i_31 
       (.I0(\tmp_s_reg_1286[7]_i_27_n_7 ),
        .I1(cnv_36_V_V_dout[5]),
        .I2(DOADO[4]),
        .I3(cnv_36_V_V_dout[4]),
        .I4(DOADO[5]),
        .I5(\tmp_s_reg_1286_reg[7]_i_14_2 ),
        .O(\tmp_s_reg_1286[7]_i_31_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_s_reg_1286[7]_i_32 
       (.I0(\tmp_s_reg_1286[7]_i_28_n_7 ),
        .I1(cnv_36_V_V_dout[4]),
        .I2(DOADO[4]),
        .I3(cnv_36_V_V_dout[3]),
        .I4(DOADO[5]),
        .I5(\tmp_s_reg_1286_reg[7]_i_14_1 ),
        .O(\tmp_s_reg_1286[7]_i_32_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_s_reg_1286[7]_i_33 
       (.I0(\tmp_s_reg_1286[7]_i_29_n_7 ),
        .I1(DOADO[5]),
        .I2(cnv_36_V_V_dout[2]),
        .I3(\tmp_s_reg_1286_reg[7]_i_14_0 ),
        .I4(cnv_36_V_V_dout[4]),
        .I5(DOADO[3]),
        .O(\tmp_s_reg_1286[7]_i_33_n_7 ));
  FDRE \tmp_s_reg_1286_reg[0] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_s_reg_1286_reg[7]_0 [0]),
        .Q(tmp_s_reg_1286[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_1286_reg[1] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_s_reg_1286_reg[7]_0 [1]),
        .Q(tmp_s_reg_1286[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_1286_reg[2] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_s_reg_1286_reg[7]_0 [2]),
        .Q(tmp_s_reg_1286[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_1286_reg[3] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_s_reg_1286_reg[7]_0 [3]),
        .Q(tmp_s_reg_1286[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_1286_reg[4] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_s_reg_1286_reg[7]_0 [4]),
        .Q(tmp_s_reg_1286[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_1286_reg[5] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_s_reg_1286_reg[7]_0 [5]),
        .Q(tmp_s_reg_1286[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_1286_reg[6] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_s_reg_1286_reg[7]_0 [6]),
        .Q(tmp_s_reg_1286[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_1286_reg[7] 
       (.C(ap_clk),
        .CE(tmp_127_reg_13010),
        .D(\tmp_s_reg_1286_reg[7]_0 [7]),
        .Q(tmp_s_reg_1286[7]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1286_reg[7]_i_10 
       (.CI(\tmp_s_reg_1286_reg[7]_i_14_n_7 ),
        .CO({\NLW_tmp_s_reg_1286_reg[7]_i_10_CO_UNCONNECTED [3],tmp_86_reg_1247_reg_rep_4,\NLW_tmp_s_reg_1286_reg[7]_i_10_CO_UNCONNECTED [1],\tmp_s_reg_1286_reg[7]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_s_reg_1286[7]_i_18_n_7 ,\tmp_s_reg_1286[7]_i_19_n_7 }),
        .O({\NLW_tmp_s_reg_1286_reg[7]_i_10_O_UNCONNECTED [3:2],tmp_86_reg_1247_reg_rep_5}),
        .S({1'b0,1'b1,\tmp_s_reg_1286[7]_i_20_n_7 ,\tmp_s_reg_1286[7]_i_21_n_7 }));
  CARRY4 \tmp_s_reg_1286_reg[7]_i_13 
       (.CI(\tmp_366_reg_1291_reg[0]_i_3_n_7 ),
        .CO({\NLW_tmp_s_reg_1286_reg[7]_i_13_CO_UNCONNECTED [3],tmp_86_reg_1247_reg_rep_2,\NLW_tmp_s_reg_1286_reg[7]_i_13_CO_UNCONNECTED [1],\tmp_s_reg_1286_reg[7]_i_13_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_s_reg_1286[7]_i_22_n_7 ,\tmp_s_reg_1286[7]_i_23_n_7 }),
        .O({\NLW_tmp_s_reg_1286_reg[7]_i_13_O_UNCONNECTED [3:2],tmp_86_reg_1247_reg_rep_3}),
        .S({1'b0,1'b1,\tmp_s_reg_1286[7]_i_24_n_7 ,\tmp_s_reg_1286[7]_i_25_n_7 }));
  CARRY4 \tmp_s_reg_1286_reg[7]_i_14 
       (.CI(\tmp_s_reg_1286[3]_i_9 ),
        .CO({\tmp_s_reg_1286_reg[7]_i_14_n_7 ,\tmp_s_reg_1286_reg[7]_i_14_n_8 ,\tmp_s_reg_1286_reg[7]_i_14_n_9 ,\tmp_s_reg_1286_reg[7]_i_14_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_s_reg_1286[7]_i_26_n_7 ,\tmp_s_reg_1286[7]_i_27_n_7 ,\tmp_s_reg_1286[7]_i_28_n_7 ,\tmp_s_reg_1286[7]_i_29_n_7 }),
        .O(O),
        .S({\tmp_s_reg_1286[7]_i_30_n_7 ,\tmp_s_reg_1286[7]_i_31_n_7 ,\tmp_s_reg_1286[7]_i_32_n_7 ,\tmp_s_reg_1286[7]_i_33_n_7 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DMac_new398
   (DOADO,
    tmp_70_reg_1189_reg_rep__0_0,
    tmp_70_reg_1189_reg_rep__1_0,
    tmp_70_reg_1189_reg_0,
    start_once_reg,
    Q,
    DI,
    tmp_70_reg_1189_reg_rep_0,
    tmp_70_reg_1189_reg_rep_1,
    tmp_70_reg_1189_reg_rep__0_1,
    tmp_70_reg_1189_reg_rep__0_2,
    tmp_70_reg_1189_reg_rep__0_3,
    tmp_70_reg_1189_reg_rep__0_4,
    tmp_70_reg_1189_reg_rep__0_5,
    tmp_70_reg_1189_reg_rep__1_1,
    tmp_70_reg_1189_reg_rep__1_2,
    tmp_70_reg_1189_reg_rep__1_3,
    tmp_70_reg_1189_reg_rep__1_4,
    tmp_70_reg_1189_reg_rep__1_5,
    tmp_70_reg_1189_reg_1,
    tmp_70_reg_1189_reg_2,
    tmp_70_reg_1189_reg_3,
    tmp_70_reg_1189_reg_4,
    tmp_70_reg_1189_reg_5,
    \tmp_340_reg_1233[0]_i_7_0 ,
    \tmp_s_reg_1228[6]_i_3_0 ,
    tmp_70_reg_1189_reg_rep__0_6,
    tmp_70_reg_1189_reg_rep__0_7,
    tmp_70_reg_1189_reg_rep__0_8,
    tmp_70_reg_1189_reg_rep__0_9,
    tmp_70_reg_1189_reg_rep__0_10,
    tmp_70_reg_1189_reg_rep__0_11,
    tmp_70_reg_1189_reg_rep__1_6,
    tmp_70_reg_1189_reg_rep__1_7,
    tmp_70_reg_1189_reg_rep__1_8,
    tmp_70_reg_1189_reg_rep__1_9,
    tmp_70_reg_1189_reg_rep__1_10,
    tmp_70_reg_1189_reg_rep__1_11,
    tmp_70_reg_1189_reg_6,
    tmp_70_reg_1189_reg_7,
    tmp_70_reg_1189_reg_8,
    tmp_70_reg_1189_reg_9,
    tmp_70_reg_1189_reg_10,
    tmp_70_reg_1189_reg_11,
    tmp_70_reg_1189_reg_rep_2,
    S,
    tmp_70_reg_1189_reg_rep_3,
    tmp_70_reg_1189_reg_rep_4,
    tmp_70_reg_1189_reg_rep__0_12,
    tmp_70_reg_1189_reg_rep__0_13,
    tmp_70_reg_1189_reg_rep__0_14,
    tmp_70_reg_1189_reg_rep__1_12,
    tmp_70_reg_1189_reg_rep__1_13,
    tmp_70_reg_1189_reg_rep__1_14,
    tmp_70_reg_1189_reg_12,
    tmp_70_reg_1189_reg_13,
    tmp_70_reg_1189_reg_14,
    internal_empty_n_reg,
    mOutPtr110_out,
    E,
    internal_empty_n_reg_0,
    start_once_reg_reg_0,
    internal_empty_n_reg_1,
    \p_Val2_20_3_reg_1303_reg[7]_0 ,
    ap_clk,
    tmp_76_fu_502_p2,
    D,
    tmp_203_1_fu_572_p2,
    \tmp_93_reg_1258_reg[7]_0 ,
    tmp_203_2_fu_642_p2,
    \tmp_94_reg_1273_reg[7]_0 ,
    tmp_203_3_fu_712_p2,
    ap_rst_n_inv,
    ap_rst_n,
    Conv1DMac_new398_U0_ap_start,
    start_for_Relu1D399_U0_full_n,
    cnv_29PRL_V_V_full_n,
    cnv_28_V_V_empty_n,
    cnv_28_V_V_dout,
    O,
    \tmp_343_reg_1248_reg[0]_0 ,
    \tmp_346_reg_1263_reg[0]_0 ,
    \tmp_349_reg_1278_reg[0]_0 ,
    CO,
    \tmp_340_reg_1233_reg[0]_0 ,
    \tmp_340_reg_1233_reg[0]_1 ,
    \tmp_s_reg_1228_reg[6]_0 ,
    \tmp_343_reg_1248_reg[0]_1 ,
    \tmp_92_reg_1243[3]_i_9 ,
    \tmp_343_reg_1248_reg[0]_2 ,
    \tmp_346_reg_1263_reg[0]_1 ,
    \tmp_93_reg_1258[3]_i_9 ,
    \tmp_346_reg_1263_reg[0]_2 ,
    \tmp_349_reg_1278_reg[0]_1 ,
    \tmp_94_reg_1273[3]_i_9 ,
    \tmp_349_reg_1278_reg[0]_2 ,
    \tmp_340_reg_1233_reg[0]_i_3_0 ,
    \tmp_340_reg_1233_reg[0]_i_3_1 ,
    \tmp_340_reg_1233_reg[0]_i_3_2 ,
    \tmp_340_reg_1233_reg[0]_i_3_3 ,
    \tmp_s_reg_1228_reg[6]_i_4 ,
    \tmp_343_reg_1248_reg[0]_i_3_0 ,
    \tmp_343_reg_1248_reg[0]_i_3_1 ,
    \tmp_343_reg_1248_reg[0]_i_3_2 ,
    \tmp_343_reg_1248_reg[0]_i_3_3 ,
    \tmp_92_reg_1243_reg[7]_i_14_0 ,
    \tmp_92_reg_1243_reg[7]_i_14_1 ,
    \tmp_92_reg_1243_reg[7]_i_14_2 ,
    \tmp_92_reg_1243_reg[7]_i_14_3 ,
    \tmp_346_reg_1263_reg[0]_i_3_0 ,
    \tmp_346_reg_1263_reg[0]_i_3_1 ,
    \tmp_346_reg_1263_reg[0]_i_3_2 ,
    \tmp_346_reg_1263_reg[0]_i_3_3 ,
    \tmp_93_reg_1258_reg[7]_i_11_0 ,
    \tmp_93_reg_1258_reg[7]_i_11_1 ,
    \tmp_93_reg_1258_reg[7]_i_11_2 ,
    \tmp_93_reg_1258_reg[7]_i_11_3 ,
    \tmp_349_reg_1278_reg[0]_i_3_0 ,
    \tmp_349_reg_1278_reg[0]_i_3_1 ,
    \tmp_349_reg_1278_reg[0]_i_3_2 ,
    \tmp_349_reg_1278_reg[0]_i_3_3 ,
    \tmp_94_reg_1273_reg[7]_i_11_0 ,
    \tmp_94_reg_1273_reg[7]_i_11_1 ,
    \tmp_94_reg_1273_reg[7]_i_11_2 ,
    \tmp_94_reg_1273_reg[7]_i_11_3 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 );
  output [5:0]DOADO;
  output [6:0]tmp_70_reg_1189_reg_rep__0_0;
  output [6:0]tmp_70_reg_1189_reg_rep__1_0;
  output [6:0]tmp_70_reg_1189_reg_0;
  output start_once_reg;
  output [1:0]Q;
  output [0:0]DI;
  output [1:0]tmp_70_reg_1189_reg_rep_0;
  output [0:0]tmp_70_reg_1189_reg_rep_1;
  output [1:0]tmp_70_reg_1189_reg_rep__0_1;
  output [1:0]tmp_70_reg_1189_reg_rep__0_2;
  output [1:0]tmp_70_reg_1189_reg_rep__0_3;
  output [3:0]tmp_70_reg_1189_reg_rep__0_4;
  output [1:0]tmp_70_reg_1189_reg_rep__0_5;
  output [1:0]tmp_70_reg_1189_reg_rep__1_1;
  output [1:0]tmp_70_reg_1189_reg_rep__1_2;
  output [1:0]tmp_70_reg_1189_reg_rep__1_3;
  output [3:0]tmp_70_reg_1189_reg_rep__1_4;
  output [1:0]tmp_70_reg_1189_reg_rep__1_5;
  output [1:0]tmp_70_reg_1189_reg_1;
  output [1:0]tmp_70_reg_1189_reg_2;
  output [1:0]tmp_70_reg_1189_reg_3;
  output [3:0]tmp_70_reg_1189_reg_4;
  output [1:0]tmp_70_reg_1189_reg_5;
  output [1:0]\tmp_340_reg_1233[0]_i_7_0 ;
  output [0:0]\tmp_s_reg_1228[6]_i_3_0 ;
  output [0:0]tmp_70_reg_1189_reg_rep__0_6;
  output [1:0]tmp_70_reg_1189_reg_rep__0_7;
  output [0:0]tmp_70_reg_1189_reg_rep__0_8;
  output [1:0]tmp_70_reg_1189_reg_rep__0_9;
  output [0:0]tmp_70_reg_1189_reg_rep__0_10;
  output [1:0]tmp_70_reg_1189_reg_rep__0_11;
  output [0:0]tmp_70_reg_1189_reg_rep__1_6;
  output [1:0]tmp_70_reg_1189_reg_rep__1_7;
  output [0:0]tmp_70_reg_1189_reg_rep__1_8;
  output [1:0]tmp_70_reg_1189_reg_rep__1_9;
  output [0:0]tmp_70_reg_1189_reg_rep__1_10;
  output [1:0]tmp_70_reg_1189_reg_rep__1_11;
  output [0:0]tmp_70_reg_1189_reg_6;
  output [1:0]tmp_70_reg_1189_reg_7;
  output [0:0]tmp_70_reg_1189_reg_8;
  output [1:0]tmp_70_reg_1189_reg_9;
  output [0:0]tmp_70_reg_1189_reg_10;
  output [1:0]tmp_70_reg_1189_reg_11;
  output [0:0]tmp_70_reg_1189_reg_rep_2;
  output [0:0]S;
  output [0:0]tmp_70_reg_1189_reg_rep_3;
  output [0:0]tmp_70_reg_1189_reg_rep_4;
  output [0:0]tmp_70_reg_1189_reg_rep__0_12;
  output [0:0]tmp_70_reg_1189_reg_rep__0_13;
  output [0:0]tmp_70_reg_1189_reg_rep__0_14;
  output [0:0]tmp_70_reg_1189_reg_rep__1_12;
  output [0:0]tmp_70_reg_1189_reg_rep__1_13;
  output [0:0]tmp_70_reg_1189_reg_rep__1_14;
  output [0:0]tmp_70_reg_1189_reg_12;
  output [0:0]tmp_70_reg_1189_reg_13;
  output [0:0]tmp_70_reg_1189_reg_14;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output start_once_reg_reg_0;
  output internal_empty_n_reg_1;
  output [31:0]\p_Val2_20_3_reg_1303_reg[7]_0 ;
  input ap_clk;
  input tmp_76_fu_502_p2;
  input [7:0]D;
  input tmp_203_1_fu_572_p2;
  input [7:0]\tmp_93_reg_1258_reg[7]_0 ;
  input tmp_203_2_fu_642_p2;
  input [7:0]\tmp_94_reg_1273_reg[7]_0 ;
  input tmp_203_3_fu_712_p2;
  input ap_rst_n_inv;
  input ap_rst_n;
  input Conv1DMac_new398_U0_ap_start;
  input start_for_Relu1D399_U0_full_n;
  input cnv_29PRL_V_V_full_n;
  input cnv_28_V_V_empty_n;
  input [7:0]cnv_28_V_V_dout;
  input [3:0]O;
  input [3:0]\tmp_343_reg_1248_reg[0]_0 ;
  input [3:0]\tmp_346_reg_1263_reg[0]_0 ;
  input [3:0]\tmp_349_reg_1278_reg[0]_0 ;
  input [0:0]CO;
  input [3:0]\tmp_340_reg_1233_reg[0]_0 ;
  input [0:0]\tmp_340_reg_1233_reg[0]_1 ;
  input [2:0]\tmp_s_reg_1228_reg[6]_0 ;
  input [0:0]\tmp_343_reg_1248_reg[0]_1 ;
  input [0:0]\tmp_92_reg_1243[3]_i_9 ;
  input [0:0]\tmp_343_reg_1248_reg[0]_2 ;
  input [0:0]\tmp_346_reg_1263_reg[0]_1 ;
  input [0:0]\tmp_93_reg_1258[3]_i_9 ;
  input [0:0]\tmp_346_reg_1263_reg[0]_2 ;
  input [0:0]\tmp_349_reg_1278_reg[0]_1 ;
  input [0:0]\tmp_94_reg_1273[3]_i_9 ;
  input [0:0]\tmp_349_reg_1278_reg[0]_2 ;
  input \tmp_340_reg_1233_reg[0]_i_3_0 ;
  input \tmp_340_reg_1233_reg[0]_i_3_1 ;
  input \tmp_340_reg_1233_reg[0]_i_3_2 ;
  input \tmp_340_reg_1233_reg[0]_i_3_3 ;
  input \tmp_s_reg_1228_reg[6]_i_4 ;
  input \tmp_343_reg_1248_reg[0]_i_3_0 ;
  input \tmp_343_reg_1248_reg[0]_i_3_1 ;
  input \tmp_343_reg_1248_reg[0]_i_3_2 ;
  input \tmp_343_reg_1248_reg[0]_i_3_3 ;
  input \tmp_92_reg_1243_reg[7]_i_14_0 ;
  input \tmp_92_reg_1243_reg[7]_i_14_1 ;
  input \tmp_92_reg_1243_reg[7]_i_14_2 ;
  input \tmp_92_reg_1243_reg[7]_i_14_3 ;
  input \tmp_346_reg_1263_reg[0]_i_3_0 ;
  input \tmp_346_reg_1263_reg[0]_i_3_1 ;
  input \tmp_346_reg_1263_reg[0]_i_3_2 ;
  input \tmp_346_reg_1263_reg[0]_i_3_3 ;
  input \tmp_93_reg_1258_reg[7]_i_11_0 ;
  input \tmp_93_reg_1258_reg[7]_i_11_1 ;
  input \tmp_93_reg_1258_reg[7]_i_11_2 ;
  input \tmp_93_reg_1258_reg[7]_i_11_3 ;
  input \tmp_349_reg_1278_reg[0]_i_3_0 ;
  input \tmp_349_reg_1278_reg[0]_i_3_1 ;
  input \tmp_349_reg_1278_reg[0]_i_3_2 ;
  input \tmp_349_reg_1278_reg[0]_i_3_3 ;
  input \tmp_94_reg_1273_reg[7]_i_11_0 ;
  input \tmp_94_reg_1273_reg[7]_i_11_1 ;
  input \tmp_94_reg_1273_reg[7]_i_11_2 ;
  input \tmp_94_reg_1273_reg[7]_i_11_3 ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;

  wire [0:0]CO;
  wire Conv1DMac_new398_U0_ap_start;
  wire [7:0]D;
  wire [0:0]DI;
  wire [5:0]DOADO;
  wire [0:0]E;
  wire [3:0]O;
  wire [1:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm[1]_i_2__3_n_7 ;
  wire \ap_CS_fsm[2]_i_2__1_n_7 ;
  wire \ap_CS_fsm[2]_i_3__1_n_7 ;
  wire \ap_CS_fsm_reg_n_7_[1] ;
  wire [2:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_7;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_7;
  wire ap_enable_reg_pp0_iter4_i_1_n_7;
  wire ap_enable_reg_pp0_iter4_reg_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clear;
  wire [7:0]cnv_28_V_V_dout;
  wire cnv_28_V_V_empty_n;
  wire cnv_29PRL_V_V_full_n;
  wire exitcond_flatten5_fu_271_p2;
  wire exitcond_flatten5_reg_1167;
  wire exitcond_flatten5_reg_11670;
  wire \exitcond_flatten5_reg_1167[0]_i_4_n_7 ;
  wire \exitcond_flatten5_reg_1167[0]_i_5_n_7 ;
  wire \exitcond_flatten5_reg_1167[0]_i_6_n_7 ;
  wire \exitcond_flatten5_reg_1167[0]_i_7_n_7 ;
  wire \exitcond_flatten5_reg_1167[0]_i_8_n_7 ;
  wire \exitcond_flatten5_reg_1167_pp0_iter1_reg_reg_n_7_[0] ;
  wire exitcond_flatten_fu_283_p2;
  wire \indvar_flatten5_reg_195[0]_i_2_n_7 ;
  wire [23:0]indvar_flatten5_reg_195_reg;
  wire \indvar_flatten5_reg_195_reg[0]_i_1_n_10 ;
  wire \indvar_flatten5_reg_195_reg[0]_i_1_n_11 ;
  wire \indvar_flatten5_reg_195_reg[0]_i_1_n_12 ;
  wire \indvar_flatten5_reg_195_reg[0]_i_1_n_13 ;
  wire \indvar_flatten5_reg_195_reg[0]_i_1_n_14 ;
  wire \indvar_flatten5_reg_195_reg[0]_i_1_n_7 ;
  wire \indvar_flatten5_reg_195_reg[0]_i_1_n_8 ;
  wire \indvar_flatten5_reg_195_reg[0]_i_1_n_9 ;
  wire \indvar_flatten5_reg_195_reg[12]_i_1_n_10 ;
  wire \indvar_flatten5_reg_195_reg[12]_i_1_n_11 ;
  wire \indvar_flatten5_reg_195_reg[12]_i_1_n_12 ;
  wire \indvar_flatten5_reg_195_reg[12]_i_1_n_13 ;
  wire \indvar_flatten5_reg_195_reg[12]_i_1_n_14 ;
  wire \indvar_flatten5_reg_195_reg[12]_i_1_n_7 ;
  wire \indvar_flatten5_reg_195_reg[12]_i_1_n_8 ;
  wire \indvar_flatten5_reg_195_reg[12]_i_1_n_9 ;
  wire \indvar_flatten5_reg_195_reg[16]_i_1_n_10 ;
  wire \indvar_flatten5_reg_195_reg[16]_i_1_n_11 ;
  wire \indvar_flatten5_reg_195_reg[16]_i_1_n_12 ;
  wire \indvar_flatten5_reg_195_reg[16]_i_1_n_13 ;
  wire \indvar_flatten5_reg_195_reg[16]_i_1_n_14 ;
  wire \indvar_flatten5_reg_195_reg[16]_i_1_n_7 ;
  wire \indvar_flatten5_reg_195_reg[16]_i_1_n_8 ;
  wire \indvar_flatten5_reg_195_reg[16]_i_1_n_9 ;
  wire \indvar_flatten5_reg_195_reg[20]_i_1_n_10 ;
  wire \indvar_flatten5_reg_195_reg[20]_i_1_n_11 ;
  wire \indvar_flatten5_reg_195_reg[20]_i_1_n_12 ;
  wire \indvar_flatten5_reg_195_reg[20]_i_1_n_13 ;
  wire \indvar_flatten5_reg_195_reg[20]_i_1_n_14 ;
  wire \indvar_flatten5_reg_195_reg[20]_i_1_n_8 ;
  wire \indvar_flatten5_reg_195_reg[20]_i_1_n_9 ;
  wire \indvar_flatten5_reg_195_reg[4]_i_1_n_10 ;
  wire \indvar_flatten5_reg_195_reg[4]_i_1_n_11 ;
  wire \indvar_flatten5_reg_195_reg[4]_i_1_n_12 ;
  wire \indvar_flatten5_reg_195_reg[4]_i_1_n_13 ;
  wire \indvar_flatten5_reg_195_reg[4]_i_1_n_14 ;
  wire \indvar_flatten5_reg_195_reg[4]_i_1_n_7 ;
  wire \indvar_flatten5_reg_195_reg[4]_i_1_n_8 ;
  wire \indvar_flatten5_reg_195_reg[4]_i_1_n_9 ;
  wire \indvar_flatten5_reg_195_reg[8]_i_1_n_10 ;
  wire \indvar_flatten5_reg_195_reg[8]_i_1_n_11 ;
  wire \indvar_flatten5_reg_195_reg[8]_i_1_n_12 ;
  wire \indvar_flatten5_reg_195_reg[8]_i_1_n_13 ;
  wire \indvar_flatten5_reg_195_reg[8]_i_1_n_14 ;
  wire \indvar_flatten5_reg_195_reg[8]_i_1_n_7 ;
  wire \indvar_flatten5_reg_195_reg[8]_i_1_n_8 ;
  wire \indvar_flatten5_reg_195_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_206[0]_i_2_n_7 ;
  wire \indvar_flatten_reg_206[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_206[0]_i_4_n_7 ;
  wire \indvar_flatten_reg_206[0]_i_5_n_7 ;
  wire \indvar_flatten_reg_206[0]_i_6_n_7 ;
  wire \indvar_flatten_reg_206[12]_i_2_n_7 ;
  wire \indvar_flatten_reg_206[12]_i_3_n_7 ;
  wire \indvar_flatten_reg_206[4]_i_2_n_7 ;
  wire \indvar_flatten_reg_206[4]_i_3_n_7 ;
  wire \indvar_flatten_reg_206[4]_i_4_n_7 ;
  wire \indvar_flatten_reg_206[4]_i_5_n_7 ;
  wire \indvar_flatten_reg_206[8]_i_2_n_7 ;
  wire \indvar_flatten_reg_206[8]_i_3_n_7 ;
  wire \indvar_flatten_reg_206[8]_i_4_n_7 ;
  wire \indvar_flatten_reg_206[8]_i_5_n_7 ;
  wire [13:0]indvar_flatten_reg_206_reg;
  wire \indvar_flatten_reg_206_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_206_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_reg_206_reg[0]_i_1_n_12 ;
  wire \indvar_flatten_reg_206_reg[0]_i_1_n_13 ;
  wire \indvar_flatten_reg_206_reg[0]_i_1_n_14 ;
  wire \indvar_flatten_reg_206_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_206_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_206_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_206_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_206_reg[12]_i_1_n_13 ;
  wire \indvar_flatten_reg_206_reg[12]_i_1_n_14 ;
  wire \indvar_flatten_reg_206_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_206_reg[4]_i_1_n_11 ;
  wire \indvar_flatten_reg_206_reg[4]_i_1_n_12 ;
  wire \indvar_flatten_reg_206_reg[4]_i_1_n_13 ;
  wire \indvar_flatten_reg_206_reg[4]_i_1_n_14 ;
  wire \indvar_flatten_reg_206_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_206_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_206_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_206_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_206_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_206_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_206_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_206_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_206_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_206_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_206_reg[8]_i_1_n_9 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire macRegisters_0_V_3_fu_114;
  wire macRegisters_0_V_3_fu_1140;
  wire \macRegisters_0_V_3_fu_114[3]_i_2_n_7 ;
  wire \macRegisters_0_V_3_fu_114[3]_i_3_n_7 ;
  wire \macRegisters_0_V_3_fu_114[3]_i_4_n_7 ;
  wire \macRegisters_0_V_3_fu_114[3]_i_5_n_7 ;
  wire \macRegisters_0_V_3_fu_114[7]_i_4_n_7 ;
  wire \macRegisters_0_V_3_fu_114[7]_i_5_n_7 ;
  wire \macRegisters_0_V_3_fu_114[7]_i_6_n_7 ;
  wire \macRegisters_0_V_3_fu_114[7]_i_7_n_7 ;
  wire \macRegisters_0_V_3_fu_114[7]_i_8_n_7 ;
  wire \macRegisters_0_V_3_fu_114[7]_i_9_n_7 ;
  wire \macRegisters_0_V_3_fu_114_reg[3]_i_1_n_10 ;
  wire \macRegisters_0_V_3_fu_114_reg[3]_i_1_n_7 ;
  wire \macRegisters_0_V_3_fu_114_reg[3]_i_1_n_8 ;
  wire \macRegisters_0_V_3_fu_114_reg[3]_i_1_n_9 ;
  wire \macRegisters_0_V_3_fu_114_reg[7]_i_3_n_10 ;
  wire \macRegisters_0_V_3_fu_114_reg[7]_i_3_n_8 ;
  wire \macRegisters_0_V_3_fu_114_reg[7]_i_3_n_9 ;
  wire \macRegisters_0_V_3_fu_114_reg_n_7_[0] ;
  wire \macRegisters_0_V_3_fu_114_reg_n_7_[1] ;
  wire \macRegisters_0_V_3_fu_114_reg_n_7_[2] ;
  wire \macRegisters_0_V_3_fu_114_reg_n_7_[3] ;
  wire \macRegisters_0_V_3_fu_114_reg_n_7_[4] ;
  wire \macRegisters_0_V_3_fu_114_reg_n_7_[5] ;
  wire \macRegisters_0_V_3_fu_114_reg_n_7_[6] ;
  wire \macRegisters_0_V_3_fu_114_reg_n_7_[7] ;
  wire [7:0]macRegisters_0_V_fu_747_p2;
  wire [7:0]macRegisters_1_V_3_fu_118;
  wire \macRegisters_1_V_3_fu_118[3]_i_2_n_7 ;
  wire \macRegisters_1_V_3_fu_118[3]_i_3_n_7 ;
  wire \macRegisters_1_V_3_fu_118[3]_i_4_n_7 ;
  wire \macRegisters_1_V_3_fu_118[3]_i_5_n_7 ;
  wire \macRegisters_1_V_3_fu_118[7]_i_2_n_7 ;
  wire \macRegisters_1_V_3_fu_118[7]_i_3_n_7 ;
  wire \macRegisters_1_V_3_fu_118[7]_i_4_n_7 ;
  wire \macRegisters_1_V_3_fu_118[7]_i_5_n_7 ;
  wire \macRegisters_1_V_3_fu_118_reg[3]_i_1_n_10 ;
  wire \macRegisters_1_V_3_fu_118_reg[3]_i_1_n_7 ;
  wire \macRegisters_1_V_3_fu_118_reg[3]_i_1_n_8 ;
  wire \macRegisters_1_V_3_fu_118_reg[3]_i_1_n_9 ;
  wire \macRegisters_1_V_3_fu_118_reg[7]_i_1_n_10 ;
  wire \macRegisters_1_V_3_fu_118_reg[7]_i_1_n_8 ;
  wire \macRegisters_1_V_3_fu_118_reg[7]_i_1_n_9 ;
  wire [7:0]macRegisters_1_V_fu_767_p2;
  wire [7:0]macRegisters_2_V_3_fu_122;
  wire \macRegisters_2_V_3_fu_122[3]_i_2_n_7 ;
  wire \macRegisters_2_V_3_fu_122[3]_i_3_n_7 ;
  wire \macRegisters_2_V_3_fu_122[3]_i_4_n_7 ;
  wire \macRegisters_2_V_3_fu_122[3]_i_5_n_7 ;
  wire \macRegisters_2_V_3_fu_122[7]_i_2_n_7 ;
  wire \macRegisters_2_V_3_fu_122[7]_i_3_n_7 ;
  wire \macRegisters_2_V_3_fu_122[7]_i_4_n_7 ;
  wire \macRegisters_2_V_3_fu_122[7]_i_5_n_7 ;
  wire \macRegisters_2_V_3_fu_122_reg[3]_i_1_n_10 ;
  wire \macRegisters_2_V_3_fu_122_reg[3]_i_1_n_7 ;
  wire \macRegisters_2_V_3_fu_122_reg[3]_i_1_n_8 ;
  wire \macRegisters_2_V_3_fu_122_reg[3]_i_1_n_9 ;
  wire \macRegisters_2_V_3_fu_122_reg[7]_i_1_n_10 ;
  wire \macRegisters_2_V_3_fu_122_reg[7]_i_1_n_8 ;
  wire \macRegisters_2_V_3_fu_122_reg[7]_i_1_n_9 ;
  wire [7:0]macRegisters_2_V_fu_786_p2;
  wire [7:0]macRegisters_3_V_3_fu_126;
  wire \macRegisters_3_V_3_fu_126[3]_i_2_n_7 ;
  wire \macRegisters_3_V_3_fu_126[3]_i_3_n_7 ;
  wire \macRegisters_3_V_3_fu_126[3]_i_4_n_7 ;
  wire \macRegisters_3_V_3_fu_126[3]_i_5_n_7 ;
  wire \macRegisters_3_V_3_fu_126[7]_i_2_n_7 ;
  wire \macRegisters_3_V_3_fu_126[7]_i_3_n_7 ;
  wire \macRegisters_3_V_3_fu_126[7]_i_4_n_7 ;
  wire \macRegisters_3_V_3_fu_126[7]_i_5_n_7 ;
  wire \macRegisters_3_V_3_fu_126_reg[3]_i_1_n_10 ;
  wire \macRegisters_3_V_3_fu_126_reg[3]_i_1_n_7 ;
  wire \macRegisters_3_V_3_fu_126_reg[3]_i_1_n_8 ;
  wire \macRegisters_3_V_3_fu_126_reg[3]_i_1_n_9 ;
  wire \macRegisters_3_V_3_fu_126_reg[7]_i_1_n_10 ;
  wire \macRegisters_3_V_3_fu_126_reg[7]_i_1_n_8 ;
  wire \macRegisters_3_V_3_fu_126_reg[7]_i_1_n_9 ;
  wire [7:0]macRegisters_3_V_fu_805_p2;
  wire \nm_reg_217[0]_i_1_n_7 ;
  wire \nm_reg_217[1]_i_1_n_7 ;
  wire \nm_reg_217[2]_i_1_n_7 ;
  wire \nm_reg_217[2]_i_3_n_7 ;
  wire \nm_reg_217[2]_i_4_n_7 ;
  wire \nm_reg_217[3]_i_1_n_7 ;
  wire \nm_reg_217[3]_i_2_n_7 ;
  wire \nm_reg_217[4]_i_1_n_7 ;
  wire \nm_reg_217[4]_i_2_n_7 ;
  wire \nm_reg_217[4]_i_3_n_7 ;
  wire \nm_reg_217[4]_i_5_n_7 ;
  wire \nm_reg_217_reg_n_7_[0] ;
  wire \nm_reg_217_reg_n_7_[1] ;
  wire \nm_reg_217_reg_n_7_[2] ;
  wire \nm_reg_217_reg_n_7_[3] ;
  wire \nm_reg_217_reg_n_7_[4] ;
  wire [3:3]nm_t_mid2_fu_371_p3;
  wire nm_t_mid2_reg_11760;
  wire \nm_t_mid2_reg_1176[0]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1176[1]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1176[2]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1176[3]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1176[4]_i_1_n_7 ;
  wire [4:0]nm_t_mid2_reg_1176_pp0_iter1_reg;
  wire \nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ;
  wire \nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ;
  wire \nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ;
  wire \nm_t_mid2_reg_1176_reg_n_7_[0] ;
  wire \nm_t_mid2_reg_1176_reg_n_7_[1] ;
  wire \nm_t_mid2_reg_1176_reg_n_7_[2] ;
  wire \nm_t_mid2_reg_1176_reg_n_7_[3] ;
  wire \nm_t_mid2_reg_1176_reg_n_7_[4] ;
  wire p_0_in;
  wire p_0_in1_out;
  wire p_0_in6_out;
  wire p_1_in;
  wire p_1_in0;
  wire [7:0]p_Val2_20_1_fu_974_p2;
  wire p_Val2_20_1_reg_12930;
  wire \p_Val2_20_1_reg_1293[3]_i_2_n_7 ;
  wire \p_Val2_20_1_reg_1293[3]_i_3_n_7 ;
  wire \p_Val2_20_1_reg_1293[3]_i_4_n_7 ;
  wire \p_Val2_20_1_reg_1293[3]_i_5_n_7 ;
  wire \p_Val2_20_1_reg_1293[7]_i_2_n_7 ;
  wire \p_Val2_20_1_reg_1293[7]_i_3_n_7 ;
  wire \p_Val2_20_1_reg_1293[7]_i_4_n_7 ;
  wire \p_Val2_20_1_reg_1293[7]_i_5_n_7 ;
  wire \p_Val2_20_1_reg_1293_reg[3]_i_1_n_10 ;
  wire \p_Val2_20_1_reg_1293_reg[3]_i_1_n_7 ;
  wire \p_Val2_20_1_reg_1293_reg[3]_i_1_n_8 ;
  wire \p_Val2_20_1_reg_1293_reg[3]_i_1_n_9 ;
  wire \p_Val2_20_1_reg_1293_reg[7]_i_1_n_10 ;
  wire \p_Val2_20_1_reg_1293_reg[7]_i_1_n_8 ;
  wire \p_Val2_20_1_reg_1293_reg[7]_i_1_n_9 ;
  wire [7:0]p_Val2_20_2_fu_1049_p2;
  wire \p_Val2_20_2_reg_1298[3]_i_2_n_7 ;
  wire \p_Val2_20_2_reg_1298[3]_i_3_n_7 ;
  wire \p_Val2_20_2_reg_1298[3]_i_4_n_7 ;
  wire \p_Val2_20_2_reg_1298[3]_i_5_n_7 ;
  wire \p_Val2_20_2_reg_1298[7]_i_2_n_7 ;
  wire \p_Val2_20_2_reg_1298[7]_i_3_n_7 ;
  wire \p_Val2_20_2_reg_1298[7]_i_4_n_7 ;
  wire \p_Val2_20_2_reg_1298[7]_i_5_n_7 ;
  wire \p_Val2_20_2_reg_1298_reg[3]_i_1_n_10 ;
  wire \p_Val2_20_2_reg_1298_reg[3]_i_1_n_7 ;
  wire \p_Val2_20_2_reg_1298_reg[3]_i_1_n_8 ;
  wire \p_Val2_20_2_reg_1298_reg[3]_i_1_n_9 ;
  wire \p_Val2_20_2_reg_1298_reg[7]_i_1_n_10 ;
  wire \p_Val2_20_2_reg_1298_reg[7]_i_1_n_8 ;
  wire \p_Val2_20_2_reg_1298_reg[7]_i_1_n_9 ;
  wire [7:0]p_Val2_20_3_fu_1124_p2;
  wire \p_Val2_20_3_reg_1303[3]_i_2_n_7 ;
  wire \p_Val2_20_3_reg_1303[3]_i_3_n_7 ;
  wire \p_Val2_20_3_reg_1303[3]_i_4_n_7 ;
  wire \p_Val2_20_3_reg_1303[3]_i_5_n_7 ;
  wire \p_Val2_20_3_reg_1303[7]_i_2_n_7 ;
  wire \p_Val2_20_3_reg_1303[7]_i_3_n_7 ;
  wire \p_Val2_20_3_reg_1303[7]_i_4_n_7 ;
  wire \p_Val2_20_3_reg_1303[7]_i_5_n_7 ;
  wire \p_Val2_20_3_reg_1303_reg[3]_i_1_n_10 ;
  wire \p_Val2_20_3_reg_1303_reg[3]_i_1_n_7 ;
  wire \p_Val2_20_3_reg_1303_reg[3]_i_1_n_8 ;
  wire \p_Val2_20_3_reg_1303_reg[3]_i_1_n_9 ;
  wire [31:0]\p_Val2_20_3_reg_1303_reg[7]_0 ;
  wire \p_Val2_20_3_reg_1303_reg[7]_i_1_n_10 ;
  wire \p_Val2_20_3_reg_1303_reg[7]_i_1_n_8 ;
  wire \p_Val2_20_3_reg_1303_reg[7]_i_1_n_9 ;
  wire [7:0]p_Val2_7_fu_899_p2;
  wire \p_Val2_7_reg_1288[3]_i_2_n_7 ;
  wire \p_Val2_7_reg_1288[3]_i_3_n_7 ;
  wire \p_Val2_7_reg_1288[3]_i_4_n_7 ;
  wire \p_Val2_7_reg_1288[3]_i_5_n_7 ;
  wire \p_Val2_7_reg_1288[7]_i_3_n_7 ;
  wire \p_Val2_7_reg_1288[7]_i_4_n_7 ;
  wire \p_Val2_7_reg_1288[7]_i_5_n_7 ;
  wire \p_Val2_7_reg_1288[7]_i_6_n_7 ;
  wire \p_Val2_7_reg_1288_reg[3]_i_1_n_10 ;
  wire \p_Val2_7_reg_1288_reg[3]_i_1_n_7 ;
  wire \p_Val2_7_reg_1288_reg[3]_i_1_n_8 ;
  wire \p_Val2_7_reg_1288_reg[3]_i_1_n_9 ;
  wire \p_Val2_7_reg_1288_reg[7]_i_2_n_10 ;
  wire \p_Val2_7_reg_1288_reg[7]_i_2_n_8 ;
  wire \p_Val2_7_reg_1288_reg[7]_i_2_n_9 ;
  wire sel;
  wire [5:0]sel0;
  wire [7:7]sel0__0;
  wire [7:0]sf_1_fu_403_p2;
  wire [7:0]sf_reg_228;
  wire \sf_reg_228[5]_i_2_n_7 ;
  wire \sf_reg_228[7]_i_4_n_7 ;
  wire start_for_Relu1D399_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__2_n_7;
  wire start_once_reg_reg_0;
  wire tmp_203_1_fu_572_p2;
  wire tmp_203_1_reg_1253;
  wire tmp_203_1_reg_12530;
  wire tmp_203_2_fu_642_p2;
  wire tmp_203_2_reg_1268;
  wire tmp_203_3_fu_712_p2;
  wire tmp_203_3_reg_1283;
  wire tmp_340_reg_1233;
  wire \tmp_340_reg_1233[0]_i_15_n_7 ;
  wire \tmp_340_reg_1233[0]_i_16_n_7 ;
  wire \tmp_340_reg_1233[0]_i_17_n_7 ;
  wire \tmp_340_reg_1233[0]_i_18_n_7 ;
  wire \tmp_340_reg_1233[0]_i_19_n_7 ;
  wire \tmp_340_reg_1233[0]_i_20_n_7 ;
  wire \tmp_340_reg_1233[0]_i_21_n_7 ;
  wire \tmp_340_reg_1233[0]_i_22_n_7 ;
  wire \tmp_340_reg_1233[0]_i_4_n_7 ;
  wire \tmp_340_reg_1233[0]_i_5_n_7 ;
  wire \tmp_340_reg_1233[0]_i_6_n_7 ;
  wire [1:0]\tmp_340_reg_1233[0]_i_7_0 ;
  wire \tmp_340_reg_1233[0]_i_7_n_7 ;
  wire [3:0]\tmp_340_reg_1233_reg[0]_0 ;
  wire [0:0]\tmp_340_reg_1233_reg[0]_1 ;
  wire \tmp_340_reg_1233_reg[0]_i_1_n_10 ;
  wire \tmp_340_reg_1233_reg[0]_i_1_n_7 ;
  wire \tmp_340_reg_1233_reg[0]_i_1_n_8 ;
  wire \tmp_340_reg_1233_reg[0]_i_1_n_9 ;
  wire \tmp_340_reg_1233_reg[0]_i_3_0 ;
  wire \tmp_340_reg_1233_reg[0]_i_3_1 ;
  wire \tmp_340_reg_1233_reg[0]_i_3_2 ;
  wire \tmp_340_reg_1233_reg[0]_i_3_3 ;
  wire \tmp_340_reg_1233_reg[0]_i_3_n_10 ;
  wire \tmp_340_reg_1233_reg[0]_i_3_n_11 ;
  wire \tmp_340_reg_1233_reg[0]_i_3_n_12 ;
  wire \tmp_340_reg_1233_reg[0]_i_3_n_13 ;
  wire \tmp_340_reg_1233_reg[0]_i_3_n_14 ;
  wire \tmp_340_reg_1233_reg[0]_i_3_n_7 ;
  wire \tmp_340_reg_1233_reg[0]_i_3_n_8 ;
  wire \tmp_340_reg_1233_reg[0]_i_3_n_9 ;
  wire tmp_343_reg_1248;
  wire \tmp_343_reg_1248[0]_i_10_n_7 ;
  wire \tmp_343_reg_1248[0]_i_11_n_7 ;
  wire \tmp_343_reg_1248[0]_i_12_n_7 ;
  wire \tmp_343_reg_1248[0]_i_13_n_7 ;
  wire \tmp_343_reg_1248[0]_i_14_n_7 ;
  wire \tmp_343_reg_1248[0]_i_15_n_7 ;
  wire \tmp_343_reg_1248[0]_i_16_n_7 ;
  wire \tmp_343_reg_1248[0]_i_2_n_7 ;
  wire \tmp_343_reg_1248[0]_i_5_n_7 ;
  wire \tmp_343_reg_1248[0]_i_6_n_7 ;
  wire \tmp_343_reg_1248[0]_i_7_n_7 ;
  wire \tmp_343_reg_1248[0]_i_9_n_7 ;
  wire [3:0]\tmp_343_reg_1248_reg[0]_0 ;
  wire [0:0]\tmp_343_reg_1248_reg[0]_1 ;
  wire [0:0]\tmp_343_reg_1248_reg[0]_2 ;
  wire \tmp_343_reg_1248_reg[0]_i_1_n_10 ;
  wire \tmp_343_reg_1248_reg[0]_i_1_n_8 ;
  wire \tmp_343_reg_1248_reg[0]_i_1_n_9 ;
  wire \tmp_343_reg_1248_reg[0]_i_3_0 ;
  wire \tmp_343_reg_1248_reg[0]_i_3_1 ;
  wire \tmp_343_reg_1248_reg[0]_i_3_2 ;
  wire \tmp_343_reg_1248_reg[0]_i_3_3 ;
  wire \tmp_343_reg_1248_reg[0]_i_3_n_10 ;
  wire \tmp_343_reg_1248_reg[0]_i_3_n_13 ;
  wire \tmp_343_reg_1248_reg[0]_i_3_n_14 ;
  wire \tmp_343_reg_1248_reg[0]_i_3_n_7 ;
  wire \tmp_343_reg_1248_reg[0]_i_3_n_8 ;
  wire \tmp_343_reg_1248_reg[0]_i_3_n_9 ;
  wire [6:6]tmp_344_fu_544_p1;
  wire [3:3]tmp_344_fu_544_p1__0;
  wire tmp_346_reg_1263;
  wire \tmp_346_reg_1263[0]_i_10_n_7 ;
  wire \tmp_346_reg_1263[0]_i_11_n_7 ;
  wire \tmp_346_reg_1263[0]_i_12_n_7 ;
  wire \tmp_346_reg_1263[0]_i_13_n_7 ;
  wire \tmp_346_reg_1263[0]_i_14_n_7 ;
  wire \tmp_346_reg_1263[0]_i_15_n_7 ;
  wire \tmp_346_reg_1263[0]_i_16_n_7 ;
  wire \tmp_346_reg_1263[0]_i_2_n_7 ;
  wire \tmp_346_reg_1263[0]_i_5_n_7 ;
  wire \tmp_346_reg_1263[0]_i_6_n_7 ;
  wire \tmp_346_reg_1263[0]_i_7_n_7 ;
  wire \tmp_346_reg_1263[0]_i_9_n_7 ;
  wire [3:0]\tmp_346_reg_1263_reg[0]_0 ;
  wire [0:0]\tmp_346_reg_1263_reg[0]_1 ;
  wire [0:0]\tmp_346_reg_1263_reg[0]_2 ;
  wire \tmp_346_reg_1263_reg[0]_i_1_n_10 ;
  wire \tmp_346_reg_1263_reg[0]_i_1_n_8 ;
  wire \tmp_346_reg_1263_reg[0]_i_1_n_9 ;
  wire \tmp_346_reg_1263_reg[0]_i_3_0 ;
  wire \tmp_346_reg_1263_reg[0]_i_3_1 ;
  wire \tmp_346_reg_1263_reg[0]_i_3_2 ;
  wire \tmp_346_reg_1263_reg[0]_i_3_3 ;
  wire \tmp_346_reg_1263_reg[0]_i_3_n_10 ;
  wire \tmp_346_reg_1263_reg[0]_i_3_n_13 ;
  wire \tmp_346_reg_1263_reg[0]_i_3_n_14 ;
  wire \tmp_346_reg_1263_reg[0]_i_3_n_7 ;
  wire \tmp_346_reg_1263_reg[0]_i_3_n_8 ;
  wire \tmp_346_reg_1263_reg[0]_i_3_n_9 ;
  wire [6:6]tmp_347_fu_614_p1;
  wire [3:3]tmp_347_fu_614_p1__0;
  wire tmp_349_reg_1278;
  wire \tmp_349_reg_1278[0]_i_10_n_7 ;
  wire \tmp_349_reg_1278[0]_i_11_n_7 ;
  wire \tmp_349_reg_1278[0]_i_12_n_7 ;
  wire \tmp_349_reg_1278[0]_i_13_n_7 ;
  wire \tmp_349_reg_1278[0]_i_14_n_7 ;
  wire \tmp_349_reg_1278[0]_i_15_n_7 ;
  wire \tmp_349_reg_1278[0]_i_16_n_7 ;
  wire \tmp_349_reg_1278[0]_i_2_n_7 ;
  wire \tmp_349_reg_1278[0]_i_5_n_7 ;
  wire \tmp_349_reg_1278[0]_i_6_n_7 ;
  wire \tmp_349_reg_1278[0]_i_7_n_7 ;
  wire \tmp_349_reg_1278[0]_i_9_n_7 ;
  wire [3:0]\tmp_349_reg_1278_reg[0]_0 ;
  wire [0:0]\tmp_349_reg_1278_reg[0]_1 ;
  wire [0:0]\tmp_349_reg_1278_reg[0]_2 ;
  wire \tmp_349_reg_1278_reg[0]_i_1_n_10 ;
  wire \tmp_349_reg_1278_reg[0]_i_1_n_8 ;
  wire \tmp_349_reg_1278_reg[0]_i_1_n_9 ;
  wire \tmp_349_reg_1278_reg[0]_i_3_0 ;
  wire \tmp_349_reg_1278_reg[0]_i_3_1 ;
  wire \tmp_349_reg_1278_reg[0]_i_3_2 ;
  wire \tmp_349_reg_1278_reg[0]_i_3_3 ;
  wire \tmp_349_reg_1278_reg[0]_i_3_n_10 ;
  wire \tmp_349_reg_1278_reg[0]_i_3_n_13 ;
  wire \tmp_349_reg_1278_reg[0]_i_3_n_14 ;
  wire \tmp_349_reg_1278_reg[0]_i_3_n_7 ;
  wire \tmp_349_reg_1278_reg[0]_i_3_n_8 ;
  wire \tmp_349_reg_1278_reg[0]_i_3_n_9 ;
  wire [6:6]tmp_350_fu_684_p1;
  wire [3:3]tmp_350_fu_684_p1__0;
  wire [11:8]tmp_67_mid2_fu_363_p3;
  wire [11:6]tmp_70_fu_391_p2;
  wire [6:0]tmp_70_reg_1189_reg_0;
  wire [1:0]tmp_70_reg_1189_reg_1;
  wire [0:0]tmp_70_reg_1189_reg_10;
  wire [1:0]tmp_70_reg_1189_reg_11;
  wire [0:0]tmp_70_reg_1189_reg_12;
  wire [0:0]tmp_70_reg_1189_reg_13;
  wire [0:0]tmp_70_reg_1189_reg_14;
  wire [1:0]tmp_70_reg_1189_reg_2;
  wire [1:0]tmp_70_reg_1189_reg_3;
  wire [3:0]tmp_70_reg_1189_reg_4;
  wire [1:0]tmp_70_reg_1189_reg_5;
  wire [0:0]tmp_70_reg_1189_reg_6;
  wire [1:0]tmp_70_reg_1189_reg_7;
  wire [0:0]tmp_70_reg_1189_reg_8;
  wire [1:0]tmp_70_reg_1189_reg_9;
  wire [1:0]tmp_70_reg_1189_reg_rep_0;
  wire [0:0]tmp_70_reg_1189_reg_rep_1;
  wire [0:0]tmp_70_reg_1189_reg_rep_2;
  wire [0:0]tmp_70_reg_1189_reg_rep_3;
  wire [0:0]tmp_70_reg_1189_reg_rep_4;
  wire [6:0]tmp_70_reg_1189_reg_rep__0_0;
  wire [1:0]tmp_70_reg_1189_reg_rep__0_1;
  wire [0:0]tmp_70_reg_1189_reg_rep__0_10;
  wire [1:0]tmp_70_reg_1189_reg_rep__0_11;
  wire [0:0]tmp_70_reg_1189_reg_rep__0_12;
  wire [0:0]tmp_70_reg_1189_reg_rep__0_13;
  wire [0:0]tmp_70_reg_1189_reg_rep__0_14;
  wire [1:0]tmp_70_reg_1189_reg_rep__0_2;
  wire [1:0]tmp_70_reg_1189_reg_rep__0_3;
  wire [3:0]tmp_70_reg_1189_reg_rep__0_4;
  wire [1:0]tmp_70_reg_1189_reg_rep__0_5;
  wire [0:0]tmp_70_reg_1189_reg_rep__0_6;
  wire [1:0]tmp_70_reg_1189_reg_rep__0_7;
  wire [0:0]tmp_70_reg_1189_reg_rep__0_8;
  wire [1:0]tmp_70_reg_1189_reg_rep__0_9;
  wire [6:0]tmp_70_reg_1189_reg_rep__1_0;
  wire [1:0]tmp_70_reg_1189_reg_rep__1_1;
  wire [0:0]tmp_70_reg_1189_reg_rep__1_10;
  wire [1:0]tmp_70_reg_1189_reg_rep__1_11;
  wire [0:0]tmp_70_reg_1189_reg_rep__1_12;
  wire [0:0]tmp_70_reg_1189_reg_rep__1_13;
  wire [0:0]tmp_70_reg_1189_reg_rep__1_14;
  wire [1:0]tmp_70_reg_1189_reg_rep__1_2;
  wire [1:0]tmp_70_reg_1189_reg_rep__1_3;
  wire [3:0]tmp_70_reg_1189_reg_rep__1_4;
  wire [1:0]tmp_70_reg_1189_reg_rep__1_5;
  wire [0:0]tmp_70_reg_1189_reg_rep__1_6;
  wire [1:0]tmp_70_reg_1189_reg_rep__1_7;
  wire [0:0]tmp_70_reg_1189_reg_rep__1_8;
  wire [1:0]tmp_70_reg_1189_reg_rep__1_9;
  wire tmp_70_reg_1189_reg_rep_i_13_n_7;
  wire tmp_70_reg_1189_reg_rep_i_16_n_7;
  wire tmp_70_reg_1189_reg_rep_i_17_n_7;
  wire tmp_70_reg_1189_reg_rep_i_3_n_10;
  wire tmp_70_reg_1189_reg_rep_i_4_n_10;
  wire tmp_70_reg_1189_reg_rep_i_4_n_7;
  wire tmp_70_reg_1189_reg_rep_i_4_n_8;
  wire tmp_70_reg_1189_reg_rep_i_4_n_9;
  wire tmp_76_fu_502_p2;
  wire tmp_76_reg_1238;
  wire \tmp_82_reg_1194[0]_i_1_n_7 ;
  wire \tmp_82_reg_1194[0]_i_2_n_7 ;
  wire \tmp_82_reg_1194[0]_i_3_n_7 ;
  wire tmp_82_reg_1194_pp0_iter1_reg;
  wire tmp_82_reg_1194_pp0_iter2_reg;
  wire tmp_82_reg_1194_pp0_iter3_reg;
  wire \tmp_82_reg_1194_reg_n_7_[0] ;
  wire [7:0]tmp_92_reg_1243;
  wire \tmp_92_reg_1243[3]_i_15_n_7 ;
  wire [0:0]\tmp_92_reg_1243[3]_i_9 ;
  wire \tmp_92_reg_1243[7]_i_18_n_7 ;
  wire \tmp_92_reg_1243[7]_i_19_n_7 ;
  wire \tmp_92_reg_1243[7]_i_20_n_7 ;
  wire \tmp_92_reg_1243[7]_i_21_n_7 ;
  wire \tmp_92_reg_1243[7]_i_22_n_7 ;
  wire \tmp_92_reg_1243[7]_i_23_n_7 ;
  wire \tmp_92_reg_1243[7]_i_24_n_7 ;
  wire \tmp_92_reg_1243[7]_i_25_n_7 ;
  wire \tmp_92_reg_1243[7]_i_26_n_7 ;
  wire \tmp_92_reg_1243[7]_i_27_n_7 ;
  wire \tmp_92_reg_1243[7]_i_28_n_7 ;
  wire \tmp_92_reg_1243[7]_i_29_n_7 ;
  wire \tmp_92_reg_1243[7]_i_30_n_7 ;
  wire \tmp_92_reg_1243[7]_i_31_n_7 ;
  wire \tmp_92_reg_1243[7]_i_32_n_7 ;
  wire \tmp_92_reg_1243[7]_i_33_n_7 ;
  wire \tmp_92_reg_1243_reg[7]_i_10_n_10 ;
  wire \tmp_92_reg_1243_reg[7]_i_13_n_10 ;
  wire \tmp_92_reg_1243_reg[7]_i_14_0 ;
  wire \tmp_92_reg_1243_reg[7]_i_14_1 ;
  wire \tmp_92_reg_1243_reg[7]_i_14_2 ;
  wire \tmp_92_reg_1243_reg[7]_i_14_3 ;
  wire \tmp_92_reg_1243_reg[7]_i_14_n_10 ;
  wire \tmp_92_reg_1243_reg[7]_i_14_n_7 ;
  wire \tmp_92_reg_1243_reg[7]_i_14_n_8 ;
  wire \tmp_92_reg_1243_reg[7]_i_14_n_9 ;
  wire [7:0]tmp_93_reg_1258;
  wire \tmp_93_reg_1258[3]_i_12_n_7 ;
  wire [0:0]\tmp_93_reg_1258[3]_i_9 ;
  wire \tmp_93_reg_1258[7]_i_14_n_7 ;
  wire \tmp_93_reg_1258[7]_i_15_n_7 ;
  wire \tmp_93_reg_1258[7]_i_16_n_7 ;
  wire \tmp_93_reg_1258[7]_i_17_n_7 ;
  wire \tmp_93_reg_1258[7]_i_18_n_7 ;
  wire \tmp_93_reg_1258[7]_i_19_n_7 ;
  wire \tmp_93_reg_1258[7]_i_20_n_7 ;
  wire \tmp_93_reg_1258[7]_i_21_n_7 ;
  wire \tmp_93_reg_1258[7]_i_22_n_7 ;
  wire \tmp_93_reg_1258[7]_i_23_n_7 ;
  wire \tmp_93_reg_1258[7]_i_24_n_7 ;
  wire \tmp_93_reg_1258[7]_i_25_n_7 ;
  wire \tmp_93_reg_1258[7]_i_26_n_7 ;
  wire \tmp_93_reg_1258[7]_i_27_n_7 ;
  wire \tmp_93_reg_1258[7]_i_28_n_7 ;
  wire \tmp_93_reg_1258[7]_i_29_n_7 ;
  wire [7:0]\tmp_93_reg_1258_reg[7]_0 ;
  wire \tmp_93_reg_1258_reg[7]_i_10_n_10 ;
  wire \tmp_93_reg_1258_reg[7]_i_11_0 ;
  wire \tmp_93_reg_1258_reg[7]_i_11_1 ;
  wire \tmp_93_reg_1258_reg[7]_i_11_2 ;
  wire \tmp_93_reg_1258_reg[7]_i_11_3 ;
  wire \tmp_93_reg_1258_reg[7]_i_11_n_10 ;
  wire \tmp_93_reg_1258_reg[7]_i_11_n_7 ;
  wire \tmp_93_reg_1258_reg[7]_i_11_n_8 ;
  wire \tmp_93_reg_1258_reg[7]_i_11_n_9 ;
  wire \tmp_93_reg_1258_reg[7]_i_9_n_10 ;
  wire [7:0]tmp_94_reg_1273;
  wire \tmp_94_reg_1273[3]_i_12_n_7 ;
  wire [0:0]\tmp_94_reg_1273[3]_i_9 ;
  wire \tmp_94_reg_1273[7]_i_14_n_7 ;
  wire \tmp_94_reg_1273[7]_i_15_n_7 ;
  wire \tmp_94_reg_1273[7]_i_16_n_7 ;
  wire \tmp_94_reg_1273[7]_i_17_n_7 ;
  wire \tmp_94_reg_1273[7]_i_18_n_7 ;
  wire \tmp_94_reg_1273[7]_i_19_n_7 ;
  wire \tmp_94_reg_1273[7]_i_20_n_7 ;
  wire \tmp_94_reg_1273[7]_i_21_n_7 ;
  wire \tmp_94_reg_1273[7]_i_22_n_7 ;
  wire \tmp_94_reg_1273[7]_i_23_n_7 ;
  wire \tmp_94_reg_1273[7]_i_24_n_7 ;
  wire \tmp_94_reg_1273[7]_i_25_n_7 ;
  wire \tmp_94_reg_1273[7]_i_26_n_7 ;
  wire \tmp_94_reg_1273[7]_i_27_n_7 ;
  wire \tmp_94_reg_1273[7]_i_28_n_7 ;
  wire \tmp_94_reg_1273[7]_i_29_n_7 ;
  wire [7:0]\tmp_94_reg_1273_reg[7]_0 ;
  wire \tmp_94_reg_1273_reg[7]_i_10_n_10 ;
  wire \tmp_94_reg_1273_reg[7]_i_11_0 ;
  wire \tmp_94_reg_1273_reg[7]_i_11_1 ;
  wire \tmp_94_reg_1273_reg[7]_i_11_2 ;
  wire \tmp_94_reg_1273_reg[7]_i_11_3 ;
  wire \tmp_94_reg_1273_reg[7]_i_11_n_10 ;
  wire \tmp_94_reg_1273_reg[7]_i_11_n_7 ;
  wire \tmp_94_reg_1273_reg[7]_i_11_n_8 ;
  wire \tmp_94_reg_1273_reg[7]_i_11_n_9 ;
  wire \tmp_94_reg_1273_reg[7]_i_9_n_10 ;
  wire [6:0]tmp_s_reg_1228;
  wire \tmp_s_reg_1228[3]_i_2_n_7 ;
  wire \tmp_s_reg_1228[3]_i_3_n_7 ;
  wire \tmp_s_reg_1228[3]_i_4_n_7 ;
  wire \tmp_s_reg_1228[3]_i_5_n_7 ;
  wire \tmp_s_reg_1228[3]_i_6_n_7 ;
  wire \tmp_s_reg_1228[3]_i_7_n_7 ;
  wire \tmp_s_reg_1228[3]_i_8_n_7 ;
  wire \tmp_s_reg_1228[3]_i_9_n_7 ;
  wire \tmp_s_reg_1228[6]_i_18_n_7 ;
  wire \tmp_s_reg_1228[6]_i_19_n_7 ;
  wire \tmp_s_reg_1228[6]_i_20_n_7 ;
  wire \tmp_s_reg_1228[6]_i_21_n_7 ;
  wire [0:0]\tmp_s_reg_1228[6]_i_3_0 ;
  wire \tmp_s_reg_1228[6]_i_3_n_7 ;
  wire \tmp_s_reg_1228_reg[3]_i_1_n_10 ;
  wire \tmp_s_reg_1228_reg[3]_i_1_n_11 ;
  wire \tmp_s_reg_1228_reg[3]_i_1_n_12 ;
  wire \tmp_s_reg_1228_reg[3]_i_1_n_13 ;
  wire \tmp_s_reg_1228_reg[3]_i_1_n_14 ;
  wire \tmp_s_reg_1228_reg[3]_i_1_n_7 ;
  wire \tmp_s_reg_1228_reg[3]_i_1_n_8 ;
  wire \tmp_s_reg_1228_reg[3]_i_1_n_9 ;
  wire [2:0]\tmp_s_reg_1228_reg[6]_0 ;
  wire \tmp_s_reg_1228_reg[6]_i_1_n_10 ;
  wire \tmp_s_reg_1228_reg[6]_i_1_n_13 ;
  wire \tmp_s_reg_1228_reg[6]_i_1_n_14 ;
  wire \tmp_s_reg_1228_reg[6]_i_1_n_9 ;
  wire \tmp_s_reg_1228_reg[6]_i_4 ;
  wire \tmp_s_reg_1228_reg[6]_i_9_n_10 ;
  wire \tmp_s_reg_1228_reg[6]_i_9_n_13 ;
  wire \tmp_s_reg_1228_reg[6]_i_9_n_14 ;
  wire \tmp_s_reg_1228_reg[6]_i_9_n_8 ;
  wire weights6_m_weights_V_1_ce0;
  wire [3:3]\NLW_indvar_flatten5_reg_195_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_reg_206_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_reg_206_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_0_V_3_fu_114_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_1_V_3_fu_118_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_2_V_3_fu_122_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_3_V_3_fu_126_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_20_1_reg_1293_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_20_2_reg_1298_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_20_3_reg_1303_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_7_reg_1288_reg[7]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_tmp_340_reg_1233_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_343_reg_1248_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_346_reg_1263_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_349_reg_1278_reg[0]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_70_reg_1189_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_DBITERR_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_SBITERR_UNCONNECTED;
  wire [31:7]NLW_tmp_70_reg_1189_reg_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_70_reg_1189_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_70_reg_1189_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_70_reg_1189_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_70_reg_1189_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_70_reg_1189_reg_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_rep_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_rep_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_rep_DBITERR_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_rep_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_rep_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_rep_SBITERR_UNCONNECTED;
  wire [31:6]NLW_tmp_70_reg_1189_reg_rep_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_70_reg_1189_reg_rep_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_70_reg_1189_reg_rep_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_70_reg_1189_reg_rep_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_70_reg_1189_reg_rep_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_70_reg_1189_reg_rep_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_rep__0_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_rep__0_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_rep__0_DBITERR_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_rep__0_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_rep__0_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_rep__0_SBITERR_UNCONNECTED;
  wire [31:7]NLW_tmp_70_reg_1189_reg_rep__0_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_70_reg_1189_reg_rep__0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_70_reg_1189_reg_rep__0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_70_reg_1189_reg_rep__0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_70_reg_1189_reg_rep__0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_70_reg_1189_reg_rep__0_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_rep__1_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_rep__1_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_rep__1_DBITERR_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_rep__1_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_rep__1_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_70_reg_1189_reg_rep__1_SBITERR_UNCONNECTED;
  wire [31:7]NLW_tmp_70_reg_1189_reg_rep__1_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_70_reg_1189_reg_rep__1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_70_reg_1189_reg_rep__1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_70_reg_1189_reg_rep__1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_70_reg_1189_reg_rep__1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_70_reg_1189_reg_rep__1_RDADDRECC_UNCONNECTED;
  wire [3:1]NLW_tmp_70_reg_1189_reg_rep_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_70_reg_1189_reg_rep_i_3_O_UNCONNECTED;
  wire [3:1]\NLW_tmp_92_reg_1243_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_92_reg_1243_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_92_reg_1243_reg[7]_i_13_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_92_reg_1243_reg[7]_i_13_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_93_reg_1258_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_93_reg_1258_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_93_reg_1258_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_93_reg_1258_reg[7]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_94_reg_1273_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_94_reg_1273_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_94_reg_1273_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_94_reg_1273_reg[7]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_s_reg_1228_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_s_reg_1228_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_s_reg_1228_reg[6]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_s_reg_1228_reg[6]_i_9_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8080808080008080)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(cnv_29PRL_V_V_full_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_7),
        .I2(tmp_82_reg_1194_pp0_iter3_reg),
        .I3(\exitcond_flatten5_reg_1167_pp0_iter1_reg_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_28_V_V_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h2333233323333333)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_7_[1] ),
        .I2(Q[0]),
        .I3(Conv1DMac_new398_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_Relu1D399_U0_full_n),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAFFEFAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(\ap_CS_fsm[1]_i_2__3_n_7 ),
        .I1(\ap_CS_fsm[2]_i_3__1_n_7 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\ap_CS_fsm[2]_i_2__1_n_7 ),
        .I5(\ap_CS_fsm_reg_n_7_[1] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFEAA0000)) 
    \ap_CS_fsm[1]_i_2__3 
       (.I0(\ap_CS_fsm_reg_n_7_[1] ),
        .I1(start_for_Relu1D399_U0_full_n),
        .I2(start_once_reg),
        .I3(Conv1DMac_new398_U0_ap_start),
        .I4(Q[0]),
        .O(\ap_CS_fsm[1]_i_2__3_n_7 ));
  LUT5 #(
    .INIT(32'h88888A88)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(\ap_CS_fsm_reg_n_7_[1] ),
        .I1(\ap_CS_fsm[2]_i_2__1_n_7 ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[2]_i_3__1_n_7 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_7),
        .I2(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm[2]_i_2__1_n_7 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(exitcond_flatten5_fu_271_p2),
        .O(\ap_CS_fsm[2]_i_3__1_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_7_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8A8A008A8A8A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\macRegisters_0_V_3_fu_114[7]_i_4_n_7 ),
        .I3(exitcond_flatten5_fu_271_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\ap_CS_fsm_reg_n_7_[1] ),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8A800000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[2]_i_3__1_n_7 ),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_7),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_7),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h88A000A0)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_7),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\macRegisters_0_V_3_fu_114[7]_i_4_n_7 ),
        .O(ap_enable_reg_pp0_iter4_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_7),
        .Q(ap_enable_reg_pp0_iter4_reg_n_7),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond_flatten5_reg_1167[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_7_[1] ),
        .I1(ap_block_pp0_stage0_subdone),
        .O(exitcond_flatten5_reg_11670));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \exitcond_flatten5_reg_1167[0]_i_2 
       (.I0(\exitcond_flatten5_reg_1167[0]_i_4_n_7 ),
        .I1(\exitcond_flatten5_reg_1167[0]_i_5_n_7 ),
        .I2(indvar_flatten5_reg_195_reg[16]),
        .I3(indvar_flatten5_reg_195_reg[17]),
        .I4(indvar_flatten5_reg_195_reg[18]),
        .I5(indvar_flatten5_reg_195_reg[19]),
        .O(exitcond_flatten5_fu_271_p2));
  LUT6 #(
    .INIT(64'h04FF040404040404)) 
    \exitcond_flatten5_reg_1167[0]_i_3 
       (.I0(cnv_28_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten5_reg_1167_pp0_iter1_reg_reg_n_7_[0] ),
        .I3(cnv_29PRL_V_V_full_n),
        .I4(tmp_82_reg_1194_pp0_iter3_reg),
        .I5(ap_enable_reg_pp0_iter4_reg_n_7),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \exitcond_flatten5_reg_1167[0]_i_4 
       (.I0(\exitcond_flatten5_reg_1167[0]_i_6_n_7 ),
        .I1(indvar_flatten5_reg_195_reg[2]),
        .I2(indvar_flatten5_reg_195_reg[1]),
        .I3(indvar_flatten5_reg_195_reg[4]),
        .I4(indvar_flatten5_reg_195_reg[3]),
        .I5(\exitcond_flatten5_reg_1167[0]_i_7_n_7 ),
        .O(\exitcond_flatten5_reg_1167[0]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \exitcond_flatten5_reg_1167[0]_i_5 
       (.I0(indvar_flatten5_reg_195_reg[20]),
        .I1(indvar_flatten5_reg_195_reg[21]),
        .I2(indvar_flatten5_reg_195_reg[0]),
        .I3(indvar_flatten5_reg_195_reg[22]),
        .O(\exitcond_flatten5_reg_1167[0]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten5_reg_1167[0]_i_6 
       (.I0(indvar_flatten5_reg_195_reg[8]),
        .I1(indvar_flatten5_reg_195_reg[7]),
        .I2(indvar_flatten5_reg_195_reg[6]),
        .I3(indvar_flatten5_reg_195_reg[5]),
        .O(\exitcond_flatten5_reg_1167[0]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \exitcond_flatten5_reg_1167[0]_i_7 
       (.I0(indvar_flatten5_reg_195_reg[13]),
        .I1(indvar_flatten5_reg_195_reg[14]),
        .I2(indvar_flatten5_reg_195_reg[23]),
        .I3(indvar_flatten5_reg_195_reg[15]),
        .I4(\exitcond_flatten5_reg_1167[0]_i_8_n_7 ),
        .O(\exitcond_flatten5_reg_1167[0]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten5_reg_1167[0]_i_8 
       (.I0(indvar_flatten5_reg_195_reg[12]),
        .I1(indvar_flatten5_reg_195_reg[11]),
        .I2(indvar_flatten5_reg_195_reg[10]),
        .I3(indvar_flatten5_reg_195_reg[9]),
        .O(\exitcond_flatten5_reg_1167[0]_i_8_n_7 ));
  FDRE \exitcond_flatten5_reg_1167_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten5_reg_11670),
        .D(exitcond_flatten5_reg_1167),
        .Q(\exitcond_flatten5_reg_1167_pp0_iter1_reg_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \exitcond_flatten5_reg_1167_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten5_reg_11670),
        .D(exitcond_flatten5_fu_271_p2),
        .Q(exitcond_flatten5_reg_1167),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten5_reg_195[0]_i_2 
       (.I0(indvar_flatten5_reg_195_reg[0]),
        .O(\indvar_flatten5_reg_195[0]_i_2_n_7 ));
  FDRE \indvar_flatten5_reg_195_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten5_reg_195_reg[0]),
        .R(clear));
  CARRY4 \indvar_flatten5_reg_195_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten5_reg_195_reg[0]_i_1_n_7 ,\indvar_flatten5_reg_195_reg[0]_i_1_n_8 ,\indvar_flatten5_reg_195_reg[0]_i_1_n_9 ,\indvar_flatten5_reg_195_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten5_reg_195_reg[0]_i_1_n_11 ,\indvar_flatten5_reg_195_reg[0]_i_1_n_12 ,\indvar_flatten5_reg_195_reg[0]_i_1_n_13 ,\indvar_flatten5_reg_195_reg[0]_i_1_n_14 }),
        .S({indvar_flatten5_reg_195_reg[3:1],\indvar_flatten5_reg_195[0]_i_2_n_7 }));
  FDRE \indvar_flatten5_reg_195_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten5_reg_195_reg[10]),
        .R(clear));
  FDRE \indvar_flatten5_reg_195_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten5_reg_195_reg[11]),
        .R(clear));
  FDRE \indvar_flatten5_reg_195_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[12]_i_1_n_14 ),
        .Q(indvar_flatten5_reg_195_reg[12]),
        .R(clear));
  CARRY4 \indvar_flatten5_reg_195_reg[12]_i_1 
       (.CI(\indvar_flatten5_reg_195_reg[8]_i_1_n_7 ),
        .CO({\indvar_flatten5_reg_195_reg[12]_i_1_n_7 ,\indvar_flatten5_reg_195_reg[12]_i_1_n_8 ,\indvar_flatten5_reg_195_reg[12]_i_1_n_9 ,\indvar_flatten5_reg_195_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten5_reg_195_reg[12]_i_1_n_11 ,\indvar_flatten5_reg_195_reg[12]_i_1_n_12 ,\indvar_flatten5_reg_195_reg[12]_i_1_n_13 ,\indvar_flatten5_reg_195_reg[12]_i_1_n_14 }),
        .S(indvar_flatten5_reg_195_reg[15:12]));
  FDRE \indvar_flatten5_reg_195_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten5_reg_195_reg[13]),
        .R(clear));
  FDRE \indvar_flatten5_reg_195_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[12]_i_1_n_12 ),
        .Q(indvar_flatten5_reg_195_reg[14]),
        .R(clear));
  FDRE \indvar_flatten5_reg_195_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten5_reg_195_reg[15]),
        .R(clear));
  FDRE \indvar_flatten5_reg_195_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten5_reg_195_reg[16]),
        .R(clear));
  CARRY4 \indvar_flatten5_reg_195_reg[16]_i_1 
       (.CI(\indvar_flatten5_reg_195_reg[12]_i_1_n_7 ),
        .CO({\indvar_flatten5_reg_195_reg[16]_i_1_n_7 ,\indvar_flatten5_reg_195_reg[16]_i_1_n_8 ,\indvar_flatten5_reg_195_reg[16]_i_1_n_9 ,\indvar_flatten5_reg_195_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten5_reg_195_reg[16]_i_1_n_11 ,\indvar_flatten5_reg_195_reg[16]_i_1_n_12 ,\indvar_flatten5_reg_195_reg[16]_i_1_n_13 ,\indvar_flatten5_reg_195_reg[16]_i_1_n_14 }),
        .S(indvar_flatten5_reg_195_reg[19:16]));
  FDRE \indvar_flatten5_reg_195_reg[17] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten5_reg_195_reg[17]),
        .R(clear));
  FDRE \indvar_flatten5_reg_195_reg[18] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[16]_i_1_n_12 ),
        .Q(indvar_flatten5_reg_195_reg[18]),
        .R(clear));
  FDRE \indvar_flatten5_reg_195_reg[19] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[16]_i_1_n_11 ),
        .Q(indvar_flatten5_reg_195_reg[19]),
        .R(clear));
  FDRE \indvar_flatten5_reg_195_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten5_reg_195_reg[1]),
        .R(clear));
  FDRE \indvar_flatten5_reg_195_reg[20] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[20]_i_1_n_14 ),
        .Q(indvar_flatten5_reg_195_reg[20]),
        .R(clear));
  CARRY4 \indvar_flatten5_reg_195_reg[20]_i_1 
       (.CI(\indvar_flatten5_reg_195_reg[16]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten5_reg_195_reg[20]_i_1_CO_UNCONNECTED [3],\indvar_flatten5_reg_195_reg[20]_i_1_n_8 ,\indvar_flatten5_reg_195_reg[20]_i_1_n_9 ,\indvar_flatten5_reg_195_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten5_reg_195_reg[20]_i_1_n_11 ,\indvar_flatten5_reg_195_reg[20]_i_1_n_12 ,\indvar_flatten5_reg_195_reg[20]_i_1_n_13 ,\indvar_flatten5_reg_195_reg[20]_i_1_n_14 }),
        .S(indvar_flatten5_reg_195_reg[23:20]));
  FDRE \indvar_flatten5_reg_195_reg[21] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[20]_i_1_n_13 ),
        .Q(indvar_flatten5_reg_195_reg[21]),
        .R(clear));
  FDRE \indvar_flatten5_reg_195_reg[22] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[20]_i_1_n_12 ),
        .Q(indvar_flatten5_reg_195_reg[22]),
        .R(clear));
  FDRE \indvar_flatten5_reg_195_reg[23] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[20]_i_1_n_11 ),
        .Q(indvar_flatten5_reg_195_reg[23]),
        .R(clear));
  FDRE \indvar_flatten5_reg_195_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten5_reg_195_reg[2]),
        .R(clear));
  FDRE \indvar_flatten5_reg_195_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten5_reg_195_reg[3]),
        .R(clear));
  FDRE \indvar_flatten5_reg_195_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten5_reg_195_reg[4]),
        .R(clear));
  CARRY4 \indvar_flatten5_reg_195_reg[4]_i_1 
       (.CI(\indvar_flatten5_reg_195_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten5_reg_195_reg[4]_i_1_n_7 ,\indvar_flatten5_reg_195_reg[4]_i_1_n_8 ,\indvar_flatten5_reg_195_reg[4]_i_1_n_9 ,\indvar_flatten5_reg_195_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten5_reg_195_reg[4]_i_1_n_11 ,\indvar_flatten5_reg_195_reg[4]_i_1_n_12 ,\indvar_flatten5_reg_195_reg[4]_i_1_n_13 ,\indvar_flatten5_reg_195_reg[4]_i_1_n_14 }),
        .S(indvar_flatten5_reg_195_reg[7:4]));
  FDRE \indvar_flatten5_reg_195_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten5_reg_195_reg[5]),
        .R(clear));
  FDRE \indvar_flatten5_reg_195_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten5_reg_195_reg[6]),
        .R(clear));
  FDRE \indvar_flatten5_reg_195_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten5_reg_195_reg[7]),
        .R(clear));
  FDRE \indvar_flatten5_reg_195_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten5_reg_195_reg[8]),
        .R(clear));
  CARRY4 \indvar_flatten5_reg_195_reg[8]_i_1 
       (.CI(\indvar_flatten5_reg_195_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten5_reg_195_reg[8]_i_1_n_7 ,\indvar_flatten5_reg_195_reg[8]_i_1_n_8 ,\indvar_flatten5_reg_195_reg[8]_i_1_n_9 ,\indvar_flatten5_reg_195_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten5_reg_195_reg[8]_i_1_n_11 ,\indvar_flatten5_reg_195_reg[8]_i_1_n_12 ,\indvar_flatten5_reg_195_reg[8]_i_1_n_13 ,\indvar_flatten5_reg_195_reg[8]_i_1_n_14 }),
        .S(indvar_flatten5_reg_195_reg[11:8]));
  FDRE \indvar_flatten5_reg_195_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten5_reg_195_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten5_reg_195_reg[9]),
        .R(clear));
  LUT2 #(
    .INIT(4'hE)) 
    \indvar_flatten_reg_206[0]_i_2 
       (.I0(exitcond_flatten_fu_283_p2),
        .I1(indvar_flatten_reg_206_reg[0]),
        .O(\indvar_flatten_reg_206[0]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_206[0]_i_3 
       (.I0(indvar_flatten_reg_206_reg[3]),
        .I1(exitcond_flatten_fu_283_p2),
        .O(\indvar_flatten_reg_206[0]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_206[0]_i_4 
       (.I0(indvar_flatten_reg_206_reg[2]),
        .I1(exitcond_flatten_fu_283_p2),
        .O(\indvar_flatten_reg_206[0]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_206[0]_i_5 
       (.I0(indvar_flatten_reg_206_reg[1]),
        .I1(exitcond_flatten_fu_283_p2),
        .O(\indvar_flatten_reg_206[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'hD)) 
    \indvar_flatten_reg_206[0]_i_6 
       (.I0(indvar_flatten_reg_206_reg[0]),
        .I1(exitcond_flatten_fu_283_p2),
        .O(\indvar_flatten_reg_206[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_206[12]_i_2 
       (.I0(indvar_flatten_reg_206_reg[13]),
        .I1(exitcond_flatten_fu_283_p2),
        .O(\indvar_flatten_reg_206[12]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_206[12]_i_3 
       (.I0(indvar_flatten_reg_206_reg[12]),
        .I1(exitcond_flatten_fu_283_p2),
        .O(\indvar_flatten_reg_206[12]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_206[4]_i_2 
       (.I0(indvar_flatten_reg_206_reg[7]),
        .I1(exitcond_flatten_fu_283_p2),
        .O(\indvar_flatten_reg_206[4]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_206[4]_i_3 
       (.I0(indvar_flatten_reg_206_reg[6]),
        .I1(exitcond_flatten_fu_283_p2),
        .O(\indvar_flatten_reg_206[4]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_206[4]_i_4 
       (.I0(indvar_flatten_reg_206_reg[5]),
        .I1(exitcond_flatten_fu_283_p2),
        .O(\indvar_flatten_reg_206[4]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_206[4]_i_5 
       (.I0(indvar_flatten_reg_206_reg[4]),
        .I1(exitcond_flatten_fu_283_p2),
        .O(\indvar_flatten_reg_206[4]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_206[8]_i_2 
       (.I0(indvar_flatten_reg_206_reg[11]),
        .I1(exitcond_flatten_fu_283_p2),
        .O(\indvar_flatten_reg_206[8]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_206[8]_i_3 
       (.I0(indvar_flatten_reg_206_reg[10]),
        .I1(exitcond_flatten_fu_283_p2),
        .O(\indvar_flatten_reg_206[8]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_206[8]_i_4 
       (.I0(indvar_flatten_reg_206_reg[9]),
        .I1(exitcond_flatten_fu_283_p2),
        .O(\indvar_flatten_reg_206[8]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_206[8]_i_5 
       (.I0(indvar_flatten_reg_206_reg[8]),
        .I1(exitcond_flatten_fu_283_p2),
        .O(\indvar_flatten_reg_206[8]_i_5_n_7 ));
  FDRE \indvar_flatten_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_206_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten_reg_206_reg[0]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_206_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_206_reg[0]_i_1_n_7 ,\indvar_flatten_reg_206_reg[0]_i_1_n_8 ,\indvar_flatten_reg_206_reg[0]_i_1_n_9 ,\indvar_flatten_reg_206_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\indvar_flatten_reg_206[0]_i_2_n_7 }),
        .O({\indvar_flatten_reg_206_reg[0]_i_1_n_11 ,\indvar_flatten_reg_206_reg[0]_i_1_n_12 ,\indvar_flatten_reg_206_reg[0]_i_1_n_13 ,\indvar_flatten_reg_206_reg[0]_i_1_n_14 }),
        .S({\indvar_flatten_reg_206[0]_i_3_n_7 ,\indvar_flatten_reg_206[0]_i_4_n_7 ,\indvar_flatten_reg_206[0]_i_5_n_7 ,\indvar_flatten_reg_206[0]_i_6_n_7 }));
  FDRE \indvar_flatten_reg_206_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_206_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_206_reg[10]),
        .R(clear));
  FDRE \indvar_flatten_reg_206_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_206_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_206_reg[11]),
        .R(clear));
  FDRE \indvar_flatten_reg_206_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_206_reg[12]_i_1_n_14 ),
        .Q(indvar_flatten_reg_206_reg[12]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_206_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_206_reg[8]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten_reg_206_reg[12]_i_1_CO_UNCONNECTED [3:1],\indvar_flatten_reg_206_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_206_reg[12]_i_1_O_UNCONNECTED [3:2],\indvar_flatten_reg_206_reg[12]_i_1_n_13 ,\indvar_flatten_reg_206_reg[12]_i_1_n_14 }),
        .S({1'b0,1'b0,\indvar_flatten_reg_206[12]_i_2_n_7 ,\indvar_flatten_reg_206[12]_i_3_n_7 }));
  FDRE \indvar_flatten_reg_206_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_206_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten_reg_206_reg[13]),
        .R(clear));
  FDRE \indvar_flatten_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_206_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten_reg_206_reg[1]),
        .R(clear));
  FDRE \indvar_flatten_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_206_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten_reg_206_reg[2]),
        .R(clear));
  FDRE \indvar_flatten_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_206_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten_reg_206_reg[3]),
        .R(clear));
  FDRE \indvar_flatten_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_206_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten_reg_206_reg[4]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_206_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_206_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten_reg_206_reg[4]_i_1_n_7 ,\indvar_flatten_reg_206_reg[4]_i_1_n_8 ,\indvar_flatten_reg_206_reg[4]_i_1_n_9 ,\indvar_flatten_reg_206_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_206_reg[4]_i_1_n_11 ,\indvar_flatten_reg_206_reg[4]_i_1_n_12 ,\indvar_flatten_reg_206_reg[4]_i_1_n_13 ,\indvar_flatten_reg_206_reg[4]_i_1_n_14 }),
        .S({\indvar_flatten_reg_206[4]_i_2_n_7 ,\indvar_flatten_reg_206[4]_i_3_n_7 ,\indvar_flatten_reg_206[4]_i_4_n_7 ,\indvar_flatten_reg_206[4]_i_5_n_7 }));
  FDRE \indvar_flatten_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_206_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten_reg_206_reg[5]),
        .R(clear));
  FDRE \indvar_flatten_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_206_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten_reg_206_reg[6]),
        .R(clear));
  FDRE \indvar_flatten_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_206_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten_reg_206_reg[7]),
        .R(clear));
  FDRE \indvar_flatten_reg_206_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_206_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_206_reg[8]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_206_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_206_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten_reg_206_reg[8]_i_1_n_7 ,\indvar_flatten_reg_206_reg[8]_i_1_n_8 ,\indvar_flatten_reg_206_reg[8]_i_1_n_9 ,\indvar_flatten_reg_206_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_206_reg[8]_i_1_n_11 ,\indvar_flatten_reg_206_reg[8]_i_1_n_12 ,\indvar_flatten_reg_206_reg[8]_i_1_n_13 ,\indvar_flatten_reg_206_reg[8]_i_1_n_14 }),
        .S({\indvar_flatten_reg_206[8]_i_2_n_7 ,\indvar_flatten_reg_206[8]_i_3_n_7 ,\indvar_flatten_reg_206[8]_i_4_n_7 ,\indvar_flatten_reg_206[8]_i_5_n_7 }));
  FDRE \indvar_flatten_reg_206_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_206_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_206_reg[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'hFFDF00200020FFDF)) 
    \mOutPtr[0]_i_1__3 
       (.I0(cnv_28_V_V_empty_n),
        .I1(\exitcond_flatten5_reg_1167_pp0_iter1_reg_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__26 
       (.I0(start_once_reg),
        .I1(Conv1DMac_new398_U0_ap_start),
        .I2(start_for_Relu1D399_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \mOutPtr[1]_i_2__3 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten5_reg_1167_pp0_iter1_reg_reg_n_7_[0] ),
        .I3(cnv_28_V_V_empty_n),
        .I4(\mOutPtr_reg[0] ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h04FFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__4 
       (.I0(cnv_28_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten5_reg_1167_pp0_iter1_reg_reg_n_7_[0] ),
        .I3(tmp_82_reg_1194_pp0_iter3_reg),
        .I4(ap_enable_reg_pp0_iter4_reg_n_7),
        .I5(cnv_29PRL_V_V_full_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h0000FFDF)) 
    \mOutPtr[1]_i_3__6 
       (.I0(cnv_28_V_V_empty_n),
        .I1(\exitcond_flatten5_reg_1167_pp0_iter1_reg_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\mOutPtr_reg[0] ),
        .O(internal_empty_n_reg_1));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_3_fu_114[3]_i_2 
       (.I0(tmp_s_reg_1228[3]),
        .I1(\macRegisters_0_V_3_fu_114_reg_n_7_[3] ),
        .O(\macRegisters_0_V_3_fu_114[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_3_fu_114[3]_i_3 
       (.I0(tmp_s_reg_1228[2]),
        .I1(\macRegisters_0_V_3_fu_114_reg_n_7_[2] ),
        .O(\macRegisters_0_V_3_fu_114[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_3_fu_114[3]_i_4 
       (.I0(tmp_s_reg_1228[1]),
        .I1(\macRegisters_0_V_3_fu_114_reg_n_7_[1] ),
        .O(\macRegisters_0_V_3_fu_114[3]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_0_V_3_fu_114[3]_i_5 
       (.I0(tmp_s_reg_1228[0]),
        .I1(tmp_76_reg_1238),
        .I2(tmp_340_reg_1233),
        .O(\macRegisters_0_V_3_fu_114[3]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h7545)) 
    \macRegisters_0_V_3_fu_114[7]_i_1 
       (.I0(\macRegisters_0_V_3_fu_114[7]_i_4_n_7 ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(tmp_82_reg_1194_pp0_iter2_reg),
        .O(macRegisters_0_V_3_fu_114));
  LUT3 #(
    .INIT(8'h02)) 
    \macRegisters_0_V_3_fu_114[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(tmp_82_reg_1194_pp0_iter2_reg),
        .O(macRegisters_0_V_3_fu_1140));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \macRegisters_0_V_3_fu_114[7]_i_4 
       (.I0(Q[0]),
        .I1(Conv1DMac_new398_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_Relu1D399_U0_full_n),
        .O(\macRegisters_0_V_3_fu_114[7]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \macRegisters_0_V_3_fu_114[7]_i_5 
       (.I0(\macRegisters_0_V_3_fu_114_reg_n_7_[6] ),
        .O(\macRegisters_0_V_3_fu_114[7]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \macRegisters_0_V_3_fu_114[7]_i_6 
       (.I0(\macRegisters_0_V_3_fu_114_reg_n_7_[6] ),
        .I1(\macRegisters_0_V_3_fu_114_reg_n_7_[7] ),
        .O(\macRegisters_0_V_3_fu_114[7]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_3_fu_114[7]_i_7 
       (.I0(\macRegisters_0_V_3_fu_114_reg_n_7_[6] ),
        .I1(tmp_s_reg_1228[6]),
        .O(\macRegisters_0_V_3_fu_114[7]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_3_fu_114[7]_i_8 
       (.I0(tmp_s_reg_1228[5]),
        .I1(\macRegisters_0_V_3_fu_114_reg_n_7_[5] ),
        .O(\macRegisters_0_V_3_fu_114[7]_i_8_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_3_fu_114[7]_i_9 
       (.I0(tmp_s_reg_1228[4]),
        .I1(\macRegisters_0_V_3_fu_114_reg_n_7_[4] ),
        .O(\macRegisters_0_V_3_fu_114[7]_i_9_n_7 ));
  FDRE \macRegisters_0_V_3_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_0_V_fu_747_p2[0]),
        .Q(\macRegisters_0_V_3_fu_114_reg_n_7_[0] ),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_0_V_3_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_0_V_fu_747_p2[1]),
        .Q(\macRegisters_0_V_3_fu_114_reg_n_7_[1] ),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_0_V_3_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_0_V_fu_747_p2[2]),
        .Q(\macRegisters_0_V_3_fu_114_reg_n_7_[2] ),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_0_V_3_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_0_V_fu_747_p2[3]),
        .Q(\macRegisters_0_V_3_fu_114_reg_n_7_[3] ),
        .R(macRegisters_0_V_3_fu_114));
  CARRY4 \macRegisters_0_V_3_fu_114_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_0_V_3_fu_114_reg[3]_i_1_n_7 ,\macRegisters_0_V_3_fu_114_reg[3]_i_1_n_8 ,\macRegisters_0_V_3_fu_114_reg[3]_i_1_n_9 ,\macRegisters_0_V_3_fu_114_reg[3]_i_1_n_10 }),
        .CYINIT(\macRegisters_0_V_3_fu_114_reg_n_7_[0] ),
        .DI(tmp_s_reg_1228[3:0]),
        .O(macRegisters_0_V_fu_747_p2[3:0]),
        .S({\macRegisters_0_V_3_fu_114[3]_i_2_n_7 ,\macRegisters_0_V_3_fu_114[3]_i_3_n_7 ,\macRegisters_0_V_3_fu_114[3]_i_4_n_7 ,\macRegisters_0_V_3_fu_114[3]_i_5_n_7 }));
  FDRE \macRegisters_0_V_3_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_0_V_fu_747_p2[4]),
        .Q(\macRegisters_0_V_3_fu_114_reg_n_7_[4] ),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_0_V_3_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_0_V_fu_747_p2[5]),
        .Q(\macRegisters_0_V_3_fu_114_reg_n_7_[5] ),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_0_V_3_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_0_V_fu_747_p2[6]),
        .Q(\macRegisters_0_V_3_fu_114_reg_n_7_[6] ),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_0_V_3_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_0_V_fu_747_p2[7]),
        .Q(\macRegisters_0_V_3_fu_114_reg_n_7_[7] ),
        .R(macRegisters_0_V_3_fu_114));
  CARRY4 \macRegisters_0_V_3_fu_114_reg[7]_i_3 
       (.CI(\macRegisters_0_V_3_fu_114_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_0_V_3_fu_114_reg[7]_i_3_CO_UNCONNECTED [3],\macRegisters_0_V_3_fu_114_reg[7]_i_3_n_8 ,\macRegisters_0_V_3_fu_114_reg[7]_i_3_n_9 ,\macRegisters_0_V_3_fu_114_reg[7]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\macRegisters_0_V_3_fu_114[7]_i_5_n_7 ,tmp_s_reg_1228[5:4]}),
        .O(macRegisters_0_V_fu_747_p2[7:4]),
        .S({\macRegisters_0_V_3_fu_114[7]_i_6_n_7 ,\macRegisters_0_V_3_fu_114[7]_i_7_n_7 ,\macRegisters_0_V_3_fu_114[7]_i_8_n_7 ,\macRegisters_0_V_3_fu_114[7]_i_9_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_3_fu_118[3]_i_2 
       (.I0(tmp_92_reg_1243[3]),
        .I1(macRegisters_1_V_3_fu_118[3]),
        .O(\macRegisters_1_V_3_fu_118[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_3_fu_118[3]_i_3 
       (.I0(tmp_92_reg_1243[2]),
        .I1(macRegisters_1_V_3_fu_118[2]),
        .O(\macRegisters_1_V_3_fu_118[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_3_fu_118[3]_i_4 
       (.I0(tmp_92_reg_1243[1]),
        .I1(macRegisters_1_V_3_fu_118[1]),
        .O(\macRegisters_1_V_3_fu_118[3]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_1_V_3_fu_118[3]_i_5 
       (.I0(tmp_92_reg_1243[0]),
        .I1(tmp_343_reg_1248),
        .I2(tmp_203_1_reg_1253),
        .O(\macRegisters_1_V_3_fu_118[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_3_fu_118[7]_i_2 
       (.I0(tmp_92_reg_1243[7]),
        .I1(macRegisters_1_V_3_fu_118[7]),
        .O(\macRegisters_1_V_3_fu_118[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_3_fu_118[7]_i_3 
       (.I0(tmp_92_reg_1243[6]),
        .I1(macRegisters_1_V_3_fu_118[6]),
        .O(\macRegisters_1_V_3_fu_118[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_3_fu_118[7]_i_4 
       (.I0(tmp_92_reg_1243[5]),
        .I1(macRegisters_1_V_3_fu_118[5]),
        .O(\macRegisters_1_V_3_fu_118[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_3_fu_118[7]_i_5 
       (.I0(tmp_92_reg_1243[4]),
        .I1(macRegisters_1_V_3_fu_118[4]),
        .O(\macRegisters_1_V_3_fu_118[7]_i_5_n_7 ));
  FDRE \macRegisters_1_V_3_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_1_V_fu_767_p2[0]),
        .Q(macRegisters_1_V_3_fu_118[0]),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_1_V_3_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_1_V_fu_767_p2[1]),
        .Q(macRegisters_1_V_3_fu_118[1]),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_1_V_3_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_1_V_fu_767_p2[2]),
        .Q(macRegisters_1_V_3_fu_118[2]),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_1_V_3_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_1_V_fu_767_p2[3]),
        .Q(macRegisters_1_V_3_fu_118[3]),
        .R(macRegisters_0_V_3_fu_114));
  CARRY4 \macRegisters_1_V_3_fu_118_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_1_V_3_fu_118_reg[3]_i_1_n_7 ,\macRegisters_1_V_3_fu_118_reg[3]_i_1_n_8 ,\macRegisters_1_V_3_fu_118_reg[3]_i_1_n_9 ,\macRegisters_1_V_3_fu_118_reg[3]_i_1_n_10 }),
        .CYINIT(macRegisters_1_V_3_fu_118[0]),
        .DI(tmp_92_reg_1243[3:0]),
        .O(macRegisters_1_V_fu_767_p2[3:0]),
        .S({\macRegisters_1_V_3_fu_118[3]_i_2_n_7 ,\macRegisters_1_V_3_fu_118[3]_i_3_n_7 ,\macRegisters_1_V_3_fu_118[3]_i_4_n_7 ,\macRegisters_1_V_3_fu_118[3]_i_5_n_7 }));
  FDRE \macRegisters_1_V_3_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_1_V_fu_767_p2[4]),
        .Q(macRegisters_1_V_3_fu_118[4]),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_1_V_3_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_1_V_fu_767_p2[5]),
        .Q(macRegisters_1_V_3_fu_118[5]),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_1_V_3_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_1_V_fu_767_p2[6]),
        .Q(macRegisters_1_V_3_fu_118[6]),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_1_V_3_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_1_V_fu_767_p2[7]),
        .Q(macRegisters_1_V_3_fu_118[7]),
        .R(macRegisters_0_V_3_fu_114));
  CARRY4 \macRegisters_1_V_3_fu_118_reg[7]_i_1 
       (.CI(\macRegisters_1_V_3_fu_118_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_1_V_3_fu_118_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_1_V_3_fu_118_reg[7]_i_1_n_8 ,\macRegisters_1_V_3_fu_118_reg[7]_i_1_n_9 ,\macRegisters_1_V_3_fu_118_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_92_reg_1243[6:4]}),
        .O(macRegisters_1_V_fu_767_p2[7:4]),
        .S({\macRegisters_1_V_3_fu_118[7]_i_2_n_7 ,\macRegisters_1_V_3_fu_118[7]_i_3_n_7 ,\macRegisters_1_V_3_fu_118[7]_i_4_n_7 ,\macRegisters_1_V_3_fu_118[7]_i_5_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_3_fu_122[3]_i_2 
       (.I0(tmp_93_reg_1258[3]),
        .I1(macRegisters_2_V_3_fu_122[3]),
        .O(\macRegisters_2_V_3_fu_122[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_3_fu_122[3]_i_3 
       (.I0(tmp_93_reg_1258[2]),
        .I1(macRegisters_2_V_3_fu_122[2]),
        .O(\macRegisters_2_V_3_fu_122[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_3_fu_122[3]_i_4 
       (.I0(tmp_93_reg_1258[1]),
        .I1(macRegisters_2_V_3_fu_122[1]),
        .O(\macRegisters_2_V_3_fu_122[3]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_2_V_3_fu_122[3]_i_5 
       (.I0(tmp_93_reg_1258[0]),
        .I1(tmp_346_reg_1263),
        .I2(tmp_203_2_reg_1268),
        .O(\macRegisters_2_V_3_fu_122[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_3_fu_122[7]_i_2 
       (.I0(tmp_93_reg_1258[7]),
        .I1(macRegisters_2_V_3_fu_122[7]),
        .O(\macRegisters_2_V_3_fu_122[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_3_fu_122[7]_i_3 
       (.I0(tmp_93_reg_1258[6]),
        .I1(macRegisters_2_V_3_fu_122[6]),
        .O(\macRegisters_2_V_3_fu_122[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_3_fu_122[7]_i_4 
       (.I0(tmp_93_reg_1258[5]),
        .I1(macRegisters_2_V_3_fu_122[5]),
        .O(\macRegisters_2_V_3_fu_122[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_3_fu_122[7]_i_5 
       (.I0(tmp_93_reg_1258[4]),
        .I1(macRegisters_2_V_3_fu_122[4]),
        .O(\macRegisters_2_V_3_fu_122[7]_i_5_n_7 ));
  FDRE \macRegisters_2_V_3_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_2_V_fu_786_p2[0]),
        .Q(macRegisters_2_V_3_fu_122[0]),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_2_V_3_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_2_V_fu_786_p2[1]),
        .Q(macRegisters_2_V_3_fu_122[1]),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_2_V_3_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_2_V_fu_786_p2[2]),
        .Q(macRegisters_2_V_3_fu_122[2]),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_2_V_3_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_2_V_fu_786_p2[3]),
        .Q(macRegisters_2_V_3_fu_122[3]),
        .R(macRegisters_0_V_3_fu_114));
  CARRY4 \macRegisters_2_V_3_fu_122_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_2_V_3_fu_122_reg[3]_i_1_n_7 ,\macRegisters_2_V_3_fu_122_reg[3]_i_1_n_8 ,\macRegisters_2_V_3_fu_122_reg[3]_i_1_n_9 ,\macRegisters_2_V_3_fu_122_reg[3]_i_1_n_10 }),
        .CYINIT(macRegisters_2_V_3_fu_122[0]),
        .DI(tmp_93_reg_1258[3:0]),
        .O(macRegisters_2_V_fu_786_p2[3:0]),
        .S({\macRegisters_2_V_3_fu_122[3]_i_2_n_7 ,\macRegisters_2_V_3_fu_122[3]_i_3_n_7 ,\macRegisters_2_V_3_fu_122[3]_i_4_n_7 ,\macRegisters_2_V_3_fu_122[3]_i_5_n_7 }));
  FDRE \macRegisters_2_V_3_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_2_V_fu_786_p2[4]),
        .Q(macRegisters_2_V_3_fu_122[4]),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_2_V_3_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_2_V_fu_786_p2[5]),
        .Q(macRegisters_2_V_3_fu_122[5]),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_2_V_3_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_2_V_fu_786_p2[6]),
        .Q(macRegisters_2_V_3_fu_122[6]),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_2_V_3_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_2_V_fu_786_p2[7]),
        .Q(macRegisters_2_V_3_fu_122[7]),
        .R(macRegisters_0_V_3_fu_114));
  CARRY4 \macRegisters_2_V_3_fu_122_reg[7]_i_1 
       (.CI(\macRegisters_2_V_3_fu_122_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_2_V_3_fu_122_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_2_V_3_fu_122_reg[7]_i_1_n_8 ,\macRegisters_2_V_3_fu_122_reg[7]_i_1_n_9 ,\macRegisters_2_V_3_fu_122_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_93_reg_1258[6:4]}),
        .O(macRegisters_2_V_fu_786_p2[7:4]),
        .S({\macRegisters_2_V_3_fu_122[7]_i_2_n_7 ,\macRegisters_2_V_3_fu_122[7]_i_3_n_7 ,\macRegisters_2_V_3_fu_122[7]_i_4_n_7 ,\macRegisters_2_V_3_fu_122[7]_i_5_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_3_fu_126[3]_i_2 
       (.I0(tmp_94_reg_1273[3]),
        .I1(macRegisters_3_V_3_fu_126[3]),
        .O(\macRegisters_3_V_3_fu_126[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_3_fu_126[3]_i_3 
       (.I0(tmp_94_reg_1273[2]),
        .I1(macRegisters_3_V_3_fu_126[2]),
        .O(\macRegisters_3_V_3_fu_126[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_3_fu_126[3]_i_4 
       (.I0(tmp_94_reg_1273[1]),
        .I1(macRegisters_3_V_3_fu_126[1]),
        .O(\macRegisters_3_V_3_fu_126[3]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_3_V_3_fu_126[3]_i_5 
       (.I0(tmp_94_reg_1273[0]),
        .I1(tmp_349_reg_1278),
        .I2(tmp_203_3_reg_1283),
        .O(\macRegisters_3_V_3_fu_126[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_3_fu_126[7]_i_2 
       (.I0(tmp_94_reg_1273[7]),
        .I1(macRegisters_3_V_3_fu_126[7]),
        .O(\macRegisters_3_V_3_fu_126[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_3_fu_126[7]_i_3 
       (.I0(tmp_94_reg_1273[6]),
        .I1(macRegisters_3_V_3_fu_126[6]),
        .O(\macRegisters_3_V_3_fu_126[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_3_fu_126[7]_i_4 
       (.I0(tmp_94_reg_1273[5]),
        .I1(macRegisters_3_V_3_fu_126[5]),
        .O(\macRegisters_3_V_3_fu_126[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_3_fu_126[7]_i_5 
       (.I0(tmp_94_reg_1273[4]),
        .I1(macRegisters_3_V_3_fu_126[4]),
        .O(\macRegisters_3_V_3_fu_126[7]_i_5_n_7 ));
  FDRE \macRegisters_3_V_3_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_3_V_fu_805_p2[0]),
        .Q(macRegisters_3_V_3_fu_126[0]),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_3_V_3_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_3_V_fu_805_p2[1]),
        .Q(macRegisters_3_V_3_fu_126[1]),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_3_V_3_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_3_V_fu_805_p2[2]),
        .Q(macRegisters_3_V_3_fu_126[2]),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_3_V_3_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_3_V_fu_805_p2[3]),
        .Q(macRegisters_3_V_3_fu_126[3]),
        .R(macRegisters_0_V_3_fu_114));
  CARRY4 \macRegisters_3_V_3_fu_126_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_3_V_3_fu_126_reg[3]_i_1_n_7 ,\macRegisters_3_V_3_fu_126_reg[3]_i_1_n_8 ,\macRegisters_3_V_3_fu_126_reg[3]_i_1_n_9 ,\macRegisters_3_V_3_fu_126_reg[3]_i_1_n_10 }),
        .CYINIT(macRegisters_3_V_3_fu_126[0]),
        .DI(tmp_94_reg_1273[3:0]),
        .O(macRegisters_3_V_fu_805_p2[3:0]),
        .S({\macRegisters_3_V_3_fu_126[3]_i_2_n_7 ,\macRegisters_3_V_3_fu_126[3]_i_3_n_7 ,\macRegisters_3_V_3_fu_126[3]_i_4_n_7 ,\macRegisters_3_V_3_fu_126[3]_i_5_n_7 }));
  FDRE \macRegisters_3_V_3_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_3_V_fu_805_p2[4]),
        .Q(macRegisters_3_V_3_fu_126[4]),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_3_V_3_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_3_V_fu_805_p2[5]),
        .Q(macRegisters_3_V_3_fu_126[5]),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_3_V_3_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_3_V_fu_805_p2[6]),
        .Q(macRegisters_3_V_3_fu_126[6]),
        .R(macRegisters_0_V_3_fu_114));
  FDRE \macRegisters_3_V_3_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_3_fu_1140),
        .D(macRegisters_3_V_fu_805_p2[7]),
        .Q(macRegisters_3_V_3_fu_126[7]),
        .R(macRegisters_0_V_3_fu_114));
  CARRY4 \macRegisters_3_V_3_fu_126_reg[7]_i_1 
       (.CI(\macRegisters_3_V_3_fu_126_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_3_V_3_fu_126_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_3_V_3_fu_126_reg[7]_i_1_n_8 ,\macRegisters_3_V_3_fu_126_reg[7]_i_1_n_9 ,\macRegisters_3_V_3_fu_126_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_94_reg_1273[6:4]}),
        .O(macRegisters_3_V_fu_805_p2[7:4]),
        .S({\macRegisters_3_V_3_fu_126[7]_i_2_n_7 ,\macRegisters_3_V_3_fu_126[7]_i_3_n_7 ,\macRegisters_3_V_3_fu_126[7]_i_4_n_7 ,\macRegisters_3_V_3_fu_126[7]_i_5_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hA600)) 
    \nm_reg_217[0]_i_1 
       (.I0(p_0_in6_out),
        .I1(\nm_reg_217_reg_n_7_[0] ),
        .I2(exitcond_flatten_fu_283_p2),
        .I3(sel),
        .O(\nm_reg_217[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h006000C0)) 
    \nm_reg_217[1]_i_1 
       (.I0(\nm_reg_217_reg_n_7_[0] ),
        .I1(\nm_reg_217_reg_n_7_[1] ),
        .I2(sel),
        .I3(exitcond_flatten_fu_283_p2),
        .I4(p_0_in6_out),
        .O(\nm_reg_217[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h000078000000F000)) 
    \nm_reg_217[2]_i_1 
       (.I0(\nm_reg_217_reg_n_7_[1] ),
        .I1(\nm_reg_217_reg_n_7_[0] ),
        .I2(\nm_reg_217_reg_n_7_[2] ),
        .I3(sel),
        .I4(exitcond_flatten_fu_283_p2),
        .I5(p_0_in6_out),
        .O(\nm_reg_217[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \nm_reg_217[2]_i_2 
       (.I0(\nm_reg_217[2]_i_3_n_7 ),
        .I1(indvar_flatten_reg_206_reg[1]),
        .I2(indvar_flatten_reg_206_reg[0]),
        .I3(indvar_flatten_reg_206_reg[3]),
        .I4(indvar_flatten_reg_206_reg[2]),
        .I5(\nm_reg_217[2]_i_4_n_7 ),
        .O(exitcond_flatten_fu_283_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_217[2]_i_3 
       (.I0(indvar_flatten_reg_206_reg[7]),
        .I1(indvar_flatten_reg_206_reg[6]),
        .I2(indvar_flatten_reg_206_reg[5]),
        .I3(indvar_flatten_reg_206_reg[4]),
        .O(\nm_reg_217[2]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \nm_reg_217[2]_i_4 
       (.I0(indvar_flatten_reg_206_reg[8]),
        .I1(indvar_flatten_reg_206_reg[9]),
        .I2(indvar_flatten_reg_206_reg[10]),
        .I3(indvar_flatten_reg_206_reg[11]),
        .I4(indvar_flatten_reg_206_reg[13]),
        .I5(indvar_flatten_reg_206_reg[12]),
        .O(\nm_reg_217[2]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h8800F800)) 
    \nm_reg_217[3]_i_1 
       (.I0(\nm_reg_217[3]_i_2_n_7 ),
        .I1(p_0_in6_out),
        .I2(\nm_reg_217_reg_n_7_[3] ),
        .I3(sel),
        .I4(p_0_in1_out),
        .O(\nm_reg_217[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h12222222)) 
    \nm_reg_217[3]_i_2 
       (.I0(\nm_reg_217_reg_n_7_[3] ),
        .I1(exitcond_flatten_fu_283_p2),
        .I2(\nm_reg_217_reg_n_7_[1] ),
        .I3(\nm_reg_217_reg_n_7_[0] ),
        .I4(\nm_reg_217_reg_n_7_[2] ),
        .O(\nm_reg_217[3]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \nm_reg_217[4]_i_1 
       (.I0(sel),
        .I1(start_for_Relu1D399_U0_full_n),
        .I2(start_once_reg),
        .I3(Conv1DMac_new398_U0_ap_start),
        .I4(Q[0]),
        .O(\nm_reg_217[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h8800F800)) 
    \nm_reg_217[4]_i_2 
       (.I0(\nm_reg_217[4]_i_3_n_7 ),
        .I1(p_0_in6_out),
        .I2(\nm_reg_217_reg_n_7_[4] ),
        .I3(sel),
        .I4(p_0_in1_out),
        .O(\nm_reg_217[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \nm_reg_217[4]_i_3 
       (.I0(\nm_reg_217_reg_n_7_[2] ),
        .I1(\nm_reg_217_reg_n_7_[0] ),
        .I2(\nm_reg_217_reg_n_7_[1] ),
        .I3(exitcond_flatten_fu_283_p2),
        .I4(\nm_reg_217_reg_n_7_[3] ),
        .I5(\nm_reg_217_reg_n_7_[4] ),
        .O(\nm_reg_217[4]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \nm_reg_217[4]_i_4 
       (.I0(\nm_reg_217[4]_i_5_n_7 ),
        .I1(sf_reg_228[6]),
        .I2(sf_reg_228[7]),
        .I3(sf_reg_228[5]),
        .I4(sf_reg_228[4]),
        .I5(exitcond_flatten_fu_283_p2),
        .O(p_0_in6_out));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_217[4]_i_5 
       (.I0(sf_reg_228[1]),
        .I1(sf_reg_228[0]),
        .I2(sf_reg_228[3]),
        .I3(sf_reg_228[2]),
        .O(\nm_reg_217[4]_i_5_n_7 ));
  FDRE \nm_reg_217_reg[0] 
       (.C(ap_clk),
        .CE(\nm_reg_217[4]_i_1_n_7 ),
        .D(\nm_reg_217[0]_i_1_n_7 ),
        .Q(\nm_reg_217_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \nm_reg_217_reg[1] 
       (.C(ap_clk),
        .CE(\nm_reg_217[4]_i_1_n_7 ),
        .D(\nm_reg_217[1]_i_1_n_7 ),
        .Q(\nm_reg_217_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \nm_reg_217_reg[2] 
       (.C(ap_clk),
        .CE(\nm_reg_217[4]_i_1_n_7 ),
        .D(\nm_reg_217[2]_i_1_n_7 ),
        .Q(\nm_reg_217_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \nm_reg_217_reg[3] 
       (.C(ap_clk),
        .CE(\nm_reg_217[4]_i_1_n_7 ),
        .D(\nm_reg_217[3]_i_1_n_7 ),
        .Q(\nm_reg_217_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \nm_reg_217_reg[4] 
       (.C(ap_clk),
        .CE(\nm_reg_217[4]_i_1_n_7 ),
        .D(\nm_reg_217[4]_i_2_n_7 ),
        .Q(\nm_reg_217_reg_n_7_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \nm_t_mid2_reg_1176[0]_i_1 
       (.I0(exitcond_flatten_fu_283_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_217_reg_n_7_[0] ),
        .O(\nm_t_mid2_reg_1176[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \nm_t_mid2_reg_1176[1]_i_1 
       (.I0(exitcond_flatten_fu_283_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_217_reg_n_7_[0] ),
        .I3(\nm_reg_217_reg_n_7_[1] ),
        .O(\nm_t_mid2_reg_1176[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \nm_t_mid2_reg_1176[2]_i_1 
       (.I0(exitcond_flatten_fu_283_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_217_reg_n_7_[1] ),
        .I3(\nm_reg_217_reg_n_7_[0] ),
        .I4(\nm_reg_217_reg_n_7_[2] ),
        .O(\nm_t_mid2_reg_1176[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \nm_t_mid2_reg_1176[3]_i_1 
       (.I0(exitcond_flatten_fu_283_p2),
        .I1(p_0_in6_out),
        .I2(nm_t_mid2_fu_371_p3),
        .O(\nm_t_mid2_reg_1176[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h1555FFFF40000000)) 
    \nm_t_mid2_reg_1176[3]_i_2 
       (.I0(exitcond_flatten_fu_283_p2),
        .I1(\nm_reg_217_reg_n_7_[1] ),
        .I2(\nm_reg_217_reg_n_7_[0] ),
        .I3(\nm_reg_217_reg_n_7_[2] ),
        .I4(p_0_in6_out),
        .I5(\nm_reg_217_reg_n_7_[3] ),
        .O(nm_t_mid2_fu_371_p3));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hD1C0)) 
    \nm_t_mid2_reg_1176[4]_i_1 
       (.I0(exitcond_flatten_fu_283_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_217[4]_i_3_n_7 ),
        .I3(\nm_reg_217_reg_n_7_[4] ),
        .O(\nm_t_mid2_reg_1176[4]_i_1_n_7 ));
  FDRE \nm_t_mid2_reg_1176_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten5_reg_11670),
        .D(\nm_t_mid2_reg_1176_reg_n_7_[0] ),
        .Q(nm_t_mid2_reg_1176_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1176_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(exitcond_flatten5_reg_11670),
        .D(\nm_t_mid2_reg_1176_reg_n_7_[1] ),
        .Q(nm_t_mid2_reg_1176_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1176_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(exitcond_flatten5_reg_11670),
        .D(\nm_t_mid2_reg_1176_reg_n_7_[2] ),
        .Q(nm_t_mid2_reg_1176_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1176_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(exitcond_flatten5_reg_11670),
        .D(\nm_t_mid2_reg_1176_reg_n_7_[3] ),
        .Q(nm_t_mid2_reg_1176_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1176_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(exitcond_flatten5_reg_11670),
        .D(\nm_t_mid2_reg_1176_reg_n_7_[4] ),
        .Q(nm_t_mid2_reg_1176_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1176_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1176_pp0_iter1_reg[0]),
        .Q(p_1_in0),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1176_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1176_pp0_iter1_reg[1]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1176_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1176_pp0_iter1_reg[2]),
        .Q(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1176_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1176_pp0_iter1_reg[3]),
        .Q(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1176_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1176_pp0_iter1_reg[4]),
        .Q(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1176_reg[0] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_11760),
        .D(\nm_t_mid2_reg_1176[0]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1176_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1176_reg[1] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_11760),
        .D(\nm_t_mid2_reg_1176[1]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1176_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1176_reg[2] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_11760),
        .D(\nm_t_mid2_reg_1176[2]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1176_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1176_reg[3] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_11760),
        .D(\nm_t_mid2_reg_1176[3]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1176_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1176_reg[4] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_11760),
        .D(\nm_t_mid2_reg_1176[4]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1176_reg_n_7_[4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA9A69556A66AA696)) 
    \p_Val2_20_1_reg_1293[3]_i_2 
       (.I0(macRegisters_1_V_fu_767_p2[3]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I3(p_1_in0),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1293[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hA9A69556A66AA696)) 
    \p_Val2_20_1_reg_1293[3]_i_3 
       (.I0(macRegisters_1_V_fu_767_p2[2]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I3(p_1_in0),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1293[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hA9A69556A66AA696)) 
    \p_Val2_20_1_reg_1293[3]_i_4 
       (.I0(macRegisters_1_V_fu_767_p2[1]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I3(p_1_in0),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1293[3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAA999A56969AAA9A)) 
    \p_Val2_20_1_reg_1293[3]_i_5 
       (.I0(macRegisters_1_V_fu_767_p2[0]),
        .I1(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I2(p_1_in0),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I4(p_1_in),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1293[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hA9A69556A66AA696)) 
    \p_Val2_20_1_reg_1293[7]_i_2 
       (.I0(macRegisters_1_V_fu_767_p2[7]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I3(p_1_in0),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1293[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hA9A69556A66AA696)) 
    \p_Val2_20_1_reg_1293[7]_i_3 
       (.I0(macRegisters_1_V_fu_767_p2[6]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I3(p_1_in0),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1293[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hA9A69556A66AA696)) 
    \p_Val2_20_1_reg_1293[7]_i_4 
       (.I0(macRegisters_1_V_fu_767_p2[5]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I3(p_1_in0),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1293[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hA9A69556A66AA696)) 
    \p_Val2_20_1_reg_1293[7]_i_5 
       (.I0(macRegisters_1_V_fu_767_p2[4]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I3(p_1_in0),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1293[7]_i_5_n_7 ));
  FDRE \p_Val2_20_1_reg_1293_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_1_fu_974_p2[0]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [8]),
        .R(1'b0));
  FDRE \p_Val2_20_1_reg_1293_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_1_fu_974_p2[1]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [9]),
        .R(1'b0));
  FDRE \p_Val2_20_1_reg_1293_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_1_fu_974_p2[2]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [10]),
        .R(1'b0));
  FDRE \p_Val2_20_1_reg_1293_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_1_fu_974_p2[3]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [11]),
        .R(1'b0));
  CARRY4 \p_Val2_20_1_reg_1293_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_20_1_reg_1293_reg[3]_i_1_n_7 ,\p_Val2_20_1_reg_1293_reg[3]_i_1_n_8 ,\p_Val2_20_1_reg_1293_reg[3]_i_1_n_9 ,\p_Val2_20_1_reg_1293_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(macRegisters_1_V_fu_767_p2[3:0]),
        .O(p_Val2_20_1_fu_974_p2[3:0]),
        .S({\p_Val2_20_1_reg_1293[3]_i_2_n_7 ,\p_Val2_20_1_reg_1293[3]_i_3_n_7 ,\p_Val2_20_1_reg_1293[3]_i_4_n_7 ,\p_Val2_20_1_reg_1293[3]_i_5_n_7 }));
  FDRE \p_Val2_20_1_reg_1293_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_1_fu_974_p2[4]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [12]),
        .R(1'b0));
  FDRE \p_Val2_20_1_reg_1293_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_1_fu_974_p2[5]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [13]),
        .R(1'b0));
  FDRE \p_Val2_20_1_reg_1293_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_1_fu_974_p2[6]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [14]),
        .R(1'b0));
  FDRE \p_Val2_20_1_reg_1293_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_1_fu_974_p2[7]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [15]),
        .R(1'b0));
  CARRY4 \p_Val2_20_1_reg_1293_reg[7]_i_1 
       (.CI(\p_Val2_20_1_reg_1293_reg[3]_i_1_n_7 ),
        .CO({\NLW_p_Val2_20_1_reg_1293_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_20_1_reg_1293_reg[7]_i_1_n_8 ,\p_Val2_20_1_reg_1293_reg[7]_i_1_n_9 ,\p_Val2_20_1_reg_1293_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_1_V_fu_767_p2[6:4]}),
        .O(p_Val2_20_1_fu_974_p2[7:4]),
        .S({\p_Val2_20_1_reg_1293[7]_i_2_n_7 ,\p_Val2_20_1_reg_1293[7]_i_3_n_7 ,\p_Val2_20_1_reg_1293[7]_i_4_n_7 ,\p_Val2_20_1_reg_1293[7]_i_5_n_7 }));
  LUT6 #(
    .INIT(64'hAAAA6A9A6AA9A9AA)) 
    \p_Val2_20_2_reg_1298[3]_i_2 
       (.I0(macRegisters_2_V_fu_786_p2[3]),
        .I1(p_1_in0),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1298[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAAA6A9A6AA9A9AA)) 
    \p_Val2_20_2_reg_1298[3]_i_3 
       (.I0(macRegisters_2_V_fu_786_p2[2]),
        .I1(p_1_in0),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1298[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAAAA6A9A6AA9A9AA)) 
    \p_Val2_20_2_reg_1298[3]_i_4 
       (.I0(macRegisters_2_V_fu_786_p2[1]),
        .I1(p_1_in0),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1298[3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA6AA9A9AA)) 
    \p_Val2_20_2_reg_1298[3]_i_5 
       (.I0(macRegisters_2_V_fu_786_p2[0]),
        .I1(p_1_in0),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1298[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAAAA6A9A6AA9A9AA)) 
    \p_Val2_20_2_reg_1298[7]_i_2 
       (.I0(macRegisters_2_V_fu_786_p2[7]),
        .I1(p_1_in0),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1298[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAAA6A9A6AA9A9AA)) 
    \p_Val2_20_2_reg_1298[7]_i_3 
       (.I0(macRegisters_2_V_fu_786_p2[6]),
        .I1(p_1_in0),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1298[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAAAA6A9A6AA9A9AA)) 
    \p_Val2_20_2_reg_1298[7]_i_4 
       (.I0(macRegisters_2_V_fu_786_p2[5]),
        .I1(p_1_in0),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1298[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAAAA6A9A6AA9A9AA)) 
    \p_Val2_20_2_reg_1298[7]_i_5 
       (.I0(macRegisters_2_V_fu_786_p2[4]),
        .I1(p_1_in0),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1298[7]_i_5_n_7 ));
  FDRE \p_Val2_20_2_reg_1298_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_2_fu_1049_p2[0]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [16]),
        .R(1'b0));
  FDRE \p_Val2_20_2_reg_1298_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_2_fu_1049_p2[1]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [17]),
        .R(1'b0));
  FDRE \p_Val2_20_2_reg_1298_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_2_fu_1049_p2[2]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [18]),
        .R(1'b0));
  FDRE \p_Val2_20_2_reg_1298_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_2_fu_1049_p2[3]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [19]),
        .R(1'b0));
  CARRY4 \p_Val2_20_2_reg_1298_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_20_2_reg_1298_reg[3]_i_1_n_7 ,\p_Val2_20_2_reg_1298_reg[3]_i_1_n_8 ,\p_Val2_20_2_reg_1298_reg[3]_i_1_n_9 ,\p_Val2_20_2_reg_1298_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(macRegisters_2_V_fu_786_p2[3:0]),
        .O(p_Val2_20_2_fu_1049_p2[3:0]),
        .S({\p_Val2_20_2_reg_1298[3]_i_2_n_7 ,\p_Val2_20_2_reg_1298[3]_i_3_n_7 ,\p_Val2_20_2_reg_1298[3]_i_4_n_7 ,\p_Val2_20_2_reg_1298[3]_i_5_n_7 }));
  FDRE \p_Val2_20_2_reg_1298_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_2_fu_1049_p2[4]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [20]),
        .R(1'b0));
  FDRE \p_Val2_20_2_reg_1298_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_2_fu_1049_p2[5]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [21]),
        .R(1'b0));
  FDRE \p_Val2_20_2_reg_1298_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_2_fu_1049_p2[6]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [22]),
        .R(1'b0));
  FDRE \p_Val2_20_2_reg_1298_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_2_fu_1049_p2[7]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [23]),
        .R(1'b0));
  CARRY4 \p_Val2_20_2_reg_1298_reg[7]_i_1 
       (.CI(\p_Val2_20_2_reg_1298_reg[3]_i_1_n_7 ),
        .CO({\NLW_p_Val2_20_2_reg_1298_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_20_2_reg_1298_reg[7]_i_1_n_8 ,\p_Val2_20_2_reg_1298_reg[7]_i_1_n_9 ,\p_Val2_20_2_reg_1298_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_2_V_fu_786_p2[6:4]}),
        .O(p_Val2_20_2_fu_1049_p2[7:4]),
        .S({\p_Val2_20_2_reg_1298[7]_i_2_n_7 ,\p_Val2_20_2_reg_1298[7]_i_3_n_7 ,\p_Val2_20_2_reg_1298[7]_i_4_n_7 ,\p_Val2_20_2_reg_1298[7]_i_5_n_7 }));
  LUT6 #(
    .INIT(64'hA596AAAAA96AA66A)) 
    \p_Val2_20_3_reg_1303[3]_i_2 
       (.I0(macRegisters_3_V_fu_805_p2[3]),
        .I1(p_1_in0),
        .I2(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I4(p_1_in),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1303[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hA596AAAAA96AA66A)) 
    \p_Val2_20_3_reg_1303[3]_i_3 
       (.I0(macRegisters_3_V_fu_805_p2[2]),
        .I1(p_1_in0),
        .I2(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I4(p_1_in),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1303[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hA596AAAAA96AA66A)) 
    \p_Val2_20_3_reg_1303[3]_i_4 
       (.I0(macRegisters_3_V_fu_805_p2[1]),
        .I1(p_1_in0),
        .I2(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I4(p_1_in),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1303[3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAA66A66AAA956AAA)) 
    \p_Val2_20_3_reg_1303[3]_i_5 
       (.I0(macRegisters_3_V_fu_805_p2[0]),
        .I1(p_1_in),
        .I2(p_1_in0),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1303[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hA596AAAAA96AA66A)) 
    \p_Val2_20_3_reg_1303[7]_i_2 
       (.I0(macRegisters_3_V_fu_805_p2[7]),
        .I1(p_1_in0),
        .I2(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I4(p_1_in),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1303[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hA596AAAAA96AA66A)) 
    \p_Val2_20_3_reg_1303[7]_i_3 
       (.I0(macRegisters_3_V_fu_805_p2[6]),
        .I1(p_1_in0),
        .I2(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I4(p_1_in),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1303[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hA596AAAAA96AA66A)) 
    \p_Val2_20_3_reg_1303[7]_i_4 
       (.I0(macRegisters_3_V_fu_805_p2[5]),
        .I1(p_1_in0),
        .I2(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I4(p_1_in),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1303[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hA596AAAAA96AA66A)) 
    \p_Val2_20_3_reg_1303[7]_i_5 
       (.I0(macRegisters_3_V_fu_805_p2[4]),
        .I1(p_1_in0),
        .I2(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I4(p_1_in),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1303[7]_i_5_n_7 ));
  FDRE \p_Val2_20_3_reg_1303_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_3_fu_1124_p2[0]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [24]),
        .R(1'b0));
  FDRE \p_Val2_20_3_reg_1303_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_3_fu_1124_p2[1]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [25]),
        .R(1'b0));
  FDRE \p_Val2_20_3_reg_1303_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_3_fu_1124_p2[2]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [26]),
        .R(1'b0));
  FDRE \p_Val2_20_3_reg_1303_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_3_fu_1124_p2[3]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [27]),
        .R(1'b0));
  CARRY4 \p_Val2_20_3_reg_1303_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_20_3_reg_1303_reg[3]_i_1_n_7 ,\p_Val2_20_3_reg_1303_reg[3]_i_1_n_8 ,\p_Val2_20_3_reg_1303_reg[3]_i_1_n_9 ,\p_Val2_20_3_reg_1303_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(macRegisters_3_V_fu_805_p2[3:0]),
        .O(p_Val2_20_3_fu_1124_p2[3:0]),
        .S({\p_Val2_20_3_reg_1303[3]_i_2_n_7 ,\p_Val2_20_3_reg_1303[3]_i_3_n_7 ,\p_Val2_20_3_reg_1303[3]_i_4_n_7 ,\p_Val2_20_3_reg_1303[3]_i_5_n_7 }));
  FDRE \p_Val2_20_3_reg_1303_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_3_fu_1124_p2[4]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [28]),
        .R(1'b0));
  FDRE \p_Val2_20_3_reg_1303_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_3_fu_1124_p2[5]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [29]),
        .R(1'b0));
  FDRE \p_Val2_20_3_reg_1303_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_3_fu_1124_p2[6]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [30]),
        .R(1'b0));
  FDRE \p_Val2_20_3_reg_1303_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_20_3_fu_1124_p2[7]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [31]),
        .R(1'b0));
  CARRY4 \p_Val2_20_3_reg_1303_reg[7]_i_1 
       (.CI(\p_Val2_20_3_reg_1303_reg[3]_i_1_n_7 ),
        .CO({\NLW_p_Val2_20_3_reg_1303_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_20_3_reg_1303_reg[7]_i_1_n_8 ,\p_Val2_20_3_reg_1303_reg[7]_i_1_n_9 ,\p_Val2_20_3_reg_1303_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_3_V_fu_805_p2[6:4]}),
        .O(p_Val2_20_3_fu_1124_p2[7:4]),
        .S({\p_Val2_20_3_reg_1303[7]_i_2_n_7 ,\p_Val2_20_3_reg_1303[7]_i_3_n_7 ,\p_Val2_20_3_reg_1303[7]_i_4_n_7 ,\p_Val2_20_3_reg_1303[7]_i_5_n_7 }));
  LUT6 #(
    .INIT(64'h9AAAA6AA699AA69A)) 
    \p_Val2_7_reg_1288[3]_i_2 
       (.I0(macRegisters_0_V_fu_747_p2[3]),
        .I1(p_1_in0),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_7_reg_1288[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h9AAAA6AA699AA69A)) 
    \p_Val2_7_reg_1288[3]_i_3 
       (.I0(macRegisters_0_V_fu_747_p2[2]),
        .I1(p_1_in0),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_7_reg_1288[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h9AAAA6AA699AA69A)) 
    \p_Val2_7_reg_1288[3]_i_4 
       (.I0(macRegisters_0_V_fu_747_p2[1]),
        .I1(p_1_in0),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_7_reg_1288[3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hA69AA6AA699A96AA)) 
    \p_Val2_7_reg_1288[3]_i_5 
       (.I0(macRegisters_0_V_fu_747_p2[0]),
        .I1(p_1_in),
        .I2(p_1_in0),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_7_reg_1288[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_7_reg_1288[7]_i_1 
       (.I0(tmp_82_reg_1194_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .O(p_Val2_20_1_reg_12930));
  LUT6 #(
    .INIT(64'h9AAAA6AA699AA69A)) 
    \p_Val2_7_reg_1288[7]_i_3 
       (.I0(macRegisters_0_V_fu_747_p2[7]),
        .I1(p_1_in0),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_7_reg_1288[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h9AAAA6AA699AA69A)) 
    \p_Val2_7_reg_1288[7]_i_4 
       (.I0(macRegisters_0_V_fu_747_p2[6]),
        .I1(p_1_in0),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_7_reg_1288[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h9AAAA6AA699AA69A)) 
    \p_Val2_7_reg_1288[7]_i_5 
       (.I0(macRegisters_0_V_fu_747_p2[5]),
        .I1(p_1_in0),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_7_reg_1288[7]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9AAAA6AA699AA69A)) 
    \p_Val2_7_reg_1288[7]_i_6 
       (.I0(macRegisters_0_V_fu_747_p2[4]),
        .I1(p_1_in0),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[3] ),
        .I4(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[2] ),
        .I5(\nm_t_mid2_reg_1176_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_7_reg_1288[7]_i_6_n_7 ));
  FDRE \p_Val2_7_reg_1288_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_7_fu_899_p2[0]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_1288_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_7_fu_899_p2[1]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_1288_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_7_fu_899_p2[2]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_1288_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_7_fu_899_p2[3]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [3]),
        .R(1'b0));
  CARRY4 \p_Val2_7_reg_1288_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_7_reg_1288_reg[3]_i_1_n_7 ,\p_Val2_7_reg_1288_reg[3]_i_1_n_8 ,\p_Val2_7_reg_1288_reg[3]_i_1_n_9 ,\p_Val2_7_reg_1288_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(macRegisters_0_V_fu_747_p2[3:0]),
        .O(p_Val2_7_fu_899_p2[3:0]),
        .S({\p_Val2_7_reg_1288[3]_i_2_n_7 ,\p_Val2_7_reg_1288[3]_i_3_n_7 ,\p_Val2_7_reg_1288[3]_i_4_n_7 ,\p_Val2_7_reg_1288[3]_i_5_n_7 }));
  FDRE \p_Val2_7_reg_1288_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_7_fu_899_p2[4]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_1288_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_7_fu_899_p2[5]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_1288_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_7_fu_899_p2[6]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_1288_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_12930),
        .D(p_Val2_7_fu_899_p2[7]),
        .Q(\p_Val2_20_3_reg_1303_reg[7]_0 [7]),
        .R(1'b0));
  CARRY4 \p_Val2_7_reg_1288_reg[7]_i_2 
       (.CI(\p_Val2_7_reg_1288_reg[3]_i_1_n_7 ),
        .CO({\NLW_p_Val2_7_reg_1288_reg[7]_i_2_CO_UNCONNECTED [3],\p_Val2_7_reg_1288_reg[7]_i_2_n_8 ,\p_Val2_7_reg_1288_reg[7]_i_2_n_9 ,\p_Val2_7_reg_1288_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_0_V_fu_747_p2[6:4]}),
        .O(p_Val2_7_fu_899_p2[7:4]),
        .S({\p_Val2_7_reg_1288[7]_i_3_n_7 ,\p_Val2_7_reg_1288[7]_i_4_n_7 ,\p_Val2_7_reg_1288[7]_i_5_n_7 ,\p_Val2_7_reg_1288[7]_i_6_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sf_reg_228[0]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_228[0]),
        .O(sf_1_fu_403_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \sf_reg_228[1]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_228[1]),
        .I2(sf_reg_228[0]),
        .O(sf_1_fu_403_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \sf_reg_228[2]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_228[0]),
        .I2(sf_reg_228[1]),
        .I3(sf_reg_228[2]),
        .O(sf_1_fu_403_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \sf_reg_228[3]_i_1 
       (.I0(sf_reg_228[3]),
        .I1(p_0_in1_out),
        .I2(sf_reg_228[2]),
        .I3(sf_reg_228[0]),
        .I4(sf_reg_228[1]),
        .O(sf_1_fu_403_p2[3]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \sf_reg_228[4]_i_1 
       (.I0(sf_reg_228[1]),
        .I1(sf_reg_228[0]),
        .I2(sf_reg_228[2]),
        .I3(p_0_in1_out),
        .I4(sf_reg_228[3]),
        .I5(sf_reg_228[4]),
        .O(sf_1_fu_403_p2[4]));
  LUT6 #(
    .INIT(64'h009A00AA00AA00AA)) 
    \sf_reg_228[5]_i_1 
       (.I0(sf_reg_228[5]),
        .I1(\sf_reg_228[5]_i_2_n_7 ),
        .I2(sf_reg_228[2]),
        .I3(p_0_in1_out),
        .I4(sf_reg_228[4]),
        .I5(sf_reg_228[3]),
        .O(sf_1_fu_403_p2[5]));
  LUT2 #(
    .INIT(4'h7)) 
    \sf_reg_228[5]_i_2 
       (.I0(sf_reg_228[1]),
        .I1(sf_reg_228[0]),
        .O(\sf_reg_228[5]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \sf_reg_228[6]_i_1 
       (.I0(\sf_reg_228[7]_i_4_n_7 ),
        .I1(sf_reg_228[5]),
        .I2(p_0_in1_out),
        .I3(sf_reg_228[6]),
        .O(sf_1_fu_403_p2[6]));
  LUT5 #(
    .INIT(32'h0000E000)) 
    \sf_reg_228[7]_i_1 
       (.I0(start_for_Relu1D399_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DMac_new398_U0_ap_start),
        .I3(Q[0]),
        .I4(sel),
        .O(clear));
  LUT4 #(
    .INIT(16'h1000)) 
    \sf_reg_228[7]_i_2 
       (.I0(exitcond_flatten5_fu_271_p2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\ap_CS_fsm_reg_n_7_[1] ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \sf_reg_228[7]_i_3 
       (.I0(\sf_reg_228[7]_i_4_n_7 ),
        .I1(sf_reg_228[5]),
        .I2(sf_reg_228[6]),
        .I3(p_0_in1_out),
        .I4(sf_reg_228[7]),
        .O(sf_1_fu_403_p2[7]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \sf_reg_228[7]_i_4 
       (.I0(sf_reg_228[3]),
        .I1(sf_reg_228[4]),
        .I2(p_0_in1_out),
        .I3(sf_reg_228[2]),
        .I4(sf_reg_228[0]),
        .I5(sf_reg_228[1]),
        .O(\sf_reg_228[7]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sf_reg_228[7]_i_5 
       (.I0(p_0_in6_out),
        .I1(exitcond_flatten_fu_283_p2),
        .O(p_0_in1_out));
  FDRE \sf_reg_228_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_403_p2[0]),
        .Q(sf_reg_228[0]),
        .R(clear));
  FDRE \sf_reg_228_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_403_p2[1]),
        .Q(sf_reg_228[1]),
        .R(clear));
  FDRE \sf_reg_228_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_403_p2[2]),
        .Q(sf_reg_228[2]),
        .R(clear));
  FDRE \sf_reg_228_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_403_p2[3]),
        .Q(sf_reg_228[3]),
        .R(clear));
  FDRE \sf_reg_228_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_403_p2[4]),
        .Q(sf_reg_228[4]),
        .R(clear));
  FDRE \sf_reg_228_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_403_p2[5]),
        .Q(sf_reg_228[5]),
        .R(clear));
  FDRE \sf_reg_228_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_403_p2[6]),
        .Q(sf_reg_228[6]),
        .R(clear));
  FDRE \sf_reg_228_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_403_p2[7]),
        .Q(sf_reg_228[7]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h00EC)) 
    start_once_reg_i_1__2
       (.I0(Conv1DMac_new398_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Relu1D399_U0_full_n),
        .I3(Q[1]),
        .O(start_once_reg_i_1__2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__2_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  FDRE \tmp_203_1_reg_1253_reg[0] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(tmp_203_1_fu_572_p2),
        .Q(tmp_203_1_reg_1253),
        .R(1'b0));
  FDRE \tmp_203_2_reg_1268_reg[0] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(tmp_203_2_fu_642_p2),
        .Q(tmp_203_2_reg_1268),
        .R(1'b0));
  FDRE \tmp_203_3_reg_1283_reg[0] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(tmp_203_3_fu_712_p2),
        .Q(tmp_203_3_reg_1283),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_340_reg_1233[0]_i_13 
       (.I0(DOADO[3]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(DOADO[4]),
        .I3(cnv_28_V_V_dout[0]),
        .O(S));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_340_reg_1233[0]_i_15 
       (.I0(DOADO[2]),
        .I1(cnv_28_V_V_dout[4]),
        .I2(DOADO[1]),
        .I3(cnv_28_V_V_dout[5]),
        .I4(DOADO[0]),
        .I5(cnv_28_V_V_dout[6]),
        .O(\tmp_340_reg_1233[0]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_340_reg_1233[0]_i_16 
       (.I0(DOADO[2]),
        .I1(cnv_28_V_V_dout[3]),
        .I2(DOADO[1]),
        .I3(cnv_28_V_V_dout[4]),
        .I4(DOADO[0]),
        .I5(cnv_28_V_V_dout[5]),
        .O(\tmp_340_reg_1233[0]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_340_reg_1233[0]_i_17 
       (.I0(DOADO[2]),
        .I1(cnv_28_V_V_dout[2]),
        .I2(DOADO[1]),
        .I3(cnv_28_V_V_dout[3]),
        .I4(DOADO[0]),
        .I5(cnv_28_V_V_dout[4]),
        .O(\tmp_340_reg_1233[0]_i_17_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_340_reg_1233[0]_i_18 
       (.I0(DOADO[2]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(DOADO[1]),
        .I3(cnv_28_V_V_dout[2]),
        .I4(DOADO[0]),
        .I5(cnv_28_V_V_dout[3]),
        .O(\tmp_340_reg_1233[0]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_340_reg_1233[0]_i_19 
       (.I0(\tmp_340_reg_1233[0]_i_15_n_7 ),
        .I1(cnv_28_V_V_dout[6]),
        .I2(DOADO[1]),
        .I3(cnv_28_V_V_dout[5]),
        .I4(DOADO[2]),
        .I5(\tmp_340_reg_1233_reg[0]_i_3_3 ),
        .O(\tmp_340_reg_1233[0]_i_19_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_340_reg_1233[0]_i_20 
       (.I0(\tmp_340_reg_1233[0]_i_16_n_7 ),
        .I1(cnv_28_V_V_dout[5]),
        .I2(DOADO[1]),
        .I3(cnv_28_V_V_dout[4]),
        .I4(DOADO[2]),
        .I5(\tmp_340_reg_1233_reg[0]_i_3_2 ),
        .O(\tmp_340_reg_1233[0]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_340_reg_1233[0]_i_21 
       (.I0(\tmp_340_reg_1233[0]_i_17_n_7 ),
        .I1(cnv_28_V_V_dout[4]),
        .I2(DOADO[1]),
        .I3(cnv_28_V_V_dout[3]),
        .I4(DOADO[2]),
        .I5(\tmp_340_reg_1233_reg[0]_i_3_1 ),
        .O(\tmp_340_reg_1233[0]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_340_reg_1233[0]_i_22 
       (.I0(\tmp_340_reg_1233[0]_i_18_n_7 ),
        .I1(DOADO[2]),
        .I2(cnv_28_V_V_dout[2]),
        .I3(\tmp_340_reg_1233_reg[0]_i_3_0 ),
        .I4(DOADO[0]),
        .I5(cnv_28_V_V_dout[4]),
        .O(\tmp_340_reg_1233[0]_i_22_n_7 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_340_reg_1233[0]_i_4 
       (.I0(\tmp_340_reg_1233_reg[0]_0 [2]),
        .I1(\tmp_340_reg_1233_reg[0]_i_3_n_12 ),
        .I2(\tmp_340_reg_1233_reg[0]_0 [3]),
        .O(\tmp_340_reg_1233[0]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_340_reg_1233[0]_i_5 
       (.I0(\tmp_340_reg_1233_reg[0]_0 [2]),
        .I1(\tmp_340_reg_1233_reg[0]_i_3_n_13 ),
        .O(\tmp_340_reg_1233[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_340_reg_1233[0]_i_6 
       (.I0(\tmp_340_reg_1233_reg[0]_i_3_n_14 ),
        .I1(\tmp_340_reg_1233_reg[0]_0 [1]),
        .O(\tmp_340_reg_1233[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_340_reg_1233[0]_i_7 
       (.I0(\tmp_340_reg_1233_reg[0]_1 ),
        .I1(\tmp_340_reg_1233_reg[0]_0 [0]),
        .O(\tmp_340_reg_1233[0]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \tmp_340_reg_1233[0]_i_8 
       (.I0(DOADO[3]),
        .I1(cnv_28_V_V_dout[3]),
        .I2(cnv_28_V_V_dout[2]),
        .I3(DOADO[4]),
        .I4(cnv_28_V_V_dout[1]),
        .I5(DOADO[5]),
        .O(tmp_70_reg_1189_reg_rep_0[1]));
  LUT4 #(
    .INIT(16'h8777)) 
    \tmp_340_reg_1233[0]_i_9 
       (.I0(DOADO[5]),
        .I1(cnv_28_V_V_dout[0]),
        .I2(DOADO[4]),
        .I3(cnv_28_V_V_dout[1]),
        .O(tmp_70_reg_1189_reg_rep_0[0]));
  FDRE \tmp_340_reg_1233_reg[0] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(p_0_in),
        .Q(tmp_340_reg_1233),
        .R(1'b0));
  CARRY4 \tmp_340_reg_1233_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\tmp_340_reg_1233_reg[0]_i_1_n_7 ,\tmp_340_reg_1233_reg[0]_i_1_n_8 ,\tmp_340_reg_1233_reg[0]_i_1_n_9 ,\tmp_340_reg_1233_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_340_reg_1233_reg[0]_0 [2],\tmp_340_reg_1233_reg[0]_i_3_n_13 ,\tmp_340_reg_1233_reg[0]_i_3_n_14 ,\tmp_340_reg_1233_reg[0]_1 }),
        .O({p_0_in,\tmp_340_reg_1233[0]_i_7_0 ,\NLW_tmp_340_reg_1233_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_340_reg_1233[0]_i_4_n_7 ,\tmp_340_reg_1233[0]_i_5_n_7 ,\tmp_340_reg_1233[0]_i_6_n_7 ,\tmp_340_reg_1233[0]_i_7_n_7 }));
  CARRY4 \tmp_340_reg_1233_reg[0]_i_3 
       (.CI(CO),
        .CO({\tmp_340_reg_1233_reg[0]_i_3_n_7 ,\tmp_340_reg_1233_reg[0]_i_3_n_8 ,\tmp_340_reg_1233_reg[0]_i_3_n_9 ,\tmp_340_reg_1233_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_340_reg_1233[0]_i_15_n_7 ,\tmp_340_reg_1233[0]_i_16_n_7 ,\tmp_340_reg_1233[0]_i_17_n_7 ,\tmp_340_reg_1233[0]_i_18_n_7 }),
        .O({\tmp_340_reg_1233_reg[0]_i_3_n_11 ,\tmp_340_reg_1233_reg[0]_i_3_n_12 ,\tmp_340_reg_1233_reg[0]_i_3_n_13 ,\tmp_340_reg_1233_reg[0]_i_3_n_14 }),
        .S({\tmp_340_reg_1233[0]_i_19_n_7 ,\tmp_340_reg_1233[0]_i_20_n_7 ,\tmp_340_reg_1233[0]_i_21_n_7 ,\tmp_340_reg_1233[0]_i_22_n_7 }));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_343_reg_1248[0]_i_10 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[2]),
        .I1(cnv_28_V_V_dout[3]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[1]),
        .I3(cnv_28_V_V_dout[4]),
        .I4(cnv_28_V_V_dout[5]),
        .I5(tmp_70_reg_1189_reg_rep__0_0[0]),
        .O(\tmp_343_reg_1248[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_343_reg_1248[0]_i_11 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[2]),
        .I1(cnv_28_V_V_dout[2]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[1]),
        .I3(cnv_28_V_V_dout[3]),
        .I4(cnv_28_V_V_dout[4]),
        .I5(tmp_70_reg_1189_reg_rep__0_0[0]),
        .O(\tmp_343_reg_1248[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_343_reg_1248[0]_i_12 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[2]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[1]),
        .I3(cnv_28_V_V_dout[2]),
        .I4(cnv_28_V_V_dout[3]),
        .I5(tmp_70_reg_1189_reg_rep__0_0[0]),
        .O(\tmp_343_reg_1248[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_343_reg_1248[0]_i_13 
       (.I0(\tmp_343_reg_1248[0]_i_9_n_7 ),
        .I1(cnv_28_V_V_dout[6]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[1]),
        .I3(cnv_28_V_V_dout[5]),
        .I4(tmp_70_reg_1189_reg_rep__0_0[2]),
        .I5(\tmp_343_reg_1248_reg[0]_i_3_3 ),
        .O(\tmp_343_reg_1248[0]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_343_reg_1248[0]_i_14 
       (.I0(\tmp_343_reg_1248[0]_i_10_n_7 ),
        .I1(cnv_28_V_V_dout[5]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[1]),
        .I3(cnv_28_V_V_dout[4]),
        .I4(tmp_70_reg_1189_reg_rep__0_0[2]),
        .I5(\tmp_343_reg_1248_reg[0]_i_3_2 ),
        .O(\tmp_343_reg_1248[0]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_343_reg_1248[0]_i_15 
       (.I0(\tmp_343_reg_1248[0]_i_11_n_7 ),
        .I1(cnv_28_V_V_dout[4]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[1]),
        .I3(cnv_28_V_V_dout[3]),
        .I4(tmp_70_reg_1189_reg_rep__0_0[2]),
        .I5(\tmp_343_reg_1248_reg[0]_i_3_1 ),
        .O(\tmp_343_reg_1248[0]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_343_reg_1248[0]_i_16 
       (.I0(\tmp_343_reg_1248[0]_i_12_n_7 ),
        .I1(tmp_70_reg_1189_reg_rep__0_0[2]),
        .I2(cnv_28_V_V_dout[2]),
        .I3(\tmp_343_reg_1248_reg[0]_i_3_0 ),
        .I4(cnv_28_V_V_dout[4]),
        .I5(tmp_70_reg_1189_reg_rep__0_0[0]),
        .O(\tmp_343_reg_1248[0]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_343_reg_1248[0]_i_17 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[0]),
        .I1(cnv_28_V_V_dout[3]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[2]),
        .I3(cnv_28_V_V_dout[1]),
        .I4(tmp_70_reg_1189_reg_rep__0_0[1]),
        .I5(cnv_28_V_V_dout[2]),
        .O(tmp_70_reg_1189_reg_rep__0_1[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_343_reg_1248[0]_i_18 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[1]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[2]),
        .I3(cnv_28_V_V_dout[0]),
        .O(tmp_70_reg_1189_reg_rep__0_1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_343_reg_1248[0]_i_2 
       (.I0(tmp_70_reg_1189_reg_rep__0_5[0]),
        .I1(\tmp_343_reg_1248_reg[0]_0 [3]),
        .O(\tmp_343_reg_1248[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_343_reg_1248[0]_i_22 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[0]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[1]),
        .I3(cnv_28_V_V_dout[0]),
        .O(tmp_70_reg_1189_reg_rep__0_12));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_343_reg_1248[0]_i_5 
       (.I0(\tmp_343_reg_1248_reg[0]_0 [3]),
        .I1(tmp_70_reg_1189_reg_rep__0_5[0]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[6]),
        .I3(cnv_28_V_V_dout[0]),
        .O(\tmp_343_reg_1248[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_343_reg_1248[0]_i_6 
       (.I0(\tmp_343_reg_1248_reg[0]_i_3_n_13 ),
        .I1(\tmp_343_reg_1248_reg[0]_0 [2]),
        .O(\tmp_343_reg_1248[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_343_reg_1248[0]_i_7 
       (.I0(\tmp_343_reg_1248_reg[0]_i_3_n_14 ),
        .I1(\tmp_343_reg_1248_reg[0]_0 [1]),
        .O(\tmp_343_reg_1248[0]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_343_reg_1248[0]_i_8 
       (.I0(\tmp_343_reg_1248_reg[0]_2 ),
        .I1(\tmp_343_reg_1248_reg[0]_0 [0]),
        .O(tmp_344_fu_544_p1__0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_343_reg_1248[0]_i_9 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[2]),
        .I1(cnv_28_V_V_dout[4]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[1]),
        .I3(cnv_28_V_V_dout[5]),
        .I4(cnv_28_V_V_dout[6]),
        .I5(tmp_70_reg_1189_reg_rep__0_0[0]),
        .O(\tmp_343_reg_1248[0]_i_9_n_7 ));
  FDRE \tmp_343_reg_1248_reg[0] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(tmp_344_fu_544_p1),
        .Q(tmp_343_reg_1248),
        .R(1'b0));
  CARRY4 \tmp_343_reg_1248_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_70_reg_1189_reg_rep__0_10,\tmp_343_reg_1248_reg[0]_i_1_n_8 ,\tmp_343_reg_1248_reg[0]_i_1_n_9 ,\tmp_343_reg_1248_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_343_reg_1248[0]_i_2_n_7 ,\tmp_343_reg_1248_reg[0]_i_3_n_13 ,\tmp_343_reg_1248_reg[0]_i_3_n_14 ,\tmp_343_reg_1248_reg[0]_2 }),
        .O({tmp_344_fu_544_p1,tmp_70_reg_1189_reg_rep__0_11,\NLW_tmp_343_reg_1248_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_343_reg_1248[0]_i_5_n_7 ,\tmp_343_reg_1248[0]_i_6_n_7 ,\tmp_343_reg_1248[0]_i_7_n_7 ,tmp_344_fu_544_p1__0}));
  CARRY4 \tmp_343_reg_1248_reg[0]_i_3 
       (.CI(\tmp_343_reg_1248_reg[0]_1 ),
        .CO({\tmp_343_reg_1248_reg[0]_i_3_n_7 ,\tmp_343_reg_1248_reg[0]_i_3_n_8 ,\tmp_343_reg_1248_reg[0]_i_3_n_9 ,\tmp_343_reg_1248_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_343_reg_1248[0]_i_9_n_7 ,\tmp_343_reg_1248[0]_i_10_n_7 ,\tmp_343_reg_1248[0]_i_11_n_7 ,\tmp_343_reg_1248[0]_i_12_n_7 }),
        .O({tmp_70_reg_1189_reg_rep__0_5,\tmp_343_reg_1248_reg[0]_i_3_n_13 ,\tmp_343_reg_1248_reg[0]_i_3_n_14 }),
        .S({\tmp_343_reg_1248[0]_i_13_n_7 ,\tmp_343_reg_1248[0]_i_14_n_7 ,\tmp_343_reg_1248[0]_i_15_n_7 ,\tmp_343_reg_1248[0]_i_16_n_7 }));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_346_reg_1263[0]_i_10 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[2]),
        .I1(cnv_28_V_V_dout[3]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[1]),
        .I3(cnv_28_V_V_dout[4]),
        .I4(cnv_28_V_V_dout[5]),
        .I5(tmp_70_reg_1189_reg_rep__1_0[0]),
        .O(\tmp_346_reg_1263[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_346_reg_1263[0]_i_11 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[2]),
        .I1(cnv_28_V_V_dout[2]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[1]),
        .I3(cnv_28_V_V_dout[3]),
        .I4(cnv_28_V_V_dout[4]),
        .I5(tmp_70_reg_1189_reg_rep__1_0[0]),
        .O(\tmp_346_reg_1263[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_346_reg_1263[0]_i_12 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[2]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[1]),
        .I3(cnv_28_V_V_dout[2]),
        .I4(cnv_28_V_V_dout[3]),
        .I5(tmp_70_reg_1189_reg_rep__1_0[0]),
        .O(\tmp_346_reg_1263[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_346_reg_1263[0]_i_13 
       (.I0(\tmp_346_reg_1263[0]_i_9_n_7 ),
        .I1(cnv_28_V_V_dout[6]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[1]),
        .I3(cnv_28_V_V_dout[5]),
        .I4(tmp_70_reg_1189_reg_rep__1_0[2]),
        .I5(\tmp_346_reg_1263_reg[0]_i_3_3 ),
        .O(\tmp_346_reg_1263[0]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_346_reg_1263[0]_i_14 
       (.I0(\tmp_346_reg_1263[0]_i_10_n_7 ),
        .I1(cnv_28_V_V_dout[5]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[1]),
        .I3(cnv_28_V_V_dout[4]),
        .I4(tmp_70_reg_1189_reg_rep__1_0[2]),
        .I5(\tmp_346_reg_1263_reg[0]_i_3_2 ),
        .O(\tmp_346_reg_1263[0]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_346_reg_1263[0]_i_15 
       (.I0(\tmp_346_reg_1263[0]_i_11_n_7 ),
        .I1(cnv_28_V_V_dout[4]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[1]),
        .I3(cnv_28_V_V_dout[3]),
        .I4(tmp_70_reg_1189_reg_rep__1_0[2]),
        .I5(\tmp_346_reg_1263_reg[0]_i_3_1 ),
        .O(\tmp_346_reg_1263[0]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_346_reg_1263[0]_i_16 
       (.I0(\tmp_346_reg_1263[0]_i_12_n_7 ),
        .I1(tmp_70_reg_1189_reg_rep__1_0[2]),
        .I2(cnv_28_V_V_dout[2]),
        .I3(\tmp_346_reg_1263_reg[0]_i_3_0 ),
        .I4(cnv_28_V_V_dout[4]),
        .I5(tmp_70_reg_1189_reg_rep__1_0[0]),
        .O(\tmp_346_reg_1263[0]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_346_reg_1263[0]_i_17 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[0]),
        .I1(cnv_28_V_V_dout[3]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[2]),
        .I3(cnv_28_V_V_dout[1]),
        .I4(tmp_70_reg_1189_reg_rep__1_0[1]),
        .I5(cnv_28_V_V_dout[2]),
        .O(tmp_70_reg_1189_reg_rep__1_1[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_346_reg_1263[0]_i_18 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[1]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[2]),
        .I3(cnv_28_V_V_dout[0]),
        .O(tmp_70_reg_1189_reg_rep__1_1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_346_reg_1263[0]_i_2 
       (.I0(tmp_70_reg_1189_reg_rep__1_5[0]),
        .I1(\tmp_346_reg_1263_reg[0]_0 [3]),
        .O(\tmp_346_reg_1263[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_346_reg_1263[0]_i_22 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[0]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[1]),
        .I3(cnv_28_V_V_dout[0]),
        .O(tmp_70_reg_1189_reg_rep__1_12));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_346_reg_1263[0]_i_5 
       (.I0(\tmp_346_reg_1263_reg[0]_0 [3]),
        .I1(tmp_70_reg_1189_reg_rep__1_5[0]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[6]),
        .I3(cnv_28_V_V_dout[0]),
        .O(\tmp_346_reg_1263[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_346_reg_1263[0]_i_6 
       (.I0(\tmp_346_reg_1263_reg[0]_i_3_n_13 ),
        .I1(\tmp_346_reg_1263_reg[0]_0 [2]),
        .O(\tmp_346_reg_1263[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_346_reg_1263[0]_i_7 
       (.I0(\tmp_346_reg_1263_reg[0]_i_3_n_14 ),
        .I1(\tmp_346_reg_1263_reg[0]_0 [1]),
        .O(\tmp_346_reg_1263[0]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_346_reg_1263[0]_i_8 
       (.I0(\tmp_346_reg_1263_reg[0]_2 ),
        .I1(\tmp_346_reg_1263_reg[0]_0 [0]),
        .O(tmp_347_fu_614_p1__0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_346_reg_1263[0]_i_9 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[2]),
        .I1(cnv_28_V_V_dout[4]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[1]),
        .I3(cnv_28_V_V_dout[5]),
        .I4(cnv_28_V_V_dout[6]),
        .I5(tmp_70_reg_1189_reg_rep__1_0[0]),
        .O(\tmp_346_reg_1263[0]_i_9_n_7 ));
  FDRE \tmp_346_reg_1263_reg[0] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(tmp_347_fu_614_p1),
        .Q(tmp_346_reg_1263),
        .R(1'b0));
  CARRY4 \tmp_346_reg_1263_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_70_reg_1189_reg_rep__1_10,\tmp_346_reg_1263_reg[0]_i_1_n_8 ,\tmp_346_reg_1263_reg[0]_i_1_n_9 ,\tmp_346_reg_1263_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_346_reg_1263[0]_i_2_n_7 ,\tmp_346_reg_1263_reg[0]_i_3_n_13 ,\tmp_346_reg_1263_reg[0]_i_3_n_14 ,\tmp_346_reg_1263_reg[0]_2 }),
        .O({tmp_347_fu_614_p1,tmp_70_reg_1189_reg_rep__1_11,\NLW_tmp_346_reg_1263_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_346_reg_1263[0]_i_5_n_7 ,\tmp_346_reg_1263[0]_i_6_n_7 ,\tmp_346_reg_1263[0]_i_7_n_7 ,tmp_347_fu_614_p1__0}));
  CARRY4 \tmp_346_reg_1263_reg[0]_i_3 
       (.CI(\tmp_346_reg_1263_reg[0]_1 ),
        .CO({\tmp_346_reg_1263_reg[0]_i_3_n_7 ,\tmp_346_reg_1263_reg[0]_i_3_n_8 ,\tmp_346_reg_1263_reg[0]_i_3_n_9 ,\tmp_346_reg_1263_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_346_reg_1263[0]_i_9_n_7 ,\tmp_346_reg_1263[0]_i_10_n_7 ,\tmp_346_reg_1263[0]_i_11_n_7 ,\tmp_346_reg_1263[0]_i_12_n_7 }),
        .O({tmp_70_reg_1189_reg_rep__1_5,\tmp_346_reg_1263_reg[0]_i_3_n_13 ,\tmp_346_reg_1263_reg[0]_i_3_n_14 }),
        .S({\tmp_346_reg_1263[0]_i_13_n_7 ,\tmp_346_reg_1263[0]_i_14_n_7 ,\tmp_346_reg_1263[0]_i_15_n_7 ,\tmp_346_reg_1263[0]_i_16_n_7 }));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_349_reg_1278[0]_i_10 
       (.I0(tmp_70_reg_1189_reg_0[2]),
        .I1(cnv_28_V_V_dout[3]),
        .I2(tmp_70_reg_1189_reg_0[1]),
        .I3(cnv_28_V_V_dout[4]),
        .I4(cnv_28_V_V_dout[5]),
        .I5(tmp_70_reg_1189_reg_0[0]),
        .O(\tmp_349_reg_1278[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_349_reg_1278[0]_i_11 
       (.I0(tmp_70_reg_1189_reg_0[2]),
        .I1(cnv_28_V_V_dout[2]),
        .I2(tmp_70_reg_1189_reg_0[1]),
        .I3(cnv_28_V_V_dout[3]),
        .I4(cnv_28_V_V_dout[4]),
        .I5(tmp_70_reg_1189_reg_0[0]),
        .O(\tmp_349_reg_1278[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_349_reg_1278[0]_i_12 
       (.I0(tmp_70_reg_1189_reg_0[2]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_0[1]),
        .I3(cnv_28_V_V_dout[2]),
        .I4(cnv_28_V_V_dout[3]),
        .I5(tmp_70_reg_1189_reg_0[0]),
        .O(\tmp_349_reg_1278[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_349_reg_1278[0]_i_13 
       (.I0(\tmp_349_reg_1278[0]_i_9_n_7 ),
        .I1(cnv_28_V_V_dout[6]),
        .I2(tmp_70_reg_1189_reg_0[1]),
        .I3(cnv_28_V_V_dout[5]),
        .I4(tmp_70_reg_1189_reg_0[2]),
        .I5(\tmp_349_reg_1278_reg[0]_i_3_3 ),
        .O(\tmp_349_reg_1278[0]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_349_reg_1278[0]_i_14 
       (.I0(\tmp_349_reg_1278[0]_i_10_n_7 ),
        .I1(cnv_28_V_V_dout[5]),
        .I2(tmp_70_reg_1189_reg_0[1]),
        .I3(cnv_28_V_V_dout[4]),
        .I4(tmp_70_reg_1189_reg_0[2]),
        .I5(\tmp_349_reg_1278_reg[0]_i_3_2 ),
        .O(\tmp_349_reg_1278[0]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_349_reg_1278[0]_i_15 
       (.I0(\tmp_349_reg_1278[0]_i_11_n_7 ),
        .I1(cnv_28_V_V_dout[4]),
        .I2(tmp_70_reg_1189_reg_0[1]),
        .I3(cnv_28_V_V_dout[3]),
        .I4(tmp_70_reg_1189_reg_0[2]),
        .I5(\tmp_349_reg_1278_reg[0]_i_3_1 ),
        .O(\tmp_349_reg_1278[0]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_349_reg_1278[0]_i_16 
       (.I0(\tmp_349_reg_1278[0]_i_12_n_7 ),
        .I1(tmp_70_reg_1189_reg_0[2]),
        .I2(cnv_28_V_V_dout[2]),
        .I3(\tmp_349_reg_1278_reg[0]_i_3_0 ),
        .I4(cnv_28_V_V_dout[4]),
        .I5(tmp_70_reg_1189_reg_0[0]),
        .O(\tmp_349_reg_1278[0]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_349_reg_1278[0]_i_17 
       (.I0(tmp_70_reg_1189_reg_0[0]),
        .I1(cnv_28_V_V_dout[3]),
        .I2(tmp_70_reg_1189_reg_0[2]),
        .I3(cnv_28_V_V_dout[1]),
        .I4(tmp_70_reg_1189_reg_0[1]),
        .I5(cnv_28_V_V_dout[2]),
        .O(tmp_70_reg_1189_reg_1[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_349_reg_1278[0]_i_18 
       (.I0(tmp_70_reg_1189_reg_0[1]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_0[2]),
        .I3(cnv_28_V_V_dout[0]),
        .O(tmp_70_reg_1189_reg_1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_349_reg_1278[0]_i_2 
       (.I0(tmp_70_reg_1189_reg_5[0]),
        .I1(\tmp_349_reg_1278_reg[0]_0 [3]),
        .O(\tmp_349_reg_1278[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_349_reg_1278[0]_i_22 
       (.I0(tmp_70_reg_1189_reg_0[0]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_0[1]),
        .I3(cnv_28_V_V_dout[0]),
        .O(tmp_70_reg_1189_reg_12));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_349_reg_1278[0]_i_5 
       (.I0(\tmp_349_reg_1278_reg[0]_0 [3]),
        .I1(tmp_70_reg_1189_reg_5[0]),
        .I2(tmp_70_reg_1189_reg_0[6]),
        .I3(cnv_28_V_V_dout[0]),
        .O(\tmp_349_reg_1278[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_349_reg_1278[0]_i_6 
       (.I0(\tmp_349_reg_1278_reg[0]_i_3_n_13 ),
        .I1(\tmp_349_reg_1278_reg[0]_0 [2]),
        .O(\tmp_349_reg_1278[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_349_reg_1278[0]_i_7 
       (.I0(\tmp_349_reg_1278_reg[0]_i_3_n_14 ),
        .I1(\tmp_349_reg_1278_reg[0]_0 [1]),
        .O(\tmp_349_reg_1278[0]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_349_reg_1278[0]_i_8 
       (.I0(\tmp_349_reg_1278_reg[0]_2 ),
        .I1(\tmp_349_reg_1278_reg[0]_0 [0]),
        .O(tmp_350_fu_684_p1__0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_349_reg_1278[0]_i_9 
       (.I0(tmp_70_reg_1189_reg_0[2]),
        .I1(cnv_28_V_V_dout[4]),
        .I2(tmp_70_reg_1189_reg_0[1]),
        .I3(cnv_28_V_V_dout[5]),
        .I4(cnv_28_V_V_dout[6]),
        .I5(tmp_70_reg_1189_reg_0[0]),
        .O(\tmp_349_reg_1278[0]_i_9_n_7 ));
  FDRE \tmp_349_reg_1278_reg[0] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(tmp_350_fu_684_p1),
        .Q(tmp_349_reg_1278),
        .R(1'b0));
  CARRY4 \tmp_349_reg_1278_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_70_reg_1189_reg_10,\tmp_349_reg_1278_reg[0]_i_1_n_8 ,\tmp_349_reg_1278_reg[0]_i_1_n_9 ,\tmp_349_reg_1278_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_349_reg_1278[0]_i_2_n_7 ,\tmp_349_reg_1278_reg[0]_i_3_n_13 ,\tmp_349_reg_1278_reg[0]_i_3_n_14 ,\tmp_349_reg_1278_reg[0]_2 }),
        .O({tmp_350_fu_684_p1,tmp_70_reg_1189_reg_11,\NLW_tmp_349_reg_1278_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_349_reg_1278[0]_i_5_n_7 ,\tmp_349_reg_1278[0]_i_6_n_7 ,\tmp_349_reg_1278[0]_i_7_n_7 ,tmp_350_fu_684_p1__0}));
  CARRY4 \tmp_349_reg_1278_reg[0]_i_3 
       (.CI(\tmp_349_reg_1278_reg[0]_1 ),
        .CO({\tmp_349_reg_1278_reg[0]_i_3_n_7 ,\tmp_349_reg_1278_reg[0]_i_3_n_8 ,\tmp_349_reg_1278_reg[0]_i_3_n_9 ,\tmp_349_reg_1278_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_349_reg_1278[0]_i_9_n_7 ,\tmp_349_reg_1278[0]_i_10_n_7 ,\tmp_349_reg_1278[0]_i_11_n_7 ,\tmp_349_reg_1278[0]_i_12_n_7 }),
        .O({tmp_70_reg_1189_reg_5,\tmp_349_reg_1278_reg[0]_i_3_n_13 ,\tmp_349_reg_1278_reg[0]_i_3_n_14 }),
        .S({\tmp_349_reg_1278[0]_i_13_n_7 ,\tmp_349_reg_1278[0]_i_14_n_7 ,\tmp_349_reg_1278[0]_i_15_n_7 ,\tmp_349_reg_1278[0]_i_16_n_7 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "28672" *) 
  (* RTL_RAM_NAME = "tmp_70_reg_1189" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h00000000000003000000000000002C00007F007F0400000000007F0000000000),
    .INIT_15(256'h007F000600027F01000000002E01000000000001010000000000000200020000),
    .INIT_16(256'h0000000001007D000000000000000A00000200007E0000000000010000010000),
    .INIT_17(256'h00070001007F0100000001000C7F000000000000000000000000007E00007F00),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h000000007F007F010100000000010100007F001B7E0000000000000000000100),
    .INIT_1D(256'h0003000000001D7F00000100017F00000000007F000000000000007F007E1900),
    .INIT_1E(256'h000000000000030000000000000001000000000401000000007F7F00007F0000),
    .INIT_1F(256'h007D0000007F02000000000000020000000000017F0000000000000300010800),
    .INIT_20(256'h00000000160000000000000000000000001200010100000000007F00007F0000),
    .INIT_21(256'h007F00000000010100000000010D0000000000150000000000000000001E0100),
    .INIT_22(256'h0000000004007F000000000000007F0000040000010000000000010000007F00),
    .INIT_23(256'h007F00000000007F000000007F02000000000005000000000000007F00067F00),
    .INIT_24(256'h0000000000000B000000000000000000000000007F00000000060B00000D0000),
    .INIT_25(256'h00060000000C007F000000007F000000000000000D0000000000000C00007F00),
    .INIT_26(256'h0000000000000400000000000000000000000000020000000001030000030000),
    .INIT_27(256'h007D000000010002000000000001000000000000030000000000000800000100),
    .INIT_28(256'h000000007F007F000000000000010100007F001B7E0000000000000000000000),
    .INIT_29(256'h0002000000001D7F00000000017F00000000007F000000000000007E007E1900),
    .INIT_2A(256'h000000000000030000000000000001000000000401000000007F7F00007F0000),
    .INIT_2B(256'h007D0000007F02000000000001010000000000007F0000000000000300010800),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h00000000000000060700000000060000000000007F0000000000000000000500),
    .INIT_31(256'h0001000000000000000008000000000000030000000000000000000000000000),
    .INIT_32(256'h00000000000001010100000000010000000000000000000000007F0000000100),
    .INIT_33(256'h007F0000007F0000000002000000000000010000000000000000000200000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h000000007F007E111400000000100000007F007F7E0000000000010000000E00),
    .INIT_4D(256'h0003000000000001000016007F7F00000009007F000000000000007E007F7F00),
    .INIT_4E(256'h00000000010003040400000000030000000100000000000000007E0000000300),
    .INIT_4F(256'h007E0000007F0001000005000001000000020000000000000000000400010000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h000000007F007E151900000000147F00007F007F7E0000000000010000001200),
    .INIT_59(256'h000400000000000100001B007F7F0000000C007F000000000000007E007E7F00),
    .INIT_5A(256'h00000000010004050500000000040000000100000000000000007D0000000400),
    .INIT_5B(256'h007D0000007E7F010000070000010000000200007F0000000000000500010000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h000000007F007E151800000000137F00007F00007E0000000000010000001100),
    .INIT_69(256'h000400000001010100001B007F7F0000000C0000000000000000007E007F0000),
    .INIT_6A(256'h00000000010003050500000000040000000100000000000000007D00007F0300),
    .INIT_6B(256'h007C0000007E7F010000070000010000000200007F0000000000000500010000),
    .INIT_6C(256'h0000000001000B000000000000000000000000007F00000000060B00000C0000),
    .INIT_6D(256'h00060000000C017F000000007F000000000000010C0000000000000B00010000),
    .INIT_6E(256'h0000000000000400000000000000000000000000020000000001030000030000),
    .INIT_6F(256'h007D000000017F02000000000001000000000000030000000000000800000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h000000007F007E131600000000110000007F00007E0000000000010000000F00),
    .INIT_7D(256'h0004000000010001000018007F7F0000000A0000000000000000007E007F7F00),
    .INIT_7E(256'h00000000000003040500000000040000000100000000000000007E00007F0300),
    .INIT_7F(256'h007D0000007E7F010000060000010000000200007F0000000000000400010000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    tmp_70_reg_1189_reg
       (.ADDRARDADDR({1'b1,tmp_70_fu_391_p2,sel0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_70_reg_1189_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_70_reg_1189_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_70_reg_1189_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_70_reg_1189_reg_DOADO_UNCONNECTED[31:7],tmp_70_reg_1189_reg_0}),
        .DOBDO(NLW_tmp_70_reg_1189_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_70_reg_1189_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_70_reg_1189_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_70_reg_1189_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_11760),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_70_reg_1189_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_70_reg_1189_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_70_reg_1189_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights6_m_weights_V_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_70_reg_1189_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "24576" *) 
  (* RTL_RAM_NAME = "tmp_70_reg_1189" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h000000003F003F010100000000010000003F001A3E0000000000000000000100),
    .INIT_05(256'h0003000000001C3F00000100013F00000000003F000000000000003F003F1800),
    .INIT_06(256'h000000000000030000000000000001000000000401000000003F3F00003F0000),
    .INIT_07(256'h003E0000003F02000000000000010000000000003F0000000000000300010800),
    .INIT_08(256'h0000000001000B000000000000000000000000003F00000000060B00000D0000),
    .INIT_09(256'h00060000000C003F0000000000000000000000010D0000000000000C00013F00),
    .INIT_0A(256'h0000000000000400000000000000000000000000020000000001030000030000),
    .INIT_0B(256'h003D000000010002000000000001000000000000030000000000000800000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000015000000000000000000000000120001010000000000000000000000),
    .INIT_15(256'h003F00000000010200000000010D0000000000150000000000000000001D0100),
    .INIT_16(256'h0000000004003F00000000000000000000040000010000000000010000003F00),
    .INIT_17(256'h003F00000000003F000000003F02000000000004000000000000000000050000),
    .INIT_18(256'h0000000001000A000000000000003F000000003F3F00000000060B00000C0000),
    .INIT_19(256'h00060000000C003F000000003F000000000000010C0000000000000B00013F00),
    .INIT_1A(256'h0000000000000400000000000000000000000001020000000001030000040000),
    .INIT_1B(256'h003D000000020002000000000001000000000000030000000000000800000100),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h000000003F003E1013000000000F0000003F00003E0000000000010000000E00),
    .INIT_25(256'h0003000000010001000015003F3F00000009003F000000000000003E003E0000),
    .INIT_26(256'h000000000100030404000000000300000001003F0000000000003E00003F0300),
    .INIT_27(256'h003E0000003E3F010000050000010000000200003F0000000000000400010000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h00000000000009000000000000000000000000003F00000000050900000B0000),
    .INIT_31(256'h00050000000A003F000000003F000000000000000B0000000000000A00003F00),
    .INIT_32(256'h0000000000000300000000000000000000000000020000000001020000030000),
    .INIT_33(256'h003D000000010001000000000001000000000000030000000000000600000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h00000000000007000000000000000000000000003F0000000004070000080000),
    .INIT_3D(256'h000400000008003F000000000000000000000000080000000000000700003F00),
    .INIT_3E(256'h0000000000000200000000000000000000000000010000000001020000020000),
    .INIT_3F(256'h003E000000010001000000000000000000000000020000000000000500000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000016003F000000000000000000001200010100000000003F00003F0000),
    .INIT_59(256'h003F0000003F010100000000010D0000000000153F0000000000003F001D0100),
    .INIT_5A(256'h0000000004003F00000000000000000000040000000000000000020000010000),
    .INIT_5B(256'h003F00000000003F000000003F02000000000004000000000000000000050000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000003F0C0E000000000B0000000000003E0000000000010000000A00),
    .INIT_65(256'h0002000000000101000010003F3F000000070000000000000000003F003F0000),
    .INIT_66(256'h00000000000002030300000000020000000100000000000000003E00003F0200),
    .INIT_67(256'h003E0000003F3F010000040000010000000100003F0000000000000200010000),
    .INIT_68(256'h0000000014000000000000000000000000110001010000000000000000000000),
    .INIT_69(256'h003F00000000010100000000010C0000000000140000000000000000001B0100),
    .INIT_6A(256'h0000000004003F00000000000000000000040000010000000000020000010000),
    .INIT_6B(256'h003F00000000003F000000003F02000000000005000000000000000000060000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000A000000000000000000000000003F00000000050A00000C0000),
    .INIT_79(256'h00060000000B003F0000000000000000000000000C0000000000000B00003F00),
    .INIT_7A(256'h0000000000000300000000000000000000000000020000000001030000030000),
    .INIT_7B(256'h003D000000010001000000000001000000000000030000000000000700000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    tmp_70_reg_1189_reg_rep
       (.ADDRARDADDR({1'b1,tmp_70_fu_391_p2,sel0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_70_reg_1189_reg_rep_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_70_reg_1189_reg_rep_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_70_reg_1189_reg_rep_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_70_reg_1189_reg_rep_DOADO_UNCONNECTED[31:6],DOADO}),
        .DOBDO(NLW_tmp_70_reg_1189_reg_rep_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_70_reg_1189_reg_rep_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_70_reg_1189_reg_rep_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_70_reg_1189_reg_rep_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_11760),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_70_reg_1189_reg_rep_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_70_reg_1189_reg_rep_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_70_reg_1189_reg_rep_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights6_m_weights_V_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_70_reg_1189_reg_rep_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "28672" *) 
  (* RTL_RAM_NAME = "tmp_70_reg_1189" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000006000000000000000000000000050000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000004000000000006000000000000000000080000),
    .INIT_06(256'h0000000001000000000000000000000000010000000000000000010000000000),
    .INIT_07(256'h0000000000000000000000000001000000000001000000000000000000020000),
    .INIT_08(256'h00000000000002010100000000002D00007F00000400000000007F00007F0100),
    .INIT_09(256'h007F000600017F01000000002F01000000000001000000000000000100020000),
    .INIT_0A(256'h0000000001007D000000000000000C00000200007E0000000000020000020000),
    .INIT_0B(256'h00070002007F0100000000000E7F000000000000000000000000007F00007F00),
    .INIT_0C(256'h00000000010008000000000000000000000000007F00000000040800000A0000),
    .INIT_0D(256'h000400000009007F000000007F000000000000010A0000000000000900017F00),
    .INIT_0E(256'h0000000000000300000000000000000000000000010000000001020000030000),
    .INIT_0F(256'h007E000000010001000000000001000000000000030000000000000600000000),
    .INIT_10(256'h0000000001000B0000000000000000000000007F7F00000000060B00000D0000),
    .INIT_11(256'h00060000000D007F000000007F000000000000010D0000000000000C00017F00),
    .INIT_12(256'h0000000000000400000000000000000000000000020000000001030000030000),
    .INIT_13(256'h007D000000010002000000000001000000000000030000000000000800000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000A000000000000000000000000007F00000000060B00000C0000),
    .INIT_2D(256'h00060000000C007F000000007F000000000000010C0000000000000B00017F00),
    .INIT_2E(256'h0000000000000400000000000000000000000000020000000001030000030000),
    .INIT_2F(256'h007D000000017F01000000000001000000000000030000000000000700000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h00000000000005000000000000000000000000007F0000000003050000060000),
    .INIT_39(256'h0003000000060000000000000000000000000000060000000000000500007F00),
    .INIT_3A(256'h0000000000000200000000000000000000000000010000000001010000010000),
    .INIT_3B(256'h007E000000000001000000000000000000000000010000000000000400000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000001000A000000000000000000000000007F00000000060B00000C0000),
    .INIT_45(256'h00060000000C007F0000000000000000000000010C0000000000000B00017F00),
    .INIT_46(256'h0000000000000400000000000000000000000000020000000001030000030000),
    .INIT_47(256'h007D000000010001000000000001000000000000030000000000000700000000),
    .INIT_48(256'h000000007F0000010100000000010000007F001B7E0000000000000000000100),
    .INIT_49(256'h0003000000001D7F00000100017F00000000007F000000000000007F007F1900),
    .INIT_4A(256'h000000000000030000000000000000000000000401000000007F7F00007F0000),
    .INIT_4B(256'h007D0000007F02000000000000020000000000017F0000000000000300010800),
    .INIT_4C(256'h000000007F007E161900000000140000007F00007D0000000000010000001200),
    .INIT_4D(256'h000400000001000100001C007F7F0000000C007F000000000000007E007F7F00),
    .INIT_4E(256'h00000000000004050600000000057F00000100000000000000007D00007F0400),
    .INIT_4F(256'h007C0000007E7F010000070000010000000200007F0000000000000500010000),
    .INIT_50(256'h00000000000008000000000000000000000000007F0000000004080000090000),
    .INIT_51(256'h000400000009007F000000000000000000000000090000000000000800000000),
    .INIT_52(256'h0000000000000300000000000000000000000000010000000001020000020000),
    .INIT_53(256'h007E000000010001000000000001000000000000020000000000000500000000),
    .INIT_54(256'h0000000000000A0000000000000000000000007F7F00000000050A00000C0000),
    .INIT_55(256'h00060000000B007F0000000000000000000000000C0000000000000B00007F00),
    .INIT_56(256'h0000000000000400000000000000000000000000020000000001030000030000),
    .INIT_57(256'h007D0000000100020000000000000000000000000300000000000007007F0100),
    .INIT_58(256'h00000000000002000100000000002D000000007F0400000000007E00007E0100),
    .INIT_59(256'h007E000600017E01000000002F01000000000001000000000000000100020000),
    .INIT_5A(256'h0000000001007E000000000000000C00000200007F0000000000020000020000),
    .INIT_5B(256'h00080001007F0100000001000E7F000000000000010000000000007F00007F00),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000001000B000000000000007F000000007F7F00000000060B00000C0000),
    .INIT_65(256'h00060000000C007F000000007F000000000000010C0000000000000B00017F00),
    .INIT_66(256'h0000000000000400000000000000000000000000020000000001030000030000),
    .INIT_67(256'h007C000000010002000000000001000000000000030000000000000800000000),
    .INIT_68(256'h000000007F00000101000000000101000000001C7E0000000000000000000100),
    .INIT_69(256'h0003000000001E7F00000100017F00000000007F000000000000007F007F1A00),
    .INIT_6A(256'h000000000000030000000000000001000000000402000000007F7F00007F0000),
    .INIT_6B(256'h007D0000007F02000000000000020000000000007F0000000000000300010800),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    tmp_70_reg_1189_reg_rep__0
       (.ADDRARDADDR({1'b1,tmp_70_fu_391_p2,sel0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_70_reg_1189_reg_rep__0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_70_reg_1189_reg_rep__0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_70_reg_1189_reg_rep__0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_70_reg_1189_reg_rep__0_DOADO_UNCONNECTED[31:7],tmp_70_reg_1189_reg_rep__0_0}),
        .DOBDO(NLW_tmp_70_reg_1189_reg_rep__0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_70_reg_1189_reg_rep__0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_70_reg_1189_reg_rep__0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_70_reg_1189_reg_rep__0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_11760),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_70_reg_1189_reg_rep__0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_70_reg_1189_reg_rep__0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_70_reg_1189_reg_rep__0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights6_m_weights_V_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_70_reg_1189_reg_rep__0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "28672" *) 
  (* RTL_RAM_NAME = "tmp_70_reg_1189" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h000000007F007E161900000000140000007F00007D0000000000010000001200),
    .INIT_21(256'h000400000001000100001C00007F0000000C007F000000000000007E007E0000),
    .INIT_22(256'h00000000000003050500000000047F000001007F0000000000007D00007F0400),
    .INIT_23(256'h007D0000007E7F010000070000010000000200007F0000000000000500010000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000400000000000000000000000000000000000002040000050000),
    .INIT_29(256'h0002000000040000000000000000000000000000050000000000000400000000),
    .INIT_2A(256'h0000000000000100000000000000000000000000010000000000010000010000),
    .INIT_2B(256'h007F000000000001000000000000000000000000010000000000000300000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h000000007F007E171B00000000157F00007F007F7D0000000000010000001300),
    .INIT_3D(256'h000400000001000100001E007F7F0000000D007F000000000000007E007E7F00),
    .INIT_3E(256'h00000000010004050600000000050000000100000000000000017D0000000400),
    .INIT_3F(256'h007C0000007E7F01000007000002000000020000000000000000000600010000),
    .INIT_40(256'h0000000000000100000000000000000000000000000000000001020000020000),
    .INIT_41(256'h0001000000020000000000000000000000000000020000000000000200000000),
    .INIT_42(256'h0000000000000100000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000100000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h00000000000002000100000000002B00000000000300000000007F00007F0100),
    .INIT_49(256'h007F000600017F01000000002E01000000000001000000000000000100020000),
    .INIT_4A(256'h0000000001007D000000000000000C00000200007E0000000000010000020000),
    .INIT_4B(256'h00070001007F0100000000000D7F000000000000000000000000007F00007F00),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h000000007F007F010000000000010000007F001A7E0000000000000000000000),
    .INIT_5D(256'h0003000000001B7F00000000017F00000000007F000000000000007F007F1800),
    .INIT_5E(256'h000000000000030000000000000001000000000501000000007F7F00007F0000),
    .INIT_5F(256'h007E0000007F02000000000000010000000000007F0000000000000300010800),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h000000001700007F0000000000000000001300010200000000007F00007F0000),
    .INIT_7D(256'h007E00000000000200007F00010E0000000000160000000000000000001F0100),
    .INIT_7E(256'h0000000004007F000000000000007F0000040000000000000000020000010000),
    .INIT_7F(256'h007F00000000007F000000007F02000000000005000000000000007F00060000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    tmp_70_reg_1189_reg_rep__1
       (.ADDRARDADDR({1'b1,tmp_70_fu_391_p2,sel0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_70_reg_1189_reg_rep__1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_70_reg_1189_reg_rep__1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_70_reg_1189_reg_rep__1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_70_reg_1189_reg_rep__1_DOADO_UNCONNECTED[31:7],tmp_70_reg_1189_reg_rep__1_0}),
        .DOBDO(NLW_tmp_70_reg_1189_reg_rep__1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_70_reg_1189_reg_rep__1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_70_reg_1189_reg_rep__1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_70_reg_1189_reg_rep__1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_11760),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_70_reg_1189_reg_rep__1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_70_reg_1189_reg_rep__1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_70_reg_1189_reg_rep__1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights6_m_weights_V_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_70_reg_1189_reg_rep__1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h02)) 
    tmp_70_reg_1189_reg_rep_i_1
       (.I0(\ap_CS_fsm_reg_n_7_[1] ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(exitcond_flatten5_fu_271_p2),
        .O(nm_t_mid2_reg_11760));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_70_reg_1189_reg_rep_i_10
       (.I0(sf_reg_228[0]),
        .I1(p_0_in1_out),
        .O(sel0[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    tmp_70_reg_1189_reg_rep_i_11
       (.I0(p_0_in6_out),
        .I1(\nm_reg_217[4]_i_3_n_7 ),
        .I2(p_0_in1_out),
        .I3(\nm_reg_217_reg_n_7_[4] ),
        .O(tmp_67_mid2_fu_363_p3[11]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    tmp_70_reg_1189_reg_rep_i_12
       (.I0(\nm_reg_217_reg_n_7_[1] ),
        .I1(\nm_reg_217_reg_n_7_[0] ),
        .I2(\nm_reg_217_reg_n_7_[2] ),
        .I3(p_0_in6_out),
        .I4(exitcond_flatten_fu_283_p2),
        .I5(\nm_reg_217_reg_n_7_[3] ),
        .O(tmp_67_mid2_fu_363_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_70_reg_1189_reg_rep_i_13
       (.I0(sf_reg_228[7]),
        .I1(p_0_in1_out),
        .O(tmp_70_reg_1189_reg_rep_i_13_n_7));
  LUT5 #(
    .INIT(32'h007F0080)) 
    tmp_70_reg_1189_reg_rep_i_14
       (.I0(\nm_reg_217_reg_n_7_[1] ),
        .I1(\nm_reg_217_reg_n_7_[0] ),
        .I2(p_0_in6_out),
        .I3(exitcond_flatten_fu_283_p2),
        .I4(\nm_reg_217_reg_n_7_[2] ),
        .O(tmp_67_mid2_fu_363_p3[9]));
  LUT4 #(
    .INIT(16'h0708)) 
    tmp_70_reg_1189_reg_rep_i_15
       (.I0(\nm_reg_217_reg_n_7_[0] ),
        .I1(p_0_in6_out),
        .I2(exitcond_flatten_fu_283_p2),
        .I3(\nm_reg_217_reg_n_7_[1] ),
        .O(tmp_67_mid2_fu_363_p3[8]));
  LUT4 #(
    .INIT(16'hCC1E)) 
    tmp_70_reg_1189_reg_rep_i_16
       (.I0(sf_reg_228[7]),
        .I1(p_0_in6_out),
        .I2(\nm_reg_217_reg_n_7_[0] ),
        .I3(exitcond_flatten_fu_283_p2),
        .O(tmp_70_reg_1189_reg_rep_i_16_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_70_reg_1189_reg_rep_i_17
       (.I0(sf_reg_228[6]),
        .I1(p_0_in1_out),
        .O(tmp_70_reg_1189_reg_rep_i_17_n_7));
  LUT3 #(
    .INIT(8'h08)) 
    tmp_70_reg_1189_reg_rep_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(\ap_CS_fsm_reg_n_7_[1] ),
        .I2(ap_block_pp0_stage0_subdone),
        .O(weights6_m_weights_V_1_ce0));
  CARRY4 tmp_70_reg_1189_reg_rep_i_3
       (.CI(tmp_70_reg_1189_reg_rep_i_4_n_7),
        .CO({NLW_tmp_70_reg_1189_reg_rep_i_3_CO_UNCONNECTED[3:1],tmp_70_reg_1189_reg_rep_i_3_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_70_reg_1189_reg_rep_i_3_O_UNCONNECTED[3:2],tmp_70_fu_391_p2[11:10]}),
        .S({1'b0,1'b0,tmp_67_mid2_fu_363_p3[11:10]}));
  CARRY4 tmp_70_reg_1189_reg_rep_i_4
       (.CI(1'b0),
        .CO({tmp_70_reg_1189_reg_rep_i_4_n_7,tmp_70_reg_1189_reg_rep_i_4_n_8,tmp_70_reg_1189_reg_rep_i_4_n_9,tmp_70_reg_1189_reg_rep_i_4_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_70_reg_1189_reg_rep_i_13_n_7,1'b0}),
        .O(tmp_70_fu_391_p2[9:6]),
        .S({tmp_67_mid2_fu_363_p3[9:8],tmp_70_reg_1189_reg_rep_i_16_n_7,tmp_70_reg_1189_reg_rep_i_17_n_7}));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_70_reg_1189_reg_rep_i_5
       (.I0(sf_reg_228[5]),
        .I1(p_0_in1_out),
        .O(sel0[5]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_70_reg_1189_reg_rep_i_6
       (.I0(sf_reg_228[4]),
        .I1(p_0_in1_out),
        .O(sel0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_70_reg_1189_reg_rep_i_7
       (.I0(sf_reg_228[3]),
        .I1(p_0_in1_out),
        .O(sel0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_70_reg_1189_reg_rep_i_8
       (.I0(sf_reg_228[2]),
        .I1(p_0_in1_out),
        .O(sel0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_70_reg_1189_reg_rep_i_9
       (.I0(sf_reg_228[1]),
        .I1(p_0_in1_out),
        .O(sel0[1]));
  LUT6 #(
    .INIT(64'h00F700F7000000F7)) 
    \tmp_76_reg_1238[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_7),
        .I1(tmp_82_reg_1194_pp0_iter3_reg),
        .I2(cnv_29PRL_V_V_full_n),
        .I3(\exitcond_flatten5_reg_1167_pp0_iter1_reg_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_28_V_V_empty_n),
        .O(tmp_203_1_reg_12530));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_76_reg_1238[0]_i_6 
       (.I0(DOADO[1]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(DOADO[2]),
        .I3(cnv_28_V_V_dout[0]),
        .O(tmp_70_reg_1189_reg_rep_2));
  FDRE \tmp_76_reg_1238_reg[0] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(tmp_76_fu_502_p2),
        .Q(tmp_76_reg_1238),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \tmp_82_reg_1194[0]_i_1 
       (.I0(\tmp_82_reg_1194[0]_i_2_n_7 ),
        .I1(sf_reg_228[6]),
        .I2(\tmp_82_reg_1194[0]_i_3_n_7 ),
        .I3(sel0__0),
        .I4(nm_t_mid2_reg_11760),
        .I5(\tmp_82_reg_1194_reg_n_7_[0] ),
        .O(\tmp_82_reg_1194[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_82_reg_1194[0]_i_2 
       (.I0(p_0_in1_out),
        .I1(sf_reg_228[5]),
        .O(\tmp_82_reg_1194[0]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp_82_reg_1194[0]_i_3 
       (.I0(sf_reg_228[2]),
        .I1(sf_reg_228[3]),
        .I2(sf_reg_228[4]),
        .I3(sf_reg_228[0]),
        .I4(sf_reg_228[1]),
        .O(\tmp_82_reg_1194[0]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_82_reg_1194[0]_i_4 
       (.I0(sf_reg_228[7]),
        .I1(p_0_in1_out),
        .O(sel0__0));
  FDRE \tmp_82_reg_1194_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten5_reg_11670),
        .D(\tmp_82_reg_1194_reg_n_7_[0] ),
        .Q(tmp_82_reg_1194_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7F7F7F7F700F7F7)) 
    \tmp_82_reg_1194_pp0_iter2_reg[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_7),
        .I1(tmp_82_reg_1194_pp0_iter3_reg),
        .I2(cnv_29PRL_V_V_full_n),
        .I3(\exitcond_flatten5_reg_1167_pp0_iter1_reg_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_28_V_V_empty_n),
        .O(ap_block_pp0_stage0_subdone4_in));
  FDRE \tmp_82_reg_1194_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(tmp_82_reg_1194_pp0_iter1_reg),
        .Q(tmp_82_reg_1194_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_82_reg_1194_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(tmp_82_reg_1194_pp0_iter2_reg),
        .Q(tmp_82_reg_1194_pp0_iter3_reg),
        .R(1'b0));
  FDRE \tmp_82_reg_1194_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_82_reg_1194[0]_i_1_n_7 ),
        .Q(\tmp_82_reg_1194_reg_n_7_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_92_reg_1243[3]_i_15 
       (.I0(tmp_70_reg_1189_reg_rep__0_4[0]),
        .I1(tmp_70_reg_1189_reg_rep__0_5[1]),
        .O(\tmp_92_reg_1243[3]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_92_reg_1243[3]_i_16 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[3]),
        .I1(cnv_28_V_V_dout[3]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[5]),
        .I3(cnv_28_V_V_dout[1]),
        .I4(tmp_70_reg_1189_reg_rep__0_0[4]),
        .I5(cnv_28_V_V_dout[2]),
        .O(tmp_70_reg_1189_reg_rep__0_2[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_92_reg_1243[3]_i_17 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[4]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[5]),
        .I3(cnv_28_V_V_dout[0]),
        .O(tmp_70_reg_1189_reg_rep__0_2[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_92_reg_1243[3]_i_21 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[3]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[4]),
        .I3(cnv_28_V_V_dout[0]),
        .O(tmp_70_reg_1189_reg_rep__0_13));
  LUT4 #(
    .INIT(16'h7007)) 
    \tmp_92_reg_1243[3]_i_4 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[6]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_rep__0_4[0]),
        .I3(tmp_70_reg_1189_reg_rep__0_5[1]),
        .O(tmp_70_reg_1189_reg_rep__0_3[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_92_reg_1243[3]_i_5 
       (.I0(\tmp_343_reg_1248_reg[0]_0 [3]),
        .I1(tmp_70_reg_1189_reg_rep__0_5[0]),
        .O(tmp_70_reg_1189_reg_rep__0_3[0]));
  LUT6 #(
    .INIT(64'h6A95956A956A6A95)) 
    \tmp_92_reg_1243[3]_i_8 
       (.I0(tmp_70_reg_1189_reg_rep__0_3[1]),
        .I1(tmp_70_reg_1189_reg_rep__0_0[6]),
        .I2(cnv_28_V_V_dout[2]),
        .I3(tmp_70_reg_1189_reg_rep__0_7[0]),
        .I4(tmp_70_reg_1189_reg_rep__0_4[1]),
        .I5(\tmp_92_reg_1243[3]_i_15_n_7 ),
        .O(tmp_70_reg_1189_reg_rep__0_14));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_92_reg_1243[7]_i_18 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[5]),
        .I1(cnv_28_V_V_dout[6]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[4]),
        .I3(cnv_28_V_V_dout[7]),
        .O(\tmp_92_reg_1243[7]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_92_reg_1243[7]_i_19 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[4]),
        .I1(cnv_28_V_V_dout[5]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[5]),
        .I3(cnv_28_V_V_dout[6]),
        .I4(cnv_28_V_V_dout[7]),
        .I5(tmp_70_reg_1189_reg_rep__0_0[3]),
        .O(\tmp_92_reg_1243[7]_i_19_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_92_reg_1243[7]_i_20 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[4]),
        .I1(cnv_28_V_V_dout[6]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[5]),
        .I3(cnv_28_V_V_dout[7]),
        .O(\tmp_92_reg_1243[7]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_92_reg_1243[7]_i_21 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[3]),
        .I1(cnv_28_V_V_dout[5]),
        .I2(cnv_28_V_V_dout[7]),
        .I3(tmp_70_reg_1189_reg_rep__0_0[4]),
        .I4(cnv_28_V_V_dout[6]),
        .I5(tmp_70_reg_1189_reg_rep__0_0[5]),
        .O(\tmp_92_reg_1243[7]_i_21_n_7 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_92_reg_1243[7]_i_22 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[2]),
        .I1(cnv_28_V_V_dout[6]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[1]),
        .I3(cnv_28_V_V_dout[7]),
        .O(\tmp_92_reg_1243[7]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_92_reg_1243[7]_i_23 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[1]),
        .I1(cnv_28_V_V_dout[5]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[2]),
        .I3(cnv_28_V_V_dout[6]),
        .I4(cnv_28_V_V_dout[7]),
        .I5(tmp_70_reg_1189_reg_rep__0_0[0]),
        .O(\tmp_92_reg_1243[7]_i_23_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_92_reg_1243[7]_i_24 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[1]),
        .I1(cnv_28_V_V_dout[6]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[2]),
        .I3(cnv_28_V_V_dout[7]),
        .O(\tmp_92_reg_1243[7]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_92_reg_1243[7]_i_25 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[0]),
        .I1(cnv_28_V_V_dout[5]),
        .I2(cnv_28_V_V_dout[7]),
        .I3(tmp_70_reg_1189_reg_rep__0_0[1]),
        .I4(cnv_28_V_V_dout[6]),
        .I5(tmp_70_reg_1189_reg_rep__0_0[2]),
        .O(\tmp_92_reg_1243[7]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_92_reg_1243[7]_i_26 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[5]),
        .I1(cnv_28_V_V_dout[4]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[4]),
        .I3(cnv_28_V_V_dout[5]),
        .I4(cnv_28_V_V_dout[6]),
        .I5(tmp_70_reg_1189_reg_rep__0_0[3]),
        .O(\tmp_92_reg_1243[7]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_92_reg_1243[7]_i_27 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[5]),
        .I1(cnv_28_V_V_dout[3]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[4]),
        .I3(cnv_28_V_V_dout[4]),
        .I4(cnv_28_V_V_dout[5]),
        .I5(tmp_70_reg_1189_reg_rep__0_0[3]),
        .O(\tmp_92_reg_1243[7]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_92_reg_1243[7]_i_28 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[5]),
        .I1(cnv_28_V_V_dout[2]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[4]),
        .I3(cnv_28_V_V_dout[3]),
        .I4(cnv_28_V_V_dout[4]),
        .I5(tmp_70_reg_1189_reg_rep__0_0[3]),
        .O(\tmp_92_reg_1243[7]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_92_reg_1243[7]_i_29 
       (.I0(tmp_70_reg_1189_reg_rep__0_0[5]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[4]),
        .I3(cnv_28_V_V_dout[2]),
        .I4(cnv_28_V_V_dout[3]),
        .I5(tmp_70_reg_1189_reg_rep__0_0[3]),
        .O(\tmp_92_reg_1243[7]_i_29_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_92_reg_1243[7]_i_30 
       (.I0(\tmp_92_reg_1243[7]_i_26_n_7 ),
        .I1(cnv_28_V_V_dout[6]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[4]),
        .I3(cnv_28_V_V_dout[5]),
        .I4(tmp_70_reg_1189_reg_rep__0_0[5]),
        .I5(\tmp_92_reg_1243_reg[7]_i_14_3 ),
        .O(\tmp_92_reg_1243[7]_i_30_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_92_reg_1243[7]_i_31 
       (.I0(\tmp_92_reg_1243[7]_i_27_n_7 ),
        .I1(cnv_28_V_V_dout[5]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[4]),
        .I3(cnv_28_V_V_dout[4]),
        .I4(tmp_70_reg_1189_reg_rep__0_0[5]),
        .I5(\tmp_92_reg_1243_reg[7]_i_14_2 ),
        .O(\tmp_92_reg_1243[7]_i_31_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_92_reg_1243[7]_i_32 
       (.I0(\tmp_92_reg_1243[7]_i_28_n_7 ),
        .I1(cnv_28_V_V_dout[4]),
        .I2(tmp_70_reg_1189_reg_rep__0_0[4]),
        .I3(cnv_28_V_V_dout[3]),
        .I4(tmp_70_reg_1189_reg_rep__0_0[5]),
        .I5(\tmp_92_reg_1243_reg[7]_i_14_1 ),
        .O(\tmp_92_reg_1243[7]_i_32_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_92_reg_1243[7]_i_33 
       (.I0(\tmp_92_reg_1243[7]_i_29_n_7 ),
        .I1(tmp_70_reg_1189_reg_rep__0_0[5]),
        .I2(cnv_28_V_V_dout[2]),
        .I3(\tmp_92_reg_1243_reg[7]_i_14_0 ),
        .I4(cnv_28_V_V_dout[4]),
        .I5(tmp_70_reg_1189_reg_rep__0_0[3]),
        .O(\tmp_92_reg_1243[7]_i_33_n_7 ));
  FDRE \tmp_92_reg_1243_reg[0] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(D[0]),
        .Q(tmp_92_reg_1243[0]),
        .R(1'b0));
  FDRE \tmp_92_reg_1243_reg[1] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(D[1]),
        .Q(tmp_92_reg_1243[1]),
        .R(1'b0));
  FDRE \tmp_92_reg_1243_reg[2] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(D[2]),
        .Q(tmp_92_reg_1243[2]),
        .R(1'b0));
  FDRE \tmp_92_reg_1243_reg[3] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(D[3]),
        .Q(tmp_92_reg_1243[3]),
        .R(1'b0));
  FDRE \tmp_92_reg_1243_reg[4] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(D[4]),
        .Q(tmp_92_reg_1243[4]),
        .R(1'b0));
  FDRE \tmp_92_reg_1243_reg[5] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(D[5]),
        .Q(tmp_92_reg_1243[5]),
        .R(1'b0));
  FDRE \tmp_92_reg_1243_reg[6] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(D[6]),
        .Q(tmp_92_reg_1243[6]),
        .R(1'b0));
  FDRE \tmp_92_reg_1243_reg[7] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(D[7]),
        .Q(tmp_92_reg_1243[7]),
        .R(1'b0));
  CARRY4 \tmp_92_reg_1243_reg[7]_i_10 
       (.CI(\tmp_92_reg_1243_reg[7]_i_14_n_7 ),
        .CO({\NLW_tmp_92_reg_1243_reg[7]_i_10_CO_UNCONNECTED [3],tmp_70_reg_1189_reg_rep__0_8,\NLW_tmp_92_reg_1243_reg[7]_i_10_CO_UNCONNECTED [1],\tmp_92_reg_1243_reg[7]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_92_reg_1243[7]_i_18_n_7 ,\tmp_92_reg_1243[7]_i_19_n_7 }),
        .O({\NLW_tmp_92_reg_1243_reg[7]_i_10_O_UNCONNECTED [3:2],tmp_70_reg_1189_reg_rep__0_9}),
        .S({1'b0,1'b1,\tmp_92_reg_1243[7]_i_20_n_7 ,\tmp_92_reg_1243[7]_i_21_n_7 }));
  CARRY4 \tmp_92_reg_1243_reg[7]_i_13 
       (.CI(\tmp_343_reg_1248_reg[0]_i_3_n_7 ),
        .CO({\NLW_tmp_92_reg_1243_reg[7]_i_13_CO_UNCONNECTED [3],tmp_70_reg_1189_reg_rep__0_6,\NLW_tmp_92_reg_1243_reg[7]_i_13_CO_UNCONNECTED [1],\tmp_92_reg_1243_reg[7]_i_13_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_92_reg_1243[7]_i_22_n_7 ,\tmp_92_reg_1243[7]_i_23_n_7 }),
        .O({\NLW_tmp_92_reg_1243_reg[7]_i_13_O_UNCONNECTED [3:2],tmp_70_reg_1189_reg_rep__0_7}),
        .S({1'b0,1'b1,\tmp_92_reg_1243[7]_i_24_n_7 ,\tmp_92_reg_1243[7]_i_25_n_7 }));
  CARRY4 \tmp_92_reg_1243_reg[7]_i_14 
       (.CI(\tmp_92_reg_1243[3]_i_9 ),
        .CO({\tmp_92_reg_1243_reg[7]_i_14_n_7 ,\tmp_92_reg_1243_reg[7]_i_14_n_8 ,\tmp_92_reg_1243_reg[7]_i_14_n_9 ,\tmp_92_reg_1243_reg[7]_i_14_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_reg_1243[7]_i_26_n_7 ,\tmp_92_reg_1243[7]_i_27_n_7 ,\tmp_92_reg_1243[7]_i_28_n_7 ,\tmp_92_reg_1243[7]_i_29_n_7 }),
        .O(tmp_70_reg_1189_reg_rep__0_4),
        .S({\tmp_92_reg_1243[7]_i_30_n_7 ,\tmp_92_reg_1243[7]_i_31_n_7 ,\tmp_92_reg_1243[7]_i_32_n_7 ,\tmp_92_reg_1243[7]_i_33_n_7 }));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_93_reg_1258[3]_i_12 
       (.I0(tmp_70_reg_1189_reg_rep__1_4[0]),
        .I1(tmp_70_reg_1189_reg_rep__1_5[1]),
        .O(\tmp_93_reg_1258[3]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_93_reg_1258[3]_i_13 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[3]),
        .I1(cnv_28_V_V_dout[3]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[5]),
        .I3(cnv_28_V_V_dout[1]),
        .I4(tmp_70_reg_1189_reg_rep__1_0[4]),
        .I5(cnv_28_V_V_dout[2]),
        .O(tmp_70_reg_1189_reg_rep__1_2[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_93_reg_1258[3]_i_14 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[4]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[5]),
        .I3(cnv_28_V_V_dout[0]),
        .O(tmp_70_reg_1189_reg_rep__1_2[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_93_reg_1258[3]_i_18 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[3]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[4]),
        .I3(cnv_28_V_V_dout[0]),
        .O(tmp_70_reg_1189_reg_rep__1_13));
  LUT4 #(
    .INIT(16'h7007)) 
    \tmp_93_reg_1258[3]_i_4 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[6]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_rep__1_4[0]),
        .I3(tmp_70_reg_1189_reg_rep__1_5[1]),
        .O(tmp_70_reg_1189_reg_rep__1_3[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_93_reg_1258[3]_i_5 
       (.I0(\tmp_346_reg_1263_reg[0]_0 [3]),
        .I1(tmp_70_reg_1189_reg_rep__1_5[0]),
        .O(tmp_70_reg_1189_reg_rep__1_3[0]));
  LUT6 #(
    .INIT(64'h6A95956A956A6A95)) 
    \tmp_93_reg_1258[3]_i_8 
       (.I0(tmp_70_reg_1189_reg_rep__1_3[1]),
        .I1(tmp_70_reg_1189_reg_rep__1_0[6]),
        .I2(cnv_28_V_V_dout[2]),
        .I3(tmp_70_reg_1189_reg_rep__1_7[0]),
        .I4(tmp_70_reg_1189_reg_rep__1_4[1]),
        .I5(\tmp_93_reg_1258[3]_i_12_n_7 ),
        .O(tmp_70_reg_1189_reg_rep__1_14));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_93_reg_1258[7]_i_14 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[5]),
        .I1(cnv_28_V_V_dout[6]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[4]),
        .I3(cnv_28_V_V_dout[7]),
        .O(\tmp_93_reg_1258[7]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_93_reg_1258[7]_i_15 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[4]),
        .I1(cnv_28_V_V_dout[5]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[5]),
        .I3(cnv_28_V_V_dout[6]),
        .I4(cnv_28_V_V_dout[7]),
        .I5(tmp_70_reg_1189_reg_rep__1_0[3]),
        .O(\tmp_93_reg_1258[7]_i_15_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_93_reg_1258[7]_i_16 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[4]),
        .I1(cnv_28_V_V_dout[6]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[5]),
        .I3(cnv_28_V_V_dout[7]),
        .O(\tmp_93_reg_1258[7]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_93_reg_1258[7]_i_17 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[3]),
        .I1(cnv_28_V_V_dout[5]),
        .I2(cnv_28_V_V_dout[7]),
        .I3(tmp_70_reg_1189_reg_rep__1_0[4]),
        .I4(cnv_28_V_V_dout[6]),
        .I5(tmp_70_reg_1189_reg_rep__1_0[5]),
        .O(\tmp_93_reg_1258[7]_i_17_n_7 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_93_reg_1258[7]_i_18 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[2]),
        .I1(cnv_28_V_V_dout[6]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[1]),
        .I3(cnv_28_V_V_dout[7]),
        .O(\tmp_93_reg_1258[7]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_93_reg_1258[7]_i_19 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[1]),
        .I1(cnv_28_V_V_dout[5]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[2]),
        .I3(cnv_28_V_V_dout[6]),
        .I4(cnv_28_V_V_dout[7]),
        .I5(tmp_70_reg_1189_reg_rep__1_0[0]),
        .O(\tmp_93_reg_1258[7]_i_19_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_93_reg_1258[7]_i_20 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[1]),
        .I1(cnv_28_V_V_dout[6]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[2]),
        .I3(cnv_28_V_V_dout[7]),
        .O(\tmp_93_reg_1258[7]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_93_reg_1258[7]_i_21 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[0]),
        .I1(cnv_28_V_V_dout[5]),
        .I2(cnv_28_V_V_dout[7]),
        .I3(tmp_70_reg_1189_reg_rep__1_0[1]),
        .I4(cnv_28_V_V_dout[6]),
        .I5(tmp_70_reg_1189_reg_rep__1_0[2]),
        .O(\tmp_93_reg_1258[7]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_93_reg_1258[7]_i_22 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[5]),
        .I1(cnv_28_V_V_dout[4]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[4]),
        .I3(cnv_28_V_V_dout[5]),
        .I4(cnv_28_V_V_dout[6]),
        .I5(tmp_70_reg_1189_reg_rep__1_0[3]),
        .O(\tmp_93_reg_1258[7]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_93_reg_1258[7]_i_23 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[5]),
        .I1(cnv_28_V_V_dout[3]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[4]),
        .I3(cnv_28_V_V_dout[4]),
        .I4(cnv_28_V_V_dout[5]),
        .I5(tmp_70_reg_1189_reg_rep__1_0[3]),
        .O(\tmp_93_reg_1258[7]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_93_reg_1258[7]_i_24 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[5]),
        .I1(cnv_28_V_V_dout[2]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[4]),
        .I3(cnv_28_V_V_dout[3]),
        .I4(cnv_28_V_V_dout[4]),
        .I5(tmp_70_reg_1189_reg_rep__1_0[3]),
        .O(\tmp_93_reg_1258[7]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_93_reg_1258[7]_i_25 
       (.I0(tmp_70_reg_1189_reg_rep__1_0[5]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[4]),
        .I3(cnv_28_V_V_dout[2]),
        .I4(cnv_28_V_V_dout[3]),
        .I5(tmp_70_reg_1189_reg_rep__1_0[3]),
        .O(\tmp_93_reg_1258[7]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_93_reg_1258[7]_i_26 
       (.I0(\tmp_93_reg_1258[7]_i_22_n_7 ),
        .I1(cnv_28_V_V_dout[6]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[4]),
        .I3(cnv_28_V_V_dout[5]),
        .I4(tmp_70_reg_1189_reg_rep__1_0[5]),
        .I5(\tmp_93_reg_1258_reg[7]_i_11_3 ),
        .O(\tmp_93_reg_1258[7]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_93_reg_1258[7]_i_27 
       (.I0(\tmp_93_reg_1258[7]_i_23_n_7 ),
        .I1(cnv_28_V_V_dout[5]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[4]),
        .I3(cnv_28_V_V_dout[4]),
        .I4(tmp_70_reg_1189_reg_rep__1_0[5]),
        .I5(\tmp_93_reg_1258_reg[7]_i_11_2 ),
        .O(\tmp_93_reg_1258[7]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_93_reg_1258[7]_i_28 
       (.I0(\tmp_93_reg_1258[7]_i_24_n_7 ),
        .I1(cnv_28_V_V_dout[4]),
        .I2(tmp_70_reg_1189_reg_rep__1_0[4]),
        .I3(cnv_28_V_V_dout[3]),
        .I4(tmp_70_reg_1189_reg_rep__1_0[5]),
        .I5(\tmp_93_reg_1258_reg[7]_i_11_1 ),
        .O(\tmp_93_reg_1258[7]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_93_reg_1258[7]_i_29 
       (.I0(\tmp_93_reg_1258[7]_i_25_n_7 ),
        .I1(tmp_70_reg_1189_reg_rep__1_0[5]),
        .I2(cnv_28_V_V_dout[2]),
        .I3(\tmp_93_reg_1258_reg[7]_i_11_0 ),
        .I4(cnv_28_V_V_dout[4]),
        .I5(tmp_70_reg_1189_reg_rep__1_0[3]),
        .O(\tmp_93_reg_1258[7]_i_29_n_7 ));
  FDRE \tmp_93_reg_1258_reg[0] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_93_reg_1258_reg[7]_0 [0]),
        .Q(tmp_93_reg_1258[0]),
        .R(1'b0));
  FDRE \tmp_93_reg_1258_reg[1] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_93_reg_1258_reg[7]_0 [1]),
        .Q(tmp_93_reg_1258[1]),
        .R(1'b0));
  FDRE \tmp_93_reg_1258_reg[2] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_93_reg_1258_reg[7]_0 [2]),
        .Q(tmp_93_reg_1258[2]),
        .R(1'b0));
  FDRE \tmp_93_reg_1258_reg[3] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_93_reg_1258_reg[7]_0 [3]),
        .Q(tmp_93_reg_1258[3]),
        .R(1'b0));
  FDRE \tmp_93_reg_1258_reg[4] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_93_reg_1258_reg[7]_0 [4]),
        .Q(tmp_93_reg_1258[4]),
        .R(1'b0));
  FDRE \tmp_93_reg_1258_reg[5] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_93_reg_1258_reg[7]_0 [5]),
        .Q(tmp_93_reg_1258[5]),
        .R(1'b0));
  FDRE \tmp_93_reg_1258_reg[6] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_93_reg_1258_reg[7]_0 [6]),
        .Q(tmp_93_reg_1258[6]),
        .R(1'b0));
  FDRE \tmp_93_reg_1258_reg[7] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_93_reg_1258_reg[7]_0 [7]),
        .Q(tmp_93_reg_1258[7]),
        .R(1'b0));
  CARRY4 \tmp_93_reg_1258_reg[7]_i_10 
       (.CI(\tmp_346_reg_1263_reg[0]_i_3_n_7 ),
        .CO({\NLW_tmp_93_reg_1258_reg[7]_i_10_CO_UNCONNECTED [3],tmp_70_reg_1189_reg_rep__1_6,\NLW_tmp_93_reg_1258_reg[7]_i_10_CO_UNCONNECTED [1],\tmp_93_reg_1258_reg[7]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_93_reg_1258[7]_i_18_n_7 ,\tmp_93_reg_1258[7]_i_19_n_7 }),
        .O({\NLW_tmp_93_reg_1258_reg[7]_i_10_O_UNCONNECTED [3:2],tmp_70_reg_1189_reg_rep__1_7}),
        .S({1'b0,1'b1,\tmp_93_reg_1258[7]_i_20_n_7 ,\tmp_93_reg_1258[7]_i_21_n_7 }));
  CARRY4 \tmp_93_reg_1258_reg[7]_i_11 
       (.CI(\tmp_93_reg_1258[3]_i_9 ),
        .CO({\tmp_93_reg_1258_reg[7]_i_11_n_7 ,\tmp_93_reg_1258_reg[7]_i_11_n_8 ,\tmp_93_reg_1258_reg[7]_i_11_n_9 ,\tmp_93_reg_1258_reg[7]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_93_reg_1258[7]_i_22_n_7 ,\tmp_93_reg_1258[7]_i_23_n_7 ,\tmp_93_reg_1258[7]_i_24_n_7 ,\tmp_93_reg_1258[7]_i_25_n_7 }),
        .O(tmp_70_reg_1189_reg_rep__1_4),
        .S({\tmp_93_reg_1258[7]_i_26_n_7 ,\tmp_93_reg_1258[7]_i_27_n_7 ,\tmp_93_reg_1258[7]_i_28_n_7 ,\tmp_93_reg_1258[7]_i_29_n_7 }));
  CARRY4 \tmp_93_reg_1258_reg[7]_i_9 
       (.CI(\tmp_93_reg_1258_reg[7]_i_11_n_7 ),
        .CO({\NLW_tmp_93_reg_1258_reg[7]_i_9_CO_UNCONNECTED [3],tmp_70_reg_1189_reg_rep__1_8,\NLW_tmp_93_reg_1258_reg[7]_i_9_CO_UNCONNECTED [1],\tmp_93_reg_1258_reg[7]_i_9_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_93_reg_1258[7]_i_14_n_7 ,\tmp_93_reg_1258[7]_i_15_n_7 }),
        .O({\NLW_tmp_93_reg_1258_reg[7]_i_9_O_UNCONNECTED [3:2],tmp_70_reg_1189_reg_rep__1_9}),
        .S({1'b0,1'b1,\tmp_93_reg_1258[7]_i_16_n_7 ,\tmp_93_reg_1258[7]_i_17_n_7 }));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_94_reg_1273[3]_i_12 
       (.I0(tmp_70_reg_1189_reg_4[0]),
        .I1(tmp_70_reg_1189_reg_5[1]),
        .O(\tmp_94_reg_1273[3]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_94_reg_1273[3]_i_13 
       (.I0(tmp_70_reg_1189_reg_0[3]),
        .I1(cnv_28_V_V_dout[3]),
        .I2(tmp_70_reg_1189_reg_0[5]),
        .I3(cnv_28_V_V_dout[1]),
        .I4(tmp_70_reg_1189_reg_0[4]),
        .I5(cnv_28_V_V_dout[2]),
        .O(tmp_70_reg_1189_reg_2[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_94_reg_1273[3]_i_14 
       (.I0(tmp_70_reg_1189_reg_0[4]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_0[5]),
        .I3(cnv_28_V_V_dout[0]),
        .O(tmp_70_reg_1189_reg_2[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_94_reg_1273[3]_i_18 
       (.I0(tmp_70_reg_1189_reg_0[3]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_0[4]),
        .I3(cnv_28_V_V_dout[0]),
        .O(tmp_70_reg_1189_reg_13));
  LUT4 #(
    .INIT(16'h7007)) 
    \tmp_94_reg_1273[3]_i_4 
       (.I0(tmp_70_reg_1189_reg_0[6]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_4[0]),
        .I3(tmp_70_reg_1189_reg_5[1]),
        .O(tmp_70_reg_1189_reg_3[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_94_reg_1273[3]_i_5 
       (.I0(\tmp_349_reg_1278_reg[0]_0 [3]),
        .I1(tmp_70_reg_1189_reg_5[0]),
        .O(tmp_70_reg_1189_reg_3[0]));
  LUT6 #(
    .INIT(64'h6A95956A956A6A95)) 
    \tmp_94_reg_1273[3]_i_8 
       (.I0(tmp_70_reg_1189_reg_3[1]),
        .I1(tmp_70_reg_1189_reg_0[6]),
        .I2(cnv_28_V_V_dout[2]),
        .I3(tmp_70_reg_1189_reg_7[0]),
        .I4(tmp_70_reg_1189_reg_4[1]),
        .I5(\tmp_94_reg_1273[3]_i_12_n_7 ),
        .O(tmp_70_reg_1189_reg_14));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_94_reg_1273[7]_i_14 
       (.I0(tmp_70_reg_1189_reg_0[5]),
        .I1(cnv_28_V_V_dout[6]),
        .I2(tmp_70_reg_1189_reg_0[4]),
        .I3(cnv_28_V_V_dout[7]),
        .O(\tmp_94_reg_1273[7]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_94_reg_1273[7]_i_15 
       (.I0(tmp_70_reg_1189_reg_0[4]),
        .I1(cnv_28_V_V_dout[5]),
        .I2(tmp_70_reg_1189_reg_0[5]),
        .I3(cnv_28_V_V_dout[6]),
        .I4(cnv_28_V_V_dout[7]),
        .I5(tmp_70_reg_1189_reg_0[3]),
        .O(\tmp_94_reg_1273[7]_i_15_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_94_reg_1273[7]_i_16 
       (.I0(tmp_70_reg_1189_reg_0[4]),
        .I1(cnv_28_V_V_dout[6]),
        .I2(tmp_70_reg_1189_reg_0[5]),
        .I3(cnv_28_V_V_dout[7]),
        .O(\tmp_94_reg_1273[7]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_94_reg_1273[7]_i_17 
       (.I0(tmp_70_reg_1189_reg_0[3]),
        .I1(cnv_28_V_V_dout[5]),
        .I2(cnv_28_V_V_dout[7]),
        .I3(tmp_70_reg_1189_reg_0[4]),
        .I4(cnv_28_V_V_dout[6]),
        .I5(tmp_70_reg_1189_reg_0[5]),
        .O(\tmp_94_reg_1273[7]_i_17_n_7 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_94_reg_1273[7]_i_18 
       (.I0(tmp_70_reg_1189_reg_0[2]),
        .I1(cnv_28_V_V_dout[6]),
        .I2(tmp_70_reg_1189_reg_0[1]),
        .I3(cnv_28_V_V_dout[7]),
        .O(\tmp_94_reg_1273[7]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_94_reg_1273[7]_i_19 
       (.I0(tmp_70_reg_1189_reg_0[1]),
        .I1(cnv_28_V_V_dout[5]),
        .I2(tmp_70_reg_1189_reg_0[2]),
        .I3(cnv_28_V_V_dout[6]),
        .I4(cnv_28_V_V_dout[7]),
        .I5(tmp_70_reg_1189_reg_0[0]),
        .O(\tmp_94_reg_1273[7]_i_19_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_94_reg_1273[7]_i_20 
       (.I0(tmp_70_reg_1189_reg_0[1]),
        .I1(cnv_28_V_V_dout[6]),
        .I2(tmp_70_reg_1189_reg_0[2]),
        .I3(cnv_28_V_V_dout[7]),
        .O(\tmp_94_reg_1273[7]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_94_reg_1273[7]_i_21 
       (.I0(tmp_70_reg_1189_reg_0[0]),
        .I1(cnv_28_V_V_dout[5]),
        .I2(cnv_28_V_V_dout[7]),
        .I3(tmp_70_reg_1189_reg_0[1]),
        .I4(cnv_28_V_V_dout[6]),
        .I5(tmp_70_reg_1189_reg_0[2]),
        .O(\tmp_94_reg_1273[7]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_94_reg_1273[7]_i_22 
       (.I0(tmp_70_reg_1189_reg_0[5]),
        .I1(cnv_28_V_V_dout[4]),
        .I2(tmp_70_reg_1189_reg_0[4]),
        .I3(cnv_28_V_V_dout[5]),
        .I4(cnv_28_V_V_dout[6]),
        .I5(tmp_70_reg_1189_reg_0[3]),
        .O(\tmp_94_reg_1273[7]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_94_reg_1273[7]_i_23 
       (.I0(tmp_70_reg_1189_reg_0[5]),
        .I1(cnv_28_V_V_dout[3]),
        .I2(tmp_70_reg_1189_reg_0[4]),
        .I3(cnv_28_V_V_dout[4]),
        .I4(cnv_28_V_V_dout[5]),
        .I5(tmp_70_reg_1189_reg_0[3]),
        .O(\tmp_94_reg_1273[7]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_94_reg_1273[7]_i_24 
       (.I0(tmp_70_reg_1189_reg_0[5]),
        .I1(cnv_28_V_V_dout[2]),
        .I2(tmp_70_reg_1189_reg_0[4]),
        .I3(cnv_28_V_V_dout[3]),
        .I4(cnv_28_V_V_dout[4]),
        .I5(tmp_70_reg_1189_reg_0[3]),
        .O(\tmp_94_reg_1273[7]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_94_reg_1273[7]_i_25 
       (.I0(tmp_70_reg_1189_reg_0[5]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(tmp_70_reg_1189_reg_0[4]),
        .I3(cnv_28_V_V_dout[2]),
        .I4(cnv_28_V_V_dout[3]),
        .I5(tmp_70_reg_1189_reg_0[3]),
        .O(\tmp_94_reg_1273[7]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_94_reg_1273[7]_i_26 
       (.I0(\tmp_94_reg_1273[7]_i_22_n_7 ),
        .I1(cnv_28_V_V_dout[6]),
        .I2(tmp_70_reg_1189_reg_0[4]),
        .I3(cnv_28_V_V_dout[5]),
        .I4(tmp_70_reg_1189_reg_0[5]),
        .I5(\tmp_94_reg_1273_reg[7]_i_11_3 ),
        .O(\tmp_94_reg_1273[7]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_94_reg_1273[7]_i_27 
       (.I0(\tmp_94_reg_1273[7]_i_23_n_7 ),
        .I1(cnv_28_V_V_dout[5]),
        .I2(tmp_70_reg_1189_reg_0[4]),
        .I3(cnv_28_V_V_dout[4]),
        .I4(tmp_70_reg_1189_reg_0[5]),
        .I5(\tmp_94_reg_1273_reg[7]_i_11_2 ),
        .O(\tmp_94_reg_1273[7]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_94_reg_1273[7]_i_28 
       (.I0(\tmp_94_reg_1273[7]_i_24_n_7 ),
        .I1(cnv_28_V_V_dout[4]),
        .I2(tmp_70_reg_1189_reg_0[4]),
        .I3(cnv_28_V_V_dout[3]),
        .I4(tmp_70_reg_1189_reg_0[5]),
        .I5(\tmp_94_reg_1273_reg[7]_i_11_1 ),
        .O(\tmp_94_reg_1273[7]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_94_reg_1273[7]_i_29 
       (.I0(\tmp_94_reg_1273[7]_i_25_n_7 ),
        .I1(tmp_70_reg_1189_reg_0[5]),
        .I2(cnv_28_V_V_dout[2]),
        .I3(\tmp_94_reg_1273_reg[7]_i_11_0 ),
        .I4(cnv_28_V_V_dout[4]),
        .I5(tmp_70_reg_1189_reg_0[3]),
        .O(\tmp_94_reg_1273[7]_i_29_n_7 ));
  FDRE \tmp_94_reg_1273_reg[0] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_94_reg_1273_reg[7]_0 [0]),
        .Q(tmp_94_reg_1273[0]),
        .R(1'b0));
  FDRE \tmp_94_reg_1273_reg[1] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_94_reg_1273_reg[7]_0 [1]),
        .Q(tmp_94_reg_1273[1]),
        .R(1'b0));
  FDRE \tmp_94_reg_1273_reg[2] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_94_reg_1273_reg[7]_0 [2]),
        .Q(tmp_94_reg_1273[2]),
        .R(1'b0));
  FDRE \tmp_94_reg_1273_reg[3] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_94_reg_1273_reg[7]_0 [3]),
        .Q(tmp_94_reg_1273[3]),
        .R(1'b0));
  FDRE \tmp_94_reg_1273_reg[4] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_94_reg_1273_reg[7]_0 [4]),
        .Q(tmp_94_reg_1273[4]),
        .R(1'b0));
  FDRE \tmp_94_reg_1273_reg[5] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_94_reg_1273_reg[7]_0 [5]),
        .Q(tmp_94_reg_1273[5]),
        .R(1'b0));
  FDRE \tmp_94_reg_1273_reg[6] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_94_reg_1273_reg[7]_0 [6]),
        .Q(tmp_94_reg_1273[6]),
        .R(1'b0));
  FDRE \tmp_94_reg_1273_reg[7] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_94_reg_1273_reg[7]_0 [7]),
        .Q(tmp_94_reg_1273[7]),
        .R(1'b0));
  CARRY4 \tmp_94_reg_1273_reg[7]_i_10 
       (.CI(\tmp_349_reg_1278_reg[0]_i_3_n_7 ),
        .CO({\NLW_tmp_94_reg_1273_reg[7]_i_10_CO_UNCONNECTED [3],tmp_70_reg_1189_reg_6,\NLW_tmp_94_reg_1273_reg[7]_i_10_CO_UNCONNECTED [1],\tmp_94_reg_1273_reg[7]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_94_reg_1273[7]_i_18_n_7 ,\tmp_94_reg_1273[7]_i_19_n_7 }),
        .O({\NLW_tmp_94_reg_1273_reg[7]_i_10_O_UNCONNECTED [3:2],tmp_70_reg_1189_reg_7}),
        .S({1'b0,1'b1,\tmp_94_reg_1273[7]_i_20_n_7 ,\tmp_94_reg_1273[7]_i_21_n_7 }));
  CARRY4 \tmp_94_reg_1273_reg[7]_i_11 
       (.CI(\tmp_94_reg_1273[3]_i_9 ),
        .CO({\tmp_94_reg_1273_reg[7]_i_11_n_7 ,\tmp_94_reg_1273_reg[7]_i_11_n_8 ,\tmp_94_reg_1273_reg[7]_i_11_n_9 ,\tmp_94_reg_1273_reg[7]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_94_reg_1273[7]_i_22_n_7 ,\tmp_94_reg_1273[7]_i_23_n_7 ,\tmp_94_reg_1273[7]_i_24_n_7 ,\tmp_94_reg_1273[7]_i_25_n_7 }),
        .O(tmp_70_reg_1189_reg_4),
        .S({\tmp_94_reg_1273[7]_i_26_n_7 ,\tmp_94_reg_1273[7]_i_27_n_7 ,\tmp_94_reg_1273[7]_i_28_n_7 ,\tmp_94_reg_1273[7]_i_29_n_7 }));
  CARRY4 \tmp_94_reg_1273_reg[7]_i_9 
       (.CI(\tmp_94_reg_1273_reg[7]_i_11_n_7 ),
        .CO({\NLW_tmp_94_reg_1273_reg[7]_i_9_CO_UNCONNECTED [3],tmp_70_reg_1189_reg_8,\NLW_tmp_94_reg_1273_reg[7]_i_9_CO_UNCONNECTED [1],\tmp_94_reg_1273_reg[7]_i_9_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_94_reg_1273[7]_i_14_n_7 ,\tmp_94_reg_1273[7]_i_15_n_7 }),
        .O({\NLW_tmp_94_reg_1273_reg[7]_i_9_O_UNCONNECTED [3:2],tmp_70_reg_1189_reg_9}),
        .S({1'b0,1'b1,\tmp_94_reg_1273[7]_i_16_n_7 ,\tmp_94_reg_1273[7]_i_17_n_7 }));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_s_reg_1228[3]_i_2 
       (.I0(O[2]),
        .I1(\tmp_s_reg_1228_reg[6]_i_9_n_13 ),
        .O(\tmp_s_reg_1228[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_s_reg_1228[3]_i_3 
       (.I0(O[1]),
        .I1(\tmp_s_reg_1228_reg[6]_i_9_n_14 ),
        .O(\tmp_s_reg_1228[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_s_reg_1228[3]_i_4 
       (.I0(O[0]),
        .I1(\tmp_340_reg_1233_reg[0]_i_3_n_11 ),
        .O(\tmp_s_reg_1228[3]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_s_reg_1228[3]_i_5 
       (.I0(\tmp_340_reg_1233_reg[0]_i_3_n_11 ),
        .I1(O[0]),
        .O(\tmp_s_reg_1228[3]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_s_reg_1228[3]_i_6 
       (.I0(\tmp_s_reg_1228_reg[6]_i_9_n_13 ),
        .I1(O[2]),
        .I2(\tmp_s_reg_1228_reg[6]_i_9_n_8 ),
        .I3(O[3]),
        .O(\tmp_s_reg_1228[3]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_s_reg_1228[3]_i_7 
       (.I0(\tmp_s_reg_1228_reg[6]_i_9_n_14 ),
        .I1(O[1]),
        .I2(\tmp_s_reg_1228_reg[6]_i_9_n_13 ),
        .I3(O[2]),
        .O(\tmp_s_reg_1228[3]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \tmp_s_reg_1228[3]_i_8 
       (.I0(\tmp_340_reg_1233_reg[0]_i_3_n_11 ),
        .I1(O[0]),
        .I2(\tmp_s_reg_1228_reg[6]_i_9_n_14 ),
        .I3(O[1]),
        .O(\tmp_s_reg_1228[3]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \tmp_s_reg_1228[3]_i_9 
       (.I0(O[0]),
        .I1(\tmp_340_reg_1233_reg[0]_i_3_n_11 ),
        .I2(\tmp_340_reg_1233_reg[0]_i_3_n_12 ),
        .I3(\tmp_340_reg_1233_reg[0]_0 [3]),
        .O(\tmp_s_reg_1228[3]_i_9_n_7 ));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    \tmp_s_reg_1228[6]_i_13 
       (.I0(DOADO[5]),
        .I1(cnv_28_V_V_dout[1]),
        .I2(DOADO[4]),
        .I3(cnv_28_V_V_dout[2]),
        .I4(cnv_28_V_V_dout[3]),
        .I5(DOADO[3]),
        .O(DI));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp_s_reg_1228[6]_i_17 
       (.I0(DI),
        .I1(\tmp_s_reg_1228_reg[6]_i_4 ),
        .I2(cnv_28_V_V_dout[3]),
        .I3(DOADO[4]),
        .I4(cnv_28_V_V_dout[2]),
        .I5(DOADO[5]),
        .O(tmp_70_reg_1189_reg_rep_3));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_s_reg_1228[6]_i_18 
       (.I0(DOADO[2]),
        .I1(cnv_28_V_V_dout[6]),
        .I2(DOADO[1]),
        .I3(cnv_28_V_V_dout[7]),
        .O(\tmp_s_reg_1228[6]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_s_reg_1228[6]_i_19 
       (.I0(DOADO[1]),
        .I1(cnv_28_V_V_dout[5]),
        .I2(DOADO[2]),
        .I3(cnv_28_V_V_dout[6]),
        .I4(DOADO[0]),
        .I5(cnv_28_V_V_dout[7]),
        .O(\tmp_s_reg_1228[6]_i_19_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_s_reg_1228[6]_i_20 
       (.I0(DOADO[1]),
        .I1(cnv_28_V_V_dout[6]),
        .I2(DOADO[2]),
        .I3(cnv_28_V_V_dout[7]),
        .O(\tmp_s_reg_1228[6]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_s_reg_1228[6]_i_21 
       (.I0(DOADO[0]),
        .I1(cnv_28_V_V_dout[5]),
        .I2(cnv_28_V_V_dout[7]),
        .I3(DOADO[1]),
        .I4(cnv_28_V_V_dout[6]),
        .I5(DOADO[2]),
        .O(\tmp_s_reg_1228[6]_i_21_n_7 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_s_reg_1228[6]_i_3 
       (.I0(\tmp_s_reg_1228_reg[6]_i_9_n_8 ),
        .I1(O[3]),
        .I2(\tmp_s_reg_1228_reg[6]_0 [0]),
        .O(\tmp_s_reg_1228[6]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \tmp_s_reg_1228[6]_i_5 
       (.I0(DOADO[5]),
        .I1(cnv_28_V_V_dout[6]),
        .I2(DOADO[4]),
        .I3(cnv_28_V_V_dout[7]),
        .O(tmp_70_reg_1189_reg_rep_1));
  LUT4 #(
    .INIT(16'hE53F)) 
    \tmp_s_reg_1228[6]_i_7 
       (.I0(DOADO[4]),
        .I1(cnv_28_V_V_dout[6]),
        .I2(DOADO[5]),
        .I3(cnv_28_V_V_dout[7]),
        .O(tmp_70_reg_1189_reg_rep_4));
  FDRE \tmp_s_reg_1228_reg[0] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_s_reg_1228_reg[3]_i_1_n_14 ),
        .Q(tmp_s_reg_1228[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_1228_reg[1] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_s_reg_1228_reg[3]_i_1_n_13 ),
        .Q(tmp_s_reg_1228[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_1228_reg[2] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_s_reg_1228_reg[3]_i_1_n_12 ),
        .Q(tmp_s_reg_1228[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_1228_reg[3] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_s_reg_1228_reg[3]_i_1_n_11 ),
        .Q(tmp_s_reg_1228[3]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1228_reg[3]_i_1 
       (.CI(\tmp_340_reg_1233_reg[0]_i_1_n_7 ),
        .CO({\tmp_s_reg_1228_reg[3]_i_1_n_7 ,\tmp_s_reg_1228_reg[3]_i_1_n_8 ,\tmp_s_reg_1228_reg[3]_i_1_n_9 ,\tmp_s_reg_1228_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_s_reg_1228[3]_i_2_n_7 ,\tmp_s_reg_1228[3]_i_3_n_7 ,\tmp_s_reg_1228[3]_i_4_n_7 ,\tmp_s_reg_1228[3]_i_5_n_7 }),
        .O({\tmp_s_reg_1228_reg[3]_i_1_n_11 ,\tmp_s_reg_1228_reg[3]_i_1_n_12 ,\tmp_s_reg_1228_reg[3]_i_1_n_13 ,\tmp_s_reg_1228_reg[3]_i_1_n_14 }),
        .S({\tmp_s_reg_1228[3]_i_6_n_7 ,\tmp_s_reg_1228[3]_i_7_n_7 ,\tmp_s_reg_1228[3]_i_8_n_7 ,\tmp_s_reg_1228[3]_i_9_n_7 }));
  FDRE \tmp_s_reg_1228_reg[4] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_s_reg_1228_reg[6]_i_1_n_14 ),
        .Q(tmp_s_reg_1228[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_1228_reg[5] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_s_reg_1228_reg[6]_i_1_n_13 ),
        .Q(tmp_s_reg_1228[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_1228_reg[6] 
       (.C(ap_clk),
        .CE(tmp_203_1_reg_12530),
        .D(\tmp_s_reg_1228[6]_i_3_0 ),
        .Q(tmp_s_reg_1228[6]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1228_reg[6]_i_1 
       (.CI(\tmp_s_reg_1228_reg[3]_i_1_n_7 ),
        .CO({\NLW_tmp_s_reg_1228_reg[6]_i_1_CO_UNCONNECTED [3:2],\tmp_s_reg_1228_reg[6]_i_1_n_9 ,\tmp_s_reg_1228_reg[6]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_s_reg_1228_reg[6]_0 [0]}),
        .O({\NLW_tmp_s_reg_1228_reg[6]_i_1_O_UNCONNECTED [3],\tmp_s_reg_1228[6]_i_3_0 ,\tmp_s_reg_1228_reg[6]_i_1_n_13 ,\tmp_s_reg_1228_reg[6]_i_1_n_14 }),
        .S({1'b0,\tmp_s_reg_1228_reg[6]_0 [2:1],\tmp_s_reg_1228[6]_i_3_n_7 }));
  CARRY4 \tmp_s_reg_1228_reg[6]_i_9 
       (.CI(\tmp_340_reg_1233_reg[0]_i_3_n_7 ),
        .CO({\NLW_tmp_s_reg_1228_reg[6]_i_9_CO_UNCONNECTED [3],\tmp_s_reg_1228_reg[6]_i_9_n_8 ,\NLW_tmp_s_reg_1228_reg[6]_i_9_CO_UNCONNECTED [1],\tmp_s_reg_1228_reg[6]_i_9_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_s_reg_1228[6]_i_18_n_7 ,\tmp_s_reg_1228[6]_i_19_n_7 }),
        .O({\NLW_tmp_s_reg_1228_reg[6]_i_9_O_UNCONNECTED [3:2],\tmp_s_reg_1228_reg[6]_i_9_n_13 ,\tmp_s_reg_1228_reg[6]_i_9_n_14 }),
        .S({1'b0,1'b1,\tmp_s_reg_1228[6]_i_20_n_7 ,\tmp_s_reg_1228[6]_i_21_n_7 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DMac_new402
   (DOADO,
    tmp_44_reg_1225_reg_rep__0_0,
    tmp_44_reg_1225_reg_rep__1_0,
    tmp_44_reg_1225_reg_0,
    start_once_reg,
    Q,
    DI,
    S,
    tmp_44_reg_1225_reg_rep_0,
    tmp_44_reg_1225_reg_rep_1,
    tmp_44_reg_1225_reg_rep_2,
    tmp_44_reg_1225_reg_rep_3,
    tmp_44_reg_1225_reg_rep_4,
    tmp_44_reg_1225_reg_rep_5,
    CO,
    \tmp_333_reg_1299_reg[0]_i_3_0 ,
    tmp_44_reg_1225_reg_rep__1_1,
    tmp_44_reg_1225_reg_rep__1_2,
    tmp_44_reg_1225_reg_rep__1_3,
    tmp_44_reg_1225_reg_rep__1_4,
    tmp_44_reg_1225_reg_rep__1_5,
    tmp_44_reg_1225_reg_rep_6,
    tmp_44_reg_1225_reg_rep_7,
    tmp_44_reg_1225_reg_rep_8,
    tmp_44_reg_1225_reg_rep__0_1,
    tmp_44_reg_1225_reg_rep__0_2,
    tmp_44_reg_1225_reg_rep__0_3,
    \p_Val2_75_1_reg_1279[7]_i_9_0 ,
    tmp_44_reg_1225_reg_rep__1_6,
    tmp_44_reg_1225_reg_rep__1_7,
    tmp_44_reg_1225_reg_rep__1_8,
    tmp_44_reg_1225_reg_1,
    tmp_44_reg_1225_reg_2,
    tmp_44_reg_1225_reg_3,
    \p_Val2_75_3_reg_1309[7]_i_9_0 ,
    \tmp_50_reg_1274_reg[0]_i_4_0 ,
    tmp_44_reg_1225_reg_rep_9,
    tmp_44_reg_1225_reg_rep__0_4,
    tmp_44_reg_1225_reg_rep__1_9,
    tmp_44_reg_1225_reg_4,
    internal_empty_n_reg,
    mOutPtr110_out,
    E,
    internal_empty_n_reg_0,
    start_once_reg_reg_0,
    internal_empty_n_reg_1,
    \p_Val2_20_3_reg_1339_reg[7]_0 ,
    ap_clk,
    O,
    \tmp_67_reg_1294_reg[7]_0 ,
    ap_rst_n_inv,
    ap_rst_n,
    Conv1DMac_new402_U0_ap_start,
    start_for_Relu1D403_U0_full_n,
    cnv_33PRL_V_V_full_n,
    cnv_32_V_V_empty_n,
    \tmp_203_2_reg_1304_reg[0]_0 ,
    cnv_32_V_V_dout,
    \p_Val2_75_1_reg_1279_reg[3]_0 ,
    \p_Val2_75_1_reg_1279_reg[7]_0 ,
    \p_Val2_75_3_reg_1309_reg[3]_0 ,
    \p_Val2_75_3_reg_1309_reg[7]_0 ,
    D,
    \tmp_203_1_reg_1289_reg[0]_0 ,
    \tmp_203_3_reg_1319_reg[0]_0 ,
    \tmp_50_reg_1274_reg[0]_0 ,
    \tmp_50_reg_1274_reg[0]_1 ,
    \tmp_s_reg_1264[3]_i_7 ,
    \tmp_s_reg_1264[3]_i_7_0 ,
    \tmp_50_reg_1274_reg[0]_2 ,
    \tmp_50_reg_1274_reg[0]_3 ,
    \tmp_s_reg_1264[7]_i_7 ,
    \tmp_s_reg_1264[7]_i_7_0 ,
    \tmp_s_reg_1264_reg[3]_0 ,
    \tmp_s_reg_1264_reg[3]_1 ,
    \tmp_s_reg_1264_reg[3]_2 ,
    \tmp_203_1_reg_1289_reg[0]_1 ,
    \tmp_203_1_reg_1289_reg[0]_2 ,
    \tmp_330_reg_1284[0]_i_8_0 ,
    \tmp_330_reg_1284[0]_i_8_1 ,
    \p_Val2_75_1_reg_1279[3]_i_6_0 ,
    \p_Val2_75_1_reg_1279_reg[7]_1 ,
    \tmp_333_reg_1299_reg[0]_0 ,
    \tmp_333_reg_1299_reg[0]_1 ,
    \tmp_67_reg_1294[3]_i_8 ,
    \tmp_203_2_reg_1304[0]_i_2 ,
    \tmp_203_2_reg_1304[0]_i_2_0 ,
    \tmp_67_reg_1294[7]_i_7 ,
    \tmp_203_3_reg_1319_reg[0]_1 ,
    \tmp_203_3_reg_1319_reg[0]_2 ,
    \tmp_336_reg_1314[0]_i_8_0 ,
    \tmp_336_reg_1314[0]_i_8_1 ,
    \p_Val2_75_3_reg_1309[3]_i_6_0 ,
    \p_Val2_75_3_reg_1309_reg[7]_1 ,
    \tmp_327_reg_1269_reg[0]_i_3_0 ,
    \tmp_s_reg_1264_reg[7]_i_12_0 ,
    \tmp_s_reg_1264_reg[3]_3 ,
    \tmp_s_reg_1264_reg[7]_0 ,
    \p_Val2_75_1_reg_1279_reg[3]_i_11_0 ,
    \p_Val2_75_1_reg_1279_reg[7]_i_15_0 ,
    \p_Val2_75_1_reg_1279_reg[7]_2 ,
    \tmp_333_reg_1299_reg[0]_i_3_1 ,
    \tmp_67_reg_1294_reg[7]_i_10_0 ,
    \tmp_67_reg_1294_reg[3]_0 ,
    \p_Val2_75_3_reg_1309_reg[3]_i_11_0 ,
    \p_Val2_75_3_reg_1309_reg[7]_i_14_0 ,
    \p_Val2_75_3_reg_1309_reg[7]_2 ,
    \p_Val2_75_1_reg_1279_reg[3]_1 ,
    \p_Val2_75_1_reg_1279_reg[3]_2 ,
    \p_Val2_75_3_reg_1309_reg[3]_1 ,
    \p_Val2_75_3_reg_1309_reg[3]_2 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \p_Val2_75_3_reg_1309_reg[3]_i_11_1 ,
    \p_Val2_75_3_reg_1309_reg[3]_i_11_2 ,
    \p_Val2_75_3_reg_1309_reg[3]_i_11_3 ,
    \p_Val2_75_1_reg_1279_reg[3]_i_11_1 ,
    \p_Val2_75_1_reg_1279_reg[3]_i_11_2 ,
    \p_Val2_75_1_reg_1279_reg[3]_i_11_3 ,
    \tmp_327_reg_1269_reg[0]_i_3_1 ,
    \tmp_327_reg_1269_reg[0]_i_3_2 ,
    \tmp_327_reg_1269_reg[0]_i_3_3 ,
    \tmp_67_reg_1294_reg[7]_i_10_1 ,
    \tmp_67_reg_1294_reg[7]_i_10_2 ,
    \tmp_333_reg_1299_reg[0]_i_3_2 ,
    \tmp_333_reg_1299_reg[0]_i_3_3 ,
    \tmp_s_reg_1264_reg[7]_i_12_1 ,
    \tmp_s_reg_1264_reg[7]_i_12_2 ,
    \p_Val2_75_3_reg_1309_reg[7]_i_14_1 ,
    \p_Val2_75_3_reg_1309_reg[7]_i_14_2 ,
    \p_Val2_75_3_reg_1309_reg[7]_i_14_3 ,
    \tmp_67_reg_1294_reg[7]_i_10_3 ,
    \tmp_333_reg_1299_reg[0]_i_3_4 ,
    \p_Val2_75_1_reg_1279_reg[7]_i_15_1 ,
    \p_Val2_75_1_reg_1279_reg[7]_i_15_2 ,
    \p_Val2_75_1_reg_1279_reg[7]_i_15_3 ,
    \tmp_s_reg_1264_reg[7]_i_12_3 ,
    \p_Val2_75_1_reg_1279_reg[3]_i_12_0 );
  output [6:0]DOADO;
  output [7:0]tmp_44_reg_1225_reg_rep__0_0;
  output [6:0]tmp_44_reg_1225_reg_rep__1_0;
  output [7:0]tmp_44_reg_1225_reg_0;
  output start_once_reg;
  output [1:0]Q;
  output [3:0]DI;
  output [2:0]S;
  output [2:0]tmp_44_reg_1225_reg_rep_0;
  output [1:0]tmp_44_reg_1225_reg_rep_1;
  output [0:0]tmp_44_reg_1225_reg_rep_2;
  output [0:0]tmp_44_reg_1225_reg_rep_3;
  output tmp_44_reg_1225_reg_rep_4;
  output [0:0]tmp_44_reg_1225_reg_rep_5;
  output [0:0]CO;
  output [3:0]\tmp_333_reg_1299_reg[0]_i_3_0 ;
  output [1:0]tmp_44_reg_1225_reg_rep__1_1;
  output [1:0]tmp_44_reg_1225_reg_rep__1_2;
  output [0:0]tmp_44_reg_1225_reg_rep__1_3;
  output [3:0]tmp_44_reg_1225_reg_rep__1_4;
  output [1:0]tmp_44_reg_1225_reg_rep__1_5;
  output [0:0]tmp_44_reg_1225_reg_rep_6;
  output [1:0]tmp_44_reg_1225_reg_rep_7;
  output [0:0]tmp_44_reg_1225_reg_rep_8;
  output [0:0]tmp_44_reg_1225_reg_rep__0_1;
  output [0:0]tmp_44_reg_1225_reg_rep__0_2;
  output [0:0]tmp_44_reg_1225_reg_rep__0_3;
  output [0:0]\p_Val2_75_1_reg_1279[7]_i_9_0 ;
  output [0:0]tmp_44_reg_1225_reg_rep__1_6;
  output [0:0]tmp_44_reg_1225_reg_rep__1_7;
  output [1:0]tmp_44_reg_1225_reg_rep__1_8;
  output [0:0]tmp_44_reg_1225_reg_1;
  output [0:0]tmp_44_reg_1225_reg_2;
  output [0:0]tmp_44_reg_1225_reg_3;
  output [0:0]\p_Val2_75_3_reg_1309[7]_i_9_0 ;
  output [2:0]\tmp_50_reg_1274_reg[0]_i_4_0 ;
  output [0:0]tmp_44_reg_1225_reg_rep_9;
  output [1:0]tmp_44_reg_1225_reg_rep__0_4;
  output [1:0]tmp_44_reg_1225_reg_rep__1_9;
  output [1:0]tmp_44_reg_1225_reg_4;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output start_once_reg_reg_0;
  output internal_empty_n_reg_1;
  output [31:0]\p_Val2_20_3_reg_1339_reg[7]_0 ;
  input ap_clk;
  input [2:0]O;
  input [8:0]\tmp_67_reg_1294_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_rst_n;
  input Conv1DMac_new402_U0_ap_start;
  input start_for_Relu1D403_U0_full_n;
  input cnv_33PRL_V_V_full_n;
  input cnv_32_V_V_empty_n;
  input \tmp_203_2_reg_1304_reg[0]_0 ;
  input [7:0]cnv_32_V_V_dout;
  input [0:0]\p_Val2_75_1_reg_1279_reg[3]_0 ;
  input [1:0]\p_Val2_75_1_reg_1279_reg[7]_0 ;
  input [0:0]\p_Val2_75_3_reg_1309_reg[3]_0 ;
  input [1:0]\p_Val2_75_3_reg_1309_reg[7]_0 ;
  input [3:0]D;
  input [0:0]\tmp_203_1_reg_1289_reg[0]_0 ;
  input [0:0]\tmp_203_3_reg_1319_reg[0]_0 ;
  input [0:0]\tmp_50_reg_1274_reg[0]_0 ;
  input [1:0]\tmp_50_reg_1274_reg[0]_1 ;
  input [0:0]\tmp_s_reg_1264[3]_i_7 ;
  input [0:0]\tmp_s_reg_1264[3]_i_7_0 ;
  input [0:0]\tmp_50_reg_1274_reg[0]_2 ;
  input [1:0]\tmp_50_reg_1274_reg[0]_3 ;
  input [0:0]\tmp_s_reg_1264[7]_i_7 ;
  input [0:0]\tmp_s_reg_1264[7]_i_7_0 ;
  input [0:0]\tmp_s_reg_1264_reg[3]_0 ;
  input [0:0]\tmp_s_reg_1264_reg[3]_1 ;
  input [1:0]\tmp_s_reg_1264_reg[3]_2 ;
  input [0:0]\tmp_203_1_reg_1289_reg[0]_1 ;
  input [1:0]\tmp_203_1_reg_1289_reg[0]_2 ;
  input [0:0]\tmp_330_reg_1284[0]_i_8_0 ;
  input [1:0]\tmp_330_reg_1284[0]_i_8_1 ;
  input [0:0]\p_Val2_75_1_reg_1279[3]_i_6_0 ;
  input [0:0]\p_Val2_75_1_reg_1279_reg[7]_1 ;
  input [0:0]\tmp_333_reg_1299_reg[0]_0 ;
  input [1:0]\tmp_333_reg_1299_reg[0]_1 ;
  input [1:0]\tmp_67_reg_1294[3]_i_8 ;
  input [0:0]\tmp_203_2_reg_1304[0]_i_2 ;
  input [1:0]\tmp_203_2_reg_1304[0]_i_2_0 ;
  input [1:0]\tmp_67_reg_1294[7]_i_7 ;
  input [0:0]\tmp_203_3_reg_1319_reg[0]_1 ;
  input [1:0]\tmp_203_3_reg_1319_reg[0]_2 ;
  input [0:0]\tmp_336_reg_1314[0]_i_8_0 ;
  input [1:0]\tmp_336_reg_1314[0]_i_8_1 ;
  input [0:0]\p_Val2_75_3_reg_1309[3]_i_6_0 ;
  input [0:0]\p_Val2_75_3_reg_1309_reg[7]_1 ;
  input \tmp_327_reg_1269_reg[0]_i_3_0 ;
  input \tmp_s_reg_1264_reg[7]_i_12_0 ;
  input \tmp_s_reg_1264_reg[3]_3 ;
  input \tmp_s_reg_1264_reg[7]_0 ;
  input \p_Val2_75_1_reg_1279_reg[3]_i_11_0 ;
  input \p_Val2_75_1_reg_1279_reg[7]_i_15_0 ;
  input [0:0]\p_Val2_75_1_reg_1279_reg[7]_2 ;
  input \tmp_333_reg_1299_reg[0]_i_3_1 ;
  input \tmp_67_reg_1294_reg[7]_i_10_0 ;
  input \tmp_67_reg_1294_reg[3]_0 ;
  input \p_Val2_75_3_reg_1309_reg[3]_i_11_0 ;
  input \p_Val2_75_3_reg_1309_reg[7]_i_14_0 ;
  input [0:0]\p_Val2_75_3_reg_1309_reg[7]_2 ;
  input [3:0]\p_Val2_75_1_reg_1279_reg[3]_1 ;
  input [1:0]\p_Val2_75_1_reg_1279_reg[3]_2 ;
  input [3:0]\p_Val2_75_3_reg_1309_reg[3]_1 ;
  input [1:0]\p_Val2_75_3_reg_1309_reg[3]_2 ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input \p_Val2_75_3_reg_1309_reg[3]_i_11_1 ;
  input \p_Val2_75_3_reg_1309_reg[3]_i_11_2 ;
  input \p_Val2_75_3_reg_1309_reg[3]_i_11_3 ;
  input \p_Val2_75_1_reg_1279_reg[3]_i_11_1 ;
  input \p_Val2_75_1_reg_1279_reg[3]_i_11_2 ;
  input \p_Val2_75_1_reg_1279_reg[3]_i_11_3 ;
  input \tmp_327_reg_1269_reg[0]_i_3_1 ;
  input \tmp_327_reg_1269_reg[0]_i_3_2 ;
  input \tmp_327_reg_1269_reg[0]_i_3_3 ;
  input \tmp_67_reg_1294_reg[7]_i_10_1 ;
  input \tmp_67_reg_1294_reg[7]_i_10_2 ;
  input \tmp_333_reg_1299_reg[0]_i_3_2 ;
  input \tmp_333_reg_1299_reg[0]_i_3_3 ;
  input \tmp_s_reg_1264_reg[7]_i_12_1 ;
  input \tmp_s_reg_1264_reg[7]_i_12_2 ;
  input \p_Val2_75_3_reg_1309_reg[7]_i_14_1 ;
  input \p_Val2_75_3_reg_1309_reg[7]_i_14_2 ;
  input \p_Val2_75_3_reg_1309_reg[7]_i_14_3 ;
  input \tmp_67_reg_1294_reg[7]_i_10_3 ;
  input \tmp_333_reg_1299_reg[0]_i_3_4 ;
  input \p_Val2_75_1_reg_1279_reg[7]_i_15_1 ;
  input \p_Val2_75_1_reg_1279_reg[7]_i_15_2 ;
  input \p_Val2_75_1_reg_1279_reg[7]_i_15_3 ;
  input \tmp_s_reg_1264_reg[7]_i_12_3 ;
  input \p_Val2_75_1_reg_1279_reg[3]_i_12_0 ;

  wire [0:0]CO;
  wire Conv1DMac_new402_U0_ap_start;
  wire [3:0]D;
  wire [3:0]DI;
  wire [6:0]DOADO;
  wire [0:0]E;
  wire [2:0]O;
  wire [1:0]Q;
  wire [2:0]S;
  wire \ap_CS_fsm[1]_i_2__7_n_7 ;
  wire \ap_CS_fsm[2]_i_2__4_n_7 ;
  wire \ap_CS_fsm[2]_i_3__4_n_7 ;
  wire \ap_CS_fsm_reg_n_7_[1] ;
  wire [2:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__7_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_7;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_7;
  wire ap_enable_reg_pp0_iter4_i_1__0_n_7;
  wire ap_enable_reg_pp0_iter4_reg_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clear;
  wire [7:0]cnv_32_V_V_dout;
  wire cnv_32_V_V_empty_n;
  wire cnv_33PRL_V_V_full_n;
  wire exitcond_flatten4_fu_311_p2;
  wire exitcond_flatten4_reg_1203;
  wire exitcond_flatten4_reg_12030;
  wire \exitcond_flatten4_reg_1203[0]_i_4_n_7 ;
  wire \exitcond_flatten4_reg_1203[0]_i_5_n_7 ;
  wire \exitcond_flatten4_reg_1203[0]_i_6_n_7 ;
  wire \exitcond_flatten4_reg_1203[0]_i_7_n_7 ;
  wire \exitcond_flatten4_reg_1203[0]_i_8_n_7 ;
  wire \exitcond_flatten4_reg_1203_pp0_iter1_reg_reg_n_7_[0] ;
  wire exitcond_flatten_fu_323_p2;
  wire \indvar_flatten4_reg_235[0]_i_2_n_7 ;
  wire [23:0]indvar_flatten4_reg_235_reg;
  wire \indvar_flatten4_reg_235_reg[0]_i_1_n_10 ;
  wire \indvar_flatten4_reg_235_reg[0]_i_1_n_11 ;
  wire \indvar_flatten4_reg_235_reg[0]_i_1_n_12 ;
  wire \indvar_flatten4_reg_235_reg[0]_i_1_n_13 ;
  wire \indvar_flatten4_reg_235_reg[0]_i_1_n_14 ;
  wire \indvar_flatten4_reg_235_reg[0]_i_1_n_7 ;
  wire \indvar_flatten4_reg_235_reg[0]_i_1_n_8 ;
  wire \indvar_flatten4_reg_235_reg[0]_i_1_n_9 ;
  wire \indvar_flatten4_reg_235_reg[12]_i_1_n_10 ;
  wire \indvar_flatten4_reg_235_reg[12]_i_1_n_11 ;
  wire \indvar_flatten4_reg_235_reg[12]_i_1_n_12 ;
  wire \indvar_flatten4_reg_235_reg[12]_i_1_n_13 ;
  wire \indvar_flatten4_reg_235_reg[12]_i_1_n_14 ;
  wire \indvar_flatten4_reg_235_reg[12]_i_1_n_7 ;
  wire \indvar_flatten4_reg_235_reg[12]_i_1_n_8 ;
  wire \indvar_flatten4_reg_235_reg[12]_i_1_n_9 ;
  wire \indvar_flatten4_reg_235_reg[16]_i_1_n_10 ;
  wire \indvar_flatten4_reg_235_reg[16]_i_1_n_11 ;
  wire \indvar_flatten4_reg_235_reg[16]_i_1_n_12 ;
  wire \indvar_flatten4_reg_235_reg[16]_i_1_n_13 ;
  wire \indvar_flatten4_reg_235_reg[16]_i_1_n_14 ;
  wire \indvar_flatten4_reg_235_reg[16]_i_1_n_7 ;
  wire \indvar_flatten4_reg_235_reg[16]_i_1_n_8 ;
  wire \indvar_flatten4_reg_235_reg[16]_i_1_n_9 ;
  wire \indvar_flatten4_reg_235_reg[20]_i_1_n_10 ;
  wire \indvar_flatten4_reg_235_reg[20]_i_1_n_11 ;
  wire \indvar_flatten4_reg_235_reg[20]_i_1_n_12 ;
  wire \indvar_flatten4_reg_235_reg[20]_i_1_n_13 ;
  wire \indvar_flatten4_reg_235_reg[20]_i_1_n_14 ;
  wire \indvar_flatten4_reg_235_reg[20]_i_1_n_8 ;
  wire \indvar_flatten4_reg_235_reg[20]_i_1_n_9 ;
  wire \indvar_flatten4_reg_235_reg[4]_i_1_n_10 ;
  wire \indvar_flatten4_reg_235_reg[4]_i_1_n_11 ;
  wire \indvar_flatten4_reg_235_reg[4]_i_1_n_12 ;
  wire \indvar_flatten4_reg_235_reg[4]_i_1_n_13 ;
  wire \indvar_flatten4_reg_235_reg[4]_i_1_n_14 ;
  wire \indvar_flatten4_reg_235_reg[4]_i_1_n_7 ;
  wire \indvar_flatten4_reg_235_reg[4]_i_1_n_8 ;
  wire \indvar_flatten4_reg_235_reg[4]_i_1_n_9 ;
  wire \indvar_flatten4_reg_235_reg[8]_i_1_n_10 ;
  wire \indvar_flatten4_reg_235_reg[8]_i_1_n_11 ;
  wire \indvar_flatten4_reg_235_reg[8]_i_1_n_12 ;
  wire \indvar_flatten4_reg_235_reg[8]_i_1_n_13 ;
  wire \indvar_flatten4_reg_235_reg[8]_i_1_n_14 ;
  wire \indvar_flatten4_reg_235_reg[8]_i_1_n_7 ;
  wire \indvar_flatten4_reg_235_reg[8]_i_1_n_8 ;
  wire \indvar_flatten4_reg_235_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_246[0]_i_2_n_7 ;
  wire \indvar_flatten_reg_246[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_246[0]_i_4_n_7 ;
  wire \indvar_flatten_reg_246[0]_i_5_n_7 ;
  wire \indvar_flatten_reg_246[0]_i_6_n_7 ;
  wire \indvar_flatten_reg_246[12]_i_2_n_7 ;
  wire \indvar_flatten_reg_246[12]_i_3_n_7 ;
  wire \indvar_flatten_reg_246[4]_i_2_n_7 ;
  wire \indvar_flatten_reg_246[4]_i_3_n_7 ;
  wire \indvar_flatten_reg_246[4]_i_4_n_7 ;
  wire \indvar_flatten_reg_246[4]_i_5_n_7 ;
  wire \indvar_flatten_reg_246[8]_i_2_n_7 ;
  wire \indvar_flatten_reg_246[8]_i_3_n_7 ;
  wire \indvar_flatten_reg_246[8]_i_4_n_7 ;
  wire \indvar_flatten_reg_246[8]_i_5_n_7 ;
  wire [13:0]indvar_flatten_reg_246_reg;
  wire \indvar_flatten_reg_246_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_246_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_reg_246_reg[0]_i_1_n_12 ;
  wire \indvar_flatten_reg_246_reg[0]_i_1_n_13 ;
  wire \indvar_flatten_reg_246_reg[0]_i_1_n_14 ;
  wire \indvar_flatten_reg_246_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_246_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_246_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_246_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_246_reg[12]_i_1_n_13 ;
  wire \indvar_flatten_reg_246_reg[12]_i_1_n_14 ;
  wire \indvar_flatten_reg_246_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_246_reg[4]_i_1_n_11 ;
  wire \indvar_flatten_reg_246_reg[4]_i_1_n_12 ;
  wire \indvar_flatten_reg_246_reg[4]_i_1_n_13 ;
  wire \indvar_flatten_reg_246_reg[4]_i_1_n_14 ;
  wire \indvar_flatten_reg_246_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_246_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_246_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_246_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_246_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_246_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_246_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_246_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_246_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_246_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_246_reg[8]_i_1_n_9 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire macRegisters_0_V_2_fu_154;
  wire macRegisters_0_V_2_fu_1540;
  wire \macRegisters_0_V_2_fu_154[3]_i_2_n_7 ;
  wire \macRegisters_0_V_2_fu_154[3]_i_3_n_7 ;
  wire \macRegisters_0_V_2_fu_154[3]_i_4_n_7 ;
  wire \macRegisters_0_V_2_fu_154[3]_i_5_n_7 ;
  wire \macRegisters_0_V_2_fu_154[7]_i_4_n_7 ;
  wire \macRegisters_0_V_2_fu_154[7]_i_5_n_7 ;
  wire \macRegisters_0_V_2_fu_154[7]_i_6_n_7 ;
  wire \macRegisters_0_V_2_fu_154[7]_i_7_n_7 ;
  wire \macRegisters_0_V_2_fu_154[7]_i_8_n_7 ;
  wire \macRegisters_0_V_2_fu_154_reg[3]_i_1_n_10 ;
  wire \macRegisters_0_V_2_fu_154_reg[3]_i_1_n_7 ;
  wire \macRegisters_0_V_2_fu_154_reg[3]_i_1_n_8 ;
  wire \macRegisters_0_V_2_fu_154_reg[3]_i_1_n_9 ;
  wire \macRegisters_0_V_2_fu_154_reg[7]_i_3_n_10 ;
  wire \macRegisters_0_V_2_fu_154_reg[7]_i_3_n_8 ;
  wire \macRegisters_0_V_2_fu_154_reg[7]_i_3_n_9 ;
  wire \macRegisters_0_V_2_fu_154_reg_n_7_[0] ;
  wire \macRegisters_0_V_2_fu_154_reg_n_7_[1] ;
  wire \macRegisters_0_V_2_fu_154_reg_n_7_[2] ;
  wire \macRegisters_0_V_2_fu_154_reg_n_7_[3] ;
  wire \macRegisters_0_V_2_fu_154_reg_n_7_[4] ;
  wire \macRegisters_0_V_2_fu_154_reg_n_7_[5] ;
  wire \macRegisters_0_V_2_fu_154_reg_n_7_[6] ;
  wire \macRegisters_0_V_2_fu_154_reg_n_7_[7] ;
  wire [7:0]macRegisters_0_V_fu_784_p2;
  wire [7:0]macRegisters_1_V_2_fu_158;
  wire \macRegisters_1_V_2_fu_158[3]_i_2_n_7 ;
  wire \macRegisters_1_V_2_fu_158[3]_i_3_n_7 ;
  wire \macRegisters_1_V_2_fu_158[3]_i_4_n_7 ;
  wire \macRegisters_1_V_2_fu_158[3]_i_5_n_7 ;
  wire \macRegisters_1_V_2_fu_158[7]_i_2_n_7 ;
  wire \macRegisters_1_V_2_fu_158[7]_i_3_n_7 ;
  wire \macRegisters_1_V_2_fu_158[7]_i_4_n_7 ;
  wire \macRegisters_1_V_2_fu_158[7]_i_5_n_7 ;
  wire \macRegisters_1_V_2_fu_158_reg[3]_i_1_n_10 ;
  wire \macRegisters_1_V_2_fu_158_reg[3]_i_1_n_7 ;
  wire \macRegisters_1_V_2_fu_158_reg[3]_i_1_n_8 ;
  wire \macRegisters_1_V_2_fu_158_reg[3]_i_1_n_9 ;
  wire \macRegisters_1_V_2_fu_158_reg[7]_i_1_n_10 ;
  wire \macRegisters_1_V_2_fu_158_reg[7]_i_1_n_8 ;
  wire \macRegisters_1_V_2_fu_158_reg[7]_i_1_n_9 ;
  wire [7:0]macRegisters_1_V_fu_803_p2;
  wire [7:0]macRegisters_2_V_2_fu_162;
  wire \macRegisters_2_V_2_fu_162[3]_i_2_n_7 ;
  wire \macRegisters_2_V_2_fu_162[3]_i_3_n_7 ;
  wire \macRegisters_2_V_2_fu_162[3]_i_4_n_7 ;
  wire \macRegisters_2_V_2_fu_162[3]_i_5_n_7 ;
  wire \macRegisters_2_V_2_fu_162[7]_i_2_n_7 ;
  wire \macRegisters_2_V_2_fu_162[7]_i_3_n_7 ;
  wire \macRegisters_2_V_2_fu_162[7]_i_4_n_7 ;
  wire \macRegisters_2_V_2_fu_162[7]_i_5_n_7 ;
  wire \macRegisters_2_V_2_fu_162_reg[3]_i_1_n_10 ;
  wire \macRegisters_2_V_2_fu_162_reg[3]_i_1_n_7 ;
  wire \macRegisters_2_V_2_fu_162_reg[3]_i_1_n_8 ;
  wire \macRegisters_2_V_2_fu_162_reg[3]_i_1_n_9 ;
  wire \macRegisters_2_V_2_fu_162_reg[7]_i_1_n_10 ;
  wire \macRegisters_2_V_2_fu_162_reg[7]_i_1_n_8 ;
  wire \macRegisters_2_V_2_fu_162_reg[7]_i_1_n_9 ;
  wire [7:0]macRegisters_2_V_fu_822_p2;
  wire [7:0]macRegisters_3_V_2_fu_166;
  wire \macRegisters_3_V_2_fu_166[3]_i_2_n_7 ;
  wire \macRegisters_3_V_2_fu_166[3]_i_3_n_7 ;
  wire \macRegisters_3_V_2_fu_166[3]_i_4_n_7 ;
  wire \macRegisters_3_V_2_fu_166[3]_i_5_n_7 ;
  wire \macRegisters_3_V_2_fu_166[7]_i_2_n_7 ;
  wire \macRegisters_3_V_2_fu_166[7]_i_3_n_7 ;
  wire \macRegisters_3_V_2_fu_166[7]_i_4_n_7 ;
  wire \macRegisters_3_V_2_fu_166[7]_i_5_n_7 ;
  wire \macRegisters_3_V_2_fu_166_reg[3]_i_1_n_10 ;
  wire \macRegisters_3_V_2_fu_166_reg[3]_i_1_n_7 ;
  wire \macRegisters_3_V_2_fu_166_reg[3]_i_1_n_8 ;
  wire \macRegisters_3_V_2_fu_166_reg[3]_i_1_n_9 ;
  wire \macRegisters_3_V_2_fu_166_reg[7]_i_1_n_10 ;
  wire \macRegisters_3_V_2_fu_166_reg[7]_i_1_n_8 ;
  wire \macRegisters_3_V_2_fu_166_reg[7]_i_1_n_9 ;
  wire [7:0]macRegisters_3_V_fu_841_p2;
  wire \nm_reg_257[0]_i_1_n_7 ;
  wire \nm_reg_257[1]_i_1_n_7 ;
  wire \nm_reg_257[2]_i_1_n_7 ;
  wire \nm_reg_257[2]_i_3_n_7 ;
  wire \nm_reg_257[2]_i_4_n_7 ;
  wire \nm_reg_257[3]_i_1_n_7 ;
  wire \nm_reg_257[3]_i_2_n_7 ;
  wire \nm_reg_257[4]_i_1_n_7 ;
  wire \nm_reg_257[4]_i_2_n_7 ;
  wire \nm_reg_257[4]_i_3_n_7 ;
  wire \nm_reg_257[4]_i_5_n_7 ;
  wire \nm_reg_257_reg_n_7_[0] ;
  wire \nm_reg_257_reg_n_7_[1] ;
  wire \nm_reg_257_reg_n_7_[2] ;
  wire \nm_reg_257_reg_n_7_[3] ;
  wire \nm_reg_257_reg_n_7_[4] ;
  wire [3:3]nm_t_mid2_fu_411_p3;
  wire nm_t_mid2_reg_12120;
  wire \nm_t_mid2_reg_1212[0]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1212[1]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1212[2]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1212[3]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1212[4]_i_1_n_7 ;
  wire [4:0]nm_t_mid2_reg_1212_pp0_iter1_reg;
  wire \nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ;
  wire \nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ;
  wire \nm_t_mid2_reg_1212_reg_n_7_[0] ;
  wire \nm_t_mid2_reg_1212_reg_n_7_[1] ;
  wire \nm_t_mid2_reg_1212_reg_n_7_[2] ;
  wire \nm_t_mid2_reg_1212_reg_n_7_[3] ;
  wire \nm_t_mid2_reg_1212_reg_n_7_[4] ;
  wire p_0_in1_out;
  wire p_0_in6_out;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in;
  wire [7:0]p_Val2_20_1_fu_1010_p2;
  wire p_Val2_20_1_reg_13290;
  wire \p_Val2_20_1_reg_1329[3]_i_2_n_7 ;
  wire \p_Val2_20_1_reg_1329[3]_i_3_n_7 ;
  wire \p_Val2_20_1_reg_1329[3]_i_4_n_7 ;
  wire \p_Val2_20_1_reg_1329[3]_i_5_n_7 ;
  wire \p_Val2_20_1_reg_1329[7]_i_2_n_7 ;
  wire \p_Val2_20_1_reg_1329[7]_i_3_n_7 ;
  wire \p_Val2_20_1_reg_1329[7]_i_4_n_7 ;
  wire \p_Val2_20_1_reg_1329[7]_i_5_n_7 ;
  wire \p_Val2_20_1_reg_1329_reg[3]_i_1_n_10 ;
  wire \p_Val2_20_1_reg_1329_reg[3]_i_1_n_7 ;
  wire \p_Val2_20_1_reg_1329_reg[3]_i_1_n_8 ;
  wire \p_Val2_20_1_reg_1329_reg[3]_i_1_n_9 ;
  wire \p_Val2_20_1_reg_1329_reg[7]_i_1_n_10 ;
  wire \p_Val2_20_1_reg_1329_reg[7]_i_1_n_8 ;
  wire \p_Val2_20_1_reg_1329_reg[7]_i_1_n_9 ;
  wire [7:0]p_Val2_20_2_fu_1085_p2;
  wire \p_Val2_20_2_reg_1334[3]_i_2_n_7 ;
  wire \p_Val2_20_2_reg_1334[3]_i_3_n_7 ;
  wire \p_Val2_20_2_reg_1334[3]_i_4_n_7 ;
  wire \p_Val2_20_2_reg_1334[3]_i_5_n_7 ;
  wire \p_Val2_20_2_reg_1334[7]_i_2_n_7 ;
  wire \p_Val2_20_2_reg_1334[7]_i_3_n_7 ;
  wire \p_Val2_20_2_reg_1334[7]_i_4_n_7 ;
  wire \p_Val2_20_2_reg_1334[7]_i_5_n_7 ;
  wire \p_Val2_20_2_reg_1334_reg[3]_i_1_n_10 ;
  wire \p_Val2_20_2_reg_1334_reg[3]_i_1_n_7 ;
  wire \p_Val2_20_2_reg_1334_reg[3]_i_1_n_8 ;
  wire \p_Val2_20_2_reg_1334_reg[3]_i_1_n_9 ;
  wire \p_Val2_20_2_reg_1334_reg[7]_i_1_n_10 ;
  wire \p_Val2_20_2_reg_1334_reg[7]_i_1_n_8 ;
  wire \p_Val2_20_2_reg_1334_reg[7]_i_1_n_9 ;
  wire [7:0]p_Val2_20_3_fu_1160_p2;
  wire \p_Val2_20_3_reg_1339[3]_i_2_n_7 ;
  wire \p_Val2_20_3_reg_1339[3]_i_3_n_7 ;
  wire \p_Val2_20_3_reg_1339[3]_i_4_n_7 ;
  wire \p_Val2_20_3_reg_1339[3]_i_5_n_7 ;
  wire \p_Val2_20_3_reg_1339[7]_i_2_n_7 ;
  wire \p_Val2_20_3_reg_1339[7]_i_3_n_7 ;
  wire \p_Val2_20_3_reg_1339[7]_i_4_n_7 ;
  wire \p_Val2_20_3_reg_1339[7]_i_5_n_7 ;
  wire \p_Val2_20_3_reg_1339_reg[3]_i_1_n_10 ;
  wire \p_Val2_20_3_reg_1339_reg[3]_i_1_n_7 ;
  wire \p_Val2_20_3_reg_1339_reg[3]_i_1_n_8 ;
  wire \p_Val2_20_3_reg_1339_reg[3]_i_1_n_9 ;
  wire [31:0]\p_Val2_20_3_reg_1339_reg[7]_0 ;
  wire \p_Val2_20_3_reg_1339_reg[7]_i_1_n_10 ;
  wire \p_Val2_20_3_reg_1339_reg[7]_i_1_n_8 ;
  wire \p_Val2_20_3_reg_1339_reg[7]_i_1_n_9 ;
  wire [7:0]p_Val2_5_fu_935_p2;
  wire \p_Val2_5_reg_1324[3]_i_2_n_7 ;
  wire \p_Val2_5_reg_1324[3]_i_3_n_7 ;
  wire \p_Val2_5_reg_1324[3]_i_4_n_7 ;
  wire \p_Val2_5_reg_1324[3]_i_5_n_7 ;
  wire \p_Val2_5_reg_1324[7]_i_3_n_7 ;
  wire \p_Val2_5_reg_1324[7]_i_4_n_7 ;
  wire \p_Val2_5_reg_1324[7]_i_5_n_7 ;
  wire \p_Val2_5_reg_1324[7]_i_6_n_7 ;
  wire \p_Val2_5_reg_1324_reg[3]_i_1_n_10 ;
  wire \p_Val2_5_reg_1324_reg[3]_i_1_n_7 ;
  wire \p_Val2_5_reg_1324_reg[3]_i_1_n_8 ;
  wire \p_Val2_5_reg_1324_reg[3]_i_1_n_9 ;
  wire \p_Val2_5_reg_1324_reg[7]_i_2_n_10 ;
  wire \p_Val2_5_reg_1324_reg[7]_i_2_n_8 ;
  wire \p_Val2_5_reg_1324_reg[7]_i_2_n_9 ;
  wire [7:0]p_Val2_75_1_reg_1279;
  wire p_Val2_75_1_reg_12790;
  wire \p_Val2_75_1_reg_1279[3]_i_20_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_21_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_22_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_23_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_24_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_25_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_26_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_27_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_28_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_29_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_2_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_31_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_33_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_39_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_3_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_4_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_5_n_7 ;
  wire [0:0]\p_Val2_75_1_reg_1279[3]_i_6_0 ;
  wire \p_Val2_75_1_reg_1279[3]_i_6_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_7_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_8_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_9_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_12_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_16_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_17_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_18_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_19_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_20_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_21_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_22_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_23_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_32_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_33_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_34_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_35_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_36_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_37_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_38_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_39_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_3_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_4_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_5_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_6_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_7_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_8_n_7 ;
  wire [0:0]\p_Val2_75_1_reg_1279[7]_i_9_0 ;
  wire \p_Val2_75_1_reg_1279[7]_i_9_n_7 ;
  wire [0:0]\p_Val2_75_1_reg_1279_reg[3]_0 ;
  wire [3:0]\p_Val2_75_1_reg_1279_reg[3]_1 ;
  wire [1:0]\p_Val2_75_1_reg_1279_reg[3]_2 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_11_0 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_11_1 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_11_2 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_11_3 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_11_n_10 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_11_n_11 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_11_n_12 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_11_n_13 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_11_n_14 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_11_n_8 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_11_n_9 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_12_0 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_12_n_10 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_12_n_11 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_12_n_12 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_12_n_13 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_12_n_14 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_12_n_7 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_12_n_8 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_12_n_9 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_1_n_10 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_1_n_7 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_1_n_8 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_1_n_9 ;
  wire [1:0]\p_Val2_75_1_reg_1279_reg[7]_0 ;
  wire [0:0]\p_Val2_75_1_reg_1279_reg[7]_1 ;
  wire [0:0]\p_Val2_75_1_reg_1279_reg[7]_2 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_10_n_10 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_10_n_11 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_10_n_12 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_10_n_13 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_10_n_14 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_10_n_7 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_10_n_8 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_10_n_9 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_15_0 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_15_1 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_15_2 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_15_3 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_15_n_10 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_15_n_11 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_15_n_12 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_15_n_13 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_15_n_14 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_15_n_8 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_15_n_9 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_1_n_10 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_1_n_8 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_1_n_9 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_2_n_10 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_2_n_14 ;
  wire [7:0]p_Val2_75_3_reg_1309;
  wire \p_Val2_75_3_reg_1309[3]_i_20_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_21_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_22_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_23_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_24_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_25_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_26_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_27_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_28_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_29_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_2_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_31_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_33_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_39_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_3_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_4_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_5_n_7 ;
  wire [0:0]\p_Val2_75_3_reg_1309[3]_i_6_0 ;
  wire \p_Val2_75_3_reg_1309[3]_i_6_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_7_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_8_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_9_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_12_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_16_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_17_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_18_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_19_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_20_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_21_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_22_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_23_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_28_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_29_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_30_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_31_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_32_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_33_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_34_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_35_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_3_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_4_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_5_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_6_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_7_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_8_n_7 ;
  wire [0:0]\p_Val2_75_3_reg_1309[7]_i_9_0 ;
  wire \p_Val2_75_3_reg_1309[7]_i_9_n_7 ;
  wire [0:0]\p_Val2_75_3_reg_1309_reg[3]_0 ;
  wire [3:0]\p_Val2_75_3_reg_1309_reg[3]_1 ;
  wire [1:0]\p_Val2_75_3_reg_1309_reg[3]_2 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_11_0 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_11_1 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_11_2 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_11_3 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_11_n_10 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_11_n_11 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_11_n_12 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_11_n_13 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_11_n_14 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_11_n_8 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_11_n_9 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_12_n_10 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_12_n_11 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_12_n_12 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_12_n_13 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_12_n_14 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_12_n_7 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_12_n_8 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_12_n_9 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_1_n_10 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_1_n_7 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_1_n_8 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_1_n_9 ;
  wire [1:0]\p_Val2_75_3_reg_1309_reg[7]_0 ;
  wire [0:0]\p_Val2_75_3_reg_1309_reg[7]_1 ;
  wire [0:0]\p_Val2_75_3_reg_1309_reg[7]_2 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_10_n_10 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_10_n_11 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_10_n_12 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_10_n_13 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_10_n_14 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_10_n_7 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_10_n_8 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_10_n_9 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_14_0 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_14_1 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_14_2 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_14_3 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_14_n_10 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_14_n_11 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_14_n_12 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_14_n_13 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_14_n_14 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_14_n_8 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_14_n_9 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_1_n_10 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_1_n_8 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_1_n_9 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_2_n_10 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_2_n_14 ;
  wire sel;
  wire [5:0]sel0;
  wire [7:7]sel0__0;
  wire [7:0]sf_1_fu_443_p2;
  wire [7:0]sf_reg_268;
  wire \sf_reg_268[5]_i_2_n_7 ;
  wire \sf_reg_268[7]_i_4_n_7 ;
  wire start_for_Relu1D403_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__6_n_7;
  wire start_once_reg_reg_0;
  wire tmp_203_1_fu_612_p2;
  wire tmp_203_1_reg_1289;
  wire \tmp_203_1_reg_1289[0]_i_10_n_7 ;
  wire \tmp_203_1_reg_1289[0]_i_12_n_7 ;
  wire \tmp_203_1_reg_1289[0]_i_2_n_7 ;
  wire \tmp_203_1_reg_1289[0]_i_5_n_7 ;
  wire \tmp_203_1_reg_1289[0]_i_6_n_7 ;
  wire \tmp_203_1_reg_1289[0]_i_8_n_7 ;
  wire [0:0]\tmp_203_1_reg_1289_reg[0]_0 ;
  wire [0:0]\tmp_203_1_reg_1289_reg[0]_1 ;
  wire [1:0]\tmp_203_1_reg_1289_reg[0]_2 ;
  wire \tmp_203_1_reg_1289_reg[0]_i_3_n_10 ;
  wire \tmp_203_1_reg_1289_reg[0]_i_3_n_11 ;
  wire \tmp_203_1_reg_1289_reg[0]_i_3_n_7 ;
  wire \tmp_203_1_reg_1289_reg[0]_i_3_n_8 ;
  wire \tmp_203_1_reg_1289_reg[0]_i_3_n_9 ;
  wire tmp_203_2_fu_682_p2;
  wire tmp_203_2_reg_1304;
  wire [0:0]\tmp_203_2_reg_1304[0]_i_2 ;
  wire [1:0]\tmp_203_2_reg_1304[0]_i_2_0 ;
  wire \tmp_203_2_reg_1304_reg[0]_0 ;
  wire tmp_203_3_fu_752_p2;
  wire tmp_203_3_reg_1319;
  wire \tmp_203_3_reg_1319[0]_i_10_n_7 ;
  wire \tmp_203_3_reg_1319[0]_i_12_n_7 ;
  wire \tmp_203_3_reg_1319[0]_i_2_n_7 ;
  wire \tmp_203_3_reg_1319[0]_i_5_n_7 ;
  wire \tmp_203_3_reg_1319[0]_i_6_n_7 ;
  wire \tmp_203_3_reg_1319[0]_i_8_n_7 ;
  wire [0:0]\tmp_203_3_reg_1319_reg[0]_0 ;
  wire [0:0]\tmp_203_3_reg_1319_reg[0]_1 ;
  wire [1:0]\tmp_203_3_reg_1319_reg[0]_2 ;
  wire \tmp_203_3_reg_1319_reg[0]_i_3_n_10 ;
  wire \tmp_203_3_reg_1319_reg[0]_i_3_n_11 ;
  wire \tmp_203_3_reg_1319_reg[0]_i_3_n_7 ;
  wire \tmp_203_3_reg_1319_reg[0]_i_3_n_8 ;
  wire \tmp_203_3_reg_1319_reg[0]_i_3_n_9 ;
  wire tmp_327_reg_1269;
  wire \tmp_327_reg_1269[0]_i_10_n_7 ;
  wire \tmp_327_reg_1269[0]_i_11_n_7 ;
  wire \tmp_327_reg_1269[0]_i_12_n_7 ;
  wire \tmp_327_reg_1269[0]_i_13_n_7 ;
  wire \tmp_327_reg_1269[0]_i_14_n_7 ;
  wire \tmp_327_reg_1269[0]_i_15_n_7 ;
  wire \tmp_327_reg_1269[0]_i_8_n_7 ;
  wire \tmp_327_reg_1269[0]_i_9_n_7 ;
  wire \tmp_327_reg_1269_reg[0]_i_3_0 ;
  wire \tmp_327_reg_1269_reg[0]_i_3_1 ;
  wire \tmp_327_reg_1269_reg[0]_i_3_2 ;
  wire \tmp_327_reg_1269_reg[0]_i_3_3 ;
  wire \tmp_327_reg_1269_reg[0]_i_3_n_10 ;
  wire \tmp_327_reg_1269_reg[0]_i_3_n_7 ;
  wire \tmp_327_reg_1269_reg[0]_i_3_n_8 ;
  wire \tmp_327_reg_1269_reg[0]_i_3_n_9 ;
  wire tmp_330_reg_1284;
  wire \tmp_330_reg_1284[0]_i_2_n_7 ;
  wire \tmp_330_reg_1284[0]_i_3_n_7 ;
  wire \tmp_330_reg_1284[0]_i_4_n_7 ;
  wire \tmp_330_reg_1284[0]_i_5_n_7 ;
  wire \tmp_330_reg_1284[0]_i_6_n_7 ;
  wire \tmp_330_reg_1284[0]_i_7_n_7 ;
  wire [0:0]\tmp_330_reg_1284[0]_i_8_0 ;
  wire [1:0]\tmp_330_reg_1284[0]_i_8_1 ;
  wire \tmp_330_reg_1284[0]_i_8_n_7 ;
  wire \tmp_330_reg_1284_reg[0]_i_1_n_10 ;
  wire \tmp_330_reg_1284_reg[0]_i_1_n_7 ;
  wire \tmp_330_reg_1284_reg[0]_i_1_n_8 ;
  wire \tmp_330_reg_1284_reg[0]_i_1_n_9 ;
  wire [14:6]tmp_331_fu_584_p1;
  wire [5:0]tmp_331_fu_584_p1__0;
  wire tmp_333_reg_1299;
  wire \tmp_333_reg_1299[0]_i_10_n_7 ;
  wire \tmp_333_reg_1299[0]_i_11_n_7 ;
  wire \tmp_333_reg_1299[0]_i_12_n_7 ;
  wire \tmp_333_reg_1299[0]_i_13_n_7 ;
  wire \tmp_333_reg_1299[0]_i_14_n_7 ;
  wire \tmp_333_reg_1299[0]_i_15_n_7 ;
  wire \tmp_333_reg_1299[0]_i_16_n_7 ;
  wire \tmp_333_reg_1299[0]_i_17_n_7 ;
  wire \tmp_333_reg_1299[0]_i_18_n_7 ;
  wire \tmp_333_reg_1299[0]_i_20_n_7 ;
  wire \tmp_333_reg_1299[0]_i_22_n_7 ;
  wire \tmp_333_reg_1299[0]_i_28_n_7 ;
  wire \tmp_333_reg_1299[0]_i_9_n_7 ;
  wire [0:0]\tmp_333_reg_1299_reg[0]_0 ;
  wire [1:0]\tmp_333_reg_1299_reg[0]_1 ;
  wire [3:0]\tmp_333_reg_1299_reg[0]_i_3_0 ;
  wire \tmp_333_reg_1299_reg[0]_i_3_1 ;
  wire \tmp_333_reg_1299_reg[0]_i_3_2 ;
  wire \tmp_333_reg_1299_reg[0]_i_3_3 ;
  wire \tmp_333_reg_1299_reg[0]_i_3_4 ;
  wire \tmp_333_reg_1299_reg[0]_i_3_n_10 ;
  wire \tmp_333_reg_1299_reg[0]_i_3_n_7 ;
  wire \tmp_333_reg_1299_reg[0]_i_3_n_8 ;
  wire \tmp_333_reg_1299_reg[0]_i_3_n_9 ;
  wire \tmp_333_reg_1299_reg[0]_i_4_n_10 ;
  wire \tmp_333_reg_1299_reg[0]_i_4_n_7 ;
  wire \tmp_333_reg_1299_reg[0]_i_4_n_8 ;
  wire \tmp_333_reg_1299_reg[0]_i_4_n_9 ;
  wire [2:0]tmp_334_fu_654_p1;
  wire tmp_336_reg_1314;
  wire \tmp_336_reg_1314[0]_i_2_n_7 ;
  wire \tmp_336_reg_1314[0]_i_3_n_7 ;
  wire \tmp_336_reg_1314[0]_i_4_n_7 ;
  wire \tmp_336_reg_1314[0]_i_5_n_7 ;
  wire \tmp_336_reg_1314[0]_i_6_n_7 ;
  wire \tmp_336_reg_1314[0]_i_7_n_7 ;
  wire [0:0]\tmp_336_reg_1314[0]_i_8_0 ;
  wire [1:0]\tmp_336_reg_1314[0]_i_8_1 ;
  wire \tmp_336_reg_1314[0]_i_8_n_7 ;
  wire \tmp_336_reg_1314_reg[0]_i_1_n_10 ;
  wire \tmp_336_reg_1314_reg[0]_i_1_n_7 ;
  wire \tmp_336_reg_1314_reg[0]_i_1_n_8 ;
  wire \tmp_336_reg_1314_reg[0]_i_1_n_9 ;
  wire [14:6]tmp_337_fu_724_p1;
  wire [5:0]tmp_337_fu_724_p1__0;
  wire [11:8]tmp_41_mid2_fu_403_p3;
  wire [11:6]tmp_44_fu_431_p2;
  wire [7:0]tmp_44_reg_1225_reg_0;
  wire [0:0]tmp_44_reg_1225_reg_1;
  wire [0:0]tmp_44_reg_1225_reg_2;
  wire [0:0]tmp_44_reg_1225_reg_3;
  wire [1:0]tmp_44_reg_1225_reg_4;
  wire [2:0]tmp_44_reg_1225_reg_rep_0;
  wire [1:0]tmp_44_reg_1225_reg_rep_1;
  wire [0:0]tmp_44_reg_1225_reg_rep_2;
  wire [0:0]tmp_44_reg_1225_reg_rep_3;
  wire tmp_44_reg_1225_reg_rep_4;
  wire [0:0]tmp_44_reg_1225_reg_rep_5;
  wire [0:0]tmp_44_reg_1225_reg_rep_6;
  wire [1:0]tmp_44_reg_1225_reg_rep_7;
  wire [0:0]tmp_44_reg_1225_reg_rep_8;
  wire [0:0]tmp_44_reg_1225_reg_rep_9;
  wire [7:0]tmp_44_reg_1225_reg_rep__0_0;
  wire [0:0]tmp_44_reg_1225_reg_rep__0_1;
  wire [0:0]tmp_44_reg_1225_reg_rep__0_2;
  wire [0:0]tmp_44_reg_1225_reg_rep__0_3;
  wire [1:0]tmp_44_reg_1225_reg_rep__0_4;
  wire [6:0]tmp_44_reg_1225_reg_rep__1_0;
  wire [1:0]tmp_44_reg_1225_reg_rep__1_1;
  wire [1:0]tmp_44_reg_1225_reg_rep__1_2;
  wire [0:0]tmp_44_reg_1225_reg_rep__1_3;
  wire [3:0]tmp_44_reg_1225_reg_rep__1_4;
  wire [1:0]tmp_44_reg_1225_reg_rep__1_5;
  wire [0:0]tmp_44_reg_1225_reg_rep__1_6;
  wire [0:0]tmp_44_reg_1225_reg_rep__1_7;
  wire [1:0]tmp_44_reg_1225_reg_rep__1_8;
  wire [1:0]tmp_44_reg_1225_reg_rep__1_9;
  wire tmp_44_reg_1225_reg_rep_i_13_n_7;
  wire tmp_44_reg_1225_reg_rep_i_16_n_7;
  wire tmp_44_reg_1225_reg_rep_i_17_n_7;
  wire tmp_44_reg_1225_reg_rep_i_3_n_10;
  wire tmp_44_reg_1225_reg_rep_i_4_n_10;
  wire tmp_44_reg_1225_reg_rep_i_4_n_7;
  wire tmp_44_reg_1225_reg_rep_i_4_n_8;
  wire tmp_44_reg_1225_reg_rep_i_4_n_9;
  wire tmp_50_fu_542_p2;
  wire tmp_50_reg_1274;
  wire \tmp_50_reg_1274[0]_i_11_n_7 ;
  wire \tmp_50_reg_1274[0]_i_13_n_7 ;
  wire \tmp_50_reg_1274[0]_i_14_n_7 ;
  wire \tmp_50_reg_1274[0]_i_16_n_7 ;
  wire \tmp_50_reg_1274[0]_i_18_n_7 ;
  wire \tmp_50_reg_1274[0]_i_20_n_7 ;
  wire \tmp_50_reg_1274[0]_i_21_n_7 ;
  wire \tmp_50_reg_1274[0]_i_5_n_7 ;
  wire \tmp_50_reg_1274[0]_i_6_n_7 ;
  wire \tmp_50_reg_1274[0]_i_7_n_7 ;
  wire \tmp_50_reg_1274[0]_i_9_n_7 ;
  wire [0:0]\tmp_50_reg_1274_reg[0]_0 ;
  wire [1:0]\tmp_50_reg_1274_reg[0]_1 ;
  wire [0:0]\tmp_50_reg_1274_reg[0]_2 ;
  wire [1:0]\tmp_50_reg_1274_reg[0]_3 ;
  wire \tmp_50_reg_1274_reg[0]_i_3_n_10 ;
  wire \tmp_50_reg_1274_reg[0]_i_3_n_12 ;
  wire \tmp_50_reg_1274_reg[0]_i_3_n_13 ;
  wire \tmp_50_reg_1274_reg[0]_i_3_n_14 ;
  wire \tmp_50_reg_1274_reg[0]_i_3_n_7 ;
  wire \tmp_50_reg_1274_reg[0]_i_3_n_8 ;
  wire \tmp_50_reg_1274_reg[0]_i_3_n_9 ;
  wire [2:0]\tmp_50_reg_1274_reg[0]_i_4_0 ;
  wire \tmp_50_reg_1274_reg[0]_i_4_n_10 ;
  wire \tmp_50_reg_1274_reg[0]_i_4_n_12 ;
  wire \tmp_50_reg_1274_reg[0]_i_4_n_13 ;
  wire \tmp_50_reg_1274_reg[0]_i_4_n_14 ;
  wire \tmp_50_reg_1274_reg[0]_i_4_n_7 ;
  wire \tmp_50_reg_1274_reg[0]_i_4_n_8 ;
  wire \tmp_50_reg_1274_reg[0]_i_4_n_9 ;
  wire \tmp_64_reg_1230[0]_i_1_n_7 ;
  wire \tmp_64_reg_1230[0]_i_2_n_7 ;
  wire \tmp_64_reg_1230[0]_i_3_n_7 ;
  wire tmp_64_reg_1230_pp0_iter1_reg;
  wire tmp_64_reg_1230_pp0_iter2_reg;
  wire tmp_64_reg_1230_pp0_iter3_reg;
  wire \tmp_64_reg_1230_reg_n_7_[0] ;
  wire [7:0]tmp_67_reg_1294;
  wire \tmp_67_reg_1294[3]_i_13_n_7 ;
  wire \tmp_67_reg_1294[3]_i_14_n_7 ;
  wire \tmp_67_reg_1294[3]_i_16_n_7 ;
  wire \tmp_67_reg_1294[3]_i_18_n_7 ;
  wire \tmp_67_reg_1294[3]_i_20_n_7 ;
  wire [1:0]\tmp_67_reg_1294[3]_i_8 ;
  wire \tmp_67_reg_1294[7]_i_15_n_7 ;
  wire \tmp_67_reg_1294[7]_i_16_n_7 ;
  wire \tmp_67_reg_1294[7]_i_19_n_7 ;
  wire \tmp_67_reg_1294[7]_i_20_n_7 ;
  wire \tmp_67_reg_1294[7]_i_21_n_7 ;
  wire \tmp_67_reg_1294[7]_i_22_n_7 ;
  wire \tmp_67_reg_1294[7]_i_23_n_7 ;
  wire \tmp_67_reg_1294[7]_i_24_n_7 ;
  wire \tmp_67_reg_1294[7]_i_25_n_7 ;
  wire \tmp_67_reg_1294[7]_i_26_n_7 ;
  wire \tmp_67_reg_1294[7]_i_27_n_7 ;
  wire \tmp_67_reg_1294[7]_i_28_n_7 ;
  wire [1:0]\tmp_67_reg_1294[7]_i_7 ;
  wire \tmp_67_reg_1294_reg[3]_0 ;
  wire \tmp_67_reg_1294_reg[3]_i_12_n_10 ;
  wire \tmp_67_reg_1294_reg[3]_i_12_n_12 ;
  wire \tmp_67_reg_1294_reg[3]_i_12_n_13 ;
  wire \tmp_67_reg_1294_reg[3]_i_12_n_7 ;
  wire \tmp_67_reg_1294_reg[3]_i_12_n_8 ;
  wire \tmp_67_reg_1294_reg[3]_i_12_n_9 ;
  wire [8:0]\tmp_67_reg_1294_reg[7]_0 ;
  wire \tmp_67_reg_1294_reg[7]_i_10_0 ;
  wire \tmp_67_reg_1294_reg[7]_i_10_1 ;
  wire \tmp_67_reg_1294_reg[7]_i_10_2 ;
  wire \tmp_67_reg_1294_reg[7]_i_10_3 ;
  wire \tmp_67_reg_1294_reg[7]_i_10_n_10 ;
  wire \tmp_67_reg_1294_reg[7]_i_10_n_7 ;
  wire \tmp_67_reg_1294_reg[7]_i_10_n_8 ;
  wire \tmp_67_reg_1294_reg[7]_i_10_n_9 ;
  wire \tmp_67_reg_1294_reg[7]_i_11_n_10 ;
  wire \tmp_67_reg_1294_reg[7]_i_9_n_10 ;
  wire [7:0]tmp_s_reg_1264;
  wire \tmp_s_reg_1264[3]_i_2_n_7 ;
  wire \tmp_s_reg_1264[3]_i_4_n_7 ;
  wire \tmp_s_reg_1264[3]_i_5_n_7 ;
  wire \tmp_s_reg_1264[3]_i_6_n_7 ;
  wire [0:0]\tmp_s_reg_1264[3]_i_7 ;
  wire [0:0]\tmp_s_reg_1264[3]_i_7_0 ;
  wire \tmp_s_reg_1264[3]_i_8_n_7 ;
  wire \tmp_s_reg_1264[7]_i_16_n_7 ;
  wire \tmp_s_reg_1264[7]_i_21_n_7 ;
  wire \tmp_s_reg_1264[7]_i_22_n_7 ;
  wire \tmp_s_reg_1264[7]_i_24_n_7 ;
  wire \tmp_s_reg_1264[7]_i_25_n_7 ;
  wire \tmp_s_reg_1264[7]_i_26_n_7 ;
  wire \tmp_s_reg_1264[7]_i_27_n_7 ;
  wire \tmp_s_reg_1264[7]_i_28_n_7 ;
  wire \tmp_s_reg_1264[7]_i_29_n_7 ;
  wire \tmp_s_reg_1264[7]_i_30_n_7 ;
  wire \tmp_s_reg_1264[7]_i_31_n_7 ;
  wire \tmp_s_reg_1264[7]_i_33_n_7 ;
  wire \tmp_s_reg_1264[7]_i_34_n_7 ;
  wire [0:0]\tmp_s_reg_1264[7]_i_7 ;
  wire [0:0]\tmp_s_reg_1264[7]_i_7_0 ;
  wire [0:0]\tmp_s_reg_1264_reg[3]_0 ;
  wire [0:0]\tmp_s_reg_1264_reg[3]_1 ;
  wire [1:0]\tmp_s_reg_1264_reg[3]_2 ;
  wire \tmp_s_reg_1264_reg[3]_3 ;
  wire \tmp_s_reg_1264_reg[3]_i_1_n_10 ;
  wire \tmp_s_reg_1264_reg[3]_i_1_n_11 ;
  wire \tmp_s_reg_1264_reg[3]_i_1_n_12 ;
  wire \tmp_s_reg_1264_reg[3]_i_1_n_13 ;
  wire \tmp_s_reg_1264_reg[3]_i_1_n_14 ;
  wire \tmp_s_reg_1264_reg[3]_i_1_n_8 ;
  wire \tmp_s_reg_1264_reg[3]_i_1_n_9 ;
  wire \tmp_s_reg_1264_reg[7]_0 ;
  wire \tmp_s_reg_1264_reg[7]_i_12_0 ;
  wire \tmp_s_reg_1264_reg[7]_i_12_1 ;
  wire \tmp_s_reg_1264_reg[7]_i_12_2 ;
  wire \tmp_s_reg_1264_reg[7]_i_12_3 ;
  wire \tmp_s_reg_1264_reg[7]_i_12_n_10 ;
  wire \tmp_s_reg_1264_reg[7]_i_12_n_12 ;
  wire \tmp_s_reg_1264_reg[7]_i_12_n_7 ;
  wire \tmp_s_reg_1264_reg[7]_i_12_n_8 ;
  wire \tmp_s_reg_1264_reg[7]_i_12_n_9 ;
  wire \tmp_s_reg_1264_reg[7]_i_13_n_10 ;
  wire \tmp_s_reg_1264_reg[7]_i_13_n_13 ;
  wire \tmp_s_reg_1264_reg[7]_i_9_n_10 ;
  wire weights7_m_weights_V_1_ce0;
  wire [3:3]\NLW_indvar_flatten4_reg_235_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_reg_246_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_reg_246_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_0_V_2_fu_154_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_1_V_2_fu_158_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_2_V_2_fu_162_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_3_V_2_fu_166_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_20_1_reg_1329_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_20_2_reg_1334_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_20_3_reg_1339_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_5_reg_1324_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_75_1_reg_1279_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_75_1_reg_1279_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_75_3_reg_1309_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_75_3_reg_1309_reg[7]_i_2_O_UNCONNECTED ;
  wire NLW_tmp_44_reg_1225_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_DBITERR_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_SBITERR_UNCONNECTED;
  wire [31:8]NLW_tmp_44_reg_1225_reg_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_44_reg_1225_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_44_reg_1225_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_44_reg_1225_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_44_reg_1225_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_44_reg_1225_reg_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_rep_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_rep_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_rep_DBITERR_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_rep_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_rep_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_rep_SBITERR_UNCONNECTED;
  wire [31:7]NLW_tmp_44_reg_1225_reg_rep_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_44_reg_1225_reg_rep_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_44_reg_1225_reg_rep_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_44_reg_1225_reg_rep_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_44_reg_1225_reg_rep_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_44_reg_1225_reg_rep_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_rep__0_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_rep__0_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_rep__0_DBITERR_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_rep__0_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_rep__0_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_rep__0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_tmp_44_reg_1225_reg_rep__0_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_44_reg_1225_reg_rep__0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_44_reg_1225_reg_rep__0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_44_reg_1225_reg_rep__0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_44_reg_1225_reg_rep__0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_44_reg_1225_reg_rep__0_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_rep__1_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_rep__1_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_rep__1_DBITERR_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_rep__1_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_rep__1_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_44_reg_1225_reg_rep__1_SBITERR_UNCONNECTED;
  wire [31:7]NLW_tmp_44_reg_1225_reg_rep__1_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_44_reg_1225_reg_rep__1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_44_reg_1225_reg_rep__1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_44_reg_1225_reg_rep__1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_44_reg_1225_reg_rep__1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_44_reg_1225_reg_rep__1_RDADDRECC_UNCONNECTED;
  wire [3:1]NLW_tmp_44_reg_1225_reg_rep_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_44_reg_1225_reg_rep_i_3_O_UNCONNECTED;
  wire [3:1]\NLW_tmp_67_reg_1294_reg[7]_i_11_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_67_reg_1294_reg[7]_i_11_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_67_reg_1294_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_67_reg_1294_reg[7]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_s_reg_1264_reg[7]_i_13_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_s_reg_1264_reg[7]_i_13_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_s_reg_1264_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_s_reg_1264_reg[7]_i_9_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8080808080008080)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(cnv_33PRL_V_V_full_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_7),
        .I2(tmp_64_reg_1230_pp0_iter3_reg),
        .I3(\exitcond_flatten4_reg_1203_pp0_iter1_reg_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_32_V_V_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h2333233323333333)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_7_[1] ),
        .I2(Q[0]),
        .I3(Conv1DMac_new402_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_Relu1D403_U0_full_n),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAFFEFAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(\ap_CS_fsm[1]_i_2__7_n_7 ),
        .I1(\ap_CS_fsm[2]_i_3__4_n_7 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\ap_CS_fsm[2]_i_2__4_n_7 ),
        .I5(\ap_CS_fsm_reg_n_7_[1] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFEAA0000)) 
    \ap_CS_fsm[1]_i_2__7 
       (.I0(\ap_CS_fsm_reg_n_7_[1] ),
        .I1(start_for_Relu1D403_U0_full_n),
        .I2(start_once_reg),
        .I3(Conv1DMac_new402_U0_ap_start),
        .I4(Q[0]),
        .O(\ap_CS_fsm[1]_i_2__7_n_7 ));
  LUT5 #(
    .INIT(32'h88888A88)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(\ap_CS_fsm_reg_n_7_[1] ),
        .I1(\ap_CS_fsm[2]_i_2__4_n_7 ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[2]_i_3__4_n_7 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_2__4 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_7),
        .I2(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm[2]_i_2__4_n_7 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_3__4 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(exitcond_flatten4_fu_311_p2),
        .O(\ap_CS_fsm[2]_i_3__4_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_7_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8A8A008A8A8A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\macRegisters_0_V_2_fu_154[7]_i_4_n_7 ),
        .I3(exitcond_flatten4_fu_311_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\ap_CS_fsm_reg_n_7_[1] ),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8A800000)) 
    ap_enable_reg_pp0_iter1_i_1__7
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[2]_i_3__4_n_7 ),
        .O(ap_enable_reg_pp0_iter1_i_1__7_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__7_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_7),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_7),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h88A000A0)) 
    ap_enable_reg_pp0_iter4_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_7),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\macRegisters_0_V_2_fu_154[7]_i_4_n_7 ),
        .O(ap_enable_reg_pp0_iter4_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1__0_n_7),
        .Q(ap_enable_reg_pp0_iter4_reg_n_7),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond_flatten4_reg_1203[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_7_[1] ),
        .I1(ap_block_pp0_stage0_subdone),
        .O(exitcond_flatten4_reg_12030));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \exitcond_flatten4_reg_1203[0]_i_2 
       (.I0(\exitcond_flatten4_reg_1203[0]_i_4_n_7 ),
        .I1(\exitcond_flatten4_reg_1203[0]_i_5_n_7 ),
        .I2(indvar_flatten4_reg_235_reg[16]),
        .I3(indvar_flatten4_reg_235_reg[17]),
        .I4(indvar_flatten4_reg_235_reg[18]),
        .I5(indvar_flatten4_reg_235_reg[19]),
        .O(exitcond_flatten4_fu_311_p2));
  LUT6 #(
    .INIT(64'h04FF040404040404)) 
    \exitcond_flatten4_reg_1203[0]_i_3 
       (.I0(cnv_32_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten4_reg_1203_pp0_iter1_reg_reg_n_7_[0] ),
        .I3(cnv_33PRL_V_V_full_n),
        .I4(tmp_64_reg_1230_pp0_iter3_reg),
        .I5(ap_enable_reg_pp0_iter4_reg_n_7),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \exitcond_flatten4_reg_1203[0]_i_4 
       (.I0(\exitcond_flatten4_reg_1203[0]_i_6_n_7 ),
        .I1(indvar_flatten4_reg_235_reg[2]),
        .I2(indvar_flatten4_reg_235_reg[1]),
        .I3(indvar_flatten4_reg_235_reg[4]),
        .I4(indvar_flatten4_reg_235_reg[3]),
        .I5(\exitcond_flatten4_reg_1203[0]_i_7_n_7 ),
        .O(\exitcond_flatten4_reg_1203[0]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \exitcond_flatten4_reg_1203[0]_i_5 
       (.I0(indvar_flatten4_reg_235_reg[20]),
        .I1(indvar_flatten4_reg_235_reg[21]),
        .I2(indvar_flatten4_reg_235_reg[0]),
        .I3(indvar_flatten4_reg_235_reg[22]),
        .O(\exitcond_flatten4_reg_1203[0]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten4_reg_1203[0]_i_6 
       (.I0(indvar_flatten4_reg_235_reg[8]),
        .I1(indvar_flatten4_reg_235_reg[7]),
        .I2(indvar_flatten4_reg_235_reg[6]),
        .I3(indvar_flatten4_reg_235_reg[5]),
        .O(\exitcond_flatten4_reg_1203[0]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \exitcond_flatten4_reg_1203[0]_i_7 
       (.I0(indvar_flatten4_reg_235_reg[13]),
        .I1(indvar_flatten4_reg_235_reg[14]),
        .I2(indvar_flatten4_reg_235_reg[23]),
        .I3(indvar_flatten4_reg_235_reg[15]),
        .I4(\exitcond_flatten4_reg_1203[0]_i_8_n_7 ),
        .O(\exitcond_flatten4_reg_1203[0]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten4_reg_1203[0]_i_8 
       (.I0(indvar_flatten4_reg_235_reg[12]),
        .I1(indvar_flatten4_reg_235_reg[11]),
        .I2(indvar_flatten4_reg_235_reg[10]),
        .I3(indvar_flatten4_reg_235_reg[9]),
        .O(\exitcond_flatten4_reg_1203[0]_i_8_n_7 ));
  FDRE \exitcond_flatten4_reg_1203_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten4_reg_12030),
        .D(exitcond_flatten4_reg_1203),
        .Q(\exitcond_flatten4_reg_1203_pp0_iter1_reg_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \exitcond_flatten4_reg_1203_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten4_reg_12030),
        .D(exitcond_flatten4_fu_311_p2),
        .Q(exitcond_flatten4_reg_1203),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten4_reg_235[0]_i_2 
       (.I0(indvar_flatten4_reg_235_reg[0]),
        .O(\indvar_flatten4_reg_235[0]_i_2_n_7 ));
  FDRE \indvar_flatten4_reg_235_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten4_reg_235_reg[0]),
        .R(clear));
  CARRY4 \indvar_flatten4_reg_235_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten4_reg_235_reg[0]_i_1_n_7 ,\indvar_flatten4_reg_235_reg[0]_i_1_n_8 ,\indvar_flatten4_reg_235_reg[0]_i_1_n_9 ,\indvar_flatten4_reg_235_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten4_reg_235_reg[0]_i_1_n_11 ,\indvar_flatten4_reg_235_reg[0]_i_1_n_12 ,\indvar_flatten4_reg_235_reg[0]_i_1_n_13 ,\indvar_flatten4_reg_235_reg[0]_i_1_n_14 }),
        .S({indvar_flatten4_reg_235_reg[3:1],\indvar_flatten4_reg_235[0]_i_2_n_7 }));
  FDRE \indvar_flatten4_reg_235_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten4_reg_235_reg[10]),
        .R(clear));
  FDRE \indvar_flatten4_reg_235_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten4_reg_235_reg[11]),
        .R(clear));
  FDRE \indvar_flatten4_reg_235_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[12]_i_1_n_14 ),
        .Q(indvar_flatten4_reg_235_reg[12]),
        .R(clear));
  CARRY4 \indvar_flatten4_reg_235_reg[12]_i_1 
       (.CI(\indvar_flatten4_reg_235_reg[8]_i_1_n_7 ),
        .CO({\indvar_flatten4_reg_235_reg[12]_i_1_n_7 ,\indvar_flatten4_reg_235_reg[12]_i_1_n_8 ,\indvar_flatten4_reg_235_reg[12]_i_1_n_9 ,\indvar_flatten4_reg_235_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten4_reg_235_reg[12]_i_1_n_11 ,\indvar_flatten4_reg_235_reg[12]_i_1_n_12 ,\indvar_flatten4_reg_235_reg[12]_i_1_n_13 ,\indvar_flatten4_reg_235_reg[12]_i_1_n_14 }),
        .S(indvar_flatten4_reg_235_reg[15:12]));
  FDRE \indvar_flatten4_reg_235_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten4_reg_235_reg[13]),
        .R(clear));
  FDRE \indvar_flatten4_reg_235_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[12]_i_1_n_12 ),
        .Q(indvar_flatten4_reg_235_reg[14]),
        .R(clear));
  FDRE \indvar_flatten4_reg_235_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten4_reg_235_reg[15]),
        .R(clear));
  FDRE \indvar_flatten4_reg_235_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten4_reg_235_reg[16]),
        .R(clear));
  CARRY4 \indvar_flatten4_reg_235_reg[16]_i_1 
       (.CI(\indvar_flatten4_reg_235_reg[12]_i_1_n_7 ),
        .CO({\indvar_flatten4_reg_235_reg[16]_i_1_n_7 ,\indvar_flatten4_reg_235_reg[16]_i_1_n_8 ,\indvar_flatten4_reg_235_reg[16]_i_1_n_9 ,\indvar_flatten4_reg_235_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten4_reg_235_reg[16]_i_1_n_11 ,\indvar_flatten4_reg_235_reg[16]_i_1_n_12 ,\indvar_flatten4_reg_235_reg[16]_i_1_n_13 ,\indvar_flatten4_reg_235_reg[16]_i_1_n_14 }),
        .S(indvar_flatten4_reg_235_reg[19:16]));
  FDRE \indvar_flatten4_reg_235_reg[17] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten4_reg_235_reg[17]),
        .R(clear));
  FDRE \indvar_flatten4_reg_235_reg[18] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[16]_i_1_n_12 ),
        .Q(indvar_flatten4_reg_235_reg[18]),
        .R(clear));
  FDRE \indvar_flatten4_reg_235_reg[19] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[16]_i_1_n_11 ),
        .Q(indvar_flatten4_reg_235_reg[19]),
        .R(clear));
  FDRE \indvar_flatten4_reg_235_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten4_reg_235_reg[1]),
        .R(clear));
  FDRE \indvar_flatten4_reg_235_reg[20] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[20]_i_1_n_14 ),
        .Q(indvar_flatten4_reg_235_reg[20]),
        .R(clear));
  CARRY4 \indvar_flatten4_reg_235_reg[20]_i_1 
       (.CI(\indvar_flatten4_reg_235_reg[16]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten4_reg_235_reg[20]_i_1_CO_UNCONNECTED [3],\indvar_flatten4_reg_235_reg[20]_i_1_n_8 ,\indvar_flatten4_reg_235_reg[20]_i_1_n_9 ,\indvar_flatten4_reg_235_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten4_reg_235_reg[20]_i_1_n_11 ,\indvar_flatten4_reg_235_reg[20]_i_1_n_12 ,\indvar_flatten4_reg_235_reg[20]_i_1_n_13 ,\indvar_flatten4_reg_235_reg[20]_i_1_n_14 }),
        .S(indvar_flatten4_reg_235_reg[23:20]));
  FDRE \indvar_flatten4_reg_235_reg[21] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[20]_i_1_n_13 ),
        .Q(indvar_flatten4_reg_235_reg[21]),
        .R(clear));
  FDRE \indvar_flatten4_reg_235_reg[22] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[20]_i_1_n_12 ),
        .Q(indvar_flatten4_reg_235_reg[22]),
        .R(clear));
  FDRE \indvar_flatten4_reg_235_reg[23] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[20]_i_1_n_11 ),
        .Q(indvar_flatten4_reg_235_reg[23]),
        .R(clear));
  FDRE \indvar_flatten4_reg_235_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten4_reg_235_reg[2]),
        .R(clear));
  FDRE \indvar_flatten4_reg_235_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten4_reg_235_reg[3]),
        .R(clear));
  FDRE \indvar_flatten4_reg_235_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten4_reg_235_reg[4]),
        .R(clear));
  CARRY4 \indvar_flatten4_reg_235_reg[4]_i_1 
       (.CI(\indvar_flatten4_reg_235_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten4_reg_235_reg[4]_i_1_n_7 ,\indvar_flatten4_reg_235_reg[4]_i_1_n_8 ,\indvar_flatten4_reg_235_reg[4]_i_1_n_9 ,\indvar_flatten4_reg_235_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten4_reg_235_reg[4]_i_1_n_11 ,\indvar_flatten4_reg_235_reg[4]_i_1_n_12 ,\indvar_flatten4_reg_235_reg[4]_i_1_n_13 ,\indvar_flatten4_reg_235_reg[4]_i_1_n_14 }),
        .S(indvar_flatten4_reg_235_reg[7:4]));
  FDRE \indvar_flatten4_reg_235_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten4_reg_235_reg[5]),
        .R(clear));
  FDRE \indvar_flatten4_reg_235_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten4_reg_235_reg[6]),
        .R(clear));
  FDRE \indvar_flatten4_reg_235_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten4_reg_235_reg[7]),
        .R(clear));
  FDRE \indvar_flatten4_reg_235_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten4_reg_235_reg[8]),
        .R(clear));
  CARRY4 \indvar_flatten4_reg_235_reg[8]_i_1 
       (.CI(\indvar_flatten4_reg_235_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten4_reg_235_reg[8]_i_1_n_7 ,\indvar_flatten4_reg_235_reg[8]_i_1_n_8 ,\indvar_flatten4_reg_235_reg[8]_i_1_n_9 ,\indvar_flatten4_reg_235_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten4_reg_235_reg[8]_i_1_n_11 ,\indvar_flatten4_reg_235_reg[8]_i_1_n_12 ,\indvar_flatten4_reg_235_reg[8]_i_1_n_13 ,\indvar_flatten4_reg_235_reg[8]_i_1_n_14 }),
        .S(indvar_flatten4_reg_235_reg[11:8]));
  FDRE \indvar_flatten4_reg_235_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten4_reg_235_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten4_reg_235_reg[9]),
        .R(clear));
  LUT2 #(
    .INIT(4'hE)) 
    \indvar_flatten_reg_246[0]_i_2 
       (.I0(exitcond_flatten_fu_323_p2),
        .I1(indvar_flatten_reg_246_reg[0]),
        .O(\indvar_flatten_reg_246[0]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_246[0]_i_3 
       (.I0(indvar_flatten_reg_246_reg[3]),
        .I1(exitcond_flatten_fu_323_p2),
        .O(\indvar_flatten_reg_246[0]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_246[0]_i_4 
       (.I0(indvar_flatten_reg_246_reg[2]),
        .I1(exitcond_flatten_fu_323_p2),
        .O(\indvar_flatten_reg_246[0]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_246[0]_i_5 
       (.I0(indvar_flatten_reg_246_reg[1]),
        .I1(exitcond_flatten_fu_323_p2),
        .O(\indvar_flatten_reg_246[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'hD)) 
    \indvar_flatten_reg_246[0]_i_6 
       (.I0(indvar_flatten_reg_246_reg[0]),
        .I1(exitcond_flatten_fu_323_p2),
        .O(\indvar_flatten_reg_246[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_246[12]_i_2 
       (.I0(indvar_flatten_reg_246_reg[13]),
        .I1(exitcond_flatten_fu_323_p2),
        .O(\indvar_flatten_reg_246[12]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_246[12]_i_3 
       (.I0(indvar_flatten_reg_246_reg[12]),
        .I1(exitcond_flatten_fu_323_p2),
        .O(\indvar_flatten_reg_246[12]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_246[4]_i_2 
       (.I0(indvar_flatten_reg_246_reg[7]),
        .I1(exitcond_flatten_fu_323_p2),
        .O(\indvar_flatten_reg_246[4]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_246[4]_i_3 
       (.I0(indvar_flatten_reg_246_reg[6]),
        .I1(exitcond_flatten_fu_323_p2),
        .O(\indvar_flatten_reg_246[4]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_246[4]_i_4 
       (.I0(indvar_flatten_reg_246_reg[5]),
        .I1(exitcond_flatten_fu_323_p2),
        .O(\indvar_flatten_reg_246[4]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_246[4]_i_5 
       (.I0(indvar_flatten_reg_246_reg[4]),
        .I1(exitcond_flatten_fu_323_p2),
        .O(\indvar_flatten_reg_246[4]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_246[8]_i_2 
       (.I0(indvar_flatten_reg_246_reg[11]),
        .I1(exitcond_flatten_fu_323_p2),
        .O(\indvar_flatten_reg_246[8]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_246[8]_i_3 
       (.I0(indvar_flatten_reg_246_reg[10]),
        .I1(exitcond_flatten_fu_323_p2),
        .O(\indvar_flatten_reg_246[8]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_246[8]_i_4 
       (.I0(indvar_flatten_reg_246_reg[9]),
        .I1(exitcond_flatten_fu_323_p2),
        .O(\indvar_flatten_reg_246[8]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_246[8]_i_5 
       (.I0(indvar_flatten_reg_246_reg[8]),
        .I1(exitcond_flatten_fu_323_p2),
        .O(\indvar_flatten_reg_246[8]_i_5_n_7 ));
  FDRE \indvar_flatten_reg_246_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_246_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten_reg_246_reg[0]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_246_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_246_reg[0]_i_1_n_7 ,\indvar_flatten_reg_246_reg[0]_i_1_n_8 ,\indvar_flatten_reg_246_reg[0]_i_1_n_9 ,\indvar_flatten_reg_246_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\indvar_flatten_reg_246[0]_i_2_n_7 }),
        .O({\indvar_flatten_reg_246_reg[0]_i_1_n_11 ,\indvar_flatten_reg_246_reg[0]_i_1_n_12 ,\indvar_flatten_reg_246_reg[0]_i_1_n_13 ,\indvar_flatten_reg_246_reg[0]_i_1_n_14 }),
        .S({\indvar_flatten_reg_246[0]_i_3_n_7 ,\indvar_flatten_reg_246[0]_i_4_n_7 ,\indvar_flatten_reg_246[0]_i_5_n_7 ,\indvar_flatten_reg_246[0]_i_6_n_7 }));
  FDRE \indvar_flatten_reg_246_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_246_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_246_reg[10]),
        .R(clear));
  FDRE \indvar_flatten_reg_246_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_246_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_246_reg[11]),
        .R(clear));
  FDRE \indvar_flatten_reg_246_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_246_reg[12]_i_1_n_14 ),
        .Q(indvar_flatten_reg_246_reg[12]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_246_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_246_reg[8]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten_reg_246_reg[12]_i_1_CO_UNCONNECTED [3:1],\indvar_flatten_reg_246_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_246_reg[12]_i_1_O_UNCONNECTED [3:2],\indvar_flatten_reg_246_reg[12]_i_1_n_13 ,\indvar_flatten_reg_246_reg[12]_i_1_n_14 }),
        .S({1'b0,1'b0,\indvar_flatten_reg_246[12]_i_2_n_7 ,\indvar_flatten_reg_246[12]_i_3_n_7 }));
  FDRE \indvar_flatten_reg_246_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_246_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten_reg_246_reg[13]),
        .R(clear));
  FDRE \indvar_flatten_reg_246_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_246_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten_reg_246_reg[1]),
        .R(clear));
  FDRE \indvar_flatten_reg_246_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_246_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten_reg_246_reg[2]),
        .R(clear));
  FDRE \indvar_flatten_reg_246_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_246_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten_reg_246_reg[3]),
        .R(clear));
  FDRE \indvar_flatten_reg_246_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_246_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten_reg_246_reg[4]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_246_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_246_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten_reg_246_reg[4]_i_1_n_7 ,\indvar_flatten_reg_246_reg[4]_i_1_n_8 ,\indvar_flatten_reg_246_reg[4]_i_1_n_9 ,\indvar_flatten_reg_246_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_246_reg[4]_i_1_n_11 ,\indvar_flatten_reg_246_reg[4]_i_1_n_12 ,\indvar_flatten_reg_246_reg[4]_i_1_n_13 ,\indvar_flatten_reg_246_reg[4]_i_1_n_14 }),
        .S({\indvar_flatten_reg_246[4]_i_2_n_7 ,\indvar_flatten_reg_246[4]_i_3_n_7 ,\indvar_flatten_reg_246[4]_i_4_n_7 ,\indvar_flatten_reg_246[4]_i_5_n_7 }));
  FDRE \indvar_flatten_reg_246_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_246_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten_reg_246_reg[5]),
        .R(clear));
  FDRE \indvar_flatten_reg_246_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_246_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten_reg_246_reg[6]),
        .R(clear));
  FDRE \indvar_flatten_reg_246_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_246_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten_reg_246_reg[7]),
        .R(clear));
  FDRE \indvar_flatten_reg_246_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_246_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_246_reg[8]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_246_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_246_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten_reg_246_reg[8]_i_1_n_7 ,\indvar_flatten_reg_246_reg[8]_i_1_n_8 ,\indvar_flatten_reg_246_reg[8]_i_1_n_9 ,\indvar_flatten_reg_246_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_246_reg[8]_i_1_n_11 ,\indvar_flatten_reg_246_reg[8]_i_1_n_12 ,\indvar_flatten_reg_246_reg[8]_i_1_n_13 ,\indvar_flatten_reg_246_reg[8]_i_1_n_14 }),
        .S({\indvar_flatten_reg_246[8]_i_2_n_7 ,\indvar_flatten_reg_246[8]_i_3_n_7 ,\indvar_flatten_reg_246[8]_i_4_n_7 ,\indvar_flatten_reg_246[8]_i_5_n_7 }));
  FDRE \indvar_flatten_reg_246_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_246_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_246_reg[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'hFFDF00200020FFDF)) 
    \mOutPtr[0]_i_1__7 
       (.I0(cnv_32_V_V_empty_n),
        .I1(\exitcond_flatten4_reg_1203_pp0_iter1_reg_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__30 
       (.I0(start_once_reg),
        .I1(Conv1DMac_new402_U0_ap_start),
        .I2(start_for_Relu1D403_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \mOutPtr[1]_i_2__7 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten4_reg_1203_pp0_iter1_reg_reg_n_7_[0] ),
        .I3(cnv_32_V_V_empty_n),
        .I4(\mOutPtr_reg[0] ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h04FFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__8 
       (.I0(cnv_32_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten4_reg_1203_pp0_iter1_reg_reg_n_7_[0] ),
        .I3(tmp_64_reg_1230_pp0_iter3_reg),
        .I4(ap_enable_reg_pp0_iter4_reg_n_7),
        .I5(cnv_33PRL_V_V_full_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h0000FFDF)) 
    \mOutPtr[1]_i_3__8 
       (.I0(cnv_32_V_V_empty_n),
        .I1(\exitcond_flatten4_reg_1203_pp0_iter1_reg_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\mOutPtr_reg[0] ),
        .O(internal_empty_n_reg_1));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_2_fu_154[3]_i_2 
       (.I0(tmp_s_reg_1264[3]),
        .I1(\macRegisters_0_V_2_fu_154_reg_n_7_[3] ),
        .O(\macRegisters_0_V_2_fu_154[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_2_fu_154[3]_i_3 
       (.I0(tmp_s_reg_1264[2]),
        .I1(\macRegisters_0_V_2_fu_154_reg_n_7_[2] ),
        .O(\macRegisters_0_V_2_fu_154[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_2_fu_154[3]_i_4 
       (.I0(tmp_s_reg_1264[1]),
        .I1(\macRegisters_0_V_2_fu_154_reg_n_7_[1] ),
        .O(\macRegisters_0_V_2_fu_154[3]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_0_V_2_fu_154[3]_i_5 
       (.I0(tmp_s_reg_1264[0]),
        .I1(tmp_50_reg_1274),
        .I2(tmp_327_reg_1269),
        .O(\macRegisters_0_V_2_fu_154[3]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h7545)) 
    \macRegisters_0_V_2_fu_154[7]_i_1 
       (.I0(\macRegisters_0_V_2_fu_154[7]_i_4_n_7 ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(tmp_64_reg_1230_pp0_iter2_reg),
        .O(macRegisters_0_V_2_fu_154));
  LUT3 #(
    .INIT(8'h02)) 
    \macRegisters_0_V_2_fu_154[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(tmp_64_reg_1230_pp0_iter2_reg),
        .O(macRegisters_0_V_2_fu_1540));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \macRegisters_0_V_2_fu_154[7]_i_4 
       (.I0(Q[0]),
        .I1(Conv1DMac_new402_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_Relu1D403_U0_full_n),
        .O(\macRegisters_0_V_2_fu_154[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_2_fu_154[7]_i_5 
       (.I0(tmp_s_reg_1264[7]),
        .I1(\macRegisters_0_V_2_fu_154_reg_n_7_[7] ),
        .O(\macRegisters_0_V_2_fu_154[7]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_2_fu_154[7]_i_6 
       (.I0(tmp_s_reg_1264[6]),
        .I1(\macRegisters_0_V_2_fu_154_reg_n_7_[6] ),
        .O(\macRegisters_0_V_2_fu_154[7]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_2_fu_154[7]_i_7 
       (.I0(tmp_s_reg_1264[5]),
        .I1(\macRegisters_0_V_2_fu_154_reg_n_7_[5] ),
        .O(\macRegisters_0_V_2_fu_154[7]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_2_fu_154[7]_i_8 
       (.I0(tmp_s_reg_1264[4]),
        .I1(\macRegisters_0_V_2_fu_154_reg_n_7_[4] ),
        .O(\macRegisters_0_V_2_fu_154[7]_i_8_n_7 ));
  FDRE \macRegisters_0_V_2_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_0_V_fu_784_p2[0]),
        .Q(\macRegisters_0_V_2_fu_154_reg_n_7_[0] ),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_0_V_2_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_0_V_fu_784_p2[1]),
        .Q(\macRegisters_0_V_2_fu_154_reg_n_7_[1] ),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_0_V_2_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_0_V_fu_784_p2[2]),
        .Q(\macRegisters_0_V_2_fu_154_reg_n_7_[2] ),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_0_V_2_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_0_V_fu_784_p2[3]),
        .Q(\macRegisters_0_V_2_fu_154_reg_n_7_[3] ),
        .R(macRegisters_0_V_2_fu_154));
  CARRY4 \macRegisters_0_V_2_fu_154_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_0_V_2_fu_154_reg[3]_i_1_n_7 ,\macRegisters_0_V_2_fu_154_reg[3]_i_1_n_8 ,\macRegisters_0_V_2_fu_154_reg[3]_i_1_n_9 ,\macRegisters_0_V_2_fu_154_reg[3]_i_1_n_10 }),
        .CYINIT(\macRegisters_0_V_2_fu_154_reg_n_7_[0] ),
        .DI(tmp_s_reg_1264[3:0]),
        .O(macRegisters_0_V_fu_784_p2[3:0]),
        .S({\macRegisters_0_V_2_fu_154[3]_i_2_n_7 ,\macRegisters_0_V_2_fu_154[3]_i_3_n_7 ,\macRegisters_0_V_2_fu_154[3]_i_4_n_7 ,\macRegisters_0_V_2_fu_154[3]_i_5_n_7 }));
  FDRE \macRegisters_0_V_2_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_0_V_fu_784_p2[4]),
        .Q(\macRegisters_0_V_2_fu_154_reg_n_7_[4] ),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_0_V_2_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_0_V_fu_784_p2[5]),
        .Q(\macRegisters_0_V_2_fu_154_reg_n_7_[5] ),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_0_V_2_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_0_V_fu_784_p2[6]),
        .Q(\macRegisters_0_V_2_fu_154_reg_n_7_[6] ),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_0_V_2_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_0_V_fu_784_p2[7]),
        .Q(\macRegisters_0_V_2_fu_154_reg_n_7_[7] ),
        .R(macRegisters_0_V_2_fu_154));
  CARRY4 \macRegisters_0_V_2_fu_154_reg[7]_i_3 
       (.CI(\macRegisters_0_V_2_fu_154_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_0_V_2_fu_154_reg[7]_i_3_CO_UNCONNECTED [3],\macRegisters_0_V_2_fu_154_reg[7]_i_3_n_8 ,\macRegisters_0_V_2_fu_154_reg[7]_i_3_n_9 ,\macRegisters_0_V_2_fu_154_reg[7]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_s_reg_1264[6:4]}),
        .O(macRegisters_0_V_fu_784_p2[7:4]),
        .S({\macRegisters_0_V_2_fu_154[7]_i_5_n_7 ,\macRegisters_0_V_2_fu_154[7]_i_6_n_7 ,\macRegisters_0_V_2_fu_154[7]_i_7_n_7 ,\macRegisters_0_V_2_fu_154[7]_i_8_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_2_fu_158[3]_i_2 
       (.I0(p_Val2_75_1_reg_1279[3]),
        .I1(macRegisters_1_V_2_fu_158[3]),
        .O(\macRegisters_1_V_2_fu_158[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_2_fu_158[3]_i_3 
       (.I0(p_Val2_75_1_reg_1279[2]),
        .I1(macRegisters_1_V_2_fu_158[2]),
        .O(\macRegisters_1_V_2_fu_158[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_2_fu_158[3]_i_4 
       (.I0(p_Val2_75_1_reg_1279[1]),
        .I1(macRegisters_1_V_2_fu_158[1]),
        .O(\macRegisters_1_V_2_fu_158[3]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_1_V_2_fu_158[3]_i_5 
       (.I0(p_Val2_75_1_reg_1279[0]),
        .I1(tmp_330_reg_1284),
        .I2(tmp_203_1_reg_1289),
        .O(\macRegisters_1_V_2_fu_158[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_2_fu_158[7]_i_2 
       (.I0(p_Val2_75_1_reg_1279[7]),
        .I1(macRegisters_1_V_2_fu_158[7]),
        .O(\macRegisters_1_V_2_fu_158[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_2_fu_158[7]_i_3 
       (.I0(p_Val2_75_1_reg_1279[6]),
        .I1(macRegisters_1_V_2_fu_158[6]),
        .O(\macRegisters_1_V_2_fu_158[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_2_fu_158[7]_i_4 
       (.I0(p_Val2_75_1_reg_1279[5]),
        .I1(macRegisters_1_V_2_fu_158[5]),
        .O(\macRegisters_1_V_2_fu_158[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_2_fu_158[7]_i_5 
       (.I0(p_Val2_75_1_reg_1279[4]),
        .I1(macRegisters_1_V_2_fu_158[4]),
        .O(\macRegisters_1_V_2_fu_158[7]_i_5_n_7 ));
  FDRE \macRegisters_1_V_2_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_1_V_fu_803_p2[0]),
        .Q(macRegisters_1_V_2_fu_158[0]),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_1_V_2_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_1_V_fu_803_p2[1]),
        .Q(macRegisters_1_V_2_fu_158[1]),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_1_V_2_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_1_V_fu_803_p2[2]),
        .Q(macRegisters_1_V_2_fu_158[2]),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_1_V_2_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_1_V_fu_803_p2[3]),
        .Q(macRegisters_1_V_2_fu_158[3]),
        .R(macRegisters_0_V_2_fu_154));
  CARRY4 \macRegisters_1_V_2_fu_158_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_1_V_2_fu_158_reg[3]_i_1_n_7 ,\macRegisters_1_V_2_fu_158_reg[3]_i_1_n_8 ,\macRegisters_1_V_2_fu_158_reg[3]_i_1_n_9 ,\macRegisters_1_V_2_fu_158_reg[3]_i_1_n_10 }),
        .CYINIT(macRegisters_1_V_2_fu_158[0]),
        .DI(p_Val2_75_1_reg_1279[3:0]),
        .O(macRegisters_1_V_fu_803_p2[3:0]),
        .S({\macRegisters_1_V_2_fu_158[3]_i_2_n_7 ,\macRegisters_1_V_2_fu_158[3]_i_3_n_7 ,\macRegisters_1_V_2_fu_158[3]_i_4_n_7 ,\macRegisters_1_V_2_fu_158[3]_i_5_n_7 }));
  FDRE \macRegisters_1_V_2_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_1_V_fu_803_p2[4]),
        .Q(macRegisters_1_V_2_fu_158[4]),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_1_V_2_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_1_V_fu_803_p2[5]),
        .Q(macRegisters_1_V_2_fu_158[5]),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_1_V_2_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_1_V_fu_803_p2[6]),
        .Q(macRegisters_1_V_2_fu_158[6]),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_1_V_2_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_1_V_fu_803_p2[7]),
        .Q(macRegisters_1_V_2_fu_158[7]),
        .R(macRegisters_0_V_2_fu_154));
  CARRY4 \macRegisters_1_V_2_fu_158_reg[7]_i_1 
       (.CI(\macRegisters_1_V_2_fu_158_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_1_V_2_fu_158_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_1_V_2_fu_158_reg[7]_i_1_n_8 ,\macRegisters_1_V_2_fu_158_reg[7]_i_1_n_9 ,\macRegisters_1_V_2_fu_158_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_75_1_reg_1279[6:4]}),
        .O(macRegisters_1_V_fu_803_p2[7:4]),
        .S({\macRegisters_1_V_2_fu_158[7]_i_2_n_7 ,\macRegisters_1_V_2_fu_158[7]_i_3_n_7 ,\macRegisters_1_V_2_fu_158[7]_i_4_n_7 ,\macRegisters_1_V_2_fu_158[7]_i_5_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_2_fu_162[3]_i_2 
       (.I0(tmp_67_reg_1294[3]),
        .I1(macRegisters_2_V_2_fu_162[3]),
        .O(\macRegisters_2_V_2_fu_162[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_2_fu_162[3]_i_3 
       (.I0(tmp_67_reg_1294[2]),
        .I1(macRegisters_2_V_2_fu_162[2]),
        .O(\macRegisters_2_V_2_fu_162[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_2_fu_162[3]_i_4 
       (.I0(tmp_67_reg_1294[1]),
        .I1(macRegisters_2_V_2_fu_162[1]),
        .O(\macRegisters_2_V_2_fu_162[3]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_2_V_2_fu_162[3]_i_5 
       (.I0(tmp_67_reg_1294[0]),
        .I1(tmp_333_reg_1299),
        .I2(tmp_203_2_reg_1304),
        .O(\macRegisters_2_V_2_fu_162[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_2_fu_162[7]_i_2 
       (.I0(tmp_67_reg_1294[7]),
        .I1(macRegisters_2_V_2_fu_162[7]),
        .O(\macRegisters_2_V_2_fu_162[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_2_fu_162[7]_i_3 
       (.I0(tmp_67_reg_1294[6]),
        .I1(macRegisters_2_V_2_fu_162[6]),
        .O(\macRegisters_2_V_2_fu_162[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_2_fu_162[7]_i_4 
       (.I0(tmp_67_reg_1294[5]),
        .I1(macRegisters_2_V_2_fu_162[5]),
        .O(\macRegisters_2_V_2_fu_162[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_2_fu_162[7]_i_5 
       (.I0(tmp_67_reg_1294[4]),
        .I1(macRegisters_2_V_2_fu_162[4]),
        .O(\macRegisters_2_V_2_fu_162[7]_i_5_n_7 ));
  FDRE \macRegisters_2_V_2_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_2_V_fu_822_p2[0]),
        .Q(macRegisters_2_V_2_fu_162[0]),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_2_V_2_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_2_V_fu_822_p2[1]),
        .Q(macRegisters_2_V_2_fu_162[1]),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_2_V_2_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_2_V_fu_822_p2[2]),
        .Q(macRegisters_2_V_2_fu_162[2]),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_2_V_2_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_2_V_fu_822_p2[3]),
        .Q(macRegisters_2_V_2_fu_162[3]),
        .R(macRegisters_0_V_2_fu_154));
  CARRY4 \macRegisters_2_V_2_fu_162_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_2_V_2_fu_162_reg[3]_i_1_n_7 ,\macRegisters_2_V_2_fu_162_reg[3]_i_1_n_8 ,\macRegisters_2_V_2_fu_162_reg[3]_i_1_n_9 ,\macRegisters_2_V_2_fu_162_reg[3]_i_1_n_10 }),
        .CYINIT(macRegisters_2_V_2_fu_162[0]),
        .DI(tmp_67_reg_1294[3:0]),
        .O(macRegisters_2_V_fu_822_p2[3:0]),
        .S({\macRegisters_2_V_2_fu_162[3]_i_2_n_7 ,\macRegisters_2_V_2_fu_162[3]_i_3_n_7 ,\macRegisters_2_V_2_fu_162[3]_i_4_n_7 ,\macRegisters_2_V_2_fu_162[3]_i_5_n_7 }));
  FDRE \macRegisters_2_V_2_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_2_V_fu_822_p2[4]),
        .Q(macRegisters_2_V_2_fu_162[4]),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_2_V_2_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_2_V_fu_822_p2[5]),
        .Q(macRegisters_2_V_2_fu_162[5]),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_2_V_2_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_2_V_fu_822_p2[6]),
        .Q(macRegisters_2_V_2_fu_162[6]),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_2_V_2_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_2_V_fu_822_p2[7]),
        .Q(macRegisters_2_V_2_fu_162[7]),
        .R(macRegisters_0_V_2_fu_154));
  CARRY4 \macRegisters_2_V_2_fu_162_reg[7]_i_1 
       (.CI(\macRegisters_2_V_2_fu_162_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_2_V_2_fu_162_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_2_V_2_fu_162_reg[7]_i_1_n_8 ,\macRegisters_2_V_2_fu_162_reg[7]_i_1_n_9 ,\macRegisters_2_V_2_fu_162_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_67_reg_1294[6:4]}),
        .O(macRegisters_2_V_fu_822_p2[7:4]),
        .S({\macRegisters_2_V_2_fu_162[7]_i_2_n_7 ,\macRegisters_2_V_2_fu_162[7]_i_3_n_7 ,\macRegisters_2_V_2_fu_162[7]_i_4_n_7 ,\macRegisters_2_V_2_fu_162[7]_i_5_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_2_fu_166[3]_i_2 
       (.I0(p_Val2_75_3_reg_1309[3]),
        .I1(macRegisters_3_V_2_fu_166[3]),
        .O(\macRegisters_3_V_2_fu_166[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_2_fu_166[3]_i_3 
       (.I0(p_Val2_75_3_reg_1309[2]),
        .I1(macRegisters_3_V_2_fu_166[2]),
        .O(\macRegisters_3_V_2_fu_166[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_2_fu_166[3]_i_4 
       (.I0(p_Val2_75_3_reg_1309[1]),
        .I1(macRegisters_3_V_2_fu_166[1]),
        .O(\macRegisters_3_V_2_fu_166[3]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_3_V_2_fu_166[3]_i_5 
       (.I0(p_Val2_75_3_reg_1309[0]),
        .I1(tmp_336_reg_1314),
        .I2(tmp_203_3_reg_1319),
        .O(\macRegisters_3_V_2_fu_166[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_2_fu_166[7]_i_2 
       (.I0(p_Val2_75_3_reg_1309[7]),
        .I1(macRegisters_3_V_2_fu_166[7]),
        .O(\macRegisters_3_V_2_fu_166[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_2_fu_166[7]_i_3 
       (.I0(p_Val2_75_3_reg_1309[6]),
        .I1(macRegisters_3_V_2_fu_166[6]),
        .O(\macRegisters_3_V_2_fu_166[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_2_fu_166[7]_i_4 
       (.I0(p_Val2_75_3_reg_1309[5]),
        .I1(macRegisters_3_V_2_fu_166[5]),
        .O(\macRegisters_3_V_2_fu_166[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_2_fu_166[7]_i_5 
       (.I0(p_Val2_75_3_reg_1309[4]),
        .I1(macRegisters_3_V_2_fu_166[4]),
        .O(\macRegisters_3_V_2_fu_166[7]_i_5_n_7 ));
  FDRE \macRegisters_3_V_2_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_3_V_fu_841_p2[0]),
        .Q(macRegisters_3_V_2_fu_166[0]),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_3_V_2_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_3_V_fu_841_p2[1]),
        .Q(macRegisters_3_V_2_fu_166[1]),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_3_V_2_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_3_V_fu_841_p2[2]),
        .Q(macRegisters_3_V_2_fu_166[2]),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_3_V_2_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_3_V_fu_841_p2[3]),
        .Q(macRegisters_3_V_2_fu_166[3]),
        .R(macRegisters_0_V_2_fu_154));
  CARRY4 \macRegisters_3_V_2_fu_166_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_3_V_2_fu_166_reg[3]_i_1_n_7 ,\macRegisters_3_V_2_fu_166_reg[3]_i_1_n_8 ,\macRegisters_3_V_2_fu_166_reg[3]_i_1_n_9 ,\macRegisters_3_V_2_fu_166_reg[3]_i_1_n_10 }),
        .CYINIT(macRegisters_3_V_2_fu_166[0]),
        .DI(p_Val2_75_3_reg_1309[3:0]),
        .O(macRegisters_3_V_fu_841_p2[3:0]),
        .S({\macRegisters_3_V_2_fu_166[3]_i_2_n_7 ,\macRegisters_3_V_2_fu_166[3]_i_3_n_7 ,\macRegisters_3_V_2_fu_166[3]_i_4_n_7 ,\macRegisters_3_V_2_fu_166[3]_i_5_n_7 }));
  FDRE \macRegisters_3_V_2_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_3_V_fu_841_p2[4]),
        .Q(macRegisters_3_V_2_fu_166[4]),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_3_V_2_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_3_V_fu_841_p2[5]),
        .Q(macRegisters_3_V_2_fu_166[5]),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_3_V_2_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_3_V_fu_841_p2[6]),
        .Q(macRegisters_3_V_2_fu_166[6]),
        .R(macRegisters_0_V_2_fu_154));
  FDRE \macRegisters_3_V_2_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_2_fu_1540),
        .D(macRegisters_3_V_fu_841_p2[7]),
        .Q(macRegisters_3_V_2_fu_166[7]),
        .R(macRegisters_0_V_2_fu_154));
  CARRY4 \macRegisters_3_V_2_fu_166_reg[7]_i_1 
       (.CI(\macRegisters_3_V_2_fu_166_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_3_V_2_fu_166_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_3_V_2_fu_166_reg[7]_i_1_n_8 ,\macRegisters_3_V_2_fu_166_reg[7]_i_1_n_9 ,\macRegisters_3_V_2_fu_166_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_75_3_reg_1309[6:4]}),
        .O(macRegisters_3_V_fu_841_p2[7:4]),
        .S({\macRegisters_3_V_2_fu_166[7]_i_2_n_7 ,\macRegisters_3_V_2_fu_166[7]_i_3_n_7 ,\macRegisters_3_V_2_fu_166[7]_i_4_n_7 ,\macRegisters_3_V_2_fu_166[7]_i_5_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hA600)) 
    \nm_reg_257[0]_i_1 
       (.I0(p_0_in6_out),
        .I1(\nm_reg_257_reg_n_7_[0] ),
        .I2(exitcond_flatten_fu_323_p2),
        .I3(sel),
        .O(\nm_reg_257[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h006000C0)) 
    \nm_reg_257[1]_i_1 
       (.I0(\nm_reg_257_reg_n_7_[0] ),
        .I1(\nm_reg_257_reg_n_7_[1] ),
        .I2(sel),
        .I3(exitcond_flatten_fu_323_p2),
        .I4(p_0_in6_out),
        .O(\nm_reg_257[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h000078000000F000)) 
    \nm_reg_257[2]_i_1 
       (.I0(\nm_reg_257_reg_n_7_[1] ),
        .I1(\nm_reg_257_reg_n_7_[0] ),
        .I2(\nm_reg_257_reg_n_7_[2] ),
        .I3(sel),
        .I4(exitcond_flatten_fu_323_p2),
        .I5(p_0_in6_out),
        .O(\nm_reg_257[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \nm_reg_257[2]_i_2 
       (.I0(\nm_reg_257[2]_i_3_n_7 ),
        .I1(indvar_flatten_reg_246_reg[1]),
        .I2(indvar_flatten_reg_246_reg[0]),
        .I3(indvar_flatten_reg_246_reg[3]),
        .I4(indvar_flatten_reg_246_reg[2]),
        .I5(\nm_reg_257[2]_i_4_n_7 ),
        .O(exitcond_flatten_fu_323_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_257[2]_i_3 
       (.I0(indvar_flatten_reg_246_reg[7]),
        .I1(indvar_flatten_reg_246_reg[6]),
        .I2(indvar_flatten_reg_246_reg[5]),
        .I3(indvar_flatten_reg_246_reg[4]),
        .O(\nm_reg_257[2]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \nm_reg_257[2]_i_4 
       (.I0(indvar_flatten_reg_246_reg[8]),
        .I1(indvar_flatten_reg_246_reg[9]),
        .I2(indvar_flatten_reg_246_reg[10]),
        .I3(indvar_flatten_reg_246_reg[11]),
        .I4(indvar_flatten_reg_246_reg[13]),
        .I5(indvar_flatten_reg_246_reg[12]),
        .O(\nm_reg_257[2]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h8800F800)) 
    \nm_reg_257[3]_i_1 
       (.I0(\nm_reg_257[3]_i_2_n_7 ),
        .I1(p_0_in6_out),
        .I2(\nm_reg_257_reg_n_7_[3] ),
        .I3(sel),
        .I4(p_0_in1_out),
        .O(\nm_reg_257[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h12222222)) 
    \nm_reg_257[3]_i_2 
       (.I0(\nm_reg_257_reg_n_7_[3] ),
        .I1(exitcond_flatten_fu_323_p2),
        .I2(\nm_reg_257_reg_n_7_[1] ),
        .I3(\nm_reg_257_reg_n_7_[0] ),
        .I4(\nm_reg_257_reg_n_7_[2] ),
        .O(\nm_reg_257[3]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \nm_reg_257[4]_i_1 
       (.I0(sel),
        .I1(start_for_Relu1D403_U0_full_n),
        .I2(start_once_reg),
        .I3(Conv1DMac_new402_U0_ap_start),
        .I4(Q[0]),
        .O(\nm_reg_257[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h8800F800)) 
    \nm_reg_257[4]_i_2 
       (.I0(\nm_reg_257[4]_i_3_n_7 ),
        .I1(p_0_in6_out),
        .I2(\nm_reg_257_reg_n_7_[4] ),
        .I3(sel),
        .I4(p_0_in1_out),
        .O(\nm_reg_257[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \nm_reg_257[4]_i_3 
       (.I0(\nm_reg_257_reg_n_7_[2] ),
        .I1(\nm_reg_257_reg_n_7_[0] ),
        .I2(\nm_reg_257_reg_n_7_[1] ),
        .I3(exitcond_flatten_fu_323_p2),
        .I4(\nm_reg_257_reg_n_7_[3] ),
        .I5(\nm_reg_257_reg_n_7_[4] ),
        .O(\nm_reg_257[4]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \nm_reg_257[4]_i_4 
       (.I0(\nm_reg_257[4]_i_5_n_7 ),
        .I1(sf_reg_268[6]),
        .I2(sf_reg_268[7]),
        .I3(sf_reg_268[5]),
        .I4(sf_reg_268[4]),
        .I5(exitcond_flatten_fu_323_p2),
        .O(p_0_in6_out));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_257[4]_i_5 
       (.I0(sf_reg_268[1]),
        .I1(sf_reg_268[0]),
        .I2(sf_reg_268[3]),
        .I3(sf_reg_268[2]),
        .O(\nm_reg_257[4]_i_5_n_7 ));
  FDRE \nm_reg_257_reg[0] 
       (.C(ap_clk),
        .CE(\nm_reg_257[4]_i_1_n_7 ),
        .D(\nm_reg_257[0]_i_1_n_7 ),
        .Q(\nm_reg_257_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \nm_reg_257_reg[1] 
       (.C(ap_clk),
        .CE(\nm_reg_257[4]_i_1_n_7 ),
        .D(\nm_reg_257[1]_i_1_n_7 ),
        .Q(\nm_reg_257_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \nm_reg_257_reg[2] 
       (.C(ap_clk),
        .CE(\nm_reg_257[4]_i_1_n_7 ),
        .D(\nm_reg_257[2]_i_1_n_7 ),
        .Q(\nm_reg_257_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \nm_reg_257_reg[3] 
       (.C(ap_clk),
        .CE(\nm_reg_257[4]_i_1_n_7 ),
        .D(\nm_reg_257[3]_i_1_n_7 ),
        .Q(\nm_reg_257_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \nm_reg_257_reg[4] 
       (.C(ap_clk),
        .CE(\nm_reg_257[4]_i_1_n_7 ),
        .D(\nm_reg_257[4]_i_2_n_7 ),
        .Q(\nm_reg_257_reg_n_7_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \nm_t_mid2_reg_1212[0]_i_1 
       (.I0(exitcond_flatten_fu_323_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_257_reg_n_7_[0] ),
        .O(\nm_t_mid2_reg_1212[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \nm_t_mid2_reg_1212[1]_i_1 
       (.I0(exitcond_flatten_fu_323_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_257_reg_n_7_[0] ),
        .I3(\nm_reg_257_reg_n_7_[1] ),
        .O(\nm_t_mid2_reg_1212[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \nm_t_mid2_reg_1212[2]_i_1 
       (.I0(exitcond_flatten_fu_323_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_257_reg_n_7_[1] ),
        .I3(\nm_reg_257_reg_n_7_[0] ),
        .I4(\nm_reg_257_reg_n_7_[2] ),
        .O(\nm_t_mid2_reg_1212[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \nm_t_mid2_reg_1212[3]_i_1 
       (.I0(exitcond_flatten_fu_323_p2),
        .I1(p_0_in6_out),
        .I2(nm_t_mid2_fu_411_p3),
        .O(\nm_t_mid2_reg_1212[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h1555FFFF40000000)) 
    \nm_t_mid2_reg_1212[3]_i_2 
       (.I0(exitcond_flatten_fu_323_p2),
        .I1(\nm_reg_257_reg_n_7_[1] ),
        .I2(\nm_reg_257_reg_n_7_[0] ),
        .I3(\nm_reg_257_reg_n_7_[2] ),
        .I4(p_0_in6_out),
        .I5(\nm_reg_257_reg_n_7_[3] ),
        .O(nm_t_mid2_fu_411_p3));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hD1C0)) 
    \nm_t_mid2_reg_1212[4]_i_1 
       (.I0(exitcond_flatten_fu_323_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_257[4]_i_3_n_7 ),
        .I3(\nm_reg_257_reg_n_7_[4] ),
        .O(\nm_t_mid2_reg_1212[4]_i_1_n_7 ));
  FDRE \nm_t_mid2_reg_1212_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten4_reg_12030),
        .D(\nm_t_mid2_reg_1212_reg_n_7_[0] ),
        .Q(nm_t_mid2_reg_1212_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1212_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(exitcond_flatten4_reg_12030),
        .D(\nm_t_mid2_reg_1212_reg_n_7_[1] ),
        .Q(nm_t_mid2_reg_1212_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1212_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(exitcond_flatten4_reg_12030),
        .D(\nm_t_mid2_reg_1212_reg_n_7_[2] ),
        .Q(nm_t_mid2_reg_1212_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1212_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(exitcond_flatten4_reg_12030),
        .D(\nm_t_mid2_reg_1212_reg_n_7_[3] ),
        .Q(nm_t_mid2_reg_1212_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1212_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(exitcond_flatten4_reg_12030),
        .D(\nm_t_mid2_reg_1212_reg_n_7_[4] ),
        .Q(nm_t_mid2_reg_1212_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1212_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1212_pp0_iter1_reg[0]),
        .Q(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1212_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1212_pp0_iter1_reg[1]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1212_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1212_pp0_iter1_reg[2]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1212_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1212_pp0_iter1_reg[3]),
        .Q(p_3_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1212_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1212_pp0_iter1_reg[4]),
        .Q(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1212_reg[0] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_12120),
        .D(\nm_t_mid2_reg_1212[0]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1212_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1212_reg[1] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_12120),
        .D(\nm_t_mid2_reg_1212[1]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1212_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1212_reg[2] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_12120),
        .D(\nm_t_mid2_reg_1212[2]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1212_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1212_reg[3] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_12120),
        .D(\nm_t_mid2_reg_1212[3]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1212_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1212_reg[4] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_12120),
        .D(\nm_t_mid2_reg_1212[4]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1212_reg_n_7_[4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA59A9A99A69A966A)) 
    \p_Val2_20_1_reg_1329[3]_i_2 
       (.I0(macRegisters_1_V_fu_803_p2[3]),
        .I1(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1329[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hA99A9A99A69A966A)) 
    \p_Val2_20_1_reg_1329[3]_i_3 
       (.I0(macRegisters_1_V_fu_803_p2[2]),
        .I1(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1329[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hA9AA9A9AA69A966A)) 
    \p_Val2_20_1_reg_1329[3]_i_4 
       (.I0(macRegisters_1_V_fu_803_p2[1]),
        .I1(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1329[3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hA6569A9AA69AA66A)) 
    \p_Val2_20_1_reg_1329[3]_i_5 
       (.I0(macRegisters_1_V_fu_803_p2[0]),
        .I1(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1329[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hA59A9A9AA69A966A)) 
    \p_Val2_20_1_reg_1329[7]_i_2 
       (.I0(macRegisters_1_V_fu_803_p2[7]),
        .I1(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1329[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hA69A9A9AA69A966A)) 
    \p_Val2_20_1_reg_1329[7]_i_3 
       (.I0(macRegisters_1_V_fu_803_p2[6]),
        .I1(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1329[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hA59A9A9AA69A966A)) 
    \p_Val2_20_1_reg_1329[7]_i_4 
       (.I0(macRegisters_1_V_fu_803_p2[5]),
        .I1(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1329[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hA59A9A9AA69A966A)) 
    \p_Val2_20_1_reg_1329[7]_i_5 
       (.I0(macRegisters_1_V_fu_803_p2[4]),
        .I1(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_1_reg_1329[7]_i_5_n_7 ));
  FDRE \p_Val2_20_1_reg_1329_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_1_fu_1010_p2[0]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [8]),
        .R(1'b0));
  FDRE \p_Val2_20_1_reg_1329_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_1_fu_1010_p2[1]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [9]),
        .R(1'b0));
  FDRE \p_Val2_20_1_reg_1329_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_1_fu_1010_p2[2]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [10]),
        .R(1'b0));
  FDRE \p_Val2_20_1_reg_1329_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_1_fu_1010_p2[3]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [11]),
        .R(1'b0));
  CARRY4 \p_Val2_20_1_reg_1329_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_20_1_reg_1329_reg[3]_i_1_n_7 ,\p_Val2_20_1_reg_1329_reg[3]_i_1_n_8 ,\p_Val2_20_1_reg_1329_reg[3]_i_1_n_9 ,\p_Val2_20_1_reg_1329_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(macRegisters_1_V_fu_803_p2[3:0]),
        .O(p_Val2_20_1_fu_1010_p2[3:0]),
        .S({\p_Val2_20_1_reg_1329[3]_i_2_n_7 ,\p_Val2_20_1_reg_1329[3]_i_3_n_7 ,\p_Val2_20_1_reg_1329[3]_i_4_n_7 ,\p_Val2_20_1_reg_1329[3]_i_5_n_7 }));
  FDRE \p_Val2_20_1_reg_1329_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_1_fu_1010_p2[4]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [12]),
        .R(1'b0));
  FDRE \p_Val2_20_1_reg_1329_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_1_fu_1010_p2[5]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [13]),
        .R(1'b0));
  FDRE \p_Val2_20_1_reg_1329_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_1_fu_1010_p2[6]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [14]),
        .R(1'b0));
  FDRE \p_Val2_20_1_reg_1329_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_1_fu_1010_p2[7]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [15]),
        .R(1'b0));
  CARRY4 \p_Val2_20_1_reg_1329_reg[7]_i_1 
       (.CI(\p_Val2_20_1_reg_1329_reg[3]_i_1_n_7 ),
        .CO({\NLW_p_Val2_20_1_reg_1329_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_20_1_reg_1329_reg[7]_i_1_n_8 ,\p_Val2_20_1_reg_1329_reg[7]_i_1_n_9 ,\p_Val2_20_1_reg_1329_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_1_V_fu_803_p2[6:4]}),
        .O(p_Val2_20_1_fu_1010_p2[7:4]),
        .S({\p_Val2_20_1_reg_1329[7]_i_2_n_7 ,\p_Val2_20_1_reg_1329[7]_i_3_n_7 ,\p_Val2_20_1_reg_1329[7]_i_4_n_7 ,\p_Val2_20_1_reg_1329[7]_i_5_n_7 }));
  LUT6 #(
    .INIT(64'hAA99A6AAA6AAAA9A)) 
    \p_Val2_20_2_reg_1334[3]_i_2 
       (.I0(macRegisters_2_V_fu_822_p2[3]),
        .I1(p_2_in),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1334[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAA99AA9AA6AAAA9A)) 
    \p_Val2_20_2_reg_1334[3]_i_3 
       (.I0(macRegisters_2_V_fu_822_p2[2]),
        .I1(p_2_in),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1334[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hA9A99AAAAAA6A6AA)) 
    \p_Val2_20_2_reg_1334[3]_i_4 
       (.I0(macRegisters_2_V_fu_822_p2[1]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1334[3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hA999AAAAA6AA6A9A)) 
    \p_Val2_20_2_reg_1334[3]_i_5 
       (.I0(macRegisters_2_V_fu_822_p2[0]),
        .I1(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1334[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAA99AAAAA6AAAA9A)) 
    \p_Val2_20_2_reg_1334[7]_i_2 
       (.I0(macRegisters_2_V_fu_822_p2[7]),
        .I1(p_2_in),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1334[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAA95AAAAA6AAAA9A)) 
    \p_Val2_20_2_reg_1334[7]_i_3 
       (.I0(macRegisters_2_V_fu_822_p2[6]),
        .I1(p_2_in),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1334[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAAAA99AAA69AAA9A)) 
    \p_Val2_20_2_reg_1334[7]_i_4 
       (.I0(macRegisters_2_V_fu_822_p2[5]),
        .I1(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_3_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1334[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAA9AA6A6AAAAA9AA)) 
    \p_Val2_20_2_reg_1334[7]_i_5 
       (.I0(macRegisters_2_V_fu_822_p2[4]),
        .I1(p_3_in),
        .I2(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_2_reg_1334[7]_i_5_n_7 ));
  FDRE \p_Val2_20_2_reg_1334_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_2_fu_1085_p2[0]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [16]),
        .R(1'b0));
  FDRE \p_Val2_20_2_reg_1334_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_2_fu_1085_p2[1]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [17]),
        .R(1'b0));
  FDRE \p_Val2_20_2_reg_1334_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_2_fu_1085_p2[2]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [18]),
        .R(1'b0));
  FDRE \p_Val2_20_2_reg_1334_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_2_fu_1085_p2[3]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [19]),
        .R(1'b0));
  CARRY4 \p_Val2_20_2_reg_1334_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_20_2_reg_1334_reg[3]_i_1_n_7 ,\p_Val2_20_2_reg_1334_reg[3]_i_1_n_8 ,\p_Val2_20_2_reg_1334_reg[3]_i_1_n_9 ,\p_Val2_20_2_reg_1334_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(macRegisters_2_V_fu_822_p2[3:0]),
        .O(p_Val2_20_2_fu_1085_p2[3:0]),
        .S({\p_Val2_20_2_reg_1334[3]_i_2_n_7 ,\p_Val2_20_2_reg_1334[3]_i_3_n_7 ,\p_Val2_20_2_reg_1334[3]_i_4_n_7 ,\p_Val2_20_2_reg_1334[3]_i_5_n_7 }));
  FDRE \p_Val2_20_2_reg_1334_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_2_fu_1085_p2[4]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [20]),
        .R(1'b0));
  FDRE \p_Val2_20_2_reg_1334_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_2_fu_1085_p2[5]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [21]),
        .R(1'b0));
  FDRE \p_Val2_20_2_reg_1334_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_2_fu_1085_p2[6]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [22]),
        .R(1'b0));
  FDRE \p_Val2_20_2_reg_1334_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_2_fu_1085_p2[7]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [23]),
        .R(1'b0));
  CARRY4 \p_Val2_20_2_reg_1334_reg[7]_i_1 
       (.CI(\p_Val2_20_2_reg_1334_reg[3]_i_1_n_7 ),
        .CO({\NLW_p_Val2_20_2_reg_1334_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_20_2_reg_1334_reg[7]_i_1_n_8 ,\p_Val2_20_2_reg_1334_reg[7]_i_1_n_9 ,\p_Val2_20_2_reg_1334_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_2_V_fu_822_p2[6:4]}),
        .O(p_Val2_20_2_fu_1085_p2[7:4]),
        .S({\p_Val2_20_2_reg_1334[7]_i_2_n_7 ,\p_Val2_20_2_reg_1334[7]_i_3_n_7 ,\p_Val2_20_2_reg_1334[7]_i_4_n_7 ,\p_Val2_20_2_reg_1334[7]_i_5_n_7 }));
  LUT6 #(
    .INIT(64'h95A696A6669AAA9A)) 
    \p_Val2_20_3_reg_1339[3]_i_2 
       (.I0(macRegisters_3_V_fu_841_p2[3]),
        .I1(p_1_in),
        .I2(p_2_in),
        .I3(p_3_in),
        .I4(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1339[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hA9AA965A6A655AAA)) 
    \p_Val2_20_3_reg_1339[3]_i_3 
       (.I0(macRegisters_3_V_fu_841_p2[2]),
        .I1(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_3_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1339[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hA966A666AA6669A9)) 
    \p_Val2_20_3_reg_1339[3]_i_4 
       (.I0(macRegisters_3_V_fu_841_p2[1]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1339[3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hA9AA5AA66AA96AA9)) 
    \p_Val2_20_3_reg_1339[3]_i_5 
       (.I0(macRegisters_3_V_fu_841_p2[0]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_3_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1339[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hA956AA666A6659A9)) 
    \p_Val2_20_3_reg_1339[7]_i_2 
       (.I0(macRegisters_3_V_fu_841_p2[7]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1339[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hA9AA565A6A655AAA)) 
    \p_Val2_20_3_reg_1339[7]_i_3 
       (.I0(macRegisters_3_V_fu_841_p2[6]),
        .I1(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(p_3_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1339[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hA5A596AA65AAAA59)) 
    \p_Val2_20_3_reg_1339[7]_i_4 
       (.I0(macRegisters_3_V_fu_841_p2[5]),
        .I1(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_2_in),
        .I3(p_3_in),
        .I4(p_1_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1339[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hA59556AA65AAAA59)) 
    \p_Val2_20_3_reg_1339[7]_i_5 
       (.I0(macRegisters_3_V_fu_841_p2[4]),
        .I1(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_2_in),
        .I3(p_3_in),
        .I4(p_1_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_20_3_reg_1339[7]_i_5_n_7 ));
  FDRE \p_Val2_20_3_reg_1339_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_3_fu_1160_p2[0]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [24]),
        .R(1'b0));
  FDRE \p_Val2_20_3_reg_1339_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_3_fu_1160_p2[1]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [25]),
        .R(1'b0));
  FDRE \p_Val2_20_3_reg_1339_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_3_fu_1160_p2[2]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [26]),
        .R(1'b0));
  FDRE \p_Val2_20_3_reg_1339_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_3_fu_1160_p2[3]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [27]),
        .R(1'b0));
  CARRY4 \p_Val2_20_3_reg_1339_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_20_3_reg_1339_reg[3]_i_1_n_7 ,\p_Val2_20_3_reg_1339_reg[3]_i_1_n_8 ,\p_Val2_20_3_reg_1339_reg[3]_i_1_n_9 ,\p_Val2_20_3_reg_1339_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(macRegisters_3_V_fu_841_p2[3:0]),
        .O(p_Val2_20_3_fu_1160_p2[3:0]),
        .S({\p_Val2_20_3_reg_1339[3]_i_2_n_7 ,\p_Val2_20_3_reg_1339[3]_i_3_n_7 ,\p_Val2_20_3_reg_1339[3]_i_4_n_7 ,\p_Val2_20_3_reg_1339[3]_i_5_n_7 }));
  FDRE \p_Val2_20_3_reg_1339_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_3_fu_1160_p2[4]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [28]),
        .R(1'b0));
  FDRE \p_Val2_20_3_reg_1339_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_3_fu_1160_p2[5]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [29]),
        .R(1'b0));
  FDRE \p_Val2_20_3_reg_1339_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_3_fu_1160_p2[6]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [30]),
        .R(1'b0));
  FDRE \p_Val2_20_3_reg_1339_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_20_3_fu_1160_p2[7]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [31]),
        .R(1'b0));
  CARRY4 \p_Val2_20_3_reg_1339_reg[7]_i_1 
       (.CI(\p_Val2_20_3_reg_1339_reg[3]_i_1_n_7 ),
        .CO({\NLW_p_Val2_20_3_reg_1339_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_20_3_reg_1339_reg[7]_i_1_n_8 ,\p_Val2_20_3_reg_1339_reg[7]_i_1_n_9 ,\p_Val2_20_3_reg_1339_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_3_V_fu_841_p2[6:4]}),
        .O(p_Val2_20_3_fu_1160_p2[7:4]),
        .S({\p_Val2_20_3_reg_1339[7]_i_2_n_7 ,\p_Val2_20_3_reg_1339[7]_i_3_n_7 ,\p_Val2_20_3_reg_1339[7]_i_4_n_7 ,\p_Val2_20_3_reg_1339[7]_i_5_n_7 }));
  LUT6 #(
    .INIT(64'hA6A9AAAAA5956659)) 
    \p_Val2_5_reg_1324[3]_i_2 
       (.I0(macRegisters_0_V_fu_784_p2[3]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_5_reg_1324[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h9AA9AAA9A99556A6)) 
    \p_Val2_5_reg_1324[3]_i_3 
       (.I0(macRegisters_0_V_fu_784_p2[2]),
        .I1(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_2_in),
        .I3(p_1_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_5_reg_1324[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hA6A9AAA995A56659)) 
    \p_Val2_5_reg_1324[3]_i_4 
       (.I0(macRegisters_0_V_fu_784_p2[1]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_5_reg_1324[3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h9AA9AA9AA99A96A6)) 
    \p_Val2_5_reg_1324[3]_i_5 
       (.I0(macRegisters_0_V_fu_784_p2[0]),
        .I1(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I2(p_2_in),
        .I3(p_1_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_5_reg_1324[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_5_reg_1324[7]_i_1 
       (.I0(tmp_64_reg_1230_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .O(p_Val2_20_1_reg_13290));
  LUT6 #(
    .INIT(64'hA6A9AAA995956659)) 
    \p_Val2_5_reg_1324[7]_i_3 
       (.I0(macRegisters_0_V_fu_784_p2[7]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_5_reg_1324[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hA6A9AAA995956659)) 
    \p_Val2_5_reg_1324[7]_i_4 
       (.I0(macRegisters_0_V_fu_784_p2[6]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_5_reg_1324[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hA6A9AAAAA5956659)) 
    \p_Val2_5_reg_1324[7]_i_5 
       (.I0(macRegisters_0_V_fu_784_p2[5]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_5_reg_1324[7]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hA6A9AAA995956659)) 
    \p_Val2_5_reg_1324[7]_i_6 
       (.I0(macRegisters_0_V_fu_784_p2[4]),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(\nm_t_mid2_reg_1212_pp0_iter2_reg_reg_n_7_[4] ),
        .O(\p_Val2_5_reg_1324[7]_i_6_n_7 ));
  FDRE \p_Val2_5_reg_1324_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_5_fu_935_p2[0]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1324_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_5_fu_935_p2[1]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1324_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_5_fu_935_p2[2]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1324_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_5_fu_935_p2[3]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [3]),
        .R(1'b0));
  CARRY4 \p_Val2_5_reg_1324_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_5_reg_1324_reg[3]_i_1_n_7 ,\p_Val2_5_reg_1324_reg[3]_i_1_n_8 ,\p_Val2_5_reg_1324_reg[3]_i_1_n_9 ,\p_Val2_5_reg_1324_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(macRegisters_0_V_fu_784_p2[3:0]),
        .O(p_Val2_5_fu_935_p2[3:0]),
        .S({\p_Val2_5_reg_1324[3]_i_2_n_7 ,\p_Val2_5_reg_1324[3]_i_3_n_7 ,\p_Val2_5_reg_1324[3]_i_4_n_7 ,\p_Val2_5_reg_1324[3]_i_5_n_7 }));
  FDRE \p_Val2_5_reg_1324_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_5_fu_935_p2[4]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1324_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_5_fu_935_p2[5]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1324_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_5_fu_935_p2[6]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1324_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_20_1_reg_13290),
        .D(p_Val2_5_fu_935_p2[7]),
        .Q(\p_Val2_20_3_reg_1339_reg[7]_0 [7]),
        .R(1'b0));
  CARRY4 \p_Val2_5_reg_1324_reg[7]_i_2 
       (.CI(\p_Val2_5_reg_1324_reg[3]_i_1_n_7 ),
        .CO({\NLW_p_Val2_5_reg_1324_reg[7]_i_2_CO_UNCONNECTED [3],\p_Val2_5_reg_1324_reg[7]_i_2_n_8 ,\p_Val2_5_reg_1324_reg[7]_i_2_n_9 ,\p_Val2_5_reg_1324_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_0_V_fu_784_p2[6:4]}),
        .O(p_Val2_5_fu_935_p2[7:4]),
        .S({\p_Val2_5_reg_1324[7]_i_3_n_7 ,\p_Val2_5_reg_1324[7]_i_4_n_7 ,\p_Val2_5_reg_1324[7]_i_5_n_7 ,\p_Val2_5_reg_1324[7]_i_6_n_7 }));
  LUT5 #(
    .INIT(32'hB7484848)) 
    \p_Val2_75_1_reg_1279[3]_i_16 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[1]),
        .I1(cnv_32_V_V_dout[7]),
        .I2(tmp_44_reg_1225_reg_rep__0_0[2]),
        .I3(cnv_32_V_V_dout[6]),
        .I4(tmp_44_reg_1225_reg_rep__0_0[3]),
        .O(tmp_44_reg_1225_reg_rep__0_4[1]));
  LUT4 #(
    .INIT(16'h8777)) 
    \p_Val2_75_1_reg_1279[3]_i_18 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[0]),
        .I1(cnv_32_V_V_dout[7]),
        .I2(tmp_44_reg_1225_reg_rep__0_0[1]),
        .I3(cnv_32_V_V_dout[6]),
        .O(tmp_44_reg_1225_reg_rep__0_4[0]));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_75_1_reg_1279[3]_i_2 
       (.I0(\p_Val2_75_1_reg_1279_reg[3]_1 [3]),
        .I1(\p_Val2_75_1_reg_1279_reg[3]_2 [1]),
        .I2(\p_Val2_75_1_reg_1279_reg[7]_i_15_n_12 ),
        .O(\p_Val2_75_1_reg_1279[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \p_Val2_75_1_reg_1279[3]_i_20 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[6]),
        .I1(tmp_44_reg_1225_reg_rep__0_0[4]),
        .I2(cnv_32_V_V_dout[2]),
        .I3(cnv_32_V_V_dout[0]),
        .I4(tmp_44_reg_1225_reg_rep__0_0[5]),
        .I5(cnv_32_V_V_dout[1]),
        .O(\p_Val2_75_1_reg_1279[3]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \p_Val2_75_1_reg_1279[3]_i_21 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[5]),
        .I1(tmp_44_reg_1225_reg_rep__0_0[3]),
        .I2(cnv_32_V_V_dout[2]),
        .I3(cnv_32_V_V_dout[0]),
        .I4(tmp_44_reg_1225_reg_rep__0_0[4]),
        .I5(cnv_32_V_V_dout[1]),
        .O(\p_Val2_75_1_reg_1279[3]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \p_Val2_75_1_reg_1279[3]_i_22 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[4]),
        .I1(tmp_44_reg_1225_reg_rep__0_0[2]),
        .I2(cnv_32_V_V_dout[2]),
        .I3(cnv_32_V_V_dout[0]),
        .I4(tmp_44_reg_1225_reg_rep__0_0[3]),
        .I5(cnv_32_V_V_dout[1]),
        .O(\p_Val2_75_1_reg_1279[3]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \p_Val2_75_1_reg_1279[3]_i_23 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[2]),
        .I1(tmp_44_reg_1225_reg_rep__0_0[1]),
        .I2(cnv_32_V_V_dout[2]),
        .I3(cnv_32_V_V_dout[1]),
        .I4(tmp_44_reg_1225_reg_rep__0_0[3]),
        .I5(cnv_32_V_V_dout[0]),
        .O(\p_Val2_75_1_reg_1279[3]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \p_Val2_75_1_reg_1279[3]_i_24 
       (.I0(\p_Val2_75_1_reg_1279[3]_i_20_n_7 ),
        .I1(tmp_44_reg_1225_reg_rep__0_0[6]),
        .I2(cnv_32_V_V_dout[1]),
        .I3(tmp_44_reg_1225_reg_rep__0_0[5]),
        .I4(cnv_32_V_V_dout[2]),
        .I5(\p_Val2_75_1_reg_1279_reg[3]_i_11_0 ),
        .O(\p_Val2_75_1_reg_1279[3]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \p_Val2_75_1_reg_1279[3]_i_25 
       (.I0(\p_Val2_75_1_reg_1279[3]_i_21_n_7 ),
        .I1(tmp_44_reg_1225_reg_rep__0_0[5]),
        .I2(cnv_32_V_V_dout[1]),
        .I3(tmp_44_reg_1225_reg_rep__0_0[4]),
        .I4(cnv_32_V_V_dout[2]),
        .I5(\p_Val2_75_1_reg_1279_reg[3]_i_11_1 ),
        .O(\p_Val2_75_1_reg_1279[3]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \p_Val2_75_1_reg_1279[3]_i_26 
       (.I0(\p_Val2_75_1_reg_1279[3]_i_22_n_7 ),
        .I1(tmp_44_reg_1225_reg_rep__0_0[4]),
        .I2(cnv_32_V_V_dout[1]),
        .I3(tmp_44_reg_1225_reg_rep__0_0[3]),
        .I4(cnv_32_V_V_dout[2]),
        .I5(\p_Val2_75_1_reg_1279_reg[3]_i_11_2 ),
        .O(\p_Val2_75_1_reg_1279[3]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \p_Val2_75_1_reg_1279[3]_i_27 
       (.I0(\p_Val2_75_1_reg_1279[3]_i_23_n_7 ),
        .I1(tmp_44_reg_1225_reg_rep__0_0[3]),
        .I2(cnv_32_V_V_dout[1]),
        .I3(tmp_44_reg_1225_reg_rep__0_0[2]),
        .I4(cnv_32_V_V_dout[2]),
        .I5(\p_Val2_75_1_reg_1279_reg[3]_i_11_3 ),
        .O(\p_Val2_75_1_reg_1279[3]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \p_Val2_75_1_reg_1279[3]_i_28 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[2]),
        .I1(cnv_32_V_V_dout[4]),
        .I2(tmp_44_reg_1225_reg_rep__0_0[1]),
        .I3(cnv_32_V_V_dout[5]),
        .I4(cnv_32_V_V_dout[3]),
        .I5(tmp_44_reg_1225_reg_rep__0_0[3]),
        .O(\p_Val2_75_1_reg_1279[3]_i_28_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \p_Val2_75_1_reg_1279[3]_i_29 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[1]),
        .I1(cnv_32_V_V_dout[4]),
        .I2(tmp_44_reg_1225_reg_rep__0_0[0]),
        .I3(cnv_32_V_V_dout[5]),
        .O(\p_Val2_75_1_reg_1279[3]_i_29_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_75_1_reg_1279[3]_i_3 
       (.I0(\p_Val2_75_1_reg_1279_reg[3]_2 [0]),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_15_n_13 ),
        .I2(\p_Val2_75_1_reg_1279_reg[3]_1 [2]),
        .O(\p_Val2_75_1_reg_1279[3]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \p_Val2_75_1_reg_1279[3]_i_31 
       (.I0(\p_Val2_75_1_reg_1279[3]_i_39_n_7 ),
        .I1(\p_Val2_75_1_reg_1279_reg[3]_i_12_0 ),
        .I2(tmp_44_reg_1225_reg_rep__0_0[0]),
        .I3(tmp_44_reg_1225_reg_rep__0_0[1]),
        .O(\p_Val2_75_1_reg_1279[3]_i_31_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \p_Val2_75_1_reg_1279[3]_i_33 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[1]),
        .I1(cnv_32_V_V_dout[3]),
        .I2(tmp_44_reg_1225_reg_rep__0_0[0]),
        .I3(cnv_32_V_V_dout[4]),
        .O(\p_Val2_75_1_reg_1279[3]_i_33_n_7 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \p_Val2_75_1_reg_1279[3]_i_39 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[3]),
        .I1(cnv_32_V_V_dout[3]),
        .I2(cnv_32_V_V_dout[5]),
        .I3(tmp_44_reg_1225_reg_rep__0_0[1]),
        .I4(cnv_32_V_V_dout[4]),
        .I5(tmp_44_reg_1225_reg_rep__0_0[2]),
        .O(\p_Val2_75_1_reg_1279[3]_i_39_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_75_1_reg_1279[3]_i_4 
       (.I0(\p_Val2_75_1_reg_1279_reg[3]_1 [1]),
        .I1(\p_Val2_75_1_reg_1279_reg[3]_i_11_n_11 ),
        .I2(\p_Val2_75_1_reg_1279_reg[7]_i_15_n_14 ),
        .O(\p_Val2_75_1_reg_1279[3]_i_4_n_7 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_75_1_reg_1279[3]_i_5 
       (.I0(\p_Val2_75_1_reg_1279_reg[3]_i_12_n_11 ),
        .I1(\p_Val2_75_1_reg_1279_reg[3]_1 [0]),
        .I2(\p_Val2_75_1_reg_1279_reg[3]_i_11_n_12 ),
        .O(\p_Val2_75_1_reg_1279[3]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_75_1_reg_1279[3]_i_6 
       (.I0(\p_Val2_75_1_reg_1279[3]_i_2_n_7 ),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_15_n_11 ),
        .I2(\p_Val2_75_1_reg_1279_reg[7]_i_10_n_14 ),
        .I3(\p_Val2_75_1_reg_1279_reg[3]_0 ),
        .O(\p_Val2_75_1_reg_1279[3]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_75_1_reg_1279[3]_i_7 
       (.I0(\p_Val2_75_1_reg_1279_reg[3]_1 [3]),
        .I1(\p_Val2_75_1_reg_1279_reg[3]_2 [1]),
        .I2(\p_Val2_75_1_reg_1279_reg[7]_i_15_n_12 ),
        .I3(\p_Val2_75_1_reg_1279[3]_i_3_n_7 ),
        .O(\p_Val2_75_1_reg_1279[3]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_75_1_reg_1279[3]_i_8 
       (.I0(\p_Val2_75_1_reg_1279_reg[3]_2 [0]),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_15_n_13 ),
        .I2(\p_Val2_75_1_reg_1279_reg[3]_1 [2]),
        .I3(\p_Val2_75_1_reg_1279[3]_i_4_n_7 ),
        .O(\p_Val2_75_1_reg_1279[3]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_75_1_reg_1279[3]_i_9 
       (.I0(\p_Val2_75_1_reg_1279_reg[3]_1 [1]),
        .I1(\p_Val2_75_1_reg_1279_reg[3]_i_11_n_11 ),
        .I2(\p_Val2_75_1_reg_1279_reg[7]_i_15_n_14 ),
        .I3(\p_Val2_75_1_reg_1279[3]_i_5_n_7 ),
        .O(\p_Val2_75_1_reg_1279[3]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \p_Val2_75_1_reg_1279[7]_i_12 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[6]),
        .I1(cnv_32_V_V_dout[6]),
        .I2(cnv_32_V_V_dout[7]),
        .I3(tmp_44_reg_1225_reg_rep__0_0[7]),
        .O(\p_Val2_75_1_reg_1279[7]_i_12_n_7 ));
  LUT4 #(
    .INIT(16'h40C0)) 
    \p_Val2_75_1_reg_1279[7]_i_16 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[5]),
        .I1(tmp_44_reg_1225_reg_rep__0_0[6]),
        .I2(cnv_32_V_V_dout[6]),
        .I3(cnv_32_V_V_dout[7]),
        .O(\p_Val2_75_1_reg_1279[7]_i_16_n_7 ));
  LUT4 #(
    .INIT(16'h40C0)) 
    \p_Val2_75_1_reg_1279[7]_i_17 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[4]),
        .I1(tmp_44_reg_1225_reg_rep__0_0[5]),
        .I2(cnv_32_V_V_dout[6]),
        .I3(cnv_32_V_V_dout[7]),
        .O(\p_Val2_75_1_reg_1279[7]_i_17_n_7 ));
  LUT4 #(
    .INIT(16'h40C0)) 
    \p_Val2_75_1_reg_1279[7]_i_18 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[3]),
        .I1(tmp_44_reg_1225_reg_rep__0_0[4]),
        .I2(cnv_32_V_V_dout[6]),
        .I3(cnv_32_V_V_dout[7]),
        .O(\p_Val2_75_1_reg_1279[7]_i_18_n_7 ));
  LUT4 #(
    .INIT(16'h40C0)) 
    \p_Val2_75_1_reg_1279[7]_i_19 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[2]),
        .I1(tmp_44_reg_1225_reg_rep__0_0[3]),
        .I2(cnv_32_V_V_dout[6]),
        .I3(cnv_32_V_V_dout[7]),
        .O(\p_Val2_75_1_reg_1279[7]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'h738CC0C0)) 
    \p_Val2_75_1_reg_1279[7]_i_20 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[5]),
        .I1(tmp_44_reg_1225_reg_rep__0_0[6]),
        .I2(cnv_32_V_V_dout[7]),
        .I3(tmp_44_reg_1225_reg_rep__0_0[7]),
        .I4(cnv_32_V_V_dout[6]),
        .O(\p_Val2_75_1_reg_1279[7]_i_20_n_7 ));
  LUT5 #(
    .INIT(32'hB03F4F3F)) 
    \p_Val2_75_1_reg_1279[7]_i_21 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[4]),
        .I1(cnv_32_V_V_dout[7]),
        .I2(tmp_44_reg_1225_reg_rep__0_0[5]),
        .I3(cnv_32_V_V_dout[6]),
        .I4(tmp_44_reg_1225_reg_rep__0_0[6]),
        .O(\p_Val2_75_1_reg_1279[7]_i_21_n_7 ));
  LUT5 #(
    .INIT(32'hB03F4F3F)) 
    \p_Val2_75_1_reg_1279[7]_i_22 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[3]),
        .I1(cnv_32_V_V_dout[7]),
        .I2(tmp_44_reg_1225_reg_rep__0_0[4]),
        .I3(cnv_32_V_V_dout[6]),
        .I4(tmp_44_reg_1225_reg_rep__0_0[5]),
        .O(\p_Val2_75_1_reg_1279[7]_i_22_n_7 ));
  LUT5 #(
    .INIT(32'hB03F4F3F)) 
    \p_Val2_75_1_reg_1279[7]_i_23 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[2]),
        .I1(cnv_32_V_V_dout[7]),
        .I2(tmp_44_reg_1225_reg_rep__0_0[3]),
        .I3(cnv_32_V_V_dout[6]),
        .I4(tmp_44_reg_1225_reg_rep__0_0[4]),
        .O(\p_Val2_75_1_reg_1279[7]_i_23_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_75_1_reg_1279[7]_i_3 
       (.I0(\p_Val2_75_1_reg_1279_reg[7]_i_10_n_12 ),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_0 [1]),
        .O(\p_Val2_75_1_reg_1279[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \p_Val2_75_1_reg_1279[7]_i_32 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[6]),
        .I1(tmp_44_reg_1225_reg_rep__0_0[4]),
        .I2(cnv_32_V_V_dout[5]),
        .I3(cnv_32_V_V_dout[3]),
        .I4(tmp_44_reg_1225_reg_rep__0_0[5]),
        .I5(cnv_32_V_V_dout[4]),
        .O(\p_Val2_75_1_reg_1279[7]_i_32_n_7 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \p_Val2_75_1_reg_1279[7]_i_33 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[5]),
        .I1(tmp_44_reg_1225_reg_rep__0_0[3]),
        .I2(cnv_32_V_V_dout[5]),
        .I3(cnv_32_V_V_dout[3]),
        .I4(tmp_44_reg_1225_reg_rep__0_0[4]),
        .I5(cnv_32_V_V_dout[4]),
        .O(\p_Val2_75_1_reg_1279[7]_i_33_n_7 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \p_Val2_75_1_reg_1279[7]_i_34 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[4]),
        .I1(tmp_44_reg_1225_reg_rep__0_0[2]),
        .I2(cnv_32_V_V_dout[5]),
        .I3(cnv_32_V_V_dout[3]),
        .I4(tmp_44_reg_1225_reg_rep__0_0[3]),
        .I5(cnv_32_V_V_dout[4]),
        .O(\p_Val2_75_1_reg_1279[7]_i_34_n_7 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \p_Val2_75_1_reg_1279[7]_i_35 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[2]),
        .I1(tmp_44_reg_1225_reg_rep__0_0[1]),
        .I2(cnv_32_V_V_dout[5]),
        .I3(cnv_32_V_V_dout[4]),
        .I4(tmp_44_reg_1225_reg_rep__0_0[3]),
        .I5(cnv_32_V_V_dout[3]),
        .O(\p_Val2_75_1_reg_1279[7]_i_35_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \p_Val2_75_1_reg_1279[7]_i_36 
       (.I0(\p_Val2_75_1_reg_1279[7]_i_32_n_7 ),
        .I1(tmp_44_reg_1225_reg_rep__0_0[6]),
        .I2(cnv_32_V_V_dout[4]),
        .I3(tmp_44_reg_1225_reg_rep__0_0[5]),
        .I4(cnv_32_V_V_dout[5]),
        .I5(\p_Val2_75_1_reg_1279_reg[7]_i_15_0 ),
        .O(\p_Val2_75_1_reg_1279[7]_i_36_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \p_Val2_75_1_reg_1279[7]_i_37 
       (.I0(\p_Val2_75_1_reg_1279[7]_i_33_n_7 ),
        .I1(tmp_44_reg_1225_reg_rep__0_0[5]),
        .I2(cnv_32_V_V_dout[4]),
        .I3(\p_Val2_75_1_reg_1279_reg[7]_i_15_1 ),
        .I4(cnv_32_V_V_dout[3]),
        .I5(tmp_44_reg_1225_reg_rep__0_0[6]),
        .O(\p_Val2_75_1_reg_1279[7]_i_37_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \p_Val2_75_1_reg_1279[7]_i_38 
       (.I0(\p_Val2_75_1_reg_1279[7]_i_34_n_7 ),
        .I1(tmp_44_reg_1225_reg_rep__0_0[4]),
        .I2(cnv_32_V_V_dout[4]),
        .I3(\p_Val2_75_1_reg_1279_reg[7]_i_15_2 ),
        .I4(cnv_32_V_V_dout[3]),
        .I5(tmp_44_reg_1225_reg_rep__0_0[5]),
        .O(\p_Val2_75_1_reg_1279[7]_i_38_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \p_Val2_75_1_reg_1279[7]_i_39 
       (.I0(\p_Val2_75_1_reg_1279[7]_i_35_n_7 ),
        .I1(tmp_44_reg_1225_reg_rep__0_0[3]),
        .I2(cnv_32_V_V_dout[4]),
        .I3(\p_Val2_75_1_reg_1279_reg[7]_i_15_3 ),
        .I4(cnv_32_V_V_dout[3]),
        .I5(tmp_44_reg_1225_reg_rep__0_0[4]),
        .O(\p_Val2_75_1_reg_1279[7]_i_39_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_75_1_reg_1279[7]_i_4 
       (.I0(\p_Val2_75_1_reg_1279_reg[7]_0 [0]),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_10_n_13 ),
        .O(\p_Val2_75_1_reg_1279[7]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_75_1_reg_1279[7]_i_5 
       (.I0(\p_Val2_75_1_reg_1279_reg[3]_0 ),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_15_n_11 ),
        .I2(\p_Val2_75_1_reg_1279_reg[7]_i_10_n_14 ),
        .O(\p_Val2_75_1_reg_1279[7]_i_5_n_7 ));
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_75_1_reg_1279[7]_i_6 
       (.I0(\p_Val2_75_1_reg_1279_reg[7]_i_10_n_11 ),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_2 ),
        .I2(\p_Val2_75_1_reg_1279_reg[7]_i_2_n_14 ),
        .O(\p_Val2_75_1_reg_1279[7]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_Val2_75_1_reg_1279[7]_i_7 
       (.I0(\p_Val2_75_1_reg_1279_reg[7]_0 [1]),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_10_n_12 ),
        .I2(\p_Val2_75_1_reg_1279_reg[7]_i_10_n_11 ),
        .I3(\p_Val2_75_1_reg_1279_reg[7]_2 ),
        .O(\p_Val2_75_1_reg_1279[7]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_Val2_75_1_reg_1279[7]_i_8 
       (.I0(\p_Val2_75_1_reg_1279_reg[7]_i_10_n_13 ),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_0 [0]),
        .I2(\p_Val2_75_1_reg_1279_reg[7]_i_10_n_12 ),
        .I3(\p_Val2_75_1_reg_1279_reg[7]_0 [1]),
        .O(\p_Val2_75_1_reg_1279[7]_i_8_n_7 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \p_Val2_75_1_reg_1279[7]_i_9 
       (.I0(\p_Val2_75_1_reg_1279_reg[7]_i_10_n_14 ),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_15_n_11 ),
        .I2(\p_Val2_75_1_reg_1279_reg[3]_0 ),
        .I3(\p_Val2_75_1_reg_1279_reg[7]_i_10_n_13 ),
        .I4(\p_Val2_75_1_reg_1279_reg[7]_0 [0]),
        .O(\p_Val2_75_1_reg_1279[7]_i_9_n_7 ));
  FDRE \p_Val2_75_1_reg_1279_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_331_fu_584_p1[7]),
        .Q(p_Val2_75_1_reg_1279[0]),
        .R(1'b0));
  FDRE \p_Val2_75_1_reg_1279_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_331_fu_584_p1[8]),
        .Q(p_Val2_75_1_reg_1279[1]),
        .R(1'b0));
  FDRE \p_Val2_75_1_reg_1279_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_331_fu_584_p1[9]),
        .Q(p_Val2_75_1_reg_1279[2]),
        .R(1'b0));
  FDRE \p_Val2_75_1_reg_1279_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_331_fu_584_p1[10]),
        .Q(p_Val2_75_1_reg_1279[3]),
        .R(1'b0));
  CARRY4 \p_Val2_75_1_reg_1279_reg[3]_i_1 
       (.CI(\tmp_330_reg_1284_reg[0]_i_1_n_7 ),
        .CO({\p_Val2_75_1_reg_1279_reg[3]_i_1_n_7 ,\p_Val2_75_1_reg_1279_reg[3]_i_1_n_8 ,\p_Val2_75_1_reg_1279_reg[3]_i_1_n_9 ,\p_Val2_75_1_reg_1279_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_75_1_reg_1279[3]_i_2_n_7 ,\p_Val2_75_1_reg_1279[3]_i_3_n_7 ,\p_Val2_75_1_reg_1279[3]_i_4_n_7 ,\p_Val2_75_1_reg_1279[3]_i_5_n_7 }),
        .O(tmp_331_fu_584_p1[10:7]),
        .S({\p_Val2_75_1_reg_1279[3]_i_6_n_7 ,\p_Val2_75_1_reg_1279[3]_i_7_n_7 ,\p_Val2_75_1_reg_1279[3]_i_8_n_7 ,\p_Val2_75_1_reg_1279[3]_i_9_n_7 }));
  CARRY4 \p_Val2_75_1_reg_1279_reg[3]_i_11 
       (.CI(\tmp_203_1_reg_1289_reg[0]_i_3_n_7 ),
        .CO({tmp_44_reg_1225_reg_rep__0_1,\p_Val2_75_1_reg_1279_reg[3]_i_11_n_8 ,\p_Val2_75_1_reg_1279_reg[3]_i_11_n_9 ,\p_Val2_75_1_reg_1279_reg[3]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_75_1_reg_1279[3]_i_20_n_7 ,\p_Val2_75_1_reg_1279[3]_i_21_n_7 ,\p_Val2_75_1_reg_1279[3]_i_22_n_7 ,\p_Val2_75_1_reg_1279[3]_i_23_n_7 }),
        .O({\p_Val2_75_1_reg_1279_reg[3]_i_11_n_11 ,\p_Val2_75_1_reg_1279_reg[3]_i_11_n_12 ,\p_Val2_75_1_reg_1279_reg[3]_i_11_n_13 ,\p_Val2_75_1_reg_1279_reg[3]_i_11_n_14 }),
        .S({\p_Val2_75_1_reg_1279[3]_i_24_n_7 ,\p_Val2_75_1_reg_1279[3]_i_25_n_7 ,\p_Val2_75_1_reg_1279[3]_i_26_n_7 ,\p_Val2_75_1_reg_1279[3]_i_27_n_7 }));
  CARRY4 \p_Val2_75_1_reg_1279_reg[3]_i_12 
       (.CI(1'b0),
        .CO({\p_Val2_75_1_reg_1279_reg[3]_i_12_n_7 ,\p_Val2_75_1_reg_1279_reg[3]_i_12_n_8 ,\p_Val2_75_1_reg_1279_reg[3]_i_12_n_9 ,\p_Val2_75_1_reg_1279_reg[3]_i_12_n_10 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_75_1_reg_1279[3]_i_28_n_7 ,\p_Val2_75_1_reg_1279[3]_i_29_n_7 ,\tmp_330_reg_1284[0]_i_8_0 ,1'b0}),
        .O({\p_Val2_75_1_reg_1279_reg[3]_i_12_n_11 ,\p_Val2_75_1_reg_1279_reg[3]_i_12_n_12 ,\p_Val2_75_1_reg_1279_reg[3]_i_12_n_13 ,\p_Val2_75_1_reg_1279_reg[3]_i_12_n_14 }),
        .S({\p_Val2_75_1_reg_1279[3]_i_31_n_7 ,\tmp_330_reg_1284[0]_i_8_1 [1],\p_Val2_75_1_reg_1279[3]_i_33_n_7 ,\tmp_330_reg_1284[0]_i_8_1 [0]}));
  FDRE \p_Val2_75_1_reg_1279_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_331_fu_584_p1[11]),
        .Q(p_Val2_75_1_reg_1279[4]),
        .R(1'b0));
  FDRE \p_Val2_75_1_reg_1279_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_331_fu_584_p1[12]),
        .Q(p_Val2_75_1_reg_1279[5]),
        .R(1'b0));
  FDRE \p_Val2_75_1_reg_1279_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_331_fu_584_p1[13]),
        .Q(p_Val2_75_1_reg_1279[6]),
        .R(1'b0));
  FDRE \p_Val2_75_1_reg_1279_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_331_fu_584_p1[14]),
        .Q(p_Val2_75_1_reg_1279[7]),
        .R(1'b0));
  CARRY4 \p_Val2_75_1_reg_1279_reg[7]_i_1 
       (.CI(\p_Val2_75_1_reg_1279_reg[3]_i_1_n_7 ),
        .CO({\p_Val2_75_1_reg_1279[7]_i_9_0 ,\p_Val2_75_1_reg_1279_reg[7]_i_1_n_8 ,\p_Val2_75_1_reg_1279_reg[7]_i_1_n_9 ,\p_Val2_75_1_reg_1279_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_75_1_reg_1279_reg[7]_i_2_n_14 ,\p_Val2_75_1_reg_1279[7]_i_3_n_7 ,\p_Val2_75_1_reg_1279[7]_i_4_n_7 ,\p_Val2_75_1_reg_1279[7]_i_5_n_7 }),
        .O(tmp_331_fu_584_p1[14:11]),
        .S({\p_Val2_75_1_reg_1279[7]_i_6_n_7 ,\p_Val2_75_1_reg_1279[7]_i_7_n_7 ,\p_Val2_75_1_reg_1279[7]_i_8_n_7 ,\p_Val2_75_1_reg_1279[7]_i_9_n_7 }));
  CARRY4 \p_Val2_75_1_reg_1279_reg[7]_i_10 
       (.CI(\p_Val2_75_1_reg_1279[3]_i_6_0 ),
        .CO({\p_Val2_75_1_reg_1279_reg[7]_i_10_n_7 ,\p_Val2_75_1_reg_1279_reg[7]_i_10_n_8 ,\p_Val2_75_1_reg_1279_reg[7]_i_10_n_9 ,\p_Val2_75_1_reg_1279_reg[7]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_75_1_reg_1279[7]_i_16_n_7 ,\p_Val2_75_1_reg_1279[7]_i_17_n_7 ,\p_Val2_75_1_reg_1279[7]_i_18_n_7 ,\p_Val2_75_1_reg_1279[7]_i_19_n_7 }),
        .O({\p_Val2_75_1_reg_1279_reg[7]_i_10_n_11 ,\p_Val2_75_1_reg_1279_reg[7]_i_10_n_12 ,\p_Val2_75_1_reg_1279_reg[7]_i_10_n_13 ,\p_Val2_75_1_reg_1279_reg[7]_i_10_n_14 }),
        .S({\p_Val2_75_1_reg_1279[7]_i_20_n_7 ,\p_Val2_75_1_reg_1279[7]_i_21_n_7 ,\p_Val2_75_1_reg_1279[7]_i_22_n_7 ,\p_Val2_75_1_reg_1279[7]_i_23_n_7 }));
  CARRY4 \p_Val2_75_1_reg_1279_reg[7]_i_15 
       (.CI(\p_Val2_75_1_reg_1279_reg[3]_i_12_n_7 ),
        .CO({tmp_44_reg_1225_reg_rep__0_2,\p_Val2_75_1_reg_1279_reg[7]_i_15_n_8 ,\p_Val2_75_1_reg_1279_reg[7]_i_15_n_9 ,\p_Val2_75_1_reg_1279_reg[7]_i_15_n_10 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_75_1_reg_1279[7]_i_32_n_7 ,\p_Val2_75_1_reg_1279[7]_i_33_n_7 ,\p_Val2_75_1_reg_1279[7]_i_34_n_7 ,\p_Val2_75_1_reg_1279[7]_i_35_n_7 }),
        .O({\p_Val2_75_1_reg_1279_reg[7]_i_15_n_11 ,\p_Val2_75_1_reg_1279_reg[7]_i_15_n_12 ,\p_Val2_75_1_reg_1279_reg[7]_i_15_n_13 ,\p_Val2_75_1_reg_1279_reg[7]_i_15_n_14 }),
        .S({\p_Val2_75_1_reg_1279[7]_i_36_n_7 ,\p_Val2_75_1_reg_1279[7]_i_37_n_7 ,\p_Val2_75_1_reg_1279[7]_i_38_n_7 ,\p_Val2_75_1_reg_1279[7]_i_39_n_7 }));
  CARRY4 \p_Val2_75_1_reg_1279_reg[7]_i_2 
       (.CI(\p_Val2_75_1_reg_1279_reg[7]_i_10_n_7 ),
        .CO({\NLW_p_Val2_75_1_reg_1279_reg[7]_i_2_CO_UNCONNECTED [3:1],\p_Val2_75_1_reg_1279_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\p_Val2_75_1_reg_1279_reg[7]_1 }),
        .O({\NLW_p_Val2_75_1_reg_1279_reg[7]_i_2_O_UNCONNECTED [3:2],tmp_44_reg_1225_reg_rep__0_3,\p_Val2_75_1_reg_1279_reg[7]_i_2_n_14 }),
        .S({1'b0,1'b0,1'b1,\p_Val2_75_1_reg_1279[7]_i_12_n_7 }));
  LUT5 #(
    .INIT(32'hB7484848)) 
    \p_Val2_75_3_reg_1309[3]_i_16 
       (.I0(tmp_44_reg_1225_reg_0[1]),
        .I1(cnv_32_V_V_dout[7]),
        .I2(tmp_44_reg_1225_reg_0[2]),
        .I3(cnv_32_V_V_dout[6]),
        .I4(tmp_44_reg_1225_reg_0[3]),
        .O(tmp_44_reg_1225_reg_4[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \p_Val2_75_3_reg_1309[3]_i_17 
       (.I0(tmp_44_reg_1225_reg_0[1]),
        .I1(cnv_32_V_V_dout[7]),
        .I2(tmp_44_reg_1225_reg_0[2]),
        .I3(cnv_32_V_V_dout[6]),
        .O(tmp_44_reg_1225_reg_4[0]));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_75_3_reg_1309[3]_i_2 
       (.I0(\p_Val2_75_3_reg_1309_reg[7]_i_14_n_12 ),
        .I1(\p_Val2_75_3_reg_1309_reg[3]_2 [1]),
        .I2(\p_Val2_75_3_reg_1309_reg[3]_1 [3]),
        .O(\p_Val2_75_3_reg_1309[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \p_Val2_75_3_reg_1309[3]_i_20 
       (.I0(tmp_44_reg_1225_reg_0[6]),
        .I1(tmp_44_reg_1225_reg_0[4]),
        .I2(cnv_32_V_V_dout[2]),
        .I3(cnv_32_V_V_dout[0]),
        .I4(tmp_44_reg_1225_reg_0[5]),
        .I5(cnv_32_V_V_dout[1]),
        .O(\p_Val2_75_3_reg_1309[3]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \p_Val2_75_3_reg_1309[3]_i_21 
       (.I0(tmp_44_reg_1225_reg_0[5]),
        .I1(tmp_44_reg_1225_reg_0[3]),
        .I2(cnv_32_V_V_dout[2]),
        .I3(cnv_32_V_V_dout[0]),
        .I4(tmp_44_reg_1225_reg_0[4]),
        .I5(cnv_32_V_V_dout[1]),
        .O(\p_Val2_75_3_reg_1309[3]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \p_Val2_75_3_reg_1309[3]_i_22 
       (.I0(tmp_44_reg_1225_reg_0[4]),
        .I1(tmp_44_reg_1225_reg_0[2]),
        .I2(cnv_32_V_V_dout[2]),
        .I3(cnv_32_V_V_dout[0]),
        .I4(tmp_44_reg_1225_reg_0[3]),
        .I5(cnv_32_V_V_dout[1]),
        .O(\p_Val2_75_3_reg_1309[3]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \p_Val2_75_3_reg_1309[3]_i_23 
       (.I0(tmp_44_reg_1225_reg_0[2]),
        .I1(tmp_44_reg_1225_reg_0[1]),
        .I2(cnv_32_V_V_dout[2]),
        .I3(cnv_32_V_V_dout[1]),
        .I4(tmp_44_reg_1225_reg_0[3]),
        .I5(cnv_32_V_V_dout[0]),
        .O(\p_Val2_75_3_reg_1309[3]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \p_Val2_75_3_reg_1309[3]_i_24 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_20_n_7 ),
        .I1(tmp_44_reg_1225_reg_0[6]),
        .I2(cnv_32_V_V_dout[1]),
        .I3(tmp_44_reg_1225_reg_0[5]),
        .I4(cnv_32_V_V_dout[2]),
        .I5(\p_Val2_75_3_reg_1309_reg[3]_i_11_0 ),
        .O(\p_Val2_75_3_reg_1309[3]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \p_Val2_75_3_reg_1309[3]_i_25 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_21_n_7 ),
        .I1(tmp_44_reg_1225_reg_0[5]),
        .I2(cnv_32_V_V_dout[1]),
        .I3(tmp_44_reg_1225_reg_0[4]),
        .I4(cnv_32_V_V_dout[2]),
        .I5(\p_Val2_75_3_reg_1309_reg[3]_i_11_1 ),
        .O(\p_Val2_75_3_reg_1309[3]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \p_Val2_75_3_reg_1309[3]_i_26 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_22_n_7 ),
        .I1(tmp_44_reg_1225_reg_0[4]),
        .I2(cnv_32_V_V_dout[1]),
        .I3(tmp_44_reg_1225_reg_0[3]),
        .I4(cnv_32_V_V_dout[2]),
        .I5(\p_Val2_75_3_reg_1309_reg[3]_i_11_2 ),
        .O(\p_Val2_75_3_reg_1309[3]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \p_Val2_75_3_reg_1309[3]_i_27 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_23_n_7 ),
        .I1(tmp_44_reg_1225_reg_0[3]),
        .I2(cnv_32_V_V_dout[1]),
        .I3(tmp_44_reg_1225_reg_0[2]),
        .I4(cnv_32_V_V_dout[2]),
        .I5(\p_Val2_75_3_reg_1309_reg[3]_i_11_3 ),
        .O(\p_Val2_75_3_reg_1309[3]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \p_Val2_75_3_reg_1309[3]_i_28 
       (.I0(tmp_44_reg_1225_reg_0[2]),
        .I1(cnv_32_V_V_dout[4]),
        .I2(tmp_44_reg_1225_reg_0[1]),
        .I3(cnv_32_V_V_dout[5]),
        .I4(cnv_32_V_V_dout[3]),
        .I5(tmp_44_reg_1225_reg_0[3]),
        .O(\p_Val2_75_3_reg_1309[3]_i_28_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \p_Val2_75_3_reg_1309[3]_i_29 
       (.I0(tmp_44_reg_1225_reg_0[1]),
        .I1(cnv_32_V_V_dout[4]),
        .I2(tmp_44_reg_1225_reg_0[0]),
        .I3(cnv_32_V_V_dout[5]),
        .O(\p_Val2_75_3_reg_1309[3]_i_29_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_75_3_reg_1309[3]_i_3 
       (.I0(\p_Val2_75_3_reg_1309_reg[7]_i_14_n_13 ),
        .I1(\p_Val2_75_3_reg_1309_reg[3]_2 [0]),
        .I2(\p_Val2_75_3_reg_1309_reg[3]_1 [2]),
        .O(\p_Val2_75_3_reg_1309[3]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \p_Val2_75_3_reg_1309[3]_i_31 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_39_n_7 ),
        .I1(\p_Val2_75_1_reg_1279_reg[3]_i_12_0 ),
        .I2(tmp_44_reg_1225_reg_0[0]),
        .I3(tmp_44_reg_1225_reg_0[1]),
        .O(\p_Val2_75_3_reg_1309[3]_i_31_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \p_Val2_75_3_reg_1309[3]_i_33 
       (.I0(tmp_44_reg_1225_reg_0[1]),
        .I1(cnv_32_V_V_dout[3]),
        .I2(tmp_44_reg_1225_reg_0[0]),
        .I3(cnv_32_V_V_dout[4]),
        .O(\p_Val2_75_3_reg_1309[3]_i_33_n_7 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \p_Val2_75_3_reg_1309[3]_i_39 
       (.I0(tmp_44_reg_1225_reg_0[3]),
        .I1(cnv_32_V_V_dout[3]),
        .I2(cnv_32_V_V_dout[5]),
        .I3(tmp_44_reg_1225_reg_0[1]),
        .I4(cnv_32_V_V_dout[4]),
        .I5(tmp_44_reg_1225_reg_0[2]),
        .O(\p_Val2_75_3_reg_1309[3]_i_39_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_75_3_reg_1309[3]_i_4 
       (.I0(\p_Val2_75_3_reg_1309_reg[7]_i_14_n_14 ),
        .I1(\p_Val2_75_3_reg_1309_reg[3]_i_11_n_11 ),
        .I2(\p_Val2_75_3_reg_1309_reg[3]_1 [1]),
        .O(\p_Val2_75_3_reg_1309[3]_i_4_n_7 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_75_3_reg_1309[3]_i_5 
       (.I0(\p_Val2_75_3_reg_1309_reg[3]_i_12_n_11 ),
        .I1(\p_Val2_75_3_reg_1309_reg[3]_i_11_n_12 ),
        .I2(\p_Val2_75_3_reg_1309_reg[3]_1 [0]),
        .O(\p_Val2_75_3_reg_1309[3]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_75_3_reg_1309[3]_i_6 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_2_n_7 ),
        .I1(\p_Val2_75_3_reg_1309_reg[7]_i_14_n_11 ),
        .I2(\p_Val2_75_3_reg_1309_reg[7]_i_10_n_14 ),
        .I3(\p_Val2_75_3_reg_1309_reg[3]_0 ),
        .O(\p_Val2_75_3_reg_1309[3]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_75_3_reg_1309[3]_i_7 
       (.I0(\p_Val2_75_3_reg_1309_reg[7]_i_14_n_12 ),
        .I1(\p_Val2_75_3_reg_1309_reg[3]_2 [1]),
        .I2(\p_Val2_75_3_reg_1309_reg[3]_1 [3]),
        .I3(\p_Val2_75_3_reg_1309[3]_i_3_n_7 ),
        .O(\p_Val2_75_3_reg_1309[3]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_75_3_reg_1309[3]_i_8 
       (.I0(\p_Val2_75_3_reg_1309_reg[7]_i_14_n_13 ),
        .I1(\p_Val2_75_3_reg_1309_reg[3]_2 [0]),
        .I2(\p_Val2_75_3_reg_1309_reg[3]_1 [2]),
        .I3(\p_Val2_75_3_reg_1309[3]_i_4_n_7 ),
        .O(\p_Val2_75_3_reg_1309[3]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_75_3_reg_1309[3]_i_9 
       (.I0(\p_Val2_75_3_reg_1309_reg[7]_i_14_n_14 ),
        .I1(\p_Val2_75_3_reg_1309_reg[3]_i_11_n_11 ),
        .I2(\p_Val2_75_3_reg_1309_reg[3]_1 [1]),
        .I3(\p_Val2_75_3_reg_1309[3]_i_5_n_7 ),
        .O(\p_Val2_75_3_reg_1309[3]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'hE35F)) 
    \p_Val2_75_3_reg_1309[7]_i_12 
       (.I0(tmp_44_reg_1225_reg_0[6]),
        .I1(cnv_32_V_V_dout[6]),
        .I2(cnv_32_V_V_dout[7]),
        .I3(tmp_44_reg_1225_reg_0[7]),
        .O(\p_Val2_75_3_reg_1309[7]_i_12_n_7 ));
  LUT4 #(
    .INIT(16'h40C0)) 
    \p_Val2_75_3_reg_1309[7]_i_16 
       (.I0(tmp_44_reg_1225_reg_0[5]),
        .I1(tmp_44_reg_1225_reg_0[6]),
        .I2(cnv_32_V_V_dout[6]),
        .I3(cnv_32_V_V_dout[7]),
        .O(\p_Val2_75_3_reg_1309[7]_i_16_n_7 ));
  LUT4 #(
    .INIT(16'h40C0)) 
    \p_Val2_75_3_reg_1309[7]_i_17 
       (.I0(tmp_44_reg_1225_reg_0[4]),
        .I1(tmp_44_reg_1225_reg_0[5]),
        .I2(cnv_32_V_V_dout[6]),
        .I3(cnv_32_V_V_dout[7]),
        .O(\p_Val2_75_3_reg_1309[7]_i_17_n_7 ));
  LUT4 #(
    .INIT(16'h40C0)) 
    \p_Val2_75_3_reg_1309[7]_i_18 
       (.I0(tmp_44_reg_1225_reg_0[3]),
        .I1(tmp_44_reg_1225_reg_0[4]),
        .I2(cnv_32_V_V_dout[6]),
        .I3(cnv_32_V_V_dout[7]),
        .O(\p_Val2_75_3_reg_1309[7]_i_18_n_7 ));
  LUT4 #(
    .INIT(16'h40C0)) 
    \p_Val2_75_3_reg_1309[7]_i_19 
       (.I0(tmp_44_reg_1225_reg_0[2]),
        .I1(tmp_44_reg_1225_reg_0[3]),
        .I2(cnv_32_V_V_dout[6]),
        .I3(cnv_32_V_V_dout[7]),
        .O(\p_Val2_75_3_reg_1309[7]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'h738CC0C0)) 
    \p_Val2_75_3_reg_1309[7]_i_20 
       (.I0(tmp_44_reg_1225_reg_0[5]),
        .I1(tmp_44_reg_1225_reg_0[6]),
        .I2(cnv_32_V_V_dout[7]),
        .I3(tmp_44_reg_1225_reg_0[7]),
        .I4(cnv_32_V_V_dout[6]),
        .O(\p_Val2_75_3_reg_1309[7]_i_20_n_7 ));
  LUT5 #(
    .INIT(32'hB03F4F3F)) 
    \p_Val2_75_3_reg_1309[7]_i_21 
       (.I0(tmp_44_reg_1225_reg_0[4]),
        .I1(cnv_32_V_V_dout[7]),
        .I2(tmp_44_reg_1225_reg_0[5]),
        .I3(cnv_32_V_V_dout[6]),
        .I4(tmp_44_reg_1225_reg_0[6]),
        .O(\p_Val2_75_3_reg_1309[7]_i_21_n_7 ));
  LUT5 #(
    .INIT(32'hB03F4F3F)) 
    \p_Val2_75_3_reg_1309[7]_i_22 
       (.I0(tmp_44_reg_1225_reg_0[3]),
        .I1(cnv_32_V_V_dout[7]),
        .I2(tmp_44_reg_1225_reg_0[4]),
        .I3(cnv_32_V_V_dout[6]),
        .I4(tmp_44_reg_1225_reg_0[5]),
        .O(\p_Val2_75_3_reg_1309[7]_i_22_n_7 ));
  LUT5 #(
    .INIT(32'hB03F4F3F)) 
    \p_Val2_75_3_reg_1309[7]_i_23 
       (.I0(tmp_44_reg_1225_reg_0[2]),
        .I1(cnv_32_V_V_dout[7]),
        .I2(tmp_44_reg_1225_reg_0[3]),
        .I3(cnv_32_V_V_dout[6]),
        .I4(tmp_44_reg_1225_reg_0[4]),
        .O(\p_Val2_75_3_reg_1309[7]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \p_Val2_75_3_reg_1309[7]_i_28 
       (.I0(tmp_44_reg_1225_reg_0[6]),
        .I1(tmp_44_reg_1225_reg_0[4]),
        .I2(cnv_32_V_V_dout[5]),
        .I3(cnv_32_V_V_dout[3]),
        .I4(tmp_44_reg_1225_reg_0[5]),
        .I5(cnv_32_V_V_dout[4]),
        .O(\p_Val2_75_3_reg_1309[7]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \p_Val2_75_3_reg_1309[7]_i_29 
       (.I0(tmp_44_reg_1225_reg_0[5]),
        .I1(tmp_44_reg_1225_reg_0[3]),
        .I2(cnv_32_V_V_dout[5]),
        .I3(cnv_32_V_V_dout[3]),
        .I4(tmp_44_reg_1225_reg_0[4]),
        .I5(cnv_32_V_V_dout[4]),
        .O(\p_Val2_75_3_reg_1309[7]_i_29_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_75_3_reg_1309[7]_i_3 
       (.I0(\p_Val2_75_3_reg_1309_reg[7]_i_10_n_12 ),
        .I1(\p_Val2_75_3_reg_1309_reg[7]_0 [1]),
        .O(\p_Val2_75_3_reg_1309[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \p_Val2_75_3_reg_1309[7]_i_30 
       (.I0(tmp_44_reg_1225_reg_0[4]),
        .I1(tmp_44_reg_1225_reg_0[2]),
        .I2(cnv_32_V_V_dout[5]),
        .I3(cnv_32_V_V_dout[3]),
        .I4(tmp_44_reg_1225_reg_0[3]),
        .I5(cnv_32_V_V_dout[4]),
        .O(\p_Val2_75_3_reg_1309[7]_i_30_n_7 ));
  LUT6 #(
    .INIT(64'hEAC0800080008000)) 
    \p_Val2_75_3_reg_1309[7]_i_31 
       (.I0(tmp_44_reg_1225_reg_0[2]),
        .I1(tmp_44_reg_1225_reg_0[1]),
        .I2(cnv_32_V_V_dout[5]),
        .I3(cnv_32_V_V_dout[4]),
        .I4(tmp_44_reg_1225_reg_0[3]),
        .I5(cnv_32_V_V_dout[3]),
        .O(\p_Val2_75_3_reg_1309[7]_i_31_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \p_Val2_75_3_reg_1309[7]_i_32 
       (.I0(\p_Val2_75_3_reg_1309[7]_i_28_n_7 ),
        .I1(tmp_44_reg_1225_reg_0[6]),
        .I2(cnv_32_V_V_dout[4]),
        .I3(tmp_44_reg_1225_reg_0[5]),
        .I4(cnv_32_V_V_dout[5]),
        .I5(\p_Val2_75_3_reg_1309_reg[7]_i_14_0 ),
        .O(\p_Val2_75_3_reg_1309[7]_i_32_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \p_Val2_75_3_reg_1309[7]_i_33 
       (.I0(\p_Val2_75_3_reg_1309[7]_i_29_n_7 ),
        .I1(tmp_44_reg_1225_reg_0[5]),
        .I2(cnv_32_V_V_dout[4]),
        .I3(\p_Val2_75_3_reg_1309_reg[7]_i_14_1 ),
        .I4(tmp_44_reg_1225_reg_0[6]),
        .I5(cnv_32_V_V_dout[3]),
        .O(\p_Val2_75_3_reg_1309[7]_i_33_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \p_Val2_75_3_reg_1309[7]_i_34 
       (.I0(\p_Val2_75_3_reg_1309[7]_i_30_n_7 ),
        .I1(tmp_44_reg_1225_reg_0[4]),
        .I2(cnv_32_V_V_dout[4]),
        .I3(\p_Val2_75_3_reg_1309_reg[7]_i_14_2 ),
        .I4(cnv_32_V_V_dout[3]),
        .I5(tmp_44_reg_1225_reg_0[5]),
        .O(\p_Val2_75_3_reg_1309[7]_i_34_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \p_Val2_75_3_reg_1309[7]_i_35 
       (.I0(\p_Val2_75_3_reg_1309[7]_i_31_n_7 ),
        .I1(tmp_44_reg_1225_reg_0[3]),
        .I2(cnv_32_V_V_dout[4]),
        .I3(\p_Val2_75_3_reg_1309_reg[7]_i_14_3 ),
        .I4(cnv_32_V_V_dout[3]),
        .I5(tmp_44_reg_1225_reg_0[4]),
        .O(\p_Val2_75_3_reg_1309[7]_i_35_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_75_3_reg_1309[7]_i_4 
       (.I0(\p_Val2_75_3_reg_1309_reg[7]_i_10_n_13 ),
        .I1(\p_Val2_75_3_reg_1309_reg[7]_0 [0]),
        .O(\p_Val2_75_3_reg_1309[7]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_75_3_reg_1309[7]_i_5 
       (.I0(\p_Val2_75_3_reg_1309_reg[7]_i_14_n_11 ),
        .I1(\p_Val2_75_3_reg_1309_reg[3]_0 ),
        .I2(\p_Val2_75_3_reg_1309_reg[7]_i_10_n_14 ),
        .O(\p_Val2_75_3_reg_1309[7]_i_5_n_7 ));
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_75_3_reg_1309[7]_i_6 
       (.I0(\p_Val2_75_3_reg_1309_reg[7]_2 ),
        .I1(\p_Val2_75_3_reg_1309_reg[7]_i_10_n_11 ),
        .I2(\p_Val2_75_3_reg_1309_reg[7]_i_2_n_14 ),
        .O(\p_Val2_75_3_reg_1309[7]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_Val2_75_3_reg_1309[7]_i_7 
       (.I0(\p_Val2_75_3_reg_1309_reg[7]_0 [1]),
        .I1(\p_Val2_75_3_reg_1309_reg[7]_i_10_n_12 ),
        .I2(\p_Val2_75_3_reg_1309_reg[7]_i_10_n_11 ),
        .I3(\p_Val2_75_3_reg_1309_reg[7]_2 ),
        .O(\p_Val2_75_3_reg_1309[7]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_Val2_75_3_reg_1309[7]_i_8 
       (.I0(\p_Val2_75_3_reg_1309_reg[7]_0 [0]),
        .I1(\p_Val2_75_3_reg_1309_reg[7]_i_10_n_13 ),
        .I2(\p_Val2_75_3_reg_1309_reg[7]_i_10_n_12 ),
        .I3(\p_Val2_75_3_reg_1309_reg[7]_0 [1]),
        .O(\p_Val2_75_3_reg_1309[7]_i_8_n_7 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \p_Val2_75_3_reg_1309[7]_i_9 
       (.I0(\p_Val2_75_3_reg_1309_reg[7]_i_10_n_14 ),
        .I1(\p_Val2_75_3_reg_1309_reg[3]_0 ),
        .I2(\p_Val2_75_3_reg_1309_reg[7]_i_14_n_11 ),
        .I3(\p_Val2_75_3_reg_1309_reg[7]_i_10_n_13 ),
        .I4(\p_Val2_75_3_reg_1309_reg[7]_0 [0]),
        .O(\p_Val2_75_3_reg_1309[7]_i_9_n_7 ));
  FDRE \p_Val2_75_3_reg_1309_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_337_fu_724_p1[7]),
        .Q(p_Val2_75_3_reg_1309[0]),
        .R(1'b0));
  FDRE \p_Val2_75_3_reg_1309_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_337_fu_724_p1[8]),
        .Q(p_Val2_75_3_reg_1309[1]),
        .R(1'b0));
  FDRE \p_Val2_75_3_reg_1309_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_337_fu_724_p1[9]),
        .Q(p_Val2_75_3_reg_1309[2]),
        .R(1'b0));
  FDRE \p_Val2_75_3_reg_1309_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_337_fu_724_p1[10]),
        .Q(p_Val2_75_3_reg_1309[3]),
        .R(1'b0));
  CARRY4 \p_Val2_75_3_reg_1309_reg[3]_i_1 
       (.CI(\tmp_336_reg_1314_reg[0]_i_1_n_7 ),
        .CO({\p_Val2_75_3_reg_1309_reg[3]_i_1_n_7 ,\p_Val2_75_3_reg_1309_reg[3]_i_1_n_8 ,\p_Val2_75_3_reg_1309_reg[3]_i_1_n_9 ,\p_Val2_75_3_reg_1309_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_75_3_reg_1309[3]_i_2_n_7 ,\p_Val2_75_3_reg_1309[3]_i_3_n_7 ,\p_Val2_75_3_reg_1309[3]_i_4_n_7 ,\p_Val2_75_3_reg_1309[3]_i_5_n_7 }),
        .O(tmp_337_fu_724_p1[10:7]),
        .S({\p_Val2_75_3_reg_1309[3]_i_6_n_7 ,\p_Val2_75_3_reg_1309[3]_i_7_n_7 ,\p_Val2_75_3_reg_1309[3]_i_8_n_7 ,\p_Val2_75_3_reg_1309[3]_i_9_n_7 }));
  CARRY4 \p_Val2_75_3_reg_1309_reg[3]_i_11 
       (.CI(\tmp_203_3_reg_1319_reg[0]_i_3_n_7 ),
        .CO({tmp_44_reg_1225_reg_1,\p_Val2_75_3_reg_1309_reg[3]_i_11_n_8 ,\p_Val2_75_3_reg_1309_reg[3]_i_11_n_9 ,\p_Val2_75_3_reg_1309_reg[3]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_75_3_reg_1309[3]_i_20_n_7 ,\p_Val2_75_3_reg_1309[3]_i_21_n_7 ,\p_Val2_75_3_reg_1309[3]_i_22_n_7 ,\p_Val2_75_3_reg_1309[3]_i_23_n_7 }),
        .O({\p_Val2_75_3_reg_1309_reg[3]_i_11_n_11 ,\p_Val2_75_3_reg_1309_reg[3]_i_11_n_12 ,\p_Val2_75_3_reg_1309_reg[3]_i_11_n_13 ,\p_Val2_75_3_reg_1309_reg[3]_i_11_n_14 }),
        .S({\p_Val2_75_3_reg_1309[3]_i_24_n_7 ,\p_Val2_75_3_reg_1309[3]_i_25_n_7 ,\p_Val2_75_3_reg_1309[3]_i_26_n_7 ,\p_Val2_75_3_reg_1309[3]_i_27_n_7 }));
  CARRY4 \p_Val2_75_3_reg_1309_reg[3]_i_12 
       (.CI(1'b0),
        .CO({\p_Val2_75_3_reg_1309_reg[3]_i_12_n_7 ,\p_Val2_75_3_reg_1309_reg[3]_i_12_n_8 ,\p_Val2_75_3_reg_1309_reg[3]_i_12_n_9 ,\p_Val2_75_3_reg_1309_reg[3]_i_12_n_10 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_75_3_reg_1309[3]_i_28_n_7 ,\p_Val2_75_3_reg_1309[3]_i_29_n_7 ,\tmp_336_reg_1314[0]_i_8_0 ,1'b0}),
        .O({\p_Val2_75_3_reg_1309_reg[3]_i_12_n_11 ,\p_Val2_75_3_reg_1309_reg[3]_i_12_n_12 ,\p_Val2_75_3_reg_1309_reg[3]_i_12_n_13 ,\p_Val2_75_3_reg_1309_reg[3]_i_12_n_14 }),
        .S({\p_Val2_75_3_reg_1309[3]_i_31_n_7 ,\tmp_336_reg_1314[0]_i_8_1 [1],\p_Val2_75_3_reg_1309[3]_i_33_n_7 ,\tmp_336_reg_1314[0]_i_8_1 [0]}));
  FDRE \p_Val2_75_3_reg_1309_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_337_fu_724_p1[11]),
        .Q(p_Val2_75_3_reg_1309[4]),
        .R(1'b0));
  FDRE \p_Val2_75_3_reg_1309_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_337_fu_724_p1[12]),
        .Q(p_Val2_75_3_reg_1309[5]),
        .R(1'b0));
  FDRE \p_Val2_75_3_reg_1309_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_337_fu_724_p1[13]),
        .Q(p_Val2_75_3_reg_1309[6]),
        .R(1'b0));
  FDRE \p_Val2_75_3_reg_1309_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_337_fu_724_p1[14]),
        .Q(p_Val2_75_3_reg_1309[7]),
        .R(1'b0));
  CARRY4 \p_Val2_75_3_reg_1309_reg[7]_i_1 
       (.CI(\p_Val2_75_3_reg_1309_reg[3]_i_1_n_7 ),
        .CO({\p_Val2_75_3_reg_1309[7]_i_9_0 ,\p_Val2_75_3_reg_1309_reg[7]_i_1_n_8 ,\p_Val2_75_3_reg_1309_reg[7]_i_1_n_9 ,\p_Val2_75_3_reg_1309_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_75_3_reg_1309_reg[7]_i_2_n_14 ,\p_Val2_75_3_reg_1309[7]_i_3_n_7 ,\p_Val2_75_3_reg_1309[7]_i_4_n_7 ,\p_Val2_75_3_reg_1309[7]_i_5_n_7 }),
        .O(tmp_337_fu_724_p1[14:11]),
        .S({\p_Val2_75_3_reg_1309[7]_i_6_n_7 ,\p_Val2_75_3_reg_1309[7]_i_7_n_7 ,\p_Val2_75_3_reg_1309[7]_i_8_n_7 ,\p_Val2_75_3_reg_1309[7]_i_9_n_7 }));
  CARRY4 \p_Val2_75_3_reg_1309_reg[7]_i_10 
       (.CI(\p_Val2_75_3_reg_1309[3]_i_6_0 ),
        .CO({\p_Val2_75_3_reg_1309_reg[7]_i_10_n_7 ,\p_Val2_75_3_reg_1309_reg[7]_i_10_n_8 ,\p_Val2_75_3_reg_1309_reg[7]_i_10_n_9 ,\p_Val2_75_3_reg_1309_reg[7]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_75_3_reg_1309[7]_i_16_n_7 ,\p_Val2_75_3_reg_1309[7]_i_17_n_7 ,\p_Val2_75_3_reg_1309[7]_i_18_n_7 ,\p_Val2_75_3_reg_1309[7]_i_19_n_7 }),
        .O({\p_Val2_75_3_reg_1309_reg[7]_i_10_n_11 ,\p_Val2_75_3_reg_1309_reg[7]_i_10_n_12 ,\p_Val2_75_3_reg_1309_reg[7]_i_10_n_13 ,\p_Val2_75_3_reg_1309_reg[7]_i_10_n_14 }),
        .S({\p_Val2_75_3_reg_1309[7]_i_20_n_7 ,\p_Val2_75_3_reg_1309[7]_i_21_n_7 ,\p_Val2_75_3_reg_1309[7]_i_22_n_7 ,\p_Val2_75_3_reg_1309[7]_i_23_n_7 }));
  CARRY4 \p_Val2_75_3_reg_1309_reg[7]_i_14 
       (.CI(\p_Val2_75_3_reg_1309_reg[3]_i_12_n_7 ),
        .CO({tmp_44_reg_1225_reg_2,\p_Val2_75_3_reg_1309_reg[7]_i_14_n_8 ,\p_Val2_75_3_reg_1309_reg[7]_i_14_n_9 ,\p_Val2_75_3_reg_1309_reg[7]_i_14_n_10 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_75_3_reg_1309[7]_i_28_n_7 ,\p_Val2_75_3_reg_1309[7]_i_29_n_7 ,\p_Val2_75_3_reg_1309[7]_i_30_n_7 ,\p_Val2_75_3_reg_1309[7]_i_31_n_7 }),
        .O({\p_Val2_75_3_reg_1309_reg[7]_i_14_n_11 ,\p_Val2_75_3_reg_1309_reg[7]_i_14_n_12 ,\p_Val2_75_3_reg_1309_reg[7]_i_14_n_13 ,\p_Val2_75_3_reg_1309_reg[7]_i_14_n_14 }),
        .S({\p_Val2_75_3_reg_1309[7]_i_32_n_7 ,\p_Val2_75_3_reg_1309[7]_i_33_n_7 ,\p_Val2_75_3_reg_1309[7]_i_34_n_7 ,\p_Val2_75_3_reg_1309[7]_i_35_n_7 }));
  CARRY4 \p_Val2_75_3_reg_1309_reg[7]_i_2 
       (.CI(\p_Val2_75_3_reg_1309_reg[7]_i_10_n_7 ),
        .CO({\NLW_p_Val2_75_3_reg_1309_reg[7]_i_2_CO_UNCONNECTED [3:1],\p_Val2_75_3_reg_1309_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\p_Val2_75_3_reg_1309_reg[7]_1 }),
        .O({\NLW_p_Val2_75_3_reg_1309_reg[7]_i_2_O_UNCONNECTED [3:2],tmp_44_reg_1225_reg_3,\p_Val2_75_3_reg_1309_reg[7]_i_2_n_14 }),
        .S({1'b0,1'b0,1'b1,\p_Val2_75_3_reg_1309[7]_i_12_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sf_reg_268[0]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_268[0]),
        .O(sf_1_fu_443_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \sf_reg_268[1]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_268[1]),
        .I2(sf_reg_268[0]),
        .O(sf_1_fu_443_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \sf_reg_268[2]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_268[0]),
        .I2(sf_reg_268[1]),
        .I3(sf_reg_268[2]),
        .O(sf_1_fu_443_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \sf_reg_268[3]_i_1 
       (.I0(sf_reg_268[3]),
        .I1(p_0_in1_out),
        .I2(sf_reg_268[2]),
        .I3(sf_reg_268[0]),
        .I4(sf_reg_268[1]),
        .O(sf_1_fu_443_p2[3]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \sf_reg_268[4]_i_1 
       (.I0(sf_reg_268[1]),
        .I1(sf_reg_268[0]),
        .I2(sf_reg_268[2]),
        .I3(p_0_in1_out),
        .I4(sf_reg_268[3]),
        .I5(sf_reg_268[4]),
        .O(sf_1_fu_443_p2[4]));
  LUT6 #(
    .INIT(64'h009A00AA00AA00AA)) 
    \sf_reg_268[5]_i_1 
       (.I0(sf_reg_268[5]),
        .I1(\sf_reg_268[5]_i_2_n_7 ),
        .I2(sf_reg_268[2]),
        .I3(p_0_in1_out),
        .I4(sf_reg_268[4]),
        .I5(sf_reg_268[3]),
        .O(sf_1_fu_443_p2[5]));
  LUT2 #(
    .INIT(4'h7)) 
    \sf_reg_268[5]_i_2 
       (.I0(sf_reg_268[1]),
        .I1(sf_reg_268[0]),
        .O(\sf_reg_268[5]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \sf_reg_268[6]_i_1 
       (.I0(\sf_reg_268[7]_i_4_n_7 ),
        .I1(sf_reg_268[5]),
        .I2(p_0_in1_out),
        .I3(sf_reg_268[6]),
        .O(sf_1_fu_443_p2[6]));
  LUT5 #(
    .INIT(32'h0000E000)) 
    \sf_reg_268[7]_i_1 
       (.I0(start_for_Relu1D403_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DMac_new402_U0_ap_start),
        .I3(Q[0]),
        .I4(sel),
        .O(clear));
  LUT4 #(
    .INIT(16'h1000)) 
    \sf_reg_268[7]_i_2 
       (.I0(exitcond_flatten4_fu_311_p2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\ap_CS_fsm_reg_n_7_[1] ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \sf_reg_268[7]_i_3 
       (.I0(\sf_reg_268[7]_i_4_n_7 ),
        .I1(sf_reg_268[5]),
        .I2(sf_reg_268[6]),
        .I3(p_0_in1_out),
        .I4(sf_reg_268[7]),
        .O(sf_1_fu_443_p2[7]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \sf_reg_268[7]_i_4 
       (.I0(sf_reg_268[3]),
        .I1(sf_reg_268[4]),
        .I2(p_0_in1_out),
        .I3(sf_reg_268[2]),
        .I4(sf_reg_268[0]),
        .I5(sf_reg_268[1]),
        .O(\sf_reg_268[7]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sf_reg_268[7]_i_5 
       (.I0(p_0_in6_out),
        .I1(exitcond_flatten_fu_323_p2),
        .O(p_0_in1_out));
  FDRE \sf_reg_268_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_443_p2[0]),
        .Q(sf_reg_268[0]),
        .R(clear));
  FDRE \sf_reg_268_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_443_p2[1]),
        .Q(sf_reg_268[1]),
        .R(clear));
  FDRE \sf_reg_268_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_443_p2[2]),
        .Q(sf_reg_268[2]),
        .R(clear));
  FDRE \sf_reg_268_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_443_p2[3]),
        .Q(sf_reg_268[3]),
        .R(clear));
  FDRE \sf_reg_268_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_443_p2[4]),
        .Q(sf_reg_268[4]),
        .R(clear));
  FDRE \sf_reg_268_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_443_p2[5]),
        .Q(sf_reg_268[5]),
        .R(clear));
  FDRE \sf_reg_268_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_443_p2[6]),
        .Q(sf_reg_268[6]),
        .R(clear));
  FDRE \sf_reg_268_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_1_fu_443_p2[7]),
        .Q(sf_reg_268[7]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h00EC)) 
    start_once_reg_i_1__6
       (.I0(Conv1DMac_new402_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Relu1D403_U0_full_n),
        .I3(Q[1]),
        .O(start_once_reg_i_1__6_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__6_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_203_1_reg_1289[0]_i_1 
       (.I0(\tmp_203_1_reg_1289[0]_i_2_n_7 ),
        .I1(tmp_331_fu_584_p1__0[0]),
        .O(tmp_203_1_fu_612_p2));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_203_1_reg_1289[0]_i_10 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[1]),
        .I1(cnv_32_V_V_dout[0]),
        .I2(tmp_44_reg_1225_reg_rep__0_0[0]),
        .I3(cnv_32_V_V_dout[1]),
        .O(\tmp_203_1_reg_1289[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \tmp_203_1_reg_1289[0]_i_12 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[3]),
        .I1(cnv_32_V_V_dout[0]),
        .I2(cnv_32_V_V_dout[2]),
        .I3(tmp_44_reg_1225_reg_rep__0_0[1]),
        .I4(cnv_32_V_V_dout[1]),
        .I5(tmp_44_reg_1225_reg_rep__0_0[2]),
        .O(\tmp_203_1_reg_1289[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_203_1_reg_1289[0]_i_2 
       (.I0(tmp_331_fu_584_p1__0[5]),
        .I1(\tmp_203_1_reg_1289_reg[0]_0 ),
        .I2(tmp_331_fu_584_p1__0[3]),
        .I3(tmp_331_fu_584_p1__0[4]),
        .I4(tmp_331_fu_584_p1__0[2]),
        .I5(tmp_331_fu_584_p1__0[1]),
        .O(\tmp_203_1_reg_1289[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_203_1_reg_1289[0]_i_5 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[2]),
        .I1(cnv_32_V_V_dout[1]),
        .I2(tmp_44_reg_1225_reg_rep__0_0[1]),
        .I3(cnv_32_V_V_dout[2]),
        .I4(cnv_32_V_V_dout[0]),
        .I5(tmp_44_reg_1225_reg_rep__0_0[3]),
        .O(\tmp_203_1_reg_1289[0]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_203_1_reg_1289[0]_i_6 
       (.I0(tmp_44_reg_1225_reg_rep__0_0[1]),
        .I1(cnv_32_V_V_dout[1]),
        .I2(tmp_44_reg_1225_reg_rep__0_0[0]),
        .I3(cnv_32_V_V_dout[2]),
        .O(\tmp_203_1_reg_1289[0]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'h95555555)) 
    \tmp_203_1_reg_1289[0]_i_8 
       (.I0(\tmp_203_1_reg_1289[0]_i_12_n_7 ),
        .I1(cnv_32_V_V_dout[1]),
        .I2(cnv_32_V_V_dout[2]),
        .I3(tmp_44_reg_1225_reg_rep__0_0[0]),
        .I4(tmp_44_reg_1225_reg_rep__0_0[1]),
        .O(\tmp_203_1_reg_1289[0]_i_8_n_7 ));
  FDRE \tmp_203_1_reg_1289_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_203_1_fu_612_p2),
        .Q(tmp_203_1_reg_1289),
        .R(1'b0));
  CARRY4 \tmp_203_1_reg_1289_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\tmp_203_1_reg_1289_reg[0]_i_3_n_7 ,\tmp_203_1_reg_1289_reg[0]_i_3_n_8 ,\tmp_203_1_reg_1289_reg[0]_i_3_n_9 ,\tmp_203_1_reg_1289_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_203_1_reg_1289[0]_i_5_n_7 ,\tmp_203_1_reg_1289[0]_i_6_n_7 ,\tmp_203_1_reg_1289_reg[0]_1 ,1'b0}),
        .O({\tmp_203_1_reg_1289_reg[0]_i_3_n_11 ,tmp_331_fu_584_p1__0[2:0]}),
        .S({\tmp_203_1_reg_1289[0]_i_8_n_7 ,\tmp_203_1_reg_1289_reg[0]_2 [1],\tmp_203_1_reg_1289[0]_i_10_n_7 ,\tmp_203_1_reg_1289_reg[0]_2 [0]}));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_203_2_reg_1304[0]_i_1 
       (.I0(tmp_334_fu_654_p1[1]),
        .I1(tmp_334_fu_654_p1[2]),
        .I2(\tmp_203_2_reg_1304_reg[0]_0 ),
        .I3(tmp_334_fu_654_p1[0]),
        .O(tmp_203_2_fu_682_p2));
  FDRE \tmp_203_2_reg_1304_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_203_2_fu_682_p2),
        .Q(tmp_203_2_reg_1304),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_203_3_reg_1319[0]_i_1 
       (.I0(\tmp_203_3_reg_1319[0]_i_2_n_7 ),
        .I1(tmp_337_fu_724_p1__0[0]),
        .O(tmp_203_3_fu_752_p2));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_203_3_reg_1319[0]_i_10 
       (.I0(tmp_44_reg_1225_reg_0[1]),
        .I1(cnv_32_V_V_dout[0]),
        .I2(tmp_44_reg_1225_reg_0[0]),
        .I3(cnv_32_V_V_dout[1]),
        .O(\tmp_203_3_reg_1319[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \tmp_203_3_reg_1319[0]_i_12 
       (.I0(tmp_44_reg_1225_reg_0[3]),
        .I1(cnv_32_V_V_dout[0]),
        .I2(cnv_32_V_V_dout[2]),
        .I3(tmp_44_reg_1225_reg_0[1]),
        .I4(cnv_32_V_V_dout[1]),
        .I5(tmp_44_reg_1225_reg_0[2]),
        .O(\tmp_203_3_reg_1319[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_203_3_reg_1319[0]_i_2 
       (.I0(tmp_337_fu_724_p1__0[5]),
        .I1(\tmp_203_3_reg_1319_reg[0]_0 ),
        .I2(tmp_337_fu_724_p1__0[3]),
        .I3(tmp_337_fu_724_p1__0[4]),
        .I4(tmp_337_fu_724_p1__0[2]),
        .I5(tmp_337_fu_724_p1__0[1]),
        .O(\tmp_203_3_reg_1319[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_203_3_reg_1319[0]_i_5 
       (.I0(tmp_44_reg_1225_reg_0[2]),
        .I1(cnv_32_V_V_dout[1]),
        .I2(tmp_44_reg_1225_reg_0[1]),
        .I3(cnv_32_V_V_dout[2]),
        .I4(cnv_32_V_V_dout[0]),
        .I5(tmp_44_reg_1225_reg_0[3]),
        .O(\tmp_203_3_reg_1319[0]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_203_3_reg_1319[0]_i_6 
       (.I0(tmp_44_reg_1225_reg_0[1]),
        .I1(cnv_32_V_V_dout[1]),
        .I2(tmp_44_reg_1225_reg_0[0]),
        .I3(cnv_32_V_V_dout[2]),
        .O(\tmp_203_3_reg_1319[0]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'h95555555)) 
    \tmp_203_3_reg_1319[0]_i_8 
       (.I0(\tmp_203_3_reg_1319[0]_i_12_n_7 ),
        .I1(cnv_32_V_V_dout[1]),
        .I2(cnv_32_V_V_dout[2]),
        .I3(tmp_44_reg_1225_reg_0[0]),
        .I4(tmp_44_reg_1225_reg_0[1]),
        .O(\tmp_203_3_reg_1319[0]_i_8_n_7 ));
  FDRE \tmp_203_3_reg_1319_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_203_3_fu_752_p2),
        .Q(tmp_203_3_reg_1319),
        .R(1'b0));
  CARRY4 \tmp_203_3_reg_1319_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\tmp_203_3_reg_1319_reg[0]_i_3_n_7 ,\tmp_203_3_reg_1319_reg[0]_i_3_n_8 ,\tmp_203_3_reg_1319_reg[0]_i_3_n_9 ,\tmp_203_3_reg_1319_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_203_3_reg_1319[0]_i_5_n_7 ,\tmp_203_3_reg_1319[0]_i_6_n_7 ,\tmp_203_3_reg_1319_reg[0]_1 ,1'b0}),
        .O({\tmp_203_3_reg_1319_reg[0]_i_3_n_11 ,tmp_337_fu_724_p1__0[2:0]}),
        .S({\tmp_203_3_reg_1319[0]_i_8_n_7 ,\tmp_203_3_reg_1319_reg[0]_2 [1],\tmp_203_3_reg_1319[0]_i_10_n_7 ,\tmp_203_3_reg_1319_reg[0]_2 [0]}));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp_327_reg_1269[0]_i_10 
       (.I0(DOADO[2]),
        .I1(cnv_32_V_V_dout[2]),
        .I2(cnv_32_V_V_dout[3]),
        .I3(cnv_32_V_V_dout[4]),
        .I4(DOADO[0]),
        .I5(DOADO[1]),
        .O(\tmp_327_reg_1269[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp_327_reg_1269[0]_i_11 
       (.I0(DOADO[2]),
        .I1(cnv_32_V_V_dout[1]),
        .I2(cnv_32_V_V_dout[2]),
        .I3(cnv_32_V_V_dout[3]),
        .I4(DOADO[0]),
        .I5(DOADO[1]),
        .O(\tmp_327_reg_1269[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_327_reg_1269[0]_i_12 
       (.I0(\tmp_327_reg_1269[0]_i_8_n_7 ),
        .I1(DOADO[1]),
        .I2(cnv_32_V_V_dout[6]),
        .I3(cnv_32_V_V_dout[5]),
        .I4(DOADO[2]),
        .I5(\tmp_327_reg_1269_reg[0]_i_3_0 ),
        .O(\tmp_327_reg_1269[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \tmp_327_reg_1269[0]_i_13 
       (.I0(\tmp_327_reg_1269[0]_i_9_n_7 ),
        .I1(\tmp_327_reg_1269_reg[0]_i_3_1 ),
        .I2(DOADO[2]),
        .I3(cnv_32_V_V_dout[4]),
        .I4(cnv_32_V_V_dout[6]),
        .I5(DOADO[0]),
        .O(\tmp_327_reg_1269[0]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_327_reg_1269[0]_i_14 
       (.I0(\tmp_327_reg_1269[0]_i_10_n_7 ),
        .I1(DOADO[1]),
        .I2(cnv_32_V_V_dout[4]),
        .I3(DOADO[2]),
        .I4(cnv_32_V_V_dout[3]),
        .I5(\tmp_327_reg_1269_reg[0]_i_3_2 ),
        .O(\tmp_327_reg_1269[0]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \tmp_327_reg_1269[0]_i_15 
       (.I0(\tmp_327_reg_1269[0]_i_11_n_7 ),
        .I1(DOADO[1]),
        .I2(cnv_32_V_V_dout[3]),
        .I3(\tmp_327_reg_1269_reg[0]_i_3_3 ),
        .I4(cnv_32_V_V_dout[4]),
        .I5(DOADO[0]),
        .O(\tmp_327_reg_1269[0]_i_15_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_327_reg_1269[0]_i_2 
       (.I0(tmp_44_reg_1225_reg_rep_2),
        .I1(tmp_44_reg_1225_reg_rep_1[0]),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_327_reg_1269[0]_i_5 
       (.I0(DI[2]),
        .I1(\tmp_50_reg_1274_reg[0]_i_4_n_12 ),
        .O(\tmp_50_reg_1274_reg[0]_i_4_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_327_reg_1269[0]_i_6 
       (.I0(DI[1]),
        .I1(\tmp_50_reg_1274_reg[0]_i_4_n_13 ),
        .O(\tmp_50_reg_1274_reg[0]_i_4_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_327_reg_1269[0]_i_7 
       (.I0(DI[0]),
        .I1(\tmp_50_reg_1274_reg[0]_i_4_n_14 ),
        .O(\tmp_50_reg_1274_reg[0]_i_4_0 [0]));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp_327_reg_1269[0]_i_8 
       (.I0(DOADO[2]),
        .I1(cnv_32_V_V_dout[4]),
        .I2(cnv_32_V_V_dout[5]),
        .I3(cnv_32_V_V_dout[6]),
        .I4(DOADO[0]),
        .I5(DOADO[1]),
        .O(\tmp_327_reg_1269[0]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp_327_reg_1269[0]_i_9 
       (.I0(DOADO[2]),
        .I1(cnv_32_V_V_dout[3]),
        .I2(cnv_32_V_V_dout[4]),
        .I3(cnv_32_V_V_dout[5]),
        .I4(DOADO[0]),
        .I5(DOADO[1]),
        .O(\tmp_327_reg_1269[0]_i_9_n_7 ));
  FDRE \tmp_327_reg_1269_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(O[2]),
        .Q(tmp_327_reg_1269),
        .R(1'b0));
  CARRY4 \tmp_327_reg_1269_reg[0]_i_3 
       (.CI(\tmp_50_reg_1274_reg[0]_i_3_n_7 ),
        .CO({\tmp_327_reg_1269_reg[0]_i_3_n_7 ,\tmp_327_reg_1269_reg[0]_i_3_n_8 ,\tmp_327_reg_1269_reg[0]_i_3_n_9 ,\tmp_327_reg_1269_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_327_reg_1269[0]_i_8_n_7 ,\tmp_327_reg_1269[0]_i_9_n_7 ,\tmp_327_reg_1269[0]_i_10_n_7 ,\tmp_327_reg_1269[0]_i_11_n_7 }),
        .O({tmp_44_reg_1225_reg_rep_1,DI[2:1]}),
        .S({\tmp_327_reg_1269[0]_i_12_n_7 ,\tmp_327_reg_1269[0]_i_13_n_7 ,\tmp_327_reg_1269[0]_i_14_n_7 ,\tmp_327_reg_1269[0]_i_15_n_7 }));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_330_reg_1284[0]_i_2 
       (.I0(\p_Val2_75_1_reg_1279_reg[3]_i_12_n_12 ),
        .I1(\p_Val2_75_1_reg_1279_reg[3]_i_11_n_13 ),
        .O(\tmp_330_reg_1284[0]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_330_reg_1284[0]_i_3 
       (.I0(\p_Val2_75_1_reg_1279_reg[3]_i_11_n_14 ),
        .I1(\p_Val2_75_1_reg_1279_reg[3]_i_12_n_13 ),
        .O(\tmp_330_reg_1284[0]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_330_reg_1284[0]_i_4 
       (.I0(\tmp_203_1_reg_1289_reg[0]_i_3_n_11 ),
        .I1(\p_Val2_75_1_reg_1279_reg[3]_i_12_n_14 ),
        .O(\tmp_330_reg_1284[0]_i_4_n_7 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_330_reg_1284[0]_i_5 
       (.I0(\p_Val2_75_1_reg_1279_reg[3]_i_12_n_11 ),
        .I1(\p_Val2_75_1_reg_1279_reg[3]_1 [0]),
        .I2(\p_Val2_75_1_reg_1279_reg[3]_i_11_n_12 ),
        .I3(\tmp_330_reg_1284[0]_i_2_n_7 ),
        .O(\tmp_330_reg_1284[0]_i_5_n_7 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_330_reg_1284[0]_i_6 
       (.I0(\p_Val2_75_1_reg_1279_reg[3]_i_12_n_12 ),
        .I1(\p_Val2_75_1_reg_1279_reg[3]_i_11_n_13 ),
        .I2(\p_Val2_75_1_reg_1279_reg[3]_i_12_n_13 ),
        .I3(\p_Val2_75_1_reg_1279_reg[3]_i_11_n_14 ),
        .O(\tmp_330_reg_1284[0]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_330_reg_1284[0]_i_7 
       (.I0(\p_Val2_75_1_reg_1279_reg[3]_i_12_n_14 ),
        .I1(\tmp_203_1_reg_1289_reg[0]_i_3_n_11 ),
        .I2(\p_Val2_75_1_reg_1279_reg[3]_i_12_n_13 ),
        .I3(\p_Val2_75_1_reg_1279_reg[3]_i_11_n_14 ),
        .O(\tmp_330_reg_1284[0]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_330_reg_1284[0]_i_8 
       (.I0(\tmp_203_1_reg_1289_reg[0]_i_3_n_11 ),
        .I1(\p_Val2_75_1_reg_1279_reg[3]_i_12_n_14 ),
        .O(\tmp_330_reg_1284[0]_i_8_n_7 ));
  FDRE \tmp_330_reg_1284_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_331_fu_584_p1[6]),
        .Q(tmp_330_reg_1284),
        .R(1'b0));
  CARRY4 \tmp_330_reg_1284_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\tmp_330_reg_1284_reg[0]_i_1_n_7 ,\tmp_330_reg_1284_reg[0]_i_1_n_8 ,\tmp_330_reg_1284_reg[0]_i_1_n_9 ,\tmp_330_reg_1284_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_330_reg_1284[0]_i_2_n_7 ,\tmp_330_reg_1284[0]_i_3_n_7 ,\tmp_330_reg_1284[0]_i_4_n_7 ,1'b0}),
        .O({tmp_331_fu_584_p1[6],tmp_331_fu_584_p1__0[5:3]}),
        .S({\tmp_330_reg_1284[0]_i_5_n_7 ,\tmp_330_reg_1284[0]_i_6_n_7 ,\tmp_330_reg_1284[0]_i_7_n_7 ,\tmp_330_reg_1284[0]_i_8_n_7 }));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp_333_reg_1299[0]_i_10 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[0]),
        .I1(cnv_32_V_V_dout[5]),
        .I2(cnv_32_V_V_dout[3]),
        .I3(cnv_32_V_V_dout[4]),
        .I4(tmp_44_reg_1225_reg_rep__1_0[1]),
        .I5(tmp_44_reg_1225_reg_rep__1_0[2]),
        .O(\tmp_333_reg_1299[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp_333_reg_1299[0]_i_11 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[0]),
        .I1(cnv_32_V_V_dout[4]),
        .I2(cnv_32_V_V_dout[2]),
        .I3(cnv_32_V_V_dout[3]),
        .I4(tmp_44_reg_1225_reg_rep__1_0[1]),
        .I5(tmp_44_reg_1225_reg_rep__1_0[2]),
        .O(\tmp_333_reg_1299[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp_333_reg_1299[0]_i_12 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[0]),
        .I1(cnv_32_V_V_dout[3]),
        .I2(cnv_32_V_V_dout[1]),
        .I3(cnv_32_V_V_dout[2]),
        .I4(tmp_44_reg_1225_reg_rep__1_0[1]),
        .I5(tmp_44_reg_1225_reg_rep__1_0[2]),
        .O(\tmp_333_reg_1299[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_333_reg_1299[0]_i_13 
       (.I0(\tmp_333_reg_1299[0]_i_9_n_7 ),
        .I1(tmp_44_reg_1225_reg_rep__1_0[1]),
        .I2(cnv_32_V_V_dout[6]),
        .I3(tmp_44_reg_1225_reg_rep__1_0[2]),
        .I4(cnv_32_V_V_dout[5]),
        .I5(\tmp_333_reg_1299_reg[0]_i_3_1 ),
        .O(\tmp_333_reg_1299[0]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \tmp_333_reg_1299[0]_i_14 
       (.I0(\tmp_333_reg_1299[0]_i_10_n_7 ),
        .I1(\tmp_333_reg_1299_reg[0]_i_3_4 ),
        .I2(tmp_44_reg_1225_reg_rep__1_0[2]),
        .I3(cnv_32_V_V_dout[4]),
        .I4(cnv_32_V_V_dout[6]),
        .I5(tmp_44_reg_1225_reg_rep__1_0[0]),
        .O(\tmp_333_reg_1299[0]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_333_reg_1299[0]_i_15 
       (.I0(\tmp_333_reg_1299[0]_i_11_n_7 ),
        .I1(tmp_44_reg_1225_reg_rep__1_0[1]),
        .I2(cnv_32_V_V_dout[4]),
        .I3(tmp_44_reg_1225_reg_rep__1_0[2]),
        .I4(cnv_32_V_V_dout[3]),
        .I5(\tmp_333_reg_1299_reg[0]_i_3_2 ),
        .O(\tmp_333_reg_1299[0]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \tmp_333_reg_1299[0]_i_16 
       (.I0(\tmp_333_reg_1299[0]_i_12_n_7 ),
        .I1(tmp_44_reg_1225_reg_rep__1_0[1]),
        .I2(cnv_32_V_V_dout[3]),
        .I3(\tmp_333_reg_1299_reg[0]_i_3_3 ),
        .I4(cnv_32_V_V_dout[4]),
        .I5(tmp_44_reg_1225_reg_rep__1_0[0]),
        .O(\tmp_333_reg_1299[0]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_333_reg_1299[0]_i_17 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[1]),
        .I1(cnv_32_V_V_dout[2]),
        .I2(tmp_44_reg_1225_reg_rep__1_0[2]),
        .I3(cnv_32_V_V_dout[1]),
        .I4(cnv_32_V_V_dout[3]),
        .I5(tmp_44_reg_1225_reg_rep__1_0[0]),
        .O(\tmp_333_reg_1299[0]_i_17_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_333_reg_1299[0]_i_18 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[1]),
        .I1(cnv_32_V_V_dout[1]),
        .I2(tmp_44_reg_1225_reg_rep__1_0[2]),
        .I3(cnv_32_V_V_dout[0]),
        .O(\tmp_333_reg_1299[0]_i_18_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_333_reg_1299[0]_i_2 
       (.I0(tmp_44_reg_1225_reg_rep__1_1[1]),
        .I1(tmp_44_reg_1225_reg_rep__1_2[0]),
        .O(\tmp_333_reg_1299_reg[0]_i_3_0 [3]));
  LUT5 #(
    .INIT(32'h95555555)) 
    \tmp_333_reg_1299[0]_i_20 
       (.I0(\tmp_333_reg_1299[0]_i_28_n_7 ),
        .I1(cnv_32_V_V_dout[0]),
        .I2(cnv_32_V_V_dout[1]),
        .I3(tmp_44_reg_1225_reg_rep__1_0[1]),
        .I4(tmp_44_reg_1225_reg_rep__1_0[2]),
        .O(\tmp_333_reg_1299[0]_i_20_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_333_reg_1299[0]_i_22 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[0]),
        .I1(cnv_32_V_V_dout[1]),
        .I2(tmp_44_reg_1225_reg_rep__1_0[1]),
        .I3(cnv_32_V_V_dout[0]),
        .O(\tmp_333_reg_1299[0]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \tmp_333_reg_1299[0]_i_28 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[0]),
        .I1(cnv_32_V_V_dout[3]),
        .I2(cnv_32_V_V_dout[1]),
        .I3(tmp_44_reg_1225_reg_rep__1_0[2]),
        .I4(cnv_32_V_V_dout[2]),
        .I5(tmp_44_reg_1225_reg_rep__1_0[1]),
        .O(\tmp_333_reg_1299[0]_i_28_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_333_reg_1299[0]_i_6 
       (.I0(\tmp_333_reg_1299_reg[0]_i_3_0 [2]),
        .I1(\tmp_67_reg_1294_reg[3]_i_12_n_12 ),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_333_reg_1299[0]_i_7 
       (.I0(\tmp_333_reg_1299_reg[0]_i_3_0 [1]),
        .I1(\tmp_67_reg_1294_reg[3]_i_12_n_13 ),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_333_reg_1299[0]_i_8 
       (.I0(\tmp_333_reg_1299_reg[0]_i_3_0 [0]),
        .I1(tmp_44_reg_1225_reg_rep__1_1[0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp_333_reg_1299[0]_i_9 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[0]),
        .I1(cnv_32_V_V_dout[6]),
        .I2(cnv_32_V_V_dout[4]),
        .I3(cnv_32_V_V_dout[5]),
        .I4(tmp_44_reg_1225_reg_rep__1_0[1]),
        .I5(tmp_44_reg_1225_reg_rep__1_0[2]),
        .O(\tmp_333_reg_1299[0]_i_9_n_7 ));
  FDRE \tmp_333_reg_1299_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(\tmp_67_reg_1294_reg[7]_0 [0]),
        .Q(tmp_333_reg_1299),
        .R(1'b0));
  CARRY4 \tmp_333_reg_1299_reg[0]_i_3 
       (.CI(\tmp_333_reg_1299_reg[0]_i_4_n_7 ),
        .CO({\tmp_333_reg_1299_reg[0]_i_3_n_7 ,\tmp_333_reg_1299_reg[0]_i_3_n_8 ,\tmp_333_reg_1299_reg[0]_i_3_n_9 ,\tmp_333_reg_1299_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_333_reg_1299[0]_i_9_n_7 ,\tmp_333_reg_1299[0]_i_10_n_7 ,\tmp_333_reg_1299[0]_i_11_n_7 ,\tmp_333_reg_1299[0]_i_12_n_7 }),
        .O({tmp_44_reg_1225_reg_rep__1_2,\tmp_333_reg_1299_reg[0]_i_3_0 [2:1]}),
        .S({\tmp_333_reg_1299[0]_i_13_n_7 ,\tmp_333_reg_1299[0]_i_14_n_7 ,\tmp_333_reg_1299[0]_i_15_n_7 ,\tmp_333_reg_1299[0]_i_16_n_7 }));
  CARRY4 \tmp_333_reg_1299_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_333_reg_1299_reg[0]_i_4_n_7 ,\tmp_333_reg_1299_reg[0]_i_4_n_8 ,\tmp_333_reg_1299_reg[0]_i_4_n_9 ,\tmp_333_reg_1299_reg[0]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_333_reg_1299[0]_i_17_n_7 ,\tmp_333_reg_1299[0]_i_18_n_7 ,\tmp_333_reg_1299_reg[0]_0 ,1'b0}),
        .O({\tmp_333_reg_1299_reg[0]_i_3_0 [0],tmp_334_fu_654_p1}),
        .S({\tmp_333_reg_1299[0]_i_20_n_7 ,\tmp_333_reg_1299_reg[0]_1 [1],\tmp_333_reg_1299[0]_i_22_n_7 ,\tmp_333_reg_1299_reg[0]_1 [0]}));
  (* HLUTNM = "lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_336_reg_1314[0]_i_2 
       (.I0(\p_Val2_75_3_reg_1309_reg[3]_i_12_n_12 ),
        .I1(\p_Val2_75_3_reg_1309_reg[3]_i_11_n_13 ),
        .O(\tmp_336_reg_1314[0]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_336_reg_1314[0]_i_3 
       (.I0(\p_Val2_75_3_reg_1309_reg[3]_i_12_n_13 ),
        .I1(\p_Val2_75_3_reg_1309_reg[3]_i_11_n_14 ),
        .O(\tmp_336_reg_1314[0]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_336_reg_1314[0]_i_4 
       (.I0(\p_Val2_75_3_reg_1309_reg[3]_i_12_n_14 ),
        .I1(\tmp_203_3_reg_1319_reg[0]_i_3_n_11 ),
        .O(\tmp_336_reg_1314[0]_i_4_n_7 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_336_reg_1314[0]_i_5 
       (.I0(\p_Val2_75_3_reg_1309_reg[3]_i_12_n_11 ),
        .I1(\p_Val2_75_3_reg_1309_reg[3]_i_11_n_12 ),
        .I2(\p_Val2_75_3_reg_1309_reg[3]_1 [0]),
        .I3(\tmp_336_reg_1314[0]_i_2_n_7 ),
        .O(\tmp_336_reg_1314[0]_i_5_n_7 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_336_reg_1314[0]_i_6 
       (.I0(\p_Val2_75_3_reg_1309_reg[3]_i_12_n_12 ),
        .I1(\p_Val2_75_3_reg_1309_reg[3]_i_11_n_13 ),
        .I2(\p_Val2_75_3_reg_1309_reg[3]_i_11_n_14 ),
        .I3(\p_Val2_75_3_reg_1309_reg[3]_i_12_n_13 ),
        .O(\tmp_336_reg_1314[0]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_336_reg_1314[0]_i_7 
       (.I0(\tmp_203_3_reg_1319_reg[0]_i_3_n_11 ),
        .I1(\p_Val2_75_3_reg_1309_reg[3]_i_12_n_14 ),
        .I2(\p_Val2_75_3_reg_1309_reg[3]_i_12_n_13 ),
        .I3(\p_Val2_75_3_reg_1309_reg[3]_i_11_n_14 ),
        .O(\tmp_336_reg_1314[0]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_336_reg_1314[0]_i_8 
       (.I0(\tmp_203_3_reg_1319_reg[0]_i_3_n_11 ),
        .I1(\p_Val2_75_3_reg_1309_reg[3]_i_12_n_14 ),
        .O(\tmp_336_reg_1314[0]_i_8_n_7 ));
  FDRE \tmp_336_reg_1314_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_337_fu_724_p1[6]),
        .Q(tmp_336_reg_1314),
        .R(1'b0));
  CARRY4 \tmp_336_reg_1314_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\tmp_336_reg_1314_reg[0]_i_1_n_7 ,\tmp_336_reg_1314_reg[0]_i_1_n_8 ,\tmp_336_reg_1314_reg[0]_i_1_n_9 ,\tmp_336_reg_1314_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_336_reg_1314[0]_i_2_n_7 ,\tmp_336_reg_1314[0]_i_3_n_7 ,\tmp_336_reg_1314[0]_i_4_n_7 ,1'b0}),
        .O({tmp_337_fu_724_p1[6],tmp_337_fu_724_p1__0[5:3]}),
        .S({\tmp_336_reg_1314[0]_i_5_n_7 ,\tmp_336_reg_1314[0]_i_6_n_7 ,\tmp_336_reg_1314[0]_i_7_n_7 ,\tmp_336_reg_1314[0]_i_8_n_7 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tmp_44_reg_1225" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h04000000000000E8110000460003EA000000EE00000009EC0000140200000000),
    .INIT_01(256'h003200F30000F80000000000110000ED0000EA0004F70000EA0000274B350000),
    .INIT_02(256'h00FF0000310004470000E9000000F10024003600000B05000000EB0000FC0000),
    .INIT_03(256'h334A0000000000EC0000000000000000EC000000370005450000EB2200000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h000000000000000E000000FF00000E0000000B000000000E0000000000000000),
    .INIT_11(256'h0001000900000600000000000000000C00000E00000500000F000001FF010000),
    .INIT_12(256'h00000000010000FF00000E0000000A00010001000000000000000E0000020000),
    .INIT_13(256'h01FF00000000000E00000000000000000E0000000100000000000E0100000000),
    .INIT_14(256'h0400000000000005010000040000050000000300000001050000010400000000),
    .INIT_15(256'h0003000300000200000000000100000400000500040200000500000204030000),
    .INIT_16(256'h0004000003000104000004000000030002000300000104000000040000010000),
    .INIT_17(256'h0204000000000004000000000000000005000000030004040000050200000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h00000000000000FD560000180001FD000000FE0000005AFE0000080100000000),
    .INIT_1D(256'h00FF00FF0000FF0000000000000000FD0000FD0001000000FD0000FE1A000000),
    .INIT_1E(256'h00FF000002005A1B0000FE000000FE00FF00FF00005A00000000FD0000000000),
    .INIT_1F(256'h00190000000000FD0000000000000000FD000000FF0001150000FDFF00000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h01000000000000F62F0000FE0000F7000000F900000030F70000FE0100000000),
    .INIT_29(256'h000300FA0000FC0000000000010000F80000F70001FD0000F6000003FD030000),
    .INIT_2A(256'h0001000002002FFD0000F7000000FA0003000300002E01000000F70000FF0000),
    .INIT_2B(256'h03FE0000000000F80000000000000000F8000000030001FC0000F70100000000),
    .INIT_2C(256'h010000000000000EFF0000FF00000E0000000B000000FF0E0000000100000000),
    .INIT_2D(256'h0001000900000600000000000000000C00000E00010500000F000001FE010000),
    .INIT_2E(256'h000100000100FFFE00000E0000000A000100010000FF010000000E0000020000),
    .INIT_2F(256'h01FE00000000000E00000000000000000E000000010001FF00000E0100000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000001000000170001000000000000000000000000070000000000),
    .INIT_35(256'h000000000000000000000000000000000000000000000000000000FF18000000),
    .INIT_36(256'h0000000000000118000000000000000000000000000100000000000000000000),
    .INIT_37(256'h0018000000000000000000000000000000000000000000160000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h1200000000000001000000000000010000000100000000020000001200000000),
    .INIT_3D(256'h0001000100000100000000000000000100000100120100000200000100010000),
    .INIT_3E(256'h0011000001000001000001000000010001000100000012000000020000000000),
    .INIT_3F(256'h0100000000000001000000000000000002000000010012010000010100000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000001000000180001000000000000000001000000080000000000),
    .INIT_49(256'h000000000000000000000000000000000000000000000000000000FF19000000),
    .INIT_4A(256'h0000000000000119000000000000000000000000000100000000000000000000),
    .INIT_4B(256'h0019000000000000000000000000000000000000000000170000000000000000),
    .INIT_4C(256'hFF0000000000000E0100000100000E0000000A000000010E000000FF00000000),
    .INIT_4D(256'h0001000900000600000000000000000C00000E00FE0500000E00000100010000),
    .INIT_4E(256'h00FF00000100010100000D0000000A00010001000001FF0000000D0000020000),
    .INIT_4F(256'h010000000000000D00000000000000000E0000000100FF0100000E0100000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h000000000000000FFF0000FF00000F0000000B000000000F0000000000000000),
    .INIT_55(256'h0001000900000600000000000000000C00000F00000500000F000001FF010000),
    .INIT_56(256'h00000000010000FF00000E0000000A00010001000000000000000E0000020000),
    .INIT_57(256'h01FF00000000000E00000000000000000E000000010000FF00000F0000000000),
    .INIT_58(256'h08000000000000E3E50000FA0000E4000000EA000000EAE40000FD0800000000),
    .INIT_59(256'h001C00EF0000F50000000000090000E80000E40006F60000E3000014F9190000),
    .INIT_5A(256'h000600001900E8F70000E4000000ED0014001A0000E908000000E50000FC0000),
    .INIT_5B(256'h18F70000000000E40000000000000000E40000001A0007F90000E41000000000),
    .INIT_5C(256'h000000000000000E000000FE00000E0000000B000000000E0000FF0000000000),
    .INIT_5D(256'h0001000900000600000000000000000C00000E00000500000F000001FE010000),
    .INIT_5E(256'h00000000010000FE00000E0000000A00010001000000000000000E0000020000),
    .INIT_5F(256'h01FE00000000000E00000000000000000E000000010000FE00000E0000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h1F00000000000002010000010000010000000100000001020000001F00000000),
    .INIT_65(256'h00010001000001000000000000000001000002001F0100000200000101010000),
    .INIT_66(256'h001E000001000101000001000000010001000100000120000000020000000000),
    .INIT_67(256'h010100000000000200000000000000000200000001001E010000010100000000),
    .INIT_68(256'hFF0000000000000B0100000300000B00000008000000010B000001FF00000000),
    .INIT_69(256'h0001000700000400000000000000000900000B00FF0400000B00000003000000),
    .INIT_6A(256'h00FF00000000010300000A0000000800000000000001000000000A0000020000),
    .INIT_6B(256'h000300000000000A00000000000000000B0000000000000300000B0000000000),
    .INIT_6C(256'h1F00000000000002010000010000020000000100000001020000001F00000000),
    .INIT_6D(256'h00010001000001000000000000000001000002001F0100000200000101010000),
    .INIT_6E(256'h001E000001000001000002000000020001000100000120000000020000000000),
    .INIT_6F(256'h010100000000000200000000000000000200000001001F020000020100000000),
    .INIT_70(256'hFF0000000000000900000000000009000000070000000009000000FF00000000),
    .INIT_71(256'h0001000600000400000000000000000800000900FF0400000A00000100010000),
    .INIT_72(256'h0000000001000000000009000000070001000100000000000000090000010000),
    .INIT_73(256'h0100000000000009000000000000000009000000010000000000090100000000),
    .INIT_74(256'h07000000000000FBBB0000FF00FFFB000000FC000000BCFB0000000800000000),
    .INIT_75(256'h001100FD0000FE0000000000050000FD0000FB0007FE0000FB00000C000E0000),
    .INIT_76(256'h000700000F00BCFE0000FB000000FD000C00100000BC08000000FC0000FF0000),
    .INIT_77(256'h0FFE0000000000FB0000000000000000FC000000100007FE0000FC0900000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    tmp_44_reg_1225_reg
       (.ADDRARDADDR({1'b1,tmp_44_fu_431_p2,sel0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_44_reg_1225_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_44_reg_1225_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_44_reg_1225_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_44_reg_1225_reg_DOADO_UNCONNECTED[31:8],tmp_44_reg_1225_reg_0}),
        .DOBDO(NLW_tmp_44_reg_1225_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_44_reg_1225_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_44_reg_1225_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_44_reg_1225_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_12120),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_44_reg_1225_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_44_reg_1225_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_44_reg_1225_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights7_m_weights_V_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_44_reg_1225_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "28672" *) 
  (* RTL_RAM_NAME = "tmp_44_reg_1225" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1D00000000000003000000020000030000000200000000030000011D00000000),
    .INIT_01(256'h00030002000001000000000001000002000003001D0100000300000202020000),
    .INIT_02(256'h001C00000200000300000300000002000200020000001E000000030000010000),
    .INIT_03(256'h020200000000000300000000000000000300000002001D030000020100000000),
    .INIT_04(256'h000000000000000C0000000100000C00000009000000000C0000000000000000),
    .INIT_05(256'h0001000800000500000000000000000A00000C00000500000D00000001000000),
    .INIT_06(256'h000000000100000100000C0000000900000001000000000000000C0000020000),
    .INIT_07(256'h000100000000000C00000000000000000C0000000100000100000C0000000000),
    .INIT_08(256'h01000000000000010000007E0000000000000000000000000000000100000000),
    .INIT_09(256'h001800000000000000000000070000000000000001000000000000107E160000),
    .INIT_0A(256'h000100001700007E000000000000000012001800000001000000000000000000),
    .INIT_0B(256'h157E0000000000000000000000000000000000001600017E0000000C00000000),
    .INIT_0C(256'h7F0000000000000B0000000100000B00000008000000000B0000007F00000000),
    .INIT_0D(256'h0001000700000400000000000000000900000B007F0400000B00000101010000),
    .INIT_0E(256'h007F00000100000100000A00000007000100010000007F0000000A0000020000),
    .INIT_0F(256'h010100000000000A00000000000000000A00000001007F0100000B0000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000001010000150001010000000100000001010000070000000000),
    .INIT_19(256'h0001000000000000000000000000000000000100000000000100000016000000),
    .INIT_1A(256'h0000000000000117000000000000000000000000000100000000010000000000),
    .INIT_1B(256'h0016000000000000000000000000000001000000000000150000010000000000),
    .INIT_1C(256'h0100000000000002010000160001020000000100000002010000070100000000),
    .INIT_1D(256'h0001000100000100000000000000000100000100010000000100000017000000),
    .INIT_1E(256'h0001000000000218000001000000010000000000000201000000010000000000),
    .INIT_1F(256'h0017000000000001000000000000000001000000010001160000010100000000),
    .INIT_20(256'h6F0000000000001C19000058007E1D000000160000001F1C0000736D00000000),
    .INIT_21(256'h006A001200000B00000000007A00001800001D006F0B00001D000070566B0000),
    .INIT_22(256'h006F00006C001C5700001C000000130070006800001E6C0000001C0000050000),
    .INIT_23(256'h6C5800000000001B00000000000000001C00000069006E5900001D7200000000),
    .INIT_24(256'h010000000000007E7E00007F00007E0000007F0000007F7E0000000100000000),
    .INIT_25(256'h0012007F00007F00000000000600007F00007E00017F00007F00000C7F110000),
    .INIT_26(256'h0001000011007E7F00007F0000007F000D001200007E010000007E0000000000),
    .INIT_27(256'h107F00000000007E00000000000000007E0000001100017F00007E0A00000000),
    .INIT_28(256'h010000000000000D0000000000000D0000000A000000000D0000000100000000),
    .INIT_29(256'h0000000800000500000000000000000B00000D00010500000D00000000000000),
    .INIT_2A(256'h000100000000000000000C0000000900000000000000010000000C0000020000),
    .INIT_2B(256'h000000000000000C00000000000000000D0000000000010000000D0000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h000000000000007F2A00000000007F0000007F0000002A7F00007F0000000000),
    .INIT_31(256'h0001000000000000000000000000000000007F007F0000007F00000100010000),
    .INIT_32(256'h007F00000000297F0000000000007F000100010000297F0000007F0000000000),
    .INIT_33(256'h017F00000000000000000000000000007F0000000100000000007F0000000000),
    .INIT_34(256'h200000000000007E7500002B00007F0000007F000000750000000D2100000000),
    .INIT_35(256'h0073000000007F00000000007D00000100000000217F00007E00007930750000),
    .INIT_36(256'h0020000074007430000000000000000076007600007622000000000000000000),
    .INIT_37(256'h77300000000000010000000000000000010000007700202B0000007D00000000),
    .INIT_38(256'h030000000000007F7E00000900017F0000007F0000007E7F0000030300000000),
    .INIT_39(256'h0001007F00007F00000000000000007F00007F00037F00007F00000109010000),
    .INIT_3A(256'h0003000001007E0A00007E0000007F0001000100007E030000007F0000000000),
    .INIT_3B(256'h010900000000007F00000000000000007F0000000100030900007F0100000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h080000000000000E2500000000000F0000000B000000271000007F0700000000),
    .INIT_41(256'h000B000A00000700000000000400000E00000F0007060000100000067F090000),
    .INIT_42(256'h000700000A00267F0000100000000B0008000A000027080000000F0000030000),
    .INIT_43(256'h087E00000000000F00000000000000000F0000000A00080000000F0500000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h00000000000000010000001C0002000000000000000000000000090000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000007F1E7F0000),
    .INIT_52(256'h000000000000011F00007F000000000000007F00000100000000000000000000),
    .INIT_53(256'h001E00000000007F0000000000000000000000000000001C0000000000000000),
    .INIT_54(256'h0100000000000001000000010000010000000000000000010000000100000000),
    .INIT_55(256'h0000000000000000000000000000000100000100010000000100000001000000),
    .INIT_56(256'h0001000000000001000001000000000000000000000001000000010000000000),
    .INIT_57(256'h0001000000000001000000000000000001000000000001010000010000000000),
    .INIT_58(256'h00000000000000010000007D00000100000001000000010100007F0000000000),
    .INIT_59(256'h001700010000010000000000070000010000010000000000010000107D150000),
    .INIT_5A(256'h000000001600017D000001000000010011001700000000000000010000000000),
    .INIT_5B(256'h147D0000000000010000000000000000010000001600007D0000010C00000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000001000000100001010000000000000001000000050000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000011000000),
    .INIT_62(256'h0000000000000111000000000000000000000000000100000000000000000000),
    .INIT_63(256'h00110000000000000000000000000000000000000000000F0000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h000000000000000E7F00000000000E0000000B0000007F0E0000000000000000),
    .INIT_79(256'h0001000900000600000000000000000C00000E00000500000F0000017F010000),
    .INIT_7A(256'h0000000001007F7F00000E0000000A0001000100007F000000000E0000020000),
    .INIT_7B(256'h017F00000000000E00000000000000000E0000000100000000000E0100000000),
    .INIT_7C(256'h00000000000000000000007F0000000000000000000000000000000100000000),
    .INIT_7D(256'h0013000000000000000000000600000000000000000000000000000D7F110000),
    .INIT_7E(256'h000000001200007F00000000000000000E001300000000000000000000000000),
    .INIT_7F(256'h117F0000000000000000000000000000000000001200017F0000000A00000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    tmp_44_reg_1225_reg_rep
       (.ADDRARDADDR({1'b1,tmp_44_fu_431_p2,sel0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_44_reg_1225_reg_rep_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_44_reg_1225_reg_rep_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_44_reg_1225_reg_rep_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_44_reg_1225_reg_rep_DOADO_UNCONNECTED[31:7],DOADO}),
        .DOBDO(NLW_tmp_44_reg_1225_reg_rep_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_44_reg_1225_reg_rep_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_44_reg_1225_reg_rep_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_44_reg_1225_reg_rep_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_12120),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_44_reg_1225_reg_rep_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_44_reg_1225_reg_rep_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_44_reg_1225_reg_rep_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights7_m_weights_V_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_44_reg_1225_reg_rep_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tmp_44_reg_1225" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000001000000FF0000010000000100000000010000000000000000),
    .INIT_05(256'h000E0000000000000000000004000001000001000000000001000009FF0D0000),
    .INIT_06(256'h000000000D0000FF00000100000001000A000E00000000000000010000000000),
    .INIT_07(256'h0CFF0000000000010000000000000000010000000D0000FF0000010700000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h00000000000000FF29000000000000000000FF0000002A000000FF0000000000),
    .INIT_0D(256'h0001000000000000000000000000000000000000000000000000000100010000),
    .INIT_0E(256'h00000000010029FF000000000000000001000100002900000000000000000000),
    .INIT_0F(256'h01FF000000000000000000000000000000000000010000000000000000000000),
    .INIT_10(256'h0000000000000003000000010000030000000200000000030000000000000000),
    .INIT_11(256'h0000000200000100000000000000000200000300000100000300000001000000),
    .INIT_12(256'h0000000000000001000003000000020000000000000000000000030000000000),
    .INIT_13(256'h0001000000000003000000000000000003000000000000010000030000000000),
    .INIT_14(256'hFD00000000000008FF000003000007000000060000000008000001FD00000000),
    .INIT_15(256'h0006000500000300000000000200000600000700FD0300000800000403050000),
    .INIT_16(256'h00FD0000060000040000070000000500040006000000FD000000070000010000),
    .INIT_17(256'h05030000000000070000000000000000070000000600FD030000070300000000),
    .INIT_18(256'hFD0000000000000E0100000300000E0000000A000000010D000001FD00000000),
    .INIT_19(256'h0003000800000600000000000100000B00000D00FD0500000E00000102020000),
    .INIT_1A(256'h00FD00000200010300000D0000000900020002000001FD0000000D0000020000),
    .INIT_1B(256'h020200000000000D00000000000000000D0000000200FD0300000D0100000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h000000000000000E0000000000000E0000000A000000000E0000000000000000),
    .INIT_29(256'h0001000900000600000000000000000B00000E00000500000E00000100010000),
    .INIT_2A(256'h000000000100000000000D0000000A00010001000000000000000D0000020000),
    .INIT_2B(256'h010000000000000D00000000000000000E0000000100000000000E0000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'hF9000000000000F5FD0000060000F5000000F8000000FCF5000002F800000000),
    .INIT_35(256'h001F00F90000FC0000000000090000F60000F500F8FC0000F5000016071E0000),
    .INIT_36(256'h00F800001E00FC060000F5000000F80017001F0000FCF8000000F50000FF0000),
    .INIT_37(256'h1C080000000000F50000000000000000F50000001E00F8060000F51100000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'hDF000000000000F4DF0000310002F2000000F6000000E2F0000012E000000000),
    .INIT_41(256'h00F300F70000FB0000000000FB0000F30000F100E0FA0000F00000F536F20000),
    .INIT_42(256'h00E10000F400E6380000F2000000F400F600F20000E2E0000000F10000FE0000),
    .INIT_43(256'hF3350000000000F00000000000000000F0000000F200E2310000F2F700000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'hFF0000000000000E0000000100000E0000000B000000000E000000FF00000000),
    .INIT_49(256'h0001000900000600000000000000000C00000E00FF0500000E00000100010000),
    .INIT_4A(256'h00FF00000100000000000D0000000A00010001000000FF0000000D0000020000),
    .INIT_4B(256'h010000000000000D00000000000000000E0000000100FF0100000E0000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'hFE0000000000000700000001000007000000050000000007000000FE00000000),
    .INIT_51(256'h0002000400000300000000000100000600000700FE0300000700000101020000),
    .INIT_52(256'h00FE0000020000010000060000000500010002000000FE000000070000010000),
    .INIT_53(256'h02010000000000060000000000000000070000000200FE010000070100000000),
    .INIT_54(256'h0000000000000001000000120001000000000000000000000000060000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000013000000),
    .INIT_56(256'h0000000000000113000000000000000000000000000100000000000000000000),
    .INIT_57(256'h0013000000000000000000000000000000000000000000110000000000000000),
    .INIT_58(256'hFE0000000000000C0000000100000C00000009000000000C000000FE00000000),
    .INIT_59(256'h0002000800000500000000000100000A00000C00FE0500000C00000101020000),
    .INIT_5A(256'h00FE00000200000100000C0000000900010002000000FE0000000C0000020000),
    .INIT_5B(256'h020100000000000C00000000000000000C0000000200FE0100000C0100000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h020000000000000EFF0000FB00000E0000000A000000FF0E0000FE0200000000),
    .INIT_65(256'h0001000900000500000000000000000C00000E00020500000E000000FA000000),
    .INIT_66(256'h000200000000FFFA00000E0000000A000000000000FF020000000D0000020000),
    .INIT_67(256'h00FA00000000000D00000000000000000E000000000002FB00000E0000000000),
    .INIT_68(256'hA500000000000010240000090001140000000D0000002310000002A400000000),
    .INIT_69(256'h0008000C00000900000000000300000C00001100A506000011000009080B0000),
    .INIT_6A(256'h00A800000B00210800000F0000000B00070007000027A5000000110000040000),
    .INIT_6B(256'h0A0600000000001000000000000000000F0000000700A9060000100400000000),
    .INIT_6C(256'h24000000000000FF010000FE0000FF000000FF00000001FF0000FF2300000000),
    .INIT_6D(256'h00FF00FF0000FF0000000000000000FF0000FF0024000000FF0000FFFEFF0000),
    .INIT_6E(256'h00220000FF0001FE0000FF0000000000FF00FF00000124000000FF0000000000),
    .INIT_6F(256'hFFFE0000000000FF0000000000000000FF000000000023FE0000FE0000000000),
    .INIT_70(256'h3D000000000000F5470000F900FFF2000000F700000059F10000043B00000000),
    .INIT_71(256'h000000F50000F90000000000FD0000F50000F20040FC0000F30000FAF9FA0000),
    .INIT_72(256'h003A0000FB0058FE0000F1000000F500FD00F50000533D000000F20000FF0000),
    .INIT_73(256'hF8FA0000000000F10000000000000000F1000000F7003BFC0000F2FA00000000),
    .INIT_74(256'h0800000000000015B900000100FF1600000011000000AD180000FF0700000000),
    .INIT_75(256'h0000000F0000090000000000010000130000170008070000160000FF03040000),
    .INIT_76(256'h000700000000AB0200001600000011000000040000B20A000000160000020000),
    .INIT_77(256'h0003000000000017000000000000000017000000020008010000170100000000),
    .INIT_78(256'h0000000000000000000000FD0000000000000000000000000000FF0000000000),
    .INIT_79(256'h001D0000000000000000000009000000000000000000000001000014FC1B0000),
    .INIT_7A(256'h000000001B0000FD000000000000000015001D00000000000000000000000000),
    .INIT_7B(256'h19FD0000000000000000000000000000000000001B0000FD0000000F00000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    tmp_44_reg_1225_reg_rep__0
       (.ADDRARDADDR({1'b1,tmp_44_fu_431_p2,sel0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_44_reg_1225_reg_rep__0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_44_reg_1225_reg_rep__0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_44_reg_1225_reg_rep__0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_44_reg_1225_reg_rep__0_DOADO_UNCONNECTED[31:8],tmp_44_reg_1225_reg_rep__0_0}),
        .DOBDO(NLW_tmp_44_reg_1225_reg_rep__0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_44_reg_1225_reg_rep__0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_44_reg_1225_reg_rep__0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_44_reg_1225_reg_rep__0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_12120),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_44_reg_1225_reg_rep__0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_44_reg_1225_reg_rep__0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_44_reg_1225_reg_rep__0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights7_m_weights_V_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_44_reg_1225_reg_rep__0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "28672" *) 
  (* RTL_RAM_NAME = "tmp_44_reg_1225" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h040000000000007A7F00001A0002790000007B00000000790000090400000000),
    .INIT_09(256'h0000007B00007D00000000000000007A00007900037E0000780000001B000000),
    .INIT_0A(256'h000300000000001C0000780000007B0001000000007F030000007900007F0000),
    .INIT_0B(256'h001C000000000079000000000000000079000000000004180000780100000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h6D0000000000005228000061007F530000005F0000002A530000766C00000000),
    .INIT_19(256'h001A006200006D00000000000700005C000053006E710000520000135A160000),
    .INIT_1A(256'h006B00001800295E0000540000005F0012001700002B690000005500007A0000),
    .INIT_1B(256'h165A00000000005300000000000000005200000018006B5C0000530E00000000),
    .INIT_1C(256'h7F000000000000020000007F0000010000000100000000020000007F00000000),
    .INIT_1D(256'h00100001000001000000000005000001000001007F0100000200000A7F0E0000),
    .INIT_1E(256'h007F00000F00007F00000200000001000B000F0000007F000000010000000000),
    .INIT_1F(256'h0D7F0000000000010000000000000000010000000F007F7F0000010800000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h000000000000007F0000000F00017F0000007F000000007F0000050000000000),
    .INIT_29(256'h0000007F00000000000000000000007F00007F00000000007F00007F107F0000),
    .INIT_2A(256'h000000007F00001000007E0000007F007F007F000000010000007F0000000000),
    .INIT_2B(256'h7F1000000000007F00000000000000007F0000000000000F00007F0000000000),
    .INIT_2C(256'h00000000000000000000001D0002000000000000000000000000090000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000007F00007F1E7F0000),
    .INIT_2E(256'h000000000000011F00007F000000000000007F00000100000000000000000000),
    .INIT_2F(256'h001E00000000007F0000000000000000000000000000001C0000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h08000000000000156B0000060000150000001000000069150000020800000000),
    .INIT_35(256'h0079000E00000900000000007F00001200001600070800001500007D077B0000),
    .INIT_36(256'h000800007A0069080000140000000F007B007B00006A09000000140000030000),
    .INIT_37(256'h7C070000000000150000000000000000160000007B0009070000157D00000000),
    .INIT_38(256'h23000000000000000100007F00007F0000000000000001000000002300000000),
    .INIT_39(256'h007F00000000000000000000000000000000000023000000000000007F7F0000),
    .INIT_3A(256'h002200007F00017F000000000000000000007F00000124000000000000000000),
    .INIT_3B(256'h7F7F0000000000000000000000000000000000000000237F00007F0000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000140001000000000000000000000000070000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000007F15000000),
    .INIT_42(256'h000000000000011600007F000000000000000000000100000000000000000000),
    .INIT_43(256'h001500000000007F000000000000000000000000000000140000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h230000000000007D0200007D00007D0000007E000000017E00007F2300000000),
    .INIT_49(256'h007E007E00007F00000000007F00007E00007D00237F00007D00007F7D7E0000),
    .INIT_4A(256'h002100007E00017D00007D0000007E007F007E000001240000007E0000000000),
    .INIT_4B(256'h7E7C00000000007E00000000000000007E0000007E00227D00007D7F00000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0E0000000000007F0100000000007F0000007F000000017F0000000E00000000),
    .INIT_51(256'h0000000000000000000000000000007F00007F000E0000007F00000000000000),
    .INIT_52(256'h000E00000000000000007F00000000000000000000010F000000000000000000),
    .INIT_53(256'h000000000000007F00000000000000000000000000000E0000007F0000000000),
    .INIT_54(256'h000000000000000403000076007E0600000004000000030500007B0000000000),
    .INIT_55(256'h004B000500000200000000007000000500000700020300000600005B744F0000),
    .INIT_56(256'h007F00004C000272000006000000040058004A00000401000000070000010000),
    .INIT_57(256'h51730000000000060000000000000000060000004D0000730000076300000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h01000000000000010000007E0000000000000000000001000000000200000000),
    .INIT_5D(256'h001900000000000000000000080000000000000001000000010000117D170000),
    .INIT_5E(256'h000100001800017E000001000000000012001900000001000000000000000000),
    .INIT_5F(256'h167E0000000000000000000000000000000000001700017E0000000D00000000),
    .INIT_60(256'h000000000000007F280000000000000000007F000000290000007F7F00000000),
    .INIT_61(256'h0001000000000000000000000000000000007F007F0000007F00000100010000),
    .INIT_62(256'h007F00000100280000000000000000000100010000287F000000000000000000),
    .INIT_63(256'h017F000000000000000000000000000000000000010000000000000000000000),
    .INIT_64(256'h00000000000000000000001100010000000000000000007F0000060000000000),
    .INIT_65(256'h0000000000000000000000000000007F00007F00000000007F00007F127F0000),
    .INIT_66(256'h000000007F00001300007F0000007F0000007F00000000000000000000000000),
    .INIT_67(256'h7F1200000000007F0000000000000000000000000000001100007F0000000000),
    .INIT_68(256'h010000000000000A0100000500000A00000007000000010A0000020100000000),
    .INIT_69(256'h007F000600000400000000000000000800000A00010400000A00007F057F0000),
    .INIT_6A(256'h000100007F00010500000900000007007F007F00000101000000090000010000),
    .INIT_6B(256'h7F0500000000000900000000000000000A0000007F00010500000A7F00000000),
    .INIT_6C(256'h00000000000000000000000E00010000000000000000007F0000040000000000),
    .INIT_6D(256'h0000000000000000000000000000007F00007F00000000007F00007F0E7F0000),
    .INIT_6E(256'h000000007F00000F00007F000000000000007F00000000000000000000000000),
    .INIT_6F(256'h000F00000000007F0000000000000000000000000000000D00007F0000000000),
    .INIT_70(256'h7A0000000000007069000052007E700000007400000067700000727600000000),
    .INIT_71(256'h0058007700007900000000007400007400007200797B000070000064525A0000),
    .INIT_72(256'h0078000059006954000071000000740062005600006A780000007000007E0000),
    .INIT_73(256'h5C55000000000071000000000000000070000000570078520000716900000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    tmp_44_reg_1225_reg_rep__1
       (.ADDRARDADDR({1'b1,tmp_44_fu_431_p2,sel0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_44_reg_1225_reg_rep__1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_44_reg_1225_reg_rep__1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_44_reg_1225_reg_rep__1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_44_reg_1225_reg_rep__1_DOADO_UNCONNECTED[31:7],tmp_44_reg_1225_reg_rep__1_0}),
        .DOBDO(NLW_tmp_44_reg_1225_reg_rep__1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_44_reg_1225_reg_rep__1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_44_reg_1225_reg_rep__1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_44_reg_1225_reg_rep__1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_12120),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_44_reg_1225_reg_rep__1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_44_reg_1225_reg_rep__1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_44_reg_1225_reg_rep__1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights7_m_weights_V_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_44_reg_1225_reg_rep__1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h02)) 
    tmp_44_reg_1225_reg_rep_i_1
       (.I0(\ap_CS_fsm_reg_n_7_[1] ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(exitcond_flatten4_fu_311_p2),
        .O(nm_t_mid2_reg_12120));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_44_reg_1225_reg_rep_i_10
       (.I0(sf_reg_268[0]),
        .I1(p_0_in1_out),
        .O(sel0[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    tmp_44_reg_1225_reg_rep_i_11
       (.I0(p_0_in6_out),
        .I1(\nm_reg_257[4]_i_3_n_7 ),
        .I2(p_0_in1_out),
        .I3(\nm_reg_257_reg_n_7_[4] ),
        .O(tmp_41_mid2_fu_403_p3[11]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    tmp_44_reg_1225_reg_rep_i_12
       (.I0(\nm_reg_257_reg_n_7_[1] ),
        .I1(\nm_reg_257_reg_n_7_[0] ),
        .I2(\nm_reg_257_reg_n_7_[2] ),
        .I3(p_0_in6_out),
        .I4(exitcond_flatten_fu_323_p2),
        .I5(\nm_reg_257_reg_n_7_[3] ),
        .O(tmp_41_mid2_fu_403_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_44_reg_1225_reg_rep_i_13
       (.I0(sf_reg_268[7]),
        .I1(p_0_in1_out),
        .O(tmp_44_reg_1225_reg_rep_i_13_n_7));
  LUT5 #(
    .INIT(32'h007F0080)) 
    tmp_44_reg_1225_reg_rep_i_14
       (.I0(\nm_reg_257_reg_n_7_[1] ),
        .I1(\nm_reg_257_reg_n_7_[0] ),
        .I2(p_0_in6_out),
        .I3(exitcond_flatten_fu_323_p2),
        .I4(\nm_reg_257_reg_n_7_[2] ),
        .O(tmp_41_mid2_fu_403_p3[9]));
  LUT4 #(
    .INIT(16'h0708)) 
    tmp_44_reg_1225_reg_rep_i_15
       (.I0(\nm_reg_257_reg_n_7_[0] ),
        .I1(p_0_in6_out),
        .I2(exitcond_flatten_fu_323_p2),
        .I3(\nm_reg_257_reg_n_7_[1] ),
        .O(tmp_41_mid2_fu_403_p3[8]));
  LUT4 #(
    .INIT(16'hCC1E)) 
    tmp_44_reg_1225_reg_rep_i_16
       (.I0(sf_reg_268[7]),
        .I1(p_0_in6_out),
        .I2(\nm_reg_257_reg_n_7_[0] ),
        .I3(exitcond_flatten_fu_323_p2),
        .O(tmp_44_reg_1225_reg_rep_i_16_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_44_reg_1225_reg_rep_i_17
       (.I0(sf_reg_268[6]),
        .I1(p_0_in1_out),
        .O(tmp_44_reg_1225_reg_rep_i_17_n_7));
  LUT3 #(
    .INIT(8'h08)) 
    tmp_44_reg_1225_reg_rep_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(\ap_CS_fsm_reg_n_7_[1] ),
        .I2(ap_block_pp0_stage0_subdone),
        .O(weights7_m_weights_V_1_ce0));
  CARRY4 tmp_44_reg_1225_reg_rep_i_3
       (.CI(tmp_44_reg_1225_reg_rep_i_4_n_7),
        .CO({NLW_tmp_44_reg_1225_reg_rep_i_3_CO_UNCONNECTED[3:1],tmp_44_reg_1225_reg_rep_i_3_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_44_reg_1225_reg_rep_i_3_O_UNCONNECTED[3:2],tmp_44_fu_431_p2[11:10]}),
        .S({1'b0,1'b0,tmp_41_mid2_fu_403_p3[11:10]}));
  CARRY4 tmp_44_reg_1225_reg_rep_i_4
       (.CI(1'b0),
        .CO({tmp_44_reg_1225_reg_rep_i_4_n_7,tmp_44_reg_1225_reg_rep_i_4_n_8,tmp_44_reg_1225_reg_rep_i_4_n_9,tmp_44_reg_1225_reg_rep_i_4_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_44_reg_1225_reg_rep_i_13_n_7,1'b0}),
        .O(tmp_44_fu_431_p2[9:6]),
        .S({tmp_41_mid2_fu_403_p3[9:8],tmp_44_reg_1225_reg_rep_i_16_n_7,tmp_44_reg_1225_reg_rep_i_17_n_7}));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_44_reg_1225_reg_rep_i_5
       (.I0(sf_reg_268[5]),
        .I1(p_0_in1_out),
        .O(sel0[5]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_44_reg_1225_reg_rep_i_6
       (.I0(sf_reg_268[4]),
        .I1(p_0_in1_out),
        .O(sel0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_44_reg_1225_reg_rep_i_7
       (.I0(sf_reg_268[3]),
        .I1(p_0_in1_out),
        .O(sel0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_44_reg_1225_reg_rep_i_8
       (.I0(sf_reg_268[2]),
        .I1(p_0_in1_out),
        .O(sel0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_44_reg_1225_reg_rep_i_9
       (.I0(sf_reg_268[1]),
        .I1(p_0_in1_out),
        .O(sel0[1]));
  LUT6 #(
    .INIT(64'h00F700F7000000F7)) 
    \tmp_50_reg_1274[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_7),
        .I1(tmp_64_reg_1230_pp0_iter3_reg),
        .I2(cnv_33PRL_V_V_full_n),
        .I3(\exitcond_flatten4_reg_1203_pp0_iter1_reg_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_32_V_V_empty_n),
        .O(p_Val2_75_1_reg_12790));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_50_reg_1274[0]_i_11 
       (.I0(DOADO[0]),
        .I1(cnv_32_V_V_dout[1]),
        .I2(DOADO[1]),
        .I3(cnv_32_V_V_dout[0]),
        .O(\tmp_50_reg_1274[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_50_reg_1274[0]_i_13 
       (.I0(DOADO[4]),
        .I1(cnv_32_V_V_dout[2]),
        .I2(DOADO[5]),
        .I3(cnv_32_V_V_dout[1]),
        .I4(cnv_32_V_V_dout[3]),
        .I5(DOADO[3]),
        .O(\tmp_50_reg_1274[0]_i_13_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_50_reg_1274[0]_i_14 
       (.I0(DOADO[4]),
        .I1(cnv_32_V_V_dout[1]),
        .I2(DOADO[5]),
        .I3(cnv_32_V_V_dout[0]),
        .O(\tmp_50_reg_1274[0]_i_14_n_7 ));
  LUT5 #(
    .INIT(32'h95555555)) 
    \tmp_50_reg_1274[0]_i_16 
       (.I0(\tmp_50_reg_1274[0]_i_21_n_7 ),
        .I1(cnv_32_V_V_dout[0]),
        .I2(cnv_32_V_V_dout[1]),
        .I3(DOADO[4]),
        .I4(DOADO[5]),
        .O(\tmp_50_reg_1274[0]_i_16_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_50_reg_1274[0]_i_18 
       (.I0(DOADO[3]),
        .I1(cnv_32_V_V_dout[1]),
        .I2(DOADO[4]),
        .I3(cnv_32_V_V_dout[0]),
        .O(\tmp_50_reg_1274[0]_i_18_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFBE)) 
    \tmp_50_reg_1274[0]_i_2 
       (.I0(\tmp_50_reg_1274_reg[0]_i_3_n_12 ),
        .I1(\tmp_50_reg_1274_reg[0]_i_4_n_14 ),
        .I2(DI[0]),
        .I3(\tmp_50_reg_1274[0]_i_5_n_7 ),
        .I4(\tmp_50_reg_1274_reg[0]_i_3_n_13 ),
        .O(tmp_50_fu_542_p2));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \tmp_50_reg_1274[0]_i_20 
       (.I0(DOADO[0]),
        .I1(cnv_32_V_V_dout[3]),
        .I2(cnv_32_V_V_dout[1]),
        .I3(DOADO[2]),
        .I4(cnv_32_V_V_dout[2]),
        .I5(DOADO[1]),
        .O(\tmp_50_reg_1274[0]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \tmp_50_reg_1274[0]_i_21 
       (.I0(DOADO[3]),
        .I1(cnv_32_V_V_dout[3]),
        .I2(cnv_32_V_V_dout[1]),
        .I3(DOADO[5]),
        .I4(cnv_32_V_V_dout[2]),
        .I5(DOADO[4]),
        .O(\tmp_50_reg_1274[0]_i_21_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_50_reg_1274[0]_i_5 
       (.I0(O[1]),
        .I1(O[0]),
        .I2(D[3]),
        .I3(\tmp_50_reg_1274_reg[0]_i_3_n_14 ),
        .O(\tmp_50_reg_1274[0]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_50_reg_1274[0]_i_6 
       (.I0(DOADO[1]),
        .I1(cnv_32_V_V_dout[2]),
        .I2(DOADO[2]),
        .I3(cnv_32_V_V_dout[1]),
        .I4(cnv_32_V_V_dout[3]),
        .I5(DOADO[0]),
        .O(\tmp_50_reg_1274[0]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_50_reg_1274[0]_i_7 
       (.I0(DOADO[1]),
        .I1(cnv_32_V_V_dout[1]),
        .I2(DOADO[2]),
        .I3(cnv_32_V_V_dout[0]),
        .O(\tmp_50_reg_1274[0]_i_7_n_7 ));
  LUT5 #(
    .INIT(32'h95555555)) 
    \tmp_50_reg_1274[0]_i_9 
       (.I0(\tmp_50_reg_1274[0]_i_20_n_7 ),
        .I1(cnv_32_V_V_dout[0]),
        .I2(cnv_32_V_V_dout[1]),
        .I3(DOADO[1]),
        .I4(DOADO[2]),
        .O(\tmp_50_reg_1274[0]_i_9_n_7 ));
  FDRE \tmp_50_reg_1274_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(tmp_50_fu_542_p2),
        .Q(tmp_50_reg_1274),
        .R(1'b0));
  CARRY4 \tmp_50_reg_1274_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\tmp_50_reg_1274_reg[0]_i_3_n_7 ,\tmp_50_reg_1274_reg[0]_i_3_n_8 ,\tmp_50_reg_1274_reg[0]_i_3_n_9 ,\tmp_50_reg_1274_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_50_reg_1274[0]_i_6_n_7 ,\tmp_50_reg_1274[0]_i_7_n_7 ,\tmp_50_reg_1274_reg[0]_0 ,1'b0}),
        .O({DI[0],\tmp_50_reg_1274_reg[0]_i_3_n_12 ,\tmp_50_reg_1274_reg[0]_i_3_n_13 ,\tmp_50_reg_1274_reg[0]_i_3_n_14 }),
        .S({\tmp_50_reg_1274[0]_i_9_n_7 ,\tmp_50_reg_1274_reg[0]_1 [1],\tmp_50_reg_1274[0]_i_11_n_7 ,\tmp_50_reg_1274_reg[0]_1 [0]}));
  CARRY4 \tmp_50_reg_1274_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_50_reg_1274_reg[0]_i_4_n_7 ,\tmp_50_reg_1274_reg[0]_i_4_n_8 ,\tmp_50_reg_1274_reg[0]_i_4_n_9 ,\tmp_50_reg_1274_reg[0]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_50_reg_1274[0]_i_13_n_7 ,\tmp_50_reg_1274[0]_i_14_n_7 ,\tmp_50_reg_1274_reg[0]_2 ,1'b0}),
        .O({tmp_44_reg_1225_reg_rep_2,\tmp_50_reg_1274_reg[0]_i_4_n_12 ,\tmp_50_reg_1274_reg[0]_i_4_n_13 ,\tmp_50_reg_1274_reg[0]_i_4_n_14 }),
        .S({\tmp_50_reg_1274[0]_i_16_n_7 ,\tmp_50_reg_1274_reg[0]_3 [1],\tmp_50_reg_1274[0]_i_18_n_7 ,\tmp_50_reg_1274_reg[0]_3 [0]}));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \tmp_64_reg_1230[0]_i_1 
       (.I0(\tmp_64_reg_1230[0]_i_2_n_7 ),
        .I1(sf_reg_268[6]),
        .I2(\tmp_64_reg_1230[0]_i_3_n_7 ),
        .I3(sel0__0),
        .I4(nm_t_mid2_reg_12120),
        .I5(\tmp_64_reg_1230_reg_n_7_[0] ),
        .O(\tmp_64_reg_1230[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_64_reg_1230[0]_i_2 
       (.I0(p_0_in1_out),
        .I1(sf_reg_268[5]),
        .O(\tmp_64_reg_1230[0]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp_64_reg_1230[0]_i_3 
       (.I0(sf_reg_268[2]),
        .I1(sf_reg_268[3]),
        .I2(sf_reg_268[4]),
        .I3(sf_reg_268[0]),
        .I4(sf_reg_268[1]),
        .O(\tmp_64_reg_1230[0]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_64_reg_1230[0]_i_4 
       (.I0(sf_reg_268[7]),
        .I1(p_0_in1_out),
        .O(sel0__0));
  FDRE \tmp_64_reg_1230_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten4_reg_12030),
        .D(\tmp_64_reg_1230_reg_n_7_[0] ),
        .Q(tmp_64_reg_1230_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7F7F7F7F700F7F7)) 
    \tmp_64_reg_1230_pp0_iter2_reg[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_7),
        .I1(tmp_64_reg_1230_pp0_iter3_reg),
        .I2(cnv_33PRL_V_V_full_n),
        .I3(\exitcond_flatten4_reg_1203_pp0_iter1_reg_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_32_V_V_empty_n),
        .O(ap_block_pp0_stage0_subdone4_in));
  FDRE \tmp_64_reg_1230_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(tmp_64_reg_1230_pp0_iter1_reg),
        .Q(tmp_64_reg_1230_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_64_reg_1230_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(tmp_64_reg_1230_pp0_iter2_reg),
        .Q(tmp_64_reg_1230_pp0_iter3_reg),
        .R(1'b0));
  FDRE \tmp_64_reg_1230_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_64_reg_1230[0]_i_1_n_7 ),
        .Q(\tmp_64_reg_1230_reg_n_7_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_67_reg_1294[3]_i_13 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[4]),
        .I1(cnv_32_V_V_dout[2]),
        .I2(tmp_44_reg_1225_reg_rep__1_0[5]),
        .I3(cnv_32_V_V_dout[1]),
        .I4(cnv_32_V_V_dout[3]),
        .I5(tmp_44_reg_1225_reg_rep__1_0[3]),
        .O(\tmp_67_reg_1294[3]_i_13_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_67_reg_1294[3]_i_14 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[4]),
        .I1(cnv_32_V_V_dout[1]),
        .I2(tmp_44_reg_1225_reg_rep__1_0[5]),
        .I3(cnv_32_V_V_dout[0]),
        .O(\tmp_67_reg_1294[3]_i_14_n_7 ));
  LUT5 #(
    .INIT(32'h95555555)) 
    \tmp_67_reg_1294[3]_i_16 
       (.I0(\tmp_67_reg_1294[3]_i_20_n_7 ),
        .I1(cnv_32_V_V_dout[0]),
        .I2(cnv_32_V_V_dout[1]),
        .I3(tmp_44_reg_1225_reg_rep__1_0[4]),
        .I4(tmp_44_reg_1225_reg_rep__1_0[5]),
        .O(\tmp_67_reg_1294[3]_i_16_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_67_reg_1294[3]_i_18 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[3]),
        .I1(cnv_32_V_V_dout[1]),
        .I2(tmp_44_reg_1225_reg_rep__1_0[4]),
        .I3(cnv_32_V_V_dout[0]),
        .O(\tmp_67_reg_1294[3]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \tmp_67_reg_1294[3]_i_20 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[3]),
        .I1(cnv_32_V_V_dout[3]),
        .I2(cnv_32_V_V_dout[1]),
        .I3(tmp_44_reg_1225_reg_rep__1_0[5]),
        .I4(cnv_32_V_V_dout[2]),
        .I5(tmp_44_reg_1225_reg_rep__1_0[4]),
        .O(\tmp_67_reg_1294[3]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h0EE0E00EE00EE00E)) 
    \tmp_67_reg_1294[3]_i_3 
       (.I0(tmp_44_reg_1225_reg_rep__1_4[0]),
        .I1(tmp_44_reg_1225_reg_rep__1_2[1]),
        .I2(tmp_44_reg_1225_reg_rep__1_5[0]),
        .I3(tmp_44_reg_1225_reg_rep__1_4[1]),
        .I4(tmp_44_reg_1225_reg_rep__1_0[6]),
        .I5(cnv_32_V_V_dout[2]),
        .O(tmp_44_reg_1225_reg_rep__1_3));
  LUT6 #(
    .INIT(64'h9999699969996666)) 
    \tmp_67_reg_1294[3]_i_7 
       (.I0(tmp_44_reg_1225_reg_rep__1_3),
        .I1(\tmp_67_reg_1294_reg[3]_0 ),
        .I2(tmp_44_reg_1225_reg_rep__1_0[6]),
        .I3(cnv_32_V_V_dout[2]),
        .I4(tmp_44_reg_1225_reg_rep__1_5[0]),
        .I5(tmp_44_reg_1225_reg_rep__1_4[1]),
        .O(tmp_44_reg_1225_reg_rep__1_9[1]));
  LUT6 #(
    .INIT(64'h7887788778878778)) 
    \tmp_67_reg_1294[3]_i_9 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[6]),
        .I1(cnv_32_V_V_dout[1]),
        .I2(tmp_44_reg_1225_reg_rep__1_2[1]),
        .I3(tmp_44_reg_1225_reg_rep__1_4[0]),
        .I4(tmp_44_reg_1225_reg_rep__1_2[0]),
        .I5(tmp_44_reg_1225_reg_rep__1_1[1]),
        .O(tmp_44_reg_1225_reg_rep__1_9[0]));
  LUT4 #(
    .INIT(16'h40C0)) 
    \tmp_67_reg_1294[7]_i_15 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[4]),
        .I1(tmp_44_reg_1225_reg_rep__1_0[5]),
        .I2(cnv_32_V_V_dout[6]),
        .I3(cnv_32_V_V_dout[7]),
        .O(\tmp_67_reg_1294[7]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'hF770707077000000)) 
    \tmp_67_reg_1294[7]_i_16 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[3]),
        .I1(cnv_32_V_V_dout[7]),
        .I2(cnv_32_V_V_dout[5]),
        .I3(cnv_32_V_V_dout[6]),
        .I4(tmp_44_reg_1225_reg_rep__1_0[4]),
        .I5(tmp_44_reg_1225_reg_rep__1_0[5]),
        .O(\tmp_67_reg_1294[7]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp_67_reg_1294[7]_i_19 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[3]),
        .I1(cnv_32_V_V_dout[6]),
        .I2(cnv_32_V_V_dout[4]),
        .I3(cnv_32_V_V_dout[5]),
        .I4(tmp_44_reg_1225_reg_rep__1_0[4]),
        .I5(tmp_44_reg_1225_reg_rep__1_0[5]),
        .O(\tmp_67_reg_1294[7]_i_19_n_7 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp_67_reg_1294[7]_i_20 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[3]),
        .I1(cnv_32_V_V_dout[5]),
        .I2(cnv_32_V_V_dout[3]),
        .I3(cnv_32_V_V_dout[4]),
        .I4(tmp_44_reg_1225_reg_rep__1_0[4]),
        .I5(tmp_44_reg_1225_reg_rep__1_0[5]),
        .O(\tmp_67_reg_1294[7]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp_67_reg_1294[7]_i_21 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[3]),
        .I1(cnv_32_V_V_dout[4]),
        .I2(cnv_32_V_V_dout[2]),
        .I3(cnv_32_V_V_dout[3]),
        .I4(tmp_44_reg_1225_reg_rep__1_0[4]),
        .I5(tmp_44_reg_1225_reg_rep__1_0[5]),
        .O(\tmp_67_reg_1294[7]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp_67_reg_1294[7]_i_22 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[3]),
        .I1(cnv_32_V_V_dout[3]),
        .I2(cnv_32_V_V_dout[1]),
        .I3(cnv_32_V_V_dout[2]),
        .I4(tmp_44_reg_1225_reg_rep__1_0[4]),
        .I5(tmp_44_reg_1225_reg_rep__1_0[5]),
        .O(\tmp_67_reg_1294[7]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_67_reg_1294[7]_i_23 
       (.I0(\tmp_67_reg_1294[7]_i_19_n_7 ),
        .I1(tmp_44_reg_1225_reg_rep__1_0[4]),
        .I2(cnv_32_V_V_dout[6]),
        .I3(tmp_44_reg_1225_reg_rep__1_0[5]),
        .I4(cnv_32_V_V_dout[5]),
        .I5(\tmp_67_reg_1294_reg[7]_i_10_0 ),
        .O(\tmp_67_reg_1294[7]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \tmp_67_reg_1294[7]_i_24 
       (.I0(\tmp_67_reg_1294[7]_i_20_n_7 ),
        .I1(\tmp_67_reg_1294_reg[7]_i_10_3 ),
        .I2(tmp_44_reg_1225_reg_rep__1_0[5]),
        .I3(cnv_32_V_V_dout[4]),
        .I4(cnv_32_V_V_dout[6]),
        .I5(tmp_44_reg_1225_reg_rep__1_0[3]),
        .O(\tmp_67_reg_1294[7]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_67_reg_1294[7]_i_25 
       (.I0(\tmp_67_reg_1294[7]_i_21_n_7 ),
        .I1(tmp_44_reg_1225_reg_rep__1_0[4]),
        .I2(cnv_32_V_V_dout[4]),
        .I3(tmp_44_reg_1225_reg_rep__1_0[5]),
        .I4(cnv_32_V_V_dout[3]),
        .I5(\tmp_67_reg_1294_reg[7]_i_10_1 ),
        .O(\tmp_67_reg_1294[7]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \tmp_67_reg_1294[7]_i_26 
       (.I0(\tmp_67_reg_1294[7]_i_22_n_7 ),
        .I1(tmp_44_reg_1225_reg_rep__1_0[4]),
        .I2(cnv_32_V_V_dout[3]),
        .I3(\tmp_67_reg_1294_reg[7]_i_10_2 ),
        .I4(cnv_32_V_V_dout[4]),
        .I5(tmp_44_reg_1225_reg_rep__1_0[3]),
        .O(\tmp_67_reg_1294[7]_i_26_n_7 ));
  LUT4 #(
    .INIT(16'h40C0)) 
    \tmp_67_reg_1294[7]_i_27 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[1]),
        .I1(tmp_44_reg_1225_reg_rep__1_0[2]),
        .I2(cnv_32_V_V_dout[6]),
        .I3(cnv_32_V_V_dout[7]),
        .O(\tmp_67_reg_1294[7]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'hF770707077000000)) 
    \tmp_67_reg_1294[7]_i_28 
       (.I0(tmp_44_reg_1225_reg_rep__1_0[0]),
        .I1(cnv_32_V_V_dout[7]),
        .I2(cnv_32_V_V_dout[5]),
        .I3(cnv_32_V_V_dout[6]),
        .I4(tmp_44_reg_1225_reg_rep__1_0[1]),
        .I5(tmp_44_reg_1225_reg_rep__1_0[2]),
        .O(\tmp_67_reg_1294[7]_i_28_n_7 ));
  FDRE \tmp_67_reg_1294_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(\tmp_67_reg_1294_reg[7]_0 [1]),
        .Q(tmp_67_reg_1294[0]),
        .R(1'b0));
  FDRE \tmp_67_reg_1294_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(\tmp_67_reg_1294_reg[7]_0 [2]),
        .Q(tmp_67_reg_1294[1]),
        .R(1'b0));
  FDRE \tmp_67_reg_1294_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(\tmp_67_reg_1294_reg[7]_0 [3]),
        .Q(tmp_67_reg_1294[2]),
        .R(1'b0));
  FDRE \tmp_67_reg_1294_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(\tmp_67_reg_1294_reg[7]_0 [4]),
        .Q(tmp_67_reg_1294[3]),
        .R(1'b0));
  CARRY4 \tmp_67_reg_1294_reg[3]_i_12 
       (.CI(1'b0),
        .CO({\tmp_67_reg_1294_reg[3]_i_12_n_7 ,\tmp_67_reg_1294_reg[3]_i_12_n_8 ,\tmp_67_reg_1294_reg[3]_i_12_n_9 ,\tmp_67_reg_1294_reg[3]_i_12_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_67_reg_1294[3]_i_13_n_7 ,\tmp_67_reg_1294[3]_i_14_n_7 ,\tmp_203_2_reg_1304[0]_i_2 ,1'b0}),
        .O({tmp_44_reg_1225_reg_rep__1_1[1],\tmp_67_reg_1294_reg[3]_i_12_n_12 ,\tmp_67_reg_1294_reg[3]_i_12_n_13 ,tmp_44_reg_1225_reg_rep__1_1[0]}),
        .S({\tmp_67_reg_1294[3]_i_16_n_7 ,\tmp_203_2_reg_1304[0]_i_2_0 [1],\tmp_67_reg_1294[3]_i_18_n_7 ,\tmp_203_2_reg_1304[0]_i_2_0 [0]}));
  FDRE \tmp_67_reg_1294_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(\tmp_67_reg_1294_reg[7]_0 [5]),
        .Q(tmp_67_reg_1294[4]),
        .R(1'b0));
  FDRE \tmp_67_reg_1294_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(\tmp_67_reg_1294_reg[7]_0 [6]),
        .Q(tmp_67_reg_1294[5]),
        .R(1'b0));
  FDRE \tmp_67_reg_1294_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(\tmp_67_reg_1294_reg[7]_0 [7]),
        .Q(tmp_67_reg_1294[6]),
        .R(1'b0));
  FDRE \tmp_67_reg_1294_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(\tmp_67_reg_1294_reg[7]_0 [8]),
        .Q(tmp_67_reg_1294[7]),
        .R(1'b0));
  CARRY4 \tmp_67_reg_1294_reg[7]_i_10 
       (.CI(\tmp_67_reg_1294_reg[3]_i_12_n_7 ),
        .CO({\tmp_67_reg_1294_reg[7]_i_10_n_7 ,\tmp_67_reg_1294_reg[7]_i_10_n_8 ,\tmp_67_reg_1294_reg[7]_i_10_n_9 ,\tmp_67_reg_1294_reg[7]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_67_reg_1294[7]_i_19_n_7 ,\tmp_67_reg_1294[7]_i_20_n_7 ,\tmp_67_reg_1294[7]_i_21_n_7 ,\tmp_67_reg_1294[7]_i_22_n_7 }),
        .O(tmp_44_reg_1225_reg_rep__1_4),
        .S({\tmp_67_reg_1294[7]_i_23_n_7 ,\tmp_67_reg_1294[7]_i_24_n_7 ,\tmp_67_reg_1294[7]_i_25_n_7 ,\tmp_67_reg_1294[7]_i_26_n_7 }));
  CARRY4 \tmp_67_reg_1294_reg[7]_i_11 
       (.CI(\tmp_333_reg_1299_reg[0]_i_3_n_7 ),
        .CO({\NLW_tmp_67_reg_1294_reg[7]_i_11_CO_UNCONNECTED [3],tmp_44_reg_1225_reg_rep__1_6,\NLW_tmp_67_reg_1294_reg[7]_i_11_CO_UNCONNECTED [1],\tmp_67_reg_1294_reg[7]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_67_reg_1294[7]_i_27_n_7 ,\tmp_67_reg_1294[7]_i_28_n_7 }),
        .O({\NLW_tmp_67_reg_1294_reg[7]_i_11_O_UNCONNECTED [3:2],tmp_44_reg_1225_reg_rep__1_5}),
        .S({1'b0,1'b1,\tmp_67_reg_1294[3]_i_8 }));
  CARRY4 \tmp_67_reg_1294_reg[7]_i_9 
       (.CI(\tmp_67_reg_1294_reg[7]_i_10_n_7 ),
        .CO({\NLW_tmp_67_reg_1294_reg[7]_i_9_CO_UNCONNECTED [3],tmp_44_reg_1225_reg_rep__1_7,\NLW_tmp_67_reg_1294_reg[7]_i_9_CO_UNCONNECTED [1],\tmp_67_reg_1294_reg[7]_i_9_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_67_reg_1294[7]_i_15_n_7 ,\tmp_67_reg_1294[7]_i_16_n_7 }),
        .O({\NLW_tmp_67_reg_1294_reg[7]_i_9_O_UNCONNECTED [3:2],tmp_44_reg_1225_reg_rep__1_8}),
        .S({1'b0,1'b1,\tmp_67_reg_1294[7]_i_7 }));
  LUT4 #(
    .INIT(16'h7887)) 
    \tmp_s_reg_1264[3]_i_11 
       (.I0(DOADO[6]),
        .I1(cnv_32_V_V_dout[3]),
        .I2(\tmp_s_reg_1264_reg[7]_i_12_n_12 ),
        .I3(\tmp_s_reg_1264_reg[7]_i_13_n_13 ),
        .O(tmp_44_reg_1225_reg_rep_4));
  LUT5 #(
    .INIT(32'h8EEE0000)) 
    \tmp_s_reg_1264[3]_i_2 
       (.I0(tmp_44_reg_1225_reg_rep_0[1]),
        .I1(tmp_44_reg_1225_reg_rep_3),
        .I2(DOADO[6]),
        .I3(cnv_32_V_V_dout[2]),
        .I4(tmp_44_reg_1225_reg_rep_4),
        .O(\tmp_s_reg_1264[3]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h7007)) 
    \tmp_s_reg_1264[3]_i_4 
       (.I0(DOADO[6]),
        .I1(cnv_32_V_V_dout[1]),
        .I2(tmp_44_reg_1225_reg_rep_0[0]),
        .I3(tmp_44_reg_1225_reg_rep_1[1]),
        .O(\tmp_s_reg_1264[3]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_s_reg_1264[3]_i_5 
       (.I0(tmp_44_reg_1225_reg_rep_0[0]),
        .I1(tmp_44_reg_1225_reg_rep_1[1]),
        .I2(DOADO[6]),
        .I3(cnv_32_V_V_dout[1]),
        .O(\tmp_s_reg_1264[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9999699969996666)) 
    \tmp_s_reg_1264[3]_i_6 
       (.I0(\tmp_s_reg_1264[3]_i_2_n_7 ),
        .I1(\tmp_s_reg_1264[7]_i_16_n_7 ),
        .I2(cnv_32_V_V_dout[3]),
        .I3(DOADO[6]),
        .I4(\tmp_s_reg_1264_reg[7]_i_13_n_13 ),
        .I5(\tmp_s_reg_1264_reg[7]_i_12_n_12 ),
        .O(\tmp_s_reg_1264[3]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h9669966996696996)) 
    \tmp_s_reg_1264[3]_i_8 
       (.I0(\tmp_s_reg_1264[3]_i_4_n_7 ),
        .I1(\tmp_s_reg_1264_reg[3]_3 ),
        .I2(tmp_44_reg_1225_reg_rep_0[1]),
        .I3(tmp_44_reg_1225_reg_rep_3),
        .I4(tmp_44_reg_1225_reg_rep_1[1]),
        .I5(tmp_44_reg_1225_reg_rep_0[0]),
        .O(\tmp_s_reg_1264[3]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \tmp_s_reg_1264[7]_i_16 
       (.I0(DOADO[6]),
        .I1(cnv_32_V_V_dout[4]),
        .I2(tmp_44_reg_1225_reg_rep_0[2]),
        .I3(CO),
        .O(\tmp_s_reg_1264[7]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'hD5404040FFC0C0C0)) 
    \tmp_s_reg_1264[7]_i_21 
       (.I0(DOADO[3]),
        .I1(cnv_32_V_V_dout[5]),
        .I2(DOADO[5]),
        .I3(DOADO[4]),
        .I4(cnv_32_V_V_dout[6]),
        .I5(cnv_32_V_V_dout[7]),
        .O(\tmp_s_reg_1264[7]_i_21_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_s_reg_1264[7]_i_22 
       (.I0(DOADO[4]),
        .I1(cnv_32_V_V_dout[6]),
        .I2(DOADO[5]),
        .I3(cnv_32_V_V_dout[7]),
        .O(\tmp_s_reg_1264[7]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp_s_reg_1264[7]_i_24 
       (.I0(DOADO[5]),
        .I1(cnv_32_V_V_dout[4]),
        .I2(cnv_32_V_V_dout[5]),
        .I3(cnv_32_V_V_dout[6]),
        .I4(DOADO[3]),
        .I5(DOADO[4]),
        .O(\tmp_s_reg_1264[7]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp_s_reg_1264[7]_i_25 
       (.I0(DOADO[5]),
        .I1(cnv_32_V_V_dout[3]),
        .I2(cnv_32_V_V_dout[4]),
        .I3(cnv_32_V_V_dout[5]),
        .I4(DOADO[3]),
        .I5(DOADO[4]),
        .O(\tmp_s_reg_1264[7]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp_s_reg_1264[7]_i_26 
       (.I0(DOADO[5]),
        .I1(cnv_32_V_V_dout[2]),
        .I2(cnv_32_V_V_dout[3]),
        .I3(cnv_32_V_V_dout[4]),
        .I4(DOADO[3]),
        .I5(DOADO[4]),
        .O(\tmp_s_reg_1264[7]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp_s_reg_1264[7]_i_27 
       (.I0(DOADO[5]),
        .I1(cnv_32_V_V_dout[1]),
        .I2(cnv_32_V_V_dout[2]),
        .I3(cnv_32_V_V_dout[3]),
        .I4(DOADO[3]),
        .I5(DOADO[4]),
        .O(\tmp_s_reg_1264[7]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_s_reg_1264[7]_i_28 
       (.I0(\tmp_s_reg_1264[7]_i_24_n_7 ),
        .I1(DOADO[4]),
        .I2(cnv_32_V_V_dout[6]),
        .I3(cnv_32_V_V_dout[5]),
        .I4(DOADO[5]),
        .I5(\tmp_s_reg_1264_reg[7]_i_12_0 ),
        .O(\tmp_s_reg_1264[7]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \tmp_s_reg_1264[7]_i_29 
       (.I0(\tmp_s_reg_1264[7]_i_25_n_7 ),
        .I1(\tmp_s_reg_1264_reg[7]_i_12_3 ),
        .I2(DOADO[5]),
        .I3(cnv_32_V_V_dout[4]),
        .I4(cnv_32_V_V_dout[6]),
        .I5(DOADO[3]),
        .O(\tmp_s_reg_1264[7]_i_29_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_s_reg_1264[7]_i_30 
       (.I0(\tmp_s_reg_1264[7]_i_26_n_7 ),
        .I1(DOADO[4]),
        .I2(cnv_32_V_V_dout[4]),
        .I3(DOADO[5]),
        .I4(cnv_32_V_V_dout[3]),
        .I5(\tmp_s_reg_1264_reg[7]_i_12_1 ),
        .O(\tmp_s_reg_1264[7]_i_30_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \tmp_s_reg_1264[7]_i_31 
       (.I0(\tmp_s_reg_1264[7]_i_27_n_7 ),
        .I1(DOADO[4]),
        .I2(cnv_32_V_V_dout[3]),
        .I3(\tmp_s_reg_1264_reg[7]_i_12_2 ),
        .I4(cnv_32_V_V_dout[4]),
        .I5(DOADO[3]),
        .O(\tmp_s_reg_1264[7]_i_31_n_7 ));
  LUT6 #(
    .INIT(64'hD5404040FFC0C0C0)) 
    \tmp_s_reg_1264[7]_i_33 
       (.I0(DOADO[0]),
        .I1(cnv_32_V_V_dout[5]),
        .I2(DOADO[2]),
        .I3(DOADO[1]),
        .I4(cnv_32_V_V_dout[6]),
        .I5(cnv_32_V_V_dout[7]),
        .O(\tmp_s_reg_1264[7]_i_33_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_s_reg_1264[7]_i_34 
       (.I0(DOADO[1]),
        .I1(cnv_32_V_V_dout[6]),
        .I2(DOADO[2]),
        .I3(cnv_32_V_V_dout[7]),
        .O(\tmp_s_reg_1264[7]_i_34_n_7 ));
  LUT5 #(
    .INIT(32'h8EEE0000)) 
    \tmp_s_reg_1264[7]_i_4 
       (.I0(\tmp_s_reg_1264_reg[7]_i_12_n_12 ),
        .I1(\tmp_s_reg_1264_reg[7]_i_13_n_13 ),
        .I2(DOADO[6]),
        .I3(cnv_32_V_V_dout[3]),
        .I4(\tmp_s_reg_1264[7]_i_16_n_7 ),
        .O(tmp_44_reg_1225_reg_rep_5));
  LUT6 #(
    .INIT(64'h9999699969996666)) 
    \tmp_s_reg_1264[7]_i_8 
       (.I0(tmp_44_reg_1225_reg_rep_5),
        .I1(\tmp_s_reg_1264_reg[7]_0 ),
        .I2(cnv_32_V_V_dout[4]),
        .I3(DOADO[6]),
        .I4(CO),
        .I5(tmp_44_reg_1225_reg_rep_0[2]),
        .O(tmp_44_reg_1225_reg_rep_9));
  FDRE \tmp_s_reg_1264_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(\tmp_s_reg_1264_reg[3]_i_1_n_14 ),
        .Q(tmp_s_reg_1264[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_1264_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(\tmp_s_reg_1264_reg[3]_i_1_n_13 ),
        .Q(tmp_s_reg_1264[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_1264_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(\tmp_s_reg_1264_reg[3]_i_1_n_12 ),
        .Q(tmp_s_reg_1264[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_1264_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(\tmp_s_reg_1264_reg[3]_i_1_n_11 ),
        .Q(tmp_s_reg_1264[3]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1264_reg[3]_i_1 
       (.CI(\tmp_s_reg_1264_reg[3]_0 ),
        .CO({tmp_44_reg_1225_reg_rep_8,\tmp_s_reg_1264_reg[3]_i_1_n_8 ,\tmp_s_reg_1264_reg[3]_i_1_n_9 ,\tmp_s_reg_1264_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_s_reg_1264[3]_i_2_n_7 ,\tmp_s_reg_1264_reg[3]_1 ,\tmp_s_reg_1264[3]_i_4_n_7 ,\tmp_s_reg_1264[3]_i_5_n_7 }),
        .O({\tmp_s_reg_1264_reg[3]_i_1_n_11 ,\tmp_s_reg_1264_reg[3]_i_1_n_12 ,\tmp_s_reg_1264_reg[3]_i_1_n_13 ,\tmp_s_reg_1264_reg[3]_i_1_n_14 }),
        .S({\tmp_s_reg_1264[3]_i_6_n_7 ,\tmp_s_reg_1264_reg[3]_2 [1],\tmp_s_reg_1264[3]_i_8_n_7 ,\tmp_s_reg_1264_reg[3]_2 [0]}));
  FDRE \tmp_s_reg_1264_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(D[0]),
        .Q(tmp_s_reg_1264[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_1264_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(D[1]),
        .Q(tmp_s_reg_1264[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_1264_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(D[2]),
        .Q(tmp_s_reg_1264[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_1264_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_75_1_reg_12790),
        .D(D[3]),
        .Q(tmp_s_reg_1264[7]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1264_reg[7]_i_12 
       (.CI(\tmp_50_reg_1274_reg[0]_i_4_n_7 ),
        .CO({\tmp_s_reg_1264_reg[7]_i_12_n_7 ,\tmp_s_reg_1264_reg[7]_i_12_n_8 ,\tmp_s_reg_1264_reg[7]_i_12_n_9 ,\tmp_s_reg_1264_reg[7]_i_12_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_s_reg_1264[7]_i_24_n_7 ,\tmp_s_reg_1264[7]_i_25_n_7 ,\tmp_s_reg_1264[7]_i_26_n_7 ,\tmp_s_reg_1264[7]_i_27_n_7 }),
        .O({tmp_44_reg_1225_reg_rep_0[2],\tmp_s_reg_1264_reg[7]_i_12_n_12 ,tmp_44_reg_1225_reg_rep_0[1:0]}),
        .S({\tmp_s_reg_1264[7]_i_28_n_7 ,\tmp_s_reg_1264[7]_i_29_n_7 ,\tmp_s_reg_1264[7]_i_30_n_7 ,\tmp_s_reg_1264[7]_i_31_n_7 }));
  CARRY4 \tmp_s_reg_1264_reg[7]_i_13 
       (.CI(\tmp_327_reg_1269_reg[0]_i_3_n_7 ),
        .CO({\NLW_tmp_s_reg_1264_reg[7]_i_13_CO_UNCONNECTED [3],CO,\NLW_tmp_s_reg_1264_reg[7]_i_13_CO_UNCONNECTED [1],\tmp_s_reg_1264_reg[7]_i_13_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_s_reg_1264[3]_i_7 ,\tmp_s_reg_1264[7]_i_33_n_7 }),
        .O({\NLW_tmp_s_reg_1264_reg[7]_i_13_O_UNCONNECTED [3:2],\tmp_s_reg_1264_reg[7]_i_13_n_13 ,tmp_44_reg_1225_reg_rep_3}),
        .S({1'b0,1'b1,\tmp_s_reg_1264[7]_i_34_n_7 ,\tmp_s_reg_1264[3]_i_7_0 }));
  CARRY4 \tmp_s_reg_1264_reg[7]_i_9 
       (.CI(\tmp_s_reg_1264_reg[7]_i_12_n_7 ),
        .CO({\NLW_tmp_s_reg_1264_reg[7]_i_9_CO_UNCONNECTED [3],tmp_44_reg_1225_reg_rep_6,\NLW_tmp_s_reg_1264_reg[7]_i_9_CO_UNCONNECTED [1],\tmp_s_reg_1264_reg[7]_i_9_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_s_reg_1264[7]_i_7 ,\tmp_s_reg_1264[7]_i_21_n_7 }),
        .O({\NLW_tmp_s_reg_1264_reg[7]_i_9_O_UNCONNECTED [3:2],tmp_44_reg_1225_reg_rep_7}),
        .S({1'b0,1'b1,\tmp_s_reg_1264[7]_i_22_n_7 ,\tmp_s_reg_1264[7]_i_7_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DMac_new406
   (start_once_reg,
    Q,
    D,
    internal_empty_n_reg,
    mOutPtr110_out,
    E,
    \tmp_62_reg_1229_pp0_iter3_reg_reg[0]_0 ,
    start_once_reg_reg_0,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    Conv1DMac_new406_U0_ap_start,
    start_for_Relu1D407_U0_full_n,
    cnv_42PRL_V_V_full_n,
    cnv_41_V_V_empty_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \tmp_V_reg_1263_reg[7]_0 );
  output start_once_reg;
  output [1:0]Q;
  output [31:0]D;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output \tmp_62_reg_1229_pp0_iter3_reg_reg[0]_0 ;
  output start_once_reg_reg_0;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input Conv1DMac_new406_U0_ap_start;
  input start_for_Relu1D407_U0_full_n;
  input cnv_42PRL_V_V_full_n;
  input cnv_41_V_V_empty_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input [7:0]\tmp_V_reg_1263_reg[7]_0 ;

  wire CEA2;
  wire Conv1DMac_new406_U0_ap_start;
  wire [31:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG[0][11]_i_2_n_7 ;
  wire \SRL_SIG[0][11]_i_3_n_7 ;
  wire \SRL_SIG[0][11]_i_4_n_7 ;
  wire \SRL_SIG[0][11]_i_5_n_7 ;
  wire \SRL_SIG[0][11]_i_6_n_7 ;
  wire \SRL_SIG[0][11]_i_7_n_7 ;
  wire \SRL_SIG[0][11]_i_8_n_7 ;
  wire \SRL_SIG[0][15]_i_2_n_7 ;
  wire \SRL_SIG[0][15]_i_3_n_7 ;
  wire \SRL_SIG[0][15]_i_4_n_7 ;
  wire \SRL_SIG[0][15]_i_5_n_7 ;
  wire \SRL_SIG[0][15]_i_6_n_7 ;
  wire \SRL_SIG[0][15]_i_7_n_7 ;
  wire \SRL_SIG[0][15]_i_8_n_7 ;
  wire \SRL_SIG[0][19]_i_11_n_7 ;
  wire \SRL_SIG[0][19]_i_12_n_7 ;
  wire \SRL_SIG[0][19]_i_2_n_7 ;
  wire \SRL_SIG[0][19]_i_3_n_7 ;
  wire \SRL_SIG[0][19]_i_4_n_7 ;
  wire \SRL_SIG[0][19]_i_5_n_7 ;
  wire \SRL_SIG[0][19]_i_6_n_7 ;
  wire \SRL_SIG[0][19]_i_7_n_7 ;
  wire \SRL_SIG[0][19]_i_8_n_7 ;
  wire \SRL_SIG[0][23]_i_2_n_7 ;
  wire \SRL_SIG[0][23]_i_3_n_7 ;
  wire \SRL_SIG[0][23]_i_4_n_7 ;
  wire \SRL_SIG[0][23]_i_5_n_7 ;
  wire \SRL_SIG[0][23]_i_6_n_7 ;
  wire \SRL_SIG[0][23]_i_7_n_7 ;
  wire \SRL_SIG[0][23]_i_8_n_7 ;
  wire \SRL_SIG[0][23]_i_9_n_7 ;
  wire \SRL_SIG[0][27]_i_2_n_7 ;
  wire \SRL_SIG[0][27]_i_3_n_7 ;
  wire \SRL_SIG[0][27]_i_4_n_7 ;
  wire \SRL_SIG[0][27]_i_5_n_7 ;
  wire \SRL_SIG[0][27]_i_6_n_7 ;
  wire \SRL_SIG[0][27]_i_7_n_7 ;
  wire \SRL_SIG[0][27]_i_8_n_7 ;
  wire \SRL_SIG[0][31]_i_3_n_7 ;
  wire \SRL_SIG[0][31]_i_4_n_7 ;
  wire \SRL_SIG[0][31]_i_5_n_7 ;
  wire \SRL_SIG[0][31]_i_6_n_7 ;
  wire \SRL_SIG[0][31]_i_7_n_7 ;
  wire \SRL_SIG[0][31]_i_8_n_7 ;
  wire \SRL_SIG[0][31]_i_9_n_7 ;
  wire \SRL_SIG[0][3]_i_2__0_n_7 ;
  wire \SRL_SIG[0][3]_i_3__0_n_7 ;
  wire \SRL_SIG[0][3]_i_4_n_7 ;
  wire \SRL_SIG[0][3]_i_5_n_7 ;
  wire \SRL_SIG[0][3]_i_6_n_7 ;
  wire \SRL_SIG[0][3]_i_7_n_7 ;
  wire \SRL_SIG[0][3]_i_8_n_7 ;
  wire \SRL_SIG[0][7]_i_2__3_n_7 ;
  wire \SRL_SIG[0][7]_i_3__0_n_7 ;
  wire \SRL_SIG[0][7]_i_4__0_n_7 ;
  wire \SRL_SIG[0][7]_i_5__0_n_7 ;
  wire \SRL_SIG[0][7]_i_6_n_7 ;
  wire \SRL_SIG[0][7]_i_7_n_7 ;
  wire \SRL_SIG[0][7]_i_8_n_7 ;
  wire \SRL_SIG_reg[0][11]_i_1_n_10 ;
  wire \SRL_SIG_reg[0][11]_i_1_n_7 ;
  wire \SRL_SIG_reg[0][11]_i_1_n_8 ;
  wire \SRL_SIG_reg[0][11]_i_1_n_9 ;
  wire \SRL_SIG_reg[0][15]_i_1_n_10 ;
  wire \SRL_SIG_reg[0][15]_i_1_n_8 ;
  wire \SRL_SIG_reg[0][15]_i_1_n_9 ;
  wire \SRL_SIG_reg[0][19]_i_1_n_10 ;
  wire \SRL_SIG_reg[0][19]_i_1_n_7 ;
  wire \SRL_SIG_reg[0][19]_i_1_n_8 ;
  wire \SRL_SIG_reg[0][19]_i_1_n_9 ;
  wire \SRL_SIG_reg[0][23]_i_1_n_10 ;
  wire \SRL_SIG_reg[0][23]_i_1_n_8 ;
  wire \SRL_SIG_reg[0][23]_i_1_n_9 ;
  wire \SRL_SIG_reg[0][27]_i_1_n_10 ;
  wire \SRL_SIG_reg[0][27]_i_1_n_7 ;
  wire \SRL_SIG_reg[0][27]_i_1_n_8 ;
  wire \SRL_SIG_reg[0][27]_i_1_n_9 ;
  wire \SRL_SIG_reg[0][31]_i_2_n_10 ;
  wire \SRL_SIG_reg[0][31]_i_2_n_8 ;
  wire \SRL_SIG_reg[0][31]_i_2_n_9 ;
  wire \SRL_SIG_reg[0][3]_i_1__0_n_10 ;
  wire \SRL_SIG_reg[0][3]_i_1__0_n_7 ;
  wire \SRL_SIG_reg[0][3]_i_1__0_n_8 ;
  wire \SRL_SIG_reg[0][3]_i_1__0_n_9 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_10 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_8 ;
  wire \SRL_SIG_reg[0][7]_i_1_n_9 ;
  wire \ap_CS_fsm[1]_i_2__15_n_7 ;
  wire \ap_CS_fsm[2]_i_2__12_n_7 ;
  wire \ap_CS_fsm_reg_n_7_[1] ;
  wire [2:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__8_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__15_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_7;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__2_n_7;
  wire ap_enable_reg_pp0_iter4_i_1__2_n_7;
  wire ap_enable_reg_pp0_iter4_reg_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clear;
  wire cnv_41_V_V_empty_n;
  wire cnv_42PRL_V_V_full_n;
  wire exitcond_flatten3_fu_275_p2;
  wire exitcond_flatten3_reg_1202;
  wire exitcond_flatten3_reg_12020;
  wire \exitcond_flatten3_reg_1202[0]_i_4_n_7 ;
  wire \exitcond_flatten3_reg_1202[0]_i_5_n_7 ;
  wire \exitcond_flatten3_reg_1202[0]_i_6_n_7 ;
  wire \exitcond_flatten3_reg_1202[0]_i_7_n_7 ;
  wire \exitcond_flatten3_reg_1202_pp0_iter1_reg_reg_n_7_[0] ;
  wire exitcond_flatten3_reg_1202_pp0_iter2_reg;
  wire exitcond_flatten_fu_287_p2;
  wire \indvar_flatten3_reg_199[0]_i_2_n_7 ;
  wire [19:0]indvar_flatten3_reg_199_reg;
  wire \indvar_flatten3_reg_199_reg[0]_i_1_n_10 ;
  wire \indvar_flatten3_reg_199_reg[0]_i_1_n_11 ;
  wire \indvar_flatten3_reg_199_reg[0]_i_1_n_12 ;
  wire \indvar_flatten3_reg_199_reg[0]_i_1_n_13 ;
  wire \indvar_flatten3_reg_199_reg[0]_i_1_n_14 ;
  wire \indvar_flatten3_reg_199_reg[0]_i_1_n_7 ;
  wire \indvar_flatten3_reg_199_reg[0]_i_1_n_8 ;
  wire \indvar_flatten3_reg_199_reg[0]_i_1_n_9 ;
  wire \indvar_flatten3_reg_199_reg[12]_i_1_n_10 ;
  wire \indvar_flatten3_reg_199_reg[12]_i_1_n_11 ;
  wire \indvar_flatten3_reg_199_reg[12]_i_1_n_12 ;
  wire \indvar_flatten3_reg_199_reg[12]_i_1_n_13 ;
  wire \indvar_flatten3_reg_199_reg[12]_i_1_n_14 ;
  wire \indvar_flatten3_reg_199_reg[12]_i_1_n_7 ;
  wire \indvar_flatten3_reg_199_reg[12]_i_1_n_8 ;
  wire \indvar_flatten3_reg_199_reg[12]_i_1_n_9 ;
  wire \indvar_flatten3_reg_199_reg[16]_i_1_n_10 ;
  wire \indvar_flatten3_reg_199_reg[16]_i_1_n_11 ;
  wire \indvar_flatten3_reg_199_reg[16]_i_1_n_12 ;
  wire \indvar_flatten3_reg_199_reg[16]_i_1_n_13 ;
  wire \indvar_flatten3_reg_199_reg[16]_i_1_n_14 ;
  wire \indvar_flatten3_reg_199_reg[16]_i_1_n_8 ;
  wire \indvar_flatten3_reg_199_reg[16]_i_1_n_9 ;
  wire \indvar_flatten3_reg_199_reg[4]_i_1_n_10 ;
  wire \indvar_flatten3_reg_199_reg[4]_i_1_n_11 ;
  wire \indvar_flatten3_reg_199_reg[4]_i_1_n_12 ;
  wire \indvar_flatten3_reg_199_reg[4]_i_1_n_13 ;
  wire \indvar_flatten3_reg_199_reg[4]_i_1_n_14 ;
  wire \indvar_flatten3_reg_199_reg[4]_i_1_n_7 ;
  wire \indvar_flatten3_reg_199_reg[4]_i_1_n_8 ;
  wire \indvar_flatten3_reg_199_reg[4]_i_1_n_9 ;
  wire \indvar_flatten3_reg_199_reg[8]_i_1_n_10 ;
  wire \indvar_flatten3_reg_199_reg[8]_i_1_n_11 ;
  wire \indvar_flatten3_reg_199_reg[8]_i_1_n_12 ;
  wire \indvar_flatten3_reg_199_reg[8]_i_1_n_13 ;
  wire \indvar_flatten3_reg_199_reg[8]_i_1_n_14 ;
  wire \indvar_flatten3_reg_199_reg[8]_i_1_n_7 ;
  wire \indvar_flatten3_reg_199_reg[8]_i_1_n_8 ;
  wire \indvar_flatten3_reg_199_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_210[0]_i_2_n_7 ;
  wire \indvar_flatten_reg_210[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_210[0]_i_4_n_7 ;
  wire \indvar_flatten_reg_210[0]_i_5_n_7 ;
  wire \indvar_flatten_reg_210[0]_i_6_n_7 ;
  wire \indvar_flatten_reg_210[12]_i_2_n_7 ;
  wire \indvar_flatten_reg_210[12]_i_3_n_7 ;
  wire \indvar_flatten_reg_210[4]_i_2_n_7 ;
  wire \indvar_flatten_reg_210[4]_i_3_n_7 ;
  wire \indvar_flatten_reg_210[4]_i_4_n_7 ;
  wire \indvar_flatten_reg_210[4]_i_5_n_7 ;
  wire \indvar_flatten_reg_210[8]_i_2_n_7 ;
  wire \indvar_flatten_reg_210[8]_i_3_n_7 ;
  wire \indvar_flatten_reg_210[8]_i_4_n_7 ;
  wire \indvar_flatten_reg_210[8]_i_5_n_7 ;
  wire [13:0]indvar_flatten_reg_210_reg;
  wire \indvar_flatten_reg_210_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_210_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_reg_210_reg[0]_i_1_n_12 ;
  wire \indvar_flatten_reg_210_reg[0]_i_1_n_13 ;
  wire \indvar_flatten_reg_210_reg[0]_i_1_n_14 ;
  wire \indvar_flatten_reg_210_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_210_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_210_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_210_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_210_reg[12]_i_1_n_13 ;
  wire \indvar_flatten_reg_210_reg[12]_i_1_n_14 ;
  wire \indvar_flatten_reg_210_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_210_reg[4]_i_1_n_11 ;
  wire \indvar_flatten_reg_210_reg[4]_i_1_n_12 ;
  wire \indvar_flatten_reg_210_reg[4]_i_1_n_13 ;
  wire \indvar_flatten_reg_210_reg[4]_i_1_n_14 ;
  wire \indvar_flatten_reg_210_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_210_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_210_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_210_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_210_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_210_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_210_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_210_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_210_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_210_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_210_reg[8]_i_1_n_9 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \macRegisters_0_V_1_fu_118[3]_i_2_n_7 ;
  wire \macRegisters_0_V_1_fu_118[3]_i_3_n_7 ;
  wire \macRegisters_0_V_1_fu_118[3]_i_4_n_7 ;
  wire \macRegisters_0_V_1_fu_118[3]_i_5_n_7 ;
  wire \macRegisters_0_V_1_fu_118[7]_i_4_n_7 ;
  wire \macRegisters_0_V_1_fu_118[7]_i_5_n_7 ;
  wire \macRegisters_0_V_1_fu_118[7]_i_6_n_7 ;
  wire \macRegisters_0_V_1_fu_118[7]_i_7_n_7 ;
  wire \macRegisters_0_V_1_fu_118[7]_i_8_n_7 ;
  wire \macRegisters_0_V_1_fu_118_reg[3]_i_1_n_10 ;
  wire \macRegisters_0_V_1_fu_118_reg[3]_i_1_n_7 ;
  wire \macRegisters_0_V_1_fu_118_reg[3]_i_1_n_8 ;
  wire \macRegisters_0_V_1_fu_118_reg[3]_i_1_n_9 ;
  wire \macRegisters_0_V_1_fu_118_reg[7]_i_3_n_10 ;
  wire \macRegisters_0_V_1_fu_118_reg[7]_i_3_n_8 ;
  wire \macRegisters_0_V_1_fu_118_reg[7]_i_3_n_9 ;
  wire [7:0]macRegisters_0_V_1_fu_118_reg__0;
  wire [7:0]macRegisters_0_V_fu_808_p2;
  wire \macRegisters_1_V_1_fu_122[3]_i_2_n_7 ;
  wire \macRegisters_1_V_1_fu_122[3]_i_3_n_7 ;
  wire \macRegisters_1_V_1_fu_122[3]_i_4_n_7 ;
  wire \macRegisters_1_V_1_fu_122[3]_i_5_n_7 ;
  wire \macRegisters_1_V_1_fu_122[7]_i_2_n_7 ;
  wire \macRegisters_1_V_1_fu_122[7]_i_3_n_7 ;
  wire \macRegisters_1_V_1_fu_122[7]_i_4_n_7 ;
  wire \macRegisters_1_V_1_fu_122[7]_i_5_n_7 ;
  wire \macRegisters_1_V_1_fu_122[7]_i_6_n_7 ;
  wire \macRegisters_1_V_1_fu_122_reg[3]_i_1_n_10 ;
  wire \macRegisters_1_V_1_fu_122_reg[3]_i_1_n_7 ;
  wire \macRegisters_1_V_1_fu_122_reg[3]_i_1_n_8 ;
  wire \macRegisters_1_V_1_fu_122_reg[3]_i_1_n_9 ;
  wire \macRegisters_1_V_1_fu_122_reg[7]_i_1_n_10 ;
  wire \macRegisters_1_V_1_fu_122_reg[7]_i_1_n_8 ;
  wire \macRegisters_1_V_1_fu_122_reg[7]_i_1_n_9 ;
  wire [7:0]macRegisters_1_V_1_fu_122_reg__0;
  wire [7:0]macRegisters_1_V_fu_817_p2;
  wire \macRegisters_2_V_1_fu_126[3]_i_2_n_7 ;
  wire \macRegisters_2_V_1_fu_126[3]_i_3_n_7 ;
  wire \macRegisters_2_V_1_fu_126[3]_i_4_n_7 ;
  wire \macRegisters_2_V_1_fu_126[3]_i_5_n_7 ;
  wire \macRegisters_2_V_1_fu_126[7]_i_2_n_7 ;
  wire \macRegisters_2_V_1_fu_126[7]_i_3_n_7 ;
  wire \macRegisters_2_V_1_fu_126[7]_i_4_n_7 ;
  wire \macRegisters_2_V_1_fu_126[7]_i_5_n_7 ;
  wire \macRegisters_2_V_1_fu_126[7]_i_6_n_7 ;
  wire \macRegisters_2_V_1_fu_126_reg[3]_i_1_n_10 ;
  wire \macRegisters_2_V_1_fu_126_reg[3]_i_1_n_7 ;
  wire \macRegisters_2_V_1_fu_126_reg[3]_i_1_n_8 ;
  wire \macRegisters_2_V_1_fu_126_reg[3]_i_1_n_9 ;
  wire \macRegisters_2_V_1_fu_126_reg[7]_i_1_n_10 ;
  wire \macRegisters_2_V_1_fu_126_reg[7]_i_1_n_8 ;
  wire \macRegisters_2_V_1_fu_126_reg[7]_i_1_n_9 ;
  wire [7:0]macRegisters_2_V_1_fu_126_reg__0;
  wire [7:0]macRegisters_2_V_fu_826_p2;
  wire \macRegisters_3_V_1_fu_130[3]_i_2_n_7 ;
  wire \macRegisters_3_V_1_fu_130[3]_i_3_n_7 ;
  wire \macRegisters_3_V_1_fu_130[3]_i_4_n_7 ;
  wire \macRegisters_3_V_1_fu_130[3]_i_5_n_7 ;
  wire \macRegisters_3_V_1_fu_130[7]_i_2_n_7 ;
  wire \macRegisters_3_V_1_fu_130[7]_i_3_n_7 ;
  wire \macRegisters_3_V_1_fu_130[7]_i_4_n_7 ;
  wire \macRegisters_3_V_1_fu_130[7]_i_5_n_7 ;
  wire \macRegisters_3_V_1_fu_130[7]_i_6_n_7 ;
  wire \macRegisters_3_V_1_fu_130_reg[3]_i_1_n_10 ;
  wire \macRegisters_3_V_1_fu_130_reg[3]_i_1_n_7 ;
  wire \macRegisters_3_V_1_fu_130_reg[3]_i_1_n_8 ;
  wire \macRegisters_3_V_1_fu_130_reg[3]_i_1_n_9 ;
  wire \macRegisters_3_V_1_fu_130_reg[7]_i_1_n_10 ;
  wire \macRegisters_3_V_1_fu_130_reg[7]_i_1_n_8 ;
  wire \macRegisters_3_V_1_fu_130_reg[7]_i_1_n_9 ;
  wire [7:0]macRegisters_3_V_1_fu_130_reg__0;
  wire [7:0]macRegisters_3_V_fu_835_p2;
  wire \nm_reg_221[0]_i_1_n_7 ;
  wire \nm_reg_221[1]_i_1_n_7 ;
  wire \nm_reg_221[2]_i_1_n_7 ;
  wire \nm_reg_221[2]_i_3_n_7 ;
  wire \nm_reg_221[3]_i_1_n_7 ;
  wire \nm_reg_221[4]_i_1_n_7 ;
  wire \nm_reg_221[4]_i_2_n_7 ;
  wire \nm_reg_221[4]_i_3_n_7 ;
  wire \nm_reg_221[4]_i_5_n_7 ;
  wire \nm_reg_221[4]_i_6_n_7 ;
  wire \nm_reg_221_reg_n_7_[0] ;
  wire \nm_reg_221_reg_n_7_[1] ;
  wire \nm_reg_221_reg_n_7_[2] ;
  wire \nm_reg_221_reg_n_7_[3] ;
  wire \nm_reg_221_reg_n_7_[4] ;
  wire [3:3]nm_t_mid2_fu_375_p3;
  wire nm_t_mid2_reg_12110;
  wire \nm_t_mid2_reg_1211[0]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1211[1]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1211[2]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1211[3]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1211[4]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1211[4]_i_2_n_7 ;
  wire [4:0]nm_t_mid2_reg_1211_pp0_iter1_reg;
  wire [4:0]nm_t_mid2_reg_1211_pp0_iter2_reg;
  wire \nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ;
  wire \nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ;
  wire \nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ;
  wire \nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ;
  wire \nm_t_mid2_reg_1211_reg_n_7_[0] ;
  wire \nm_t_mid2_reg_1211_reg_n_7_[1] ;
  wire \nm_t_mid2_reg_1211_reg_n_7_[2] ;
  wire \nm_t_mid2_reg_1211_reg_n_7_[3] ;
  wire \nm_t_mid2_reg_1211_reg_n_7_[4] ;
  wire p_0_in10_out;
  wire p_0_in1_out;
  wire p_1_in;
  wire [4:0]p_Val2_81_1_cast_c_fu_553_p1;
  wire [4:0]p_Val2_81_2_cast_c_fu_642_p1;
  wire [4:0]p_Val2_81_3_cast_c_fu_731_p1;
  wire [4:0]p_Val2_cast_cast_fu_464_p1;
  wire [3:0]q0;
  wire sel;
  wire [5:0]sel0;
  wire [7:0]sf_1_fu_407_p2;
  wire [7:0]sf_reg_232;
  wire \sf_reg_232[7]_i_1_n_7 ;
  wire \sf_reg_232[7]_i_2_n_7 ;
  wire \sf_reg_232[7]_i_4_n_7 ;
  wire start_for_Relu1D407_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__15_n_7;
  wire start_once_reg_reg_0;
  wire [5:0]tmp1_fu_520_p2;
  wire [5:0]tmp1_reg_1288;
  wire tmp1_reg_12880;
  wire \tmp1_reg_1288[3]_i_2_n_7 ;
  wire \tmp1_reg_1288[4]_i_10_n_7 ;
  wire \tmp1_reg_1288[4]_i_11_n_7 ;
  wire \tmp1_reg_1288[4]_i_12_n_7 ;
  wire \tmp1_reg_1288[4]_i_2_n_7 ;
  wire \tmp1_reg_1288[4]_i_3_n_7 ;
  wire \tmp1_reg_1288[4]_i_5_n_7 ;
  wire \tmp1_reg_1288[4]_i_6_n_7 ;
  wire \tmp1_reg_1288[4]_i_7_n_7 ;
  wire \tmp1_reg_1288[4]_i_8_n_7 ;
  wire \tmp1_reg_1288[4]_i_9_n_7 ;
  wire \tmp1_reg_1288[5]_i_10_n_7 ;
  wire \tmp1_reg_1288[5]_i_11_n_7 ;
  wire \tmp1_reg_1288[5]_i_12_n_7 ;
  wire \tmp1_reg_1288[5]_i_13_n_7 ;
  wire \tmp1_reg_1288[5]_i_14_n_7 ;
  wire \tmp1_reg_1288[5]_i_15_n_7 ;
  wire \tmp1_reg_1288[5]_i_16_n_7 ;
  wire \tmp1_reg_1288[5]_i_17_n_7 ;
  wire \tmp1_reg_1288[5]_i_18_n_7 ;
  wire \tmp1_reg_1288[5]_i_19_n_7 ;
  wire \tmp1_reg_1288[5]_i_20_n_7 ;
  wire \tmp1_reg_1288[5]_i_21_n_7 ;
  wire \tmp1_reg_1288[5]_i_24_n_7 ;
  wire \tmp1_reg_1288[5]_i_25_n_7 ;
  wire \tmp1_reg_1288[5]_i_26_n_7 ;
  wire \tmp1_reg_1288[5]_i_27_n_7 ;
  wire \tmp1_reg_1288[5]_i_28_n_7 ;
  wire \tmp1_reg_1288[5]_i_29_n_7 ;
  wire \tmp1_reg_1288[5]_i_30_n_7 ;
  wire \tmp1_reg_1288[5]_i_31_n_7 ;
  wire \tmp1_reg_1288[5]_i_32_n_7 ;
  wire \tmp1_reg_1288[5]_i_33_n_7 ;
  wire \tmp1_reg_1288[5]_i_34_n_7 ;
  wire \tmp1_reg_1288[5]_i_35_n_7 ;
  wire \tmp1_reg_1288[5]_i_36_n_7 ;
  wire \tmp1_reg_1288[5]_i_37_n_7 ;
  wire \tmp1_reg_1288[5]_i_38_n_7 ;
  wire \tmp1_reg_1288[5]_i_39_n_7 ;
  wire \tmp1_reg_1288[5]_i_6_n_7 ;
  wire \tmp1_reg_1288[5]_i_7_n_7 ;
  wire \tmp1_reg_1288[5]_i_8_n_7 ;
  wire \tmp1_reg_1288[5]_i_9_n_7 ;
  wire \tmp1_reg_1288_reg[4]_i_4_n_10 ;
  wire \tmp1_reg_1288_reg[4]_i_4_n_11 ;
  wire \tmp1_reg_1288_reg[4]_i_4_n_12 ;
  wire \tmp1_reg_1288_reg[4]_i_4_n_13 ;
  wire \tmp1_reg_1288_reg[4]_i_4_n_14 ;
  wire \tmp1_reg_1288_reg[4]_i_4_n_7 ;
  wire \tmp1_reg_1288_reg[4]_i_4_n_8 ;
  wire \tmp1_reg_1288_reg[4]_i_4_n_9 ;
  wire \tmp1_reg_1288_reg[5]_i_22_n_10 ;
  wire \tmp1_reg_1288_reg[5]_i_22_n_13 ;
  wire \tmp1_reg_1288_reg[5]_i_22_n_14 ;
  wire \tmp1_reg_1288_reg[5]_i_22_n_8 ;
  wire \tmp1_reg_1288_reg[5]_i_23_n_10 ;
  wire \tmp1_reg_1288_reg[5]_i_23_n_11 ;
  wire \tmp1_reg_1288_reg[5]_i_23_n_12 ;
  wire \tmp1_reg_1288_reg[5]_i_23_n_13 ;
  wire \tmp1_reg_1288_reg[5]_i_23_n_14 ;
  wire \tmp1_reg_1288_reg[5]_i_23_n_7 ;
  wire \tmp1_reg_1288_reg[5]_i_23_n_8 ;
  wire \tmp1_reg_1288_reg[5]_i_23_n_9 ;
  wire \tmp1_reg_1288_reg[5]_i_3_n_10 ;
  wire \tmp1_reg_1288_reg[5]_i_3_n_7 ;
  wire \tmp1_reg_1288_reg[5]_i_3_n_8 ;
  wire \tmp1_reg_1288_reg[5]_i_3_n_9 ;
  wire \tmp1_reg_1288_reg[5]_i_4_n_10 ;
  wire \tmp1_reg_1288_reg[5]_i_4_n_11 ;
  wire \tmp1_reg_1288_reg[5]_i_4_n_12 ;
  wire \tmp1_reg_1288_reg[5]_i_4_n_13 ;
  wire \tmp1_reg_1288_reg[5]_i_4_n_14 ;
  wire \tmp1_reg_1288_reg[5]_i_4_n_7 ;
  wire \tmp1_reg_1288_reg[5]_i_4_n_8 ;
  wire \tmp1_reg_1288_reg[5]_i_4_n_9 ;
  wire [5:0]tmp2_fu_609_p2;
  wire [5:0]tmp2_reg_1293;
  wire \tmp2_reg_1293[3]_i_2_n_7 ;
  wire \tmp2_reg_1293[4]_i_10_n_7 ;
  wire \tmp2_reg_1293[4]_i_11_n_7 ;
  wire \tmp2_reg_1293[4]_i_12_n_7 ;
  wire \tmp2_reg_1293[4]_i_2_n_7 ;
  wire \tmp2_reg_1293[4]_i_3_n_7 ;
  wire \tmp2_reg_1293[4]_i_5_n_7 ;
  wire \tmp2_reg_1293[4]_i_6_n_7 ;
  wire \tmp2_reg_1293[4]_i_7_n_7 ;
  wire \tmp2_reg_1293[4]_i_8_n_7 ;
  wire \tmp2_reg_1293[4]_i_9_n_7 ;
  wire \tmp2_reg_1293[5]_i_10_n_7 ;
  wire \tmp2_reg_1293[5]_i_11_n_7 ;
  wire \tmp2_reg_1293[5]_i_12_n_7 ;
  wire \tmp2_reg_1293[5]_i_13_n_7 ;
  wire \tmp2_reg_1293[5]_i_14_n_7 ;
  wire \tmp2_reg_1293[5]_i_15_n_7 ;
  wire \tmp2_reg_1293[5]_i_16_n_7 ;
  wire \tmp2_reg_1293[5]_i_17_n_7 ;
  wire \tmp2_reg_1293[5]_i_18_n_7 ;
  wire \tmp2_reg_1293[5]_i_19_n_7 ;
  wire \tmp2_reg_1293[5]_i_20_n_7 ;
  wire \tmp2_reg_1293[5]_i_23_n_7 ;
  wire \tmp2_reg_1293[5]_i_24_n_7 ;
  wire \tmp2_reg_1293[5]_i_25_n_7 ;
  wire \tmp2_reg_1293[5]_i_26_n_7 ;
  wire \tmp2_reg_1293[5]_i_27_n_7 ;
  wire \tmp2_reg_1293[5]_i_28_n_7 ;
  wire \tmp2_reg_1293[5]_i_29_n_7 ;
  wire \tmp2_reg_1293[5]_i_30_n_7 ;
  wire \tmp2_reg_1293[5]_i_31_n_7 ;
  wire \tmp2_reg_1293[5]_i_32_n_7 ;
  wire \tmp2_reg_1293[5]_i_33_n_7 ;
  wire \tmp2_reg_1293[5]_i_34_n_7 ;
  wire \tmp2_reg_1293[5]_i_35_n_7 ;
  wire \tmp2_reg_1293[5]_i_36_n_7 ;
  wire \tmp2_reg_1293[5]_i_37_n_7 ;
  wire \tmp2_reg_1293[5]_i_38_n_7 ;
  wire \tmp2_reg_1293[5]_i_5_n_7 ;
  wire \tmp2_reg_1293[5]_i_6_n_7 ;
  wire \tmp2_reg_1293[5]_i_7_n_7 ;
  wire \tmp2_reg_1293[5]_i_8_n_7 ;
  wire \tmp2_reg_1293[5]_i_9_n_7 ;
  wire \tmp2_reg_1293_reg[4]_i_4_n_10 ;
  wire \tmp2_reg_1293_reg[4]_i_4_n_11 ;
  wire \tmp2_reg_1293_reg[4]_i_4_n_12 ;
  wire \tmp2_reg_1293_reg[4]_i_4_n_13 ;
  wire \tmp2_reg_1293_reg[4]_i_4_n_14 ;
  wire \tmp2_reg_1293_reg[4]_i_4_n_7 ;
  wire \tmp2_reg_1293_reg[4]_i_4_n_8 ;
  wire \tmp2_reg_1293_reg[4]_i_4_n_9 ;
  wire \tmp2_reg_1293_reg[5]_i_21_n_10 ;
  wire \tmp2_reg_1293_reg[5]_i_21_n_13 ;
  wire \tmp2_reg_1293_reg[5]_i_21_n_14 ;
  wire \tmp2_reg_1293_reg[5]_i_21_n_8 ;
  wire \tmp2_reg_1293_reg[5]_i_22_n_10 ;
  wire \tmp2_reg_1293_reg[5]_i_22_n_11 ;
  wire \tmp2_reg_1293_reg[5]_i_22_n_12 ;
  wire \tmp2_reg_1293_reg[5]_i_22_n_13 ;
  wire \tmp2_reg_1293_reg[5]_i_22_n_14 ;
  wire \tmp2_reg_1293_reg[5]_i_22_n_7 ;
  wire \tmp2_reg_1293_reg[5]_i_22_n_8 ;
  wire \tmp2_reg_1293_reg[5]_i_22_n_9 ;
  wire \tmp2_reg_1293_reg[5]_i_2_n_10 ;
  wire \tmp2_reg_1293_reg[5]_i_2_n_7 ;
  wire \tmp2_reg_1293_reg[5]_i_2_n_8 ;
  wire \tmp2_reg_1293_reg[5]_i_2_n_9 ;
  wire \tmp2_reg_1293_reg[5]_i_3_n_10 ;
  wire \tmp2_reg_1293_reg[5]_i_3_n_11 ;
  wire \tmp2_reg_1293_reg[5]_i_3_n_12 ;
  wire \tmp2_reg_1293_reg[5]_i_3_n_13 ;
  wire \tmp2_reg_1293_reg[5]_i_3_n_14 ;
  wire \tmp2_reg_1293_reg[5]_i_3_n_7 ;
  wire \tmp2_reg_1293_reg[5]_i_3_n_8 ;
  wire \tmp2_reg_1293_reg[5]_i_3_n_9 ;
  wire [5:0]tmp3_fu_698_p2;
  wire [5:0]tmp3_reg_1298;
  wire \tmp3_reg_1298[3]_i_2_n_7 ;
  wire \tmp3_reg_1298[4]_i_10_n_7 ;
  wire \tmp3_reg_1298[4]_i_11_n_7 ;
  wire \tmp3_reg_1298[4]_i_12_n_7 ;
  wire \tmp3_reg_1298[4]_i_2_n_7 ;
  wire \tmp3_reg_1298[4]_i_3_n_7 ;
  wire \tmp3_reg_1298[4]_i_5_n_7 ;
  wire \tmp3_reg_1298[4]_i_6_n_7 ;
  wire \tmp3_reg_1298[4]_i_7_n_7 ;
  wire \tmp3_reg_1298[4]_i_8_n_7 ;
  wire \tmp3_reg_1298[4]_i_9_n_7 ;
  wire \tmp3_reg_1298[5]_i_10_n_7 ;
  wire \tmp3_reg_1298[5]_i_11_n_7 ;
  wire \tmp3_reg_1298[5]_i_12_n_7 ;
  wire \tmp3_reg_1298[5]_i_13_n_7 ;
  wire \tmp3_reg_1298[5]_i_14_n_7 ;
  wire \tmp3_reg_1298[5]_i_15_n_7 ;
  wire \tmp3_reg_1298[5]_i_16_n_7 ;
  wire \tmp3_reg_1298[5]_i_17_n_7 ;
  wire \tmp3_reg_1298[5]_i_18_n_7 ;
  wire \tmp3_reg_1298[5]_i_19_n_7 ;
  wire \tmp3_reg_1298[5]_i_20_n_7 ;
  wire \tmp3_reg_1298[5]_i_23_n_7 ;
  wire \tmp3_reg_1298[5]_i_24_n_7 ;
  wire \tmp3_reg_1298[5]_i_25_n_7 ;
  wire \tmp3_reg_1298[5]_i_26_n_7 ;
  wire \tmp3_reg_1298[5]_i_27_n_7 ;
  wire \tmp3_reg_1298[5]_i_28_n_7 ;
  wire \tmp3_reg_1298[5]_i_29_n_7 ;
  wire \tmp3_reg_1298[5]_i_30_n_7 ;
  wire \tmp3_reg_1298[5]_i_31_n_7 ;
  wire \tmp3_reg_1298[5]_i_32_n_7 ;
  wire \tmp3_reg_1298[5]_i_33_n_7 ;
  wire \tmp3_reg_1298[5]_i_34_n_7 ;
  wire \tmp3_reg_1298[5]_i_35_n_7 ;
  wire \tmp3_reg_1298[5]_i_36_n_7 ;
  wire \tmp3_reg_1298[5]_i_37_n_7 ;
  wire \tmp3_reg_1298[5]_i_38_n_7 ;
  wire \tmp3_reg_1298[5]_i_5_n_7 ;
  wire \tmp3_reg_1298[5]_i_6_n_7 ;
  wire \tmp3_reg_1298[5]_i_7_n_7 ;
  wire \tmp3_reg_1298[5]_i_8_n_7 ;
  wire \tmp3_reg_1298[5]_i_9_n_7 ;
  wire \tmp3_reg_1298_reg[4]_i_4_n_10 ;
  wire \tmp3_reg_1298_reg[4]_i_4_n_11 ;
  wire \tmp3_reg_1298_reg[4]_i_4_n_12 ;
  wire \tmp3_reg_1298_reg[4]_i_4_n_13 ;
  wire \tmp3_reg_1298_reg[4]_i_4_n_14 ;
  wire \tmp3_reg_1298_reg[4]_i_4_n_7 ;
  wire \tmp3_reg_1298_reg[4]_i_4_n_8 ;
  wire \tmp3_reg_1298_reg[4]_i_4_n_9 ;
  wire \tmp3_reg_1298_reg[5]_i_21_n_10 ;
  wire \tmp3_reg_1298_reg[5]_i_21_n_13 ;
  wire \tmp3_reg_1298_reg[5]_i_21_n_14 ;
  wire \tmp3_reg_1298_reg[5]_i_21_n_8 ;
  wire \tmp3_reg_1298_reg[5]_i_22_n_10 ;
  wire \tmp3_reg_1298_reg[5]_i_22_n_11 ;
  wire \tmp3_reg_1298_reg[5]_i_22_n_12 ;
  wire \tmp3_reg_1298_reg[5]_i_22_n_13 ;
  wire \tmp3_reg_1298_reg[5]_i_22_n_14 ;
  wire \tmp3_reg_1298_reg[5]_i_22_n_7 ;
  wire \tmp3_reg_1298_reg[5]_i_22_n_8 ;
  wire \tmp3_reg_1298_reg[5]_i_22_n_9 ;
  wire \tmp3_reg_1298_reg[5]_i_2_n_10 ;
  wire \tmp3_reg_1298_reg[5]_i_2_n_7 ;
  wire \tmp3_reg_1298_reg[5]_i_2_n_8 ;
  wire \tmp3_reg_1298_reg[5]_i_2_n_9 ;
  wire \tmp3_reg_1298_reg[5]_i_3_n_10 ;
  wire \tmp3_reg_1298_reg[5]_i_3_n_11 ;
  wire \tmp3_reg_1298_reg[5]_i_3_n_12 ;
  wire \tmp3_reg_1298_reg[5]_i_3_n_13 ;
  wire \tmp3_reg_1298_reg[5]_i_3_n_14 ;
  wire \tmp3_reg_1298_reg[5]_i_3_n_7 ;
  wire \tmp3_reg_1298_reg[5]_i_3_n_8 ;
  wire \tmp3_reg_1298_reg[5]_i_3_n_9 ;
  wire [5:0]tmp4_fu_787_p2;
  wire [5:0]tmp4_reg_1303;
  wire \tmp4_reg_1303[3]_i_2_n_7 ;
  wire \tmp4_reg_1303[4]_i_10_n_7 ;
  wire \tmp4_reg_1303[4]_i_11_n_7 ;
  wire \tmp4_reg_1303[4]_i_12_n_7 ;
  wire \tmp4_reg_1303[4]_i_2_n_7 ;
  wire \tmp4_reg_1303[4]_i_3_n_7 ;
  wire \tmp4_reg_1303[4]_i_5_n_7 ;
  wire \tmp4_reg_1303[4]_i_6_n_7 ;
  wire \tmp4_reg_1303[4]_i_7_n_7 ;
  wire \tmp4_reg_1303[4]_i_8_n_7 ;
  wire \tmp4_reg_1303[4]_i_9_n_7 ;
  wire \tmp4_reg_1303[5]_i_10_n_7 ;
  wire \tmp4_reg_1303[5]_i_11_n_7 ;
  wire \tmp4_reg_1303[5]_i_12_n_7 ;
  wire \tmp4_reg_1303[5]_i_13_n_7 ;
  wire \tmp4_reg_1303[5]_i_14_n_7 ;
  wire \tmp4_reg_1303[5]_i_15_n_7 ;
  wire \tmp4_reg_1303[5]_i_16_n_7 ;
  wire \tmp4_reg_1303[5]_i_17_n_7 ;
  wire \tmp4_reg_1303[5]_i_18_n_7 ;
  wire \tmp4_reg_1303[5]_i_19_n_7 ;
  wire \tmp4_reg_1303[5]_i_20_n_7 ;
  wire \tmp4_reg_1303[5]_i_23_n_7 ;
  wire \tmp4_reg_1303[5]_i_24_n_7 ;
  wire \tmp4_reg_1303[5]_i_25_n_7 ;
  wire \tmp4_reg_1303[5]_i_26_n_7 ;
  wire \tmp4_reg_1303[5]_i_27_n_7 ;
  wire \tmp4_reg_1303[5]_i_28_n_7 ;
  wire \tmp4_reg_1303[5]_i_29_n_7 ;
  wire \tmp4_reg_1303[5]_i_30_n_7 ;
  wire \tmp4_reg_1303[5]_i_31_n_7 ;
  wire \tmp4_reg_1303[5]_i_32_n_7 ;
  wire \tmp4_reg_1303[5]_i_33_n_7 ;
  wire \tmp4_reg_1303[5]_i_34_n_7 ;
  wire \tmp4_reg_1303[5]_i_35_n_7 ;
  wire \tmp4_reg_1303[5]_i_36_n_7 ;
  wire \tmp4_reg_1303[5]_i_37_n_7 ;
  wire \tmp4_reg_1303[5]_i_38_n_7 ;
  wire \tmp4_reg_1303[5]_i_5_n_7 ;
  wire \tmp4_reg_1303[5]_i_6_n_7 ;
  wire \tmp4_reg_1303[5]_i_7_n_7 ;
  wire \tmp4_reg_1303[5]_i_8_n_7 ;
  wire \tmp4_reg_1303[5]_i_9_n_7 ;
  wire \tmp4_reg_1303_reg[4]_i_4_n_10 ;
  wire \tmp4_reg_1303_reg[4]_i_4_n_11 ;
  wire \tmp4_reg_1303_reg[4]_i_4_n_12 ;
  wire \tmp4_reg_1303_reg[4]_i_4_n_13 ;
  wire \tmp4_reg_1303_reg[4]_i_4_n_14 ;
  wire \tmp4_reg_1303_reg[4]_i_4_n_7 ;
  wire \tmp4_reg_1303_reg[4]_i_4_n_8 ;
  wire \tmp4_reg_1303_reg[4]_i_4_n_9 ;
  wire \tmp4_reg_1303_reg[5]_i_21_n_10 ;
  wire \tmp4_reg_1303_reg[5]_i_21_n_13 ;
  wire \tmp4_reg_1303_reg[5]_i_21_n_14 ;
  wire \tmp4_reg_1303_reg[5]_i_21_n_8 ;
  wire \tmp4_reg_1303_reg[5]_i_22_n_10 ;
  wire \tmp4_reg_1303_reg[5]_i_22_n_11 ;
  wire \tmp4_reg_1303_reg[5]_i_22_n_12 ;
  wire \tmp4_reg_1303_reg[5]_i_22_n_13 ;
  wire \tmp4_reg_1303_reg[5]_i_22_n_14 ;
  wire \tmp4_reg_1303_reg[5]_i_22_n_7 ;
  wire \tmp4_reg_1303_reg[5]_i_22_n_8 ;
  wire \tmp4_reg_1303_reg[5]_i_22_n_9 ;
  wire \tmp4_reg_1303_reg[5]_i_2_n_10 ;
  wire \tmp4_reg_1303_reg[5]_i_2_n_7 ;
  wire \tmp4_reg_1303_reg[5]_i_2_n_8 ;
  wire \tmp4_reg_1303_reg[5]_i_2_n_9 ;
  wire \tmp4_reg_1303_reg[5]_i_3_n_10 ;
  wire \tmp4_reg_1303_reg[5]_i_3_n_11 ;
  wire \tmp4_reg_1303_reg[5]_i_3_n_12 ;
  wire \tmp4_reg_1303_reg[5]_i_3_n_13 ;
  wire \tmp4_reg_1303_reg[5]_i_3_n_14 ;
  wire \tmp4_reg_1303_reg[5]_i_3_n_7 ;
  wire \tmp4_reg_1303_reg[5]_i_3_n_8 ;
  wire \tmp4_reg_1303_reg[5]_i_3_n_9 ;
  wire [11:6]tmp_39_fu_395_p2;
  wire tmp_39_reg_1224_reg_n_19;
  wire tmp_39_reg_1224_reg_n_20;
  wire tmp_39_reg_1224_reg_n_21;
  wire tmp_39_reg_1224_reg_n_22;
  wire tmp_39_reg_1224_reg_rep__0_n_19;
  wire tmp_39_reg_1224_reg_rep__0_n_20;
  wire tmp_39_reg_1224_reg_rep__0_n_21;
  wire tmp_39_reg_1224_reg_rep__0_n_22;
  wire tmp_39_reg_1224_reg_rep__1_n_19;
  wire tmp_39_reg_1224_reg_rep__1_n_20;
  wire tmp_39_reg_1224_reg_rep__1_n_21;
  wire tmp_39_reg_1224_reg_rep__1_n_22;
  wire tmp_39_reg_1224_reg_rep_i_13_n_7;
  wire tmp_39_reg_1224_reg_rep_i_16_n_7;
  wire tmp_39_reg_1224_reg_rep_i_17_n_7;
  wire tmp_39_reg_1224_reg_rep_i_3_n_10;
  wire tmp_39_reg_1224_reg_rep_i_4_n_10;
  wire tmp_39_reg_1224_reg_rep_i_4_n_7;
  wire tmp_39_reg_1224_reg_rep_i_4_n_8;
  wire tmp_39_reg_1224_reg_rep_i_4_n_9;
  wire \tmp_62_reg_1229[0]_i_1_n_7 ;
  wire \tmp_62_reg_1229[0]_i_2_n_7 ;
  wire tmp_62_reg_1229_pp0_iter1_reg;
  wire tmp_62_reg_1229_pp0_iter2_reg;
  wire \tmp_62_reg_1229_pp0_iter3_reg_reg[0]_0 ;
  wire \tmp_62_reg_1229_pp0_iter3_reg_reg_n_7_[0] ;
  wire \tmp_62_reg_1229_reg_n_7_[0] ;
  wire [3:0]tmp_63_fu_861_p34;
  wire [7:1]tmp_64_fu_936_p34;
  wire [2:1]tmp_65_fu_1011_p34;
  wire [7:0]tmp_66_fu_1086_p34;
  wire [11:8]tmp_90_mid2_fu_367_p3;
  wire [7:0]tmp_V_reg_1263;
  wire [7:0]\tmp_V_reg_1263_reg[7]_0 ;
  wire [3:0]weights9_m_weights_V_11_reg_1283;
  wire weights9_m_weights_V_1_ce0;
  wire [3:0]weights9_m_weights_V_5_reg_1268;
  wire [3:0]weights9_m_weights_V_7_reg_1273;
  wire [3:0]weights9_m_weights_V_9_reg_1278;
  wire [3:3]\NLW_SRL_SIG_reg[0][15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_SRL_SIG_reg[0][23]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_SRL_SIG_reg[0][31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_SRL_SIG_reg[0][7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten3_reg_199_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_reg_210_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_reg_210_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_0_V_1_fu_118_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_1_V_1_fu_122_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_2_V_1_fu_126_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_3_V_1_fu_130_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp1_reg_1288_reg[5]_i_22_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp1_reg_1288_reg[5]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp1_reg_1288_reg[5]_i_5_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp1_reg_1288_reg[5]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp2_reg_1293_reg[5]_i_21_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp2_reg_1293_reg[5]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp2_reg_1293_reg[5]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp2_reg_1293_reg[5]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp3_reg_1298_reg[5]_i_21_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp3_reg_1298_reg[5]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp3_reg_1298_reg[5]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp3_reg_1298_reg[5]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp4_reg_1303_reg[5]_i_21_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp4_reg_1303_reg[5]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp4_reg_1303_reg[5]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp4_reg_1303_reg[5]_i_4_O_UNCONNECTED ;
  wire [15:4]NLW_tmp_39_reg_1224_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_tmp_39_reg_1224_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_39_reg_1224_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_39_reg_1224_reg_DOPBDOP_UNCONNECTED;
  wire [15:4]NLW_tmp_39_reg_1224_reg_rep_DOADO_UNCONNECTED;
  wire [15:0]NLW_tmp_39_reg_1224_reg_rep_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_39_reg_1224_reg_rep_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_39_reg_1224_reg_rep_DOPBDOP_UNCONNECTED;
  wire [15:4]NLW_tmp_39_reg_1224_reg_rep__0_DOADO_UNCONNECTED;
  wire [15:0]NLW_tmp_39_reg_1224_reg_rep__0_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_39_reg_1224_reg_rep__0_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_39_reg_1224_reg_rep__0_DOPBDOP_UNCONNECTED;
  wire [15:4]NLW_tmp_39_reg_1224_reg_rep__1_DOADO_UNCONNECTED;
  wire [15:0]NLW_tmp_39_reg_1224_reg_rep__1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_39_reg_1224_reg_rep__1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_39_reg_1224_reg_rep__1_DOPBDOP_UNCONNECTED;
  wire [3:1]NLW_tmp_39_reg_1224_reg_rep_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_39_reg_1224_reg_rep_i_3_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h40888040)) 
    \SRL_SIG[0][11]_i_10 
       (.I0(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .I3(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .I4(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .O(tmp_64_fu_936_p34[1]));
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][11]_i_2 
       (.I0(tmp2_reg_1293[2]),
        .I1(tmp_64_fu_936_p34[2]),
        .I2(macRegisters_1_V_1_fu_122_reg__0[2]),
        .O(\SRL_SIG[0][11]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][11]_i_3 
       (.I0(tmp2_reg_1293[1]),
        .I1(macRegisters_1_V_1_fu_122_reg__0[1]),
        .I2(tmp_64_fu_936_p34[1]),
        .O(\SRL_SIG[0][11]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][11]_i_4 
       (.I0(tmp2_reg_1293[0]),
        .I1(macRegisters_1_V_1_fu_122_reg__0[0]),
        .I2(tmp_64_fu_936_p34[1]),
        .O(\SRL_SIG[0][11]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \SRL_SIG[0][11]_i_5 
       (.I0(macRegisters_1_V_1_fu_122_reg__0[2]),
        .I1(tmp_64_fu_936_p34[2]),
        .I2(tmp2_reg_1293[2]),
        .I3(tmp_64_fu_936_p34[3]),
        .I4(macRegisters_1_V_1_fu_122_reg__0[3]),
        .I5(tmp2_reg_1293[3]),
        .O(\SRL_SIG[0][11]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \SRL_SIG[0][11]_i_6 
       (.I0(tmp_64_fu_936_p34[1]),
        .I1(macRegisters_1_V_1_fu_122_reg__0[1]),
        .I2(tmp2_reg_1293[1]),
        .I3(tmp_64_fu_936_p34[2]),
        .I4(macRegisters_1_V_1_fu_122_reg__0[2]),
        .I5(tmp2_reg_1293[2]),
        .O(\SRL_SIG[0][11]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'h1E87E178)) 
    \SRL_SIG[0][11]_i_7 
       (.I0(macRegisters_1_V_1_fu_122_reg__0[0]),
        .I1(tmp2_reg_1293[0]),
        .I2(macRegisters_1_V_1_fu_122_reg__0[1]),
        .I3(tmp_64_fu_936_p34[1]),
        .I4(tmp2_reg_1293[1]),
        .O(\SRL_SIG[0][11]_i_7_n_7 ));
  LUT3 #(
    .INIT(8'h96)) 
    \SRL_SIG[0][11]_i_8 
       (.I0(tmp2_reg_1293[0]),
        .I1(macRegisters_1_V_1_fu_122_reg__0[0]),
        .I2(tmp_64_fu_936_p34[1]),
        .O(\SRL_SIG[0][11]_i_8_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h62009040)) 
    \SRL_SIG[0][11]_i_9 
       (.I0(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .I1(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .I2(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .I3(p_1_in),
        .I4(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .O(tmp_64_fu_936_p34[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h40001000)) 
    \SRL_SIG[0][15]_i_10 
       (.I0(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .I3(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .I4(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .O(tmp_64_fu_936_p34[3]));
  LUT3 #(
    .INIT(8'h09)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(macRegisters_1_V_1_fu_122_reg__0[5]),
        .I1(tmp_64_fu_936_p34[7]),
        .I2(tmp2_reg_1293[5]),
        .O(\SRL_SIG[0][15]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'h96)) 
    \SRL_SIG[0][15]_i_3 
       (.I0(tmp2_reg_1293[5]),
        .I1(tmp_64_fu_936_p34[7]),
        .I2(macRegisters_1_V_1_fu_122_reg__0[5]),
        .O(\SRL_SIG[0][15]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][15]_i_4 
       (.I0(tmp2_reg_1293[3]),
        .I1(tmp_64_fu_936_p34[3]),
        .I2(macRegisters_1_V_1_fu_122_reg__0[3]),
        .O(\SRL_SIG[0][15]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'hCC39)) 
    \SRL_SIG[0][15]_i_5 
       (.I0(macRegisters_1_V_1_fu_122_reg__0[5]),
        .I1(macRegisters_1_V_1_fu_122_reg__0[7]),
        .I2(tmp_64_fu_936_p34[7]),
        .I3(macRegisters_1_V_1_fu_122_reg__0[6]),
        .O(\SRL_SIG[0][15]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h6C36)) 
    \SRL_SIG[0][15]_i_6 
       (.I0(tmp2_reg_1293[5]),
        .I1(macRegisters_1_V_1_fu_122_reg__0[6]),
        .I2(tmp_64_fu_936_p34[7]),
        .I3(macRegisters_1_V_1_fu_122_reg__0[5]),
        .O(\SRL_SIG[0][15]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'h66966966)) 
    \SRL_SIG[0][15]_i_7 
       (.I0(macRegisters_1_V_1_fu_122_reg__0[5]),
        .I1(tmp2_reg_1293[5]),
        .I2(macRegisters_1_V_1_fu_122_reg__0[4]),
        .I3(tmp_64_fu_936_p34[7]),
        .I4(tmp2_reg_1293[4]),
        .O(\SRL_SIG[0][15]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \SRL_SIG[0][15]_i_8 
       (.I0(macRegisters_1_V_1_fu_122_reg__0[3]),
        .I1(tmp_64_fu_936_p34[3]),
        .I2(tmp2_reg_1293[3]),
        .I3(tmp_64_fu_936_p34[7]),
        .I4(macRegisters_1_V_1_fu_122_reg__0[4]),
        .I5(tmp2_reg_1293[4]),
        .O(\SRL_SIG[0][15]_i_8_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \SRL_SIG[0][15]_i_9 
       (.I0(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .I3(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .I4(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .O(tmp_64_fu_936_p34[7]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h09800008)) 
    \SRL_SIG[0][19]_i_10 
       (.I0(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .I3(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .I4(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .O(tmp_65_fu_1011_p34[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \SRL_SIG[0][19]_i_11 
       (.I0(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .I1(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .O(\SRL_SIG[0][19]_i_11_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \SRL_SIG[0][19]_i_12 
       (.I0(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .I1(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .I4(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .O(\SRL_SIG[0][19]_i_12_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][19]_i_2 
       (.I0(tmp3_reg_1298[2]),
        .I1(tmp_65_fu_1011_p34[2]),
        .I2(macRegisters_2_V_1_fu_126_reg__0[2]),
        .O(\SRL_SIG[0][19]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][19]_i_3 
       (.I0(tmp3_reg_1298[1]),
        .I1(tmp_65_fu_1011_p34[1]),
        .I2(macRegisters_2_V_1_fu_126_reg__0[1]),
        .O(\SRL_SIG[0][19]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAB00000002)) 
    \SRL_SIG[0][19]_i_4 
       (.I0(tmp3_reg_1298[0]),
        .I1(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .I2(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .I3(p_1_in),
        .I4(\SRL_SIG[0][19]_i_11_n_7 ),
        .I5(macRegisters_2_V_1_fu_126_reg__0[0]),
        .O(\SRL_SIG[0][19]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hE81717E817E8E817)) 
    \SRL_SIG[0][19]_i_5 
       (.I0(macRegisters_2_V_1_fu_126_reg__0[2]),
        .I1(tmp_65_fu_1011_p34[2]),
        .I2(tmp3_reg_1298[2]),
        .I3(\SRL_SIG[0][23]_i_9_n_7 ),
        .I4(tmp3_reg_1298[3]),
        .I5(macRegisters_2_V_1_fu_126_reg__0[3]),
        .O(\SRL_SIG[0][19]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \SRL_SIG[0][19]_i_6 
       (.I0(macRegisters_2_V_1_fu_126_reg__0[1]),
        .I1(tmp_65_fu_1011_p34[1]),
        .I2(tmp3_reg_1298[1]),
        .I3(tmp_65_fu_1011_p34[2]),
        .I4(macRegisters_2_V_1_fu_126_reg__0[2]),
        .I5(tmp3_reg_1298[2]),
        .O(\SRL_SIG[0][19]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h4DB2B24DB24D4DB2)) 
    \SRL_SIG[0][19]_i_7 
       (.I0(macRegisters_2_V_1_fu_126_reg__0[0]),
        .I1(\SRL_SIG[0][19]_i_12_n_7 ),
        .I2(tmp3_reg_1298[0]),
        .I3(tmp_65_fu_1011_p34[1]),
        .I4(macRegisters_2_V_1_fu_126_reg__0[1]),
        .I5(tmp3_reg_1298[1]),
        .O(\SRL_SIG[0][19]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h6666666666666669)) 
    \SRL_SIG[0][19]_i_8 
       (.I0(tmp3_reg_1298[0]),
        .I1(macRegisters_2_V_1_fu_126_reg__0[0]),
        .I2(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .I3(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .I4(p_1_in),
        .I5(\SRL_SIG[0][19]_i_11_n_7 ),
        .O(\SRL_SIG[0][19]_i_8_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h0001900A)) 
    \SRL_SIG[0][19]_i_9 
       (.I0(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .I1(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .I4(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .O(tmp_65_fu_1011_p34[2]));
  LUT2 #(
    .INIT(4'hB)) 
    \SRL_SIG[0][23]_i_2 
       (.I0(macRegisters_2_V_1_fu_126_reg__0[5]),
        .I1(tmp3_reg_1298[5]),
        .O(\SRL_SIG[0][23]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][23]_i_3 
       (.I0(tmp3_reg_1298[5]),
        .I1(macRegisters_2_V_1_fu_126_reg__0[5]),
        .O(\SRL_SIG[0][23]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \SRL_SIG[0][23]_i_4 
       (.I0(\SRL_SIG[0][23]_i_9_n_7 ),
        .I1(macRegisters_2_V_1_fu_126_reg__0[3]),
        .I2(tmp3_reg_1298[3]),
        .O(\SRL_SIG[0][23]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][23]_i_5 
       (.I0(macRegisters_2_V_1_fu_126_reg__0[6]),
        .I1(macRegisters_2_V_1_fu_126_reg__0[7]),
        .O(\SRL_SIG[0][23]_i_5_n_7 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \SRL_SIG[0][23]_i_6 
       (.I0(tmp3_reg_1298[5]),
        .I1(macRegisters_2_V_1_fu_126_reg__0[5]),
        .I2(macRegisters_2_V_1_fu_126_reg__0[6]),
        .O(\SRL_SIG[0][23]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \SRL_SIG[0][23]_i_7 
       (.I0(macRegisters_2_V_1_fu_126_reg__0[5]),
        .I1(tmp3_reg_1298[5]),
        .I2(tmp3_reg_1298[4]),
        .I3(macRegisters_2_V_1_fu_126_reg__0[4]),
        .O(\SRL_SIG[0][23]_i_7_n_7 ));
  LUT5 #(
    .INIT(32'h8E71718E)) 
    \SRL_SIG[0][23]_i_8 
       (.I0(tmp3_reg_1298[3]),
        .I1(macRegisters_2_V_1_fu_126_reg__0[3]),
        .I2(\SRL_SIG[0][23]_i_9_n_7 ),
        .I3(macRegisters_2_V_1_fu_126_reg__0[4]),
        .I4(tmp3_reg_1298[4]),
        .O(\SRL_SIG[0][23]_i_8_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \SRL_SIG[0][23]_i_9 
       (.I0(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .I3(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .I4(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .O(\SRL_SIG[0][23]_i_9_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h0000810A)) 
    \SRL_SIG[0][27]_i_10 
       (.I0(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .I1(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .I2(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .I3(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .I4(p_1_in),
        .O(tmp_66_fu_1086_p34[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h42201100)) 
    \SRL_SIG[0][27]_i_11 
       (.I0(p_1_in),
        .I1(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .I2(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .I3(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .I4(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .O(tmp_66_fu_1086_p34[0]));
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][27]_i_2 
       (.I0(tmp4_reg_1303[2]),
        .I1(tmp_66_fu_1086_p34[2]),
        .I2(macRegisters_3_V_1_fu_130_reg__0[2]),
        .O(\SRL_SIG[0][27]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][27]_i_3 
       (.I0(tmp4_reg_1303[1]),
        .I1(tmp_66_fu_1086_p34[1]),
        .I2(macRegisters_3_V_1_fu_130_reg__0[1]),
        .O(\SRL_SIG[0][27]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][27]_i_4 
       (.I0(tmp4_reg_1303[0]),
        .I1(macRegisters_3_V_1_fu_130_reg__0[0]),
        .I2(tmp_66_fu_1086_p34[0]),
        .O(\SRL_SIG[0][27]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \SRL_SIG[0][27]_i_5 
       (.I0(macRegisters_3_V_1_fu_130_reg__0[2]),
        .I1(tmp_66_fu_1086_p34[2]),
        .I2(tmp4_reg_1303[2]),
        .I3(tmp_66_fu_1086_p34[3]),
        .I4(macRegisters_3_V_1_fu_130_reg__0[3]),
        .I5(tmp4_reg_1303[3]),
        .O(\SRL_SIG[0][27]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \SRL_SIG[0][27]_i_6 
       (.I0(macRegisters_3_V_1_fu_130_reg__0[1]),
        .I1(tmp_66_fu_1086_p34[1]),
        .I2(tmp4_reg_1303[1]),
        .I3(tmp_66_fu_1086_p34[2]),
        .I4(macRegisters_3_V_1_fu_130_reg__0[2]),
        .I5(tmp4_reg_1303[2]),
        .O(\SRL_SIG[0][27]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \SRL_SIG[0][27]_i_7 
       (.I0(tmp_66_fu_1086_p34[0]),
        .I1(macRegisters_3_V_1_fu_130_reg__0[0]),
        .I2(tmp4_reg_1303[0]),
        .I3(tmp_66_fu_1086_p34[1]),
        .I4(macRegisters_3_V_1_fu_130_reg__0[1]),
        .I5(tmp4_reg_1303[1]),
        .O(\SRL_SIG[0][27]_i_7_n_7 ));
  LUT3 #(
    .INIT(8'h96)) 
    \SRL_SIG[0][27]_i_8 
       (.I0(tmp4_reg_1303[0]),
        .I1(macRegisters_3_V_1_fu_130_reg__0[0]),
        .I2(tmp_66_fu_1086_p34[0]),
        .O(\SRL_SIG[0][27]_i_8_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h2C401102)) 
    \SRL_SIG[0][27]_i_9 
       (.I0(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .I1(p_1_in),
        .I2(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .I3(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .I4(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .O(tmp_66_fu_1086_p34[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h08000002)) 
    \SRL_SIG[0][31]_i_10 
       (.I0(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .I1(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .I4(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .O(tmp_66_fu_1086_p34[7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h08810000)) 
    \SRL_SIG[0][31]_i_11 
       (.I0(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .I1(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .I4(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .O(tmp_66_fu_1086_p34[3]));
  LUT6 #(
    .INIT(64'h8888808800000000)) 
    \SRL_SIG[0][31]_i_1__2 
       (.I0(cnv_42PRL_V_V_full_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_7),
        .I2(cnv_41_V_V_empty_n),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\exitcond_flatten3_reg_1202_pp0_iter1_reg_reg_n_7_[0] ),
        .I5(\tmp_62_reg_1229_pp0_iter3_reg_reg_n_7_[0] ),
        .O(E));
  LUT3 #(
    .INIT(8'h09)) 
    \SRL_SIG[0][31]_i_3 
       (.I0(macRegisters_3_V_1_fu_130_reg__0[5]),
        .I1(tmp_66_fu_1086_p34[7]),
        .I2(tmp4_reg_1303[5]),
        .O(\SRL_SIG[0][31]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'h96)) 
    \SRL_SIG[0][31]_i_4 
       (.I0(tmp4_reg_1303[5]),
        .I1(tmp_66_fu_1086_p34[7]),
        .I2(macRegisters_3_V_1_fu_130_reg__0[5]),
        .O(\SRL_SIG[0][31]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][31]_i_5 
       (.I0(tmp4_reg_1303[3]),
        .I1(tmp_66_fu_1086_p34[3]),
        .I2(macRegisters_3_V_1_fu_130_reg__0[3]),
        .O(\SRL_SIG[0][31]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'hCC39)) 
    \SRL_SIG[0][31]_i_6 
       (.I0(macRegisters_3_V_1_fu_130_reg__0[5]),
        .I1(macRegisters_3_V_1_fu_130_reg__0[7]),
        .I2(tmp_66_fu_1086_p34[7]),
        .I3(macRegisters_3_V_1_fu_130_reg__0[6]),
        .O(\SRL_SIG[0][31]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h6C36)) 
    \SRL_SIG[0][31]_i_7 
       (.I0(tmp4_reg_1303[5]),
        .I1(macRegisters_3_V_1_fu_130_reg__0[6]),
        .I2(tmp_66_fu_1086_p34[7]),
        .I3(macRegisters_3_V_1_fu_130_reg__0[5]),
        .O(\SRL_SIG[0][31]_i_7_n_7 ));
  LUT5 #(
    .INIT(32'h66966966)) 
    \SRL_SIG[0][31]_i_8 
       (.I0(macRegisters_3_V_1_fu_130_reg__0[5]),
        .I1(tmp4_reg_1303[5]),
        .I2(macRegisters_3_V_1_fu_130_reg__0[4]),
        .I3(tmp_66_fu_1086_p34[7]),
        .I4(tmp4_reg_1303[4]),
        .O(\SRL_SIG[0][31]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \SRL_SIG[0][31]_i_9 
       (.I0(macRegisters_3_V_1_fu_130_reg__0[3]),
        .I1(tmp_66_fu_1086_p34[3]),
        .I2(tmp4_reg_1303[3]),
        .I3(tmp_66_fu_1086_p34[7]),
        .I4(macRegisters_3_V_1_fu_130_reg__0[4]),
        .I5(tmp4_reg_1303[4]),
        .O(\SRL_SIG[0][31]_i_9_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h00090181)) 
    \SRL_SIG[0][3]_i_10 
       (.I0(p_1_in),
        .I1(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .I2(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .I3(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .I4(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .O(tmp_63_fu_861_p34[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h00412581)) 
    \SRL_SIG[0][3]_i_11 
       (.I0(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .I1(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .I4(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .O(tmp_63_fu_861_p34[0]));
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][3]_i_2__0 
       (.I0(tmp1_reg_1288[2]),
        .I1(tmp_63_fu_861_p34[2]),
        .I2(macRegisters_0_V_1_fu_118_reg__0[2]),
        .O(\SRL_SIG[0][3]_i_2__0_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][3]_i_3__0 
       (.I0(tmp1_reg_1288[1]),
        .I1(tmp_63_fu_861_p34[1]),
        .I2(macRegisters_0_V_1_fu_118_reg__0[1]),
        .O(\SRL_SIG[0][3]_i_3__0_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][3]_i_4 
       (.I0(tmp1_reg_1288[0]),
        .I1(macRegisters_0_V_1_fu_118_reg__0[0]),
        .I2(tmp_63_fu_861_p34[0]),
        .O(\SRL_SIG[0][3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \SRL_SIG[0][3]_i_5 
       (.I0(macRegisters_0_V_1_fu_118_reg__0[2]),
        .I1(tmp_63_fu_861_p34[2]),
        .I2(tmp1_reg_1288[2]),
        .I3(tmp_63_fu_861_p34[3]),
        .I4(macRegisters_0_V_1_fu_118_reg__0[3]),
        .I5(tmp1_reg_1288[3]),
        .O(\SRL_SIG[0][3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \SRL_SIG[0][3]_i_6 
       (.I0(macRegisters_0_V_1_fu_118_reg__0[1]),
        .I1(tmp_63_fu_861_p34[1]),
        .I2(tmp1_reg_1288[1]),
        .I3(tmp_63_fu_861_p34[2]),
        .I4(macRegisters_0_V_1_fu_118_reg__0[2]),
        .I5(tmp1_reg_1288[2]),
        .O(\SRL_SIG[0][3]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \SRL_SIG[0][3]_i_7 
       (.I0(tmp_63_fu_861_p34[0]),
        .I1(macRegisters_0_V_1_fu_118_reg__0[0]),
        .I2(tmp1_reg_1288[0]),
        .I3(tmp_63_fu_861_p34[1]),
        .I4(macRegisters_0_V_1_fu_118_reg__0[1]),
        .I5(tmp1_reg_1288[1]),
        .O(\SRL_SIG[0][3]_i_7_n_7 ));
  LUT3 #(
    .INIT(8'h96)) 
    \SRL_SIG[0][3]_i_8 
       (.I0(tmp1_reg_1288[0]),
        .I1(macRegisters_0_V_1_fu_118_reg__0[0]),
        .I2(tmp_63_fu_861_p34[0]),
        .O(\SRL_SIG[0][3]_i_8_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h00012085)) 
    \SRL_SIG[0][3]_i_9 
       (.I0(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .I1(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .I4(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .O(tmp_63_fu_861_p34[2]));
  LUT2 #(
    .INIT(4'hB)) 
    \SRL_SIG[0][7]_i_2__3 
       (.I0(macRegisters_0_V_1_fu_118_reg__0[5]),
        .I1(tmp1_reg_1288[5]),
        .O(\SRL_SIG[0][7]_i_2__3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][7]_i_3__0 
       (.I0(tmp1_reg_1288[5]),
        .I1(macRegisters_0_V_1_fu_118_reg__0[5]),
        .O(\SRL_SIG[0][7]_i_3__0_n_7 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \SRL_SIG[0][7]_i_4__0 
       (.I0(tmp1_reg_1288[3]),
        .I1(tmp_63_fu_861_p34[3]),
        .I2(macRegisters_0_V_1_fu_118_reg__0[3]),
        .O(\SRL_SIG[0][7]_i_4__0_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SRL_SIG[0][7]_i_5__0 
       (.I0(macRegisters_0_V_1_fu_118_reg__0[6]),
        .I1(macRegisters_0_V_1_fu_118_reg__0[7]),
        .O(\SRL_SIG[0][7]_i_5__0_n_7 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \SRL_SIG[0][7]_i_6 
       (.I0(tmp1_reg_1288[5]),
        .I1(macRegisters_0_V_1_fu_118_reg__0[5]),
        .I2(macRegisters_0_V_1_fu_118_reg__0[6]),
        .O(\SRL_SIG[0][7]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \SRL_SIG[0][7]_i_7 
       (.I0(macRegisters_0_V_1_fu_118_reg__0[5]),
        .I1(tmp1_reg_1288[5]),
        .I2(tmp1_reg_1288[4]),
        .I3(macRegisters_0_V_1_fu_118_reg__0[4]),
        .O(\SRL_SIG[0][7]_i_7_n_7 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \SRL_SIG[0][7]_i_8 
       (.I0(macRegisters_0_V_1_fu_118_reg__0[3]),
        .I1(tmp_63_fu_861_p34[3]),
        .I2(tmp1_reg_1288[3]),
        .I3(macRegisters_0_V_1_fu_118_reg__0[4]),
        .I4(tmp1_reg_1288[4]),
        .O(\SRL_SIG[0][7]_i_8_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h10020000)) 
    \SRL_SIG[0][7]_i_9 
       (.I0(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .I1(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .I2(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .O(tmp_63_fu_861_p34[3]));
  CARRY4 \SRL_SIG_reg[0][11]_i_1 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][11]_i_1_n_7 ,\SRL_SIG_reg[0][11]_i_1_n_8 ,\SRL_SIG_reg[0][11]_i_1_n_9 ,\SRL_SIG_reg[0][11]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][11]_i_2_n_7 ,\SRL_SIG[0][11]_i_3_n_7 ,\SRL_SIG[0][11]_i_4_n_7 ,1'b0}),
        .O(D[11:8]),
        .S({\SRL_SIG[0][11]_i_5_n_7 ,\SRL_SIG[0][11]_i_6_n_7 ,\SRL_SIG[0][11]_i_7_n_7 ,\SRL_SIG[0][11]_i_8_n_7 }));
  CARRY4 \SRL_SIG_reg[0][15]_i_1 
       (.CI(\SRL_SIG_reg[0][11]_i_1_n_7 ),
        .CO({\NLW_SRL_SIG_reg[0][15]_i_1_CO_UNCONNECTED [3],\SRL_SIG_reg[0][15]_i_1_n_8 ,\SRL_SIG_reg[0][15]_i_1_n_9 ,\SRL_SIG_reg[0][15]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\SRL_SIG[0][15]_i_2_n_7 ,\SRL_SIG[0][15]_i_3_n_7 ,\SRL_SIG[0][15]_i_4_n_7 }),
        .O(D[15:12]),
        .S({\SRL_SIG[0][15]_i_5_n_7 ,\SRL_SIG[0][15]_i_6_n_7 ,\SRL_SIG[0][15]_i_7_n_7 ,\SRL_SIG[0][15]_i_8_n_7 }));
  CARRY4 \SRL_SIG_reg[0][19]_i_1 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][19]_i_1_n_7 ,\SRL_SIG_reg[0][19]_i_1_n_8 ,\SRL_SIG_reg[0][19]_i_1_n_9 ,\SRL_SIG_reg[0][19]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][19]_i_2_n_7 ,\SRL_SIG[0][19]_i_3_n_7 ,\SRL_SIG[0][19]_i_4_n_7 ,1'b0}),
        .O(D[19:16]),
        .S({\SRL_SIG[0][19]_i_5_n_7 ,\SRL_SIG[0][19]_i_6_n_7 ,\SRL_SIG[0][19]_i_7_n_7 ,\SRL_SIG[0][19]_i_8_n_7 }));
  CARRY4 \SRL_SIG_reg[0][23]_i_1 
       (.CI(\SRL_SIG_reg[0][19]_i_1_n_7 ),
        .CO({\NLW_SRL_SIG_reg[0][23]_i_1_CO_UNCONNECTED [3],\SRL_SIG_reg[0][23]_i_1_n_8 ,\SRL_SIG_reg[0][23]_i_1_n_9 ,\SRL_SIG_reg[0][23]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\SRL_SIG[0][23]_i_2_n_7 ,\SRL_SIG[0][23]_i_3_n_7 ,\SRL_SIG[0][23]_i_4_n_7 }),
        .O(D[23:20]),
        .S({\SRL_SIG[0][23]_i_5_n_7 ,\SRL_SIG[0][23]_i_6_n_7 ,\SRL_SIG[0][23]_i_7_n_7 ,\SRL_SIG[0][23]_i_8_n_7 }));
  CARRY4 \SRL_SIG_reg[0][27]_i_1 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][27]_i_1_n_7 ,\SRL_SIG_reg[0][27]_i_1_n_8 ,\SRL_SIG_reg[0][27]_i_1_n_9 ,\SRL_SIG_reg[0][27]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][27]_i_2_n_7 ,\SRL_SIG[0][27]_i_3_n_7 ,\SRL_SIG[0][27]_i_4_n_7 ,1'b0}),
        .O(D[27:24]),
        .S({\SRL_SIG[0][27]_i_5_n_7 ,\SRL_SIG[0][27]_i_6_n_7 ,\SRL_SIG[0][27]_i_7_n_7 ,\SRL_SIG[0][27]_i_8_n_7 }));
  CARRY4 \SRL_SIG_reg[0][31]_i_2 
       (.CI(\SRL_SIG_reg[0][27]_i_1_n_7 ),
        .CO({\NLW_SRL_SIG_reg[0][31]_i_2_CO_UNCONNECTED [3],\SRL_SIG_reg[0][31]_i_2_n_8 ,\SRL_SIG_reg[0][31]_i_2_n_9 ,\SRL_SIG_reg[0][31]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\SRL_SIG[0][31]_i_3_n_7 ,\SRL_SIG[0][31]_i_4_n_7 ,\SRL_SIG[0][31]_i_5_n_7 }),
        .O(D[31:28]),
        .S({\SRL_SIG[0][31]_i_6_n_7 ,\SRL_SIG[0][31]_i_7_n_7 ,\SRL_SIG[0][31]_i_8_n_7 ,\SRL_SIG[0][31]_i_9_n_7 }));
  CARRY4 \SRL_SIG_reg[0][3]_i_1__0 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][3]_i_1__0_n_7 ,\SRL_SIG_reg[0][3]_i_1__0_n_8 ,\SRL_SIG_reg[0][3]_i_1__0_n_9 ,\SRL_SIG_reg[0][3]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({\SRL_SIG[0][3]_i_2__0_n_7 ,\SRL_SIG[0][3]_i_3__0_n_7 ,\SRL_SIG[0][3]_i_4_n_7 ,1'b0}),
        .O(D[3:0]),
        .S({\SRL_SIG[0][3]_i_5_n_7 ,\SRL_SIG[0][3]_i_6_n_7 ,\SRL_SIG[0][3]_i_7_n_7 ,\SRL_SIG[0][3]_i_8_n_7 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_1 
       (.CI(\SRL_SIG_reg[0][3]_i_1__0_n_7 ),
        .CO({\NLW_SRL_SIG_reg[0][7]_i_1_CO_UNCONNECTED [3],\SRL_SIG_reg[0][7]_i_1_n_8 ,\SRL_SIG_reg[0][7]_i_1_n_9 ,\SRL_SIG_reg[0][7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\SRL_SIG[0][7]_i_2__3_n_7 ,\SRL_SIG[0][7]_i_3__0_n_7 ,\SRL_SIG[0][7]_i_4__0_n_7 }),
        .O(D[7:4]),
        .S({\SRL_SIG[0][7]_i_5__0_n_7 ,\SRL_SIG[0][7]_i_6_n_7 ,\SRL_SIG[0][7]_i_7_n_7 ,\SRL_SIG[0][7]_i_8_n_7 }));
  LUT6 #(
    .INIT(64'h2333233323333333)) 
    \ap_CS_fsm[0]_i_1__18 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_7_[1] ),
        .I2(Q[0]),
        .I3(Conv1DMac_new406_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_Relu1D407_U0_full_n),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hEFFF0F0F)) 
    \ap_CS_fsm[1]_i_1__18 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(Q[0]),
        .I2(\ap_CS_fsm[1]_i_2__15_n_7 ),
        .I3(\ap_CS_fsm[2]_i_2__12_n_7 ),
        .I4(\ap_CS_fsm_reg_n_7_[1] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \ap_CS_fsm[1]_i_2__15 
       (.I0(Q[0]),
        .I1(Conv1DMac_new406_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_Relu1D407_U0_full_n),
        .O(\ap_CS_fsm[1]_i_2__15_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[2]_i_1__12 
       (.I0(\ap_CS_fsm[2]_i_2__12_n_7 ),
        .I1(\ap_CS_fsm_reg_n_7_[1] ),
        .I2(ap_block_pp0_stage0_subdone),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h4040FF40)) 
    \ap_CS_fsm[2]_i_2__12 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(exitcond_flatten3_fu_275_p2),
        .I3(ap_enable_reg_pp0_iter4_reg_n_7),
        .I4(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm[2]_i_2__12_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_7_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8A8A008A8A8A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1__8
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[1]_i_2__15_n_7 ),
        .I3(exitcond_flatten3_fu_275_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\ap_CS_fsm_reg_n_7_[1] ),
        .O(ap_enable_reg_pp0_iter0_i_1__8_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__8_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h888800A0)) 
    ap_enable_reg_pp0_iter1_i_1__15
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_flatten3_fu_275_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__15_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__15_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_7),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1__2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__2_n_7),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h88A000A0)) 
    ap_enable_reg_pp0_iter4_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_7),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\ap_CS_fsm[1]_i_2__15_n_7 ),
        .O(ap_enable_reg_pp0_iter4_i_1__2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1__2_n_7),
        .Q(ap_enable_reg_pp0_iter4_reg_n_7),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond_flatten3_reg_1202[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_7_[1] ),
        .I1(ap_block_pp0_stage0_subdone),
        .O(exitcond_flatten3_reg_12020));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \exitcond_flatten3_reg_1202[0]_i_2 
       (.I0(indvar_flatten3_reg_199_reg[16]),
        .I1(indvar_flatten3_reg_199_reg[17]),
        .I2(indvar_flatten3_reg_199_reg[0]),
        .I3(indvar_flatten3_reg_199_reg[18]),
        .I4(\exitcond_flatten3_reg_1202[0]_i_4_n_7 ),
        .I5(\exitcond_flatten3_reg_1202[0]_i_5_n_7 ),
        .O(exitcond_flatten3_fu_275_p2));
  LUT6 #(
    .INIT(64'h04FF040404040404)) 
    \exitcond_flatten3_reg_1202[0]_i_3 
       (.I0(cnv_41_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten3_reg_1202_pp0_iter1_reg_reg_n_7_[0] ),
        .I3(cnv_42PRL_V_V_full_n),
        .I4(\tmp_62_reg_1229_pp0_iter3_reg_reg_n_7_[0] ),
        .I5(ap_enable_reg_pp0_iter4_reg_n_7),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'h00010000)) 
    \exitcond_flatten3_reg_1202[0]_i_4 
       (.I0(indvar_flatten3_reg_199_reg[3]),
        .I1(indvar_flatten3_reg_199_reg[4]),
        .I2(indvar_flatten3_reg_199_reg[1]),
        .I3(indvar_flatten3_reg_199_reg[2]),
        .I4(\exitcond_flatten3_reg_1202[0]_i_6_n_7 ),
        .O(\exitcond_flatten3_reg_1202[0]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \exitcond_flatten3_reg_1202[0]_i_5 
       (.I0(indvar_flatten3_reg_199_reg[13]),
        .I1(indvar_flatten3_reg_199_reg[14]),
        .I2(indvar_flatten3_reg_199_reg[19]),
        .I3(indvar_flatten3_reg_199_reg[15]),
        .I4(\exitcond_flatten3_reg_1202[0]_i_7_n_7 ),
        .O(\exitcond_flatten3_reg_1202[0]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten3_reg_1202[0]_i_6 
       (.I0(indvar_flatten3_reg_199_reg[8]),
        .I1(indvar_flatten3_reg_199_reg[7]),
        .I2(indvar_flatten3_reg_199_reg[6]),
        .I3(indvar_flatten3_reg_199_reg[5]),
        .O(\exitcond_flatten3_reg_1202[0]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten3_reg_1202[0]_i_7 
       (.I0(indvar_flatten3_reg_199_reg[12]),
        .I1(indvar_flatten3_reg_199_reg[11]),
        .I2(indvar_flatten3_reg_199_reg[10]),
        .I3(indvar_flatten3_reg_199_reg[9]),
        .O(\exitcond_flatten3_reg_1202[0]_i_7_n_7 ));
  FDRE \exitcond_flatten3_reg_1202_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten3_reg_12020),
        .D(exitcond_flatten3_reg_1202),
        .Q(\exitcond_flatten3_reg_1202_pp0_iter1_reg_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \exitcond_flatten3_reg_1202_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(\exitcond_flatten3_reg_1202_pp0_iter1_reg_reg_n_7_[0] ),
        .Q(exitcond_flatten3_reg_1202_pp0_iter2_reg),
        .R(1'b0));
  FDRE \exitcond_flatten3_reg_1202_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten3_reg_12020),
        .D(exitcond_flatten3_fu_275_p2),
        .Q(exitcond_flatten3_reg_1202),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten3_reg_199[0]_i_2 
       (.I0(indvar_flatten3_reg_199_reg[0]),
        .O(\indvar_flatten3_reg_199[0]_i_2_n_7 ));
  FDRE \indvar_flatten3_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten3_reg_199_reg[0]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  CARRY4 \indvar_flatten3_reg_199_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten3_reg_199_reg[0]_i_1_n_7 ,\indvar_flatten3_reg_199_reg[0]_i_1_n_8 ,\indvar_flatten3_reg_199_reg[0]_i_1_n_9 ,\indvar_flatten3_reg_199_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten3_reg_199_reg[0]_i_1_n_11 ,\indvar_flatten3_reg_199_reg[0]_i_1_n_12 ,\indvar_flatten3_reg_199_reg[0]_i_1_n_13 ,\indvar_flatten3_reg_199_reg[0]_i_1_n_14 }),
        .S({indvar_flatten3_reg_199_reg[3:1],\indvar_flatten3_reg_199[0]_i_2_n_7 }));
  FDRE \indvar_flatten3_reg_199_reg[10] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten3_reg_199_reg[10]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten3_reg_199_reg[11] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten3_reg_199_reg[11]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten3_reg_199_reg[12] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[12]_i_1_n_14 ),
        .Q(indvar_flatten3_reg_199_reg[12]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  CARRY4 \indvar_flatten3_reg_199_reg[12]_i_1 
       (.CI(\indvar_flatten3_reg_199_reg[8]_i_1_n_7 ),
        .CO({\indvar_flatten3_reg_199_reg[12]_i_1_n_7 ,\indvar_flatten3_reg_199_reg[12]_i_1_n_8 ,\indvar_flatten3_reg_199_reg[12]_i_1_n_9 ,\indvar_flatten3_reg_199_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten3_reg_199_reg[12]_i_1_n_11 ,\indvar_flatten3_reg_199_reg[12]_i_1_n_12 ,\indvar_flatten3_reg_199_reg[12]_i_1_n_13 ,\indvar_flatten3_reg_199_reg[12]_i_1_n_14 }),
        .S(indvar_flatten3_reg_199_reg[15:12]));
  FDRE \indvar_flatten3_reg_199_reg[13] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten3_reg_199_reg[13]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten3_reg_199_reg[14] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[12]_i_1_n_12 ),
        .Q(indvar_flatten3_reg_199_reg[14]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten3_reg_199_reg[15] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten3_reg_199_reg[15]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten3_reg_199_reg[16] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten3_reg_199_reg[16]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  CARRY4 \indvar_flatten3_reg_199_reg[16]_i_1 
       (.CI(\indvar_flatten3_reg_199_reg[12]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten3_reg_199_reg[16]_i_1_CO_UNCONNECTED [3],\indvar_flatten3_reg_199_reg[16]_i_1_n_8 ,\indvar_flatten3_reg_199_reg[16]_i_1_n_9 ,\indvar_flatten3_reg_199_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten3_reg_199_reg[16]_i_1_n_11 ,\indvar_flatten3_reg_199_reg[16]_i_1_n_12 ,\indvar_flatten3_reg_199_reg[16]_i_1_n_13 ,\indvar_flatten3_reg_199_reg[16]_i_1_n_14 }),
        .S(indvar_flatten3_reg_199_reg[19:16]));
  FDRE \indvar_flatten3_reg_199_reg[17] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten3_reg_199_reg[17]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten3_reg_199_reg[18] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[16]_i_1_n_12 ),
        .Q(indvar_flatten3_reg_199_reg[18]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten3_reg_199_reg[19] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[16]_i_1_n_11 ),
        .Q(indvar_flatten3_reg_199_reg[19]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten3_reg_199_reg[1] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten3_reg_199_reg[1]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten3_reg_199_reg[2] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten3_reg_199_reg[2]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten3_reg_199_reg[3] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten3_reg_199_reg[3]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten3_reg_199_reg[4] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten3_reg_199_reg[4]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  CARRY4 \indvar_flatten3_reg_199_reg[4]_i_1 
       (.CI(\indvar_flatten3_reg_199_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten3_reg_199_reg[4]_i_1_n_7 ,\indvar_flatten3_reg_199_reg[4]_i_1_n_8 ,\indvar_flatten3_reg_199_reg[4]_i_1_n_9 ,\indvar_flatten3_reg_199_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten3_reg_199_reg[4]_i_1_n_11 ,\indvar_flatten3_reg_199_reg[4]_i_1_n_12 ,\indvar_flatten3_reg_199_reg[4]_i_1_n_13 ,\indvar_flatten3_reg_199_reg[4]_i_1_n_14 }),
        .S(indvar_flatten3_reg_199_reg[7:4]));
  FDRE \indvar_flatten3_reg_199_reg[5] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten3_reg_199_reg[5]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten3_reg_199_reg[6] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten3_reg_199_reg[6]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten3_reg_199_reg[7] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten3_reg_199_reg[7]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten3_reg_199_reg[8] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten3_reg_199_reg[8]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  CARRY4 \indvar_flatten3_reg_199_reg[8]_i_1 
       (.CI(\indvar_flatten3_reg_199_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten3_reg_199_reg[8]_i_1_n_7 ,\indvar_flatten3_reg_199_reg[8]_i_1_n_8 ,\indvar_flatten3_reg_199_reg[8]_i_1_n_9 ,\indvar_flatten3_reg_199_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten3_reg_199_reg[8]_i_1_n_11 ,\indvar_flatten3_reg_199_reg[8]_i_1_n_12 ,\indvar_flatten3_reg_199_reg[8]_i_1_n_13 ,\indvar_flatten3_reg_199_reg[8]_i_1_n_14 }),
        .S(indvar_flatten3_reg_199_reg[11:8]));
  FDRE \indvar_flatten3_reg_199_reg[9] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten3_reg_199_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten3_reg_199_reg[9]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \indvar_flatten_reg_210[0]_i_2 
       (.I0(exitcond_flatten_fu_287_p2),
        .I1(indvar_flatten_reg_210_reg[0]),
        .O(\indvar_flatten_reg_210[0]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_210[0]_i_3 
       (.I0(indvar_flatten_reg_210_reg[3]),
        .I1(exitcond_flatten_fu_287_p2),
        .O(\indvar_flatten_reg_210[0]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_210[0]_i_4 
       (.I0(indvar_flatten_reg_210_reg[2]),
        .I1(exitcond_flatten_fu_287_p2),
        .O(\indvar_flatten_reg_210[0]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_210[0]_i_5 
       (.I0(indvar_flatten_reg_210_reg[1]),
        .I1(exitcond_flatten_fu_287_p2),
        .O(\indvar_flatten_reg_210[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'hD)) 
    \indvar_flatten_reg_210[0]_i_6 
       (.I0(indvar_flatten_reg_210_reg[0]),
        .I1(exitcond_flatten_fu_287_p2),
        .O(\indvar_flatten_reg_210[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_210[12]_i_2 
       (.I0(indvar_flatten_reg_210_reg[13]),
        .I1(exitcond_flatten_fu_287_p2),
        .O(\indvar_flatten_reg_210[12]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_210[12]_i_3 
       (.I0(indvar_flatten_reg_210_reg[12]),
        .I1(exitcond_flatten_fu_287_p2),
        .O(\indvar_flatten_reg_210[12]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_210[4]_i_2 
       (.I0(indvar_flatten_reg_210_reg[7]),
        .I1(exitcond_flatten_fu_287_p2),
        .O(\indvar_flatten_reg_210[4]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_210[4]_i_3 
       (.I0(indvar_flatten_reg_210_reg[6]),
        .I1(exitcond_flatten_fu_287_p2),
        .O(\indvar_flatten_reg_210[4]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_210[4]_i_4 
       (.I0(indvar_flatten_reg_210_reg[5]),
        .I1(exitcond_flatten_fu_287_p2),
        .O(\indvar_flatten_reg_210[4]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_210[4]_i_5 
       (.I0(indvar_flatten_reg_210_reg[4]),
        .I1(exitcond_flatten_fu_287_p2),
        .O(\indvar_flatten_reg_210[4]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_210[8]_i_2 
       (.I0(indvar_flatten_reg_210_reg[11]),
        .I1(exitcond_flatten_fu_287_p2),
        .O(\indvar_flatten_reg_210[8]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_210[8]_i_3 
       (.I0(indvar_flatten_reg_210_reg[10]),
        .I1(exitcond_flatten_fu_287_p2),
        .O(\indvar_flatten_reg_210[8]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_210[8]_i_4 
       (.I0(indvar_flatten_reg_210_reg[9]),
        .I1(exitcond_flatten_fu_287_p2),
        .O(\indvar_flatten_reg_210[8]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_210[8]_i_5 
       (.I0(indvar_flatten_reg_210_reg[8]),
        .I1(exitcond_flatten_fu_287_p2),
        .O(\indvar_flatten_reg_210[8]_i_5_n_7 ));
  FDRE \indvar_flatten_reg_210_reg[0] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten_reg_210_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten_reg_210_reg[0]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  CARRY4 \indvar_flatten_reg_210_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_210_reg[0]_i_1_n_7 ,\indvar_flatten_reg_210_reg[0]_i_1_n_8 ,\indvar_flatten_reg_210_reg[0]_i_1_n_9 ,\indvar_flatten_reg_210_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\indvar_flatten_reg_210[0]_i_2_n_7 }),
        .O({\indvar_flatten_reg_210_reg[0]_i_1_n_11 ,\indvar_flatten_reg_210_reg[0]_i_1_n_12 ,\indvar_flatten_reg_210_reg[0]_i_1_n_13 ,\indvar_flatten_reg_210_reg[0]_i_1_n_14 }),
        .S({\indvar_flatten_reg_210[0]_i_3_n_7 ,\indvar_flatten_reg_210[0]_i_4_n_7 ,\indvar_flatten_reg_210[0]_i_5_n_7 ,\indvar_flatten_reg_210[0]_i_6_n_7 }));
  FDRE \indvar_flatten_reg_210_reg[10] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten_reg_210_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_210_reg[10]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten_reg_210_reg[11] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten_reg_210_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_210_reg[11]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten_reg_210_reg[12] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten_reg_210_reg[12]_i_1_n_14 ),
        .Q(indvar_flatten_reg_210_reg[12]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  CARRY4 \indvar_flatten_reg_210_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_210_reg[8]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten_reg_210_reg[12]_i_1_CO_UNCONNECTED [3:1],\indvar_flatten_reg_210_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_210_reg[12]_i_1_O_UNCONNECTED [3:2],\indvar_flatten_reg_210_reg[12]_i_1_n_13 ,\indvar_flatten_reg_210_reg[12]_i_1_n_14 }),
        .S({1'b0,1'b0,\indvar_flatten_reg_210[12]_i_2_n_7 ,\indvar_flatten_reg_210[12]_i_3_n_7 }));
  FDRE \indvar_flatten_reg_210_reg[13] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten_reg_210_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten_reg_210_reg[13]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten_reg_210_reg[1] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten_reg_210_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten_reg_210_reg[1]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten_reg_210_reg[2] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten_reg_210_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten_reg_210_reg[2]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten_reg_210_reg[3] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten_reg_210_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten_reg_210_reg[3]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten_reg_210_reg[4] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten_reg_210_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten_reg_210_reg[4]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  CARRY4 \indvar_flatten_reg_210_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_210_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten_reg_210_reg[4]_i_1_n_7 ,\indvar_flatten_reg_210_reg[4]_i_1_n_8 ,\indvar_flatten_reg_210_reg[4]_i_1_n_9 ,\indvar_flatten_reg_210_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_210_reg[4]_i_1_n_11 ,\indvar_flatten_reg_210_reg[4]_i_1_n_12 ,\indvar_flatten_reg_210_reg[4]_i_1_n_13 ,\indvar_flatten_reg_210_reg[4]_i_1_n_14 }),
        .S({\indvar_flatten_reg_210[4]_i_2_n_7 ,\indvar_flatten_reg_210[4]_i_3_n_7 ,\indvar_flatten_reg_210[4]_i_4_n_7 ,\indvar_flatten_reg_210[4]_i_5_n_7 }));
  FDRE \indvar_flatten_reg_210_reg[5] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten_reg_210_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten_reg_210_reg[5]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten_reg_210_reg[6] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten_reg_210_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten_reg_210_reg[6]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten_reg_210_reg[7] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten_reg_210_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten_reg_210_reg[7]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \indvar_flatten_reg_210_reg[8] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten_reg_210_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_210_reg[8]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  CARRY4 \indvar_flatten_reg_210_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_210_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten_reg_210_reg[8]_i_1_n_7 ,\indvar_flatten_reg_210_reg[8]_i_1_n_8 ,\indvar_flatten_reg_210_reg[8]_i_1_n_9 ,\indvar_flatten_reg_210_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_210_reg[8]_i_1_n_11 ,\indvar_flatten_reg_210_reg[8]_i_1_n_12 ,\indvar_flatten_reg_210_reg[8]_i_1_n_13 ,\indvar_flatten_reg_210_reg[8]_i_1_n_14 }),
        .S({\indvar_flatten_reg_210[8]_i_2_n_7 ,\indvar_flatten_reg_210[8]_i_3_n_7 ,\indvar_flatten_reg_210[8]_i_4_n_7 ,\indvar_flatten_reg_210[8]_i_5_n_7 }));
  FDRE \indvar_flatten_reg_210_reg[9] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(\indvar_flatten_reg_210_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_210_reg[9]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFDF00200020FFDF)) 
    \mOutPtr[0]_i_1__16 
       (.I0(cnv_41_V_V_empty_n),
        .I1(\exitcond_flatten3_reg_1202_pp0_iter1_reg_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \mOutPtr[1]_i_2__16 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten3_reg_1202_pp0_iter1_reg_reg_n_7_[0] ),
        .I3(cnv_41_V_V_empty_n),
        .I4(\mOutPtr_reg[0] ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h5575FFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__17 
       (.I0(\tmp_62_reg_1229_pp0_iter3_reg_reg_n_7_[0] ),
        .I1(\exitcond_flatten3_reg_1202_pp0_iter1_reg_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(cnv_41_V_V_empty_n),
        .I4(ap_enable_reg_pp0_iter4_reg_n_7),
        .I5(cnv_42PRL_V_V_full_n),
        .O(\tmp_62_reg_1229_pp0_iter3_reg_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__38 
       (.I0(start_once_reg),
        .I1(Conv1DMac_new406_U0_ap_start),
        .I2(start_for_Relu1D407_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h0000FFDF)) 
    \mOutPtr[1]_i_3__14 
       (.I0(cnv_41_V_V_empty_n),
        .I1(\exitcond_flatten3_reg_1202_pp0_iter1_reg_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\mOutPtr_reg[0] ),
        .O(internal_empty_n_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_1_fu_118[3]_i_2 
       (.I0(tmp1_reg_1288[3]),
        .I1(macRegisters_0_V_1_fu_118_reg__0[3]),
        .O(\macRegisters_0_V_1_fu_118[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_1_fu_118[3]_i_3 
       (.I0(tmp1_reg_1288[2]),
        .I1(macRegisters_0_V_1_fu_118_reg__0[2]),
        .O(\macRegisters_0_V_1_fu_118[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_1_fu_118[3]_i_4 
       (.I0(tmp1_reg_1288[1]),
        .I1(macRegisters_0_V_1_fu_118_reg__0[1]),
        .O(\macRegisters_0_V_1_fu_118[3]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_1_fu_118[3]_i_5 
       (.I0(tmp1_reg_1288[0]),
        .I1(macRegisters_0_V_1_fu_118_reg__0[0]),
        .O(\macRegisters_0_V_1_fu_118[3]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h7545)) 
    \macRegisters_0_V_1_fu_118[7]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2__15_n_7 ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter4_reg_n_7),
        .I3(\tmp_62_reg_1229_pp0_iter3_reg_reg_n_7_[0] ),
        .O(clear));
  LUT5 #(
    .INIT(32'h0000AA8A)) 
    \macRegisters_0_V_1_fu_118[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_7),
        .I1(cnv_41_V_V_empty_n),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\exitcond_flatten3_reg_1202_pp0_iter1_reg_reg_n_7_[0] ),
        .I4(\tmp_62_reg_1229_pp0_iter3_reg_reg_n_7_[0] ),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \macRegisters_0_V_1_fu_118[7]_i_4 
       (.I0(macRegisters_0_V_1_fu_118_reg__0[5]),
        .O(\macRegisters_0_V_1_fu_118[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \macRegisters_0_V_1_fu_118[7]_i_5 
       (.I0(macRegisters_0_V_1_fu_118_reg__0[6]),
        .I1(macRegisters_0_V_1_fu_118_reg__0[7]),
        .O(\macRegisters_0_V_1_fu_118[7]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \macRegisters_0_V_1_fu_118[7]_i_6 
       (.I0(macRegisters_0_V_1_fu_118_reg__0[5]),
        .I1(macRegisters_0_V_1_fu_118_reg__0[6]),
        .O(\macRegisters_0_V_1_fu_118[7]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_1_fu_118[7]_i_7 
       (.I0(macRegisters_0_V_1_fu_118_reg__0[5]),
        .I1(tmp1_reg_1288[5]),
        .O(\macRegisters_0_V_1_fu_118[7]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_1_fu_118[7]_i_8 
       (.I0(tmp1_reg_1288[4]),
        .I1(macRegisters_0_V_1_fu_118_reg__0[4]),
        .O(\macRegisters_0_V_1_fu_118[7]_i_8_n_7 ));
  FDRE \macRegisters_0_V_1_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_0_V_fu_808_p2[0]),
        .Q(macRegisters_0_V_1_fu_118_reg__0[0]),
        .R(clear));
  FDRE \macRegisters_0_V_1_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_0_V_fu_808_p2[1]),
        .Q(macRegisters_0_V_1_fu_118_reg__0[1]),
        .R(clear));
  FDRE \macRegisters_0_V_1_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_0_V_fu_808_p2[2]),
        .Q(macRegisters_0_V_1_fu_118_reg__0[2]),
        .R(clear));
  FDRE \macRegisters_0_V_1_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_0_V_fu_808_p2[3]),
        .Q(macRegisters_0_V_1_fu_118_reg__0[3]),
        .R(clear));
  CARRY4 \macRegisters_0_V_1_fu_118_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_0_V_1_fu_118_reg[3]_i_1_n_7 ,\macRegisters_0_V_1_fu_118_reg[3]_i_1_n_8 ,\macRegisters_0_V_1_fu_118_reg[3]_i_1_n_9 ,\macRegisters_0_V_1_fu_118_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(tmp1_reg_1288[3:0]),
        .O(macRegisters_0_V_fu_808_p2[3:0]),
        .S({\macRegisters_0_V_1_fu_118[3]_i_2_n_7 ,\macRegisters_0_V_1_fu_118[3]_i_3_n_7 ,\macRegisters_0_V_1_fu_118[3]_i_4_n_7 ,\macRegisters_0_V_1_fu_118[3]_i_5_n_7 }));
  FDRE \macRegisters_0_V_1_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_0_V_fu_808_p2[4]),
        .Q(macRegisters_0_V_1_fu_118_reg__0[4]),
        .R(clear));
  FDRE \macRegisters_0_V_1_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_0_V_fu_808_p2[5]),
        .Q(macRegisters_0_V_1_fu_118_reg__0[5]),
        .R(clear));
  FDRE \macRegisters_0_V_1_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_0_V_fu_808_p2[6]),
        .Q(macRegisters_0_V_1_fu_118_reg__0[6]),
        .R(clear));
  FDRE \macRegisters_0_V_1_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_0_V_fu_808_p2[7]),
        .Q(macRegisters_0_V_1_fu_118_reg__0[7]),
        .R(clear));
  CARRY4 \macRegisters_0_V_1_fu_118_reg[7]_i_3 
       (.CI(\macRegisters_0_V_1_fu_118_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_0_V_1_fu_118_reg[7]_i_3_CO_UNCONNECTED [3],\macRegisters_0_V_1_fu_118_reg[7]_i_3_n_8 ,\macRegisters_0_V_1_fu_118_reg[7]_i_3_n_9 ,\macRegisters_0_V_1_fu_118_reg[7]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_0_V_1_fu_118_reg__0[5],\macRegisters_0_V_1_fu_118[7]_i_4_n_7 ,tmp1_reg_1288[4]}),
        .O(macRegisters_0_V_fu_808_p2[7:4]),
        .S({\macRegisters_0_V_1_fu_118[7]_i_5_n_7 ,\macRegisters_0_V_1_fu_118[7]_i_6_n_7 ,\macRegisters_0_V_1_fu_118[7]_i_7_n_7 ,\macRegisters_0_V_1_fu_118[7]_i_8_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_1_fu_122[3]_i_2 
       (.I0(tmp2_reg_1293[3]),
        .I1(macRegisters_1_V_1_fu_122_reg__0[3]),
        .O(\macRegisters_1_V_1_fu_122[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_1_fu_122[3]_i_3 
       (.I0(tmp2_reg_1293[2]),
        .I1(macRegisters_1_V_1_fu_122_reg__0[2]),
        .O(\macRegisters_1_V_1_fu_122[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_1_fu_122[3]_i_4 
       (.I0(tmp2_reg_1293[1]),
        .I1(macRegisters_1_V_1_fu_122_reg__0[1]),
        .O(\macRegisters_1_V_1_fu_122[3]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_1_fu_122[3]_i_5 
       (.I0(tmp2_reg_1293[0]),
        .I1(macRegisters_1_V_1_fu_122_reg__0[0]),
        .O(\macRegisters_1_V_1_fu_122[3]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \macRegisters_1_V_1_fu_122[7]_i_2 
       (.I0(macRegisters_1_V_1_fu_122_reg__0[5]),
        .O(\macRegisters_1_V_1_fu_122[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \macRegisters_1_V_1_fu_122[7]_i_3 
       (.I0(macRegisters_1_V_1_fu_122_reg__0[6]),
        .I1(macRegisters_1_V_1_fu_122_reg__0[7]),
        .O(\macRegisters_1_V_1_fu_122[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \macRegisters_1_V_1_fu_122[7]_i_4 
       (.I0(macRegisters_1_V_1_fu_122_reg__0[5]),
        .I1(macRegisters_1_V_1_fu_122_reg__0[6]),
        .O(\macRegisters_1_V_1_fu_122[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_1_fu_122[7]_i_5 
       (.I0(macRegisters_1_V_1_fu_122_reg__0[5]),
        .I1(tmp2_reg_1293[5]),
        .O(\macRegisters_1_V_1_fu_122[7]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_1_fu_122[7]_i_6 
       (.I0(tmp2_reg_1293[4]),
        .I1(macRegisters_1_V_1_fu_122_reg__0[4]),
        .O(\macRegisters_1_V_1_fu_122[7]_i_6_n_7 ));
  FDRE \macRegisters_1_V_1_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_1_V_fu_817_p2[0]),
        .Q(macRegisters_1_V_1_fu_122_reg__0[0]),
        .R(clear));
  FDRE \macRegisters_1_V_1_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_1_V_fu_817_p2[1]),
        .Q(macRegisters_1_V_1_fu_122_reg__0[1]),
        .R(clear));
  FDRE \macRegisters_1_V_1_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_1_V_fu_817_p2[2]),
        .Q(macRegisters_1_V_1_fu_122_reg__0[2]),
        .R(clear));
  FDRE \macRegisters_1_V_1_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_1_V_fu_817_p2[3]),
        .Q(macRegisters_1_V_1_fu_122_reg__0[3]),
        .R(clear));
  CARRY4 \macRegisters_1_V_1_fu_122_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_1_V_1_fu_122_reg[3]_i_1_n_7 ,\macRegisters_1_V_1_fu_122_reg[3]_i_1_n_8 ,\macRegisters_1_V_1_fu_122_reg[3]_i_1_n_9 ,\macRegisters_1_V_1_fu_122_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(tmp2_reg_1293[3:0]),
        .O(macRegisters_1_V_fu_817_p2[3:0]),
        .S({\macRegisters_1_V_1_fu_122[3]_i_2_n_7 ,\macRegisters_1_V_1_fu_122[3]_i_3_n_7 ,\macRegisters_1_V_1_fu_122[3]_i_4_n_7 ,\macRegisters_1_V_1_fu_122[3]_i_5_n_7 }));
  FDRE \macRegisters_1_V_1_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_1_V_fu_817_p2[4]),
        .Q(macRegisters_1_V_1_fu_122_reg__0[4]),
        .R(clear));
  FDRE \macRegisters_1_V_1_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_1_V_fu_817_p2[5]),
        .Q(macRegisters_1_V_1_fu_122_reg__0[5]),
        .R(clear));
  FDRE \macRegisters_1_V_1_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_1_V_fu_817_p2[6]),
        .Q(macRegisters_1_V_1_fu_122_reg__0[6]),
        .R(clear));
  FDRE \macRegisters_1_V_1_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_1_V_fu_817_p2[7]),
        .Q(macRegisters_1_V_1_fu_122_reg__0[7]),
        .R(clear));
  CARRY4 \macRegisters_1_V_1_fu_122_reg[7]_i_1 
       (.CI(\macRegisters_1_V_1_fu_122_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_1_V_1_fu_122_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_1_V_1_fu_122_reg[7]_i_1_n_8 ,\macRegisters_1_V_1_fu_122_reg[7]_i_1_n_9 ,\macRegisters_1_V_1_fu_122_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_1_V_1_fu_122_reg__0[5],\macRegisters_1_V_1_fu_122[7]_i_2_n_7 ,tmp2_reg_1293[4]}),
        .O(macRegisters_1_V_fu_817_p2[7:4]),
        .S({\macRegisters_1_V_1_fu_122[7]_i_3_n_7 ,\macRegisters_1_V_1_fu_122[7]_i_4_n_7 ,\macRegisters_1_V_1_fu_122[7]_i_5_n_7 ,\macRegisters_1_V_1_fu_122[7]_i_6_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_1_fu_126[3]_i_2 
       (.I0(tmp3_reg_1298[3]),
        .I1(macRegisters_2_V_1_fu_126_reg__0[3]),
        .O(\macRegisters_2_V_1_fu_126[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_1_fu_126[3]_i_3 
       (.I0(tmp3_reg_1298[2]),
        .I1(macRegisters_2_V_1_fu_126_reg__0[2]),
        .O(\macRegisters_2_V_1_fu_126[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_1_fu_126[3]_i_4 
       (.I0(tmp3_reg_1298[1]),
        .I1(macRegisters_2_V_1_fu_126_reg__0[1]),
        .O(\macRegisters_2_V_1_fu_126[3]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_1_fu_126[3]_i_5 
       (.I0(tmp3_reg_1298[0]),
        .I1(macRegisters_2_V_1_fu_126_reg__0[0]),
        .O(\macRegisters_2_V_1_fu_126[3]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \macRegisters_2_V_1_fu_126[7]_i_2 
       (.I0(macRegisters_2_V_1_fu_126_reg__0[5]),
        .O(\macRegisters_2_V_1_fu_126[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \macRegisters_2_V_1_fu_126[7]_i_3 
       (.I0(macRegisters_2_V_1_fu_126_reg__0[6]),
        .I1(macRegisters_2_V_1_fu_126_reg__0[7]),
        .O(\macRegisters_2_V_1_fu_126[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \macRegisters_2_V_1_fu_126[7]_i_4 
       (.I0(macRegisters_2_V_1_fu_126_reg__0[5]),
        .I1(macRegisters_2_V_1_fu_126_reg__0[6]),
        .O(\macRegisters_2_V_1_fu_126[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_1_fu_126[7]_i_5 
       (.I0(macRegisters_2_V_1_fu_126_reg__0[5]),
        .I1(tmp3_reg_1298[5]),
        .O(\macRegisters_2_V_1_fu_126[7]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_1_fu_126[7]_i_6 
       (.I0(tmp3_reg_1298[4]),
        .I1(macRegisters_2_V_1_fu_126_reg__0[4]),
        .O(\macRegisters_2_V_1_fu_126[7]_i_6_n_7 ));
  FDRE \macRegisters_2_V_1_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_2_V_fu_826_p2[0]),
        .Q(macRegisters_2_V_1_fu_126_reg__0[0]),
        .R(clear));
  FDRE \macRegisters_2_V_1_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_2_V_fu_826_p2[1]),
        .Q(macRegisters_2_V_1_fu_126_reg__0[1]),
        .R(clear));
  FDRE \macRegisters_2_V_1_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_2_V_fu_826_p2[2]),
        .Q(macRegisters_2_V_1_fu_126_reg__0[2]),
        .R(clear));
  FDRE \macRegisters_2_V_1_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_2_V_fu_826_p2[3]),
        .Q(macRegisters_2_V_1_fu_126_reg__0[3]),
        .R(clear));
  CARRY4 \macRegisters_2_V_1_fu_126_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_2_V_1_fu_126_reg[3]_i_1_n_7 ,\macRegisters_2_V_1_fu_126_reg[3]_i_1_n_8 ,\macRegisters_2_V_1_fu_126_reg[3]_i_1_n_9 ,\macRegisters_2_V_1_fu_126_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(tmp3_reg_1298[3:0]),
        .O(macRegisters_2_V_fu_826_p2[3:0]),
        .S({\macRegisters_2_V_1_fu_126[3]_i_2_n_7 ,\macRegisters_2_V_1_fu_126[3]_i_3_n_7 ,\macRegisters_2_V_1_fu_126[3]_i_4_n_7 ,\macRegisters_2_V_1_fu_126[3]_i_5_n_7 }));
  FDRE \macRegisters_2_V_1_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_2_V_fu_826_p2[4]),
        .Q(macRegisters_2_V_1_fu_126_reg__0[4]),
        .R(clear));
  FDRE \macRegisters_2_V_1_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_2_V_fu_826_p2[5]),
        .Q(macRegisters_2_V_1_fu_126_reg__0[5]),
        .R(clear));
  FDRE \macRegisters_2_V_1_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_2_V_fu_826_p2[6]),
        .Q(macRegisters_2_V_1_fu_126_reg__0[6]),
        .R(clear));
  FDRE \macRegisters_2_V_1_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_2_V_fu_826_p2[7]),
        .Q(macRegisters_2_V_1_fu_126_reg__0[7]),
        .R(clear));
  CARRY4 \macRegisters_2_V_1_fu_126_reg[7]_i_1 
       (.CI(\macRegisters_2_V_1_fu_126_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_2_V_1_fu_126_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_2_V_1_fu_126_reg[7]_i_1_n_8 ,\macRegisters_2_V_1_fu_126_reg[7]_i_1_n_9 ,\macRegisters_2_V_1_fu_126_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_2_V_1_fu_126_reg__0[5],\macRegisters_2_V_1_fu_126[7]_i_2_n_7 ,tmp3_reg_1298[4]}),
        .O(macRegisters_2_V_fu_826_p2[7:4]),
        .S({\macRegisters_2_V_1_fu_126[7]_i_3_n_7 ,\macRegisters_2_V_1_fu_126[7]_i_4_n_7 ,\macRegisters_2_V_1_fu_126[7]_i_5_n_7 ,\macRegisters_2_V_1_fu_126[7]_i_6_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_1_fu_130[3]_i_2 
       (.I0(tmp4_reg_1303[3]),
        .I1(macRegisters_3_V_1_fu_130_reg__0[3]),
        .O(\macRegisters_3_V_1_fu_130[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_1_fu_130[3]_i_3 
       (.I0(tmp4_reg_1303[2]),
        .I1(macRegisters_3_V_1_fu_130_reg__0[2]),
        .O(\macRegisters_3_V_1_fu_130[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_1_fu_130[3]_i_4 
       (.I0(tmp4_reg_1303[1]),
        .I1(macRegisters_3_V_1_fu_130_reg__0[1]),
        .O(\macRegisters_3_V_1_fu_130[3]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_1_fu_130[3]_i_5 
       (.I0(tmp4_reg_1303[0]),
        .I1(macRegisters_3_V_1_fu_130_reg__0[0]),
        .O(\macRegisters_3_V_1_fu_130[3]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \macRegisters_3_V_1_fu_130[7]_i_2 
       (.I0(macRegisters_3_V_1_fu_130_reg__0[5]),
        .O(\macRegisters_3_V_1_fu_130[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \macRegisters_3_V_1_fu_130[7]_i_3 
       (.I0(macRegisters_3_V_1_fu_130_reg__0[6]),
        .I1(macRegisters_3_V_1_fu_130_reg__0[7]),
        .O(\macRegisters_3_V_1_fu_130[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \macRegisters_3_V_1_fu_130[7]_i_4 
       (.I0(macRegisters_3_V_1_fu_130_reg__0[5]),
        .I1(macRegisters_3_V_1_fu_130_reg__0[6]),
        .O(\macRegisters_3_V_1_fu_130[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_1_fu_130[7]_i_5 
       (.I0(macRegisters_3_V_1_fu_130_reg__0[5]),
        .I1(tmp4_reg_1303[5]),
        .O(\macRegisters_3_V_1_fu_130[7]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_1_fu_130[7]_i_6 
       (.I0(tmp4_reg_1303[4]),
        .I1(macRegisters_3_V_1_fu_130_reg__0[4]),
        .O(\macRegisters_3_V_1_fu_130[7]_i_6_n_7 ));
  FDRE \macRegisters_3_V_1_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_3_V_fu_835_p2[0]),
        .Q(macRegisters_3_V_1_fu_130_reg__0[0]),
        .R(clear));
  FDRE \macRegisters_3_V_1_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_3_V_fu_835_p2[1]),
        .Q(macRegisters_3_V_1_fu_130_reg__0[1]),
        .R(clear));
  FDRE \macRegisters_3_V_1_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_3_V_fu_835_p2[2]),
        .Q(macRegisters_3_V_1_fu_130_reg__0[2]),
        .R(clear));
  FDRE \macRegisters_3_V_1_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_3_V_fu_835_p2[3]),
        .Q(macRegisters_3_V_1_fu_130_reg__0[3]),
        .R(clear));
  CARRY4 \macRegisters_3_V_1_fu_130_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_3_V_1_fu_130_reg[3]_i_1_n_7 ,\macRegisters_3_V_1_fu_130_reg[3]_i_1_n_8 ,\macRegisters_3_V_1_fu_130_reg[3]_i_1_n_9 ,\macRegisters_3_V_1_fu_130_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(tmp4_reg_1303[3:0]),
        .O(macRegisters_3_V_fu_835_p2[3:0]),
        .S({\macRegisters_3_V_1_fu_130[3]_i_2_n_7 ,\macRegisters_3_V_1_fu_130[3]_i_3_n_7 ,\macRegisters_3_V_1_fu_130[3]_i_4_n_7 ,\macRegisters_3_V_1_fu_130[3]_i_5_n_7 }));
  FDRE \macRegisters_3_V_1_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_3_V_fu_835_p2[4]),
        .Q(macRegisters_3_V_1_fu_130_reg__0[4]),
        .R(clear));
  FDRE \macRegisters_3_V_1_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_3_V_fu_835_p2[5]),
        .Q(macRegisters_3_V_1_fu_130_reg__0[5]),
        .R(clear));
  FDRE \macRegisters_3_V_1_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_3_V_fu_835_p2[6]),
        .Q(macRegisters_3_V_1_fu_130_reg__0[6]),
        .R(clear));
  FDRE \macRegisters_3_V_1_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(macRegisters_3_V_fu_835_p2[7]),
        .Q(macRegisters_3_V_1_fu_130_reg__0[7]),
        .R(clear));
  CARRY4 \macRegisters_3_V_1_fu_130_reg[7]_i_1 
       (.CI(\macRegisters_3_V_1_fu_130_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_3_V_1_fu_130_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_3_V_1_fu_130_reg[7]_i_1_n_8 ,\macRegisters_3_V_1_fu_130_reg[7]_i_1_n_9 ,\macRegisters_3_V_1_fu_130_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_3_V_1_fu_130_reg__0[5],\macRegisters_3_V_1_fu_130[7]_i_2_n_7 ,tmp4_reg_1303[4]}),
        .O(macRegisters_3_V_fu_835_p2[7:4]),
        .S({\macRegisters_3_V_1_fu_130[7]_i_3_n_7 ,\macRegisters_3_V_1_fu_130[7]_i_4_n_7 ,\macRegisters_3_V_1_fu_130[7]_i_5_n_7 ,\macRegisters_3_V_1_fu_130[7]_i_6_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \nm_reg_221[0]_i_1 
       (.I0(\sf_reg_232[7]_i_2_n_7 ),
        .I1(exitcond_flatten_fu_287_p2),
        .I2(\nm_reg_221_reg_n_7_[0] ),
        .I3(p_0_in10_out),
        .O(\nm_reg_221[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h04404040)) 
    \nm_reg_221[1]_i_1 
       (.I0(exitcond_flatten_fu_287_p2),
        .I1(\sf_reg_232[7]_i_2_n_7 ),
        .I2(\nm_reg_221_reg_n_7_[1] ),
        .I3(\nm_reg_221_reg_n_7_[0] ),
        .I4(p_0_in10_out),
        .O(\nm_reg_221[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0444444440000000)) 
    \nm_reg_221[2]_i_1 
       (.I0(exitcond_flatten_fu_287_p2),
        .I1(\sf_reg_232[7]_i_2_n_7 ),
        .I2(\nm_reg_221_reg_n_7_[0] ),
        .I3(p_0_in10_out),
        .I4(\nm_reg_221_reg_n_7_[1] ),
        .I5(\nm_reg_221_reg_n_7_[2] ),
        .O(\nm_reg_221[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \nm_reg_221[2]_i_2 
       (.I0(\nm_reg_221[2]_i_3_n_7 ),
        .I1(sf_reg_232[6]),
        .I2(sf_reg_232[7]),
        .I3(sf_reg_232[5]),
        .I4(sf_reg_232[4]),
        .I5(exitcond_flatten_fu_287_p2),
        .O(p_0_in10_out));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_221[2]_i_3 
       (.I0(sf_reg_232[1]),
        .I1(sf_reg_232[0]),
        .I2(sf_reg_232[3]),
        .I3(sf_reg_232[2]),
        .O(\nm_reg_221[2]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h6500)) 
    \nm_reg_221[3]_i_1 
       (.I0(\nm_reg_221[4]_i_3_n_7 ),
        .I1(exitcond_flatten_fu_287_p2),
        .I2(\nm_reg_221_reg_n_7_[3] ),
        .I3(\sf_reg_232[7]_i_2_n_7 ),
        .O(\nm_reg_221[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \nm_reg_221[4]_i_1 
       (.I0(\sf_reg_232[7]_i_2_n_7 ),
        .I1(start_for_Relu1D407_U0_full_n),
        .I2(start_once_reg),
        .I3(Conv1DMac_new406_U0_ap_start),
        .I4(Q[0]),
        .O(\nm_reg_221[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h21300000)) 
    \nm_reg_221[4]_i_2 
       (.I0(\nm_reg_221[4]_i_3_n_7 ),
        .I1(exitcond_flatten_fu_287_p2),
        .I2(\nm_reg_221_reg_n_7_[4] ),
        .I3(\nm_reg_221_reg_n_7_[3] ),
        .I4(\sf_reg_232[7]_i_2_n_7 ),
        .O(\nm_reg_221[4]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \nm_reg_221[4]_i_3 
       (.I0(exitcond_flatten_fu_287_p2),
        .I1(\nm_reg_221_reg_n_7_[0] ),
        .I2(\nm_reg_221_reg_n_7_[1] ),
        .I3(\nm_reg_221_reg_n_7_[2] ),
        .I4(p_0_in10_out),
        .O(\nm_reg_221[4]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \nm_reg_221[4]_i_4 
       (.I0(\nm_reg_221[4]_i_5_n_7 ),
        .I1(indvar_flatten_reg_210_reg[1]),
        .I2(indvar_flatten_reg_210_reg[0]),
        .I3(indvar_flatten_reg_210_reg[3]),
        .I4(indvar_flatten_reg_210_reg[2]),
        .I5(\nm_reg_221[4]_i_6_n_7 ),
        .O(exitcond_flatten_fu_287_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_221[4]_i_5 
       (.I0(indvar_flatten_reg_210_reg[7]),
        .I1(indvar_flatten_reg_210_reg[6]),
        .I2(indvar_flatten_reg_210_reg[5]),
        .I3(indvar_flatten_reg_210_reg[4]),
        .O(\nm_reg_221[4]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \nm_reg_221[4]_i_6 
       (.I0(indvar_flatten_reg_210_reg[8]),
        .I1(indvar_flatten_reg_210_reg[9]),
        .I2(indvar_flatten_reg_210_reg[10]),
        .I3(indvar_flatten_reg_210_reg[11]),
        .I4(indvar_flatten_reg_210_reg[13]),
        .I5(indvar_flatten_reg_210_reg[12]),
        .O(\nm_reg_221[4]_i_6_n_7 ));
  FDRE \nm_reg_221_reg[0] 
       (.C(ap_clk),
        .CE(\nm_reg_221[4]_i_1_n_7 ),
        .D(\nm_reg_221[0]_i_1_n_7 ),
        .Q(\nm_reg_221_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \nm_reg_221_reg[1] 
       (.C(ap_clk),
        .CE(\nm_reg_221[4]_i_1_n_7 ),
        .D(\nm_reg_221[1]_i_1_n_7 ),
        .Q(\nm_reg_221_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \nm_reg_221_reg[2] 
       (.C(ap_clk),
        .CE(\nm_reg_221[4]_i_1_n_7 ),
        .D(\nm_reg_221[2]_i_1_n_7 ),
        .Q(\nm_reg_221_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \nm_reg_221_reg[3] 
       (.C(ap_clk),
        .CE(\nm_reg_221[4]_i_1_n_7 ),
        .D(\nm_reg_221[3]_i_1_n_7 ),
        .Q(\nm_reg_221_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \nm_reg_221_reg[4] 
       (.C(ap_clk),
        .CE(\nm_reg_221[4]_i_1_n_7 ),
        .D(\nm_reg_221[4]_i_2_n_7 ),
        .Q(\nm_reg_221_reg_n_7_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \nm_t_mid2_reg_1211[0]_i_1 
       (.I0(exitcond_flatten_fu_287_p2),
        .I1(p_0_in10_out),
        .I2(\nm_reg_221_reg_n_7_[0] ),
        .O(\nm_t_mid2_reg_1211[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \nm_t_mid2_reg_1211[1]_i_1 
       (.I0(exitcond_flatten_fu_287_p2),
        .I1(p_0_in10_out),
        .I2(\nm_reg_221_reg_n_7_[0] ),
        .I3(\nm_reg_221_reg_n_7_[1] ),
        .O(\nm_t_mid2_reg_1211[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h15405500)) 
    \nm_t_mid2_reg_1211[2]_i_1 
       (.I0(exitcond_flatten_fu_287_p2),
        .I1(p_0_in10_out),
        .I2(\nm_reg_221_reg_n_7_[1] ),
        .I3(\nm_reg_221_reg_n_7_[2] ),
        .I4(\nm_reg_221_reg_n_7_[0] ),
        .O(\nm_t_mid2_reg_1211[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \nm_t_mid2_reg_1211[3]_i_1 
       (.I0(exitcond_flatten_fu_287_p2),
        .I1(p_0_in10_out),
        .I2(nm_t_mid2_fu_375_p3),
        .O(\nm_t_mid2_reg_1211[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h1555FFFF40000000)) 
    \nm_t_mid2_reg_1211[3]_i_2 
       (.I0(exitcond_flatten_fu_287_p2),
        .I1(\nm_reg_221_reg_n_7_[0] ),
        .I2(\nm_reg_221_reg_n_7_[1] ),
        .I3(\nm_reg_221_reg_n_7_[2] ),
        .I4(p_0_in10_out),
        .I5(\nm_reg_221_reg_n_7_[3] ),
        .O(nm_t_mid2_fu_375_p3));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h15405500)) 
    \nm_t_mid2_reg_1211[4]_i_1 
       (.I0(exitcond_flatten_fu_287_p2),
        .I1(p_0_in10_out),
        .I2(\nm_reg_221_reg_n_7_[3] ),
        .I3(\nm_reg_221_reg_n_7_[4] ),
        .I4(\nm_t_mid2_reg_1211[4]_i_2_n_7 ),
        .O(\nm_t_mid2_reg_1211[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \nm_t_mid2_reg_1211[4]_i_2 
       (.I0(\nm_reg_221_reg_n_7_[2] ),
        .I1(\nm_reg_221_reg_n_7_[1] ),
        .I2(\nm_reg_221_reg_n_7_[0] ),
        .I3(exitcond_flatten_fu_287_p2),
        .O(\nm_t_mid2_reg_1211[4]_i_2_n_7 ));
  FDRE \nm_t_mid2_reg_1211_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten3_reg_12020),
        .D(\nm_t_mid2_reg_1211_reg_n_7_[0] ),
        .Q(nm_t_mid2_reg_1211_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(exitcond_flatten3_reg_12020),
        .D(\nm_t_mid2_reg_1211_reg_n_7_[1] ),
        .Q(nm_t_mid2_reg_1211_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(exitcond_flatten3_reg_12020),
        .D(\nm_t_mid2_reg_1211_reg_n_7_[2] ),
        .Q(nm_t_mid2_reg_1211_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(exitcond_flatten3_reg_12020),
        .D(\nm_t_mid2_reg_1211_reg_n_7_[3] ),
        .Q(nm_t_mid2_reg_1211_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(exitcond_flatten3_reg_12020),
        .D(\nm_t_mid2_reg_1211_reg_n_7_[4] ),
        .Q(nm_t_mid2_reg_1211_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1211_pp0_iter1_reg[0]),
        .Q(nm_t_mid2_reg_1211_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1211_pp0_iter1_reg[1]),
        .Q(nm_t_mid2_reg_1211_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1211_pp0_iter1_reg[2]),
        .Q(nm_t_mid2_reg_1211_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1211_pp0_iter1_reg[3]),
        .Q(nm_t_mid2_reg_1211_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1211_pp0_iter1_reg[4]),
        .Q(nm_t_mid2_reg_1211_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1211_pp0_iter2_reg[0]),
        .Q(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1211_pp0_iter2_reg[1]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1211_pp0_iter2_reg[2]),
        .Q(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1211_pp0_iter2_reg[3]),
        .Q(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1211_pp0_iter2_reg[4]),
        .Q(\nm_t_mid2_reg_1211_pp0_iter3_reg_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_reg[0] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_12110),
        .D(\nm_t_mid2_reg_1211[0]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1211_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_reg[1] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_12110),
        .D(\nm_t_mid2_reg_1211[1]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1211_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_reg[2] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_12110),
        .D(\nm_t_mid2_reg_1211[2]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1211_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_reg[3] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_12110),
        .D(\nm_t_mid2_reg_1211[3]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1211_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1211_reg[4] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_12110),
        .D(\nm_t_mid2_reg_1211[4]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1211_reg_n_7_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sf_reg_232[0]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_232[0]),
        .O(sf_1_fu_407_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \sf_reg_232[1]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_232[1]),
        .I2(sf_reg_232[0]),
        .O(sf_1_fu_407_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \sf_reg_232[2]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_232[0]),
        .I2(sf_reg_232[1]),
        .I3(sf_reg_232[2]),
        .O(sf_1_fu_407_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \sf_reg_232[3]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_232[2]),
        .I2(sf_reg_232[1]),
        .I3(sf_reg_232[0]),
        .I4(sf_reg_232[3]),
        .O(sf_1_fu_407_p2[3]));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \sf_reg_232[4]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_232[3]),
        .I2(sf_reg_232[0]),
        .I3(sf_reg_232[1]),
        .I4(sf_reg_232[2]),
        .I5(sf_reg_232[4]),
        .O(sf_1_fu_407_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h2212)) 
    \sf_reg_232[5]_i_1 
       (.I0(sf_reg_232[5]),
        .I1(p_0_in1_out),
        .I2(sf_reg_232[4]),
        .I3(\sf_reg_232[7]_i_4_n_7 ),
        .O(sf_1_fu_407_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h51550400)) 
    \sf_reg_232[6]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_232[4]),
        .I2(\sf_reg_232[7]_i_4_n_7 ),
        .I3(sf_reg_232[5]),
        .I4(sf_reg_232[6]),
        .O(sf_1_fu_407_p2[6]));
  LUT5 #(
    .INIT(32'h0000E000)) 
    \sf_reg_232[7]_i_1 
       (.I0(start_for_Relu1D407_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DMac_new406_U0_ap_start),
        .I3(Q[0]),
        .I4(\sf_reg_232[7]_i_2_n_7 ),
        .O(\sf_reg_232[7]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sf_reg_232[7]_i_2 
       (.I0(nm_t_mid2_reg_12110),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\sf_reg_232[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h00DF00FF00200000)) 
    \sf_reg_232[7]_i_3 
       (.I0(sf_reg_232[5]),
        .I1(\sf_reg_232[7]_i_4_n_7 ),
        .I2(sf_reg_232[4]),
        .I3(p_0_in1_out),
        .I4(sf_reg_232[6]),
        .I5(sf_reg_232[7]),
        .O(sf_1_fu_407_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sf_reg_232[7]_i_4 
       (.I0(sf_reg_232[2]),
        .I1(sf_reg_232[1]),
        .I2(sf_reg_232[0]),
        .I3(sf_reg_232[3]),
        .O(\sf_reg_232[7]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sf_reg_232[7]_i_5 
       (.I0(p_0_in10_out),
        .I1(exitcond_flatten_fu_287_p2),
        .O(p_0_in1_out));
  FDRE \sf_reg_232_reg[0] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(sf_1_fu_407_p2[0]),
        .Q(sf_reg_232[0]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \sf_reg_232_reg[1] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(sf_1_fu_407_p2[1]),
        .Q(sf_reg_232[1]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \sf_reg_232_reg[2] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(sf_1_fu_407_p2[2]),
        .Q(sf_reg_232[2]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \sf_reg_232_reg[3] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(sf_1_fu_407_p2[3]),
        .Q(sf_reg_232[3]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \sf_reg_232_reg[4] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(sf_1_fu_407_p2[4]),
        .Q(sf_reg_232[4]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \sf_reg_232_reg[5] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(sf_1_fu_407_p2[5]),
        .Q(sf_reg_232[5]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \sf_reg_232_reg[6] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(sf_1_fu_407_p2[6]),
        .Q(sf_reg_232[6]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  FDRE \sf_reg_232_reg[7] 
       (.C(ap_clk),
        .CE(\sf_reg_232[7]_i_2_n_7 ),
        .D(sf_1_fu_407_p2[7]),
        .Q(sf_reg_232[7]),
        .R(\sf_reg_232[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h00EC)) 
    start_once_reg_i_1__15
       (.I0(Conv1DMac_new406_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Relu1D407_U0_full_n),
        .I3(Q[1]),
        .O(start_once_reg_i_1__15_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__15_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp1_reg_1288[0]_i_1 
       (.I0(\tmp1_reg_1288_reg[5]_i_4_n_11 ),
        .I1(\tmp1_reg_1288[3]_i_2_n_7 ),
        .I2(p_Val2_cast_cast_fu_464_p1[0]),
        .O(tmp1_fu_520_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp1_reg_1288[1]_i_1 
       (.I0(\tmp1_reg_1288[3]_i_2_n_7 ),
        .I1(\tmp1_reg_1288_reg[5]_i_4_n_11 ),
        .I2(p_Val2_cast_cast_fu_464_p1[0]),
        .I3(p_Val2_cast_cast_fu_464_p1[1]),
        .O(tmp1_fu_520_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp1_reg_1288[2]_i_1 
       (.I0(\tmp1_reg_1288[3]_i_2_n_7 ),
        .I1(p_Val2_cast_cast_fu_464_p1[0]),
        .I2(\tmp1_reg_1288_reg[5]_i_4_n_11 ),
        .I3(p_Val2_cast_cast_fu_464_p1[1]),
        .I4(p_Val2_cast_cast_fu_464_p1[2]),
        .O(tmp1_fu_520_p2[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp1_reg_1288[3]_i_1 
       (.I0(\tmp1_reg_1288[3]_i_2_n_7 ),
        .I1(p_Val2_cast_cast_fu_464_p1[1]),
        .I2(\tmp1_reg_1288_reg[5]_i_4_n_11 ),
        .I3(p_Val2_cast_cast_fu_464_p1[0]),
        .I4(p_Val2_cast_cast_fu_464_p1[2]),
        .I5(p_Val2_cast_cast_fu_464_p1[3]),
        .O(tmp1_fu_520_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp1_reg_1288[3]_i_2 
       (.I0(\tmp1_reg_1288[4]_i_3_n_7 ),
        .I1(p_Val2_cast_cast_fu_464_p1[4]),
        .O(\tmp1_reg_1288[3]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hA4)) 
    \tmp1_reg_1288[4]_i_1 
       (.I0(\tmp1_reg_1288[4]_i_2_n_7 ),
        .I1(\tmp1_reg_1288[4]_i_3_n_7 ),
        .I2(p_Val2_cast_cast_fu_464_p1[4]),
        .O(tmp1_fu_520_p2[4]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp1_reg_1288[4]_i_10 
       (.I0(weights9_m_weights_V_5_reg_1268[0]),
        .I1(tmp_V_reg_1263[1]),
        .I2(weights9_m_weights_V_5_reg_1268[1]),
        .I3(tmp_V_reg_1263[0]),
        .O(\tmp1_reg_1288[4]_i_10_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp1_reg_1288[4]_i_11 
       (.I0(tmp_V_reg_1263[0]),
        .I1(weights9_m_weights_V_5_reg_1268[0]),
        .O(\tmp1_reg_1288[4]_i_11_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp1_reg_1288[4]_i_12 
       (.I0(tmp_V_reg_1263[3]),
        .I1(weights9_m_weights_V_5_reg_1268[0]),
        .O(\tmp1_reg_1288[4]_i_12_n_7 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tmp1_reg_1288[4]_i_2 
       (.I0(p_Val2_cast_cast_fu_464_p1[2]),
        .I1(p_Val2_cast_cast_fu_464_p1[0]),
        .I2(\tmp1_reg_1288_reg[5]_i_4_n_11 ),
        .I3(p_Val2_cast_cast_fu_464_p1[1]),
        .I4(p_Val2_cast_cast_fu_464_p1[3]),
        .O(\tmp1_reg_1288[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp1_reg_1288[4]_i_3 
       (.I0(\tmp1_reg_1288_reg[5]_i_4_n_12 ),
        .I1(\tmp1_reg_1288_reg[4]_i_4_n_14 ),
        .I2(\tmp1_reg_1288_reg[5]_i_4_n_14 ),
        .I3(\tmp1_reg_1288_reg[5]_i_4_n_13 ),
        .I4(\tmp1_reg_1288_reg[4]_i_4_n_12 ),
        .I5(\tmp1_reg_1288_reg[4]_i_4_n_13 ),
        .O(\tmp1_reg_1288[4]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h953F6AC06AC06AC0)) 
    \tmp1_reg_1288[4]_i_5 
       (.I0(tmp_V_reg_1263[1]),
        .I1(weights9_m_weights_V_5_reg_1268[1]),
        .I2(tmp_V_reg_1263[2]),
        .I3(weights9_m_weights_V_5_reg_1268[2]),
        .I4(weights9_m_weights_V_5_reg_1268[0]),
        .I5(tmp_V_reg_1263[3]),
        .O(\tmp1_reg_1288[4]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp1_reg_1288[4]_i_6 
       (.I0(weights9_m_weights_V_5_reg_1268[1]),
        .I1(tmp_V_reg_1263[1]),
        .I2(weights9_m_weights_V_5_reg_1268[2]),
        .I3(tmp_V_reg_1263[0]),
        .O(\tmp1_reg_1288[4]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp1_reg_1288[4]_i_7 
       (.I0(tmp_V_reg_1263[1]),
        .I1(weights9_m_weights_V_5_reg_1268[0]),
        .O(\tmp1_reg_1288[4]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h99996999A555A555)) 
    \tmp1_reg_1288[4]_i_8 
       (.I0(\tmp1_reg_1288[4]_i_12_n_7 ),
        .I1(tmp_V_reg_1263[2]),
        .I2(tmp_V_reg_1263[1]),
        .I3(weights9_m_weights_V_5_reg_1268[2]),
        .I4(tmp_V_reg_1263[0]),
        .I5(weights9_m_weights_V_5_reg_1268[1]),
        .O(\tmp1_reg_1288[4]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp1_reg_1288[4]_i_9 
       (.I0(tmp_V_reg_1263[0]),
        .I1(weights9_m_weights_V_5_reg_1268[2]),
        .I2(tmp_V_reg_1263[1]),
        .I3(weights9_m_weights_V_5_reg_1268[1]),
        .I4(weights9_m_weights_V_5_reg_1268[0]),
        .I5(tmp_V_reg_1263[2]),
        .O(\tmp1_reg_1288[4]_i_9_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp1_reg_1288[5]_i_1 
       (.I0(exitcond_flatten3_reg_1202_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .O(tmp1_reg_12880));
  LUT5 #(
    .INIT(32'h2DD25A5A)) 
    \tmp1_reg_1288[5]_i_10 
       (.I0(\tmp1_reg_1288_reg[5]_i_22_n_13 ),
        .I1(tmp_V_reg_1263[6]),
        .I2(\tmp1_reg_1288_reg[5]_i_22_n_8 ),
        .I3(tmp_V_reg_1263[7]),
        .I4(weights9_m_weights_V_5_reg_1268[3]),
        .O(\tmp1_reg_1288[5]_i_10_n_7 ));
  LUT5 #(
    .INIT(32'hD22DA5A5)) 
    \tmp1_reg_1288[5]_i_11 
       (.I0(\tmp1_reg_1288_reg[5]_i_22_n_14 ),
        .I1(tmp_V_reg_1263[5]),
        .I2(\tmp1_reg_1288_reg[5]_i_22_n_13 ),
        .I3(tmp_V_reg_1263[6]),
        .I4(weights9_m_weights_V_5_reg_1268[3]),
        .O(\tmp1_reg_1288[5]_i_11_n_7 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \tmp1_reg_1288[5]_i_12 
       (.I0(\tmp1_reg_1288_reg[5]_i_23_n_11 ),
        .I1(tmp_V_reg_1263[4]),
        .I2(\tmp1_reg_1288_reg[5]_i_22_n_14 ),
        .I3(tmp_V_reg_1263[5]),
        .I4(weights9_m_weights_V_5_reg_1268[3]),
        .O(\tmp1_reg_1288[5]_i_12_n_7 ));
  LUT5 #(
    .INIT(32'h66965A5A)) 
    \tmp1_reg_1288[5]_i_13 
       (.I0(\tmp1_reg_1288_reg[5]_i_23_n_11 ),
        .I1(tmp_V_reg_1263[4]),
        .I2(\tmp1_reg_1288_reg[5]_i_23_n_12 ),
        .I3(tmp_V_reg_1263[3]),
        .I4(weights9_m_weights_V_5_reg_1268[3]),
        .O(\tmp1_reg_1288[5]_i_13_n_7 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp1_reg_1288[5]_i_14 
       (.I0(weights9_m_weights_V_5_reg_1268[3]),
        .I1(tmp_V_reg_1263[2]),
        .I2(\tmp1_reg_1288_reg[5]_i_23_n_13 ),
        .O(\tmp1_reg_1288[5]_i_14_n_7 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp1_reg_1288[5]_i_15 
       (.I0(weights9_m_weights_V_5_reg_1268[3]),
        .I1(tmp_V_reg_1263[1]),
        .I2(\tmp1_reg_1288_reg[5]_i_23_n_14 ),
        .O(\tmp1_reg_1288[5]_i_15_n_7 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \tmp1_reg_1288[5]_i_16 
       (.I0(weights9_m_weights_V_5_reg_1268[3]),
        .I1(tmp_V_reg_1263[0]),
        .I2(\tmp1_reg_1288_reg[4]_i_4_n_11 ),
        .O(\tmp1_reg_1288[5]_i_16_n_7 ));
  LUT5 #(
    .INIT(32'hD22DA5A5)) 
    \tmp1_reg_1288[5]_i_17 
       (.I0(\tmp1_reg_1288_reg[5]_i_23_n_13 ),
        .I1(tmp_V_reg_1263[2]),
        .I2(\tmp1_reg_1288_reg[5]_i_23_n_12 ),
        .I3(tmp_V_reg_1263[3]),
        .I4(weights9_m_weights_V_5_reg_1268[3]),
        .O(\tmp1_reg_1288[5]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'hD22DA5A5)) 
    \tmp1_reg_1288[5]_i_18 
       (.I0(\tmp1_reg_1288_reg[5]_i_23_n_14 ),
        .I1(tmp_V_reg_1263[1]),
        .I2(\tmp1_reg_1288_reg[5]_i_23_n_13 ),
        .I3(tmp_V_reg_1263[2]),
        .I4(weights9_m_weights_V_5_reg_1268[3]),
        .O(\tmp1_reg_1288[5]_i_18_n_7 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \tmp1_reg_1288[5]_i_19 
       (.I0(\tmp1_reg_1288_reg[4]_i_4_n_11 ),
        .I1(tmp_V_reg_1263[0]),
        .I2(\tmp1_reg_1288_reg[5]_i_23_n_14 ),
        .I3(tmp_V_reg_1263[1]),
        .I4(weights9_m_weights_V_5_reg_1268[3]),
        .O(\tmp1_reg_1288[5]_i_19_n_7 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \tmp1_reg_1288[5]_i_2 
       (.I0(p_Val2_cast_cast_fu_464_p1[3]),
        .I1(p_Val2_cast_cast_fu_464_p1[1]),
        .I2(\tmp1_reg_1288_reg[5]_i_4_n_11 ),
        .I3(p_Val2_cast_cast_fu_464_p1[0]),
        .I4(p_Val2_cast_cast_fu_464_p1[2]),
        .I5(p_Val2_cast_cast_fu_464_p1[4]),
        .O(tmp1_fu_520_p2[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp1_reg_1288[5]_i_20 
       (.I0(weights9_m_weights_V_5_reg_1268[3]),
        .I1(tmp_V_reg_1263[0]),
        .I2(\tmp1_reg_1288_reg[4]_i_4_n_11 ),
        .O(\tmp1_reg_1288[5]_i_20_n_7 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \tmp1_reg_1288[5]_i_21 
       (.I0(weights9_m_weights_V_5_reg_1268[3]),
        .I1(tmp_V_reg_1263[7]),
        .I2(\tmp1_reg_1288_reg[5]_i_22_n_8 ),
        .O(\tmp1_reg_1288[5]_i_21_n_7 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \tmp1_reg_1288[5]_i_24 
       (.I0(weights9_m_weights_V_5_reg_1268[1]),
        .I1(tmp_V_reg_1263[7]),
        .I2(weights9_m_weights_V_5_reg_1268[2]),
        .I3(tmp_V_reg_1263[6]),
        .O(\tmp1_reg_1288[5]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    \tmp1_reg_1288[5]_i_25 
       (.I0(tmp_V_reg_1263[7]),
        .I1(weights9_m_weights_V_5_reg_1268[0]),
        .I2(tmp_V_reg_1263[5]),
        .I3(weights9_m_weights_V_5_reg_1268[2]),
        .I4(tmp_V_reg_1263[6]),
        .I5(weights9_m_weights_V_5_reg_1268[1]),
        .O(\tmp1_reg_1288[5]_i_25_n_7 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \tmp1_reg_1288[5]_i_26 
       (.I0(tmp_V_reg_1263[6]),
        .I1(weights9_m_weights_V_5_reg_1268[1]),
        .I2(weights9_m_weights_V_5_reg_1268[2]),
        .I3(tmp_V_reg_1263[7]),
        .O(\tmp1_reg_1288[5]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'h43F02FAF205FDF5F)) 
    \tmp1_reg_1288[5]_i_27 
       (.I0(tmp_V_reg_1263[5]),
        .I1(weights9_m_weights_V_5_reg_1268[0]),
        .I2(weights9_m_weights_V_5_reg_1268[2]),
        .I3(tmp_V_reg_1263[7]),
        .I4(weights9_m_weights_V_5_reg_1268[1]),
        .I5(tmp_V_reg_1263[6]),
        .O(\tmp1_reg_1288[5]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp1_reg_1288[5]_i_28 
       (.I0(tmp_V_reg_1263[6]),
        .I1(weights9_m_weights_V_5_reg_1268[0]),
        .I2(tmp_V_reg_1263[5]),
        .I3(weights9_m_weights_V_5_reg_1268[2]),
        .I4(tmp_V_reg_1263[4]),
        .I5(weights9_m_weights_V_5_reg_1268[1]),
        .O(\tmp1_reg_1288[5]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp1_reg_1288[5]_i_29 
       (.I0(tmp_V_reg_1263[4]),
        .I1(weights9_m_weights_V_5_reg_1268[1]),
        .I2(weights9_m_weights_V_5_reg_1268[0]),
        .I3(tmp_V_reg_1263[5]),
        .I4(weights9_m_weights_V_5_reg_1268[2]),
        .I5(tmp_V_reg_1263[3]),
        .O(\tmp1_reg_1288[5]_i_29_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp1_reg_1288[5]_i_30 
       (.I0(tmp_V_reg_1263[2]),
        .I1(weights9_m_weights_V_5_reg_1268[2]),
        .I2(weights9_m_weights_V_5_reg_1268[0]),
        .I3(tmp_V_reg_1263[4]),
        .I4(weights9_m_weights_V_5_reg_1268[1]),
        .I5(tmp_V_reg_1263[3]),
        .O(\tmp1_reg_1288[5]_i_30_n_7 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp1_reg_1288[5]_i_31 
       (.I0(tmp_V_reg_1263[3]),
        .I1(weights9_m_weights_V_5_reg_1268[0]),
        .I2(tmp_V_reg_1263[2]),
        .I3(weights9_m_weights_V_5_reg_1268[2]),
        .I4(tmp_V_reg_1263[1]),
        .I5(weights9_m_weights_V_5_reg_1268[1]),
        .O(\tmp1_reg_1288[5]_i_31_n_7 ));
  LUT6 #(
    .INIT(64'h6996969699666666)) 
    \tmp1_reg_1288[5]_i_32 
       (.I0(\tmp1_reg_1288[5]_i_28_n_7 ),
        .I1(\tmp1_reg_1288[5]_i_36_n_7 ),
        .I2(weights9_m_weights_V_5_reg_1268[1]),
        .I3(tmp_V_reg_1263[7]),
        .I4(weights9_m_weights_V_5_reg_1268[0]),
        .I5(tmp_V_reg_1263[6]),
        .O(\tmp1_reg_1288[5]_i_32_n_7 ));
  LUT6 #(
    .INIT(64'h9669696966999999)) 
    \tmp1_reg_1288[5]_i_33 
       (.I0(\tmp1_reg_1288[5]_i_29_n_7 ),
        .I1(\tmp1_reg_1288[5]_i_37_n_7 ),
        .I2(weights9_m_weights_V_5_reg_1268[2]),
        .I3(tmp_V_reg_1263[5]),
        .I4(weights9_m_weights_V_5_reg_1268[1]),
        .I5(tmp_V_reg_1263[4]),
        .O(\tmp1_reg_1288[5]_i_33_n_7 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \tmp1_reg_1288[5]_i_34 
       (.I0(\tmp1_reg_1288[5]_i_30_n_7 ),
        .I1(\tmp1_reg_1288[5]_i_38_n_7 ),
        .I2(weights9_m_weights_V_5_reg_1268[0]),
        .I3(tmp_V_reg_1263[5]),
        .I4(weights9_m_weights_V_5_reg_1268[2]),
        .I5(tmp_V_reg_1263[3]),
        .O(\tmp1_reg_1288[5]_i_34_n_7 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \tmp1_reg_1288[5]_i_35 
       (.I0(\tmp1_reg_1288[5]_i_31_n_7 ),
        .I1(\tmp1_reg_1288[5]_i_39_n_7 ),
        .I2(weights9_m_weights_V_5_reg_1268[0]),
        .I3(tmp_V_reg_1263[4]),
        .I4(weights9_m_weights_V_5_reg_1268[1]),
        .I5(tmp_V_reg_1263[3]),
        .O(\tmp1_reg_1288[5]_i_35_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp1_reg_1288[5]_i_36 
       (.I0(tmp_V_reg_1263[5]),
        .I1(weights9_m_weights_V_5_reg_1268[2]),
        .O(\tmp1_reg_1288[5]_i_36_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp1_reg_1288[5]_i_37 
       (.I0(tmp_V_reg_1263[6]),
        .I1(weights9_m_weights_V_5_reg_1268[0]),
        .O(\tmp1_reg_1288[5]_i_37_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp1_reg_1288[5]_i_38 
       (.I0(tmp_V_reg_1263[4]),
        .I1(weights9_m_weights_V_5_reg_1268[1]),
        .O(\tmp1_reg_1288[5]_i_38_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp1_reg_1288[5]_i_39 
       (.I0(tmp_V_reg_1263[2]),
        .I1(weights9_m_weights_V_5_reg_1268[2]),
        .O(\tmp1_reg_1288[5]_i_39_n_7 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp1_reg_1288[5]_i_6 
       (.I0(weights9_m_weights_V_5_reg_1268[3]),
        .I1(tmp_V_reg_1263[6]),
        .I2(\tmp1_reg_1288_reg[5]_i_22_n_13 ),
        .O(\tmp1_reg_1288[5]_i_6_n_7 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp1_reg_1288[5]_i_7 
       (.I0(weights9_m_weights_V_5_reg_1268[3]),
        .I1(tmp_V_reg_1263[5]),
        .I2(\tmp1_reg_1288_reg[5]_i_22_n_14 ),
        .O(\tmp1_reg_1288[5]_i_7_n_7 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \tmp1_reg_1288[5]_i_8 
       (.I0(weights9_m_weights_V_5_reg_1268[3]),
        .I1(tmp_V_reg_1263[4]),
        .I2(\tmp1_reg_1288_reg[5]_i_23_n_11 ),
        .O(\tmp1_reg_1288[5]_i_8_n_7 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp1_reg_1288[5]_i_9 
       (.I0(weights9_m_weights_V_5_reg_1268[3]),
        .I1(tmp_V_reg_1263[4]),
        .I2(\tmp1_reg_1288_reg[5]_i_23_n_11 ),
        .O(\tmp1_reg_1288[5]_i_9_n_7 ));
  FDRE \tmp1_reg_1288_reg[0] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp1_fu_520_p2[0]),
        .Q(tmp1_reg_1288[0]),
        .R(1'b0));
  FDRE \tmp1_reg_1288_reg[1] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp1_fu_520_p2[1]),
        .Q(tmp1_reg_1288[1]),
        .R(1'b0));
  FDRE \tmp1_reg_1288_reg[2] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp1_fu_520_p2[2]),
        .Q(tmp1_reg_1288[2]),
        .R(1'b0));
  FDRE \tmp1_reg_1288_reg[3] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp1_fu_520_p2[3]),
        .Q(tmp1_reg_1288[3]),
        .R(1'b0));
  FDRE \tmp1_reg_1288_reg[4] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp1_fu_520_p2[4]),
        .Q(tmp1_reg_1288[4]),
        .R(1'b0));
  CARRY4 \tmp1_reg_1288_reg[4]_i_4 
       (.CI(1'b0),
        .CO({\tmp1_reg_1288_reg[4]_i_4_n_7 ,\tmp1_reg_1288_reg[4]_i_4_n_8 ,\tmp1_reg_1288_reg[4]_i_4_n_9 ,\tmp1_reg_1288_reg[4]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp1_reg_1288[4]_i_5_n_7 ,\tmp1_reg_1288[4]_i_6_n_7 ,\tmp1_reg_1288[4]_i_7_n_7 ,1'b0}),
        .O({\tmp1_reg_1288_reg[4]_i_4_n_11 ,\tmp1_reg_1288_reg[4]_i_4_n_12 ,\tmp1_reg_1288_reg[4]_i_4_n_13 ,\tmp1_reg_1288_reg[4]_i_4_n_14 }),
        .S({\tmp1_reg_1288[4]_i_8_n_7 ,\tmp1_reg_1288[4]_i_9_n_7 ,\tmp1_reg_1288[4]_i_10_n_7 ,\tmp1_reg_1288[4]_i_11_n_7 }));
  FDRE \tmp1_reg_1288_reg[5] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp1_fu_520_p2[5]),
        .Q(tmp1_reg_1288[5]),
        .R(1'b0));
  CARRY4 \tmp1_reg_1288_reg[5]_i_22 
       (.CI(\tmp1_reg_1288_reg[5]_i_23_n_7 ),
        .CO({\NLW_tmp1_reg_1288_reg[5]_i_22_CO_UNCONNECTED [3],\tmp1_reg_1288_reg[5]_i_22_n_8 ,\NLW_tmp1_reg_1288_reg[5]_i_22_CO_UNCONNECTED [1],\tmp1_reg_1288_reg[5]_i_22_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp1_reg_1288[5]_i_24_n_7 ,\tmp1_reg_1288[5]_i_25_n_7 }),
        .O({\NLW_tmp1_reg_1288_reg[5]_i_22_O_UNCONNECTED [3:2],\tmp1_reg_1288_reg[5]_i_22_n_13 ,\tmp1_reg_1288_reg[5]_i_22_n_14 }),
        .S({1'b0,1'b1,\tmp1_reg_1288[5]_i_26_n_7 ,\tmp1_reg_1288[5]_i_27_n_7 }));
  CARRY4 \tmp1_reg_1288_reg[5]_i_23 
       (.CI(\tmp1_reg_1288_reg[4]_i_4_n_7 ),
        .CO({\tmp1_reg_1288_reg[5]_i_23_n_7 ,\tmp1_reg_1288_reg[5]_i_23_n_8 ,\tmp1_reg_1288_reg[5]_i_23_n_9 ,\tmp1_reg_1288_reg[5]_i_23_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp1_reg_1288[5]_i_28_n_7 ,\tmp1_reg_1288[5]_i_29_n_7 ,\tmp1_reg_1288[5]_i_30_n_7 ,\tmp1_reg_1288[5]_i_31_n_7 }),
        .O({\tmp1_reg_1288_reg[5]_i_23_n_11 ,\tmp1_reg_1288_reg[5]_i_23_n_12 ,\tmp1_reg_1288_reg[5]_i_23_n_13 ,\tmp1_reg_1288_reg[5]_i_23_n_14 }),
        .S({\tmp1_reg_1288[5]_i_32_n_7 ,\tmp1_reg_1288[5]_i_33_n_7 ,\tmp1_reg_1288[5]_i_34_n_7 ,\tmp1_reg_1288[5]_i_35_n_7 }));
  CARRY4 \tmp1_reg_1288_reg[5]_i_3 
       (.CI(\tmp1_reg_1288_reg[5]_i_4_n_7 ),
        .CO({\tmp1_reg_1288_reg[5]_i_3_n_7 ,\tmp1_reg_1288_reg[5]_i_3_n_8 ,\tmp1_reg_1288_reg[5]_i_3_n_9 ,\tmp1_reg_1288_reg[5]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp1_reg_1288[5]_i_6_n_7 ,\tmp1_reg_1288[5]_i_7_n_7 ,\tmp1_reg_1288[5]_i_8_n_7 ,\tmp1_reg_1288[5]_i_9_n_7 }),
        .O(p_Val2_cast_cast_fu_464_p1[3:0]),
        .S({\tmp1_reg_1288[5]_i_10_n_7 ,\tmp1_reg_1288[5]_i_11_n_7 ,\tmp1_reg_1288[5]_i_12_n_7 ,\tmp1_reg_1288[5]_i_13_n_7 }));
  CARRY4 \tmp1_reg_1288_reg[5]_i_4 
       (.CI(1'b0),
        .CO({\tmp1_reg_1288_reg[5]_i_4_n_7 ,\tmp1_reg_1288_reg[5]_i_4_n_8 ,\tmp1_reg_1288_reg[5]_i_4_n_9 ,\tmp1_reg_1288_reg[5]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp1_reg_1288[5]_i_14_n_7 ,\tmp1_reg_1288[5]_i_15_n_7 ,\tmp1_reg_1288[5]_i_16_n_7 ,1'b0}),
        .O({\tmp1_reg_1288_reg[5]_i_4_n_11 ,\tmp1_reg_1288_reg[5]_i_4_n_12 ,\tmp1_reg_1288_reg[5]_i_4_n_13 ,\tmp1_reg_1288_reg[5]_i_4_n_14 }),
        .S({\tmp1_reg_1288[5]_i_17_n_7 ,\tmp1_reg_1288[5]_i_18_n_7 ,\tmp1_reg_1288[5]_i_19_n_7 ,\tmp1_reg_1288[5]_i_20_n_7 }));
  CARRY4 \tmp1_reg_1288_reg[5]_i_5 
       (.CI(\tmp1_reg_1288_reg[5]_i_3_n_7 ),
        .CO(\NLW_tmp1_reg_1288_reg[5]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp1_reg_1288_reg[5]_i_5_O_UNCONNECTED [3:1],p_Val2_cast_cast_fu_464_p1[4]}),
        .S({1'b0,1'b0,1'b0,\tmp1_reg_1288[5]_i_21_n_7 }));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp2_reg_1293[0]_i_1 
       (.I0(\tmp2_reg_1293_reg[5]_i_3_n_11 ),
        .I1(\tmp2_reg_1293[3]_i_2_n_7 ),
        .I2(p_Val2_81_1_cast_c_fu_553_p1[0]),
        .O(tmp2_fu_609_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp2_reg_1293[1]_i_1 
       (.I0(\tmp2_reg_1293[3]_i_2_n_7 ),
        .I1(\tmp2_reg_1293_reg[5]_i_3_n_11 ),
        .I2(p_Val2_81_1_cast_c_fu_553_p1[0]),
        .I3(p_Val2_81_1_cast_c_fu_553_p1[1]),
        .O(tmp2_fu_609_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp2_reg_1293[2]_i_1 
       (.I0(\tmp2_reg_1293[3]_i_2_n_7 ),
        .I1(p_Val2_81_1_cast_c_fu_553_p1[0]),
        .I2(\tmp2_reg_1293_reg[5]_i_3_n_11 ),
        .I3(p_Val2_81_1_cast_c_fu_553_p1[1]),
        .I4(p_Val2_81_1_cast_c_fu_553_p1[2]),
        .O(tmp2_fu_609_p2[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp2_reg_1293[3]_i_1 
       (.I0(\tmp2_reg_1293[3]_i_2_n_7 ),
        .I1(p_Val2_81_1_cast_c_fu_553_p1[1]),
        .I2(\tmp2_reg_1293_reg[5]_i_3_n_11 ),
        .I3(p_Val2_81_1_cast_c_fu_553_p1[0]),
        .I4(p_Val2_81_1_cast_c_fu_553_p1[2]),
        .I5(p_Val2_81_1_cast_c_fu_553_p1[3]),
        .O(tmp2_fu_609_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp2_reg_1293[3]_i_2 
       (.I0(\tmp2_reg_1293[4]_i_3_n_7 ),
        .I1(p_Val2_81_1_cast_c_fu_553_p1[4]),
        .O(\tmp2_reg_1293[3]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hA4)) 
    \tmp2_reg_1293[4]_i_1 
       (.I0(\tmp2_reg_1293[4]_i_2_n_7 ),
        .I1(\tmp2_reg_1293[4]_i_3_n_7 ),
        .I2(p_Val2_81_1_cast_c_fu_553_p1[4]),
        .O(tmp2_fu_609_p2[4]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp2_reg_1293[4]_i_10 
       (.I0(tmp_V_reg_1263[1]),
        .I1(weights9_m_weights_V_7_reg_1273[0]),
        .I2(tmp_V_reg_1263[0]),
        .I3(weights9_m_weights_V_7_reg_1273[1]),
        .O(\tmp2_reg_1293[4]_i_10_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp2_reg_1293[4]_i_11 
       (.I0(weights9_m_weights_V_7_reg_1273[0]),
        .I1(tmp_V_reg_1263[0]),
        .O(\tmp2_reg_1293[4]_i_11_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp2_reg_1293[4]_i_12 
       (.I0(weights9_m_weights_V_7_reg_1273[0]),
        .I1(tmp_V_reg_1263[3]),
        .O(\tmp2_reg_1293[4]_i_12_n_7 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tmp2_reg_1293[4]_i_2 
       (.I0(p_Val2_81_1_cast_c_fu_553_p1[2]),
        .I1(p_Val2_81_1_cast_c_fu_553_p1[0]),
        .I2(\tmp2_reg_1293_reg[5]_i_3_n_11 ),
        .I3(p_Val2_81_1_cast_c_fu_553_p1[1]),
        .I4(p_Val2_81_1_cast_c_fu_553_p1[3]),
        .O(\tmp2_reg_1293[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp2_reg_1293[4]_i_3 
       (.I0(\tmp2_reg_1293_reg[5]_i_3_n_12 ),
        .I1(\tmp2_reg_1293_reg[4]_i_4_n_14 ),
        .I2(\tmp2_reg_1293_reg[5]_i_3_n_14 ),
        .I3(\tmp2_reg_1293_reg[5]_i_3_n_13 ),
        .I4(\tmp2_reg_1293_reg[4]_i_4_n_12 ),
        .I5(\tmp2_reg_1293_reg[4]_i_4_n_13 ),
        .O(\tmp2_reg_1293[4]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp2_reg_1293[4]_i_5 
       (.I0(weights9_m_weights_V_7_reg_1273[1]),
        .I1(tmp_V_reg_1263[2]),
        .I2(weights9_m_weights_V_7_reg_1273[2]),
        .I3(tmp_V_reg_1263[1]),
        .I4(tmp_V_reg_1263[3]),
        .I5(weights9_m_weights_V_7_reg_1273[0]),
        .O(\tmp2_reg_1293[4]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp2_reg_1293[4]_i_6 
       (.I0(tmp_V_reg_1263[1]),
        .I1(weights9_m_weights_V_7_reg_1273[1]),
        .I2(tmp_V_reg_1263[0]),
        .I3(weights9_m_weights_V_7_reg_1273[2]),
        .O(\tmp2_reg_1293[4]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp2_reg_1293[4]_i_7 
       (.I0(weights9_m_weights_V_7_reg_1273[0]),
        .I1(tmp_V_reg_1263[1]),
        .O(\tmp2_reg_1293[4]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h9999A5556999A555)) 
    \tmp2_reg_1293[4]_i_8 
       (.I0(\tmp2_reg_1293[4]_i_12_n_7 ),
        .I1(tmp_V_reg_1263[2]),
        .I2(weights9_m_weights_V_7_reg_1273[2]),
        .I3(tmp_V_reg_1263[1]),
        .I4(weights9_m_weights_V_7_reg_1273[1]),
        .I5(tmp_V_reg_1263[0]),
        .O(\tmp2_reg_1293[4]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp2_reg_1293[4]_i_9 
       (.I0(weights9_m_weights_V_7_reg_1273[2]),
        .I1(tmp_V_reg_1263[0]),
        .I2(weights9_m_weights_V_7_reg_1273[1]),
        .I3(tmp_V_reg_1263[1]),
        .I4(tmp_V_reg_1263[2]),
        .I5(weights9_m_weights_V_7_reg_1273[0]),
        .O(\tmp2_reg_1293[4]_i_9_n_7 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \tmp2_reg_1293[5]_i_1 
       (.I0(p_Val2_81_1_cast_c_fu_553_p1[3]),
        .I1(p_Val2_81_1_cast_c_fu_553_p1[1]),
        .I2(\tmp2_reg_1293_reg[5]_i_3_n_11 ),
        .I3(p_Val2_81_1_cast_c_fu_553_p1[0]),
        .I4(p_Val2_81_1_cast_c_fu_553_p1[2]),
        .I5(p_Val2_81_1_cast_c_fu_553_p1[4]),
        .O(tmp2_fu_609_p2[5]));
  LUT5 #(
    .INIT(32'hD2A52DA5)) 
    \tmp2_reg_1293[5]_i_10 
       (.I0(\tmp2_reg_1293_reg[5]_i_21_n_14 ),
        .I1(tmp_V_reg_1263[5]),
        .I2(\tmp2_reg_1293_reg[5]_i_21_n_13 ),
        .I3(weights9_m_weights_V_7_reg_1273[3]),
        .I4(tmp_V_reg_1263[6]),
        .O(\tmp2_reg_1293[5]_i_10_n_7 ));
  LUT5 #(
    .INIT(32'h4BF0B4F0)) 
    \tmp2_reg_1293[5]_i_11 
       (.I0(\tmp2_reg_1293_reg[5]_i_22_n_11 ),
        .I1(tmp_V_reg_1263[4]),
        .I2(\tmp2_reg_1293_reg[5]_i_21_n_14 ),
        .I3(weights9_m_weights_V_7_reg_1273[3]),
        .I4(tmp_V_reg_1263[5]),
        .O(\tmp2_reg_1293[5]_i_11_n_7 ));
  LUT5 #(
    .INIT(32'h665A965A)) 
    \tmp2_reg_1293[5]_i_12 
       (.I0(\tmp2_reg_1293_reg[5]_i_22_n_11 ),
        .I1(tmp_V_reg_1263[4]),
        .I2(\tmp2_reg_1293_reg[5]_i_22_n_12 ),
        .I3(weights9_m_weights_V_7_reg_1273[3]),
        .I4(tmp_V_reg_1263[3]),
        .O(\tmp2_reg_1293[5]_i_12_n_7 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp2_reg_1293[5]_i_13 
       (.I0(tmp_V_reg_1263[2]),
        .I1(weights9_m_weights_V_7_reg_1273[3]),
        .I2(\tmp2_reg_1293_reg[5]_i_22_n_13 ),
        .O(\tmp2_reg_1293[5]_i_13_n_7 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp2_reg_1293[5]_i_14 
       (.I0(tmp_V_reg_1263[1]),
        .I1(weights9_m_weights_V_7_reg_1273[3]),
        .I2(\tmp2_reg_1293_reg[5]_i_22_n_14 ),
        .O(\tmp2_reg_1293[5]_i_14_n_7 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \tmp2_reg_1293[5]_i_15 
       (.I0(tmp_V_reg_1263[0]),
        .I1(weights9_m_weights_V_7_reg_1273[3]),
        .I2(\tmp2_reg_1293_reg[4]_i_4_n_11 ),
        .O(\tmp2_reg_1293[5]_i_15_n_7 ));
  LUT5 #(
    .INIT(32'hD2A52DA5)) 
    \tmp2_reg_1293[5]_i_16 
       (.I0(\tmp2_reg_1293_reg[5]_i_22_n_13 ),
        .I1(tmp_V_reg_1263[2]),
        .I2(\tmp2_reg_1293_reg[5]_i_22_n_12 ),
        .I3(weights9_m_weights_V_7_reg_1273[3]),
        .I4(tmp_V_reg_1263[3]),
        .O(\tmp2_reg_1293[5]_i_16_n_7 ));
  LUT5 #(
    .INIT(32'hD2A52DA5)) 
    \tmp2_reg_1293[5]_i_17 
       (.I0(\tmp2_reg_1293_reg[5]_i_22_n_14 ),
        .I1(tmp_V_reg_1263[1]),
        .I2(\tmp2_reg_1293_reg[5]_i_22_n_13 ),
        .I3(weights9_m_weights_V_7_reg_1273[3]),
        .I4(tmp_V_reg_1263[2]),
        .O(\tmp2_reg_1293[5]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'h4BF0B4F0)) 
    \tmp2_reg_1293[5]_i_18 
       (.I0(\tmp2_reg_1293_reg[4]_i_4_n_11 ),
        .I1(tmp_V_reg_1263[0]),
        .I2(\tmp2_reg_1293_reg[5]_i_22_n_14 ),
        .I3(weights9_m_weights_V_7_reg_1273[3]),
        .I4(tmp_V_reg_1263[1]),
        .O(\tmp2_reg_1293[5]_i_18_n_7 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp2_reg_1293[5]_i_19 
       (.I0(tmp_V_reg_1263[0]),
        .I1(weights9_m_weights_V_7_reg_1273[3]),
        .I2(\tmp2_reg_1293_reg[4]_i_4_n_11 ),
        .O(\tmp2_reg_1293[5]_i_19_n_7 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \tmp2_reg_1293[5]_i_20 
       (.I0(tmp_V_reg_1263[7]),
        .I1(weights9_m_weights_V_7_reg_1273[3]),
        .I2(\tmp2_reg_1293_reg[5]_i_21_n_8 ),
        .O(\tmp2_reg_1293[5]_i_20_n_7 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \tmp2_reg_1293[5]_i_23 
       (.I0(tmp_V_reg_1263[7]),
        .I1(weights9_m_weights_V_7_reg_1273[1]),
        .I2(tmp_V_reg_1263[6]),
        .I3(weights9_m_weights_V_7_reg_1273[2]),
        .O(\tmp2_reg_1293[5]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    \tmp2_reg_1293[5]_i_24 
       (.I0(weights9_m_weights_V_7_reg_1273[0]),
        .I1(tmp_V_reg_1263[7]),
        .I2(weights9_m_weights_V_7_reg_1273[2]),
        .I3(tmp_V_reg_1263[5]),
        .I4(weights9_m_weights_V_7_reg_1273[1]),
        .I5(tmp_V_reg_1263[6]),
        .O(\tmp2_reg_1293[5]_i_24_n_7 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \tmp2_reg_1293[5]_i_25 
       (.I0(tmp_V_reg_1263[6]),
        .I1(weights9_m_weights_V_7_reg_1273[1]),
        .I2(weights9_m_weights_V_7_reg_1273[2]),
        .I3(tmp_V_reg_1263[7]),
        .O(\tmp2_reg_1293[5]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'h4230F50F2DFFA5FF)) 
    \tmp2_reg_1293[5]_i_26 
       (.I0(tmp_V_reg_1263[5]),
        .I1(weights9_m_weights_V_7_reg_1273[0]),
        .I2(tmp_V_reg_1263[6]),
        .I3(weights9_m_weights_V_7_reg_1273[2]),
        .I4(tmp_V_reg_1263[7]),
        .I5(weights9_m_weights_V_7_reg_1273[1]),
        .O(\tmp2_reg_1293[5]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp2_reg_1293[5]_i_27 
       (.I0(weights9_m_weights_V_7_reg_1273[0]),
        .I1(tmp_V_reg_1263[6]),
        .I2(tmp_V_reg_1263[4]),
        .I3(weights9_m_weights_V_7_reg_1273[2]),
        .I4(tmp_V_reg_1263[5]),
        .I5(weights9_m_weights_V_7_reg_1273[1]),
        .O(\tmp2_reg_1293[5]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp2_reg_1293[5]_i_28 
       (.I0(weights9_m_weights_V_7_reg_1273[1]),
        .I1(tmp_V_reg_1263[4]),
        .I2(tmp_V_reg_1263[3]),
        .I3(weights9_m_weights_V_7_reg_1273[2]),
        .I4(tmp_V_reg_1263[5]),
        .I5(weights9_m_weights_V_7_reg_1273[0]),
        .O(\tmp2_reg_1293[5]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp2_reg_1293[5]_i_29 
       (.I0(weights9_m_weights_V_7_reg_1273[2]),
        .I1(tmp_V_reg_1263[2]),
        .I2(weights9_m_weights_V_7_reg_1273[1]),
        .I3(tmp_V_reg_1263[4]),
        .I4(weights9_m_weights_V_7_reg_1273[0]),
        .I5(tmp_V_reg_1263[3]),
        .O(\tmp2_reg_1293[5]_i_29_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp2_reg_1293[5]_i_30 
       (.I0(weights9_m_weights_V_7_reg_1273[0]),
        .I1(tmp_V_reg_1263[3]),
        .I2(tmp_V_reg_1263[2]),
        .I3(weights9_m_weights_V_7_reg_1273[1]),
        .I4(tmp_V_reg_1263[1]),
        .I5(weights9_m_weights_V_7_reg_1273[2]),
        .O(\tmp2_reg_1293[5]_i_30_n_7 ));
  LUT6 #(
    .INIT(64'h6996969699666666)) 
    \tmp2_reg_1293[5]_i_31 
       (.I0(\tmp2_reg_1293[5]_i_27_n_7 ),
        .I1(\tmp2_reg_1293[5]_i_35_n_7 ),
        .I2(tmp_V_reg_1263[7]),
        .I3(weights9_m_weights_V_7_reg_1273[1]),
        .I4(tmp_V_reg_1263[6]),
        .I5(weights9_m_weights_V_7_reg_1273[0]),
        .O(\tmp2_reg_1293[5]_i_31_n_7 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \tmp2_reg_1293[5]_i_32 
       (.I0(\tmp2_reg_1293[5]_i_28_n_7 ),
        .I1(\tmp2_reg_1293[5]_i_36_n_7 ),
        .I2(tmp_V_reg_1263[4]),
        .I3(weights9_m_weights_V_7_reg_1273[2]),
        .I4(tmp_V_reg_1263[5]),
        .I5(weights9_m_weights_V_7_reg_1273[1]),
        .O(\tmp2_reg_1293[5]_i_32_n_7 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \tmp2_reg_1293[5]_i_33 
       (.I0(\tmp2_reg_1293[5]_i_29_n_7 ),
        .I1(\tmp2_reg_1293[5]_i_37_n_7 ),
        .I2(tmp_V_reg_1263[3]),
        .I3(weights9_m_weights_V_7_reg_1273[2]),
        .I4(tmp_V_reg_1263[5]),
        .I5(weights9_m_weights_V_7_reg_1273[0]),
        .O(\tmp2_reg_1293[5]_i_33_n_7 ));
  LUT6 #(
    .INIT(64'h9669696966999999)) 
    \tmp2_reg_1293[5]_i_34 
       (.I0(\tmp2_reg_1293[5]_i_30_n_7 ),
        .I1(\tmp2_reg_1293[5]_i_38_n_7 ),
        .I2(tmp_V_reg_1263[4]),
        .I3(weights9_m_weights_V_7_reg_1273[1]),
        .I4(tmp_V_reg_1263[3]),
        .I5(weights9_m_weights_V_7_reg_1273[0]),
        .O(\tmp2_reg_1293[5]_i_34_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp2_reg_1293[5]_i_35 
       (.I0(weights9_m_weights_V_7_reg_1273[2]),
        .I1(tmp_V_reg_1263[5]),
        .O(\tmp2_reg_1293[5]_i_35_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp2_reg_1293[5]_i_36 
       (.I0(weights9_m_weights_V_7_reg_1273[0]),
        .I1(tmp_V_reg_1263[6]),
        .O(\tmp2_reg_1293[5]_i_36_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp2_reg_1293[5]_i_37 
       (.I0(weights9_m_weights_V_7_reg_1273[1]),
        .I1(tmp_V_reg_1263[4]),
        .O(\tmp2_reg_1293[5]_i_37_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp2_reg_1293[5]_i_38 
       (.I0(weights9_m_weights_V_7_reg_1273[2]),
        .I1(tmp_V_reg_1263[2]),
        .O(\tmp2_reg_1293[5]_i_38_n_7 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp2_reg_1293[5]_i_5 
       (.I0(tmp_V_reg_1263[6]),
        .I1(weights9_m_weights_V_7_reg_1273[3]),
        .I2(\tmp2_reg_1293_reg[5]_i_21_n_13 ),
        .O(\tmp2_reg_1293[5]_i_5_n_7 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp2_reg_1293[5]_i_6 
       (.I0(tmp_V_reg_1263[5]),
        .I1(weights9_m_weights_V_7_reg_1273[3]),
        .I2(\tmp2_reg_1293_reg[5]_i_21_n_14 ),
        .O(\tmp2_reg_1293[5]_i_6_n_7 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \tmp2_reg_1293[5]_i_7 
       (.I0(tmp_V_reg_1263[4]),
        .I1(weights9_m_weights_V_7_reg_1273[3]),
        .I2(\tmp2_reg_1293_reg[5]_i_22_n_11 ),
        .O(\tmp2_reg_1293[5]_i_7_n_7 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp2_reg_1293[5]_i_8 
       (.I0(tmp_V_reg_1263[4]),
        .I1(weights9_m_weights_V_7_reg_1273[3]),
        .I2(\tmp2_reg_1293_reg[5]_i_22_n_11 ),
        .O(\tmp2_reg_1293[5]_i_8_n_7 ));
  LUT5 #(
    .INIT(32'h2D5AD25A)) 
    \tmp2_reg_1293[5]_i_9 
       (.I0(\tmp2_reg_1293_reg[5]_i_21_n_13 ),
        .I1(tmp_V_reg_1263[6]),
        .I2(\tmp2_reg_1293_reg[5]_i_21_n_8 ),
        .I3(weights9_m_weights_V_7_reg_1273[3]),
        .I4(tmp_V_reg_1263[7]),
        .O(\tmp2_reg_1293[5]_i_9_n_7 ));
  FDRE \tmp2_reg_1293_reg[0] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp2_fu_609_p2[0]),
        .Q(tmp2_reg_1293[0]),
        .R(1'b0));
  FDRE \tmp2_reg_1293_reg[1] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp2_fu_609_p2[1]),
        .Q(tmp2_reg_1293[1]),
        .R(1'b0));
  FDRE \tmp2_reg_1293_reg[2] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp2_fu_609_p2[2]),
        .Q(tmp2_reg_1293[2]),
        .R(1'b0));
  FDRE \tmp2_reg_1293_reg[3] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp2_fu_609_p2[3]),
        .Q(tmp2_reg_1293[3]),
        .R(1'b0));
  FDRE \tmp2_reg_1293_reg[4] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp2_fu_609_p2[4]),
        .Q(tmp2_reg_1293[4]),
        .R(1'b0));
  CARRY4 \tmp2_reg_1293_reg[4]_i_4 
       (.CI(1'b0),
        .CO({\tmp2_reg_1293_reg[4]_i_4_n_7 ,\tmp2_reg_1293_reg[4]_i_4_n_8 ,\tmp2_reg_1293_reg[4]_i_4_n_9 ,\tmp2_reg_1293_reg[4]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp2_reg_1293[4]_i_5_n_7 ,\tmp2_reg_1293[4]_i_6_n_7 ,\tmp2_reg_1293[4]_i_7_n_7 ,1'b0}),
        .O({\tmp2_reg_1293_reg[4]_i_4_n_11 ,\tmp2_reg_1293_reg[4]_i_4_n_12 ,\tmp2_reg_1293_reg[4]_i_4_n_13 ,\tmp2_reg_1293_reg[4]_i_4_n_14 }),
        .S({\tmp2_reg_1293[4]_i_8_n_7 ,\tmp2_reg_1293[4]_i_9_n_7 ,\tmp2_reg_1293[4]_i_10_n_7 ,\tmp2_reg_1293[4]_i_11_n_7 }));
  FDRE \tmp2_reg_1293_reg[5] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp2_fu_609_p2[5]),
        .Q(tmp2_reg_1293[5]),
        .R(1'b0));
  CARRY4 \tmp2_reg_1293_reg[5]_i_2 
       (.CI(\tmp2_reg_1293_reg[5]_i_3_n_7 ),
        .CO({\tmp2_reg_1293_reg[5]_i_2_n_7 ,\tmp2_reg_1293_reg[5]_i_2_n_8 ,\tmp2_reg_1293_reg[5]_i_2_n_9 ,\tmp2_reg_1293_reg[5]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp2_reg_1293[5]_i_5_n_7 ,\tmp2_reg_1293[5]_i_6_n_7 ,\tmp2_reg_1293[5]_i_7_n_7 ,\tmp2_reg_1293[5]_i_8_n_7 }),
        .O(p_Val2_81_1_cast_c_fu_553_p1[3:0]),
        .S({\tmp2_reg_1293[5]_i_9_n_7 ,\tmp2_reg_1293[5]_i_10_n_7 ,\tmp2_reg_1293[5]_i_11_n_7 ,\tmp2_reg_1293[5]_i_12_n_7 }));
  CARRY4 \tmp2_reg_1293_reg[5]_i_21 
       (.CI(\tmp2_reg_1293_reg[5]_i_22_n_7 ),
        .CO({\NLW_tmp2_reg_1293_reg[5]_i_21_CO_UNCONNECTED [3],\tmp2_reg_1293_reg[5]_i_21_n_8 ,\NLW_tmp2_reg_1293_reg[5]_i_21_CO_UNCONNECTED [1],\tmp2_reg_1293_reg[5]_i_21_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp2_reg_1293[5]_i_23_n_7 ,\tmp2_reg_1293[5]_i_24_n_7 }),
        .O({\NLW_tmp2_reg_1293_reg[5]_i_21_O_UNCONNECTED [3:2],\tmp2_reg_1293_reg[5]_i_21_n_13 ,\tmp2_reg_1293_reg[5]_i_21_n_14 }),
        .S({1'b0,1'b1,\tmp2_reg_1293[5]_i_25_n_7 ,\tmp2_reg_1293[5]_i_26_n_7 }));
  CARRY4 \tmp2_reg_1293_reg[5]_i_22 
       (.CI(\tmp2_reg_1293_reg[4]_i_4_n_7 ),
        .CO({\tmp2_reg_1293_reg[5]_i_22_n_7 ,\tmp2_reg_1293_reg[5]_i_22_n_8 ,\tmp2_reg_1293_reg[5]_i_22_n_9 ,\tmp2_reg_1293_reg[5]_i_22_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp2_reg_1293[5]_i_27_n_7 ,\tmp2_reg_1293[5]_i_28_n_7 ,\tmp2_reg_1293[5]_i_29_n_7 ,\tmp2_reg_1293[5]_i_30_n_7 }),
        .O({\tmp2_reg_1293_reg[5]_i_22_n_11 ,\tmp2_reg_1293_reg[5]_i_22_n_12 ,\tmp2_reg_1293_reg[5]_i_22_n_13 ,\tmp2_reg_1293_reg[5]_i_22_n_14 }),
        .S({\tmp2_reg_1293[5]_i_31_n_7 ,\tmp2_reg_1293[5]_i_32_n_7 ,\tmp2_reg_1293[5]_i_33_n_7 ,\tmp2_reg_1293[5]_i_34_n_7 }));
  CARRY4 \tmp2_reg_1293_reg[5]_i_3 
       (.CI(1'b0),
        .CO({\tmp2_reg_1293_reg[5]_i_3_n_7 ,\tmp2_reg_1293_reg[5]_i_3_n_8 ,\tmp2_reg_1293_reg[5]_i_3_n_9 ,\tmp2_reg_1293_reg[5]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp2_reg_1293[5]_i_13_n_7 ,\tmp2_reg_1293[5]_i_14_n_7 ,\tmp2_reg_1293[5]_i_15_n_7 ,1'b0}),
        .O({\tmp2_reg_1293_reg[5]_i_3_n_11 ,\tmp2_reg_1293_reg[5]_i_3_n_12 ,\tmp2_reg_1293_reg[5]_i_3_n_13 ,\tmp2_reg_1293_reg[5]_i_3_n_14 }),
        .S({\tmp2_reg_1293[5]_i_16_n_7 ,\tmp2_reg_1293[5]_i_17_n_7 ,\tmp2_reg_1293[5]_i_18_n_7 ,\tmp2_reg_1293[5]_i_19_n_7 }));
  CARRY4 \tmp2_reg_1293_reg[5]_i_4 
       (.CI(\tmp2_reg_1293_reg[5]_i_2_n_7 ),
        .CO(\NLW_tmp2_reg_1293_reg[5]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp2_reg_1293_reg[5]_i_4_O_UNCONNECTED [3:1],p_Val2_81_1_cast_c_fu_553_p1[4]}),
        .S({1'b0,1'b0,1'b0,\tmp2_reg_1293[5]_i_20_n_7 }));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp3_reg_1298[0]_i_1 
       (.I0(\tmp3_reg_1298_reg[5]_i_3_n_11 ),
        .I1(\tmp3_reg_1298[3]_i_2_n_7 ),
        .I2(p_Val2_81_2_cast_c_fu_642_p1[0]),
        .O(tmp3_fu_698_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp3_reg_1298[1]_i_1 
       (.I0(\tmp3_reg_1298[3]_i_2_n_7 ),
        .I1(\tmp3_reg_1298_reg[5]_i_3_n_11 ),
        .I2(p_Val2_81_2_cast_c_fu_642_p1[0]),
        .I3(p_Val2_81_2_cast_c_fu_642_p1[1]),
        .O(tmp3_fu_698_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp3_reg_1298[2]_i_1 
       (.I0(\tmp3_reg_1298[3]_i_2_n_7 ),
        .I1(p_Val2_81_2_cast_c_fu_642_p1[0]),
        .I2(\tmp3_reg_1298_reg[5]_i_3_n_11 ),
        .I3(p_Val2_81_2_cast_c_fu_642_p1[1]),
        .I4(p_Val2_81_2_cast_c_fu_642_p1[2]),
        .O(tmp3_fu_698_p2[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp3_reg_1298[3]_i_1 
       (.I0(\tmp3_reg_1298[3]_i_2_n_7 ),
        .I1(p_Val2_81_2_cast_c_fu_642_p1[1]),
        .I2(\tmp3_reg_1298_reg[5]_i_3_n_11 ),
        .I3(p_Val2_81_2_cast_c_fu_642_p1[0]),
        .I4(p_Val2_81_2_cast_c_fu_642_p1[2]),
        .I5(p_Val2_81_2_cast_c_fu_642_p1[3]),
        .O(tmp3_fu_698_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp3_reg_1298[3]_i_2 
       (.I0(\tmp3_reg_1298[4]_i_3_n_7 ),
        .I1(p_Val2_81_2_cast_c_fu_642_p1[4]),
        .O(\tmp3_reg_1298[3]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hA4)) 
    \tmp3_reg_1298[4]_i_1 
       (.I0(\tmp3_reg_1298[4]_i_2_n_7 ),
        .I1(\tmp3_reg_1298[4]_i_3_n_7 ),
        .I2(p_Val2_81_2_cast_c_fu_642_p1[4]),
        .O(tmp3_fu_698_p2[4]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp3_reg_1298[4]_i_10 
       (.I0(tmp_V_reg_1263[1]),
        .I1(weights9_m_weights_V_9_reg_1278[0]),
        .I2(tmp_V_reg_1263[0]),
        .I3(weights9_m_weights_V_9_reg_1278[1]),
        .O(\tmp3_reg_1298[4]_i_10_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp3_reg_1298[4]_i_11 
       (.I0(weights9_m_weights_V_9_reg_1278[0]),
        .I1(tmp_V_reg_1263[0]),
        .O(\tmp3_reg_1298[4]_i_11_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp3_reg_1298[4]_i_12 
       (.I0(weights9_m_weights_V_9_reg_1278[0]),
        .I1(tmp_V_reg_1263[3]),
        .O(\tmp3_reg_1298[4]_i_12_n_7 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tmp3_reg_1298[4]_i_2 
       (.I0(p_Val2_81_2_cast_c_fu_642_p1[2]),
        .I1(p_Val2_81_2_cast_c_fu_642_p1[0]),
        .I2(\tmp3_reg_1298_reg[5]_i_3_n_11 ),
        .I3(p_Val2_81_2_cast_c_fu_642_p1[1]),
        .I4(p_Val2_81_2_cast_c_fu_642_p1[3]),
        .O(\tmp3_reg_1298[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp3_reg_1298[4]_i_3 
       (.I0(\tmp3_reg_1298_reg[5]_i_3_n_12 ),
        .I1(\tmp3_reg_1298_reg[4]_i_4_n_14 ),
        .I2(\tmp3_reg_1298_reg[5]_i_3_n_14 ),
        .I3(\tmp3_reg_1298_reg[5]_i_3_n_13 ),
        .I4(\tmp3_reg_1298_reg[4]_i_4_n_12 ),
        .I5(\tmp3_reg_1298_reg[4]_i_4_n_13 ),
        .O(\tmp3_reg_1298[4]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp3_reg_1298[4]_i_5 
       (.I0(weights9_m_weights_V_9_reg_1278[1]),
        .I1(tmp_V_reg_1263[2]),
        .I2(weights9_m_weights_V_9_reg_1278[2]),
        .I3(tmp_V_reg_1263[1]),
        .I4(tmp_V_reg_1263[3]),
        .I5(weights9_m_weights_V_9_reg_1278[0]),
        .O(\tmp3_reg_1298[4]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp3_reg_1298[4]_i_6 
       (.I0(tmp_V_reg_1263[1]),
        .I1(weights9_m_weights_V_9_reg_1278[1]),
        .I2(tmp_V_reg_1263[0]),
        .I3(weights9_m_weights_V_9_reg_1278[2]),
        .O(\tmp3_reg_1298[4]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp3_reg_1298[4]_i_7 
       (.I0(weights9_m_weights_V_9_reg_1278[0]),
        .I1(tmp_V_reg_1263[1]),
        .O(\tmp3_reg_1298[4]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h9999A5556999A555)) 
    \tmp3_reg_1298[4]_i_8 
       (.I0(\tmp3_reg_1298[4]_i_12_n_7 ),
        .I1(tmp_V_reg_1263[2]),
        .I2(weights9_m_weights_V_9_reg_1278[2]),
        .I3(tmp_V_reg_1263[1]),
        .I4(weights9_m_weights_V_9_reg_1278[1]),
        .I5(tmp_V_reg_1263[0]),
        .O(\tmp3_reg_1298[4]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp3_reg_1298[4]_i_9 
       (.I0(weights9_m_weights_V_9_reg_1278[2]),
        .I1(tmp_V_reg_1263[0]),
        .I2(weights9_m_weights_V_9_reg_1278[1]),
        .I3(tmp_V_reg_1263[1]),
        .I4(tmp_V_reg_1263[2]),
        .I5(weights9_m_weights_V_9_reg_1278[0]),
        .O(\tmp3_reg_1298[4]_i_9_n_7 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \tmp3_reg_1298[5]_i_1 
       (.I0(p_Val2_81_2_cast_c_fu_642_p1[3]),
        .I1(p_Val2_81_2_cast_c_fu_642_p1[1]),
        .I2(\tmp3_reg_1298_reg[5]_i_3_n_11 ),
        .I3(p_Val2_81_2_cast_c_fu_642_p1[0]),
        .I4(p_Val2_81_2_cast_c_fu_642_p1[2]),
        .I5(p_Val2_81_2_cast_c_fu_642_p1[4]),
        .O(tmp3_fu_698_p2[5]));
  LUT5 #(
    .INIT(32'hD2A52DA5)) 
    \tmp3_reg_1298[5]_i_10 
       (.I0(\tmp3_reg_1298_reg[5]_i_21_n_14 ),
        .I1(tmp_V_reg_1263[5]),
        .I2(\tmp3_reg_1298_reg[5]_i_21_n_13 ),
        .I3(weights9_m_weights_V_9_reg_1278[3]),
        .I4(tmp_V_reg_1263[6]),
        .O(\tmp3_reg_1298[5]_i_10_n_7 ));
  LUT5 #(
    .INIT(32'h4BF0B4F0)) 
    \tmp3_reg_1298[5]_i_11 
       (.I0(\tmp3_reg_1298_reg[5]_i_22_n_11 ),
        .I1(tmp_V_reg_1263[4]),
        .I2(\tmp3_reg_1298_reg[5]_i_21_n_14 ),
        .I3(weights9_m_weights_V_9_reg_1278[3]),
        .I4(tmp_V_reg_1263[5]),
        .O(\tmp3_reg_1298[5]_i_11_n_7 ));
  LUT5 #(
    .INIT(32'h665A965A)) 
    \tmp3_reg_1298[5]_i_12 
       (.I0(\tmp3_reg_1298_reg[5]_i_22_n_11 ),
        .I1(tmp_V_reg_1263[4]),
        .I2(\tmp3_reg_1298_reg[5]_i_22_n_12 ),
        .I3(weights9_m_weights_V_9_reg_1278[3]),
        .I4(tmp_V_reg_1263[3]),
        .O(\tmp3_reg_1298[5]_i_12_n_7 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp3_reg_1298[5]_i_13 
       (.I0(tmp_V_reg_1263[2]),
        .I1(weights9_m_weights_V_9_reg_1278[3]),
        .I2(\tmp3_reg_1298_reg[5]_i_22_n_13 ),
        .O(\tmp3_reg_1298[5]_i_13_n_7 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp3_reg_1298[5]_i_14 
       (.I0(tmp_V_reg_1263[1]),
        .I1(weights9_m_weights_V_9_reg_1278[3]),
        .I2(\tmp3_reg_1298_reg[5]_i_22_n_14 ),
        .O(\tmp3_reg_1298[5]_i_14_n_7 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \tmp3_reg_1298[5]_i_15 
       (.I0(tmp_V_reg_1263[0]),
        .I1(weights9_m_weights_V_9_reg_1278[3]),
        .I2(\tmp3_reg_1298_reg[4]_i_4_n_11 ),
        .O(\tmp3_reg_1298[5]_i_15_n_7 ));
  LUT5 #(
    .INIT(32'hD2A52DA5)) 
    \tmp3_reg_1298[5]_i_16 
       (.I0(\tmp3_reg_1298_reg[5]_i_22_n_13 ),
        .I1(tmp_V_reg_1263[2]),
        .I2(\tmp3_reg_1298_reg[5]_i_22_n_12 ),
        .I3(weights9_m_weights_V_9_reg_1278[3]),
        .I4(tmp_V_reg_1263[3]),
        .O(\tmp3_reg_1298[5]_i_16_n_7 ));
  LUT5 #(
    .INIT(32'hD2A52DA5)) 
    \tmp3_reg_1298[5]_i_17 
       (.I0(\tmp3_reg_1298_reg[5]_i_22_n_14 ),
        .I1(tmp_V_reg_1263[1]),
        .I2(\tmp3_reg_1298_reg[5]_i_22_n_13 ),
        .I3(weights9_m_weights_V_9_reg_1278[3]),
        .I4(tmp_V_reg_1263[2]),
        .O(\tmp3_reg_1298[5]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'h4BF0B4F0)) 
    \tmp3_reg_1298[5]_i_18 
       (.I0(\tmp3_reg_1298_reg[4]_i_4_n_11 ),
        .I1(tmp_V_reg_1263[0]),
        .I2(\tmp3_reg_1298_reg[5]_i_22_n_14 ),
        .I3(weights9_m_weights_V_9_reg_1278[3]),
        .I4(tmp_V_reg_1263[1]),
        .O(\tmp3_reg_1298[5]_i_18_n_7 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp3_reg_1298[5]_i_19 
       (.I0(tmp_V_reg_1263[0]),
        .I1(weights9_m_weights_V_9_reg_1278[3]),
        .I2(\tmp3_reg_1298_reg[4]_i_4_n_11 ),
        .O(\tmp3_reg_1298[5]_i_19_n_7 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \tmp3_reg_1298[5]_i_20 
       (.I0(tmp_V_reg_1263[7]),
        .I1(weights9_m_weights_V_9_reg_1278[3]),
        .I2(\tmp3_reg_1298_reg[5]_i_21_n_8 ),
        .O(\tmp3_reg_1298[5]_i_20_n_7 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \tmp3_reg_1298[5]_i_23 
       (.I0(tmp_V_reg_1263[7]),
        .I1(weights9_m_weights_V_9_reg_1278[1]),
        .I2(tmp_V_reg_1263[6]),
        .I3(weights9_m_weights_V_9_reg_1278[2]),
        .O(\tmp3_reg_1298[5]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    \tmp3_reg_1298[5]_i_24 
       (.I0(weights9_m_weights_V_9_reg_1278[0]),
        .I1(tmp_V_reg_1263[7]),
        .I2(weights9_m_weights_V_9_reg_1278[2]),
        .I3(tmp_V_reg_1263[5]),
        .I4(weights9_m_weights_V_9_reg_1278[1]),
        .I5(tmp_V_reg_1263[6]),
        .O(\tmp3_reg_1298[5]_i_24_n_7 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \tmp3_reg_1298[5]_i_25 
       (.I0(tmp_V_reg_1263[6]),
        .I1(weights9_m_weights_V_9_reg_1278[1]),
        .I2(weights9_m_weights_V_9_reg_1278[2]),
        .I3(tmp_V_reg_1263[7]),
        .O(\tmp3_reg_1298[5]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'h4230F50F2DFFA5FF)) 
    \tmp3_reg_1298[5]_i_26 
       (.I0(tmp_V_reg_1263[5]),
        .I1(weights9_m_weights_V_9_reg_1278[0]),
        .I2(tmp_V_reg_1263[6]),
        .I3(weights9_m_weights_V_9_reg_1278[2]),
        .I4(tmp_V_reg_1263[7]),
        .I5(weights9_m_weights_V_9_reg_1278[1]),
        .O(\tmp3_reg_1298[5]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp3_reg_1298[5]_i_27 
       (.I0(weights9_m_weights_V_9_reg_1278[0]),
        .I1(tmp_V_reg_1263[6]),
        .I2(tmp_V_reg_1263[4]),
        .I3(weights9_m_weights_V_9_reg_1278[2]),
        .I4(tmp_V_reg_1263[5]),
        .I5(weights9_m_weights_V_9_reg_1278[1]),
        .O(\tmp3_reg_1298[5]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp3_reg_1298[5]_i_28 
       (.I0(weights9_m_weights_V_9_reg_1278[1]),
        .I1(tmp_V_reg_1263[4]),
        .I2(tmp_V_reg_1263[3]),
        .I3(weights9_m_weights_V_9_reg_1278[2]),
        .I4(tmp_V_reg_1263[5]),
        .I5(weights9_m_weights_V_9_reg_1278[0]),
        .O(\tmp3_reg_1298[5]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp3_reg_1298[5]_i_29 
       (.I0(weights9_m_weights_V_9_reg_1278[2]),
        .I1(tmp_V_reg_1263[2]),
        .I2(weights9_m_weights_V_9_reg_1278[1]),
        .I3(tmp_V_reg_1263[4]),
        .I4(weights9_m_weights_V_9_reg_1278[0]),
        .I5(tmp_V_reg_1263[3]),
        .O(\tmp3_reg_1298[5]_i_29_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp3_reg_1298[5]_i_30 
       (.I0(weights9_m_weights_V_9_reg_1278[0]),
        .I1(tmp_V_reg_1263[3]),
        .I2(tmp_V_reg_1263[2]),
        .I3(weights9_m_weights_V_9_reg_1278[1]),
        .I4(tmp_V_reg_1263[1]),
        .I5(weights9_m_weights_V_9_reg_1278[2]),
        .O(\tmp3_reg_1298[5]_i_30_n_7 ));
  LUT6 #(
    .INIT(64'h6996969699666666)) 
    \tmp3_reg_1298[5]_i_31 
       (.I0(\tmp3_reg_1298[5]_i_27_n_7 ),
        .I1(\tmp3_reg_1298[5]_i_35_n_7 ),
        .I2(tmp_V_reg_1263[7]),
        .I3(weights9_m_weights_V_9_reg_1278[1]),
        .I4(tmp_V_reg_1263[6]),
        .I5(weights9_m_weights_V_9_reg_1278[0]),
        .O(\tmp3_reg_1298[5]_i_31_n_7 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \tmp3_reg_1298[5]_i_32 
       (.I0(\tmp3_reg_1298[5]_i_28_n_7 ),
        .I1(\tmp3_reg_1298[5]_i_36_n_7 ),
        .I2(tmp_V_reg_1263[4]),
        .I3(weights9_m_weights_V_9_reg_1278[2]),
        .I4(tmp_V_reg_1263[5]),
        .I5(weights9_m_weights_V_9_reg_1278[1]),
        .O(\tmp3_reg_1298[5]_i_32_n_7 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \tmp3_reg_1298[5]_i_33 
       (.I0(\tmp3_reg_1298[5]_i_29_n_7 ),
        .I1(\tmp3_reg_1298[5]_i_37_n_7 ),
        .I2(tmp_V_reg_1263[3]),
        .I3(weights9_m_weights_V_9_reg_1278[2]),
        .I4(tmp_V_reg_1263[5]),
        .I5(weights9_m_weights_V_9_reg_1278[0]),
        .O(\tmp3_reg_1298[5]_i_33_n_7 ));
  LUT6 #(
    .INIT(64'h9669696966999999)) 
    \tmp3_reg_1298[5]_i_34 
       (.I0(\tmp3_reg_1298[5]_i_30_n_7 ),
        .I1(\tmp3_reg_1298[5]_i_38_n_7 ),
        .I2(tmp_V_reg_1263[4]),
        .I3(weights9_m_weights_V_9_reg_1278[1]),
        .I4(tmp_V_reg_1263[3]),
        .I5(weights9_m_weights_V_9_reg_1278[0]),
        .O(\tmp3_reg_1298[5]_i_34_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp3_reg_1298[5]_i_35 
       (.I0(weights9_m_weights_V_9_reg_1278[2]),
        .I1(tmp_V_reg_1263[5]),
        .O(\tmp3_reg_1298[5]_i_35_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp3_reg_1298[5]_i_36 
       (.I0(weights9_m_weights_V_9_reg_1278[0]),
        .I1(tmp_V_reg_1263[6]),
        .O(\tmp3_reg_1298[5]_i_36_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp3_reg_1298[5]_i_37 
       (.I0(weights9_m_weights_V_9_reg_1278[1]),
        .I1(tmp_V_reg_1263[4]),
        .O(\tmp3_reg_1298[5]_i_37_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp3_reg_1298[5]_i_38 
       (.I0(weights9_m_weights_V_9_reg_1278[2]),
        .I1(tmp_V_reg_1263[2]),
        .O(\tmp3_reg_1298[5]_i_38_n_7 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp3_reg_1298[5]_i_5 
       (.I0(tmp_V_reg_1263[6]),
        .I1(weights9_m_weights_V_9_reg_1278[3]),
        .I2(\tmp3_reg_1298_reg[5]_i_21_n_13 ),
        .O(\tmp3_reg_1298[5]_i_5_n_7 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp3_reg_1298[5]_i_6 
       (.I0(tmp_V_reg_1263[5]),
        .I1(weights9_m_weights_V_9_reg_1278[3]),
        .I2(\tmp3_reg_1298_reg[5]_i_21_n_14 ),
        .O(\tmp3_reg_1298[5]_i_6_n_7 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \tmp3_reg_1298[5]_i_7 
       (.I0(tmp_V_reg_1263[4]),
        .I1(weights9_m_weights_V_9_reg_1278[3]),
        .I2(\tmp3_reg_1298_reg[5]_i_22_n_11 ),
        .O(\tmp3_reg_1298[5]_i_7_n_7 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp3_reg_1298[5]_i_8 
       (.I0(tmp_V_reg_1263[4]),
        .I1(weights9_m_weights_V_9_reg_1278[3]),
        .I2(\tmp3_reg_1298_reg[5]_i_22_n_11 ),
        .O(\tmp3_reg_1298[5]_i_8_n_7 ));
  LUT5 #(
    .INIT(32'h2D5AD25A)) 
    \tmp3_reg_1298[5]_i_9 
       (.I0(\tmp3_reg_1298_reg[5]_i_21_n_13 ),
        .I1(tmp_V_reg_1263[6]),
        .I2(\tmp3_reg_1298_reg[5]_i_21_n_8 ),
        .I3(weights9_m_weights_V_9_reg_1278[3]),
        .I4(tmp_V_reg_1263[7]),
        .O(\tmp3_reg_1298[5]_i_9_n_7 ));
  FDRE \tmp3_reg_1298_reg[0] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp3_fu_698_p2[0]),
        .Q(tmp3_reg_1298[0]),
        .R(1'b0));
  FDRE \tmp3_reg_1298_reg[1] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp3_fu_698_p2[1]),
        .Q(tmp3_reg_1298[1]),
        .R(1'b0));
  FDRE \tmp3_reg_1298_reg[2] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp3_fu_698_p2[2]),
        .Q(tmp3_reg_1298[2]),
        .R(1'b0));
  FDRE \tmp3_reg_1298_reg[3] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp3_fu_698_p2[3]),
        .Q(tmp3_reg_1298[3]),
        .R(1'b0));
  FDRE \tmp3_reg_1298_reg[4] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp3_fu_698_p2[4]),
        .Q(tmp3_reg_1298[4]),
        .R(1'b0));
  CARRY4 \tmp3_reg_1298_reg[4]_i_4 
       (.CI(1'b0),
        .CO({\tmp3_reg_1298_reg[4]_i_4_n_7 ,\tmp3_reg_1298_reg[4]_i_4_n_8 ,\tmp3_reg_1298_reg[4]_i_4_n_9 ,\tmp3_reg_1298_reg[4]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp3_reg_1298[4]_i_5_n_7 ,\tmp3_reg_1298[4]_i_6_n_7 ,\tmp3_reg_1298[4]_i_7_n_7 ,1'b0}),
        .O({\tmp3_reg_1298_reg[4]_i_4_n_11 ,\tmp3_reg_1298_reg[4]_i_4_n_12 ,\tmp3_reg_1298_reg[4]_i_4_n_13 ,\tmp3_reg_1298_reg[4]_i_4_n_14 }),
        .S({\tmp3_reg_1298[4]_i_8_n_7 ,\tmp3_reg_1298[4]_i_9_n_7 ,\tmp3_reg_1298[4]_i_10_n_7 ,\tmp3_reg_1298[4]_i_11_n_7 }));
  FDRE \tmp3_reg_1298_reg[5] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp3_fu_698_p2[5]),
        .Q(tmp3_reg_1298[5]),
        .R(1'b0));
  CARRY4 \tmp3_reg_1298_reg[5]_i_2 
       (.CI(\tmp3_reg_1298_reg[5]_i_3_n_7 ),
        .CO({\tmp3_reg_1298_reg[5]_i_2_n_7 ,\tmp3_reg_1298_reg[5]_i_2_n_8 ,\tmp3_reg_1298_reg[5]_i_2_n_9 ,\tmp3_reg_1298_reg[5]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp3_reg_1298[5]_i_5_n_7 ,\tmp3_reg_1298[5]_i_6_n_7 ,\tmp3_reg_1298[5]_i_7_n_7 ,\tmp3_reg_1298[5]_i_8_n_7 }),
        .O(p_Val2_81_2_cast_c_fu_642_p1[3:0]),
        .S({\tmp3_reg_1298[5]_i_9_n_7 ,\tmp3_reg_1298[5]_i_10_n_7 ,\tmp3_reg_1298[5]_i_11_n_7 ,\tmp3_reg_1298[5]_i_12_n_7 }));
  CARRY4 \tmp3_reg_1298_reg[5]_i_21 
       (.CI(\tmp3_reg_1298_reg[5]_i_22_n_7 ),
        .CO({\NLW_tmp3_reg_1298_reg[5]_i_21_CO_UNCONNECTED [3],\tmp3_reg_1298_reg[5]_i_21_n_8 ,\NLW_tmp3_reg_1298_reg[5]_i_21_CO_UNCONNECTED [1],\tmp3_reg_1298_reg[5]_i_21_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp3_reg_1298[5]_i_23_n_7 ,\tmp3_reg_1298[5]_i_24_n_7 }),
        .O({\NLW_tmp3_reg_1298_reg[5]_i_21_O_UNCONNECTED [3:2],\tmp3_reg_1298_reg[5]_i_21_n_13 ,\tmp3_reg_1298_reg[5]_i_21_n_14 }),
        .S({1'b0,1'b1,\tmp3_reg_1298[5]_i_25_n_7 ,\tmp3_reg_1298[5]_i_26_n_7 }));
  CARRY4 \tmp3_reg_1298_reg[5]_i_22 
       (.CI(\tmp3_reg_1298_reg[4]_i_4_n_7 ),
        .CO({\tmp3_reg_1298_reg[5]_i_22_n_7 ,\tmp3_reg_1298_reg[5]_i_22_n_8 ,\tmp3_reg_1298_reg[5]_i_22_n_9 ,\tmp3_reg_1298_reg[5]_i_22_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp3_reg_1298[5]_i_27_n_7 ,\tmp3_reg_1298[5]_i_28_n_7 ,\tmp3_reg_1298[5]_i_29_n_7 ,\tmp3_reg_1298[5]_i_30_n_7 }),
        .O({\tmp3_reg_1298_reg[5]_i_22_n_11 ,\tmp3_reg_1298_reg[5]_i_22_n_12 ,\tmp3_reg_1298_reg[5]_i_22_n_13 ,\tmp3_reg_1298_reg[5]_i_22_n_14 }),
        .S({\tmp3_reg_1298[5]_i_31_n_7 ,\tmp3_reg_1298[5]_i_32_n_7 ,\tmp3_reg_1298[5]_i_33_n_7 ,\tmp3_reg_1298[5]_i_34_n_7 }));
  CARRY4 \tmp3_reg_1298_reg[5]_i_3 
       (.CI(1'b0),
        .CO({\tmp3_reg_1298_reg[5]_i_3_n_7 ,\tmp3_reg_1298_reg[5]_i_3_n_8 ,\tmp3_reg_1298_reg[5]_i_3_n_9 ,\tmp3_reg_1298_reg[5]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp3_reg_1298[5]_i_13_n_7 ,\tmp3_reg_1298[5]_i_14_n_7 ,\tmp3_reg_1298[5]_i_15_n_7 ,1'b0}),
        .O({\tmp3_reg_1298_reg[5]_i_3_n_11 ,\tmp3_reg_1298_reg[5]_i_3_n_12 ,\tmp3_reg_1298_reg[5]_i_3_n_13 ,\tmp3_reg_1298_reg[5]_i_3_n_14 }),
        .S({\tmp3_reg_1298[5]_i_16_n_7 ,\tmp3_reg_1298[5]_i_17_n_7 ,\tmp3_reg_1298[5]_i_18_n_7 ,\tmp3_reg_1298[5]_i_19_n_7 }));
  CARRY4 \tmp3_reg_1298_reg[5]_i_4 
       (.CI(\tmp3_reg_1298_reg[5]_i_2_n_7 ),
        .CO(\NLW_tmp3_reg_1298_reg[5]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp3_reg_1298_reg[5]_i_4_O_UNCONNECTED [3:1],p_Val2_81_2_cast_c_fu_642_p1[4]}),
        .S({1'b0,1'b0,1'b0,\tmp3_reg_1298[5]_i_20_n_7 }));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp4_reg_1303[0]_i_1 
       (.I0(\tmp4_reg_1303_reg[5]_i_3_n_11 ),
        .I1(\tmp4_reg_1303[3]_i_2_n_7 ),
        .I2(p_Val2_81_3_cast_c_fu_731_p1[0]),
        .O(tmp4_fu_787_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp4_reg_1303[1]_i_1 
       (.I0(\tmp4_reg_1303[3]_i_2_n_7 ),
        .I1(\tmp4_reg_1303_reg[5]_i_3_n_11 ),
        .I2(p_Val2_81_3_cast_c_fu_731_p1[0]),
        .I3(p_Val2_81_3_cast_c_fu_731_p1[1]),
        .O(tmp4_fu_787_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp4_reg_1303[2]_i_1 
       (.I0(\tmp4_reg_1303[3]_i_2_n_7 ),
        .I1(p_Val2_81_3_cast_c_fu_731_p1[0]),
        .I2(\tmp4_reg_1303_reg[5]_i_3_n_11 ),
        .I3(p_Val2_81_3_cast_c_fu_731_p1[1]),
        .I4(p_Val2_81_3_cast_c_fu_731_p1[2]),
        .O(tmp4_fu_787_p2[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp4_reg_1303[3]_i_1 
       (.I0(\tmp4_reg_1303[3]_i_2_n_7 ),
        .I1(p_Val2_81_3_cast_c_fu_731_p1[1]),
        .I2(\tmp4_reg_1303_reg[5]_i_3_n_11 ),
        .I3(p_Val2_81_3_cast_c_fu_731_p1[0]),
        .I4(p_Val2_81_3_cast_c_fu_731_p1[2]),
        .I5(p_Val2_81_3_cast_c_fu_731_p1[3]),
        .O(tmp4_fu_787_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp4_reg_1303[3]_i_2 
       (.I0(\tmp4_reg_1303[4]_i_3_n_7 ),
        .I1(p_Val2_81_3_cast_c_fu_731_p1[4]),
        .O(\tmp4_reg_1303[3]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hA4)) 
    \tmp4_reg_1303[4]_i_1 
       (.I0(\tmp4_reg_1303[4]_i_2_n_7 ),
        .I1(\tmp4_reg_1303[4]_i_3_n_7 ),
        .I2(p_Val2_81_3_cast_c_fu_731_p1[4]),
        .O(tmp4_fu_787_p2[4]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp4_reg_1303[4]_i_10 
       (.I0(tmp_V_reg_1263[1]),
        .I1(weights9_m_weights_V_11_reg_1283[0]),
        .I2(tmp_V_reg_1263[0]),
        .I3(weights9_m_weights_V_11_reg_1283[1]),
        .O(\tmp4_reg_1303[4]_i_10_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp4_reg_1303[4]_i_11 
       (.I0(weights9_m_weights_V_11_reg_1283[0]),
        .I1(tmp_V_reg_1263[0]),
        .O(\tmp4_reg_1303[4]_i_11_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp4_reg_1303[4]_i_12 
       (.I0(weights9_m_weights_V_11_reg_1283[0]),
        .I1(tmp_V_reg_1263[3]),
        .O(\tmp4_reg_1303[4]_i_12_n_7 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tmp4_reg_1303[4]_i_2 
       (.I0(p_Val2_81_3_cast_c_fu_731_p1[2]),
        .I1(p_Val2_81_3_cast_c_fu_731_p1[0]),
        .I2(\tmp4_reg_1303_reg[5]_i_3_n_11 ),
        .I3(p_Val2_81_3_cast_c_fu_731_p1[1]),
        .I4(p_Val2_81_3_cast_c_fu_731_p1[3]),
        .O(\tmp4_reg_1303[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp4_reg_1303[4]_i_3 
       (.I0(\tmp4_reg_1303_reg[5]_i_3_n_12 ),
        .I1(\tmp4_reg_1303_reg[4]_i_4_n_14 ),
        .I2(\tmp4_reg_1303_reg[5]_i_3_n_14 ),
        .I3(\tmp4_reg_1303_reg[5]_i_3_n_13 ),
        .I4(\tmp4_reg_1303_reg[4]_i_4_n_12 ),
        .I5(\tmp4_reg_1303_reg[4]_i_4_n_13 ),
        .O(\tmp4_reg_1303[4]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp4_reg_1303[4]_i_5 
       (.I0(weights9_m_weights_V_11_reg_1283[1]),
        .I1(tmp_V_reg_1263[2]),
        .I2(weights9_m_weights_V_11_reg_1283[2]),
        .I3(tmp_V_reg_1263[1]),
        .I4(tmp_V_reg_1263[3]),
        .I5(weights9_m_weights_V_11_reg_1283[0]),
        .O(\tmp4_reg_1303[4]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp4_reg_1303[4]_i_6 
       (.I0(tmp_V_reg_1263[1]),
        .I1(weights9_m_weights_V_11_reg_1283[1]),
        .I2(tmp_V_reg_1263[0]),
        .I3(weights9_m_weights_V_11_reg_1283[2]),
        .O(\tmp4_reg_1303[4]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp4_reg_1303[4]_i_7 
       (.I0(weights9_m_weights_V_11_reg_1283[0]),
        .I1(tmp_V_reg_1263[1]),
        .O(\tmp4_reg_1303[4]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h9999A5556999A555)) 
    \tmp4_reg_1303[4]_i_8 
       (.I0(\tmp4_reg_1303[4]_i_12_n_7 ),
        .I1(tmp_V_reg_1263[2]),
        .I2(weights9_m_weights_V_11_reg_1283[2]),
        .I3(tmp_V_reg_1263[1]),
        .I4(weights9_m_weights_V_11_reg_1283[1]),
        .I5(tmp_V_reg_1263[0]),
        .O(\tmp4_reg_1303[4]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp4_reg_1303[4]_i_9 
       (.I0(weights9_m_weights_V_11_reg_1283[2]),
        .I1(tmp_V_reg_1263[0]),
        .I2(weights9_m_weights_V_11_reg_1283[1]),
        .I3(tmp_V_reg_1263[1]),
        .I4(tmp_V_reg_1263[2]),
        .I5(weights9_m_weights_V_11_reg_1283[0]),
        .O(\tmp4_reg_1303[4]_i_9_n_7 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF00000000)) 
    \tmp4_reg_1303[5]_i_1 
       (.I0(p_Val2_81_3_cast_c_fu_731_p1[3]),
        .I1(p_Val2_81_3_cast_c_fu_731_p1[1]),
        .I2(\tmp4_reg_1303_reg[5]_i_3_n_11 ),
        .I3(p_Val2_81_3_cast_c_fu_731_p1[0]),
        .I4(p_Val2_81_3_cast_c_fu_731_p1[2]),
        .I5(p_Val2_81_3_cast_c_fu_731_p1[4]),
        .O(tmp4_fu_787_p2[5]));
  LUT5 #(
    .INIT(32'hD2A52DA5)) 
    \tmp4_reg_1303[5]_i_10 
       (.I0(\tmp4_reg_1303_reg[5]_i_21_n_14 ),
        .I1(tmp_V_reg_1263[5]),
        .I2(\tmp4_reg_1303_reg[5]_i_21_n_13 ),
        .I3(weights9_m_weights_V_11_reg_1283[3]),
        .I4(tmp_V_reg_1263[6]),
        .O(\tmp4_reg_1303[5]_i_10_n_7 ));
  LUT5 #(
    .INIT(32'h4BF0B4F0)) 
    \tmp4_reg_1303[5]_i_11 
       (.I0(\tmp4_reg_1303_reg[5]_i_22_n_11 ),
        .I1(tmp_V_reg_1263[4]),
        .I2(\tmp4_reg_1303_reg[5]_i_21_n_14 ),
        .I3(weights9_m_weights_V_11_reg_1283[3]),
        .I4(tmp_V_reg_1263[5]),
        .O(\tmp4_reg_1303[5]_i_11_n_7 ));
  LUT5 #(
    .INIT(32'h665A965A)) 
    \tmp4_reg_1303[5]_i_12 
       (.I0(\tmp4_reg_1303_reg[5]_i_22_n_11 ),
        .I1(tmp_V_reg_1263[4]),
        .I2(\tmp4_reg_1303_reg[5]_i_22_n_12 ),
        .I3(weights9_m_weights_V_11_reg_1283[3]),
        .I4(tmp_V_reg_1263[3]),
        .O(\tmp4_reg_1303[5]_i_12_n_7 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp4_reg_1303[5]_i_13 
       (.I0(tmp_V_reg_1263[2]),
        .I1(weights9_m_weights_V_11_reg_1283[3]),
        .I2(\tmp4_reg_1303_reg[5]_i_22_n_13 ),
        .O(\tmp4_reg_1303[5]_i_13_n_7 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp4_reg_1303[5]_i_14 
       (.I0(tmp_V_reg_1263[1]),
        .I1(weights9_m_weights_V_11_reg_1283[3]),
        .I2(\tmp4_reg_1303_reg[5]_i_22_n_14 ),
        .O(\tmp4_reg_1303[5]_i_14_n_7 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \tmp4_reg_1303[5]_i_15 
       (.I0(tmp_V_reg_1263[0]),
        .I1(weights9_m_weights_V_11_reg_1283[3]),
        .I2(\tmp4_reg_1303_reg[4]_i_4_n_11 ),
        .O(\tmp4_reg_1303[5]_i_15_n_7 ));
  LUT5 #(
    .INIT(32'hD2A52DA5)) 
    \tmp4_reg_1303[5]_i_16 
       (.I0(\tmp4_reg_1303_reg[5]_i_22_n_13 ),
        .I1(tmp_V_reg_1263[2]),
        .I2(\tmp4_reg_1303_reg[5]_i_22_n_12 ),
        .I3(weights9_m_weights_V_11_reg_1283[3]),
        .I4(tmp_V_reg_1263[3]),
        .O(\tmp4_reg_1303[5]_i_16_n_7 ));
  LUT5 #(
    .INIT(32'hD2A52DA5)) 
    \tmp4_reg_1303[5]_i_17 
       (.I0(\tmp4_reg_1303_reg[5]_i_22_n_14 ),
        .I1(tmp_V_reg_1263[1]),
        .I2(\tmp4_reg_1303_reg[5]_i_22_n_13 ),
        .I3(weights9_m_weights_V_11_reg_1283[3]),
        .I4(tmp_V_reg_1263[2]),
        .O(\tmp4_reg_1303[5]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'h4BF0B4F0)) 
    \tmp4_reg_1303[5]_i_18 
       (.I0(\tmp4_reg_1303_reg[4]_i_4_n_11 ),
        .I1(tmp_V_reg_1263[0]),
        .I2(\tmp4_reg_1303_reg[5]_i_22_n_14 ),
        .I3(weights9_m_weights_V_11_reg_1283[3]),
        .I4(tmp_V_reg_1263[1]),
        .O(\tmp4_reg_1303[5]_i_18_n_7 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp4_reg_1303[5]_i_19 
       (.I0(tmp_V_reg_1263[0]),
        .I1(weights9_m_weights_V_11_reg_1283[3]),
        .I2(\tmp4_reg_1303_reg[4]_i_4_n_11 ),
        .O(\tmp4_reg_1303[5]_i_19_n_7 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \tmp4_reg_1303[5]_i_20 
       (.I0(tmp_V_reg_1263[7]),
        .I1(weights9_m_weights_V_11_reg_1283[3]),
        .I2(\tmp4_reg_1303_reg[5]_i_21_n_8 ),
        .O(\tmp4_reg_1303[5]_i_20_n_7 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \tmp4_reg_1303[5]_i_23 
       (.I0(tmp_V_reg_1263[7]),
        .I1(weights9_m_weights_V_11_reg_1283[1]),
        .I2(tmp_V_reg_1263[6]),
        .I3(weights9_m_weights_V_11_reg_1283[2]),
        .O(\tmp4_reg_1303[5]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    \tmp4_reg_1303[5]_i_24 
       (.I0(weights9_m_weights_V_11_reg_1283[0]),
        .I1(tmp_V_reg_1263[7]),
        .I2(weights9_m_weights_V_11_reg_1283[2]),
        .I3(tmp_V_reg_1263[5]),
        .I4(weights9_m_weights_V_11_reg_1283[1]),
        .I5(tmp_V_reg_1263[6]),
        .O(\tmp4_reg_1303[5]_i_24_n_7 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \tmp4_reg_1303[5]_i_25 
       (.I0(tmp_V_reg_1263[6]),
        .I1(weights9_m_weights_V_11_reg_1283[1]),
        .I2(weights9_m_weights_V_11_reg_1283[2]),
        .I3(tmp_V_reg_1263[7]),
        .O(\tmp4_reg_1303[5]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'h4230F50F2DFFA5FF)) 
    \tmp4_reg_1303[5]_i_26 
       (.I0(tmp_V_reg_1263[5]),
        .I1(weights9_m_weights_V_11_reg_1283[0]),
        .I2(tmp_V_reg_1263[6]),
        .I3(weights9_m_weights_V_11_reg_1283[2]),
        .I4(tmp_V_reg_1263[7]),
        .I5(weights9_m_weights_V_11_reg_1283[1]),
        .O(\tmp4_reg_1303[5]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp4_reg_1303[5]_i_27 
       (.I0(weights9_m_weights_V_11_reg_1283[0]),
        .I1(tmp_V_reg_1263[6]),
        .I2(tmp_V_reg_1263[4]),
        .I3(weights9_m_weights_V_11_reg_1283[2]),
        .I4(tmp_V_reg_1263[5]),
        .I5(weights9_m_weights_V_11_reg_1283[1]),
        .O(\tmp4_reg_1303[5]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp4_reg_1303[5]_i_28 
       (.I0(weights9_m_weights_V_11_reg_1283[1]),
        .I1(tmp_V_reg_1263[4]),
        .I2(tmp_V_reg_1263[3]),
        .I3(weights9_m_weights_V_11_reg_1283[2]),
        .I4(tmp_V_reg_1263[5]),
        .I5(weights9_m_weights_V_11_reg_1283[0]),
        .O(\tmp4_reg_1303[5]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \tmp4_reg_1303[5]_i_29 
       (.I0(weights9_m_weights_V_11_reg_1283[2]),
        .I1(tmp_V_reg_1263[2]),
        .I2(weights9_m_weights_V_11_reg_1283[1]),
        .I3(tmp_V_reg_1263[4]),
        .I4(weights9_m_weights_V_11_reg_1283[0]),
        .I5(tmp_V_reg_1263[3]),
        .O(\tmp4_reg_1303[5]_i_29_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp4_reg_1303[5]_i_30 
       (.I0(weights9_m_weights_V_11_reg_1283[0]),
        .I1(tmp_V_reg_1263[3]),
        .I2(tmp_V_reg_1263[2]),
        .I3(weights9_m_weights_V_11_reg_1283[1]),
        .I4(tmp_V_reg_1263[1]),
        .I5(weights9_m_weights_V_11_reg_1283[2]),
        .O(\tmp4_reg_1303[5]_i_30_n_7 ));
  LUT6 #(
    .INIT(64'h6996969699666666)) 
    \tmp4_reg_1303[5]_i_31 
       (.I0(\tmp4_reg_1303[5]_i_27_n_7 ),
        .I1(\tmp4_reg_1303[5]_i_35_n_7 ),
        .I2(tmp_V_reg_1263[7]),
        .I3(weights9_m_weights_V_11_reg_1283[1]),
        .I4(tmp_V_reg_1263[6]),
        .I5(weights9_m_weights_V_11_reg_1283[0]),
        .O(\tmp4_reg_1303[5]_i_31_n_7 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \tmp4_reg_1303[5]_i_32 
       (.I0(\tmp4_reg_1303[5]_i_28_n_7 ),
        .I1(\tmp4_reg_1303[5]_i_36_n_7 ),
        .I2(tmp_V_reg_1263[4]),
        .I3(weights9_m_weights_V_11_reg_1283[2]),
        .I4(tmp_V_reg_1263[5]),
        .I5(weights9_m_weights_V_11_reg_1283[1]),
        .O(\tmp4_reg_1303[5]_i_32_n_7 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \tmp4_reg_1303[5]_i_33 
       (.I0(\tmp4_reg_1303[5]_i_29_n_7 ),
        .I1(\tmp4_reg_1303[5]_i_37_n_7 ),
        .I2(tmp_V_reg_1263[3]),
        .I3(weights9_m_weights_V_11_reg_1283[2]),
        .I4(tmp_V_reg_1263[5]),
        .I5(weights9_m_weights_V_11_reg_1283[0]),
        .O(\tmp4_reg_1303[5]_i_33_n_7 ));
  LUT6 #(
    .INIT(64'h9669696966999999)) 
    \tmp4_reg_1303[5]_i_34 
       (.I0(\tmp4_reg_1303[5]_i_30_n_7 ),
        .I1(\tmp4_reg_1303[5]_i_38_n_7 ),
        .I2(tmp_V_reg_1263[4]),
        .I3(weights9_m_weights_V_11_reg_1283[1]),
        .I4(tmp_V_reg_1263[3]),
        .I5(weights9_m_weights_V_11_reg_1283[0]),
        .O(\tmp4_reg_1303[5]_i_34_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp4_reg_1303[5]_i_35 
       (.I0(weights9_m_weights_V_11_reg_1283[2]),
        .I1(tmp_V_reg_1263[5]),
        .O(\tmp4_reg_1303[5]_i_35_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp4_reg_1303[5]_i_36 
       (.I0(weights9_m_weights_V_11_reg_1283[0]),
        .I1(tmp_V_reg_1263[6]),
        .O(\tmp4_reg_1303[5]_i_36_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp4_reg_1303[5]_i_37 
       (.I0(weights9_m_weights_V_11_reg_1283[1]),
        .I1(tmp_V_reg_1263[4]),
        .O(\tmp4_reg_1303[5]_i_37_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp4_reg_1303[5]_i_38 
       (.I0(weights9_m_weights_V_11_reg_1283[2]),
        .I1(tmp_V_reg_1263[2]),
        .O(\tmp4_reg_1303[5]_i_38_n_7 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp4_reg_1303[5]_i_5 
       (.I0(tmp_V_reg_1263[6]),
        .I1(weights9_m_weights_V_11_reg_1283[3]),
        .I2(\tmp4_reg_1303_reg[5]_i_21_n_13 ),
        .O(\tmp4_reg_1303[5]_i_5_n_7 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp4_reg_1303[5]_i_6 
       (.I0(tmp_V_reg_1263[5]),
        .I1(weights9_m_weights_V_11_reg_1283[3]),
        .I2(\tmp4_reg_1303_reg[5]_i_21_n_14 ),
        .O(\tmp4_reg_1303[5]_i_6_n_7 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \tmp4_reg_1303[5]_i_7 
       (.I0(tmp_V_reg_1263[4]),
        .I1(weights9_m_weights_V_11_reg_1283[3]),
        .I2(\tmp4_reg_1303_reg[5]_i_22_n_11 ),
        .O(\tmp4_reg_1303[5]_i_7_n_7 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp4_reg_1303[5]_i_8 
       (.I0(tmp_V_reg_1263[4]),
        .I1(weights9_m_weights_V_11_reg_1283[3]),
        .I2(\tmp4_reg_1303_reg[5]_i_22_n_11 ),
        .O(\tmp4_reg_1303[5]_i_8_n_7 ));
  LUT5 #(
    .INIT(32'h2D5AD25A)) 
    \tmp4_reg_1303[5]_i_9 
       (.I0(\tmp4_reg_1303_reg[5]_i_21_n_13 ),
        .I1(tmp_V_reg_1263[6]),
        .I2(\tmp4_reg_1303_reg[5]_i_21_n_8 ),
        .I3(weights9_m_weights_V_11_reg_1283[3]),
        .I4(tmp_V_reg_1263[7]),
        .O(\tmp4_reg_1303[5]_i_9_n_7 ));
  FDRE \tmp4_reg_1303_reg[0] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp4_fu_787_p2[0]),
        .Q(tmp4_reg_1303[0]),
        .R(1'b0));
  FDRE \tmp4_reg_1303_reg[1] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp4_fu_787_p2[1]),
        .Q(tmp4_reg_1303[1]),
        .R(1'b0));
  FDRE \tmp4_reg_1303_reg[2] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp4_fu_787_p2[2]),
        .Q(tmp4_reg_1303[2]),
        .R(1'b0));
  FDRE \tmp4_reg_1303_reg[3] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp4_fu_787_p2[3]),
        .Q(tmp4_reg_1303[3]),
        .R(1'b0));
  FDRE \tmp4_reg_1303_reg[4] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp4_fu_787_p2[4]),
        .Q(tmp4_reg_1303[4]),
        .R(1'b0));
  CARRY4 \tmp4_reg_1303_reg[4]_i_4 
       (.CI(1'b0),
        .CO({\tmp4_reg_1303_reg[4]_i_4_n_7 ,\tmp4_reg_1303_reg[4]_i_4_n_8 ,\tmp4_reg_1303_reg[4]_i_4_n_9 ,\tmp4_reg_1303_reg[4]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp4_reg_1303[4]_i_5_n_7 ,\tmp4_reg_1303[4]_i_6_n_7 ,\tmp4_reg_1303[4]_i_7_n_7 ,1'b0}),
        .O({\tmp4_reg_1303_reg[4]_i_4_n_11 ,\tmp4_reg_1303_reg[4]_i_4_n_12 ,\tmp4_reg_1303_reg[4]_i_4_n_13 ,\tmp4_reg_1303_reg[4]_i_4_n_14 }),
        .S({\tmp4_reg_1303[4]_i_8_n_7 ,\tmp4_reg_1303[4]_i_9_n_7 ,\tmp4_reg_1303[4]_i_10_n_7 ,\tmp4_reg_1303[4]_i_11_n_7 }));
  FDRE \tmp4_reg_1303_reg[5] 
       (.C(ap_clk),
        .CE(tmp1_reg_12880),
        .D(tmp4_fu_787_p2[5]),
        .Q(tmp4_reg_1303[5]),
        .R(1'b0));
  CARRY4 \tmp4_reg_1303_reg[5]_i_2 
       (.CI(\tmp4_reg_1303_reg[5]_i_3_n_7 ),
        .CO({\tmp4_reg_1303_reg[5]_i_2_n_7 ,\tmp4_reg_1303_reg[5]_i_2_n_8 ,\tmp4_reg_1303_reg[5]_i_2_n_9 ,\tmp4_reg_1303_reg[5]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp4_reg_1303[5]_i_5_n_7 ,\tmp4_reg_1303[5]_i_6_n_7 ,\tmp4_reg_1303[5]_i_7_n_7 ,\tmp4_reg_1303[5]_i_8_n_7 }),
        .O(p_Val2_81_3_cast_c_fu_731_p1[3:0]),
        .S({\tmp4_reg_1303[5]_i_9_n_7 ,\tmp4_reg_1303[5]_i_10_n_7 ,\tmp4_reg_1303[5]_i_11_n_7 ,\tmp4_reg_1303[5]_i_12_n_7 }));
  CARRY4 \tmp4_reg_1303_reg[5]_i_21 
       (.CI(\tmp4_reg_1303_reg[5]_i_22_n_7 ),
        .CO({\NLW_tmp4_reg_1303_reg[5]_i_21_CO_UNCONNECTED [3],\tmp4_reg_1303_reg[5]_i_21_n_8 ,\NLW_tmp4_reg_1303_reg[5]_i_21_CO_UNCONNECTED [1],\tmp4_reg_1303_reg[5]_i_21_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp4_reg_1303[5]_i_23_n_7 ,\tmp4_reg_1303[5]_i_24_n_7 }),
        .O({\NLW_tmp4_reg_1303_reg[5]_i_21_O_UNCONNECTED [3:2],\tmp4_reg_1303_reg[5]_i_21_n_13 ,\tmp4_reg_1303_reg[5]_i_21_n_14 }),
        .S({1'b0,1'b1,\tmp4_reg_1303[5]_i_25_n_7 ,\tmp4_reg_1303[5]_i_26_n_7 }));
  CARRY4 \tmp4_reg_1303_reg[5]_i_22 
       (.CI(\tmp4_reg_1303_reg[4]_i_4_n_7 ),
        .CO({\tmp4_reg_1303_reg[5]_i_22_n_7 ,\tmp4_reg_1303_reg[5]_i_22_n_8 ,\tmp4_reg_1303_reg[5]_i_22_n_9 ,\tmp4_reg_1303_reg[5]_i_22_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp4_reg_1303[5]_i_27_n_7 ,\tmp4_reg_1303[5]_i_28_n_7 ,\tmp4_reg_1303[5]_i_29_n_7 ,\tmp4_reg_1303[5]_i_30_n_7 }),
        .O({\tmp4_reg_1303_reg[5]_i_22_n_11 ,\tmp4_reg_1303_reg[5]_i_22_n_12 ,\tmp4_reg_1303_reg[5]_i_22_n_13 ,\tmp4_reg_1303_reg[5]_i_22_n_14 }),
        .S({\tmp4_reg_1303[5]_i_31_n_7 ,\tmp4_reg_1303[5]_i_32_n_7 ,\tmp4_reg_1303[5]_i_33_n_7 ,\tmp4_reg_1303[5]_i_34_n_7 }));
  CARRY4 \tmp4_reg_1303_reg[5]_i_3 
       (.CI(1'b0),
        .CO({\tmp4_reg_1303_reg[5]_i_3_n_7 ,\tmp4_reg_1303_reg[5]_i_3_n_8 ,\tmp4_reg_1303_reg[5]_i_3_n_9 ,\tmp4_reg_1303_reg[5]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp4_reg_1303[5]_i_13_n_7 ,\tmp4_reg_1303[5]_i_14_n_7 ,\tmp4_reg_1303[5]_i_15_n_7 ,1'b0}),
        .O({\tmp4_reg_1303_reg[5]_i_3_n_11 ,\tmp4_reg_1303_reg[5]_i_3_n_12 ,\tmp4_reg_1303_reg[5]_i_3_n_13 ,\tmp4_reg_1303_reg[5]_i_3_n_14 }),
        .S({\tmp4_reg_1303[5]_i_16_n_7 ,\tmp4_reg_1303[5]_i_17_n_7 ,\tmp4_reg_1303[5]_i_18_n_7 ,\tmp4_reg_1303[5]_i_19_n_7 }));
  CARRY4 \tmp4_reg_1303_reg[5]_i_4 
       (.CI(\tmp4_reg_1303_reg[5]_i_2_n_7 ),
        .CO(\NLW_tmp4_reg_1303_reg[5]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp4_reg_1303_reg[5]_i_4_O_UNCONNECTED [3:1],p_Val2_81_3_cast_c_fu_731_p1[4]}),
        .S({1'b0,1'b0,1'b0,\tmp4_reg_1303[5]_i_20_n_7 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "tmp_39_reg_1224" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0002000F0100000000E12E000EE0E0200F0001002100F23000010000F0000010),
    .INIT_09(256'h000F00F0EF000000000000020200200F1003000100103002002000FE00000F00),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000100F012000400022200001E00FF30E00030013002FFE002FFF03C0000E42),
    .INIT_17(256'h010F00D01F000000030E0000FE201001300F020D00E00D0F0DD0031300000F00),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0002270B01F0001000D2DF000D101C3103000300EF00200100CB1F04E0000E3D),
    .INIT_1F(256'h060F00F0C20000000003000D20C03000F00E010200D0F00D0F0000F000000300),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0001510303E000F0000F4E000F103F3001000300F000FD0D00110302F0000E1F),
    .INIT_27(256'h01010000E30000000F01000FED100003200E0E0100E0EF0E031002FF00000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0003F10F0100000000D12E000DE0E0200F0001002100E23000010000F000001F),
    .INIT_31(256'h000F00F0EF000000000000030200300F1003000100103002002000FE00000F00),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    tmp_39_reg_1224_reg
       (.ADDRARDADDR({tmp_39_fu_395_p2,sel0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_39_reg_1224_reg_DOADO_UNCONNECTED[15:4],tmp_39_reg_1224_reg_n_19,tmp_39_reg_1224_reg_n_20,tmp_39_reg_1224_reg_n_21,tmp_39_reg_1224_reg_n_22}),
        .DOBDO(NLW_tmp_39_reg_1224_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_tmp_39_reg_1224_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_39_reg_1224_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(nm_t_mid2_reg_12110),
        .ENBWREN(1'b0),
        .REGCEAREGCE(weights9_m_weights_V_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "tmp_39_reg_1224" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0003F00F0200000000D12E000DE0E0200F0001002100E33000010000F0000020),
    .INIT_01(256'h000F00F0EF000000000000030300300F1003000100103002002000FE00000F00),
    .INIT_02(256'h00003F000D000010001F2E000000231200000F002E0000F00021ED03000002FE),
    .INIT_03(256'h000300001F000000030F000100E0400F10000F0F0000000201E00FCF00000E00),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0002170C01F0001000E2DF000E101D3102000300EF00200100DC1F03E0000E2E),
    .INIT_0F(256'h050F00F0D20000000002000E20D02000F00E010200E0F00D0F0000F000000200),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0003F10F0200000000D12E000DE0E0200F0001002100E23000010000F000002F),
    .INIT_1D(256'h000F00F0EF0000000F0000030200300F1003000100103002002000FE00000F00),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0003F00F0100000000D12E000DE0E0200F0001002100E23000010000F000001F),
    .INIT_21(256'h0F0F00F0EF000000000000030200300F1003000100103002002000FE00000F00),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h00003F000B000010001E2D000F00341300000E003D0001E10021DC05000002EE),
    .INIT_29(256'h000500002F000000050E000100D0500F10000F0F00F0F00201D00EAF00000D00),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0001510303E000F0000F4E000F103F3001000300F000FD0D00110302F0000E1E),
    .INIT_35(256'h01010000E30000000F01000FED100003200E0E0100E0EF0E021002FF00000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    tmp_39_reg_1224_reg_rep
       (.ADDRARDADDR({tmp_39_fu_395_p2,sel0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_39_reg_1224_reg_rep_DOADO_UNCONNECTED[15:4],q0}),
        .DOBDO(NLW_tmp_39_reg_1224_reg_rep_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_tmp_39_reg_1224_reg_rep_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_39_reg_1224_reg_rep_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(nm_t_mid2_reg_12110),
        .ENBWREN(1'b0),
        .REGCEAREGCE(weights9_m_weights_V_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "tmp_39_reg_1224" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0003F10F0200000000D12E000DE0E0200F0001002100E23000010000F0000020),
    .INIT_0F(256'h000F00F0EF0000000F0000030200300F1003000100103002002000FE00000F00),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0003F10F0100000000D12E000DE0E0200F0001002100E23000010000F0000010),
    .INIT_25(256'h000F00F0EF000000000000030200300F1003000100103002002000FE00000F00),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0003F10F0200000000D12E000DE0E0200F0001002100E23000010000F0000020),
    .INIT_2F(256'h0F0F00F0EF0000000F0000030200300F1003000100103F02002000FE00000F00),
    .INIT_30(256'h0002270B01F0001000E2DF000D101D3102000300EF00200100CB1F03E0000E3E),
    .INIT_31(256'h050F00F0D20000000002000D20C02000F00E010200D0F00D0F0000F100000200),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0003F10F0200000000D12E000DE0E0200F0001002100E33000010000F000002F),
    .INIT_3D(256'h000F00F0EF000000000000030300300F1003000100103002002000FE00000F00),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    tmp_39_reg_1224_reg_rep__0
       (.ADDRARDADDR({tmp_39_fu_395_p2,sel0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_39_reg_1224_reg_rep__0_DOADO_UNCONNECTED[15:4],tmp_39_reg_1224_reg_rep__0_n_19,tmp_39_reg_1224_reg_rep__0_n_20,tmp_39_reg_1224_reg_rep__0_n_21,tmp_39_reg_1224_reg_rep__0_n_22}),
        .DOBDO(NLW_tmp_39_reg_1224_reg_rep__0_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_tmp_39_reg_1224_reg_rep__0_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_39_reg_1224_reg_rep__0_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(nm_t_mid2_reg_12110),
        .ENBWREN(1'b0),
        .REGCEAREGCE(weights9_m_weights_V_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "tmp_39_reg_1224" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0001610404D000F0000F5D000F205F3001000400F000EC1C0021F303F0000D1E),
    .INIT_0D(256'h01020000E40000000F01000FDC100004300E0E0100D0EF0D031003FF00000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0001130E0000001000F1F0000F000F11010001000000000000FE0001F0000F1F),
    .INIT_11(256'h02000000F10000000001000F10F01000000F000100F0000F0000000000000100),
    .INIT_12(256'h0000100F012000500033200001E0FEF30D00030013003FFE003FEF03C0000D52),
    .INIT_13(256'h010F00C01F000000030D0000FE201001400F030D00D00C0F0DD0042400000F00),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000100F012000500023200001E00FF30D00030013002FFE002FEF03C0000E41),
    .INIT_1F(256'h010F00C01F000000030D0000FE201001300F030D00E00D0F0DD0041400000000),
    .INIT_20(256'h0001610404D000F0000F4D000F204F3001000400F000ED1D0021F302F0000D1E),
    .INIT_21(256'h01020000E40000000F01000FDC100004200E0E0100E0EF0E031003FF00000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h00004F000B000010001E2D000F00441300000E004D0001E10031DB05000002ED),
    .INIT_2F(256'h000500002F000000050E000200C0600F10000F0F00F0F00201C00EAF00000D00),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    tmp_39_reg_1224_reg_rep__1
       (.ADDRARDADDR({tmp_39_fu_395_p2,sel0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_39_reg_1224_reg_rep__1_DOADO_UNCONNECTED[15:4],tmp_39_reg_1224_reg_rep__1_n_19,tmp_39_reg_1224_reg_rep__1_n_20,tmp_39_reg_1224_reg_rep__1_n_21,tmp_39_reg_1224_reg_rep__1_n_22}),
        .DOBDO(NLW_tmp_39_reg_1224_reg_rep__1_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_tmp_39_reg_1224_reg_rep__1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_39_reg_1224_reg_rep__1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(nm_t_mid2_reg_12110),
        .ENBWREN(1'b0),
        .REGCEAREGCE(weights9_m_weights_V_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h02)) 
    tmp_39_reg_1224_reg_rep_i_1
       (.I0(\ap_CS_fsm_reg_n_7_[1] ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(exitcond_flatten3_fu_275_p2),
        .O(nm_t_mid2_reg_12110));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_39_reg_1224_reg_rep_i_10
       (.I0(sf_reg_232[0]),
        .I1(p_0_in1_out),
        .O(sel0[0]));
  LUT4 #(
    .INIT(16'h0C06)) 
    tmp_39_reg_1224_reg_rep_i_11
       (.I0(\nm_reg_221_reg_n_7_[3] ),
        .I1(\nm_reg_221_reg_n_7_[4] ),
        .I2(exitcond_flatten_fu_287_p2),
        .I3(\nm_reg_221[4]_i_3_n_7 ),
        .O(tmp_90_mid2_fu_367_p3[11]));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    tmp_39_reg_1224_reg_rep_i_12
       (.I0(\nm_reg_221_reg_n_7_[3] ),
        .I1(p_0_in10_out),
        .I2(\nm_reg_221_reg_n_7_[2] ),
        .I3(\nm_reg_221_reg_n_7_[1] ),
        .I4(\nm_reg_221_reg_n_7_[0] ),
        .I5(exitcond_flatten_fu_287_p2),
        .O(tmp_90_mid2_fu_367_p3[10]));
  LUT3 #(
    .INIT(8'hA6)) 
    tmp_39_reg_1224_reg_rep_i_13
       (.I0(p_0_in10_out),
        .I1(\nm_reg_221_reg_n_7_[0] ),
        .I2(exitcond_flatten_fu_287_p2),
        .O(tmp_39_reg_1224_reg_rep_i_13_n_7));
  LUT5 #(
    .INIT(32'h00007F80)) 
    tmp_39_reg_1224_reg_rep_i_14
       (.I0(\nm_reg_221_reg_n_7_[0] ),
        .I1(p_0_in10_out),
        .I2(\nm_reg_221_reg_n_7_[1] ),
        .I3(\nm_reg_221_reg_n_7_[2] ),
        .I4(exitcond_flatten_fu_287_p2),
        .O(tmp_90_mid2_fu_367_p3[9]));
  LUT4 #(
    .INIT(16'h006A)) 
    tmp_39_reg_1224_reg_rep_i_15
       (.I0(\nm_reg_221_reg_n_7_[1] ),
        .I1(\nm_reg_221_reg_n_7_[0] ),
        .I2(p_0_in10_out),
        .I3(exitcond_flatten_fu_287_p2),
        .O(tmp_90_mid2_fu_367_p3[8]));
  LUT4 #(
    .INIT(16'hC5C6)) 
    tmp_39_reg_1224_reg_rep_i_16
       (.I0(\nm_reg_221_reg_n_7_[0] ),
        .I1(p_0_in10_out),
        .I2(exitcond_flatten_fu_287_p2),
        .I3(sf_reg_232[7]),
        .O(tmp_39_reg_1224_reg_rep_i_16_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_39_reg_1224_reg_rep_i_17
       (.I0(sf_reg_232[6]),
        .I1(p_0_in1_out),
        .O(tmp_39_reg_1224_reg_rep_i_17_n_7));
  LUT3 #(
    .INIT(8'h08)) 
    tmp_39_reg_1224_reg_rep_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(\ap_CS_fsm_reg_n_7_[1] ),
        .I2(ap_block_pp0_stage0_subdone),
        .O(weights9_m_weights_V_1_ce0));
  CARRY4 tmp_39_reg_1224_reg_rep_i_3
       (.CI(tmp_39_reg_1224_reg_rep_i_4_n_7),
        .CO({NLW_tmp_39_reg_1224_reg_rep_i_3_CO_UNCONNECTED[3:1],tmp_39_reg_1224_reg_rep_i_3_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_39_reg_1224_reg_rep_i_3_O_UNCONNECTED[3:2],tmp_39_fu_395_p2[11:10]}),
        .S({1'b0,1'b0,tmp_90_mid2_fu_367_p3[11:10]}));
  CARRY4 tmp_39_reg_1224_reg_rep_i_4
       (.CI(1'b0),
        .CO({tmp_39_reg_1224_reg_rep_i_4_n_7,tmp_39_reg_1224_reg_rep_i_4_n_8,tmp_39_reg_1224_reg_rep_i_4_n_9,tmp_39_reg_1224_reg_rep_i_4_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_39_reg_1224_reg_rep_i_13_n_7,1'b0}),
        .O(tmp_39_fu_395_p2[9:6]),
        .S({tmp_90_mid2_fu_367_p3[9:8],tmp_39_reg_1224_reg_rep_i_16_n_7,tmp_39_reg_1224_reg_rep_i_17_n_7}));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_39_reg_1224_reg_rep_i_5
       (.I0(sf_reg_232[5]),
        .I1(p_0_in1_out),
        .O(sel0[5]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_39_reg_1224_reg_rep_i_6
       (.I0(sf_reg_232[4]),
        .I1(p_0_in1_out),
        .O(sel0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_39_reg_1224_reg_rep_i_7
       (.I0(sf_reg_232[3]),
        .I1(p_0_in1_out),
        .O(sel0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_39_reg_1224_reg_rep_i_8
       (.I0(sf_reg_232[2]),
        .I1(p_0_in1_out),
        .O(sel0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_39_reg_1224_reg_rep_i_9
       (.I0(sf_reg_232[1]),
        .I1(p_0_in1_out),
        .O(sel0[1]));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \tmp_62_reg_1229[0]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_232[5]),
        .I2(\tmp_62_reg_1229[0]_i_2_n_7 ),
        .I3(\sf_reg_232[7]_i_4_n_7 ),
        .I4(nm_t_mid2_reg_12110),
        .I5(\tmp_62_reg_1229_reg_n_7_[0] ),
        .O(\tmp_62_reg_1229[0]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'h40)) 
    \tmp_62_reg_1229[0]_i_2 
       (.I0(sf_reg_232[7]),
        .I1(sf_reg_232[6]),
        .I2(sf_reg_232[4]),
        .O(\tmp_62_reg_1229[0]_i_2_n_7 ));
  FDRE \tmp_62_reg_1229_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten3_reg_12020),
        .D(\tmp_62_reg_1229_reg_n_7_[0] ),
        .Q(tmp_62_reg_1229_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7F7F7F7F700F7F7)) 
    \tmp_62_reg_1229_pp0_iter2_reg[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_7),
        .I1(\tmp_62_reg_1229_pp0_iter3_reg_reg_n_7_[0] ),
        .I2(cnv_42PRL_V_V_full_n),
        .I3(\exitcond_flatten3_reg_1202_pp0_iter1_reg_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_41_V_V_empty_n),
        .O(ap_block_pp0_stage0_subdone4_in));
  FDRE \tmp_62_reg_1229_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(tmp_62_reg_1229_pp0_iter1_reg),
        .Q(tmp_62_reg_1229_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_62_reg_1229_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(tmp_62_reg_1229_pp0_iter2_reg),
        .Q(\tmp_62_reg_1229_pp0_iter3_reg_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \tmp_62_reg_1229_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_62_reg_1229[0]_i_1_n_7 ),
        .Q(\tmp_62_reg_1229_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \tmp_V_reg_1263_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\tmp_V_reg_1263_reg[7]_0 [0]),
        .Q(tmp_V_reg_1263[0]),
        .R(1'b0));
  FDRE \tmp_V_reg_1263_reg[1] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\tmp_V_reg_1263_reg[7]_0 [1]),
        .Q(tmp_V_reg_1263[1]),
        .R(1'b0));
  FDRE \tmp_V_reg_1263_reg[2] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\tmp_V_reg_1263_reg[7]_0 [2]),
        .Q(tmp_V_reg_1263[2]),
        .R(1'b0));
  FDRE \tmp_V_reg_1263_reg[3] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\tmp_V_reg_1263_reg[7]_0 [3]),
        .Q(tmp_V_reg_1263[3]),
        .R(1'b0));
  FDRE \tmp_V_reg_1263_reg[4] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\tmp_V_reg_1263_reg[7]_0 [4]),
        .Q(tmp_V_reg_1263[4]),
        .R(1'b0));
  FDRE \tmp_V_reg_1263_reg[5] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\tmp_V_reg_1263_reg[7]_0 [5]),
        .Q(tmp_V_reg_1263[5]),
        .R(1'b0));
  FDRE \tmp_V_reg_1263_reg[6] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\tmp_V_reg_1263_reg[7]_0 [6]),
        .Q(tmp_V_reg_1263[6]),
        .R(1'b0));
  FDRE \tmp_V_reg_1263_reg[7] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(\tmp_V_reg_1263_reg[7]_0 [7]),
        .Q(tmp_V_reg_1263[7]),
        .R(1'b0));
  FDRE \weights9_m_weights_V_11_reg_1283_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_39_reg_1224_reg_n_22),
        .Q(weights9_m_weights_V_11_reg_1283[0]),
        .R(1'b0));
  FDRE \weights9_m_weights_V_11_reg_1283_reg[1] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_39_reg_1224_reg_n_21),
        .Q(weights9_m_weights_V_11_reg_1283[1]),
        .R(1'b0));
  FDRE \weights9_m_weights_V_11_reg_1283_reg[2] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_39_reg_1224_reg_n_20),
        .Q(weights9_m_weights_V_11_reg_1283[2]),
        .R(1'b0));
  FDRE \weights9_m_weights_V_11_reg_1283_reg[3] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_39_reg_1224_reg_n_19),
        .Q(weights9_m_weights_V_11_reg_1283[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00F700F7000000F7)) 
    \weights9_m_weights_V_5_reg_1268[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_7),
        .I1(\tmp_62_reg_1229_pp0_iter3_reg_reg_n_7_[0] ),
        .I2(cnv_42PRL_V_V_full_n),
        .I3(\exitcond_flatten3_reg_1202_pp0_iter1_reg_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_41_V_V_empty_n),
        .O(CEA2));
  FDRE \weights9_m_weights_V_5_reg_1268_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(q0[0]),
        .Q(weights9_m_weights_V_5_reg_1268[0]),
        .R(1'b0));
  FDRE \weights9_m_weights_V_5_reg_1268_reg[1] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(q0[1]),
        .Q(weights9_m_weights_V_5_reg_1268[1]),
        .R(1'b0));
  FDRE \weights9_m_weights_V_5_reg_1268_reg[2] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(q0[2]),
        .Q(weights9_m_weights_V_5_reg_1268[2]),
        .R(1'b0));
  FDRE \weights9_m_weights_V_5_reg_1268_reg[3] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(q0[3]),
        .Q(weights9_m_weights_V_5_reg_1268[3]),
        .R(1'b0));
  FDRE \weights9_m_weights_V_7_reg_1273_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_39_reg_1224_reg_rep__0_n_22),
        .Q(weights9_m_weights_V_7_reg_1273[0]),
        .R(1'b0));
  FDRE \weights9_m_weights_V_7_reg_1273_reg[1] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_39_reg_1224_reg_rep__0_n_21),
        .Q(weights9_m_weights_V_7_reg_1273[1]),
        .R(1'b0));
  FDRE \weights9_m_weights_V_7_reg_1273_reg[2] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_39_reg_1224_reg_rep__0_n_20),
        .Q(weights9_m_weights_V_7_reg_1273[2]),
        .R(1'b0));
  FDRE \weights9_m_weights_V_7_reg_1273_reg[3] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_39_reg_1224_reg_rep__0_n_19),
        .Q(weights9_m_weights_V_7_reg_1273[3]),
        .R(1'b0));
  FDRE \weights9_m_weights_V_9_reg_1278_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_39_reg_1224_reg_rep__1_n_22),
        .Q(weights9_m_weights_V_9_reg_1278[0]),
        .R(1'b0));
  FDRE \weights9_m_weights_V_9_reg_1278_reg[1] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_39_reg_1224_reg_rep__1_n_21),
        .Q(weights9_m_weights_V_9_reg_1278[1]),
        .R(1'b0));
  FDRE \weights9_m_weights_V_9_reg_1278_reg[2] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_39_reg_1224_reg_rep__1_n_20),
        .Q(weights9_m_weights_V_9_reg_1278[2]),
        .R(1'b0));
  FDRE \weights9_m_weights_V_9_reg_1278_reg[3] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_39_reg_1224_reg_rep__1_n_19),
        .Q(weights9_m_weights_V_9_reg_1278[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DMac_new_1
   (DOADO,
    tmp_98_reg_1171_reg_rep__0_0,
    tmp_98_reg_1171_reg_rep__1_0,
    tmp_98_reg_1171_reg_0,
    start_once_reg,
    DI,
    tmp_98_reg_1171_reg_rep_0,
    O,
    tmp_98_reg_1171_reg_rep_1,
    tmp_98_reg_1171_reg_rep__0_1,
    tmp_98_reg_1171_reg_rep__0_2,
    tmp_98_reg_1171_reg_rep__0_3,
    tmp_98_reg_1171_reg_rep__0_4,
    tmp_98_reg_1171_reg_rep__0_5,
    tmp_98_reg_1171_reg_rep__1_1,
    tmp_98_reg_1171_reg_rep__1_2,
    tmp_98_reg_1171_reg_rep__1_3,
    tmp_98_reg_1171_reg_rep__1_4,
    tmp_98_reg_1171_reg_rep__1_5,
    tmp_98_reg_1171_reg_1,
    tmp_98_reg_1171_reg_2,
    tmp_98_reg_1171_reg_3,
    tmp_98_reg_1171_reg_4,
    tmp_98_reg_1171_reg_5,
    tmp_98_reg_1171_reg_rep_2,
    tmp_98_reg_1171_reg_rep_3,
    tmp_98_reg_1171_reg_rep_4,
    tmp_98_reg_1171_reg_rep_5,
    tmp_98_reg_1171_reg_rep_6,
    tmp_98_reg_1171_reg_rep_7,
    tmp_98_reg_1171_reg_rep__0_6,
    tmp_98_reg_1171_reg_rep__0_7,
    tmp_98_reg_1171_reg_rep__0_8,
    tmp_98_reg_1171_reg_rep__0_9,
    tmp_98_reg_1171_reg_rep__0_10,
    tmp_98_reg_1171_reg_rep__0_11,
    tmp_98_reg_1171_reg_rep__1_6,
    tmp_98_reg_1171_reg_rep__1_7,
    tmp_98_reg_1171_reg_rep__1_8,
    tmp_98_reg_1171_reg_rep__1_9,
    tmp_98_reg_1171_reg_rep__1_10,
    tmp_98_reg_1171_reg_rep__1_11,
    tmp_98_reg_1171_reg_6,
    tmp_98_reg_1171_reg_7,
    tmp_98_reg_1171_reg_8,
    tmp_98_reg_1171_reg_9,
    tmp_98_reg_1171_reg_10,
    tmp_98_reg_1171_reg_11,
    tmp_98_reg_1171_reg_rep_8,
    S,
    tmp_98_reg_1171_reg_rep_9,
    tmp_98_reg_1171_reg_rep__0_12,
    tmp_98_reg_1171_reg_rep__0_13,
    tmp_98_reg_1171_reg_rep__0_14,
    tmp_98_reg_1171_reg_rep__1_12,
    tmp_98_reg_1171_reg_rep__1_13,
    tmp_98_reg_1171_reg_rep__1_14,
    tmp_98_reg_1171_reg_12,
    tmp_98_reg_1171_reg_13,
    tmp_98_reg_1171_reg_14,
    Q,
    internal_empty_n_reg,
    mOutPtr110_out,
    E,
    internal_empty_n_reg_0,
    \ap_CS_fsm_reg[0]_0 ,
    start_once_reg_reg_0,
    internal_empty_n_reg_1,
    \p_Val2_22_3_reg_1285_reg[7]_0 ,
    ap_clk,
    tmp_106_fu_488_p2,
    D,
    tmp_227_1_fu_558_p2,
    \tmp_113_reg_1240_reg[7]_0 ,
    tmp_227_2_fu_628_p2,
    \tmp_118_reg_1255_reg[7]_0 ,
    tmp_227_3_fu_698_p2,
    ap_rst_n_inv,
    cnv_45_V_V_dout,
    \tmp_353_reg_1215_reg[0]_0 ,
    \tmp_356_reg_1230_reg[0]_0 ,
    \tmp_359_reg_1245_reg[0]_0 ,
    \tmp_362_reg_1260_reg[0]_0 ,
    CO,
    \tmp_101_reg_1210[3]_i_9 ,
    \tmp_353_reg_1215_reg[0]_1 ,
    \tmp_356_reg_1230_reg[0]_1 ,
    \tmp_108_reg_1225[3]_i_9 ,
    \tmp_356_reg_1230_reg[0]_2 ,
    \tmp_359_reg_1245_reg[0]_1 ,
    \tmp_113_reg_1240[3]_i_9 ,
    \tmp_359_reg_1245_reg[0]_2 ,
    \tmp_362_reg_1260_reg[0]_1 ,
    \tmp_118_reg_1255[3]_i_9 ,
    \tmp_362_reg_1260_reg[0]_2 ,
    \tmp_353_reg_1215_reg[0]_i_4_0 ,
    \tmp_353_reg_1215_reg[0]_i_4_1 ,
    \tmp_353_reg_1215_reg[0]_i_4_2 ,
    \tmp_353_reg_1215_reg[0]_i_4_3 ,
    \tmp_101_reg_1210_reg[7]_i_14_0 ,
    \tmp_101_reg_1210_reg[7]_i_14_1 ,
    \tmp_101_reg_1210_reg[7]_i_14_2 ,
    \tmp_101_reg_1210_reg[7]_i_14_3 ,
    \tmp_356_reg_1230_reg[0]_i_3_0 ,
    \tmp_356_reg_1230_reg[0]_i_3_1 ,
    \tmp_356_reg_1230_reg[0]_i_3_2 ,
    \tmp_356_reg_1230_reg[0]_i_3_3 ,
    \tmp_108_reg_1225_reg[7]_i_11_0 ,
    \tmp_108_reg_1225_reg[7]_i_11_1 ,
    \tmp_108_reg_1225_reg[7]_i_11_2 ,
    \tmp_108_reg_1225_reg[7]_i_11_3 ,
    \tmp_359_reg_1245_reg[0]_i_3_0 ,
    \tmp_359_reg_1245_reg[0]_i_3_1 ,
    \tmp_359_reg_1245_reg[0]_i_3_2 ,
    \tmp_359_reg_1245_reg[0]_i_3_3 ,
    \tmp_113_reg_1240_reg[7]_i_11_0 ,
    \tmp_113_reg_1240_reg[7]_i_11_1 ,
    \tmp_113_reg_1240_reg[7]_i_11_2 ,
    \tmp_113_reg_1240_reg[7]_i_11_3 ,
    \tmp_362_reg_1260_reg[0]_i_3_0 ,
    \tmp_362_reg_1260_reg[0]_i_3_1 ,
    \tmp_362_reg_1260_reg[0]_i_3_2 ,
    \tmp_362_reg_1260_reg[0]_i_3_3 ,
    \tmp_118_reg_1255_reg[7]_i_11_0 ,
    \tmp_118_reg_1255_reg[7]_i_11_1 ,
    \tmp_118_reg_1255_reg[7]_i_11_2 ,
    \tmp_118_reg_1255_reg[7]_i_11_3 ,
    Conv1DMac_new_1_U0_ap_start,
    start_for_Relu1D_1_U0_full_n,
    cnv_45_V_V_empty_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    cnv_46PRL_V_V_full_n,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    int_ap_idle_reg_2,
    int_ap_idle_reg_3,
    int_ap_idle_i_3_0,
    int_ap_idle_i_3_1,
    ap_rst_n,
    \tmp_101_reg_1210_reg[7]_0 );
  output [6:0]DOADO;
  output [6:0]tmp_98_reg_1171_reg_rep__0_0;
  output [6:0]tmp_98_reg_1171_reg_rep__1_0;
  output [6:0]tmp_98_reg_1171_reg_0;
  output start_once_reg;
  output [1:0]DI;
  output [1:0]tmp_98_reg_1171_reg_rep_0;
  output [3:0]O;
  output [1:0]tmp_98_reg_1171_reg_rep_1;
  output [1:0]tmp_98_reg_1171_reg_rep__0_1;
  output [1:0]tmp_98_reg_1171_reg_rep__0_2;
  output [1:0]tmp_98_reg_1171_reg_rep__0_3;
  output [3:0]tmp_98_reg_1171_reg_rep__0_4;
  output [1:0]tmp_98_reg_1171_reg_rep__0_5;
  output [1:0]tmp_98_reg_1171_reg_rep__1_1;
  output [1:0]tmp_98_reg_1171_reg_rep__1_2;
  output [1:0]tmp_98_reg_1171_reg_rep__1_3;
  output [3:0]tmp_98_reg_1171_reg_rep__1_4;
  output [1:0]tmp_98_reg_1171_reg_rep__1_5;
  output [1:0]tmp_98_reg_1171_reg_1;
  output [1:0]tmp_98_reg_1171_reg_2;
  output [1:0]tmp_98_reg_1171_reg_3;
  output [3:0]tmp_98_reg_1171_reg_4;
  output [1:0]tmp_98_reg_1171_reg_5;
  output [0:0]tmp_98_reg_1171_reg_rep_2;
  output [1:0]tmp_98_reg_1171_reg_rep_3;
  output [0:0]tmp_98_reg_1171_reg_rep_4;
  output [1:0]tmp_98_reg_1171_reg_rep_5;
  output [0:0]tmp_98_reg_1171_reg_rep_6;
  output [1:0]tmp_98_reg_1171_reg_rep_7;
  output [0:0]tmp_98_reg_1171_reg_rep__0_6;
  output [1:0]tmp_98_reg_1171_reg_rep__0_7;
  output [0:0]tmp_98_reg_1171_reg_rep__0_8;
  output [1:0]tmp_98_reg_1171_reg_rep__0_9;
  output [0:0]tmp_98_reg_1171_reg_rep__0_10;
  output [1:0]tmp_98_reg_1171_reg_rep__0_11;
  output [0:0]tmp_98_reg_1171_reg_rep__1_6;
  output [1:0]tmp_98_reg_1171_reg_rep__1_7;
  output [0:0]tmp_98_reg_1171_reg_rep__1_8;
  output [1:0]tmp_98_reg_1171_reg_rep__1_9;
  output [0:0]tmp_98_reg_1171_reg_rep__1_10;
  output [1:0]tmp_98_reg_1171_reg_rep__1_11;
  output [0:0]tmp_98_reg_1171_reg_6;
  output [1:0]tmp_98_reg_1171_reg_7;
  output [0:0]tmp_98_reg_1171_reg_8;
  output [1:0]tmp_98_reg_1171_reg_9;
  output [0:0]tmp_98_reg_1171_reg_10;
  output [1:0]tmp_98_reg_1171_reg_11;
  output [0:0]tmp_98_reg_1171_reg_rep_8;
  output [0:0]S;
  output [0:0]tmp_98_reg_1171_reg_rep_9;
  output [0:0]tmp_98_reg_1171_reg_rep__0_12;
  output [0:0]tmp_98_reg_1171_reg_rep__0_13;
  output [0:0]tmp_98_reg_1171_reg_rep__0_14;
  output [0:0]tmp_98_reg_1171_reg_rep__1_12;
  output [0:0]tmp_98_reg_1171_reg_rep__1_13;
  output [0:0]tmp_98_reg_1171_reg_rep__1_14;
  output [0:0]tmp_98_reg_1171_reg_12;
  output [0:0]tmp_98_reg_1171_reg_13;
  output [0:0]tmp_98_reg_1171_reg_14;
  output [0:0]Q;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output \ap_CS_fsm_reg[0]_0 ;
  output start_once_reg_reg_0;
  output internal_empty_n_reg_1;
  output [31:0]\p_Val2_22_3_reg_1285_reg[7]_0 ;
  input ap_clk;
  input tmp_106_fu_488_p2;
  input [7:0]D;
  input tmp_227_1_fu_558_p2;
  input [7:0]\tmp_113_reg_1240_reg[7]_0 ;
  input tmp_227_2_fu_628_p2;
  input [7:0]\tmp_118_reg_1255_reg[7]_0 ;
  input tmp_227_3_fu_698_p2;
  input ap_rst_n_inv;
  input [7:0]cnv_45_V_V_dout;
  input [3:0]\tmp_353_reg_1215_reg[0]_0 ;
  input [3:0]\tmp_356_reg_1230_reg[0]_0 ;
  input [3:0]\tmp_359_reg_1245_reg[0]_0 ;
  input [3:0]\tmp_362_reg_1260_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]\tmp_101_reg_1210[3]_i_9 ;
  input [0:0]\tmp_353_reg_1215_reg[0]_1 ;
  input [0:0]\tmp_356_reg_1230_reg[0]_1 ;
  input [0:0]\tmp_108_reg_1225[3]_i_9 ;
  input [0:0]\tmp_356_reg_1230_reg[0]_2 ;
  input [0:0]\tmp_359_reg_1245_reg[0]_1 ;
  input [0:0]\tmp_113_reg_1240[3]_i_9 ;
  input [0:0]\tmp_359_reg_1245_reg[0]_2 ;
  input [0:0]\tmp_362_reg_1260_reg[0]_1 ;
  input [0:0]\tmp_118_reg_1255[3]_i_9 ;
  input [0:0]\tmp_362_reg_1260_reg[0]_2 ;
  input \tmp_353_reg_1215_reg[0]_i_4_0 ;
  input \tmp_353_reg_1215_reg[0]_i_4_1 ;
  input \tmp_353_reg_1215_reg[0]_i_4_2 ;
  input \tmp_353_reg_1215_reg[0]_i_4_3 ;
  input \tmp_101_reg_1210_reg[7]_i_14_0 ;
  input \tmp_101_reg_1210_reg[7]_i_14_1 ;
  input \tmp_101_reg_1210_reg[7]_i_14_2 ;
  input \tmp_101_reg_1210_reg[7]_i_14_3 ;
  input \tmp_356_reg_1230_reg[0]_i_3_0 ;
  input \tmp_356_reg_1230_reg[0]_i_3_1 ;
  input \tmp_356_reg_1230_reg[0]_i_3_2 ;
  input \tmp_356_reg_1230_reg[0]_i_3_3 ;
  input \tmp_108_reg_1225_reg[7]_i_11_0 ;
  input \tmp_108_reg_1225_reg[7]_i_11_1 ;
  input \tmp_108_reg_1225_reg[7]_i_11_2 ;
  input \tmp_108_reg_1225_reg[7]_i_11_3 ;
  input \tmp_359_reg_1245_reg[0]_i_3_0 ;
  input \tmp_359_reg_1245_reg[0]_i_3_1 ;
  input \tmp_359_reg_1245_reg[0]_i_3_2 ;
  input \tmp_359_reg_1245_reg[0]_i_3_3 ;
  input \tmp_113_reg_1240_reg[7]_i_11_0 ;
  input \tmp_113_reg_1240_reg[7]_i_11_1 ;
  input \tmp_113_reg_1240_reg[7]_i_11_2 ;
  input \tmp_113_reg_1240_reg[7]_i_11_3 ;
  input \tmp_362_reg_1260_reg[0]_i_3_0 ;
  input \tmp_362_reg_1260_reg[0]_i_3_1 ;
  input \tmp_362_reg_1260_reg[0]_i_3_2 ;
  input \tmp_362_reg_1260_reg[0]_i_3_3 ;
  input \tmp_118_reg_1255_reg[7]_i_11_0 ;
  input \tmp_118_reg_1255_reg[7]_i_11_1 ;
  input \tmp_118_reg_1255_reg[7]_i_11_2 ;
  input \tmp_118_reg_1255_reg[7]_i_11_3 ;
  input Conv1DMac_new_1_U0_ap_start;
  input start_for_Relu1D_1_U0_full_n;
  input cnv_45_V_V_empty_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input cnv_46PRL_V_V_full_n;
  input int_ap_idle_reg;
  input [0:0]int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input [0:0]int_ap_idle_reg_2;
  input int_ap_idle_reg_3;
  input int_ap_idle_i_3_0;
  input [0:0]int_ap_idle_i_3_1;
  input ap_rst_n;
  input [7:0]\tmp_101_reg_1210_reg[7]_0 ;

  wire [0:0]CO;
  wire Conv1DMac_new_1_U0_ap_start;
  wire [7:0]D;
  wire [1:0]DI;
  wire [6:0]DOADO;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm[2]_i_2__21_n_7 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_7_[0] ;
  wire \ap_CS_fsm_reg_n_7_[1] ;
  wire [2:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__11_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__21_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__3_n_7;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__3_n_7;
  wire ap_enable_reg_pp0_iter4_i_1__3_n_7;
  wire ap_enable_reg_pp0_iter4_reg_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clear;
  wire [7:0]cnv_45_V_V_dout;
  wire cnv_45_V_V_empty_n;
  wire cnv_46PRL_V_V_full_n;
  wire exitcond_flatten6_fu_261_p2;
  wire exitcond_flatten6_reg_1149;
  wire exitcond_flatten6_reg_11490;
  wire \exitcond_flatten6_reg_1149[0]_i_4_n_7 ;
  wire \exitcond_flatten6_reg_1149[0]_i_5_n_7 ;
  wire \exitcond_flatten6_reg_1149[0]_i_6_n_7 ;
  wire \exitcond_flatten6_reg_1149[0]_i_7_n_7 ;
  wire \exitcond_flatten6_reg_1149_pp0_iter1_reg_reg_n_7_[0] ;
  wire exitcond_flatten_fu_273_p2;
  wire \indvar_flatten6_reg_185[0]_i_2_n_7 ;
  wire [19:0]indvar_flatten6_reg_185_reg;
  wire \indvar_flatten6_reg_185_reg[0]_i_1_n_10 ;
  wire \indvar_flatten6_reg_185_reg[0]_i_1_n_11 ;
  wire \indvar_flatten6_reg_185_reg[0]_i_1_n_12 ;
  wire \indvar_flatten6_reg_185_reg[0]_i_1_n_13 ;
  wire \indvar_flatten6_reg_185_reg[0]_i_1_n_14 ;
  wire \indvar_flatten6_reg_185_reg[0]_i_1_n_7 ;
  wire \indvar_flatten6_reg_185_reg[0]_i_1_n_8 ;
  wire \indvar_flatten6_reg_185_reg[0]_i_1_n_9 ;
  wire \indvar_flatten6_reg_185_reg[12]_i_1_n_10 ;
  wire \indvar_flatten6_reg_185_reg[12]_i_1_n_11 ;
  wire \indvar_flatten6_reg_185_reg[12]_i_1_n_12 ;
  wire \indvar_flatten6_reg_185_reg[12]_i_1_n_13 ;
  wire \indvar_flatten6_reg_185_reg[12]_i_1_n_14 ;
  wire \indvar_flatten6_reg_185_reg[12]_i_1_n_7 ;
  wire \indvar_flatten6_reg_185_reg[12]_i_1_n_8 ;
  wire \indvar_flatten6_reg_185_reg[12]_i_1_n_9 ;
  wire \indvar_flatten6_reg_185_reg[16]_i_1_n_10 ;
  wire \indvar_flatten6_reg_185_reg[16]_i_1_n_11 ;
  wire \indvar_flatten6_reg_185_reg[16]_i_1_n_12 ;
  wire \indvar_flatten6_reg_185_reg[16]_i_1_n_13 ;
  wire \indvar_flatten6_reg_185_reg[16]_i_1_n_14 ;
  wire \indvar_flatten6_reg_185_reg[16]_i_1_n_8 ;
  wire \indvar_flatten6_reg_185_reg[16]_i_1_n_9 ;
  wire \indvar_flatten6_reg_185_reg[4]_i_1_n_10 ;
  wire \indvar_flatten6_reg_185_reg[4]_i_1_n_11 ;
  wire \indvar_flatten6_reg_185_reg[4]_i_1_n_12 ;
  wire \indvar_flatten6_reg_185_reg[4]_i_1_n_13 ;
  wire \indvar_flatten6_reg_185_reg[4]_i_1_n_14 ;
  wire \indvar_flatten6_reg_185_reg[4]_i_1_n_7 ;
  wire \indvar_flatten6_reg_185_reg[4]_i_1_n_8 ;
  wire \indvar_flatten6_reg_185_reg[4]_i_1_n_9 ;
  wire \indvar_flatten6_reg_185_reg[8]_i_1_n_10 ;
  wire \indvar_flatten6_reg_185_reg[8]_i_1_n_11 ;
  wire \indvar_flatten6_reg_185_reg[8]_i_1_n_12 ;
  wire \indvar_flatten6_reg_185_reg[8]_i_1_n_13 ;
  wire \indvar_flatten6_reg_185_reg[8]_i_1_n_14 ;
  wire \indvar_flatten6_reg_185_reg[8]_i_1_n_7 ;
  wire \indvar_flatten6_reg_185_reg[8]_i_1_n_8 ;
  wire \indvar_flatten6_reg_185_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_196[0]_i_2_n_7 ;
  wire \indvar_flatten_reg_196[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_196[0]_i_4_n_7 ;
  wire \indvar_flatten_reg_196[0]_i_5_n_7 ;
  wire \indvar_flatten_reg_196[0]_i_6_n_7 ;
  wire \indvar_flatten_reg_196[12]_i_2_n_7 ;
  wire \indvar_flatten_reg_196[12]_i_3_n_7 ;
  wire \indvar_flatten_reg_196[4]_i_2_n_7 ;
  wire \indvar_flatten_reg_196[4]_i_3_n_7 ;
  wire \indvar_flatten_reg_196[4]_i_4_n_7 ;
  wire \indvar_flatten_reg_196[4]_i_5_n_7 ;
  wire \indvar_flatten_reg_196[8]_i_2_n_7 ;
  wire \indvar_flatten_reg_196[8]_i_3_n_7 ;
  wire \indvar_flatten_reg_196[8]_i_4_n_7 ;
  wire \indvar_flatten_reg_196[8]_i_5_n_7 ;
  wire [13:0]indvar_flatten_reg_196_reg;
  wire \indvar_flatten_reg_196_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_196_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_reg_196_reg[0]_i_1_n_12 ;
  wire \indvar_flatten_reg_196_reg[0]_i_1_n_13 ;
  wire \indvar_flatten_reg_196_reg[0]_i_1_n_14 ;
  wire \indvar_flatten_reg_196_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_196_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_196_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_196_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_196_reg[12]_i_1_n_13 ;
  wire \indvar_flatten_reg_196_reg[12]_i_1_n_14 ;
  wire \indvar_flatten_reg_196_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_196_reg[4]_i_1_n_11 ;
  wire \indvar_flatten_reg_196_reg[4]_i_1_n_12 ;
  wire \indvar_flatten_reg_196_reg[4]_i_1_n_13 ;
  wire \indvar_flatten_reg_196_reg[4]_i_1_n_14 ;
  wire \indvar_flatten_reg_196_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_196_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_196_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_196_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_196_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_196_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_196_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_196_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_196_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_196_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_196_reg[8]_i_1_n_9 ;
  wire int_ap_idle_i_3_0;
  wire [0:0]int_ap_idle_i_3_1;
  wire int_ap_idle_i_7_n_7;
  wire int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire [0:0]int_ap_idle_reg_2;
  wire int_ap_idle_reg_3;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire macRegisters_0_V_4_fu_104;
  wire macRegisters_0_V_4_fu_1040;
  wire \macRegisters_0_V_4_fu_104[3]_i_2_n_7 ;
  wire \macRegisters_0_V_4_fu_104[3]_i_3_n_7 ;
  wire \macRegisters_0_V_4_fu_104[3]_i_4_n_7 ;
  wire \macRegisters_0_V_4_fu_104[3]_i_5_n_7 ;
  wire \macRegisters_0_V_4_fu_104[7]_i_4_n_7 ;
  wire \macRegisters_0_V_4_fu_104[7]_i_5_n_7 ;
  wire \macRegisters_0_V_4_fu_104[7]_i_6_n_7 ;
  wire \macRegisters_0_V_4_fu_104[7]_i_7_n_7 ;
  wire \macRegisters_0_V_4_fu_104[7]_i_8_n_7 ;
  wire \macRegisters_0_V_4_fu_104_reg[3]_i_1_n_10 ;
  wire \macRegisters_0_V_4_fu_104_reg[3]_i_1_n_7 ;
  wire \macRegisters_0_V_4_fu_104_reg[3]_i_1_n_8 ;
  wire \macRegisters_0_V_4_fu_104_reg[3]_i_1_n_9 ;
  wire \macRegisters_0_V_4_fu_104_reg[7]_i_3_n_10 ;
  wire \macRegisters_0_V_4_fu_104_reg[7]_i_3_n_8 ;
  wire \macRegisters_0_V_4_fu_104_reg[7]_i_3_n_9 ;
  wire \macRegisters_0_V_4_fu_104_reg_n_7_[0] ;
  wire \macRegisters_0_V_4_fu_104_reg_n_7_[1] ;
  wire \macRegisters_0_V_4_fu_104_reg_n_7_[2] ;
  wire \macRegisters_0_V_4_fu_104_reg_n_7_[3] ;
  wire \macRegisters_0_V_4_fu_104_reg_n_7_[4] ;
  wire \macRegisters_0_V_4_fu_104_reg_n_7_[5] ;
  wire \macRegisters_0_V_4_fu_104_reg_n_7_[6] ;
  wire \macRegisters_0_V_4_fu_104_reg_n_7_[7] ;
  wire [7:0]macRegisters_0_V_fu_730_p2;
  wire [7:0]macRegisters_1_V_4_fu_108;
  wire \macRegisters_1_V_4_fu_108[3]_i_2_n_7 ;
  wire \macRegisters_1_V_4_fu_108[3]_i_3_n_7 ;
  wire \macRegisters_1_V_4_fu_108[3]_i_4_n_7 ;
  wire \macRegisters_1_V_4_fu_108[3]_i_5_n_7 ;
  wire \macRegisters_1_V_4_fu_108[7]_i_2_n_7 ;
  wire \macRegisters_1_V_4_fu_108[7]_i_3_n_7 ;
  wire \macRegisters_1_V_4_fu_108[7]_i_4_n_7 ;
  wire \macRegisters_1_V_4_fu_108[7]_i_5_n_7 ;
  wire \macRegisters_1_V_4_fu_108_reg[3]_i_1_n_10 ;
  wire \macRegisters_1_V_4_fu_108_reg[3]_i_1_n_7 ;
  wire \macRegisters_1_V_4_fu_108_reg[3]_i_1_n_8 ;
  wire \macRegisters_1_V_4_fu_108_reg[3]_i_1_n_9 ;
  wire \macRegisters_1_V_4_fu_108_reg[7]_i_1_n_10 ;
  wire \macRegisters_1_V_4_fu_108_reg[7]_i_1_n_8 ;
  wire \macRegisters_1_V_4_fu_108_reg[7]_i_1_n_9 ;
  wire [7:0]macRegisters_1_V_fu_749_p2;
  wire [7:0]macRegisters_2_V_4_fu_112;
  wire \macRegisters_2_V_4_fu_112[3]_i_2_n_7 ;
  wire \macRegisters_2_V_4_fu_112[3]_i_3_n_7 ;
  wire \macRegisters_2_V_4_fu_112[3]_i_4_n_7 ;
  wire \macRegisters_2_V_4_fu_112[3]_i_5_n_7 ;
  wire \macRegisters_2_V_4_fu_112[7]_i_2_n_7 ;
  wire \macRegisters_2_V_4_fu_112[7]_i_3_n_7 ;
  wire \macRegisters_2_V_4_fu_112[7]_i_4_n_7 ;
  wire \macRegisters_2_V_4_fu_112[7]_i_5_n_7 ;
  wire \macRegisters_2_V_4_fu_112_reg[3]_i_1_n_10 ;
  wire \macRegisters_2_V_4_fu_112_reg[3]_i_1_n_7 ;
  wire \macRegisters_2_V_4_fu_112_reg[3]_i_1_n_8 ;
  wire \macRegisters_2_V_4_fu_112_reg[3]_i_1_n_9 ;
  wire \macRegisters_2_V_4_fu_112_reg[7]_i_1_n_10 ;
  wire \macRegisters_2_V_4_fu_112_reg[7]_i_1_n_8 ;
  wire \macRegisters_2_V_4_fu_112_reg[7]_i_1_n_9 ;
  wire [7:0]macRegisters_2_V_fu_768_p2;
  wire [7:0]macRegisters_3_V_4_fu_116;
  wire \macRegisters_3_V_4_fu_116[3]_i_2_n_7 ;
  wire \macRegisters_3_V_4_fu_116[3]_i_3_n_7 ;
  wire \macRegisters_3_V_4_fu_116[3]_i_4_n_7 ;
  wire \macRegisters_3_V_4_fu_116[3]_i_5_n_7 ;
  wire \macRegisters_3_V_4_fu_116[7]_i_2_n_7 ;
  wire \macRegisters_3_V_4_fu_116[7]_i_3_n_7 ;
  wire \macRegisters_3_V_4_fu_116[7]_i_4_n_7 ;
  wire \macRegisters_3_V_4_fu_116[7]_i_5_n_7 ;
  wire \macRegisters_3_V_4_fu_116_reg[3]_i_1_n_10 ;
  wire \macRegisters_3_V_4_fu_116_reg[3]_i_1_n_7 ;
  wire \macRegisters_3_V_4_fu_116_reg[3]_i_1_n_8 ;
  wire \macRegisters_3_V_4_fu_116_reg[3]_i_1_n_9 ;
  wire \macRegisters_3_V_4_fu_116_reg[7]_i_1_n_10 ;
  wire \macRegisters_3_V_4_fu_116_reg[7]_i_1_n_8 ;
  wire \macRegisters_3_V_4_fu_116_reg[7]_i_1_n_9 ;
  wire [7:0]macRegisters_3_V_fu_787_p2;
  wire \nm_reg_207[0]_i_1_n_7 ;
  wire \nm_reg_207[1]_i_1_n_7 ;
  wire \nm_reg_207[2]_i_1_n_7 ;
  wire \nm_reg_207[2]_i_3_n_7 ;
  wire \nm_reg_207[2]_i_4_n_7 ;
  wire \nm_reg_207[3]_i_1_n_7 ;
  wire \nm_reg_207[3]_i_2_n_7 ;
  wire \nm_reg_207[4]_i_1_n_7 ;
  wire \nm_reg_207[4]_i_2_n_7 ;
  wire \nm_reg_207[4]_i_3_n_7 ;
  wire \nm_reg_207[4]_i_5_n_7 ;
  wire \nm_reg_207_reg_n_7_[0] ;
  wire \nm_reg_207_reg_n_7_[1] ;
  wire \nm_reg_207_reg_n_7_[2] ;
  wire \nm_reg_207_reg_n_7_[3] ;
  wire \nm_reg_207_reg_n_7_[4] ;
  wire [3:3]nm_t_mid2_fu_361_p3;
  wire nm_t_mid2_reg_11580;
  wire \nm_t_mid2_reg_1158[0]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1158[1]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1158[2]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1158[3]_i_1_n_7 ;
  wire \nm_t_mid2_reg_1158[4]_i_1_n_7 ;
  wire [4:0]nm_t_mid2_reg_1158_pp0_iter1_reg;
  wire \nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ;
  wire \nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ;
  wire \nm_t_mid2_reg_1158_reg_n_7_[0] ;
  wire \nm_t_mid2_reg_1158_reg_n_7_[1] ;
  wire \nm_t_mid2_reg_1158_reg_n_7_[2] ;
  wire \nm_t_mid2_reg_1158_reg_n_7_[3] ;
  wire \nm_t_mid2_reg_1158_reg_n_7_[4] ;
  wire p_0_in;
  wire p_0_in1_out;
  wire p_0_in6_out;
  wire p_1_in;
  wire p_2_in;
  wire p_4_in;
  wire [7:0]p_Val2_22_1_fu_956_p2;
  wire p_Val2_22_1_reg_12750;
  wire \p_Val2_22_1_reg_1275[3]_i_2_n_7 ;
  wire \p_Val2_22_1_reg_1275[3]_i_3_n_7 ;
  wire \p_Val2_22_1_reg_1275[3]_i_4_n_7 ;
  wire \p_Val2_22_1_reg_1275[3]_i_5_n_7 ;
  wire \p_Val2_22_1_reg_1275[7]_i_2_n_7 ;
  wire \p_Val2_22_1_reg_1275[7]_i_3_n_7 ;
  wire \p_Val2_22_1_reg_1275[7]_i_4_n_7 ;
  wire \p_Val2_22_1_reg_1275[7]_i_5_n_7 ;
  wire \p_Val2_22_1_reg_1275_reg[3]_i_1_n_10 ;
  wire \p_Val2_22_1_reg_1275_reg[3]_i_1_n_7 ;
  wire \p_Val2_22_1_reg_1275_reg[3]_i_1_n_8 ;
  wire \p_Val2_22_1_reg_1275_reg[3]_i_1_n_9 ;
  wire \p_Val2_22_1_reg_1275_reg[7]_i_1_n_10 ;
  wire \p_Val2_22_1_reg_1275_reg[7]_i_1_n_8 ;
  wire \p_Val2_22_1_reg_1275_reg[7]_i_1_n_9 ;
  wire [7:0]p_Val2_22_2_fu_1031_p2;
  wire \p_Val2_22_2_reg_1280[3]_i_2_n_7 ;
  wire \p_Val2_22_2_reg_1280[3]_i_3_n_7 ;
  wire \p_Val2_22_2_reg_1280[3]_i_4_n_7 ;
  wire \p_Val2_22_2_reg_1280[3]_i_5_n_7 ;
  wire \p_Val2_22_2_reg_1280[7]_i_2_n_7 ;
  wire \p_Val2_22_2_reg_1280[7]_i_3_n_7 ;
  wire \p_Val2_22_2_reg_1280[7]_i_4_n_7 ;
  wire \p_Val2_22_2_reg_1280[7]_i_5_n_7 ;
  wire \p_Val2_22_2_reg_1280_reg[3]_i_1_n_10 ;
  wire \p_Val2_22_2_reg_1280_reg[3]_i_1_n_7 ;
  wire \p_Val2_22_2_reg_1280_reg[3]_i_1_n_8 ;
  wire \p_Val2_22_2_reg_1280_reg[3]_i_1_n_9 ;
  wire \p_Val2_22_2_reg_1280_reg[7]_i_1_n_10 ;
  wire \p_Val2_22_2_reg_1280_reg[7]_i_1_n_8 ;
  wire \p_Val2_22_2_reg_1280_reg[7]_i_1_n_9 ;
  wire [7:0]p_Val2_22_3_fu_1106_p2;
  wire \p_Val2_22_3_reg_1285[3]_i_2_n_7 ;
  wire \p_Val2_22_3_reg_1285[3]_i_3_n_7 ;
  wire \p_Val2_22_3_reg_1285[3]_i_4_n_7 ;
  wire \p_Val2_22_3_reg_1285[3]_i_5_n_7 ;
  wire \p_Val2_22_3_reg_1285[7]_i_2_n_7 ;
  wire \p_Val2_22_3_reg_1285[7]_i_3_n_7 ;
  wire \p_Val2_22_3_reg_1285[7]_i_4_n_7 ;
  wire \p_Val2_22_3_reg_1285[7]_i_5_n_7 ;
  wire \p_Val2_22_3_reg_1285_reg[3]_i_1_n_10 ;
  wire \p_Val2_22_3_reg_1285_reg[3]_i_1_n_7 ;
  wire \p_Val2_22_3_reg_1285_reg[3]_i_1_n_8 ;
  wire \p_Val2_22_3_reg_1285_reg[3]_i_1_n_9 ;
  wire [31:0]\p_Val2_22_3_reg_1285_reg[7]_0 ;
  wire \p_Val2_22_3_reg_1285_reg[7]_i_1_n_10 ;
  wire \p_Val2_22_3_reg_1285_reg[7]_i_1_n_8 ;
  wire \p_Val2_22_3_reg_1285_reg[7]_i_1_n_9 ;
  wire [7:0]p_Val2_s_fu_881_p2;
  wire \p_Val2_s_reg_1270[3]_i_2_n_7 ;
  wire \p_Val2_s_reg_1270[3]_i_3_n_7 ;
  wire \p_Val2_s_reg_1270[3]_i_4_n_7 ;
  wire \p_Val2_s_reg_1270[3]_i_5_n_7 ;
  wire \p_Val2_s_reg_1270[7]_i_3_n_7 ;
  wire \p_Val2_s_reg_1270[7]_i_4_n_7 ;
  wire \p_Val2_s_reg_1270[7]_i_5_n_7 ;
  wire \p_Val2_s_reg_1270[7]_i_6_n_7 ;
  wire \p_Val2_s_reg_1270_reg[3]_i_1_n_10 ;
  wire \p_Val2_s_reg_1270_reg[3]_i_1_n_7 ;
  wire \p_Val2_s_reg_1270_reg[3]_i_1_n_8 ;
  wire \p_Val2_s_reg_1270_reg[3]_i_1_n_9 ;
  wire \p_Val2_s_reg_1270_reg[7]_i_2_n_10 ;
  wire \p_Val2_s_reg_1270_reg[7]_i_2_n_8 ;
  wire \p_Val2_s_reg_1270_reg[7]_i_2_n_9 ;
  wire sel;
  wire [5:0]sel0;
  wire [7:7]sel0__0;
  wire [7:0]sf_2_fu_393_p2;
  wire [7:0]sf_reg_218;
  wire \sf_reg_218[5]_i_2_n_7 ;
  wire \sf_reg_218[7]_i_4_n_7 ;
  wire start_for_Relu1D_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__19_n_7;
  wire start_once_reg_reg_0;
  wire \tmp_100_reg_1176[0]_i_1_n_7 ;
  wire \tmp_100_reg_1176[0]_i_2_n_7 ;
  wire \tmp_100_reg_1176[0]_i_3_n_7 ;
  wire tmp_100_reg_1176_pp0_iter1_reg;
  wire tmp_100_reg_1176_pp0_iter2_reg;
  wire tmp_100_reg_1176_pp0_iter3_reg;
  wire \tmp_100_reg_1176_reg_n_7_[0] ;
  wire [7:0]tmp_101_reg_1210;
  wire tmp_101_reg_12100;
  wire \tmp_101_reg_1210[3]_i_14_n_7 ;
  wire [0:0]\tmp_101_reg_1210[3]_i_9 ;
  wire \tmp_101_reg_1210[7]_i_18_n_7 ;
  wire \tmp_101_reg_1210[7]_i_19_n_7 ;
  wire \tmp_101_reg_1210[7]_i_20_n_7 ;
  wire \tmp_101_reg_1210[7]_i_21_n_7 ;
  wire \tmp_101_reg_1210[7]_i_22_n_7 ;
  wire \tmp_101_reg_1210[7]_i_23_n_7 ;
  wire \tmp_101_reg_1210[7]_i_24_n_7 ;
  wire \tmp_101_reg_1210[7]_i_25_n_7 ;
  wire \tmp_101_reg_1210[7]_i_26_n_7 ;
  wire \tmp_101_reg_1210[7]_i_27_n_7 ;
  wire \tmp_101_reg_1210[7]_i_28_n_7 ;
  wire \tmp_101_reg_1210[7]_i_29_n_7 ;
  wire \tmp_101_reg_1210[7]_i_30_n_7 ;
  wire \tmp_101_reg_1210[7]_i_31_n_7 ;
  wire \tmp_101_reg_1210[7]_i_32_n_7 ;
  wire \tmp_101_reg_1210[7]_i_33_n_7 ;
  wire [7:0]\tmp_101_reg_1210_reg[7]_0 ;
  wire \tmp_101_reg_1210_reg[7]_i_10_n_10 ;
  wire \tmp_101_reg_1210_reg[7]_i_13_n_10 ;
  wire \tmp_101_reg_1210_reg[7]_i_14_0 ;
  wire \tmp_101_reg_1210_reg[7]_i_14_1 ;
  wire \tmp_101_reg_1210_reg[7]_i_14_2 ;
  wire \tmp_101_reg_1210_reg[7]_i_14_3 ;
  wire \tmp_101_reg_1210_reg[7]_i_14_n_10 ;
  wire \tmp_101_reg_1210_reg[7]_i_14_n_7 ;
  wire \tmp_101_reg_1210_reg[7]_i_14_n_8 ;
  wire \tmp_101_reg_1210_reg[7]_i_14_n_9 ;
  wire tmp_106_fu_488_p2;
  wire tmp_106_reg_1220;
  wire [7:0]tmp_108_reg_1225;
  wire \tmp_108_reg_1225[3]_i_12_n_7 ;
  wire [0:0]\tmp_108_reg_1225[3]_i_9 ;
  wire \tmp_108_reg_1225[7]_i_14_n_7 ;
  wire \tmp_108_reg_1225[7]_i_15_n_7 ;
  wire \tmp_108_reg_1225[7]_i_16_n_7 ;
  wire \tmp_108_reg_1225[7]_i_17_n_7 ;
  wire \tmp_108_reg_1225[7]_i_18_n_7 ;
  wire \tmp_108_reg_1225[7]_i_19_n_7 ;
  wire \tmp_108_reg_1225[7]_i_20_n_7 ;
  wire \tmp_108_reg_1225[7]_i_21_n_7 ;
  wire \tmp_108_reg_1225[7]_i_22_n_7 ;
  wire \tmp_108_reg_1225[7]_i_23_n_7 ;
  wire \tmp_108_reg_1225[7]_i_24_n_7 ;
  wire \tmp_108_reg_1225[7]_i_25_n_7 ;
  wire \tmp_108_reg_1225[7]_i_26_n_7 ;
  wire \tmp_108_reg_1225[7]_i_27_n_7 ;
  wire \tmp_108_reg_1225[7]_i_28_n_7 ;
  wire \tmp_108_reg_1225[7]_i_29_n_7 ;
  wire \tmp_108_reg_1225_reg[7]_i_10_n_10 ;
  wire \tmp_108_reg_1225_reg[7]_i_11_0 ;
  wire \tmp_108_reg_1225_reg[7]_i_11_1 ;
  wire \tmp_108_reg_1225_reg[7]_i_11_2 ;
  wire \tmp_108_reg_1225_reg[7]_i_11_3 ;
  wire \tmp_108_reg_1225_reg[7]_i_11_n_10 ;
  wire \tmp_108_reg_1225_reg[7]_i_11_n_7 ;
  wire \tmp_108_reg_1225_reg[7]_i_11_n_8 ;
  wire \tmp_108_reg_1225_reg[7]_i_11_n_9 ;
  wire \tmp_108_reg_1225_reg[7]_i_9_n_10 ;
  wire [7:0]tmp_113_reg_1240;
  wire \tmp_113_reg_1240[3]_i_12_n_7 ;
  wire [0:0]\tmp_113_reg_1240[3]_i_9 ;
  wire \tmp_113_reg_1240[7]_i_14_n_7 ;
  wire \tmp_113_reg_1240[7]_i_15_n_7 ;
  wire \tmp_113_reg_1240[7]_i_16_n_7 ;
  wire \tmp_113_reg_1240[7]_i_17_n_7 ;
  wire \tmp_113_reg_1240[7]_i_18_n_7 ;
  wire \tmp_113_reg_1240[7]_i_19_n_7 ;
  wire \tmp_113_reg_1240[7]_i_20_n_7 ;
  wire \tmp_113_reg_1240[7]_i_21_n_7 ;
  wire \tmp_113_reg_1240[7]_i_22_n_7 ;
  wire \tmp_113_reg_1240[7]_i_23_n_7 ;
  wire \tmp_113_reg_1240[7]_i_24_n_7 ;
  wire \tmp_113_reg_1240[7]_i_25_n_7 ;
  wire \tmp_113_reg_1240[7]_i_26_n_7 ;
  wire \tmp_113_reg_1240[7]_i_27_n_7 ;
  wire \tmp_113_reg_1240[7]_i_28_n_7 ;
  wire \tmp_113_reg_1240[7]_i_29_n_7 ;
  wire [7:0]\tmp_113_reg_1240_reg[7]_0 ;
  wire \tmp_113_reg_1240_reg[7]_i_10_n_10 ;
  wire \tmp_113_reg_1240_reg[7]_i_11_0 ;
  wire \tmp_113_reg_1240_reg[7]_i_11_1 ;
  wire \tmp_113_reg_1240_reg[7]_i_11_2 ;
  wire \tmp_113_reg_1240_reg[7]_i_11_3 ;
  wire \tmp_113_reg_1240_reg[7]_i_11_n_10 ;
  wire \tmp_113_reg_1240_reg[7]_i_11_n_7 ;
  wire \tmp_113_reg_1240_reg[7]_i_11_n_8 ;
  wire \tmp_113_reg_1240_reg[7]_i_11_n_9 ;
  wire \tmp_113_reg_1240_reg[7]_i_9_n_10 ;
  wire [7:0]tmp_118_reg_1255;
  wire \tmp_118_reg_1255[3]_i_12_n_7 ;
  wire [0:0]\tmp_118_reg_1255[3]_i_9 ;
  wire \tmp_118_reg_1255[7]_i_14_n_7 ;
  wire \tmp_118_reg_1255[7]_i_15_n_7 ;
  wire \tmp_118_reg_1255[7]_i_16_n_7 ;
  wire \tmp_118_reg_1255[7]_i_17_n_7 ;
  wire \tmp_118_reg_1255[7]_i_18_n_7 ;
  wire \tmp_118_reg_1255[7]_i_19_n_7 ;
  wire \tmp_118_reg_1255[7]_i_20_n_7 ;
  wire \tmp_118_reg_1255[7]_i_21_n_7 ;
  wire \tmp_118_reg_1255[7]_i_22_n_7 ;
  wire \tmp_118_reg_1255[7]_i_23_n_7 ;
  wire \tmp_118_reg_1255[7]_i_24_n_7 ;
  wire \tmp_118_reg_1255[7]_i_25_n_7 ;
  wire \tmp_118_reg_1255[7]_i_26_n_7 ;
  wire \tmp_118_reg_1255[7]_i_27_n_7 ;
  wire \tmp_118_reg_1255[7]_i_28_n_7 ;
  wire \tmp_118_reg_1255[7]_i_29_n_7 ;
  wire [7:0]\tmp_118_reg_1255_reg[7]_0 ;
  wire \tmp_118_reg_1255_reg[7]_i_10_n_10 ;
  wire \tmp_118_reg_1255_reg[7]_i_11_0 ;
  wire \tmp_118_reg_1255_reg[7]_i_11_1 ;
  wire \tmp_118_reg_1255_reg[7]_i_11_2 ;
  wire \tmp_118_reg_1255_reg[7]_i_11_3 ;
  wire \tmp_118_reg_1255_reg[7]_i_11_n_10 ;
  wire \tmp_118_reg_1255_reg[7]_i_11_n_7 ;
  wire \tmp_118_reg_1255_reg[7]_i_11_n_8 ;
  wire \tmp_118_reg_1255_reg[7]_i_11_n_9 ;
  wire \tmp_118_reg_1255_reg[7]_i_9_n_10 ;
  wire tmp_227_1_fu_558_p2;
  wire tmp_227_1_reg_1235;
  wire tmp_227_2_fu_628_p2;
  wire tmp_227_2_reg_1250;
  wire tmp_227_3_fu_698_p2;
  wire tmp_227_3_reg_1265;
  wire tmp_353_reg_1215;
  wire \tmp_353_reg_1215[0]_i_11_n_7 ;
  wire \tmp_353_reg_1215[0]_i_12_n_7 ;
  wire \tmp_353_reg_1215[0]_i_13_n_7 ;
  wire \tmp_353_reg_1215[0]_i_14_n_7 ;
  wire \tmp_353_reg_1215[0]_i_15_n_7 ;
  wire \tmp_353_reg_1215[0]_i_16_n_7 ;
  wire \tmp_353_reg_1215[0]_i_17_n_7 ;
  wire \tmp_353_reg_1215[0]_i_18_n_7 ;
  wire \tmp_353_reg_1215[0]_i_3_n_7 ;
  wire \tmp_353_reg_1215[0]_i_6_n_7 ;
  wire \tmp_353_reg_1215[0]_i_7_n_7 ;
  wire \tmp_353_reg_1215[0]_i_8_n_7 ;
  wire \tmp_353_reg_1215[0]_i_9_n_7 ;
  wire [3:0]\tmp_353_reg_1215_reg[0]_0 ;
  wire [0:0]\tmp_353_reg_1215_reg[0]_1 ;
  wire \tmp_353_reg_1215_reg[0]_i_2_n_10 ;
  wire \tmp_353_reg_1215_reg[0]_i_2_n_8 ;
  wire \tmp_353_reg_1215_reg[0]_i_2_n_9 ;
  wire \tmp_353_reg_1215_reg[0]_i_4_0 ;
  wire \tmp_353_reg_1215_reg[0]_i_4_1 ;
  wire \tmp_353_reg_1215_reg[0]_i_4_2 ;
  wire \tmp_353_reg_1215_reg[0]_i_4_3 ;
  wire \tmp_353_reg_1215_reg[0]_i_4_n_10 ;
  wire \tmp_353_reg_1215_reg[0]_i_4_n_13 ;
  wire \tmp_353_reg_1215_reg[0]_i_4_n_14 ;
  wire \tmp_353_reg_1215_reg[0]_i_4_n_7 ;
  wire \tmp_353_reg_1215_reg[0]_i_4_n_8 ;
  wire \tmp_353_reg_1215_reg[0]_i_4_n_9 ;
  wire tmp_356_reg_1230;
  wire \tmp_356_reg_1230[0]_i_10_n_7 ;
  wire \tmp_356_reg_1230[0]_i_11_n_7 ;
  wire \tmp_356_reg_1230[0]_i_12_n_7 ;
  wire \tmp_356_reg_1230[0]_i_13_n_7 ;
  wire \tmp_356_reg_1230[0]_i_14_n_7 ;
  wire \tmp_356_reg_1230[0]_i_15_n_7 ;
  wire \tmp_356_reg_1230[0]_i_16_n_7 ;
  wire \tmp_356_reg_1230[0]_i_2_n_7 ;
  wire \tmp_356_reg_1230[0]_i_5_n_7 ;
  wire \tmp_356_reg_1230[0]_i_6_n_7 ;
  wire \tmp_356_reg_1230[0]_i_7_n_7 ;
  wire \tmp_356_reg_1230[0]_i_9_n_7 ;
  wire [3:0]\tmp_356_reg_1230_reg[0]_0 ;
  wire [0:0]\tmp_356_reg_1230_reg[0]_1 ;
  wire [0:0]\tmp_356_reg_1230_reg[0]_2 ;
  wire \tmp_356_reg_1230_reg[0]_i_1_n_10 ;
  wire \tmp_356_reg_1230_reg[0]_i_1_n_8 ;
  wire \tmp_356_reg_1230_reg[0]_i_1_n_9 ;
  wire \tmp_356_reg_1230_reg[0]_i_3_0 ;
  wire \tmp_356_reg_1230_reg[0]_i_3_1 ;
  wire \tmp_356_reg_1230_reg[0]_i_3_2 ;
  wire \tmp_356_reg_1230_reg[0]_i_3_3 ;
  wire \tmp_356_reg_1230_reg[0]_i_3_n_10 ;
  wire \tmp_356_reg_1230_reg[0]_i_3_n_13 ;
  wire \tmp_356_reg_1230_reg[0]_i_3_n_14 ;
  wire \tmp_356_reg_1230_reg[0]_i_3_n_7 ;
  wire \tmp_356_reg_1230_reg[0]_i_3_n_8 ;
  wire \tmp_356_reg_1230_reg[0]_i_3_n_9 ;
  wire [6:6]tmp_357_fu_530_p1;
  wire [3:3]tmp_357_fu_530_p1__0;
  wire tmp_359_reg_1245;
  wire \tmp_359_reg_1245[0]_i_10_n_7 ;
  wire \tmp_359_reg_1245[0]_i_11_n_7 ;
  wire \tmp_359_reg_1245[0]_i_12_n_7 ;
  wire \tmp_359_reg_1245[0]_i_13_n_7 ;
  wire \tmp_359_reg_1245[0]_i_14_n_7 ;
  wire \tmp_359_reg_1245[0]_i_15_n_7 ;
  wire \tmp_359_reg_1245[0]_i_16_n_7 ;
  wire \tmp_359_reg_1245[0]_i_2_n_7 ;
  wire \tmp_359_reg_1245[0]_i_5_n_7 ;
  wire \tmp_359_reg_1245[0]_i_6_n_7 ;
  wire \tmp_359_reg_1245[0]_i_7_n_7 ;
  wire \tmp_359_reg_1245[0]_i_9_n_7 ;
  wire [3:0]\tmp_359_reg_1245_reg[0]_0 ;
  wire [0:0]\tmp_359_reg_1245_reg[0]_1 ;
  wire [0:0]\tmp_359_reg_1245_reg[0]_2 ;
  wire \tmp_359_reg_1245_reg[0]_i_1_n_10 ;
  wire \tmp_359_reg_1245_reg[0]_i_1_n_8 ;
  wire \tmp_359_reg_1245_reg[0]_i_1_n_9 ;
  wire \tmp_359_reg_1245_reg[0]_i_3_0 ;
  wire \tmp_359_reg_1245_reg[0]_i_3_1 ;
  wire \tmp_359_reg_1245_reg[0]_i_3_2 ;
  wire \tmp_359_reg_1245_reg[0]_i_3_3 ;
  wire \tmp_359_reg_1245_reg[0]_i_3_n_10 ;
  wire \tmp_359_reg_1245_reg[0]_i_3_n_13 ;
  wire \tmp_359_reg_1245_reg[0]_i_3_n_14 ;
  wire \tmp_359_reg_1245_reg[0]_i_3_n_7 ;
  wire \tmp_359_reg_1245_reg[0]_i_3_n_8 ;
  wire \tmp_359_reg_1245_reg[0]_i_3_n_9 ;
  wire [6:6]tmp_360_fu_600_p1;
  wire [3:3]tmp_360_fu_600_p1__0;
  wire tmp_362_reg_1260;
  wire \tmp_362_reg_1260[0]_i_10_n_7 ;
  wire \tmp_362_reg_1260[0]_i_11_n_7 ;
  wire \tmp_362_reg_1260[0]_i_12_n_7 ;
  wire \tmp_362_reg_1260[0]_i_13_n_7 ;
  wire \tmp_362_reg_1260[0]_i_14_n_7 ;
  wire \tmp_362_reg_1260[0]_i_15_n_7 ;
  wire \tmp_362_reg_1260[0]_i_16_n_7 ;
  wire \tmp_362_reg_1260[0]_i_2_n_7 ;
  wire \tmp_362_reg_1260[0]_i_5_n_7 ;
  wire \tmp_362_reg_1260[0]_i_6_n_7 ;
  wire \tmp_362_reg_1260[0]_i_7_n_7 ;
  wire \tmp_362_reg_1260[0]_i_9_n_7 ;
  wire [3:0]\tmp_362_reg_1260_reg[0]_0 ;
  wire [0:0]\tmp_362_reg_1260_reg[0]_1 ;
  wire [0:0]\tmp_362_reg_1260_reg[0]_2 ;
  wire \tmp_362_reg_1260_reg[0]_i_1_n_10 ;
  wire \tmp_362_reg_1260_reg[0]_i_1_n_8 ;
  wire \tmp_362_reg_1260_reg[0]_i_1_n_9 ;
  wire \tmp_362_reg_1260_reg[0]_i_3_0 ;
  wire \tmp_362_reg_1260_reg[0]_i_3_1 ;
  wire \tmp_362_reg_1260_reg[0]_i_3_2 ;
  wire \tmp_362_reg_1260_reg[0]_i_3_3 ;
  wire \tmp_362_reg_1260_reg[0]_i_3_n_10 ;
  wire \tmp_362_reg_1260_reg[0]_i_3_n_13 ;
  wire \tmp_362_reg_1260_reg[0]_i_3_n_14 ;
  wire \tmp_362_reg_1260_reg[0]_i_3_n_7 ;
  wire \tmp_362_reg_1260_reg[0]_i_3_n_8 ;
  wire \tmp_362_reg_1260_reg[0]_i_3_n_9 ;
  wire [6:6]tmp_363_fu_670_p1;
  wire [3:3]tmp_363_fu_670_p1__0;
  wire [11:8]tmp_96_mid2_fu_353_p3;
  wire [11:6]tmp_98_fu_381_p2;
  wire [6:0]tmp_98_reg_1171_reg_0;
  wire [1:0]tmp_98_reg_1171_reg_1;
  wire [0:0]tmp_98_reg_1171_reg_10;
  wire [1:0]tmp_98_reg_1171_reg_11;
  wire [0:0]tmp_98_reg_1171_reg_12;
  wire [0:0]tmp_98_reg_1171_reg_13;
  wire [0:0]tmp_98_reg_1171_reg_14;
  wire [1:0]tmp_98_reg_1171_reg_2;
  wire [1:0]tmp_98_reg_1171_reg_3;
  wire [3:0]tmp_98_reg_1171_reg_4;
  wire [1:0]tmp_98_reg_1171_reg_5;
  wire [0:0]tmp_98_reg_1171_reg_6;
  wire [1:0]tmp_98_reg_1171_reg_7;
  wire [0:0]tmp_98_reg_1171_reg_8;
  wire [1:0]tmp_98_reg_1171_reg_9;
  wire [1:0]tmp_98_reg_1171_reg_rep_0;
  wire [1:0]tmp_98_reg_1171_reg_rep_1;
  wire [0:0]tmp_98_reg_1171_reg_rep_2;
  wire [1:0]tmp_98_reg_1171_reg_rep_3;
  wire [0:0]tmp_98_reg_1171_reg_rep_4;
  wire [1:0]tmp_98_reg_1171_reg_rep_5;
  wire [0:0]tmp_98_reg_1171_reg_rep_6;
  wire [1:0]tmp_98_reg_1171_reg_rep_7;
  wire [0:0]tmp_98_reg_1171_reg_rep_8;
  wire [0:0]tmp_98_reg_1171_reg_rep_9;
  wire [6:0]tmp_98_reg_1171_reg_rep__0_0;
  wire [1:0]tmp_98_reg_1171_reg_rep__0_1;
  wire [0:0]tmp_98_reg_1171_reg_rep__0_10;
  wire [1:0]tmp_98_reg_1171_reg_rep__0_11;
  wire [0:0]tmp_98_reg_1171_reg_rep__0_12;
  wire [0:0]tmp_98_reg_1171_reg_rep__0_13;
  wire [0:0]tmp_98_reg_1171_reg_rep__0_14;
  wire [1:0]tmp_98_reg_1171_reg_rep__0_2;
  wire [1:0]tmp_98_reg_1171_reg_rep__0_3;
  wire [3:0]tmp_98_reg_1171_reg_rep__0_4;
  wire [1:0]tmp_98_reg_1171_reg_rep__0_5;
  wire [0:0]tmp_98_reg_1171_reg_rep__0_6;
  wire [1:0]tmp_98_reg_1171_reg_rep__0_7;
  wire [0:0]tmp_98_reg_1171_reg_rep__0_8;
  wire [1:0]tmp_98_reg_1171_reg_rep__0_9;
  wire [6:0]tmp_98_reg_1171_reg_rep__1_0;
  wire [1:0]tmp_98_reg_1171_reg_rep__1_1;
  wire [0:0]tmp_98_reg_1171_reg_rep__1_10;
  wire [1:0]tmp_98_reg_1171_reg_rep__1_11;
  wire [0:0]tmp_98_reg_1171_reg_rep__1_12;
  wire [0:0]tmp_98_reg_1171_reg_rep__1_13;
  wire [0:0]tmp_98_reg_1171_reg_rep__1_14;
  wire [1:0]tmp_98_reg_1171_reg_rep__1_2;
  wire [1:0]tmp_98_reg_1171_reg_rep__1_3;
  wire [3:0]tmp_98_reg_1171_reg_rep__1_4;
  wire [1:0]tmp_98_reg_1171_reg_rep__1_5;
  wire [0:0]tmp_98_reg_1171_reg_rep__1_6;
  wire [1:0]tmp_98_reg_1171_reg_rep__1_7;
  wire [0:0]tmp_98_reg_1171_reg_rep__1_8;
  wire [1:0]tmp_98_reg_1171_reg_rep__1_9;
  wire tmp_98_reg_1171_reg_rep_i_13_n_7;
  wire tmp_98_reg_1171_reg_rep_i_16_n_7;
  wire tmp_98_reg_1171_reg_rep_i_17_n_7;
  wire tmp_98_reg_1171_reg_rep_i_3_n_10;
  wire tmp_98_reg_1171_reg_rep_i_4_n_10;
  wire tmp_98_reg_1171_reg_rep_i_4_n_7;
  wire tmp_98_reg_1171_reg_rep_i_4_n_8;
  wire tmp_98_reg_1171_reg_rep_i_4_n_9;
  wire weights10_m_weights_1_ce0;
  wire [3:3]\NLW_indvar_flatten6_reg_185_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_reg_196_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_reg_196_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_0_V_4_fu_104_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_1_V_4_fu_108_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_2_V_4_fu_112_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_macRegisters_3_V_4_fu_116_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_22_1_reg_1275_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_22_2_reg_1280_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_22_3_reg_1285_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_s_reg_1270_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_101_reg_1210_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_101_reg_1210_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_101_reg_1210_reg[7]_i_13_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_101_reg_1210_reg[7]_i_13_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_108_reg_1225_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_108_reg_1225_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_108_reg_1225_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_108_reg_1225_reg[7]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_113_reg_1240_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_113_reg_1240_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_113_reg_1240_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_113_reg_1240_reg[7]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_118_reg_1255_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_118_reg_1255_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_118_reg_1255_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_118_reg_1255_reg[7]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_353_reg_1215_reg[0]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_356_reg_1230_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_359_reg_1245_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_362_reg_1260_reg[0]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_98_reg_1171_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_DBITERR_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_SBITERR_UNCONNECTED;
  wire [31:7]NLW_tmp_98_reg_1171_reg_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_98_reg_1171_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_98_reg_1171_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_98_reg_1171_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_98_reg_1171_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_98_reg_1171_reg_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_rep_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_rep_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_rep_DBITERR_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_rep_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_rep_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_rep_SBITERR_UNCONNECTED;
  wire [31:7]NLW_tmp_98_reg_1171_reg_rep_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_98_reg_1171_reg_rep_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_98_reg_1171_reg_rep_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_98_reg_1171_reg_rep_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_98_reg_1171_reg_rep_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_98_reg_1171_reg_rep_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_rep__0_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_rep__0_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_rep__0_DBITERR_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_rep__0_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_rep__0_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_rep__0_SBITERR_UNCONNECTED;
  wire [31:7]NLW_tmp_98_reg_1171_reg_rep__0_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_98_reg_1171_reg_rep__0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_98_reg_1171_reg_rep__0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_98_reg_1171_reg_rep__0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_98_reg_1171_reg_rep__0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_98_reg_1171_reg_rep__0_RDADDRECC_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_rep__1_CASCADEOUTA_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_rep__1_CASCADEOUTB_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_rep__1_DBITERR_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_rep__1_INJECTDBITERR_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_rep__1_INJECTSBITERR_UNCONNECTED;
  wire NLW_tmp_98_reg_1171_reg_rep__1_SBITERR_UNCONNECTED;
  wire [31:7]NLW_tmp_98_reg_1171_reg_rep__1_DOADO_UNCONNECTED;
  wire [31:0]NLW_tmp_98_reg_1171_reg_rep__1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_tmp_98_reg_1171_reg_rep__1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_tmp_98_reg_1171_reg_rep__1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_tmp_98_reg_1171_reg_rep__1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_tmp_98_reg_1171_reg_rep__1_RDADDRECC_UNCONNECTED;
  wire [3:1]NLW_tmp_98_reg_1171_reg_rep_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_98_reg_1171_reg_rep_i_3_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8080808080008080)) 
    \SRL_SIG[0][31]_i_1__3 
       (.I0(cnv_46PRL_V_V_full_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_7),
        .I2(tmp_100_reg_1176_pp0_iter3_reg),
        .I3(\exitcond_flatten6_reg_1149_pp0_iter1_reg_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_45_V_V_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h2333233323333333)) 
    \ap_CS_fsm[0]_i_1__22 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg_n_7_[1] ),
        .I2(\ap_CS_fsm_reg_n_7_[0] ),
        .I3(Conv1DMac_new_1_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_Relu1D_1_U0_full_n),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAFFFF88808880)) 
    \ap_CS_fsm[1]_i_1__22 
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(Conv1DMac_new_1_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_Relu1D_1_U0_full_n),
        .I4(\ap_CS_fsm[2]_i_2__21_n_7 ),
        .I5(\ap_CS_fsm_reg_n_7_[1] ),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__15 
       (.I0(\ap_CS_fsm_reg_n_7_[1] ),
        .I1(\ap_CS_fsm[2]_i_2__21_n_7 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0040004055550040)) 
    \ap_CS_fsm[2]_i_2__21 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(exitcond_flatten6_fu_261_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(ap_enable_reg_pp0_iter4_reg_n_7),
        .I5(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm[2]_i_2__21_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_7_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8A8A008A8A8A8A8A)) 
    ap_enable_reg_pp0_iter0_i_1__11
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\macRegisters_0_V_4_fu_104[7]_i_4_n_7 ),
        .I3(exitcond_flatten6_fu_261_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\ap_CS_fsm_reg_n_7_[1] ),
        .O(ap_enable_reg_pp0_iter0_i_1__11_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__11_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB010A000)) 
    ap_enable_reg_pp0_iter1_i_1__21
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(exitcond_flatten6_fu_261_p2),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter1_i_1__21_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__21_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1__3
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__3_n_7),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter3_i_1__3
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1__3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__3_n_7),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h88A000A0)) 
    ap_enable_reg_pp0_iter4_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_7),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\macRegisters_0_V_4_fu_104[7]_i_4_n_7 ),
        .O(ap_enable_reg_pp0_iter4_i_1__3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1__3_n_7),
        .Q(ap_enable_reg_pp0_iter4_reg_n_7),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond_flatten6_reg_1149[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_7_[1] ),
        .I1(ap_block_pp0_stage0_subdone),
        .O(exitcond_flatten6_reg_11490));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \exitcond_flatten6_reg_1149[0]_i_2 
       (.I0(indvar_flatten6_reg_185_reg[16]),
        .I1(indvar_flatten6_reg_185_reg[17]),
        .I2(indvar_flatten6_reg_185_reg[0]),
        .I3(indvar_flatten6_reg_185_reg[18]),
        .I4(\exitcond_flatten6_reg_1149[0]_i_4_n_7 ),
        .I5(\exitcond_flatten6_reg_1149[0]_i_5_n_7 ),
        .O(exitcond_flatten6_fu_261_p2));
  LUT6 #(
    .INIT(64'h04FF040404040404)) 
    \exitcond_flatten6_reg_1149[0]_i_3 
       (.I0(cnv_45_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten6_reg_1149_pp0_iter1_reg_reg_n_7_[0] ),
        .I3(cnv_46PRL_V_V_full_n),
        .I4(tmp_100_reg_1176_pp0_iter3_reg),
        .I5(ap_enable_reg_pp0_iter4_reg_n_7),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'h00010000)) 
    \exitcond_flatten6_reg_1149[0]_i_4 
       (.I0(indvar_flatten6_reg_185_reg[3]),
        .I1(indvar_flatten6_reg_185_reg[4]),
        .I2(indvar_flatten6_reg_185_reg[1]),
        .I3(indvar_flatten6_reg_185_reg[2]),
        .I4(\exitcond_flatten6_reg_1149[0]_i_6_n_7 ),
        .O(\exitcond_flatten6_reg_1149[0]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \exitcond_flatten6_reg_1149[0]_i_5 
       (.I0(indvar_flatten6_reg_185_reg[13]),
        .I1(indvar_flatten6_reg_185_reg[14]),
        .I2(indvar_flatten6_reg_185_reg[19]),
        .I3(indvar_flatten6_reg_185_reg[15]),
        .I4(\exitcond_flatten6_reg_1149[0]_i_7_n_7 ),
        .O(\exitcond_flatten6_reg_1149[0]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten6_reg_1149[0]_i_6 
       (.I0(indvar_flatten6_reg_185_reg[8]),
        .I1(indvar_flatten6_reg_185_reg[7]),
        .I2(indvar_flatten6_reg_185_reg[6]),
        .I3(indvar_flatten6_reg_185_reg[5]),
        .O(\exitcond_flatten6_reg_1149[0]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten6_reg_1149[0]_i_7 
       (.I0(indvar_flatten6_reg_185_reg[12]),
        .I1(indvar_flatten6_reg_185_reg[11]),
        .I2(indvar_flatten6_reg_185_reg[10]),
        .I3(indvar_flatten6_reg_185_reg[9]),
        .O(\exitcond_flatten6_reg_1149[0]_i_7_n_7 ));
  FDRE \exitcond_flatten6_reg_1149_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten6_reg_11490),
        .D(exitcond_flatten6_reg_1149),
        .Q(\exitcond_flatten6_reg_1149_pp0_iter1_reg_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \exitcond_flatten6_reg_1149_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten6_reg_11490),
        .D(exitcond_flatten6_fu_261_p2),
        .Q(exitcond_flatten6_reg_1149),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten6_reg_185[0]_i_2 
       (.I0(indvar_flatten6_reg_185_reg[0]),
        .O(\indvar_flatten6_reg_185[0]_i_2_n_7 ));
  FDRE \indvar_flatten6_reg_185_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten6_reg_185_reg[0]),
        .R(clear));
  CARRY4 \indvar_flatten6_reg_185_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten6_reg_185_reg[0]_i_1_n_7 ,\indvar_flatten6_reg_185_reg[0]_i_1_n_8 ,\indvar_flatten6_reg_185_reg[0]_i_1_n_9 ,\indvar_flatten6_reg_185_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten6_reg_185_reg[0]_i_1_n_11 ,\indvar_flatten6_reg_185_reg[0]_i_1_n_12 ,\indvar_flatten6_reg_185_reg[0]_i_1_n_13 ,\indvar_flatten6_reg_185_reg[0]_i_1_n_14 }),
        .S({indvar_flatten6_reg_185_reg[3:1],\indvar_flatten6_reg_185[0]_i_2_n_7 }));
  FDRE \indvar_flatten6_reg_185_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten6_reg_185_reg[10]),
        .R(clear));
  FDRE \indvar_flatten6_reg_185_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten6_reg_185_reg[11]),
        .R(clear));
  FDRE \indvar_flatten6_reg_185_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[12]_i_1_n_14 ),
        .Q(indvar_flatten6_reg_185_reg[12]),
        .R(clear));
  CARRY4 \indvar_flatten6_reg_185_reg[12]_i_1 
       (.CI(\indvar_flatten6_reg_185_reg[8]_i_1_n_7 ),
        .CO({\indvar_flatten6_reg_185_reg[12]_i_1_n_7 ,\indvar_flatten6_reg_185_reg[12]_i_1_n_8 ,\indvar_flatten6_reg_185_reg[12]_i_1_n_9 ,\indvar_flatten6_reg_185_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten6_reg_185_reg[12]_i_1_n_11 ,\indvar_flatten6_reg_185_reg[12]_i_1_n_12 ,\indvar_flatten6_reg_185_reg[12]_i_1_n_13 ,\indvar_flatten6_reg_185_reg[12]_i_1_n_14 }),
        .S(indvar_flatten6_reg_185_reg[15:12]));
  FDRE \indvar_flatten6_reg_185_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten6_reg_185_reg[13]),
        .R(clear));
  FDRE \indvar_flatten6_reg_185_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[12]_i_1_n_12 ),
        .Q(indvar_flatten6_reg_185_reg[14]),
        .R(clear));
  FDRE \indvar_flatten6_reg_185_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten6_reg_185_reg[15]),
        .R(clear));
  FDRE \indvar_flatten6_reg_185_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten6_reg_185_reg[16]),
        .R(clear));
  CARRY4 \indvar_flatten6_reg_185_reg[16]_i_1 
       (.CI(\indvar_flatten6_reg_185_reg[12]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten6_reg_185_reg[16]_i_1_CO_UNCONNECTED [3],\indvar_flatten6_reg_185_reg[16]_i_1_n_8 ,\indvar_flatten6_reg_185_reg[16]_i_1_n_9 ,\indvar_flatten6_reg_185_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten6_reg_185_reg[16]_i_1_n_11 ,\indvar_flatten6_reg_185_reg[16]_i_1_n_12 ,\indvar_flatten6_reg_185_reg[16]_i_1_n_13 ,\indvar_flatten6_reg_185_reg[16]_i_1_n_14 }),
        .S(indvar_flatten6_reg_185_reg[19:16]));
  FDRE \indvar_flatten6_reg_185_reg[17] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten6_reg_185_reg[17]),
        .R(clear));
  FDRE \indvar_flatten6_reg_185_reg[18] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[16]_i_1_n_12 ),
        .Q(indvar_flatten6_reg_185_reg[18]),
        .R(clear));
  FDRE \indvar_flatten6_reg_185_reg[19] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[16]_i_1_n_11 ),
        .Q(indvar_flatten6_reg_185_reg[19]),
        .R(clear));
  FDRE \indvar_flatten6_reg_185_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten6_reg_185_reg[1]),
        .R(clear));
  FDRE \indvar_flatten6_reg_185_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten6_reg_185_reg[2]),
        .R(clear));
  FDRE \indvar_flatten6_reg_185_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten6_reg_185_reg[3]),
        .R(clear));
  FDRE \indvar_flatten6_reg_185_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten6_reg_185_reg[4]),
        .R(clear));
  CARRY4 \indvar_flatten6_reg_185_reg[4]_i_1 
       (.CI(\indvar_flatten6_reg_185_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten6_reg_185_reg[4]_i_1_n_7 ,\indvar_flatten6_reg_185_reg[4]_i_1_n_8 ,\indvar_flatten6_reg_185_reg[4]_i_1_n_9 ,\indvar_flatten6_reg_185_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten6_reg_185_reg[4]_i_1_n_11 ,\indvar_flatten6_reg_185_reg[4]_i_1_n_12 ,\indvar_flatten6_reg_185_reg[4]_i_1_n_13 ,\indvar_flatten6_reg_185_reg[4]_i_1_n_14 }),
        .S(indvar_flatten6_reg_185_reg[7:4]));
  FDRE \indvar_flatten6_reg_185_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten6_reg_185_reg[5]),
        .R(clear));
  FDRE \indvar_flatten6_reg_185_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten6_reg_185_reg[6]),
        .R(clear));
  FDRE \indvar_flatten6_reg_185_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten6_reg_185_reg[7]),
        .R(clear));
  FDRE \indvar_flatten6_reg_185_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten6_reg_185_reg[8]),
        .R(clear));
  CARRY4 \indvar_flatten6_reg_185_reg[8]_i_1 
       (.CI(\indvar_flatten6_reg_185_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten6_reg_185_reg[8]_i_1_n_7 ,\indvar_flatten6_reg_185_reg[8]_i_1_n_8 ,\indvar_flatten6_reg_185_reg[8]_i_1_n_9 ,\indvar_flatten6_reg_185_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten6_reg_185_reg[8]_i_1_n_11 ,\indvar_flatten6_reg_185_reg[8]_i_1_n_12 ,\indvar_flatten6_reg_185_reg[8]_i_1_n_13 ,\indvar_flatten6_reg_185_reg[8]_i_1_n_14 }),
        .S(indvar_flatten6_reg_185_reg[11:8]));
  FDRE \indvar_flatten6_reg_185_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten6_reg_185_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten6_reg_185_reg[9]),
        .R(clear));
  LUT2 #(
    .INIT(4'hE)) 
    \indvar_flatten_reg_196[0]_i_2 
       (.I0(exitcond_flatten_fu_273_p2),
        .I1(indvar_flatten_reg_196_reg[0]),
        .O(\indvar_flatten_reg_196[0]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_196[0]_i_3 
       (.I0(indvar_flatten_reg_196_reg[3]),
        .I1(exitcond_flatten_fu_273_p2),
        .O(\indvar_flatten_reg_196[0]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_196[0]_i_4 
       (.I0(indvar_flatten_reg_196_reg[2]),
        .I1(exitcond_flatten_fu_273_p2),
        .O(\indvar_flatten_reg_196[0]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_196[0]_i_5 
       (.I0(indvar_flatten_reg_196_reg[1]),
        .I1(exitcond_flatten_fu_273_p2),
        .O(\indvar_flatten_reg_196[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'hD)) 
    \indvar_flatten_reg_196[0]_i_6 
       (.I0(indvar_flatten_reg_196_reg[0]),
        .I1(exitcond_flatten_fu_273_p2),
        .O(\indvar_flatten_reg_196[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_196[12]_i_2 
       (.I0(indvar_flatten_reg_196_reg[13]),
        .I1(exitcond_flatten_fu_273_p2),
        .O(\indvar_flatten_reg_196[12]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_196[12]_i_3 
       (.I0(indvar_flatten_reg_196_reg[12]),
        .I1(exitcond_flatten_fu_273_p2),
        .O(\indvar_flatten_reg_196[12]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_196[4]_i_2 
       (.I0(indvar_flatten_reg_196_reg[7]),
        .I1(exitcond_flatten_fu_273_p2),
        .O(\indvar_flatten_reg_196[4]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_196[4]_i_3 
       (.I0(indvar_flatten_reg_196_reg[6]),
        .I1(exitcond_flatten_fu_273_p2),
        .O(\indvar_flatten_reg_196[4]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_196[4]_i_4 
       (.I0(indvar_flatten_reg_196_reg[5]),
        .I1(exitcond_flatten_fu_273_p2),
        .O(\indvar_flatten_reg_196[4]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_196[4]_i_5 
       (.I0(indvar_flatten_reg_196_reg[4]),
        .I1(exitcond_flatten_fu_273_p2),
        .O(\indvar_flatten_reg_196[4]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_196[8]_i_2 
       (.I0(indvar_flatten_reg_196_reg[11]),
        .I1(exitcond_flatten_fu_273_p2),
        .O(\indvar_flatten_reg_196[8]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_196[8]_i_3 
       (.I0(indvar_flatten_reg_196_reg[10]),
        .I1(exitcond_flatten_fu_273_p2),
        .O(\indvar_flatten_reg_196[8]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_196[8]_i_4 
       (.I0(indvar_flatten_reg_196_reg[9]),
        .I1(exitcond_flatten_fu_273_p2),
        .O(\indvar_flatten_reg_196[8]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_196[8]_i_5 
       (.I0(indvar_flatten_reg_196_reg[8]),
        .I1(exitcond_flatten_fu_273_p2),
        .O(\indvar_flatten_reg_196[8]_i_5_n_7 ));
  FDRE \indvar_flatten_reg_196_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_196_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten_reg_196_reg[0]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_196_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_196_reg[0]_i_1_n_7 ,\indvar_flatten_reg_196_reg[0]_i_1_n_8 ,\indvar_flatten_reg_196_reg[0]_i_1_n_9 ,\indvar_flatten_reg_196_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\indvar_flatten_reg_196[0]_i_2_n_7 }),
        .O({\indvar_flatten_reg_196_reg[0]_i_1_n_11 ,\indvar_flatten_reg_196_reg[0]_i_1_n_12 ,\indvar_flatten_reg_196_reg[0]_i_1_n_13 ,\indvar_flatten_reg_196_reg[0]_i_1_n_14 }),
        .S({\indvar_flatten_reg_196[0]_i_3_n_7 ,\indvar_flatten_reg_196[0]_i_4_n_7 ,\indvar_flatten_reg_196[0]_i_5_n_7 ,\indvar_flatten_reg_196[0]_i_6_n_7 }));
  FDRE \indvar_flatten_reg_196_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_196_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_196_reg[10]),
        .R(clear));
  FDRE \indvar_flatten_reg_196_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_196_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_196_reg[11]),
        .R(clear));
  FDRE \indvar_flatten_reg_196_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_196_reg[12]_i_1_n_14 ),
        .Q(indvar_flatten_reg_196_reg[12]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_196_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_196_reg[8]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten_reg_196_reg[12]_i_1_CO_UNCONNECTED [3:1],\indvar_flatten_reg_196_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_196_reg[12]_i_1_O_UNCONNECTED [3:2],\indvar_flatten_reg_196_reg[12]_i_1_n_13 ,\indvar_flatten_reg_196_reg[12]_i_1_n_14 }),
        .S({1'b0,1'b0,\indvar_flatten_reg_196[12]_i_2_n_7 ,\indvar_flatten_reg_196[12]_i_3_n_7 }));
  FDRE \indvar_flatten_reg_196_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_196_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten_reg_196_reg[13]),
        .R(clear));
  FDRE \indvar_flatten_reg_196_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_196_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten_reg_196_reg[1]),
        .R(clear));
  FDRE \indvar_flatten_reg_196_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_196_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten_reg_196_reg[2]),
        .R(clear));
  FDRE \indvar_flatten_reg_196_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_196_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten_reg_196_reg[3]),
        .R(clear));
  FDRE \indvar_flatten_reg_196_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_196_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten_reg_196_reg[4]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_196_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_196_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten_reg_196_reg[4]_i_1_n_7 ,\indvar_flatten_reg_196_reg[4]_i_1_n_8 ,\indvar_flatten_reg_196_reg[4]_i_1_n_9 ,\indvar_flatten_reg_196_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_196_reg[4]_i_1_n_11 ,\indvar_flatten_reg_196_reg[4]_i_1_n_12 ,\indvar_flatten_reg_196_reg[4]_i_1_n_13 ,\indvar_flatten_reg_196_reg[4]_i_1_n_14 }),
        .S({\indvar_flatten_reg_196[4]_i_2_n_7 ,\indvar_flatten_reg_196[4]_i_3_n_7 ,\indvar_flatten_reg_196[4]_i_4_n_7 ,\indvar_flatten_reg_196[4]_i_5_n_7 }));
  FDRE \indvar_flatten_reg_196_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_196_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten_reg_196_reg[5]),
        .R(clear));
  FDRE \indvar_flatten_reg_196_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_196_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten_reg_196_reg[6]),
        .R(clear));
  FDRE \indvar_flatten_reg_196_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_196_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten_reg_196_reg[7]),
        .R(clear));
  FDRE \indvar_flatten_reg_196_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_196_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_196_reg[8]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_196_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_196_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten_reg_196_reg[8]_i_1_n_7 ,\indvar_flatten_reg_196_reg[8]_i_1_n_8 ,\indvar_flatten_reg_196_reg[8]_i_1_n_9 ,\indvar_flatten_reg_196_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_196_reg[8]_i_1_n_11 ,\indvar_flatten_reg_196_reg[8]_i_1_n_12 ,\indvar_flatten_reg_196_reg[8]_i_1_n_13 ,\indvar_flatten_reg_196_reg[8]_i_1_n_14 }),
        .S({\indvar_flatten_reg_196[8]_i_2_n_7 ,\indvar_flatten_reg_196[8]_i_3_n_7 ,\indvar_flatten_reg_196[8]_i_4_n_7 ,\indvar_flatten_reg_196[8]_i_5_n_7 }));
  FDRE \indvar_flatten_reg_196_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_196_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_196_reg[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    int_ap_idle_i_3
       (.I0(int_ap_idle_i_7_n_7),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(int_ap_idle_reg_1),
        .I4(int_ap_idle_reg_2),
        .I5(int_ap_idle_reg_3),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00001F0000000000)) 
    int_ap_idle_i_7
       (.I0(start_for_Relu1D_1_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DMac_new_1_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_7_[0] ),
        .I4(int_ap_idle_i_3_0),
        .I5(int_ap_idle_i_3_1),
        .O(int_ap_idle_i_7_n_7));
  LUT6 #(
    .INIT(64'hFFDF00200020FFDF)) 
    \mOutPtr[0]_i_1__20 
       (.I0(cnv_45_V_V_empty_n),
        .I1(\exitcond_flatten6_reg_1149_pp0_iter1_reg_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \mOutPtr[1]_i_2__20 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten6_reg_1149_pp0_iter1_reg_reg_n_7_[0] ),
        .I3(cnv_45_V_V_empty_n),
        .I4(\mOutPtr_reg[0] ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h04FFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__21 
       (.I0(cnv_45_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond_flatten6_reg_1149_pp0_iter1_reg_reg_n_7_[0] ),
        .I3(tmp_100_reg_1176_pp0_iter3_reg),
        .I4(ap_enable_reg_pp0_iter4_reg_n_7),
        .I5(cnv_46PRL_V_V_full_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__42 
       (.I0(start_once_reg),
        .I1(Conv1DMac_new_1_U0_ap_start),
        .I2(start_for_Relu1D_1_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h0000FFDF)) 
    \mOutPtr[1]_i_3__16 
       (.I0(cnv_45_V_V_empty_n),
        .I1(\exitcond_flatten6_reg_1149_pp0_iter1_reg_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\mOutPtr_reg[0] ),
        .O(internal_empty_n_reg_1));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_4_fu_104[3]_i_2 
       (.I0(tmp_101_reg_1210[3]),
        .I1(\macRegisters_0_V_4_fu_104_reg_n_7_[3] ),
        .O(\macRegisters_0_V_4_fu_104[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_4_fu_104[3]_i_3 
       (.I0(tmp_101_reg_1210[2]),
        .I1(\macRegisters_0_V_4_fu_104_reg_n_7_[2] ),
        .O(\macRegisters_0_V_4_fu_104[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_4_fu_104[3]_i_4 
       (.I0(tmp_101_reg_1210[1]),
        .I1(\macRegisters_0_V_4_fu_104_reg_n_7_[1] ),
        .O(\macRegisters_0_V_4_fu_104[3]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_0_V_4_fu_104[3]_i_5 
       (.I0(tmp_101_reg_1210[0]),
        .I1(tmp_353_reg_1215),
        .I2(tmp_106_reg_1220),
        .O(\macRegisters_0_V_4_fu_104[3]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h7545)) 
    \macRegisters_0_V_4_fu_104[7]_i_1 
       (.I0(\macRegisters_0_V_4_fu_104[7]_i_4_n_7 ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(tmp_100_reg_1176_pp0_iter2_reg),
        .O(macRegisters_0_V_4_fu_104));
  LUT3 #(
    .INIT(8'h02)) 
    \macRegisters_0_V_4_fu_104[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(tmp_100_reg_1176_pp0_iter2_reg),
        .O(macRegisters_0_V_4_fu_1040));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \macRegisters_0_V_4_fu_104[7]_i_4 
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(Conv1DMac_new_1_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_Relu1D_1_U0_full_n),
        .O(\macRegisters_0_V_4_fu_104[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_4_fu_104[7]_i_5 
       (.I0(tmp_101_reg_1210[7]),
        .I1(\macRegisters_0_V_4_fu_104_reg_n_7_[7] ),
        .O(\macRegisters_0_V_4_fu_104[7]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_4_fu_104[7]_i_6 
       (.I0(tmp_101_reg_1210[6]),
        .I1(\macRegisters_0_V_4_fu_104_reg_n_7_[6] ),
        .O(\macRegisters_0_V_4_fu_104[7]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_4_fu_104[7]_i_7 
       (.I0(tmp_101_reg_1210[5]),
        .I1(\macRegisters_0_V_4_fu_104_reg_n_7_[5] ),
        .O(\macRegisters_0_V_4_fu_104[7]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_0_V_4_fu_104[7]_i_8 
       (.I0(tmp_101_reg_1210[4]),
        .I1(\macRegisters_0_V_4_fu_104_reg_n_7_[4] ),
        .O(\macRegisters_0_V_4_fu_104[7]_i_8_n_7 ));
  FDRE \macRegisters_0_V_4_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_0_V_fu_730_p2[0]),
        .Q(\macRegisters_0_V_4_fu_104_reg_n_7_[0] ),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_0_V_4_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_0_V_fu_730_p2[1]),
        .Q(\macRegisters_0_V_4_fu_104_reg_n_7_[1] ),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_0_V_4_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_0_V_fu_730_p2[2]),
        .Q(\macRegisters_0_V_4_fu_104_reg_n_7_[2] ),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_0_V_4_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_0_V_fu_730_p2[3]),
        .Q(\macRegisters_0_V_4_fu_104_reg_n_7_[3] ),
        .R(macRegisters_0_V_4_fu_104));
  CARRY4 \macRegisters_0_V_4_fu_104_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_0_V_4_fu_104_reg[3]_i_1_n_7 ,\macRegisters_0_V_4_fu_104_reg[3]_i_1_n_8 ,\macRegisters_0_V_4_fu_104_reg[3]_i_1_n_9 ,\macRegisters_0_V_4_fu_104_reg[3]_i_1_n_10 }),
        .CYINIT(\macRegisters_0_V_4_fu_104_reg_n_7_[0] ),
        .DI(tmp_101_reg_1210[3:0]),
        .O(macRegisters_0_V_fu_730_p2[3:0]),
        .S({\macRegisters_0_V_4_fu_104[3]_i_2_n_7 ,\macRegisters_0_V_4_fu_104[3]_i_3_n_7 ,\macRegisters_0_V_4_fu_104[3]_i_4_n_7 ,\macRegisters_0_V_4_fu_104[3]_i_5_n_7 }));
  FDRE \macRegisters_0_V_4_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_0_V_fu_730_p2[4]),
        .Q(\macRegisters_0_V_4_fu_104_reg_n_7_[4] ),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_0_V_4_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_0_V_fu_730_p2[5]),
        .Q(\macRegisters_0_V_4_fu_104_reg_n_7_[5] ),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_0_V_4_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_0_V_fu_730_p2[6]),
        .Q(\macRegisters_0_V_4_fu_104_reg_n_7_[6] ),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_0_V_4_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_0_V_fu_730_p2[7]),
        .Q(\macRegisters_0_V_4_fu_104_reg_n_7_[7] ),
        .R(macRegisters_0_V_4_fu_104));
  CARRY4 \macRegisters_0_V_4_fu_104_reg[7]_i_3 
       (.CI(\macRegisters_0_V_4_fu_104_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_0_V_4_fu_104_reg[7]_i_3_CO_UNCONNECTED [3],\macRegisters_0_V_4_fu_104_reg[7]_i_3_n_8 ,\macRegisters_0_V_4_fu_104_reg[7]_i_3_n_9 ,\macRegisters_0_V_4_fu_104_reg[7]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_101_reg_1210[6:4]}),
        .O(macRegisters_0_V_fu_730_p2[7:4]),
        .S({\macRegisters_0_V_4_fu_104[7]_i_5_n_7 ,\macRegisters_0_V_4_fu_104[7]_i_6_n_7 ,\macRegisters_0_V_4_fu_104[7]_i_7_n_7 ,\macRegisters_0_V_4_fu_104[7]_i_8_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_4_fu_108[3]_i_2 
       (.I0(tmp_108_reg_1225[3]),
        .I1(macRegisters_1_V_4_fu_108[3]),
        .O(\macRegisters_1_V_4_fu_108[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_4_fu_108[3]_i_3 
       (.I0(tmp_108_reg_1225[2]),
        .I1(macRegisters_1_V_4_fu_108[2]),
        .O(\macRegisters_1_V_4_fu_108[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_4_fu_108[3]_i_4 
       (.I0(tmp_108_reg_1225[1]),
        .I1(macRegisters_1_V_4_fu_108[1]),
        .O(\macRegisters_1_V_4_fu_108[3]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_1_V_4_fu_108[3]_i_5 
       (.I0(tmp_108_reg_1225[0]),
        .I1(tmp_356_reg_1230),
        .I2(tmp_227_1_reg_1235),
        .O(\macRegisters_1_V_4_fu_108[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_4_fu_108[7]_i_2 
       (.I0(tmp_108_reg_1225[7]),
        .I1(macRegisters_1_V_4_fu_108[7]),
        .O(\macRegisters_1_V_4_fu_108[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_4_fu_108[7]_i_3 
       (.I0(tmp_108_reg_1225[6]),
        .I1(macRegisters_1_V_4_fu_108[6]),
        .O(\macRegisters_1_V_4_fu_108[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_4_fu_108[7]_i_4 
       (.I0(tmp_108_reg_1225[5]),
        .I1(macRegisters_1_V_4_fu_108[5]),
        .O(\macRegisters_1_V_4_fu_108[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_1_V_4_fu_108[7]_i_5 
       (.I0(tmp_108_reg_1225[4]),
        .I1(macRegisters_1_V_4_fu_108[4]),
        .O(\macRegisters_1_V_4_fu_108[7]_i_5_n_7 ));
  FDRE \macRegisters_1_V_4_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_1_V_fu_749_p2[0]),
        .Q(macRegisters_1_V_4_fu_108[0]),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_1_V_4_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_1_V_fu_749_p2[1]),
        .Q(macRegisters_1_V_4_fu_108[1]),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_1_V_4_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_1_V_fu_749_p2[2]),
        .Q(macRegisters_1_V_4_fu_108[2]),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_1_V_4_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_1_V_fu_749_p2[3]),
        .Q(macRegisters_1_V_4_fu_108[3]),
        .R(macRegisters_0_V_4_fu_104));
  CARRY4 \macRegisters_1_V_4_fu_108_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_1_V_4_fu_108_reg[3]_i_1_n_7 ,\macRegisters_1_V_4_fu_108_reg[3]_i_1_n_8 ,\macRegisters_1_V_4_fu_108_reg[3]_i_1_n_9 ,\macRegisters_1_V_4_fu_108_reg[3]_i_1_n_10 }),
        .CYINIT(macRegisters_1_V_4_fu_108[0]),
        .DI(tmp_108_reg_1225[3:0]),
        .O(macRegisters_1_V_fu_749_p2[3:0]),
        .S({\macRegisters_1_V_4_fu_108[3]_i_2_n_7 ,\macRegisters_1_V_4_fu_108[3]_i_3_n_7 ,\macRegisters_1_V_4_fu_108[3]_i_4_n_7 ,\macRegisters_1_V_4_fu_108[3]_i_5_n_7 }));
  FDRE \macRegisters_1_V_4_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_1_V_fu_749_p2[4]),
        .Q(macRegisters_1_V_4_fu_108[4]),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_1_V_4_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_1_V_fu_749_p2[5]),
        .Q(macRegisters_1_V_4_fu_108[5]),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_1_V_4_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_1_V_fu_749_p2[6]),
        .Q(macRegisters_1_V_4_fu_108[6]),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_1_V_4_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_1_V_fu_749_p2[7]),
        .Q(macRegisters_1_V_4_fu_108[7]),
        .R(macRegisters_0_V_4_fu_104));
  CARRY4 \macRegisters_1_V_4_fu_108_reg[7]_i_1 
       (.CI(\macRegisters_1_V_4_fu_108_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_1_V_4_fu_108_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_1_V_4_fu_108_reg[7]_i_1_n_8 ,\macRegisters_1_V_4_fu_108_reg[7]_i_1_n_9 ,\macRegisters_1_V_4_fu_108_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_108_reg_1225[6:4]}),
        .O(macRegisters_1_V_fu_749_p2[7:4]),
        .S({\macRegisters_1_V_4_fu_108[7]_i_2_n_7 ,\macRegisters_1_V_4_fu_108[7]_i_3_n_7 ,\macRegisters_1_V_4_fu_108[7]_i_4_n_7 ,\macRegisters_1_V_4_fu_108[7]_i_5_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_4_fu_112[3]_i_2 
       (.I0(tmp_113_reg_1240[3]),
        .I1(macRegisters_2_V_4_fu_112[3]),
        .O(\macRegisters_2_V_4_fu_112[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_4_fu_112[3]_i_3 
       (.I0(tmp_113_reg_1240[2]),
        .I1(macRegisters_2_V_4_fu_112[2]),
        .O(\macRegisters_2_V_4_fu_112[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_4_fu_112[3]_i_4 
       (.I0(tmp_113_reg_1240[1]),
        .I1(macRegisters_2_V_4_fu_112[1]),
        .O(\macRegisters_2_V_4_fu_112[3]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_2_V_4_fu_112[3]_i_5 
       (.I0(tmp_113_reg_1240[0]),
        .I1(tmp_359_reg_1245),
        .I2(tmp_227_2_reg_1250),
        .O(\macRegisters_2_V_4_fu_112[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_4_fu_112[7]_i_2 
       (.I0(tmp_113_reg_1240[7]),
        .I1(macRegisters_2_V_4_fu_112[7]),
        .O(\macRegisters_2_V_4_fu_112[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_4_fu_112[7]_i_3 
       (.I0(tmp_113_reg_1240[6]),
        .I1(macRegisters_2_V_4_fu_112[6]),
        .O(\macRegisters_2_V_4_fu_112[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_4_fu_112[7]_i_4 
       (.I0(tmp_113_reg_1240[5]),
        .I1(macRegisters_2_V_4_fu_112[5]),
        .O(\macRegisters_2_V_4_fu_112[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_2_V_4_fu_112[7]_i_5 
       (.I0(tmp_113_reg_1240[4]),
        .I1(macRegisters_2_V_4_fu_112[4]),
        .O(\macRegisters_2_V_4_fu_112[7]_i_5_n_7 ));
  FDRE \macRegisters_2_V_4_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_2_V_fu_768_p2[0]),
        .Q(macRegisters_2_V_4_fu_112[0]),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_2_V_4_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_2_V_fu_768_p2[1]),
        .Q(macRegisters_2_V_4_fu_112[1]),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_2_V_4_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_2_V_fu_768_p2[2]),
        .Q(macRegisters_2_V_4_fu_112[2]),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_2_V_4_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_2_V_fu_768_p2[3]),
        .Q(macRegisters_2_V_4_fu_112[3]),
        .R(macRegisters_0_V_4_fu_104));
  CARRY4 \macRegisters_2_V_4_fu_112_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_2_V_4_fu_112_reg[3]_i_1_n_7 ,\macRegisters_2_V_4_fu_112_reg[3]_i_1_n_8 ,\macRegisters_2_V_4_fu_112_reg[3]_i_1_n_9 ,\macRegisters_2_V_4_fu_112_reg[3]_i_1_n_10 }),
        .CYINIT(macRegisters_2_V_4_fu_112[0]),
        .DI(tmp_113_reg_1240[3:0]),
        .O(macRegisters_2_V_fu_768_p2[3:0]),
        .S({\macRegisters_2_V_4_fu_112[3]_i_2_n_7 ,\macRegisters_2_V_4_fu_112[3]_i_3_n_7 ,\macRegisters_2_V_4_fu_112[3]_i_4_n_7 ,\macRegisters_2_V_4_fu_112[3]_i_5_n_7 }));
  FDRE \macRegisters_2_V_4_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_2_V_fu_768_p2[4]),
        .Q(macRegisters_2_V_4_fu_112[4]),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_2_V_4_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_2_V_fu_768_p2[5]),
        .Q(macRegisters_2_V_4_fu_112[5]),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_2_V_4_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_2_V_fu_768_p2[6]),
        .Q(macRegisters_2_V_4_fu_112[6]),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_2_V_4_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_2_V_fu_768_p2[7]),
        .Q(macRegisters_2_V_4_fu_112[7]),
        .R(macRegisters_0_V_4_fu_104));
  CARRY4 \macRegisters_2_V_4_fu_112_reg[7]_i_1 
       (.CI(\macRegisters_2_V_4_fu_112_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_2_V_4_fu_112_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_2_V_4_fu_112_reg[7]_i_1_n_8 ,\macRegisters_2_V_4_fu_112_reg[7]_i_1_n_9 ,\macRegisters_2_V_4_fu_112_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_113_reg_1240[6:4]}),
        .O(macRegisters_2_V_fu_768_p2[7:4]),
        .S({\macRegisters_2_V_4_fu_112[7]_i_2_n_7 ,\macRegisters_2_V_4_fu_112[7]_i_3_n_7 ,\macRegisters_2_V_4_fu_112[7]_i_4_n_7 ,\macRegisters_2_V_4_fu_112[7]_i_5_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_4_fu_116[3]_i_2 
       (.I0(tmp_118_reg_1255[3]),
        .I1(macRegisters_3_V_4_fu_116[3]),
        .O(\macRegisters_3_V_4_fu_116[3]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_4_fu_116[3]_i_3 
       (.I0(tmp_118_reg_1255[2]),
        .I1(macRegisters_3_V_4_fu_116[2]),
        .O(\macRegisters_3_V_4_fu_116[3]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_4_fu_116[3]_i_4 
       (.I0(tmp_118_reg_1255[1]),
        .I1(macRegisters_3_V_4_fu_116[1]),
        .O(\macRegisters_3_V_4_fu_116[3]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \macRegisters_3_V_4_fu_116[3]_i_5 
       (.I0(tmp_118_reg_1255[0]),
        .I1(tmp_362_reg_1260),
        .I2(tmp_227_3_reg_1265),
        .O(\macRegisters_3_V_4_fu_116[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_4_fu_116[7]_i_2 
       (.I0(tmp_118_reg_1255[7]),
        .I1(macRegisters_3_V_4_fu_116[7]),
        .O(\macRegisters_3_V_4_fu_116[7]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_4_fu_116[7]_i_3 
       (.I0(tmp_118_reg_1255[6]),
        .I1(macRegisters_3_V_4_fu_116[6]),
        .O(\macRegisters_3_V_4_fu_116[7]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_4_fu_116[7]_i_4 
       (.I0(tmp_118_reg_1255[5]),
        .I1(macRegisters_3_V_4_fu_116[5]),
        .O(\macRegisters_3_V_4_fu_116[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \macRegisters_3_V_4_fu_116[7]_i_5 
       (.I0(tmp_118_reg_1255[4]),
        .I1(macRegisters_3_V_4_fu_116[4]),
        .O(\macRegisters_3_V_4_fu_116[7]_i_5_n_7 ));
  FDRE \macRegisters_3_V_4_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_3_V_fu_787_p2[0]),
        .Q(macRegisters_3_V_4_fu_116[0]),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_3_V_4_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_3_V_fu_787_p2[1]),
        .Q(macRegisters_3_V_4_fu_116[1]),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_3_V_4_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_3_V_fu_787_p2[2]),
        .Q(macRegisters_3_V_4_fu_116[2]),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_3_V_4_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_3_V_fu_787_p2[3]),
        .Q(macRegisters_3_V_4_fu_116[3]),
        .R(macRegisters_0_V_4_fu_104));
  CARRY4 \macRegisters_3_V_4_fu_116_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\macRegisters_3_V_4_fu_116_reg[3]_i_1_n_7 ,\macRegisters_3_V_4_fu_116_reg[3]_i_1_n_8 ,\macRegisters_3_V_4_fu_116_reg[3]_i_1_n_9 ,\macRegisters_3_V_4_fu_116_reg[3]_i_1_n_10 }),
        .CYINIT(macRegisters_3_V_4_fu_116[0]),
        .DI(tmp_118_reg_1255[3:0]),
        .O(macRegisters_3_V_fu_787_p2[3:0]),
        .S({\macRegisters_3_V_4_fu_116[3]_i_2_n_7 ,\macRegisters_3_V_4_fu_116[3]_i_3_n_7 ,\macRegisters_3_V_4_fu_116[3]_i_4_n_7 ,\macRegisters_3_V_4_fu_116[3]_i_5_n_7 }));
  FDRE \macRegisters_3_V_4_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_3_V_fu_787_p2[4]),
        .Q(macRegisters_3_V_4_fu_116[4]),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_3_V_4_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_3_V_fu_787_p2[5]),
        .Q(macRegisters_3_V_4_fu_116[5]),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_3_V_4_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_3_V_fu_787_p2[6]),
        .Q(macRegisters_3_V_4_fu_116[6]),
        .R(macRegisters_0_V_4_fu_104));
  FDRE \macRegisters_3_V_4_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(macRegisters_0_V_4_fu_1040),
        .D(macRegisters_3_V_fu_787_p2[7]),
        .Q(macRegisters_3_V_4_fu_116[7]),
        .R(macRegisters_0_V_4_fu_104));
  CARRY4 \macRegisters_3_V_4_fu_116_reg[7]_i_1 
       (.CI(\macRegisters_3_V_4_fu_116_reg[3]_i_1_n_7 ),
        .CO({\NLW_macRegisters_3_V_4_fu_116_reg[7]_i_1_CO_UNCONNECTED [3],\macRegisters_3_V_4_fu_116_reg[7]_i_1_n_8 ,\macRegisters_3_V_4_fu_116_reg[7]_i_1_n_9 ,\macRegisters_3_V_4_fu_116_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_118_reg_1255[6:4]}),
        .O(macRegisters_3_V_fu_787_p2[7:4]),
        .S({\macRegisters_3_V_4_fu_116[7]_i_2_n_7 ,\macRegisters_3_V_4_fu_116[7]_i_3_n_7 ,\macRegisters_3_V_4_fu_116[7]_i_4_n_7 ,\macRegisters_3_V_4_fu_116[7]_i_5_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hA600)) 
    \nm_reg_207[0]_i_1 
       (.I0(p_0_in6_out),
        .I1(\nm_reg_207_reg_n_7_[0] ),
        .I2(exitcond_flatten_fu_273_p2),
        .I3(sel),
        .O(\nm_reg_207[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h006000C0)) 
    \nm_reg_207[1]_i_1 
       (.I0(\nm_reg_207_reg_n_7_[0] ),
        .I1(\nm_reg_207_reg_n_7_[1] ),
        .I2(sel),
        .I3(exitcond_flatten_fu_273_p2),
        .I4(p_0_in6_out),
        .O(\nm_reg_207[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h000078000000F000)) 
    \nm_reg_207[2]_i_1 
       (.I0(\nm_reg_207_reg_n_7_[1] ),
        .I1(\nm_reg_207_reg_n_7_[0] ),
        .I2(\nm_reg_207_reg_n_7_[2] ),
        .I3(sel),
        .I4(exitcond_flatten_fu_273_p2),
        .I5(p_0_in6_out),
        .O(\nm_reg_207[2]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \nm_reg_207[2]_i_2 
       (.I0(\nm_reg_207[2]_i_3_n_7 ),
        .I1(indvar_flatten_reg_196_reg[1]),
        .I2(indvar_flatten_reg_196_reg[0]),
        .I3(indvar_flatten_reg_196_reg[3]),
        .I4(indvar_flatten_reg_196_reg[2]),
        .I5(\nm_reg_207[2]_i_4_n_7 ),
        .O(exitcond_flatten_fu_273_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_207[2]_i_3 
       (.I0(indvar_flatten_reg_196_reg[7]),
        .I1(indvar_flatten_reg_196_reg[6]),
        .I2(indvar_flatten_reg_196_reg[5]),
        .I3(indvar_flatten_reg_196_reg[4]),
        .O(\nm_reg_207[2]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \nm_reg_207[2]_i_4 
       (.I0(indvar_flatten_reg_196_reg[8]),
        .I1(indvar_flatten_reg_196_reg[9]),
        .I2(indvar_flatten_reg_196_reg[10]),
        .I3(indvar_flatten_reg_196_reg[11]),
        .I4(indvar_flatten_reg_196_reg[13]),
        .I5(indvar_flatten_reg_196_reg[12]),
        .O(\nm_reg_207[2]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h8800F800)) 
    \nm_reg_207[3]_i_1 
       (.I0(\nm_reg_207[3]_i_2_n_7 ),
        .I1(p_0_in6_out),
        .I2(\nm_reg_207_reg_n_7_[3] ),
        .I3(sel),
        .I4(p_0_in1_out),
        .O(\nm_reg_207[3]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h12222222)) 
    \nm_reg_207[3]_i_2 
       (.I0(\nm_reg_207_reg_n_7_[3] ),
        .I1(exitcond_flatten_fu_273_p2),
        .I2(\nm_reg_207_reg_n_7_[1] ),
        .I3(\nm_reg_207_reg_n_7_[0] ),
        .I4(\nm_reg_207_reg_n_7_[2] ),
        .O(\nm_reg_207[3]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \nm_reg_207[4]_i_1 
       (.I0(sel),
        .I1(start_for_Relu1D_1_U0_full_n),
        .I2(start_once_reg),
        .I3(Conv1DMac_new_1_U0_ap_start),
        .I4(\ap_CS_fsm_reg_n_7_[0] ),
        .O(\nm_reg_207[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h8800F800)) 
    \nm_reg_207[4]_i_2 
       (.I0(\nm_reg_207[4]_i_3_n_7 ),
        .I1(p_0_in6_out),
        .I2(\nm_reg_207_reg_n_7_[4] ),
        .I3(sel),
        .I4(p_0_in1_out),
        .O(\nm_reg_207[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \nm_reg_207[4]_i_3 
       (.I0(\nm_reg_207_reg_n_7_[2] ),
        .I1(\nm_reg_207_reg_n_7_[0] ),
        .I2(\nm_reg_207_reg_n_7_[1] ),
        .I3(exitcond_flatten_fu_273_p2),
        .I4(\nm_reg_207_reg_n_7_[3] ),
        .I5(\nm_reg_207_reg_n_7_[4] ),
        .O(\nm_reg_207[4]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \nm_reg_207[4]_i_4 
       (.I0(\nm_reg_207[4]_i_5_n_7 ),
        .I1(sf_reg_218[6]),
        .I2(sf_reg_218[7]),
        .I3(sf_reg_218[5]),
        .I4(sf_reg_218[4]),
        .I5(exitcond_flatten_fu_273_p2),
        .O(p_0_in6_out));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \nm_reg_207[4]_i_5 
       (.I0(sf_reg_218[1]),
        .I1(sf_reg_218[0]),
        .I2(sf_reg_218[3]),
        .I3(sf_reg_218[2]),
        .O(\nm_reg_207[4]_i_5_n_7 ));
  FDRE \nm_reg_207_reg[0] 
       (.C(ap_clk),
        .CE(\nm_reg_207[4]_i_1_n_7 ),
        .D(\nm_reg_207[0]_i_1_n_7 ),
        .Q(\nm_reg_207_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \nm_reg_207_reg[1] 
       (.C(ap_clk),
        .CE(\nm_reg_207[4]_i_1_n_7 ),
        .D(\nm_reg_207[1]_i_1_n_7 ),
        .Q(\nm_reg_207_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \nm_reg_207_reg[2] 
       (.C(ap_clk),
        .CE(\nm_reg_207[4]_i_1_n_7 ),
        .D(\nm_reg_207[2]_i_1_n_7 ),
        .Q(\nm_reg_207_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \nm_reg_207_reg[3] 
       (.C(ap_clk),
        .CE(\nm_reg_207[4]_i_1_n_7 ),
        .D(\nm_reg_207[3]_i_1_n_7 ),
        .Q(\nm_reg_207_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \nm_reg_207_reg[4] 
       (.C(ap_clk),
        .CE(\nm_reg_207[4]_i_1_n_7 ),
        .D(\nm_reg_207[4]_i_2_n_7 ),
        .Q(\nm_reg_207_reg_n_7_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \nm_t_mid2_reg_1158[0]_i_1 
       (.I0(exitcond_flatten_fu_273_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_207_reg_n_7_[0] ),
        .O(\nm_t_mid2_reg_1158[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \nm_t_mid2_reg_1158[1]_i_1 
       (.I0(exitcond_flatten_fu_273_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_207_reg_n_7_[0] ),
        .I3(\nm_reg_207_reg_n_7_[1] ),
        .O(\nm_t_mid2_reg_1158[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \nm_t_mid2_reg_1158[2]_i_1 
       (.I0(exitcond_flatten_fu_273_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_207_reg_n_7_[1] ),
        .I3(\nm_reg_207_reg_n_7_[0] ),
        .I4(\nm_reg_207_reg_n_7_[2] ),
        .O(\nm_t_mid2_reg_1158[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \nm_t_mid2_reg_1158[3]_i_1 
       (.I0(exitcond_flatten_fu_273_p2),
        .I1(p_0_in6_out),
        .I2(nm_t_mid2_fu_361_p3),
        .O(\nm_t_mid2_reg_1158[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h1555FFFF40000000)) 
    \nm_t_mid2_reg_1158[3]_i_2 
       (.I0(exitcond_flatten_fu_273_p2),
        .I1(\nm_reg_207_reg_n_7_[1] ),
        .I2(\nm_reg_207_reg_n_7_[0] ),
        .I3(\nm_reg_207_reg_n_7_[2] ),
        .I4(p_0_in6_out),
        .I5(\nm_reg_207_reg_n_7_[3] ),
        .O(nm_t_mid2_fu_361_p3));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hD1C0)) 
    \nm_t_mid2_reg_1158[4]_i_1 
       (.I0(exitcond_flatten_fu_273_p2),
        .I1(p_0_in6_out),
        .I2(\nm_reg_207[4]_i_3_n_7 ),
        .I3(\nm_reg_207_reg_n_7_[4] ),
        .O(\nm_t_mid2_reg_1158[4]_i_1_n_7 ));
  FDRE \nm_t_mid2_reg_1158_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten6_reg_11490),
        .D(\nm_t_mid2_reg_1158_reg_n_7_[0] ),
        .Q(nm_t_mid2_reg_1158_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1158_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(exitcond_flatten6_reg_11490),
        .D(\nm_t_mid2_reg_1158_reg_n_7_[1] ),
        .Q(nm_t_mid2_reg_1158_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1158_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(exitcond_flatten6_reg_11490),
        .D(\nm_t_mid2_reg_1158_reg_n_7_[2] ),
        .Q(nm_t_mid2_reg_1158_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1158_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(exitcond_flatten6_reg_11490),
        .D(\nm_t_mid2_reg_1158_reg_n_7_[3] ),
        .Q(nm_t_mid2_reg_1158_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1158_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(exitcond_flatten6_reg_11490),
        .D(\nm_t_mid2_reg_1158_reg_n_7_[4] ),
        .Q(nm_t_mid2_reg_1158_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1158_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1158_pp0_iter1_reg[0]),
        .Q(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1158_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1158_pp0_iter1_reg[1]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1158_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1158_pp0_iter1_reg[2]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1158_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1158_pp0_iter1_reg[3]),
        .Q(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1158_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(nm_t_mid2_reg_1158_pp0_iter1_reg[4]),
        .Q(p_4_in),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1158_reg[0] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_11580),
        .D(\nm_t_mid2_reg_1158[0]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1158_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1158_reg[1] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_11580),
        .D(\nm_t_mid2_reg_1158[1]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1158_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1158_reg[2] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_11580),
        .D(\nm_t_mid2_reg_1158[2]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1158_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1158_reg[3] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_11580),
        .D(\nm_t_mid2_reg_1158[3]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1158_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \nm_t_mid2_reg_1158_reg[4] 
       (.C(ap_clk),
        .CE(nm_t_mid2_reg_11580),
        .D(\nm_t_mid2_reg_1158[4]_i_1_n_7 ),
        .Q(\nm_t_mid2_reg_1158_reg_n_7_[4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAAA)) 
    \p_Val2_22_1_reg_1275[3]_i_2 
       (.I0(macRegisters_1_V_fu_749_p2[3]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .O(\p_Val2_22_1_reg_1275[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAAA)) 
    \p_Val2_22_1_reg_1275[3]_i_3 
       (.I0(macRegisters_1_V_fu_749_p2[2]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .O(\p_Val2_22_1_reg_1275[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAAA)) 
    \p_Val2_22_1_reg_1275[3]_i_4 
       (.I0(macRegisters_1_V_fu_749_p2[1]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .O(\p_Val2_22_1_reg_1275[3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAA6A9AA9A9A)) 
    \p_Val2_22_1_reg_1275[3]_i_5 
       (.I0(macRegisters_1_V_fu_749_p2[0]),
        .I1(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .I2(p_2_in),
        .I3(p_1_in),
        .I4(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I5(p_4_in),
        .O(\p_Val2_22_1_reg_1275[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAAA)) 
    \p_Val2_22_1_reg_1275[7]_i_2 
       (.I0(macRegisters_1_V_fu_749_p2[7]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .O(\p_Val2_22_1_reg_1275[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAAA)) 
    \p_Val2_22_1_reg_1275[7]_i_3 
       (.I0(macRegisters_1_V_fu_749_p2[6]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .O(\p_Val2_22_1_reg_1275[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAAA)) 
    \p_Val2_22_1_reg_1275[7]_i_4 
       (.I0(macRegisters_1_V_fu_749_p2[5]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .O(\p_Val2_22_1_reg_1275[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAAA)) 
    \p_Val2_22_1_reg_1275[7]_i_5 
       (.I0(macRegisters_1_V_fu_749_p2[4]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .O(\p_Val2_22_1_reg_1275[7]_i_5_n_7 ));
  FDRE \p_Val2_22_1_reg_1275_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_1_fu_956_p2[0]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [8]),
        .R(1'b0));
  FDRE \p_Val2_22_1_reg_1275_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_1_fu_956_p2[1]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [9]),
        .R(1'b0));
  FDRE \p_Val2_22_1_reg_1275_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_1_fu_956_p2[2]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [10]),
        .R(1'b0));
  FDRE \p_Val2_22_1_reg_1275_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_1_fu_956_p2[3]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [11]),
        .R(1'b0));
  CARRY4 \p_Val2_22_1_reg_1275_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_22_1_reg_1275_reg[3]_i_1_n_7 ,\p_Val2_22_1_reg_1275_reg[3]_i_1_n_8 ,\p_Val2_22_1_reg_1275_reg[3]_i_1_n_9 ,\p_Val2_22_1_reg_1275_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(macRegisters_1_V_fu_749_p2[3:0]),
        .O(p_Val2_22_1_fu_956_p2[3:0]),
        .S({\p_Val2_22_1_reg_1275[3]_i_2_n_7 ,\p_Val2_22_1_reg_1275[3]_i_3_n_7 ,\p_Val2_22_1_reg_1275[3]_i_4_n_7 ,\p_Val2_22_1_reg_1275[3]_i_5_n_7 }));
  FDRE \p_Val2_22_1_reg_1275_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_1_fu_956_p2[4]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [12]),
        .R(1'b0));
  FDRE \p_Val2_22_1_reg_1275_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_1_fu_956_p2[5]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [13]),
        .R(1'b0));
  FDRE \p_Val2_22_1_reg_1275_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_1_fu_956_p2[6]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [14]),
        .R(1'b0));
  FDRE \p_Val2_22_1_reg_1275_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_1_fu_956_p2[7]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [15]),
        .R(1'b0));
  CARRY4 \p_Val2_22_1_reg_1275_reg[7]_i_1 
       (.CI(\p_Val2_22_1_reg_1275_reg[3]_i_1_n_7 ),
        .CO({\NLW_p_Val2_22_1_reg_1275_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_22_1_reg_1275_reg[7]_i_1_n_8 ,\p_Val2_22_1_reg_1275_reg[7]_i_1_n_9 ,\p_Val2_22_1_reg_1275_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_1_V_fu_749_p2[6:4]}),
        .O(p_Val2_22_1_fu_956_p2[7:4]),
        .S({\p_Val2_22_1_reg_1275[7]_i_2_n_7 ,\p_Val2_22_1_reg_1275[7]_i_3_n_7 ,\p_Val2_22_1_reg_1275[7]_i_4_n_7 ,\p_Val2_22_1_reg_1275[7]_i_5_n_7 }));
  LUT6 #(
    .INIT(64'hAAAAAA9AAAAAAAAA)) 
    \p_Val2_22_2_reg_1280[3]_i_2 
       (.I0(macRegisters_2_V_fu_768_p2[3]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .I3(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_1_in),
        .I5(p_2_in),
        .O(\p_Val2_22_2_reg_1280[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAA9AAAAAAAAA)) 
    \p_Val2_22_2_reg_1280[3]_i_3 
       (.I0(macRegisters_2_V_fu_768_p2[2]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .I3(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_1_in),
        .I5(p_2_in),
        .O(\p_Val2_22_2_reg_1280[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAA9AAAAAAAAA)) 
    \p_Val2_22_2_reg_1280[3]_i_4 
       (.I0(macRegisters_2_V_fu_768_p2[1]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .I3(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_1_in),
        .I5(p_2_in),
        .O(\p_Val2_22_2_reg_1280[3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAA9AAA)) 
    \p_Val2_22_2_reg_1280[3]_i_5 
       (.I0(macRegisters_2_V_fu_768_p2[0]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .I3(p_2_in),
        .I4(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I5(p_1_in),
        .O(\p_Val2_22_2_reg_1280[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAA9AAAAAAAAA)) 
    \p_Val2_22_2_reg_1280[7]_i_2 
       (.I0(macRegisters_2_V_fu_768_p2[7]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .I3(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_1_in),
        .I5(p_2_in),
        .O(\p_Val2_22_2_reg_1280[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAA9AAAAAAAAA)) 
    \p_Val2_22_2_reg_1280[7]_i_3 
       (.I0(macRegisters_2_V_fu_768_p2[6]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .I3(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_1_in),
        .I5(p_2_in),
        .O(\p_Val2_22_2_reg_1280[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAA9AAAAAAAAA)) 
    \p_Val2_22_2_reg_1280[7]_i_4 
       (.I0(macRegisters_2_V_fu_768_p2[5]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .I3(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_1_in),
        .I5(p_2_in),
        .O(\p_Val2_22_2_reg_1280[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAA9AAAAAAAAA)) 
    \p_Val2_22_2_reg_1280[7]_i_5 
       (.I0(macRegisters_2_V_fu_768_p2[4]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .I3(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(p_1_in),
        .I5(p_2_in),
        .O(\p_Val2_22_2_reg_1280[7]_i_5_n_7 ));
  FDRE \p_Val2_22_2_reg_1280_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_2_fu_1031_p2[0]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [16]),
        .R(1'b0));
  FDRE \p_Val2_22_2_reg_1280_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_2_fu_1031_p2[1]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [17]),
        .R(1'b0));
  FDRE \p_Val2_22_2_reg_1280_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_2_fu_1031_p2[2]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [18]),
        .R(1'b0));
  FDRE \p_Val2_22_2_reg_1280_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_2_fu_1031_p2[3]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [19]),
        .R(1'b0));
  CARRY4 \p_Val2_22_2_reg_1280_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_22_2_reg_1280_reg[3]_i_1_n_7 ,\p_Val2_22_2_reg_1280_reg[3]_i_1_n_8 ,\p_Val2_22_2_reg_1280_reg[3]_i_1_n_9 ,\p_Val2_22_2_reg_1280_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(macRegisters_2_V_fu_768_p2[3:0]),
        .O(p_Val2_22_2_fu_1031_p2[3:0]),
        .S({\p_Val2_22_2_reg_1280[3]_i_2_n_7 ,\p_Val2_22_2_reg_1280[3]_i_3_n_7 ,\p_Val2_22_2_reg_1280[3]_i_4_n_7 ,\p_Val2_22_2_reg_1280[3]_i_5_n_7 }));
  FDRE \p_Val2_22_2_reg_1280_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_2_fu_1031_p2[4]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [20]),
        .R(1'b0));
  FDRE \p_Val2_22_2_reg_1280_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_2_fu_1031_p2[5]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [21]),
        .R(1'b0));
  FDRE \p_Val2_22_2_reg_1280_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_2_fu_1031_p2[6]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [22]),
        .R(1'b0));
  FDRE \p_Val2_22_2_reg_1280_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_2_fu_1031_p2[7]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [23]),
        .R(1'b0));
  CARRY4 \p_Val2_22_2_reg_1280_reg[7]_i_1 
       (.CI(\p_Val2_22_2_reg_1280_reg[3]_i_1_n_7 ),
        .CO({\NLW_p_Val2_22_2_reg_1280_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_22_2_reg_1280_reg[7]_i_1_n_8 ,\p_Val2_22_2_reg_1280_reg[7]_i_1_n_9 ,\p_Val2_22_2_reg_1280_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_2_V_fu_768_p2[6:4]}),
        .O(p_Val2_22_2_fu_1031_p2[7:4]),
        .S({\p_Val2_22_2_reg_1280[7]_i_2_n_7 ,\p_Val2_22_2_reg_1280[7]_i_3_n_7 ,\p_Val2_22_2_reg_1280[7]_i_4_n_7 ,\p_Val2_22_2_reg_1280[7]_i_5_n_7 }));
  LUT6 #(
    .INIT(64'hAA9669AAA6AAAAAA)) 
    \p_Val2_22_3_reg_1285[3]_i_2 
       (.I0(macRegisters_3_V_fu_787_p2[3]),
        .I1(p_2_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(p_4_in),
        .O(\p_Val2_22_3_reg_1285[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAA9669AAA6AAAAAA)) 
    \p_Val2_22_3_reg_1285[3]_i_3 
       (.I0(macRegisters_3_V_fu_787_p2[2]),
        .I1(p_2_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(p_4_in),
        .O(\p_Val2_22_3_reg_1285[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAA9669AAA6AAAAAA)) 
    \p_Val2_22_3_reg_1285[3]_i_4 
       (.I0(macRegisters_3_V_fu_787_p2[1]),
        .I1(p_2_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(p_4_in),
        .O(\p_Val2_22_3_reg_1285[3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hA9A66A9AAA6AAA9A)) 
    \p_Val2_22_3_reg_1285[3]_i_5 
       (.I0(macRegisters_3_V_fu_787_p2[0]),
        .I1(p_2_in),
        .I2(p_1_in),
        .I3(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I4(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(p_4_in),
        .O(\p_Val2_22_3_reg_1285[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAA9669AAA6AAAAAA)) 
    \p_Val2_22_3_reg_1285[7]_i_2 
       (.I0(macRegisters_3_V_fu_787_p2[7]),
        .I1(p_2_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(p_4_in),
        .O(\p_Val2_22_3_reg_1285[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAA9669AAA6AAAAAA)) 
    \p_Val2_22_3_reg_1285[7]_i_3 
       (.I0(macRegisters_3_V_fu_787_p2[6]),
        .I1(p_2_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(p_4_in),
        .O(\p_Val2_22_3_reg_1285[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAA9669AAA6AAAAAA)) 
    \p_Val2_22_3_reg_1285[7]_i_4 
       (.I0(macRegisters_3_V_fu_787_p2[5]),
        .I1(p_2_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(p_4_in),
        .O(\p_Val2_22_3_reg_1285[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAA9669AAA6AAAAAA)) 
    \p_Val2_22_3_reg_1285[7]_i_5 
       (.I0(macRegisters_3_V_fu_787_p2[4]),
        .I1(p_2_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .I5(p_4_in),
        .O(\p_Val2_22_3_reg_1285[7]_i_5_n_7 ));
  FDRE \p_Val2_22_3_reg_1285_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_3_fu_1106_p2[0]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [24]),
        .R(1'b0));
  FDRE \p_Val2_22_3_reg_1285_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_3_fu_1106_p2[1]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [25]),
        .R(1'b0));
  FDRE \p_Val2_22_3_reg_1285_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_3_fu_1106_p2[2]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [26]),
        .R(1'b0));
  FDRE \p_Val2_22_3_reg_1285_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_3_fu_1106_p2[3]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [27]),
        .R(1'b0));
  CARRY4 \p_Val2_22_3_reg_1285_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_22_3_reg_1285_reg[3]_i_1_n_7 ,\p_Val2_22_3_reg_1285_reg[3]_i_1_n_8 ,\p_Val2_22_3_reg_1285_reg[3]_i_1_n_9 ,\p_Val2_22_3_reg_1285_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(macRegisters_3_V_fu_787_p2[3:0]),
        .O(p_Val2_22_3_fu_1106_p2[3:0]),
        .S({\p_Val2_22_3_reg_1285[3]_i_2_n_7 ,\p_Val2_22_3_reg_1285[3]_i_3_n_7 ,\p_Val2_22_3_reg_1285[3]_i_4_n_7 ,\p_Val2_22_3_reg_1285[3]_i_5_n_7 }));
  FDRE \p_Val2_22_3_reg_1285_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_3_fu_1106_p2[4]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [28]),
        .R(1'b0));
  FDRE \p_Val2_22_3_reg_1285_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_3_fu_1106_p2[5]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [29]),
        .R(1'b0));
  FDRE \p_Val2_22_3_reg_1285_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_3_fu_1106_p2[6]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [30]),
        .R(1'b0));
  FDRE \p_Val2_22_3_reg_1285_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_22_3_fu_1106_p2[7]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [31]),
        .R(1'b0));
  CARRY4 \p_Val2_22_3_reg_1285_reg[7]_i_1 
       (.CI(\p_Val2_22_3_reg_1285_reg[3]_i_1_n_7 ),
        .CO({\NLW_p_Val2_22_3_reg_1285_reg[7]_i_1_CO_UNCONNECTED [3],\p_Val2_22_3_reg_1285_reg[7]_i_1_n_8 ,\p_Val2_22_3_reg_1285_reg[7]_i_1_n_9 ,\p_Val2_22_3_reg_1285_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_3_V_fu_787_p2[6:4]}),
        .O(p_Val2_22_3_fu_1106_p2[7:4]),
        .S({\p_Val2_22_3_reg_1285[7]_i_2_n_7 ,\p_Val2_22_3_reg_1285[7]_i_3_n_7 ,\p_Val2_22_3_reg_1285[7]_i_4_n_7 ,\p_Val2_22_3_reg_1285[7]_i_5_n_7 }));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA9AAAAA)) 
    \p_Val2_s_reg_1270[3]_i_2 
       (.I0(macRegisters_0_V_fu_730_p2[3]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .O(\p_Val2_s_reg_1270[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA9AAAAA)) 
    \p_Val2_s_reg_1270[3]_i_3 
       (.I0(macRegisters_0_V_fu_730_p2[2]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .O(\p_Val2_s_reg_1270[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA9AAAAA)) 
    \p_Val2_s_reg_1270[3]_i_4 
       (.I0(macRegisters_0_V_fu_730_p2[1]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .O(\p_Val2_s_reg_1270[3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h9AAAAA9AA6AAAA9A)) 
    \p_Val2_s_reg_1270[3]_i_5 
       (.I0(macRegisters_0_V_fu_730_p2[0]),
        .I1(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_4_in),
        .I5(p_2_in),
        .O(\p_Val2_s_reg_1270[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_s_reg_1270[7]_i_1 
       (.I0(tmp_100_reg_1176_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .O(p_Val2_22_1_reg_12750));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA9AAAAA)) 
    \p_Val2_s_reg_1270[7]_i_3 
       (.I0(macRegisters_0_V_fu_730_p2[7]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .O(\p_Val2_s_reg_1270[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA9AAAAA)) 
    \p_Val2_s_reg_1270[7]_i_4 
       (.I0(macRegisters_0_V_fu_730_p2[6]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .O(\p_Val2_s_reg_1270[7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA9AAAAA)) 
    \p_Val2_s_reg_1270[7]_i_5 
       (.I0(macRegisters_0_V_fu_730_p2[5]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .O(\p_Val2_s_reg_1270[7]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA9AAAAA)) 
    \p_Val2_s_reg_1270[7]_i_6 
       (.I0(macRegisters_0_V_fu_730_p2[4]),
        .I1(p_4_in),
        .I2(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[0] ),
        .I3(p_1_in),
        .I4(p_2_in),
        .I5(\nm_t_mid2_reg_1158_pp0_iter2_reg_reg_n_7_[3] ),
        .O(\p_Val2_s_reg_1270[7]_i_6_n_7 ));
  FDRE \p_Val2_s_reg_1270_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_s_fu_881_p2[0]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1270_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_s_fu_881_p2[1]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1270_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_s_fu_881_p2[2]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1270_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_s_fu_881_p2[3]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [3]),
        .R(1'b0));
  CARRY4 \p_Val2_s_reg_1270_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_s_reg_1270_reg[3]_i_1_n_7 ,\p_Val2_s_reg_1270_reg[3]_i_1_n_8 ,\p_Val2_s_reg_1270_reg[3]_i_1_n_9 ,\p_Val2_s_reg_1270_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(macRegisters_0_V_fu_730_p2[3:0]),
        .O(p_Val2_s_fu_881_p2[3:0]),
        .S({\p_Val2_s_reg_1270[3]_i_2_n_7 ,\p_Val2_s_reg_1270[3]_i_3_n_7 ,\p_Val2_s_reg_1270[3]_i_4_n_7 ,\p_Val2_s_reg_1270[3]_i_5_n_7 }));
  FDRE \p_Val2_s_reg_1270_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_s_fu_881_p2[4]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1270_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_s_fu_881_p2[5]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1270_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_s_fu_881_p2[6]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1270_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_22_1_reg_12750),
        .D(p_Val2_s_fu_881_p2[7]),
        .Q(\p_Val2_22_3_reg_1285_reg[7]_0 [7]),
        .R(1'b0));
  CARRY4 \p_Val2_s_reg_1270_reg[7]_i_2 
       (.CI(\p_Val2_s_reg_1270_reg[3]_i_1_n_7 ),
        .CO({\NLW_p_Val2_s_reg_1270_reg[7]_i_2_CO_UNCONNECTED [3],\p_Val2_s_reg_1270_reg[7]_i_2_n_8 ,\p_Val2_s_reg_1270_reg[7]_i_2_n_9 ,\p_Val2_s_reg_1270_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,macRegisters_0_V_fu_730_p2[6:4]}),
        .O(p_Val2_s_fu_881_p2[7:4]),
        .S({\p_Val2_s_reg_1270[7]_i_3_n_7 ,\p_Val2_s_reg_1270[7]_i_4_n_7 ,\p_Val2_s_reg_1270[7]_i_5_n_7 ,\p_Val2_s_reg_1270[7]_i_6_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sf_reg_218[0]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_218[0]),
        .O(sf_2_fu_393_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \sf_reg_218[1]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_218[1]),
        .I2(sf_reg_218[0]),
        .O(sf_2_fu_393_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \sf_reg_218[2]_i_1 
       (.I0(p_0_in1_out),
        .I1(sf_reg_218[0]),
        .I2(sf_reg_218[1]),
        .I3(sf_reg_218[2]),
        .O(sf_2_fu_393_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \sf_reg_218[3]_i_1 
       (.I0(sf_reg_218[3]),
        .I1(p_0_in1_out),
        .I2(sf_reg_218[2]),
        .I3(sf_reg_218[0]),
        .I4(sf_reg_218[1]),
        .O(sf_2_fu_393_p2[3]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \sf_reg_218[4]_i_1 
       (.I0(sf_reg_218[1]),
        .I1(sf_reg_218[0]),
        .I2(sf_reg_218[2]),
        .I3(p_0_in1_out),
        .I4(sf_reg_218[3]),
        .I5(sf_reg_218[4]),
        .O(sf_2_fu_393_p2[4]));
  LUT6 #(
    .INIT(64'h009A00AA00AA00AA)) 
    \sf_reg_218[5]_i_1 
       (.I0(sf_reg_218[5]),
        .I1(\sf_reg_218[5]_i_2_n_7 ),
        .I2(sf_reg_218[2]),
        .I3(p_0_in1_out),
        .I4(sf_reg_218[4]),
        .I5(sf_reg_218[3]),
        .O(sf_2_fu_393_p2[5]));
  LUT2 #(
    .INIT(4'h7)) 
    \sf_reg_218[5]_i_2 
       (.I0(sf_reg_218[1]),
        .I1(sf_reg_218[0]),
        .O(\sf_reg_218[5]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \sf_reg_218[6]_i_1 
       (.I0(\sf_reg_218[7]_i_4_n_7 ),
        .I1(sf_reg_218[5]),
        .I2(p_0_in1_out),
        .I3(sf_reg_218[6]),
        .O(sf_2_fu_393_p2[6]));
  LUT5 #(
    .INIT(32'h0000E000)) 
    \sf_reg_218[7]_i_1 
       (.I0(start_for_Relu1D_1_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DMac_new_1_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_7_[0] ),
        .I4(sel),
        .O(clear));
  LUT2 #(
    .INIT(4'h8)) 
    \sf_reg_218[7]_i_2 
       (.I0(nm_t_mid2_reg_11580),
        .I1(ap_enable_reg_pp0_iter0),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \sf_reg_218[7]_i_3 
       (.I0(\sf_reg_218[7]_i_4_n_7 ),
        .I1(sf_reg_218[5]),
        .I2(sf_reg_218[6]),
        .I3(p_0_in1_out),
        .I4(sf_reg_218[7]),
        .O(sf_2_fu_393_p2[7]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \sf_reg_218[7]_i_4 
       (.I0(sf_reg_218[3]),
        .I1(sf_reg_218[4]),
        .I2(p_0_in1_out),
        .I3(sf_reg_218[2]),
        .I4(sf_reg_218[0]),
        .I5(sf_reg_218[1]),
        .O(\sf_reg_218[7]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sf_reg_218[7]_i_5 
       (.I0(p_0_in6_out),
        .I1(exitcond_flatten_fu_273_p2),
        .O(p_0_in1_out));
  FDRE \sf_reg_218_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_2_fu_393_p2[0]),
        .Q(sf_reg_218[0]),
        .R(clear));
  FDRE \sf_reg_218_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_2_fu_393_p2[1]),
        .Q(sf_reg_218[1]),
        .R(clear));
  FDRE \sf_reg_218_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_2_fu_393_p2[2]),
        .Q(sf_reg_218[2]),
        .R(clear));
  FDRE \sf_reg_218_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_2_fu_393_p2[3]),
        .Q(sf_reg_218[3]),
        .R(clear));
  FDRE \sf_reg_218_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_2_fu_393_p2[4]),
        .Q(sf_reg_218[4]),
        .R(clear));
  FDRE \sf_reg_218_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_2_fu_393_p2[5]),
        .Q(sf_reg_218[5]),
        .R(clear));
  FDRE \sf_reg_218_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_2_fu_393_p2[6]),
        .Q(sf_reg_218[6]),
        .R(clear));
  FDRE \sf_reg_218_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(sf_2_fu_393_p2[7]),
        .Q(sf_reg_218[7]),
        .R(clear));
  LUT4 #(
    .INIT(16'h00EC)) 
    start_once_reg_i_1__19
       (.I0(Conv1DMac_new_1_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Relu1D_1_U0_full_n),
        .I3(Q),
        .O(start_once_reg_i_1__19_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__19_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \tmp_100_reg_1176[0]_i_1 
       (.I0(\tmp_100_reg_1176[0]_i_2_n_7 ),
        .I1(sf_reg_218[6]),
        .I2(\tmp_100_reg_1176[0]_i_3_n_7 ),
        .I3(sel0__0),
        .I4(nm_t_mid2_reg_11580),
        .I5(\tmp_100_reg_1176_reg_n_7_[0] ),
        .O(\tmp_100_reg_1176[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_100_reg_1176[0]_i_2 
       (.I0(p_0_in1_out),
        .I1(sf_reg_218[5]),
        .O(\tmp_100_reg_1176[0]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp_100_reg_1176[0]_i_3 
       (.I0(sf_reg_218[2]),
        .I1(sf_reg_218[3]),
        .I2(sf_reg_218[4]),
        .I3(sf_reg_218[0]),
        .I4(sf_reg_218[1]),
        .O(\tmp_100_reg_1176[0]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_100_reg_1176[0]_i_4 
       (.I0(sf_reg_218[7]),
        .I1(p_0_in1_out),
        .O(sel0__0));
  FDRE \tmp_100_reg_1176_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_flatten6_reg_11490),
        .D(\tmp_100_reg_1176_reg_n_7_[0] ),
        .Q(tmp_100_reg_1176_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7F7F7F7F700F7F7)) 
    \tmp_100_reg_1176_pp0_iter2_reg[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_7),
        .I1(tmp_100_reg_1176_pp0_iter3_reg),
        .I2(cnv_46PRL_V_V_full_n),
        .I3(\exitcond_flatten6_reg_1149_pp0_iter1_reg_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_45_V_V_empty_n),
        .O(ap_block_pp0_stage0_subdone4_in));
  FDRE \tmp_100_reg_1176_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(tmp_100_reg_1176_pp0_iter1_reg),
        .Q(tmp_100_reg_1176_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_100_reg_1176_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(tmp_100_reg_1176_pp0_iter2_reg),
        .Q(tmp_100_reg_1176_pp0_iter3_reg),
        .R(1'b0));
  FDRE \tmp_100_reg_1176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_100_reg_1176[0]_i_1_n_7 ),
        .Q(\tmp_100_reg_1176_reg_n_7_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_101_reg_1210[3]_i_14 
       (.I0(O[0]),
        .I1(tmp_98_reg_1171_reg_rep_1[1]),
        .O(\tmp_101_reg_1210[3]_i_14_n_7 ));
  LUT4 #(
    .INIT(16'h7007)) 
    \tmp_101_reg_1210[3]_i_4 
       (.I0(DOADO[6]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(O[0]),
        .I3(tmp_98_reg_1171_reg_rep_1[1]),
        .O(tmp_98_reg_1171_reg_rep_0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_101_reg_1210[3]_i_5 
       (.I0(\tmp_353_reg_1215_reg[0]_0 [3]),
        .I1(tmp_98_reg_1171_reg_rep_1[0]),
        .O(tmp_98_reg_1171_reg_rep_0[0]));
  LUT6 #(
    .INIT(64'h6A95956A956A6A95)) 
    \tmp_101_reg_1210[3]_i_8 
       (.I0(tmp_98_reg_1171_reg_rep_0[1]),
        .I1(DOADO[6]),
        .I2(cnv_45_V_V_dout[2]),
        .I3(tmp_98_reg_1171_reg_rep_3[0]),
        .I4(O[1]),
        .I5(\tmp_101_reg_1210[3]_i_14_n_7 ),
        .O(tmp_98_reg_1171_reg_rep_9));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_101_reg_1210[7]_i_18 
       (.I0(DOADO[5]),
        .I1(cnv_45_V_V_dout[6]),
        .I2(DOADO[4]),
        .I3(cnv_45_V_V_dout[7]),
        .O(\tmp_101_reg_1210[7]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_101_reg_1210[7]_i_19 
       (.I0(DOADO[4]),
        .I1(cnv_45_V_V_dout[5]),
        .I2(DOADO[5]),
        .I3(cnv_45_V_V_dout[6]),
        .I4(cnv_45_V_V_dout[7]),
        .I5(DOADO[3]),
        .O(\tmp_101_reg_1210[7]_i_19_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_101_reg_1210[7]_i_20 
       (.I0(DOADO[4]),
        .I1(cnv_45_V_V_dout[6]),
        .I2(DOADO[5]),
        .I3(cnv_45_V_V_dout[7]),
        .O(\tmp_101_reg_1210[7]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_101_reg_1210[7]_i_21 
       (.I0(DOADO[3]),
        .I1(cnv_45_V_V_dout[5]),
        .I2(cnv_45_V_V_dout[7]),
        .I3(DOADO[4]),
        .I4(cnv_45_V_V_dout[6]),
        .I5(DOADO[5]),
        .O(\tmp_101_reg_1210[7]_i_21_n_7 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_101_reg_1210[7]_i_22 
       (.I0(DOADO[2]),
        .I1(cnv_45_V_V_dout[6]),
        .I2(DOADO[1]),
        .I3(cnv_45_V_V_dout[7]),
        .O(\tmp_101_reg_1210[7]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_101_reg_1210[7]_i_23 
       (.I0(DOADO[1]),
        .I1(cnv_45_V_V_dout[5]),
        .I2(DOADO[2]),
        .I3(cnv_45_V_V_dout[6]),
        .I4(DOADO[0]),
        .I5(cnv_45_V_V_dout[7]),
        .O(\tmp_101_reg_1210[7]_i_23_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_101_reg_1210[7]_i_24 
       (.I0(DOADO[1]),
        .I1(cnv_45_V_V_dout[6]),
        .I2(DOADO[2]),
        .I3(cnv_45_V_V_dout[7]),
        .O(\tmp_101_reg_1210[7]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_101_reg_1210[7]_i_25 
       (.I0(DOADO[0]),
        .I1(cnv_45_V_V_dout[5]),
        .I2(cnv_45_V_V_dout[7]),
        .I3(DOADO[1]),
        .I4(cnv_45_V_V_dout[6]),
        .I5(DOADO[2]),
        .O(\tmp_101_reg_1210[7]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_101_reg_1210[7]_i_26 
       (.I0(DOADO[5]),
        .I1(cnv_45_V_V_dout[4]),
        .I2(DOADO[4]),
        .I3(cnv_45_V_V_dout[5]),
        .I4(cnv_45_V_V_dout[6]),
        .I5(DOADO[3]),
        .O(\tmp_101_reg_1210[7]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_101_reg_1210[7]_i_27 
       (.I0(DOADO[5]),
        .I1(cnv_45_V_V_dout[3]),
        .I2(DOADO[4]),
        .I3(cnv_45_V_V_dout[4]),
        .I4(cnv_45_V_V_dout[5]),
        .I5(DOADO[3]),
        .O(\tmp_101_reg_1210[7]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_101_reg_1210[7]_i_28 
       (.I0(DOADO[5]),
        .I1(cnv_45_V_V_dout[2]),
        .I2(DOADO[4]),
        .I3(cnv_45_V_V_dout[3]),
        .I4(cnv_45_V_V_dout[4]),
        .I5(DOADO[3]),
        .O(\tmp_101_reg_1210[7]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_101_reg_1210[7]_i_29 
       (.I0(DOADO[5]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(DOADO[4]),
        .I3(cnv_45_V_V_dout[2]),
        .I4(cnv_45_V_V_dout[3]),
        .I5(DOADO[3]),
        .O(\tmp_101_reg_1210[7]_i_29_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_101_reg_1210[7]_i_30 
       (.I0(\tmp_101_reg_1210[7]_i_26_n_7 ),
        .I1(cnv_45_V_V_dout[6]),
        .I2(DOADO[4]),
        .I3(cnv_45_V_V_dout[5]),
        .I4(DOADO[5]),
        .I5(\tmp_101_reg_1210_reg[7]_i_14_3 ),
        .O(\tmp_101_reg_1210[7]_i_30_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_101_reg_1210[7]_i_31 
       (.I0(\tmp_101_reg_1210[7]_i_27_n_7 ),
        .I1(cnv_45_V_V_dout[5]),
        .I2(DOADO[4]),
        .I3(cnv_45_V_V_dout[4]),
        .I4(DOADO[5]),
        .I5(\tmp_101_reg_1210_reg[7]_i_14_2 ),
        .O(\tmp_101_reg_1210[7]_i_31_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_101_reg_1210[7]_i_32 
       (.I0(\tmp_101_reg_1210[7]_i_28_n_7 ),
        .I1(cnv_45_V_V_dout[4]),
        .I2(DOADO[4]),
        .I3(cnv_45_V_V_dout[3]),
        .I4(DOADO[5]),
        .I5(\tmp_101_reg_1210_reg[7]_i_14_1 ),
        .O(\tmp_101_reg_1210[7]_i_32_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_101_reg_1210[7]_i_33 
       (.I0(\tmp_101_reg_1210[7]_i_29_n_7 ),
        .I1(DOADO[5]),
        .I2(cnv_45_V_V_dout[2]),
        .I3(\tmp_101_reg_1210_reg[7]_i_14_0 ),
        .I4(cnv_45_V_V_dout[4]),
        .I5(DOADO[3]),
        .O(\tmp_101_reg_1210[7]_i_33_n_7 ));
  FDRE \tmp_101_reg_1210_reg[0] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_101_reg_1210_reg[7]_0 [0]),
        .Q(tmp_101_reg_1210[0]),
        .R(1'b0));
  FDRE \tmp_101_reg_1210_reg[1] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_101_reg_1210_reg[7]_0 [1]),
        .Q(tmp_101_reg_1210[1]),
        .R(1'b0));
  FDRE \tmp_101_reg_1210_reg[2] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_101_reg_1210_reg[7]_0 [2]),
        .Q(tmp_101_reg_1210[2]),
        .R(1'b0));
  FDRE \tmp_101_reg_1210_reg[3] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_101_reg_1210_reg[7]_0 [3]),
        .Q(tmp_101_reg_1210[3]),
        .R(1'b0));
  FDRE \tmp_101_reg_1210_reg[4] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_101_reg_1210_reg[7]_0 [4]),
        .Q(tmp_101_reg_1210[4]),
        .R(1'b0));
  FDRE \tmp_101_reg_1210_reg[5] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_101_reg_1210_reg[7]_0 [5]),
        .Q(tmp_101_reg_1210[5]),
        .R(1'b0));
  FDRE \tmp_101_reg_1210_reg[6] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_101_reg_1210_reg[7]_0 [6]),
        .Q(tmp_101_reg_1210[6]),
        .R(1'b0));
  FDRE \tmp_101_reg_1210_reg[7] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_101_reg_1210_reg[7]_0 [7]),
        .Q(tmp_101_reg_1210[7]),
        .R(1'b0));
  CARRY4 \tmp_101_reg_1210_reg[7]_i_10 
       (.CI(\tmp_101_reg_1210_reg[7]_i_14_n_7 ),
        .CO({\NLW_tmp_101_reg_1210_reg[7]_i_10_CO_UNCONNECTED [3],tmp_98_reg_1171_reg_rep_4,\NLW_tmp_101_reg_1210_reg[7]_i_10_CO_UNCONNECTED [1],\tmp_101_reg_1210_reg[7]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_101_reg_1210[7]_i_18_n_7 ,\tmp_101_reg_1210[7]_i_19_n_7 }),
        .O({\NLW_tmp_101_reg_1210_reg[7]_i_10_O_UNCONNECTED [3:2],tmp_98_reg_1171_reg_rep_5}),
        .S({1'b0,1'b1,\tmp_101_reg_1210[7]_i_20_n_7 ,\tmp_101_reg_1210[7]_i_21_n_7 }));
  CARRY4 \tmp_101_reg_1210_reg[7]_i_13 
       (.CI(\tmp_353_reg_1215_reg[0]_i_4_n_7 ),
        .CO({\NLW_tmp_101_reg_1210_reg[7]_i_13_CO_UNCONNECTED [3],tmp_98_reg_1171_reg_rep_2,\NLW_tmp_101_reg_1210_reg[7]_i_13_CO_UNCONNECTED [1],\tmp_101_reg_1210_reg[7]_i_13_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_101_reg_1210[7]_i_22_n_7 ,\tmp_101_reg_1210[7]_i_23_n_7 }),
        .O({\NLW_tmp_101_reg_1210_reg[7]_i_13_O_UNCONNECTED [3:2],tmp_98_reg_1171_reg_rep_3}),
        .S({1'b0,1'b1,\tmp_101_reg_1210[7]_i_24_n_7 ,\tmp_101_reg_1210[7]_i_25_n_7 }));
  CARRY4 \tmp_101_reg_1210_reg[7]_i_14 
       (.CI(\tmp_101_reg_1210[3]_i_9 ),
        .CO({\tmp_101_reg_1210_reg[7]_i_14_n_7 ,\tmp_101_reg_1210_reg[7]_i_14_n_8 ,\tmp_101_reg_1210_reg[7]_i_14_n_9 ,\tmp_101_reg_1210_reg[7]_i_14_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_101_reg_1210[7]_i_26_n_7 ,\tmp_101_reg_1210[7]_i_27_n_7 ,\tmp_101_reg_1210[7]_i_28_n_7 ,\tmp_101_reg_1210[7]_i_29_n_7 }),
        .O(O),
        .S({\tmp_101_reg_1210[7]_i_30_n_7 ,\tmp_101_reg_1210[7]_i_31_n_7 ,\tmp_101_reg_1210[7]_i_32_n_7 ,\tmp_101_reg_1210[7]_i_33_n_7 }));
  FDRE \tmp_106_reg_1220_reg[0] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(tmp_106_fu_488_p2),
        .Q(tmp_106_reg_1220),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_108_reg_1225[3]_i_12 
       (.I0(tmp_98_reg_1171_reg_rep__0_4[0]),
        .I1(tmp_98_reg_1171_reg_rep__0_5[1]),
        .O(\tmp_108_reg_1225[3]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_108_reg_1225[3]_i_13 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[3]),
        .I1(cnv_45_V_V_dout[3]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[5]),
        .I3(cnv_45_V_V_dout[1]),
        .I4(tmp_98_reg_1171_reg_rep__0_0[4]),
        .I5(cnv_45_V_V_dout[2]),
        .O(tmp_98_reg_1171_reg_rep__0_2[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_108_reg_1225[3]_i_14 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[4]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[5]),
        .I3(cnv_45_V_V_dout[0]),
        .O(tmp_98_reg_1171_reg_rep__0_2[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_108_reg_1225[3]_i_18 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[3]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[4]),
        .I3(cnv_45_V_V_dout[0]),
        .O(tmp_98_reg_1171_reg_rep__0_13));
  LUT4 #(
    .INIT(16'h7007)) 
    \tmp_108_reg_1225[3]_i_4 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[6]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_rep__0_4[0]),
        .I3(tmp_98_reg_1171_reg_rep__0_5[1]),
        .O(tmp_98_reg_1171_reg_rep__0_3[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_108_reg_1225[3]_i_5 
       (.I0(\tmp_356_reg_1230_reg[0]_0 [3]),
        .I1(tmp_98_reg_1171_reg_rep__0_5[0]),
        .O(tmp_98_reg_1171_reg_rep__0_3[0]));
  LUT6 #(
    .INIT(64'h6A95956A956A6A95)) 
    \tmp_108_reg_1225[3]_i_8 
       (.I0(tmp_98_reg_1171_reg_rep__0_3[1]),
        .I1(tmp_98_reg_1171_reg_rep__0_0[6]),
        .I2(cnv_45_V_V_dout[2]),
        .I3(tmp_98_reg_1171_reg_rep__0_7[0]),
        .I4(tmp_98_reg_1171_reg_rep__0_4[1]),
        .I5(\tmp_108_reg_1225[3]_i_12_n_7 ),
        .O(tmp_98_reg_1171_reg_rep__0_14));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_108_reg_1225[7]_i_14 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[5]),
        .I1(cnv_45_V_V_dout[6]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[4]),
        .I3(cnv_45_V_V_dout[7]),
        .O(\tmp_108_reg_1225[7]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_108_reg_1225[7]_i_15 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[4]),
        .I1(cnv_45_V_V_dout[5]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[5]),
        .I3(cnv_45_V_V_dout[6]),
        .I4(cnv_45_V_V_dout[7]),
        .I5(tmp_98_reg_1171_reg_rep__0_0[3]),
        .O(\tmp_108_reg_1225[7]_i_15_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_108_reg_1225[7]_i_16 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[4]),
        .I1(cnv_45_V_V_dout[6]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[5]),
        .I3(cnv_45_V_V_dout[7]),
        .O(\tmp_108_reg_1225[7]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_108_reg_1225[7]_i_17 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[3]),
        .I1(cnv_45_V_V_dout[5]),
        .I2(cnv_45_V_V_dout[7]),
        .I3(tmp_98_reg_1171_reg_rep__0_0[4]),
        .I4(cnv_45_V_V_dout[6]),
        .I5(tmp_98_reg_1171_reg_rep__0_0[5]),
        .O(\tmp_108_reg_1225[7]_i_17_n_7 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_108_reg_1225[7]_i_18 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[2]),
        .I1(cnv_45_V_V_dout[6]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[1]),
        .I3(cnv_45_V_V_dout[7]),
        .O(\tmp_108_reg_1225[7]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_108_reg_1225[7]_i_19 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[1]),
        .I1(cnv_45_V_V_dout[5]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[2]),
        .I3(cnv_45_V_V_dout[6]),
        .I4(cnv_45_V_V_dout[7]),
        .I5(tmp_98_reg_1171_reg_rep__0_0[0]),
        .O(\tmp_108_reg_1225[7]_i_19_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_108_reg_1225[7]_i_20 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[1]),
        .I1(cnv_45_V_V_dout[6]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[2]),
        .I3(cnv_45_V_V_dout[7]),
        .O(\tmp_108_reg_1225[7]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_108_reg_1225[7]_i_21 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[0]),
        .I1(cnv_45_V_V_dout[5]),
        .I2(cnv_45_V_V_dout[7]),
        .I3(tmp_98_reg_1171_reg_rep__0_0[1]),
        .I4(cnv_45_V_V_dout[6]),
        .I5(tmp_98_reg_1171_reg_rep__0_0[2]),
        .O(\tmp_108_reg_1225[7]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_108_reg_1225[7]_i_22 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[5]),
        .I1(cnv_45_V_V_dout[4]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[4]),
        .I3(cnv_45_V_V_dout[5]),
        .I4(cnv_45_V_V_dout[6]),
        .I5(tmp_98_reg_1171_reg_rep__0_0[3]),
        .O(\tmp_108_reg_1225[7]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_108_reg_1225[7]_i_23 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[5]),
        .I1(cnv_45_V_V_dout[3]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[4]),
        .I3(cnv_45_V_V_dout[4]),
        .I4(cnv_45_V_V_dout[5]),
        .I5(tmp_98_reg_1171_reg_rep__0_0[3]),
        .O(\tmp_108_reg_1225[7]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_108_reg_1225[7]_i_24 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[5]),
        .I1(cnv_45_V_V_dout[2]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[4]),
        .I3(cnv_45_V_V_dout[3]),
        .I4(cnv_45_V_V_dout[4]),
        .I5(tmp_98_reg_1171_reg_rep__0_0[3]),
        .O(\tmp_108_reg_1225[7]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_108_reg_1225[7]_i_25 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[5]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[4]),
        .I3(cnv_45_V_V_dout[2]),
        .I4(cnv_45_V_V_dout[3]),
        .I5(tmp_98_reg_1171_reg_rep__0_0[3]),
        .O(\tmp_108_reg_1225[7]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_108_reg_1225[7]_i_26 
       (.I0(\tmp_108_reg_1225[7]_i_22_n_7 ),
        .I1(cnv_45_V_V_dout[6]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[4]),
        .I3(cnv_45_V_V_dout[5]),
        .I4(tmp_98_reg_1171_reg_rep__0_0[5]),
        .I5(\tmp_108_reg_1225_reg[7]_i_11_3 ),
        .O(\tmp_108_reg_1225[7]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_108_reg_1225[7]_i_27 
       (.I0(\tmp_108_reg_1225[7]_i_23_n_7 ),
        .I1(cnv_45_V_V_dout[5]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[4]),
        .I3(cnv_45_V_V_dout[4]),
        .I4(tmp_98_reg_1171_reg_rep__0_0[5]),
        .I5(\tmp_108_reg_1225_reg[7]_i_11_2 ),
        .O(\tmp_108_reg_1225[7]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_108_reg_1225[7]_i_28 
       (.I0(\tmp_108_reg_1225[7]_i_24_n_7 ),
        .I1(cnv_45_V_V_dout[4]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[4]),
        .I3(cnv_45_V_V_dout[3]),
        .I4(tmp_98_reg_1171_reg_rep__0_0[5]),
        .I5(\tmp_108_reg_1225_reg[7]_i_11_1 ),
        .O(\tmp_108_reg_1225[7]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_108_reg_1225[7]_i_29 
       (.I0(\tmp_108_reg_1225[7]_i_25_n_7 ),
        .I1(tmp_98_reg_1171_reg_rep__0_0[5]),
        .I2(cnv_45_V_V_dout[2]),
        .I3(\tmp_108_reg_1225_reg[7]_i_11_0 ),
        .I4(cnv_45_V_V_dout[4]),
        .I5(tmp_98_reg_1171_reg_rep__0_0[3]),
        .O(\tmp_108_reg_1225[7]_i_29_n_7 ));
  FDRE \tmp_108_reg_1225_reg[0] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(D[0]),
        .Q(tmp_108_reg_1225[0]),
        .R(1'b0));
  FDRE \tmp_108_reg_1225_reg[1] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(D[1]),
        .Q(tmp_108_reg_1225[1]),
        .R(1'b0));
  FDRE \tmp_108_reg_1225_reg[2] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(D[2]),
        .Q(tmp_108_reg_1225[2]),
        .R(1'b0));
  FDRE \tmp_108_reg_1225_reg[3] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(D[3]),
        .Q(tmp_108_reg_1225[3]),
        .R(1'b0));
  FDRE \tmp_108_reg_1225_reg[4] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(D[4]),
        .Q(tmp_108_reg_1225[4]),
        .R(1'b0));
  FDRE \tmp_108_reg_1225_reg[5] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(D[5]),
        .Q(tmp_108_reg_1225[5]),
        .R(1'b0));
  FDRE \tmp_108_reg_1225_reg[6] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(D[6]),
        .Q(tmp_108_reg_1225[6]),
        .R(1'b0));
  FDRE \tmp_108_reg_1225_reg[7] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(D[7]),
        .Q(tmp_108_reg_1225[7]),
        .R(1'b0));
  CARRY4 \tmp_108_reg_1225_reg[7]_i_10 
       (.CI(\tmp_356_reg_1230_reg[0]_i_3_n_7 ),
        .CO({\NLW_tmp_108_reg_1225_reg[7]_i_10_CO_UNCONNECTED [3],tmp_98_reg_1171_reg_rep__0_6,\NLW_tmp_108_reg_1225_reg[7]_i_10_CO_UNCONNECTED [1],\tmp_108_reg_1225_reg[7]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_108_reg_1225[7]_i_18_n_7 ,\tmp_108_reg_1225[7]_i_19_n_7 }),
        .O({\NLW_tmp_108_reg_1225_reg[7]_i_10_O_UNCONNECTED [3:2],tmp_98_reg_1171_reg_rep__0_7}),
        .S({1'b0,1'b1,\tmp_108_reg_1225[7]_i_20_n_7 ,\tmp_108_reg_1225[7]_i_21_n_7 }));
  CARRY4 \tmp_108_reg_1225_reg[7]_i_11 
       (.CI(\tmp_108_reg_1225[3]_i_9 ),
        .CO({\tmp_108_reg_1225_reg[7]_i_11_n_7 ,\tmp_108_reg_1225_reg[7]_i_11_n_8 ,\tmp_108_reg_1225_reg[7]_i_11_n_9 ,\tmp_108_reg_1225_reg[7]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_108_reg_1225[7]_i_22_n_7 ,\tmp_108_reg_1225[7]_i_23_n_7 ,\tmp_108_reg_1225[7]_i_24_n_7 ,\tmp_108_reg_1225[7]_i_25_n_7 }),
        .O(tmp_98_reg_1171_reg_rep__0_4),
        .S({\tmp_108_reg_1225[7]_i_26_n_7 ,\tmp_108_reg_1225[7]_i_27_n_7 ,\tmp_108_reg_1225[7]_i_28_n_7 ,\tmp_108_reg_1225[7]_i_29_n_7 }));
  CARRY4 \tmp_108_reg_1225_reg[7]_i_9 
       (.CI(\tmp_108_reg_1225_reg[7]_i_11_n_7 ),
        .CO({\NLW_tmp_108_reg_1225_reg[7]_i_9_CO_UNCONNECTED [3],tmp_98_reg_1171_reg_rep__0_8,\NLW_tmp_108_reg_1225_reg[7]_i_9_CO_UNCONNECTED [1],\tmp_108_reg_1225_reg[7]_i_9_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_108_reg_1225[7]_i_14_n_7 ,\tmp_108_reg_1225[7]_i_15_n_7 }),
        .O({\NLW_tmp_108_reg_1225_reg[7]_i_9_O_UNCONNECTED [3:2],tmp_98_reg_1171_reg_rep__0_9}),
        .S({1'b0,1'b1,\tmp_108_reg_1225[7]_i_16_n_7 ,\tmp_108_reg_1225[7]_i_17_n_7 }));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_113_reg_1240[3]_i_12 
       (.I0(tmp_98_reg_1171_reg_rep__1_4[0]),
        .I1(tmp_98_reg_1171_reg_rep__1_5[1]),
        .O(\tmp_113_reg_1240[3]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_113_reg_1240[3]_i_13 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[3]),
        .I1(cnv_45_V_V_dout[3]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[5]),
        .I3(cnv_45_V_V_dout[1]),
        .I4(tmp_98_reg_1171_reg_rep__1_0[4]),
        .I5(cnv_45_V_V_dout[2]),
        .O(tmp_98_reg_1171_reg_rep__1_2[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_113_reg_1240[3]_i_14 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[4]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[5]),
        .I3(cnv_45_V_V_dout[0]),
        .O(tmp_98_reg_1171_reg_rep__1_2[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_113_reg_1240[3]_i_18 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[3]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[4]),
        .I3(cnv_45_V_V_dout[0]),
        .O(tmp_98_reg_1171_reg_rep__1_13));
  LUT4 #(
    .INIT(16'h7007)) 
    \tmp_113_reg_1240[3]_i_4 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[6]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_rep__1_4[0]),
        .I3(tmp_98_reg_1171_reg_rep__1_5[1]),
        .O(tmp_98_reg_1171_reg_rep__1_3[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_113_reg_1240[3]_i_5 
       (.I0(\tmp_359_reg_1245_reg[0]_0 [3]),
        .I1(tmp_98_reg_1171_reg_rep__1_5[0]),
        .O(tmp_98_reg_1171_reg_rep__1_3[0]));
  LUT6 #(
    .INIT(64'h6A95956A956A6A95)) 
    \tmp_113_reg_1240[3]_i_8 
       (.I0(tmp_98_reg_1171_reg_rep__1_3[1]),
        .I1(tmp_98_reg_1171_reg_rep__1_0[6]),
        .I2(cnv_45_V_V_dout[2]),
        .I3(tmp_98_reg_1171_reg_rep__1_7[0]),
        .I4(tmp_98_reg_1171_reg_rep__1_4[1]),
        .I5(\tmp_113_reg_1240[3]_i_12_n_7 ),
        .O(tmp_98_reg_1171_reg_rep__1_14));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_113_reg_1240[7]_i_14 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[5]),
        .I1(cnv_45_V_V_dout[6]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[4]),
        .I3(cnv_45_V_V_dout[7]),
        .O(\tmp_113_reg_1240[7]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_113_reg_1240[7]_i_15 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[4]),
        .I1(cnv_45_V_V_dout[5]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[5]),
        .I3(cnv_45_V_V_dout[6]),
        .I4(cnv_45_V_V_dout[7]),
        .I5(tmp_98_reg_1171_reg_rep__1_0[3]),
        .O(\tmp_113_reg_1240[7]_i_15_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_113_reg_1240[7]_i_16 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[4]),
        .I1(cnv_45_V_V_dout[6]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[5]),
        .I3(cnv_45_V_V_dout[7]),
        .O(\tmp_113_reg_1240[7]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_113_reg_1240[7]_i_17 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[3]),
        .I1(cnv_45_V_V_dout[5]),
        .I2(cnv_45_V_V_dout[7]),
        .I3(tmp_98_reg_1171_reg_rep__1_0[4]),
        .I4(cnv_45_V_V_dout[6]),
        .I5(tmp_98_reg_1171_reg_rep__1_0[5]),
        .O(\tmp_113_reg_1240[7]_i_17_n_7 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_113_reg_1240[7]_i_18 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[2]),
        .I1(cnv_45_V_V_dout[6]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[1]),
        .I3(cnv_45_V_V_dout[7]),
        .O(\tmp_113_reg_1240[7]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_113_reg_1240[7]_i_19 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[1]),
        .I1(cnv_45_V_V_dout[5]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[2]),
        .I3(cnv_45_V_V_dout[6]),
        .I4(cnv_45_V_V_dout[7]),
        .I5(tmp_98_reg_1171_reg_rep__1_0[0]),
        .O(\tmp_113_reg_1240[7]_i_19_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_113_reg_1240[7]_i_20 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[1]),
        .I1(cnv_45_V_V_dout[6]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[2]),
        .I3(cnv_45_V_V_dout[7]),
        .O(\tmp_113_reg_1240[7]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_113_reg_1240[7]_i_21 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[0]),
        .I1(cnv_45_V_V_dout[5]),
        .I2(cnv_45_V_V_dout[7]),
        .I3(tmp_98_reg_1171_reg_rep__1_0[1]),
        .I4(cnv_45_V_V_dout[6]),
        .I5(tmp_98_reg_1171_reg_rep__1_0[2]),
        .O(\tmp_113_reg_1240[7]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_113_reg_1240[7]_i_22 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[5]),
        .I1(cnv_45_V_V_dout[4]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[4]),
        .I3(cnv_45_V_V_dout[5]),
        .I4(cnv_45_V_V_dout[6]),
        .I5(tmp_98_reg_1171_reg_rep__1_0[3]),
        .O(\tmp_113_reg_1240[7]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_113_reg_1240[7]_i_23 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[5]),
        .I1(cnv_45_V_V_dout[3]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[4]),
        .I3(cnv_45_V_V_dout[4]),
        .I4(cnv_45_V_V_dout[5]),
        .I5(tmp_98_reg_1171_reg_rep__1_0[3]),
        .O(\tmp_113_reg_1240[7]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_113_reg_1240[7]_i_24 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[5]),
        .I1(cnv_45_V_V_dout[2]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[4]),
        .I3(cnv_45_V_V_dout[3]),
        .I4(cnv_45_V_V_dout[4]),
        .I5(tmp_98_reg_1171_reg_rep__1_0[3]),
        .O(\tmp_113_reg_1240[7]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_113_reg_1240[7]_i_25 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[5]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[4]),
        .I3(cnv_45_V_V_dout[2]),
        .I4(cnv_45_V_V_dout[3]),
        .I5(tmp_98_reg_1171_reg_rep__1_0[3]),
        .O(\tmp_113_reg_1240[7]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_113_reg_1240[7]_i_26 
       (.I0(\tmp_113_reg_1240[7]_i_22_n_7 ),
        .I1(cnv_45_V_V_dout[6]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[4]),
        .I3(cnv_45_V_V_dout[5]),
        .I4(tmp_98_reg_1171_reg_rep__1_0[5]),
        .I5(\tmp_113_reg_1240_reg[7]_i_11_3 ),
        .O(\tmp_113_reg_1240[7]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_113_reg_1240[7]_i_27 
       (.I0(\tmp_113_reg_1240[7]_i_23_n_7 ),
        .I1(cnv_45_V_V_dout[5]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[4]),
        .I3(cnv_45_V_V_dout[4]),
        .I4(tmp_98_reg_1171_reg_rep__1_0[5]),
        .I5(\tmp_113_reg_1240_reg[7]_i_11_2 ),
        .O(\tmp_113_reg_1240[7]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_113_reg_1240[7]_i_28 
       (.I0(\tmp_113_reg_1240[7]_i_24_n_7 ),
        .I1(cnv_45_V_V_dout[4]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[4]),
        .I3(cnv_45_V_V_dout[3]),
        .I4(tmp_98_reg_1171_reg_rep__1_0[5]),
        .I5(\tmp_113_reg_1240_reg[7]_i_11_1 ),
        .O(\tmp_113_reg_1240[7]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_113_reg_1240[7]_i_29 
       (.I0(\tmp_113_reg_1240[7]_i_25_n_7 ),
        .I1(tmp_98_reg_1171_reg_rep__1_0[5]),
        .I2(cnv_45_V_V_dout[2]),
        .I3(\tmp_113_reg_1240_reg[7]_i_11_0 ),
        .I4(cnv_45_V_V_dout[4]),
        .I5(tmp_98_reg_1171_reg_rep__1_0[3]),
        .O(\tmp_113_reg_1240[7]_i_29_n_7 ));
  FDRE \tmp_113_reg_1240_reg[0] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_113_reg_1240_reg[7]_0 [0]),
        .Q(tmp_113_reg_1240[0]),
        .R(1'b0));
  FDRE \tmp_113_reg_1240_reg[1] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_113_reg_1240_reg[7]_0 [1]),
        .Q(tmp_113_reg_1240[1]),
        .R(1'b0));
  FDRE \tmp_113_reg_1240_reg[2] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_113_reg_1240_reg[7]_0 [2]),
        .Q(tmp_113_reg_1240[2]),
        .R(1'b0));
  FDRE \tmp_113_reg_1240_reg[3] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_113_reg_1240_reg[7]_0 [3]),
        .Q(tmp_113_reg_1240[3]),
        .R(1'b0));
  FDRE \tmp_113_reg_1240_reg[4] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_113_reg_1240_reg[7]_0 [4]),
        .Q(tmp_113_reg_1240[4]),
        .R(1'b0));
  FDRE \tmp_113_reg_1240_reg[5] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_113_reg_1240_reg[7]_0 [5]),
        .Q(tmp_113_reg_1240[5]),
        .R(1'b0));
  FDRE \tmp_113_reg_1240_reg[6] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_113_reg_1240_reg[7]_0 [6]),
        .Q(tmp_113_reg_1240[6]),
        .R(1'b0));
  FDRE \tmp_113_reg_1240_reg[7] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_113_reg_1240_reg[7]_0 [7]),
        .Q(tmp_113_reg_1240[7]),
        .R(1'b0));
  CARRY4 \tmp_113_reg_1240_reg[7]_i_10 
       (.CI(\tmp_359_reg_1245_reg[0]_i_3_n_7 ),
        .CO({\NLW_tmp_113_reg_1240_reg[7]_i_10_CO_UNCONNECTED [3],tmp_98_reg_1171_reg_rep__1_6,\NLW_tmp_113_reg_1240_reg[7]_i_10_CO_UNCONNECTED [1],\tmp_113_reg_1240_reg[7]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_113_reg_1240[7]_i_18_n_7 ,\tmp_113_reg_1240[7]_i_19_n_7 }),
        .O({\NLW_tmp_113_reg_1240_reg[7]_i_10_O_UNCONNECTED [3:2],tmp_98_reg_1171_reg_rep__1_7}),
        .S({1'b0,1'b1,\tmp_113_reg_1240[7]_i_20_n_7 ,\tmp_113_reg_1240[7]_i_21_n_7 }));
  CARRY4 \tmp_113_reg_1240_reg[7]_i_11 
       (.CI(\tmp_113_reg_1240[3]_i_9 ),
        .CO({\tmp_113_reg_1240_reg[7]_i_11_n_7 ,\tmp_113_reg_1240_reg[7]_i_11_n_8 ,\tmp_113_reg_1240_reg[7]_i_11_n_9 ,\tmp_113_reg_1240_reg[7]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_113_reg_1240[7]_i_22_n_7 ,\tmp_113_reg_1240[7]_i_23_n_7 ,\tmp_113_reg_1240[7]_i_24_n_7 ,\tmp_113_reg_1240[7]_i_25_n_7 }),
        .O(tmp_98_reg_1171_reg_rep__1_4),
        .S({\tmp_113_reg_1240[7]_i_26_n_7 ,\tmp_113_reg_1240[7]_i_27_n_7 ,\tmp_113_reg_1240[7]_i_28_n_7 ,\tmp_113_reg_1240[7]_i_29_n_7 }));
  CARRY4 \tmp_113_reg_1240_reg[7]_i_9 
       (.CI(\tmp_113_reg_1240_reg[7]_i_11_n_7 ),
        .CO({\NLW_tmp_113_reg_1240_reg[7]_i_9_CO_UNCONNECTED [3],tmp_98_reg_1171_reg_rep__1_8,\NLW_tmp_113_reg_1240_reg[7]_i_9_CO_UNCONNECTED [1],\tmp_113_reg_1240_reg[7]_i_9_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_113_reg_1240[7]_i_14_n_7 ,\tmp_113_reg_1240[7]_i_15_n_7 }),
        .O({\NLW_tmp_113_reg_1240_reg[7]_i_9_O_UNCONNECTED [3:2],tmp_98_reg_1171_reg_rep__1_9}),
        .S({1'b0,1'b1,\tmp_113_reg_1240[7]_i_16_n_7 ,\tmp_113_reg_1240[7]_i_17_n_7 }));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_118_reg_1255[3]_i_12 
       (.I0(tmp_98_reg_1171_reg_4[0]),
        .I1(tmp_98_reg_1171_reg_5[1]),
        .O(\tmp_118_reg_1255[3]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_118_reg_1255[3]_i_13 
       (.I0(tmp_98_reg_1171_reg_0[3]),
        .I1(cnv_45_V_V_dout[3]),
        .I2(tmp_98_reg_1171_reg_0[5]),
        .I3(cnv_45_V_V_dout[1]),
        .I4(tmp_98_reg_1171_reg_0[4]),
        .I5(cnv_45_V_V_dout[2]),
        .O(tmp_98_reg_1171_reg_2[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_118_reg_1255[3]_i_14 
       (.I0(tmp_98_reg_1171_reg_0[4]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_0[5]),
        .I3(cnv_45_V_V_dout[0]),
        .O(tmp_98_reg_1171_reg_2[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_118_reg_1255[3]_i_18 
       (.I0(tmp_98_reg_1171_reg_0[3]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_0[4]),
        .I3(cnv_45_V_V_dout[0]),
        .O(tmp_98_reg_1171_reg_13));
  LUT4 #(
    .INIT(16'h7007)) 
    \tmp_118_reg_1255[3]_i_4 
       (.I0(tmp_98_reg_1171_reg_0[6]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_4[0]),
        .I3(tmp_98_reg_1171_reg_5[1]),
        .O(tmp_98_reg_1171_reg_3[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_118_reg_1255[3]_i_5 
       (.I0(\tmp_362_reg_1260_reg[0]_0 [3]),
        .I1(tmp_98_reg_1171_reg_5[0]),
        .O(tmp_98_reg_1171_reg_3[0]));
  LUT6 #(
    .INIT(64'h6A95956A956A6A95)) 
    \tmp_118_reg_1255[3]_i_8 
       (.I0(tmp_98_reg_1171_reg_3[1]),
        .I1(tmp_98_reg_1171_reg_0[6]),
        .I2(cnv_45_V_V_dout[2]),
        .I3(tmp_98_reg_1171_reg_7[0]),
        .I4(tmp_98_reg_1171_reg_4[1]),
        .I5(\tmp_118_reg_1255[3]_i_12_n_7 ),
        .O(tmp_98_reg_1171_reg_14));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_118_reg_1255[7]_i_14 
       (.I0(tmp_98_reg_1171_reg_0[5]),
        .I1(cnv_45_V_V_dout[6]),
        .I2(tmp_98_reg_1171_reg_0[4]),
        .I3(cnv_45_V_V_dout[7]),
        .O(\tmp_118_reg_1255[7]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_118_reg_1255[7]_i_15 
       (.I0(tmp_98_reg_1171_reg_0[4]),
        .I1(cnv_45_V_V_dout[5]),
        .I2(tmp_98_reg_1171_reg_0[5]),
        .I3(cnv_45_V_V_dout[6]),
        .I4(cnv_45_V_V_dout[7]),
        .I5(tmp_98_reg_1171_reg_0[3]),
        .O(\tmp_118_reg_1255[7]_i_15_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_118_reg_1255[7]_i_16 
       (.I0(tmp_98_reg_1171_reg_0[4]),
        .I1(cnv_45_V_V_dout[6]),
        .I2(tmp_98_reg_1171_reg_0[5]),
        .I3(cnv_45_V_V_dout[7]),
        .O(\tmp_118_reg_1255[7]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_118_reg_1255[7]_i_17 
       (.I0(tmp_98_reg_1171_reg_0[3]),
        .I1(cnv_45_V_V_dout[5]),
        .I2(cnv_45_V_V_dout[7]),
        .I3(tmp_98_reg_1171_reg_0[4]),
        .I4(cnv_45_V_V_dout[6]),
        .I5(tmp_98_reg_1171_reg_0[5]),
        .O(\tmp_118_reg_1255[7]_i_17_n_7 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \tmp_118_reg_1255[7]_i_18 
       (.I0(tmp_98_reg_1171_reg_0[2]),
        .I1(cnv_45_V_V_dout[6]),
        .I2(tmp_98_reg_1171_reg_0[1]),
        .I3(cnv_45_V_V_dout[7]),
        .O(\tmp_118_reg_1255[7]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h8000EAC0EAC0EAC0)) 
    \tmp_118_reg_1255[7]_i_19 
       (.I0(tmp_98_reg_1171_reg_0[1]),
        .I1(cnv_45_V_V_dout[5]),
        .I2(tmp_98_reg_1171_reg_0[2]),
        .I3(cnv_45_V_V_dout[6]),
        .I4(cnv_45_V_V_dout[7]),
        .I5(tmp_98_reg_1171_reg_0[0]),
        .O(\tmp_118_reg_1255[7]_i_19_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \tmp_118_reg_1255[7]_i_20 
       (.I0(tmp_98_reg_1171_reg_0[1]),
        .I1(cnv_45_V_V_dout[6]),
        .I2(tmp_98_reg_1171_reg_0[2]),
        .I3(cnv_45_V_V_dout[7]),
        .O(\tmp_118_reg_1255[7]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h2F4C43B350FF0FFF)) 
    \tmp_118_reg_1255[7]_i_21 
       (.I0(tmp_98_reg_1171_reg_0[0]),
        .I1(cnv_45_V_V_dout[5]),
        .I2(cnv_45_V_V_dout[7]),
        .I3(tmp_98_reg_1171_reg_0[1]),
        .I4(cnv_45_V_V_dout[6]),
        .I5(tmp_98_reg_1171_reg_0[2]),
        .O(\tmp_118_reg_1255[7]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_118_reg_1255[7]_i_22 
       (.I0(tmp_98_reg_1171_reg_0[5]),
        .I1(cnv_45_V_V_dout[4]),
        .I2(tmp_98_reg_1171_reg_0[4]),
        .I3(cnv_45_V_V_dout[5]),
        .I4(cnv_45_V_V_dout[6]),
        .I5(tmp_98_reg_1171_reg_0[3]),
        .O(\tmp_118_reg_1255[7]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_118_reg_1255[7]_i_23 
       (.I0(tmp_98_reg_1171_reg_0[5]),
        .I1(cnv_45_V_V_dout[3]),
        .I2(tmp_98_reg_1171_reg_0[4]),
        .I3(cnv_45_V_V_dout[4]),
        .I4(cnv_45_V_V_dout[5]),
        .I5(tmp_98_reg_1171_reg_0[3]),
        .O(\tmp_118_reg_1255[7]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_118_reg_1255[7]_i_24 
       (.I0(tmp_98_reg_1171_reg_0[5]),
        .I1(cnv_45_V_V_dout[2]),
        .I2(tmp_98_reg_1171_reg_0[4]),
        .I3(cnv_45_V_V_dout[3]),
        .I4(cnv_45_V_V_dout[4]),
        .I5(tmp_98_reg_1171_reg_0[3]),
        .O(\tmp_118_reg_1255[7]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_118_reg_1255[7]_i_25 
       (.I0(tmp_98_reg_1171_reg_0[5]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_0[4]),
        .I3(cnv_45_V_V_dout[2]),
        .I4(cnv_45_V_V_dout[3]),
        .I5(tmp_98_reg_1171_reg_0[3]),
        .O(\tmp_118_reg_1255[7]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_118_reg_1255[7]_i_26 
       (.I0(\tmp_118_reg_1255[7]_i_22_n_7 ),
        .I1(cnv_45_V_V_dout[6]),
        .I2(tmp_98_reg_1171_reg_0[4]),
        .I3(cnv_45_V_V_dout[5]),
        .I4(tmp_98_reg_1171_reg_0[5]),
        .I5(\tmp_118_reg_1255_reg[7]_i_11_3 ),
        .O(\tmp_118_reg_1255[7]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_118_reg_1255[7]_i_27 
       (.I0(\tmp_118_reg_1255[7]_i_23_n_7 ),
        .I1(cnv_45_V_V_dout[5]),
        .I2(tmp_98_reg_1171_reg_0[4]),
        .I3(cnv_45_V_V_dout[4]),
        .I4(tmp_98_reg_1171_reg_0[5]),
        .I5(\tmp_118_reg_1255_reg[7]_i_11_2 ),
        .O(\tmp_118_reg_1255[7]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_118_reg_1255[7]_i_28 
       (.I0(\tmp_118_reg_1255[7]_i_24_n_7 ),
        .I1(cnv_45_V_V_dout[4]),
        .I2(tmp_98_reg_1171_reg_0[4]),
        .I3(cnv_45_V_V_dout[3]),
        .I4(tmp_98_reg_1171_reg_0[5]),
        .I5(\tmp_118_reg_1255_reg[7]_i_11_1 ),
        .O(\tmp_118_reg_1255[7]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_118_reg_1255[7]_i_29 
       (.I0(\tmp_118_reg_1255[7]_i_25_n_7 ),
        .I1(tmp_98_reg_1171_reg_0[5]),
        .I2(cnv_45_V_V_dout[2]),
        .I3(\tmp_118_reg_1255_reg[7]_i_11_0 ),
        .I4(cnv_45_V_V_dout[4]),
        .I5(tmp_98_reg_1171_reg_0[3]),
        .O(\tmp_118_reg_1255[7]_i_29_n_7 ));
  FDRE \tmp_118_reg_1255_reg[0] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_118_reg_1255_reg[7]_0 [0]),
        .Q(tmp_118_reg_1255[0]),
        .R(1'b0));
  FDRE \tmp_118_reg_1255_reg[1] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_118_reg_1255_reg[7]_0 [1]),
        .Q(tmp_118_reg_1255[1]),
        .R(1'b0));
  FDRE \tmp_118_reg_1255_reg[2] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_118_reg_1255_reg[7]_0 [2]),
        .Q(tmp_118_reg_1255[2]),
        .R(1'b0));
  FDRE \tmp_118_reg_1255_reg[3] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_118_reg_1255_reg[7]_0 [3]),
        .Q(tmp_118_reg_1255[3]),
        .R(1'b0));
  FDRE \tmp_118_reg_1255_reg[4] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_118_reg_1255_reg[7]_0 [4]),
        .Q(tmp_118_reg_1255[4]),
        .R(1'b0));
  FDRE \tmp_118_reg_1255_reg[5] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_118_reg_1255_reg[7]_0 [5]),
        .Q(tmp_118_reg_1255[5]),
        .R(1'b0));
  FDRE \tmp_118_reg_1255_reg[6] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_118_reg_1255_reg[7]_0 [6]),
        .Q(tmp_118_reg_1255[6]),
        .R(1'b0));
  FDRE \tmp_118_reg_1255_reg[7] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(\tmp_118_reg_1255_reg[7]_0 [7]),
        .Q(tmp_118_reg_1255[7]),
        .R(1'b0));
  CARRY4 \tmp_118_reg_1255_reg[7]_i_10 
       (.CI(\tmp_362_reg_1260_reg[0]_i_3_n_7 ),
        .CO({\NLW_tmp_118_reg_1255_reg[7]_i_10_CO_UNCONNECTED [3],tmp_98_reg_1171_reg_6,\NLW_tmp_118_reg_1255_reg[7]_i_10_CO_UNCONNECTED [1],\tmp_118_reg_1255_reg[7]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_118_reg_1255[7]_i_18_n_7 ,\tmp_118_reg_1255[7]_i_19_n_7 }),
        .O({\NLW_tmp_118_reg_1255_reg[7]_i_10_O_UNCONNECTED [3:2],tmp_98_reg_1171_reg_7}),
        .S({1'b0,1'b1,\tmp_118_reg_1255[7]_i_20_n_7 ,\tmp_118_reg_1255[7]_i_21_n_7 }));
  CARRY4 \tmp_118_reg_1255_reg[7]_i_11 
       (.CI(\tmp_118_reg_1255[3]_i_9 ),
        .CO({\tmp_118_reg_1255_reg[7]_i_11_n_7 ,\tmp_118_reg_1255_reg[7]_i_11_n_8 ,\tmp_118_reg_1255_reg[7]_i_11_n_9 ,\tmp_118_reg_1255_reg[7]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_118_reg_1255[7]_i_22_n_7 ,\tmp_118_reg_1255[7]_i_23_n_7 ,\tmp_118_reg_1255[7]_i_24_n_7 ,\tmp_118_reg_1255[7]_i_25_n_7 }),
        .O(tmp_98_reg_1171_reg_4),
        .S({\tmp_118_reg_1255[7]_i_26_n_7 ,\tmp_118_reg_1255[7]_i_27_n_7 ,\tmp_118_reg_1255[7]_i_28_n_7 ,\tmp_118_reg_1255[7]_i_29_n_7 }));
  CARRY4 \tmp_118_reg_1255_reg[7]_i_9 
       (.CI(\tmp_118_reg_1255_reg[7]_i_11_n_7 ),
        .CO({\NLW_tmp_118_reg_1255_reg[7]_i_9_CO_UNCONNECTED [3],tmp_98_reg_1171_reg_8,\NLW_tmp_118_reg_1255_reg[7]_i_9_CO_UNCONNECTED [1],\tmp_118_reg_1255_reg[7]_i_9_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_118_reg_1255[7]_i_14_n_7 ,\tmp_118_reg_1255[7]_i_15_n_7 }),
        .O({\NLW_tmp_118_reg_1255_reg[7]_i_9_O_UNCONNECTED [3:2],tmp_98_reg_1171_reg_9}),
        .S({1'b0,1'b1,\tmp_118_reg_1255[7]_i_16_n_7 ,\tmp_118_reg_1255[7]_i_17_n_7 }));
  FDRE \tmp_227_1_reg_1235_reg[0] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(tmp_227_1_fu_558_p2),
        .Q(tmp_227_1_reg_1235),
        .R(1'b0));
  FDRE \tmp_227_2_reg_1250_reg[0] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(tmp_227_2_fu_628_p2),
        .Q(tmp_227_2_reg_1250),
        .R(1'b0));
  FDRE \tmp_227_3_reg_1265_reg[0] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(tmp_227_3_fu_698_p2),
        .Q(tmp_227_3_reg_1265),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00F700F7000000F7)) 
    \tmp_353_reg_1215[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_7),
        .I1(tmp_100_reg_1176_pp0_iter3_reg),
        .I2(cnv_46PRL_V_V_full_n),
        .I3(\exitcond_flatten6_reg_1149_pp0_iter1_reg_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(cnv_45_V_V_empty_n),
        .O(tmp_101_reg_12100));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_353_reg_1215[0]_i_11 
       (.I0(DOADO[2]),
        .I1(cnv_45_V_V_dout[4]),
        .I2(DOADO[1]),
        .I3(cnv_45_V_V_dout[5]),
        .I4(DOADO[0]),
        .I5(cnv_45_V_V_dout[6]),
        .O(\tmp_353_reg_1215[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_353_reg_1215[0]_i_12 
       (.I0(DOADO[2]),
        .I1(cnv_45_V_V_dout[3]),
        .I2(DOADO[1]),
        .I3(cnv_45_V_V_dout[4]),
        .I4(DOADO[0]),
        .I5(cnv_45_V_V_dout[5]),
        .O(\tmp_353_reg_1215[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_353_reg_1215[0]_i_13 
       (.I0(DOADO[2]),
        .I1(cnv_45_V_V_dout[2]),
        .I2(DOADO[1]),
        .I3(cnv_45_V_V_dout[3]),
        .I4(DOADO[0]),
        .I5(cnv_45_V_V_dout[4]),
        .O(\tmp_353_reg_1215[0]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_353_reg_1215[0]_i_14 
       (.I0(DOADO[2]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(DOADO[1]),
        .I3(cnv_45_V_V_dout[2]),
        .I4(DOADO[0]),
        .I5(cnv_45_V_V_dout[3]),
        .O(\tmp_353_reg_1215[0]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_353_reg_1215[0]_i_15 
       (.I0(\tmp_353_reg_1215[0]_i_11_n_7 ),
        .I1(cnv_45_V_V_dout[6]),
        .I2(DOADO[1]),
        .I3(cnv_45_V_V_dout[5]),
        .I4(DOADO[2]),
        .I5(\tmp_353_reg_1215_reg[0]_i_4_3 ),
        .O(\tmp_353_reg_1215[0]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_353_reg_1215[0]_i_16 
       (.I0(\tmp_353_reg_1215[0]_i_12_n_7 ),
        .I1(cnv_45_V_V_dout[5]),
        .I2(DOADO[1]),
        .I3(cnv_45_V_V_dout[4]),
        .I4(DOADO[2]),
        .I5(\tmp_353_reg_1215_reg[0]_i_4_2 ),
        .O(\tmp_353_reg_1215[0]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_353_reg_1215[0]_i_17 
       (.I0(\tmp_353_reg_1215[0]_i_13_n_7 ),
        .I1(cnv_45_V_V_dout[4]),
        .I2(DOADO[1]),
        .I3(cnv_45_V_V_dout[3]),
        .I4(DOADO[2]),
        .I5(\tmp_353_reg_1215_reg[0]_i_4_1 ),
        .O(\tmp_353_reg_1215[0]_i_17_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_353_reg_1215[0]_i_18 
       (.I0(\tmp_353_reg_1215[0]_i_14_n_7 ),
        .I1(DOADO[2]),
        .I2(cnv_45_V_V_dout[2]),
        .I3(\tmp_353_reg_1215_reg[0]_i_4_0 ),
        .I4(DOADO[0]),
        .I5(cnv_45_V_V_dout[4]),
        .O(\tmp_353_reg_1215[0]_i_18_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_353_reg_1215[0]_i_20 
       (.I0(DOADO[1]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(DOADO[2]),
        .I3(cnv_45_V_V_dout[0]),
        .O(tmp_98_reg_1171_reg_rep_8));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_353_reg_1215[0]_i_27 
       (.I0(DOADO[3]),
        .I1(cnv_45_V_V_dout[3]),
        .I2(DOADO[5]),
        .I3(cnv_45_V_V_dout[1]),
        .I4(DOADO[4]),
        .I5(cnv_45_V_V_dout[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_353_reg_1215[0]_i_28 
       (.I0(DOADO[4]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(DOADO[5]),
        .I3(cnv_45_V_V_dout[0]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_353_reg_1215[0]_i_3 
       (.I0(tmp_98_reg_1171_reg_rep_1[0]),
        .I1(\tmp_353_reg_1215_reg[0]_0 [3]),
        .O(\tmp_353_reg_1215[0]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_353_reg_1215[0]_i_32 
       (.I0(DOADO[3]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(DOADO[4]),
        .I3(cnv_45_V_V_dout[0]),
        .O(S));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_353_reg_1215[0]_i_6 
       (.I0(\tmp_353_reg_1215_reg[0]_0 [3]),
        .I1(tmp_98_reg_1171_reg_rep_1[0]),
        .I2(DOADO[6]),
        .I3(cnv_45_V_V_dout[0]),
        .O(\tmp_353_reg_1215[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_353_reg_1215[0]_i_7 
       (.I0(\tmp_353_reg_1215_reg[0]_i_4_n_13 ),
        .I1(\tmp_353_reg_1215_reg[0]_0 [2]),
        .O(\tmp_353_reg_1215[0]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_353_reg_1215[0]_i_8 
       (.I0(\tmp_353_reg_1215_reg[0]_i_4_n_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_0 [1]),
        .O(\tmp_353_reg_1215[0]_i_8_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_353_reg_1215[0]_i_9 
       (.I0(\tmp_353_reg_1215_reg[0]_1 ),
        .I1(\tmp_353_reg_1215_reg[0]_0 [0]),
        .O(\tmp_353_reg_1215[0]_i_9_n_7 ));
  FDRE \tmp_353_reg_1215_reg[0] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(p_0_in),
        .Q(tmp_353_reg_1215),
        .R(1'b0));
  CARRY4 \tmp_353_reg_1215_reg[0]_i_2 
       (.CI(1'b0),
        .CO({tmp_98_reg_1171_reg_rep_6,\tmp_353_reg_1215_reg[0]_i_2_n_8 ,\tmp_353_reg_1215_reg[0]_i_2_n_9 ,\tmp_353_reg_1215_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_353_reg_1215[0]_i_3_n_7 ,\tmp_353_reg_1215_reg[0]_i_4_n_13 ,\tmp_353_reg_1215_reg[0]_i_4_n_14 ,\tmp_353_reg_1215_reg[0]_1 }),
        .O({p_0_in,tmp_98_reg_1171_reg_rep_7,\NLW_tmp_353_reg_1215_reg[0]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_353_reg_1215[0]_i_6_n_7 ,\tmp_353_reg_1215[0]_i_7_n_7 ,\tmp_353_reg_1215[0]_i_8_n_7 ,\tmp_353_reg_1215[0]_i_9_n_7 }));
  CARRY4 \tmp_353_reg_1215_reg[0]_i_4 
       (.CI(CO),
        .CO({\tmp_353_reg_1215_reg[0]_i_4_n_7 ,\tmp_353_reg_1215_reg[0]_i_4_n_8 ,\tmp_353_reg_1215_reg[0]_i_4_n_9 ,\tmp_353_reg_1215_reg[0]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_353_reg_1215[0]_i_11_n_7 ,\tmp_353_reg_1215[0]_i_12_n_7 ,\tmp_353_reg_1215[0]_i_13_n_7 ,\tmp_353_reg_1215[0]_i_14_n_7 }),
        .O({tmp_98_reg_1171_reg_rep_1,\tmp_353_reg_1215_reg[0]_i_4_n_13 ,\tmp_353_reg_1215_reg[0]_i_4_n_14 }),
        .S({\tmp_353_reg_1215[0]_i_15_n_7 ,\tmp_353_reg_1215[0]_i_16_n_7 ,\tmp_353_reg_1215[0]_i_17_n_7 ,\tmp_353_reg_1215[0]_i_18_n_7 }));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_356_reg_1230[0]_i_10 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[2]),
        .I1(cnv_45_V_V_dout[3]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[1]),
        .I3(cnv_45_V_V_dout[4]),
        .I4(cnv_45_V_V_dout[5]),
        .I5(tmp_98_reg_1171_reg_rep__0_0[0]),
        .O(\tmp_356_reg_1230[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_356_reg_1230[0]_i_11 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[2]),
        .I1(cnv_45_V_V_dout[2]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[1]),
        .I3(cnv_45_V_V_dout[3]),
        .I4(cnv_45_V_V_dout[4]),
        .I5(tmp_98_reg_1171_reg_rep__0_0[0]),
        .O(\tmp_356_reg_1230[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_356_reg_1230[0]_i_12 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[2]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[1]),
        .I3(cnv_45_V_V_dout[2]),
        .I4(cnv_45_V_V_dout[3]),
        .I5(tmp_98_reg_1171_reg_rep__0_0[0]),
        .O(\tmp_356_reg_1230[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_356_reg_1230[0]_i_13 
       (.I0(\tmp_356_reg_1230[0]_i_9_n_7 ),
        .I1(cnv_45_V_V_dout[6]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[1]),
        .I3(cnv_45_V_V_dout[5]),
        .I4(tmp_98_reg_1171_reg_rep__0_0[2]),
        .I5(\tmp_356_reg_1230_reg[0]_i_3_3 ),
        .O(\tmp_356_reg_1230[0]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_356_reg_1230[0]_i_14 
       (.I0(\tmp_356_reg_1230[0]_i_10_n_7 ),
        .I1(cnv_45_V_V_dout[5]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[1]),
        .I3(cnv_45_V_V_dout[4]),
        .I4(tmp_98_reg_1171_reg_rep__0_0[2]),
        .I5(\tmp_356_reg_1230_reg[0]_i_3_2 ),
        .O(\tmp_356_reg_1230[0]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_356_reg_1230[0]_i_15 
       (.I0(\tmp_356_reg_1230[0]_i_11_n_7 ),
        .I1(cnv_45_V_V_dout[4]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[1]),
        .I3(cnv_45_V_V_dout[3]),
        .I4(tmp_98_reg_1171_reg_rep__0_0[2]),
        .I5(\tmp_356_reg_1230_reg[0]_i_3_1 ),
        .O(\tmp_356_reg_1230[0]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_356_reg_1230[0]_i_16 
       (.I0(\tmp_356_reg_1230[0]_i_12_n_7 ),
        .I1(tmp_98_reg_1171_reg_rep__0_0[2]),
        .I2(cnv_45_V_V_dout[2]),
        .I3(\tmp_356_reg_1230_reg[0]_i_3_0 ),
        .I4(cnv_45_V_V_dout[4]),
        .I5(tmp_98_reg_1171_reg_rep__0_0[0]),
        .O(\tmp_356_reg_1230[0]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_356_reg_1230[0]_i_17 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[0]),
        .I1(cnv_45_V_V_dout[3]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[2]),
        .I3(cnv_45_V_V_dout[1]),
        .I4(tmp_98_reg_1171_reg_rep__0_0[1]),
        .I5(cnv_45_V_V_dout[2]),
        .O(tmp_98_reg_1171_reg_rep__0_1[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_356_reg_1230[0]_i_18 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[1]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[2]),
        .I3(cnv_45_V_V_dout[0]),
        .O(tmp_98_reg_1171_reg_rep__0_1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_356_reg_1230[0]_i_2 
       (.I0(tmp_98_reg_1171_reg_rep__0_5[0]),
        .I1(\tmp_356_reg_1230_reg[0]_0 [3]),
        .O(\tmp_356_reg_1230[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_356_reg_1230[0]_i_22 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[0]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[1]),
        .I3(cnv_45_V_V_dout[0]),
        .O(tmp_98_reg_1171_reg_rep__0_12));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_356_reg_1230[0]_i_5 
       (.I0(\tmp_356_reg_1230_reg[0]_0 [3]),
        .I1(tmp_98_reg_1171_reg_rep__0_5[0]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[6]),
        .I3(cnv_45_V_V_dout[0]),
        .O(\tmp_356_reg_1230[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_356_reg_1230[0]_i_6 
       (.I0(\tmp_356_reg_1230_reg[0]_i_3_n_13 ),
        .I1(\tmp_356_reg_1230_reg[0]_0 [2]),
        .O(\tmp_356_reg_1230[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_356_reg_1230[0]_i_7 
       (.I0(\tmp_356_reg_1230_reg[0]_i_3_n_14 ),
        .I1(\tmp_356_reg_1230_reg[0]_0 [1]),
        .O(\tmp_356_reg_1230[0]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_356_reg_1230[0]_i_8 
       (.I0(\tmp_356_reg_1230_reg[0]_2 ),
        .I1(\tmp_356_reg_1230_reg[0]_0 [0]),
        .O(tmp_357_fu_530_p1__0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_356_reg_1230[0]_i_9 
       (.I0(tmp_98_reg_1171_reg_rep__0_0[2]),
        .I1(cnv_45_V_V_dout[4]),
        .I2(tmp_98_reg_1171_reg_rep__0_0[1]),
        .I3(cnv_45_V_V_dout[5]),
        .I4(cnv_45_V_V_dout[6]),
        .I5(tmp_98_reg_1171_reg_rep__0_0[0]),
        .O(\tmp_356_reg_1230[0]_i_9_n_7 ));
  FDRE \tmp_356_reg_1230_reg[0] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(tmp_357_fu_530_p1),
        .Q(tmp_356_reg_1230),
        .R(1'b0));
  CARRY4 \tmp_356_reg_1230_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_98_reg_1171_reg_rep__0_10,\tmp_356_reg_1230_reg[0]_i_1_n_8 ,\tmp_356_reg_1230_reg[0]_i_1_n_9 ,\tmp_356_reg_1230_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_356_reg_1230[0]_i_2_n_7 ,\tmp_356_reg_1230_reg[0]_i_3_n_13 ,\tmp_356_reg_1230_reg[0]_i_3_n_14 ,\tmp_356_reg_1230_reg[0]_2 }),
        .O({tmp_357_fu_530_p1,tmp_98_reg_1171_reg_rep__0_11,\NLW_tmp_356_reg_1230_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_356_reg_1230[0]_i_5_n_7 ,\tmp_356_reg_1230[0]_i_6_n_7 ,\tmp_356_reg_1230[0]_i_7_n_7 ,tmp_357_fu_530_p1__0}));
  CARRY4 \tmp_356_reg_1230_reg[0]_i_3 
       (.CI(\tmp_356_reg_1230_reg[0]_1 ),
        .CO({\tmp_356_reg_1230_reg[0]_i_3_n_7 ,\tmp_356_reg_1230_reg[0]_i_3_n_8 ,\tmp_356_reg_1230_reg[0]_i_3_n_9 ,\tmp_356_reg_1230_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_356_reg_1230[0]_i_9_n_7 ,\tmp_356_reg_1230[0]_i_10_n_7 ,\tmp_356_reg_1230[0]_i_11_n_7 ,\tmp_356_reg_1230[0]_i_12_n_7 }),
        .O({tmp_98_reg_1171_reg_rep__0_5,\tmp_356_reg_1230_reg[0]_i_3_n_13 ,\tmp_356_reg_1230_reg[0]_i_3_n_14 }),
        .S({\tmp_356_reg_1230[0]_i_13_n_7 ,\tmp_356_reg_1230[0]_i_14_n_7 ,\tmp_356_reg_1230[0]_i_15_n_7 ,\tmp_356_reg_1230[0]_i_16_n_7 }));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_359_reg_1245[0]_i_10 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[2]),
        .I1(cnv_45_V_V_dout[3]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[1]),
        .I3(cnv_45_V_V_dout[4]),
        .I4(cnv_45_V_V_dout[5]),
        .I5(tmp_98_reg_1171_reg_rep__1_0[0]),
        .O(\tmp_359_reg_1245[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_359_reg_1245[0]_i_11 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[2]),
        .I1(cnv_45_V_V_dout[2]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[1]),
        .I3(cnv_45_V_V_dout[3]),
        .I4(cnv_45_V_V_dout[4]),
        .I5(tmp_98_reg_1171_reg_rep__1_0[0]),
        .O(\tmp_359_reg_1245[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_359_reg_1245[0]_i_12 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[2]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[1]),
        .I3(cnv_45_V_V_dout[2]),
        .I4(cnv_45_V_V_dout[3]),
        .I5(tmp_98_reg_1171_reg_rep__1_0[0]),
        .O(\tmp_359_reg_1245[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_359_reg_1245[0]_i_13 
       (.I0(\tmp_359_reg_1245[0]_i_9_n_7 ),
        .I1(cnv_45_V_V_dout[6]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[1]),
        .I3(cnv_45_V_V_dout[5]),
        .I4(tmp_98_reg_1171_reg_rep__1_0[2]),
        .I5(\tmp_359_reg_1245_reg[0]_i_3_3 ),
        .O(\tmp_359_reg_1245[0]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_359_reg_1245[0]_i_14 
       (.I0(\tmp_359_reg_1245[0]_i_10_n_7 ),
        .I1(cnv_45_V_V_dout[5]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[1]),
        .I3(cnv_45_V_V_dout[4]),
        .I4(tmp_98_reg_1171_reg_rep__1_0[2]),
        .I5(\tmp_359_reg_1245_reg[0]_i_3_2 ),
        .O(\tmp_359_reg_1245[0]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_359_reg_1245[0]_i_15 
       (.I0(\tmp_359_reg_1245[0]_i_11_n_7 ),
        .I1(cnv_45_V_V_dout[4]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[1]),
        .I3(cnv_45_V_V_dout[3]),
        .I4(tmp_98_reg_1171_reg_rep__1_0[2]),
        .I5(\tmp_359_reg_1245_reg[0]_i_3_1 ),
        .O(\tmp_359_reg_1245[0]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_359_reg_1245[0]_i_16 
       (.I0(\tmp_359_reg_1245[0]_i_12_n_7 ),
        .I1(tmp_98_reg_1171_reg_rep__1_0[2]),
        .I2(cnv_45_V_V_dout[2]),
        .I3(\tmp_359_reg_1245_reg[0]_i_3_0 ),
        .I4(cnv_45_V_V_dout[4]),
        .I5(tmp_98_reg_1171_reg_rep__1_0[0]),
        .O(\tmp_359_reg_1245[0]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_359_reg_1245[0]_i_17 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[0]),
        .I1(cnv_45_V_V_dout[3]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[2]),
        .I3(cnv_45_V_V_dout[1]),
        .I4(tmp_98_reg_1171_reg_rep__1_0[1]),
        .I5(cnv_45_V_V_dout[2]),
        .O(tmp_98_reg_1171_reg_rep__1_1[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_359_reg_1245[0]_i_18 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[1]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[2]),
        .I3(cnv_45_V_V_dout[0]),
        .O(tmp_98_reg_1171_reg_rep__1_1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_359_reg_1245[0]_i_2 
       (.I0(tmp_98_reg_1171_reg_rep__1_5[0]),
        .I1(\tmp_359_reg_1245_reg[0]_0 [3]),
        .O(\tmp_359_reg_1245[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_359_reg_1245[0]_i_22 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[0]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[1]),
        .I3(cnv_45_V_V_dout[0]),
        .O(tmp_98_reg_1171_reg_rep__1_12));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_359_reg_1245[0]_i_5 
       (.I0(\tmp_359_reg_1245_reg[0]_0 [3]),
        .I1(tmp_98_reg_1171_reg_rep__1_5[0]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[6]),
        .I3(cnv_45_V_V_dout[0]),
        .O(\tmp_359_reg_1245[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_359_reg_1245[0]_i_6 
       (.I0(\tmp_359_reg_1245_reg[0]_i_3_n_13 ),
        .I1(\tmp_359_reg_1245_reg[0]_0 [2]),
        .O(\tmp_359_reg_1245[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_359_reg_1245[0]_i_7 
       (.I0(\tmp_359_reg_1245_reg[0]_i_3_n_14 ),
        .I1(\tmp_359_reg_1245_reg[0]_0 [1]),
        .O(\tmp_359_reg_1245[0]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_359_reg_1245[0]_i_8 
       (.I0(\tmp_359_reg_1245_reg[0]_2 ),
        .I1(\tmp_359_reg_1245_reg[0]_0 [0]),
        .O(tmp_360_fu_600_p1__0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_359_reg_1245[0]_i_9 
       (.I0(tmp_98_reg_1171_reg_rep__1_0[2]),
        .I1(cnv_45_V_V_dout[4]),
        .I2(tmp_98_reg_1171_reg_rep__1_0[1]),
        .I3(cnv_45_V_V_dout[5]),
        .I4(cnv_45_V_V_dout[6]),
        .I5(tmp_98_reg_1171_reg_rep__1_0[0]),
        .O(\tmp_359_reg_1245[0]_i_9_n_7 ));
  FDRE \tmp_359_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(tmp_360_fu_600_p1),
        .Q(tmp_359_reg_1245),
        .R(1'b0));
  CARRY4 \tmp_359_reg_1245_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_98_reg_1171_reg_rep__1_10,\tmp_359_reg_1245_reg[0]_i_1_n_8 ,\tmp_359_reg_1245_reg[0]_i_1_n_9 ,\tmp_359_reg_1245_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_359_reg_1245[0]_i_2_n_7 ,\tmp_359_reg_1245_reg[0]_i_3_n_13 ,\tmp_359_reg_1245_reg[0]_i_3_n_14 ,\tmp_359_reg_1245_reg[0]_2 }),
        .O({tmp_360_fu_600_p1,tmp_98_reg_1171_reg_rep__1_11,\NLW_tmp_359_reg_1245_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_359_reg_1245[0]_i_5_n_7 ,\tmp_359_reg_1245[0]_i_6_n_7 ,\tmp_359_reg_1245[0]_i_7_n_7 ,tmp_360_fu_600_p1__0}));
  CARRY4 \tmp_359_reg_1245_reg[0]_i_3 
       (.CI(\tmp_359_reg_1245_reg[0]_1 ),
        .CO({\tmp_359_reg_1245_reg[0]_i_3_n_7 ,\tmp_359_reg_1245_reg[0]_i_3_n_8 ,\tmp_359_reg_1245_reg[0]_i_3_n_9 ,\tmp_359_reg_1245_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_359_reg_1245[0]_i_9_n_7 ,\tmp_359_reg_1245[0]_i_10_n_7 ,\tmp_359_reg_1245[0]_i_11_n_7 ,\tmp_359_reg_1245[0]_i_12_n_7 }),
        .O({tmp_98_reg_1171_reg_rep__1_5,\tmp_359_reg_1245_reg[0]_i_3_n_13 ,\tmp_359_reg_1245_reg[0]_i_3_n_14 }),
        .S({\tmp_359_reg_1245[0]_i_13_n_7 ,\tmp_359_reg_1245[0]_i_14_n_7 ,\tmp_359_reg_1245[0]_i_15_n_7 ,\tmp_359_reg_1245[0]_i_16_n_7 }));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_362_reg_1260[0]_i_10 
       (.I0(tmp_98_reg_1171_reg_0[2]),
        .I1(cnv_45_V_V_dout[3]),
        .I2(tmp_98_reg_1171_reg_0[1]),
        .I3(cnv_45_V_V_dout[4]),
        .I4(cnv_45_V_V_dout[5]),
        .I5(tmp_98_reg_1171_reg_0[0]),
        .O(\tmp_362_reg_1260[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_362_reg_1260[0]_i_11 
       (.I0(tmp_98_reg_1171_reg_0[2]),
        .I1(cnv_45_V_V_dout[2]),
        .I2(tmp_98_reg_1171_reg_0[1]),
        .I3(cnv_45_V_V_dout[3]),
        .I4(cnv_45_V_V_dout[4]),
        .I5(tmp_98_reg_1171_reg_0[0]),
        .O(\tmp_362_reg_1260[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_362_reg_1260[0]_i_12 
       (.I0(tmp_98_reg_1171_reg_0[2]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_0[1]),
        .I3(cnv_45_V_V_dout[2]),
        .I4(cnv_45_V_V_dout[3]),
        .I5(tmp_98_reg_1171_reg_0[0]),
        .O(\tmp_362_reg_1260[0]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_362_reg_1260[0]_i_13 
       (.I0(\tmp_362_reg_1260[0]_i_9_n_7 ),
        .I1(cnv_45_V_V_dout[6]),
        .I2(tmp_98_reg_1171_reg_0[1]),
        .I3(cnv_45_V_V_dout[5]),
        .I4(tmp_98_reg_1171_reg_0[2]),
        .I5(\tmp_362_reg_1260_reg[0]_i_3_3 ),
        .O(\tmp_362_reg_1260[0]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_362_reg_1260[0]_i_14 
       (.I0(\tmp_362_reg_1260[0]_i_10_n_7 ),
        .I1(cnv_45_V_V_dout[5]),
        .I2(tmp_98_reg_1171_reg_0[1]),
        .I3(cnv_45_V_V_dout[4]),
        .I4(tmp_98_reg_1171_reg_0[2]),
        .I5(\tmp_362_reg_1260_reg[0]_i_3_2 ),
        .O(\tmp_362_reg_1260[0]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_362_reg_1260[0]_i_15 
       (.I0(\tmp_362_reg_1260[0]_i_11_n_7 ),
        .I1(cnv_45_V_V_dout[4]),
        .I2(tmp_98_reg_1171_reg_0[1]),
        .I3(cnv_45_V_V_dout[3]),
        .I4(tmp_98_reg_1171_reg_0[2]),
        .I5(\tmp_362_reg_1260_reg[0]_i_3_1 ),
        .O(\tmp_362_reg_1260[0]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_362_reg_1260[0]_i_16 
       (.I0(\tmp_362_reg_1260[0]_i_12_n_7 ),
        .I1(tmp_98_reg_1171_reg_0[2]),
        .I2(cnv_45_V_V_dout[2]),
        .I3(\tmp_362_reg_1260_reg[0]_i_3_0 ),
        .I4(cnv_45_V_V_dout[4]),
        .I5(tmp_98_reg_1171_reg_0[0]),
        .O(\tmp_362_reg_1260[0]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_362_reg_1260[0]_i_17 
       (.I0(tmp_98_reg_1171_reg_0[0]),
        .I1(cnv_45_V_V_dout[3]),
        .I2(tmp_98_reg_1171_reg_0[2]),
        .I3(cnv_45_V_V_dout[1]),
        .I4(tmp_98_reg_1171_reg_0[1]),
        .I5(cnv_45_V_V_dout[2]),
        .O(tmp_98_reg_1171_reg_1[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_362_reg_1260[0]_i_18 
       (.I0(tmp_98_reg_1171_reg_0[1]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_0[2]),
        .I3(cnv_45_V_V_dout[0]),
        .O(tmp_98_reg_1171_reg_1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_362_reg_1260[0]_i_2 
       (.I0(tmp_98_reg_1171_reg_5[0]),
        .I1(\tmp_362_reg_1260_reg[0]_0 [3]),
        .O(\tmp_362_reg_1260[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_362_reg_1260[0]_i_22 
       (.I0(tmp_98_reg_1171_reg_0[0]),
        .I1(cnv_45_V_V_dout[1]),
        .I2(tmp_98_reg_1171_reg_0[1]),
        .I3(cnv_45_V_V_dout[0]),
        .O(tmp_98_reg_1171_reg_12));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_362_reg_1260[0]_i_5 
       (.I0(\tmp_362_reg_1260_reg[0]_0 [3]),
        .I1(tmp_98_reg_1171_reg_5[0]),
        .I2(tmp_98_reg_1171_reg_0[6]),
        .I3(cnv_45_V_V_dout[0]),
        .O(\tmp_362_reg_1260[0]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_362_reg_1260[0]_i_6 
       (.I0(\tmp_362_reg_1260_reg[0]_i_3_n_13 ),
        .I1(\tmp_362_reg_1260_reg[0]_0 [2]),
        .O(\tmp_362_reg_1260[0]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_362_reg_1260[0]_i_7 
       (.I0(\tmp_362_reg_1260_reg[0]_i_3_n_14 ),
        .I1(\tmp_362_reg_1260_reg[0]_0 [1]),
        .O(\tmp_362_reg_1260[0]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_362_reg_1260[0]_i_8 
       (.I0(\tmp_362_reg_1260_reg[0]_2 ),
        .I1(\tmp_362_reg_1260_reg[0]_0 [0]),
        .O(tmp_363_fu_670_p1__0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_362_reg_1260[0]_i_9 
       (.I0(tmp_98_reg_1171_reg_0[2]),
        .I1(cnv_45_V_V_dout[4]),
        .I2(tmp_98_reg_1171_reg_0[1]),
        .I3(cnv_45_V_V_dout[5]),
        .I4(cnv_45_V_V_dout[6]),
        .I5(tmp_98_reg_1171_reg_0[0]),
        .O(\tmp_362_reg_1260[0]_i_9_n_7 ));
  FDRE \tmp_362_reg_1260_reg[0] 
       (.C(ap_clk),
        .CE(tmp_101_reg_12100),
        .D(tmp_363_fu_670_p1),
        .Q(tmp_362_reg_1260),
        .R(1'b0));
  CARRY4 \tmp_362_reg_1260_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_98_reg_1171_reg_10,\tmp_362_reg_1260_reg[0]_i_1_n_8 ,\tmp_362_reg_1260_reg[0]_i_1_n_9 ,\tmp_362_reg_1260_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_362_reg_1260[0]_i_2_n_7 ,\tmp_362_reg_1260_reg[0]_i_3_n_13 ,\tmp_362_reg_1260_reg[0]_i_3_n_14 ,\tmp_362_reg_1260_reg[0]_2 }),
        .O({tmp_363_fu_670_p1,tmp_98_reg_1171_reg_11,\NLW_tmp_362_reg_1260_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_362_reg_1260[0]_i_5_n_7 ,\tmp_362_reg_1260[0]_i_6_n_7 ,\tmp_362_reg_1260[0]_i_7_n_7 ,tmp_363_fu_670_p1__0}));
  CARRY4 \tmp_362_reg_1260_reg[0]_i_3 
       (.CI(\tmp_362_reg_1260_reg[0]_1 ),
        .CO({\tmp_362_reg_1260_reg[0]_i_3_n_7 ,\tmp_362_reg_1260_reg[0]_i_3_n_8 ,\tmp_362_reg_1260_reg[0]_i_3_n_9 ,\tmp_362_reg_1260_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_362_reg_1260[0]_i_9_n_7 ,\tmp_362_reg_1260[0]_i_10_n_7 ,\tmp_362_reg_1260[0]_i_11_n_7 ,\tmp_362_reg_1260[0]_i_12_n_7 }),
        .O({tmp_98_reg_1171_reg_5,\tmp_362_reg_1260_reg[0]_i_3_n_13 ,\tmp_362_reg_1260_reg[0]_i_3_n_14 }),
        .S({\tmp_362_reg_1260[0]_i_13_n_7 ,\tmp_362_reg_1260[0]_i_14_n_7 ,\tmp_362_reg_1260[0]_i_15_n_7 ,\tmp_362_reg_1260[0]_i_16_n_7 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "28672" *) 
  (* RTL_RAM_NAME = "tmp_98_reg_1171" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h000001000026000000000000000000000000000000000000000000000000007F),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000021000000000000000000000000220000),
    .INIT_0B(256'h00000000000000000000000000000000000000000000001C0000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h00007F0000000000000000000000000000000000000000000000002A0000007F),
    .INIT_19(256'h000000000000007F000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h00357E0000000000020000000000003500000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000400000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000010E00010000000000000100000000000000000000000000000000000000),
    .INIT_25(256'h1000000000000001000000000000000000000000000000000000000000060000),
    .INIT_26(256'h0000010000000000000000000000000001000000000000000000000000010000),
    .INIT_27(256'h0000000000000100010000000000000000000000000000010000000001001000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000021100010000000000000200000000000000000000000000000100000002),
    .INIT_39(256'h1300000000000002000000000000000000000000000000000000000000070000),
    .INIT_3A(256'h0001020000000000000000000000000102000000000002000000000000010002),
    .INIT_3B(256'h0000000000000200010000000000000000000000000000010000000002001300),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000002000000000000000000100000000000000000000000000000000000000),
    .INIT_49(256'h25000000000000010000000000000000000000000000000000000000000C0000),
    .INIT_4A(256'h0000000000000000000000000000000001000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000010000000000000000000000000000010000000001002400),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000100010000000000000000000000000000000000000000000000000001),
    .INIT_5D(256'h013700000000000000000000000000003400000000000000003A000000010000),
    .INIT_5E(256'h007F010000000000000000000000007F00000000000000000000000000010000),
    .INIT_5F(256'h0000000000000100000000000000000000000000000000000000000000000100),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000012400010000000000000200000000000000000000000000000000000001),
    .INIT_65(256'h2A010000000000010000000000000000010000000000000000010000000E0000),
    .INIT_66(256'h0000010000000000000000000000000001000000000001000000000000010001),
    .INIT_67(256'h0000000000000100020000000000000000000000000000020000000002002900),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h00007F0000000000000000000000000000000000000000000000002C00000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000010000),
    .INIT_72(256'h003A7F0000000000020000000000003800000000000000000000000000000001),
    .INIT_73(256'h0000000000000000000000000000000000000400000000000000000001000100),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    tmp_98_reg_1171_reg
       (.ADDRARDADDR({1'b1,tmp_98_fu_381_p2,sel0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_98_reg_1171_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_98_reg_1171_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_98_reg_1171_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_98_reg_1171_reg_DOADO_UNCONNECTED[31:7],tmp_98_reg_1171_reg_0}),
        .DOBDO(NLW_tmp_98_reg_1171_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_98_reg_1171_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_98_reg_1171_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_98_reg_1171_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_11580),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_98_reg_1171_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_98_reg_1171_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_98_reg_1171_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights10_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_98_reg_1171_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "28672" *) 
  (* RTL_RAM_NAME = "tmp_98_reg_1171" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h00000E0000000000000000000D0000000000000000000000000000000000000F),
    .INIT_05(256'h000000000000000F000000000000000000000000000000000000000001010000),
    .INIT_06(256'h00000E000000000000000000000000000000000000000E00000000000000000E),
    .INIT_07(256'h0000000000000F0000000000000000000000000000000000000000000F000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000100000000000000000000000000000000000000000000007F00000000),
    .INIT_15(256'h013500000000000000000000000000003300000000000000003A000000010000),
    .INIT_16(256'h007F010000000000000000000000007F00000000000000000000000000010000),
    .INIT_17(256'h000000000000000000000000000000000000000000000000000000007F000100),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h00000E0000000000000000000D00000000000000000000000000007F00000010),
    .INIT_2D(256'h000000000000000F000000000000000000000000000000000000000001010000),
    .INIT_2E(256'h007F0F0000000000000000000000007F0000000000000E00000000000000000E),
    .INIT_2F(256'h0000000000000F0000000000000000000000000000000000000000000F000000),
    .INIT_30(256'h000000000026000000000000000000000000000000000000000000000000007F),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h000000000000000000000000000000002100000000000000000000000021007F),
    .INIT_33(256'h00000000000000000000000000000000000000000000001C000000007F000000),
    .INIT_34(256'h00000E0000000000000000000D0000000000000000000000000000000000000F),
    .INIT_35(256'h000000000000000F000000000000000000000000000000000000000001010000),
    .INIT_36(256'h007F0F000000000000000000000000000000000000000E00000000000000000E),
    .INIT_37(256'h0000000000000F0000000000000000000000000000000000000000000F000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h00007E2B007E0000000000007F00000000000000000000000000007F0000007D),
    .INIT_5D(256'h327F00000000007E00000000000000007F00000000000000007F000000100000),
    .INIT_5E(256'h007E7E0000000000000000000000007F7F00000000007E0000000000007E007E),
    .INIT_5F(256'h0000000000007E0002000000000000000000000000000000000000007F003100),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h00000B0000000000000000000B0000000000000000000000000000010000000D),
    .INIT_69(256'h000000000000000C000000000000000000000000000000000000000001010000),
    .INIT_6A(256'h00010C000000000000000000000000010000000000000B00000000000000000C),
    .INIT_6B(256'h0000000000000C0000000000000000000000000000000000000000000C000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    tmp_98_reg_1171_reg_rep
       (.ADDRARDADDR({1'b1,tmp_98_fu_381_p2,sel0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_98_reg_1171_reg_rep_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_98_reg_1171_reg_rep_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_98_reg_1171_reg_rep_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_98_reg_1171_reg_rep_DOADO_UNCONNECTED[31:7],DOADO}),
        .DOBDO(NLW_tmp_98_reg_1171_reg_rep_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_98_reg_1171_reg_rep_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_98_reg_1171_reg_rep_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_98_reg_1171_reg_rep_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_11580),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_98_reg_1171_reg_rep_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_98_reg_1171_reg_rep_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_98_reg_1171_reg_rep_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights10_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_98_reg_1171_reg_rep_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "28672" *) 
  (* RTL_RAM_NAME = "tmp_98_reg_1171" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00000F7F00000000000000000D00000000000000000000000000000000000010),
    .INIT_01(256'h7F00000000000010000000000000000000000000000000000000000001000000),
    .INIT_02(256'h007F0F000000000000000000000000000000000000000E00000000000000000F),
    .INIT_03(256'h000000000000100000000000000000000000000000000000000000000F007F00),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000011000000000000000000100000000000000000000000000000000000001),
    .INIT_0D(256'h1300000000000001000000000000000000000000000000000000000000070000),
    .INIT_0E(256'h0000010000000000000000000000000000000000000001000000000000000001),
    .INIT_0F(256'h0000000000000100010000000000000000000000000000000000000001001200),
    .INIT_10(256'h0000030200030000000000000300000000000000000000000000001500000004),
    .INIT_11(256'h0300000000000003000000000000000000000000000000000000000000020000),
    .INIT_12(256'h001E030000000000010000000000001A03000000000004000000000000030004),
    .INIT_13(256'h0000000000000400000000000000000000000200000000020000000004000300),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h00000E0000000000000000000C0000000000000000000000000000000000000F),
    .INIT_19(256'h000000000000000F000000000000000000000000000000000000000001010000),
    .INIT_1A(256'h00000E000000000000000000000000000000000000000D00000000000000000E),
    .INIT_1B(256'h0000000000000F0000000000000000000000000000000000000000000E000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000007F002C000000000000000000000000000000000000000000000000007F),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h007F000000000000000000000000000026000000000000000000000000260000),
    .INIT_27(256'h000000000000000000000000000000000000000000000020000000007F007F00),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h00007F0000010000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h003300000000000000000000000000003000000000000000003A000000000000),
    .INIT_2E(256'h007F010000000000000000000000000000000000000000000000000000010000),
    .INIT_2F(256'h000000000000000000000000000000000000000000000000000000007F000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h00000E0000010000000000000D00000000000000000000000000007F0000000F),
    .INIT_5D(256'h000000000000000F000000000000000000000000000000000000000001010000),
    .INIT_5E(256'h007F0F0000000000000000000000007F0100000000000E00000000000001000E),
    .INIT_5F(256'h0000000000000F0000000000000000000000000000000000000000000F000000),
    .INIT_60(256'h00007E7F007E0000000000007F00000000000000000000000000002C0000007E),
    .INIT_61(256'h7F0100000000007E000000000000000000000000000000000000000000000000),
    .INIT_62(256'h003C7D000000000002000000000000377E00000000007E0000000000007E007F),
    .INIT_63(256'h0000000000007F000000000000000000000004000000007E000000007F007F00),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    tmp_98_reg_1171_reg_rep__0
       (.ADDRARDADDR({1'b1,tmp_98_fu_381_p2,sel0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_98_reg_1171_reg_rep__0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_98_reg_1171_reg_rep__0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_98_reg_1171_reg_rep__0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_98_reg_1171_reg_rep__0_DOADO_UNCONNECTED[31:7],tmp_98_reg_1171_reg_rep__0_0}),
        .DOBDO(NLW_tmp_98_reg_1171_reg_rep__0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_98_reg_1171_reg_rep__0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_98_reg_1171_reg_rep__0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_98_reg_1171_reg_rep__0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_11580),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_98_reg_1171_reg_rep__0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_98_reg_1171_reg_rep__0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_98_reg_1171_reg_rep__0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights10_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_98_reg_1171_reg_rep__0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "28672" *) 
  (* RTL_RAM_NAME = "tmp_98_reg_1171" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h00000E7F00000000000000000D00000000000000000000000000007F0000000F),
    .INIT_09(256'h7F0000000000000F000000000000000000000000000000000000000001000000),
    .INIT_0A(256'h007F0F0000000000000000000000007F0000000000000E00000000000000000E),
    .INIT_0B(256'h0000000000000F0000000000000000000000000000000000000000000F007F00),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000012200010000000000000100000000000000000000000000000000000000),
    .INIT_19(256'h27000000000000010000000000000000000000000000000000010000000D0000),
    .INIT_1A(256'h0000010000000000000000000000000001000000000001000000000000010000),
    .INIT_1B(256'h0000000000000100020000000000000000000000000000010000000002002600),
    .INIT_1C(256'h00000E7F007F0000000000000D00000000000000000000000000000000000010),
    .INIT_1D(256'h7F0100000000000F000000000000000001000000000000000001000001000000),
    .INIT_1E(256'h00000F000000000000000000000000007F00000000000E0000000000007F000E),
    .INIT_1F(256'h0000000000000F000000000000000000000000000000007F000000000F007F00),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h00000E0000000000000000000D00000000000000000000000000007F00000010),
    .INIT_29(256'h7F00000000000010000000000000000000000000000000000000000001010000),
    .INIT_2A(256'h007F0F0000000000000000000000007F0000000000000E00000000000000000E),
    .INIT_2B(256'h000000000000100000000000000000000000000000000000000000000F007F00),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000007F002E000000000000000000000000000000000000000000000000007F),
    .INIT_31(256'h7F00000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h007F000000000000000000000000000027000000000000000000000000280000),
    .INIT_33(256'h000000000000000000000000000000000000000000000022000000007F007F00),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000010000240000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h000000000000000000000000000000001F000000000000000000000000200000),
    .INIT_4F(256'h00000000000000000000000000000000000000000000001B0000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h00007F21007F0000000000000000000000000000000000000000007F0000007F),
    .INIT_6D(256'h270000000000007F0000000000000000000000000000000000000000000D0000),
    .INIT_6E(256'h007F7F0000000000000000000000007F0000000000007F0000000000007F007F),
    .INIT_6F(256'h0000000000007F00020000000000000000000000000000000000000000002600),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    tmp_98_reg_1171_reg_rep__1
       (.ADDRARDADDR({1'b1,tmp_98_fu_381_p2,sel0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_tmp_98_reg_1171_reg_rep__1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_tmp_98_reg_1171_reg_rep__1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_tmp_98_reg_1171_reg_rep__1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_tmp_98_reg_1171_reg_rep__1_DOADO_UNCONNECTED[31:7],tmp_98_reg_1171_reg_rep__1_0}),
        .DOBDO(NLW_tmp_98_reg_1171_reg_rep__1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_tmp_98_reg_1171_reg_rep__1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_tmp_98_reg_1171_reg_rep__1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_tmp_98_reg_1171_reg_rep__1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(nm_t_mid2_reg_11580),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_tmp_98_reg_1171_reg_rep__1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_tmp_98_reg_1171_reg_rep__1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_tmp_98_reg_1171_reg_rep__1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(weights10_m_weights_1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_tmp_98_reg_1171_reg_rep__1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h02)) 
    tmp_98_reg_1171_reg_rep_i_1
       (.I0(\ap_CS_fsm_reg_n_7_[1] ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(exitcond_flatten6_fu_261_p2),
        .O(nm_t_mid2_reg_11580));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_98_reg_1171_reg_rep_i_10
       (.I0(sf_reg_218[0]),
        .I1(p_0_in1_out),
        .O(sel0[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    tmp_98_reg_1171_reg_rep_i_11
       (.I0(p_0_in6_out),
        .I1(\nm_reg_207[4]_i_3_n_7 ),
        .I2(p_0_in1_out),
        .I3(\nm_reg_207_reg_n_7_[4] ),
        .O(tmp_96_mid2_fu_353_p3[11]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    tmp_98_reg_1171_reg_rep_i_12
       (.I0(\nm_reg_207_reg_n_7_[1] ),
        .I1(\nm_reg_207_reg_n_7_[0] ),
        .I2(\nm_reg_207_reg_n_7_[2] ),
        .I3(p_0_in6_out),
        .I4(exitcond_flatten_fu_273_p2),
        .I5(\nm_reg_207_reg_n_7_[3] ),
        .O(tmp_96_mid2_fu_353_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_98_reg_1171_reg_rep_i_13
       (.I0(sf_reg_218[7]),
        .I1(p_0_in1_out),
        .O(tmp_98_reg_1171_reg_rep_i_13_n_7));
  LUT5 #(
    .INIT(32'h007F0080)) 
    tmp_98_reg_1171_reg_rep_i_14
       (.I0(\nm_reg_207_reg_n_7_[1] ),
        .I1(\nm_reg_207_reg_n_7_[0] ),
        .I2(p_0_in6_out),
        .I3(exitcond_flatten_fu_273_p2),
        .I4(\nm_reg_207_reg_n_7_[2] ),
        .O(tmp_96_mid2_fu_353_p3[9]));
  LUT4 #(
    .INIT(16'h0708)) 
    tmp_98_reg_1171_reg_rep_i_15
       (.I0(\nm_reg_207_reg_n_7_[0] ),
        .I1(p_0_in6_out),
        .I2(exitcond_flatten_fu_273_p2),
        .I3(\nm_reg_207_reg_n_7_[1] ),
        .O(tmp_96_mid2_fu_353_p3[8]));
  LUT4 #(
    .INIT(16'hCC1E)) 
    tmp_98_reg_1171_reg_rep_i_16
       (.I0(sf_reg_218[7]),
        .I1(p_0_in6_out),
        .I2(\nm_reg_207_reg_n_7_[0] ),
        .I3(exitcond_flatten_fu_273_p2),
        .O(tmp_98_reg_1171_reg_rep_i_16_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_98_reg_1171_reg_rep_i_17
       (.I0(sf_reg_218[6]),
        .I1(p_0_in1_out),
        .O(tmp_98_reg_1171_reg_rep_i_17_n_7));
  LUT3 #(
    .INIT(8'h08)) 
    tmp_98_reg_1171_reg_rep_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(\ap_CS_fsm_reg_n_7_[1] ),
        .I2(ap_block_pp0_stage0_subdone),
        .O(weights10_m_weights_1_ce0));
  CARRY4 tmp_98_reg_1171_reg_rep_i_3
       (.CI(tmp_98_reg_1171_reg_rep_i_4_n_7),
        .CO({NLW_tmp_98_reg_1171_reg_rep_i_3_CO_UNCONNECTED[3:1],tmp_98_reg_1171_reg_rep_i_3_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_98_reg_1171_reg_rep_i_3_O_UNCONNECTED[3:2],tmp_98_fu_381_p2[11:10]}),
        .S({1'b0,1'b0,tmp_96_mid2_fu_353_p3[11:10]}));
  CARRY4 tmp_98_reg_1171_reg_rep_i_4
       (.CI(1'b0),
        .CO({tmp_98_reg_1171_reg_rep_i_4_n_7,tmp_98_reg_1171_reg_rep_i_4_n_8,tmp_98_reg_1171_reg_rep_i_4_n_9,tmp_98_reg_1171_reg_rep_i_4_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_98_reg_1171_reg_rep_i_13_n_7,1'b0}),
        .O(tmp_98_fu_381_p2[9:6]),
        .S({tmp_96_mid2_fu_353_p3[9:8],tmp_98_reg_1171_reg_rep_i_16_n_7,tmp_98_reg_1171_reg_rep_i_17_n_7}));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_98_reg_1171_reg_rep_i_5
       (.I0(sf_reg_218[5]),
        .I1(p_0_in1_out),
        .O(sel0[5]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_98_reg_1171_reg_rep_i_6
       (.I0(sf_reg_218[4]),
        .I1(p_0_in1_out),
        .O(sel0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_98_reg_1171_reg_rep_i_7
       (.I0(sf_reg_218[3]),
        .I1(p_0_in1_out),
        .O(sel0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_98_reg_1171_reg_rep_i_8
       (.I0(sf_reg_218[2]),
        .I1(p_0_in1_out),
        .O(sel0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_98_reg_1171_reg_rep_i_9
       (.I0(sf_reg_218[1]),
        .I1(p_0_in1_out),
        .O(sel0[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LFSR
   (WEBWE,
    grp_LFSR_fu_3432_ap_start_reg_reg,
    D,
    \ap_CS_fsm_reg[127]_0 ,
    SR,
    \tmp_267_reg_72_reg[6]_0 ,
    \ap_CS_fsm_reg[126]_0 ,
    E,
    \ap_CS_fsm_reg[1]_0 ,
    full_n_reg,
    Q,
    sampleStream_V_full_n,
    \ap_CS_fsm_reg[1]_1 ,
    grp_LFSR_fu_3432_ap_start_reg,
    \q_tmp_reg[0] ,
    ap_rst_n,
    \usedw_reg[7] ,
    ap_clk);
  output [0:0]WEBWE;
  output grp_LFSR_fu_3432_ap_start_reg_reg;
  output [0:0]D;
  output [1:0]\ap_CS_fsm_reg[127]_0 ;
  output [0:0]SR;
  output [6:0]\tmp_267_reg_72_reg[6]_0 ;
  output \ap_CS_fsm_reg[126]_0 ;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output full_n_reg;
  input [1:0]Q;
  input sampleStream_V_full_n;
  input \ap_CS_fsm_reg[1]_1 ;
  input grp_LFSR_fu_3432_ap_start_reg;
  input \q_tmp_reg[0] ;
  input ap_rst_n;
  input \usedw_reg[7] ;
  input ap_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[126]_0 ;
  wire [1:0]\ap_CS_fsm_reg[127]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state102;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state110;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state114;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state117;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state122;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state98;
  wire ap_CS_fsm_state99;
  wire [127:0]ap_NS_fsm;
  wire ap_NS_fsm1125_out;
  wire ap_clk;
  wire ap_rst_n;
  wire [5:0]call_ret_126_get_random_fu_37_ap_return_0;
  wire full_n_reg;
  wire grp_LFSR_fu_3432_ap_start_reg;
  wire grp_LFSR_fu_3432_ap_start_reg_reg;
  wire [4:1]grp_get_random_fu_29_ap_return_1;
  wire [5:0]grp_get_random_fu_29_ap_return_2;
  wire [4:0]grp_get_random_fu_29_lfsr31_read;
  wire [5:0]grp_get_random_fu_29_lfsr32_read;
  wire mem_reg_i_20_n_7;
  wire mem_reg_i_21_n_7;
  wire mem_reg_i_23_n_7;
  wire mem_reg_i_24_n_7;
  wire mem_reg_i_25_n_7;
  wire mem_reg_i_26_n_7;
  wire mem_reg_i_27_n_7;
  wire mem_reg_i_28_n_7;
  wire mem_reg_i_29_n_7;
  wire mem_reg_i_30_n_7;
  wire mem_reg_i_31_n_7;
  wire mem_reg_i_32_n_7;
  wire mem_reg_i_33_n_7;
  wire mem_reg_i_34_n_7;
  wire mem_reg_i_35_n_7;
  wire mem_reg_i_36_n_7;
  wire mem_reg_i_37_n_7;
  wire \q_tmp_reg[0] ;
  wire [5:0]reg_58;
  wire reg_580;
  wire \reg_58[5]_i_3_n_7 ;
  wire [6:0]reg_63;
  wire sampleStream_V_full_n;
  wire [6:0]tmp_267_reg_72;
  wire \tmp_267_reg_72[6]_i_10_n_7 ;
  wire \tmp_267_reg_72[6]_i_11_n_7 ;
  wire \tmp_267_reg_72[6]_i_12_n_7 ;
  wire \tmp_267_reg_72[6]_i_13_n_7 ;
  wire \tmp_267_reg_72[6]_i_14_n_7 ;
  wire \tmp_267_reg_72[6]_i_15_n_7 ;
  wire \tmp_267_reg_72[6]_i_16_n_7 ;
  wire \tmp_267_reg_72[6]_i_17_n_7 ;
  wire \tmp_267_reg_72[6]_i_18_n_7 ;
  wire \tmp_267_reg_72[6]_i_19_n_7 ;
  wire \tmp_267_reg_72[6]_i_4_n_7 ;
  wire \tmp_267_reg_72[6]_i_5_n_7 ;
  wire \tmp_267_reg_72[6]_i_6_n_7 ;
  wire \tmp_267_reg_72[6]_i_7_n_7 ;
  wire \tmp_267_reg_72[6]_i_8_n_7 ;
  wire \tmp_267_reg_72[6]_i_9_n_7 ;
  wire [6:0]\tmp_267_reg_72_reg[6]_0 ;
  wire \usedw[7]_i_3_n_7 ;
  wire \usedw_reg[7] ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hF2AA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\ap_CS_fsm_reg[127]_0 [0]),
        .I1(grp_LFSR_fu_3432_ap_start_reg),
        .I2(\ap_CS_fsm_reg[127]_0 [1]),
        .I3(sampleStream_V_full_n),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[100]_i_1 
       (.I0(ap_CS_fsm_state100),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state101),
        .O(ap_NS_fsm[100]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[101]_i_1 
       (.I0(ap_CS_fsm_state101),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state102),
        .O(ap_NS_fsm[101]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[102]_i_1 
       (.I0(ap_CS_fsm_state102),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state103),
        .O(ap_NS_fsm[102]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[103]_i_1 
       (.I0(ap_CS_fsm_state103),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state104),
        .O(ap_NS_fsm[103]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[104]_i_1 
       (.I0(ap_CS_fsm_state104),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state105),
        .O(ap_NS_fsm[104]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[105]_i_1 
       (.I0(ap_CS_fsm_state105),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state106),
        .O(ap_NS_fsm[105]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[106]_i_1 
       (.I0(ap_CS_fsm_state106),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state107),
        .O(ap_NS_fsm[106]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[107]_i_1 
       (.I0(ap_CS_fsm_state107),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state108),
        .O(ap_NS_fsm[107]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[108]_i_1 
       (.I0(ap_CS_fsm_state108),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state109),
        .O(ap_NS_fsm[108]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[109]_i_1 
       (.I0(ap_CS_fsm_state109),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state110),
        .O(ap_NS_fsm[109]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state11),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[110]_i_1 
       (.I0(ap_CS_fsm_state110),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state111),
        .O(ap_NS_fsm[110]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[111]_i_1 
       (.I0(ap_CS_fsm_state111),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state112),
        .O(ap_NS_fsm[111]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[112]_i_1 
       (.I0(ap_CS_fsm_state112),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state113),
        .O(ap_NS_fsm[112]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[113]_i_1 
       (.I0(ap_CS_fsm_state113),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state114),
        .O(ap_NS_fsm[113]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[114]_i_1 
       (.I0(ap_CS_fsm_state114),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state115),
        .O(ap_NS_fsm[114]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[115]_i_1 
       (.I0(ap_CS_fsm_state115),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state116),
        .O(ap_NS_fsm[115]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[116]_i_1 
       (.I0(ap_CS_fsm_state116),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state117),
        .O(ap_NS_fsm[116]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[117]_i_1 
       (.I0(ap_CS_fsm_state117),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state118),
        .O(ap_NS_fsm[117]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[118]_i_1 
       (.I0(ap_CS_fsm_state118),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state119),
        .O(ap_NS_fsm[118]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[119]_i_1 
       (.I0(ap_CS_fsm_state119),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state120),
        .O(ap_NS_fsm[119]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state12),
        .O(ap_NS_fsm[11]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[120]_i_1 
       (.I0(ap_CS_fsm_state120),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state121),
        .O(ap_NS_fsm[120]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[121]_i_1 
       (.I0(ap_CS_fsm_state121),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state122),
        .O(ap_NS_fsm[121]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[122]_i_1 
       (.I0(ap_CS_fsm_state122),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state123),
        .O(ap_NS_fsm[122]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[123]_i_1 
       (.I0(ap_CS_fsm_state123),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state124),
        .O(ap_NS_fsm[123]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[124]_i_1 
       (.I0(ap_CS_fsm_state124),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state125),
        .O(ap_NS_fsm[124]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[125]_i_1 
       (.I0(ap_CS_fsm_state125),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state126),
        .O(ap_NS_fsm[125]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[126]_i_1 
       (.I0(ap_CS_fsm_state126),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state127),
        .O(ap_NS_fsm[126]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[127]_i_1 
       (.I0(ap_CS_fsm_state127),
        .I1(sampleStream_V_full_n),
        .I2(\ap_CS_fsm_reg[127]_0 [1]),
        .O(ap_NS_fsm[127]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ap_CS_fsm_state12),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state13),
        .O(ap_NS_fsm[12]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(ap_CS_fsm_state13),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state14),
        .O(ap_NS_fsm[13]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(ap_CS_fsm_state14),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state15),
        .O(ap_NS_fsm[14]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(ap_CS_fsm_state15),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state16),
        .O(ap_NS_fsm[15]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(ap_CS_fsm_state16),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state17),
        .O(ap_NS_fsm[16]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state18),
        .O(ap_NS_fsm[17]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state19),
        .O(ap_NS_fsm[18]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(ap_CS_fsm_state19),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state20),
        .O(ap_NS_fsm[19]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hE222)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(sampleStream_V_full_n),
        .I2(grp_LFSR_fu_3432_ap_start_reg),
        .I3(\ap_CS_fsm_reg[127]_0 [0]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hF8FF888888888888)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(Q[0]),
        .I2(grp_LFSR_fu_3432_ap_start_reg),
        .I3(\ap_CS_fsm_reg[127]_0 [0]),
        .I4(\q_tmp_reg[0] ),
        .I5(Q[1]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(ap_CS_fsm_state20),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state21),
        .O(ap_NS_fsm[20]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(ap_CS_fsm_state21),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state22),
        .O(ap_NS_fsm[21]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(ap_CS_fsm_state22),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state23),
        .O(ap_NS_fsm[22]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(ap_CS_fsm_state23),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state24),
        .O(ap_NS_fsm[23]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(ap_CS_fsm_state24),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state25),
        .O(ap_NS_fsm[24]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state26),
        .O(ap_NS_fsm[25]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(ap_CS_fsm_state26),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state27),
        .O(ap_NS_fsm[26]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(ap_CS_fsm_state27),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state28),
        .O(ap_NS_fsm[27]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(ap_CS_fsm_state28),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state29),
        .O(ap_NS_fsm[28]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(ap_CS_fsm_state29),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state30),
        .O(ap_NS_fsm[29]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state3),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(ap_CS_fsm_state30),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state31),
        .O(ap_NS_fsm[30]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(ap_CS_fsm_state31),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state32),
        .O(ap_NS_fsm[31]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(ap_CS_fsm_state32),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state33),
        .O(ap_NS_fsm[32]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(ap_CS_fsm_state33),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state34),
        .O(ap_NS_fsm[33]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(ap_CS_fsm_state34),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state35),
        .O(ap_NS_fsm[34]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(ap_CS_fsm_state35),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state36),
        .O(ap_NS_fsm[35]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(ap_CS_fsm_state36),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state37),
        .O(ap_NS_fsm[36]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(ap_CS_fsm_state37),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state38),
        .O(ap_NS_fsm[37]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(ap_CS_fsm_state38),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state39),
        .O(ap_NS_fsm[38]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(ap_CS_fsm_state39),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state40),
        .O(ap_NS_fsm[39]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state4),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(ap_CS_fsm_state40),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state41),
        .O(ap_NS_fsm[40]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(ap_CS_fsm_state41),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state42),
        .O(ap_NS_fsm[41]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(ap_CS_fsm_state42),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state43),
        .O(ap_NS_fsm[42]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(ap_CS_fsm_state43),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state44),
        .O(ap_NS_fsm[43]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(ap_CS_fsm_state44),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state45),
        .O(ap_NS_fsm[44]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[45]_i_1 
       (.I0(ap_CS_fsm_state45),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state46),
        .O(ap_NS_fsm[45]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[46]_i_1 
       (.I0(ap_CS_fsm_state46),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state47),
        .O(ap_NS_fsm[46]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[47]_i_1 
       (.I0(ap_CS_fsm_state47),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state48),
        .O(ap_NS_fsm[47]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[48]_i_1 
       (.I0(ap_CS_fsm_state48),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state49),
        .O(ap_NS_fsm[48]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[49]_i_1 
       (.I0(ap_CS_fsm_state49),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state50),
        .O(ap_NS_fsm[49]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state5),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[50]_i_1 
       (.I0(ap_CS_fsm_state50),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state51),
        .O(ap_NS_fsm[50]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[51]_i_1 
       (.I0(ap_CS_fsm_state51),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state52),
        .O(ap_NS_fsm[51]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[52]_i_1 
       (.I0(ap_CS_fsm_state52),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state53),
        .O(ap_NS_fsm[52]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[53]_i_1 
       (.I0(ap_CS_fsm_state53),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state54),
        .O(ap_NS_fsm[53]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[54]_i_1 
       (.I0(ap_CS_fsm_state54),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state55),
        .O(ap_NS_fsm[54]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[55]_i_1 
       (.I0(ap_CS_fsm_state55),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state56),
        .O(ap_NS_fsm[55]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[56]_i_1 
       (.I0(ap_CS_fsm_state56),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state57),
        .O(ap_NS_fsm[56]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[57]_i_1 
       (.I0(ap_CS_fsm_state57),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state58),
        .O(ap_NS_fsm[57]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[58]_i_1 
       (.I0(ap_CS_fsm_state58),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state59),
        .O(ap_NS_fsm[58]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[59]_i_1 
       (.I0(ap_CS_fsm_state59),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state60),
        .O(ap_NS_fsm[59]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[60]_i_1 
       (.I0(ap_CS_fsm_state60),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state61),
        .O(ap_NS_fsm[60]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[61]_i_1 
       (.I0(ap_CS_fsm_state61),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state62),
        .O(ap_NS_fsm[61]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[62]_i_1 
       (.I0(ap_CS_fsm_state62),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state63),
        .O(ap_NS_fsm[62]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[63]_i_1 
       (.I0(ap_CS_fsm_state63),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state64),
        .O(ap_NS_fsm[63]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[64]_i_1 
       (.I0(ap_CS_fsm_state64),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state65),
        .O(ap_NS_fsm[64]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[65]_i_1 
       (.I0(ap_CS_fsm_state65),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state66),
        .O(ap_NS_fsm[65]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[66]_i_1 
       (.I0(ap_CS_fsm_state66),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state67),
        .O(ap_NS_fsm[66]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[67]_i_1 
       (.I0(ap_CS_fsm_state67),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state68),
        .O(ap_NS_fsm[67]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[68]_i_1 
       (.I0(ap_CS_fsm_state68),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state69),
        .O(ap_NS_fsm[68]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[69]_i_1 
       (.I0(ap_CS_fsm_state69),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state70),
        .O(ap_NS_fsm[69]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state7),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[70]_i_1 
       (.I0(ap_CS_fsm_state70),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state71),
        .O(ap_NS_fsm[70]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[71]_i_1 
       (.I0(ap_CS_fsm_state71),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state72),
        .O(ap_NS_fsm[71]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[72]_i_1 
       (.I0(ap_CS_fsm_state72),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state73),
        .O(ap_NS_fsm[72]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[73]_i_1 
       (.I0(ap_CS_fsm_state73),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state74),
        .O(ap_NS_fsm[73]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[74]_i_1 
       (.I0(ap_CS_fsm_state74),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state75),
        .O(ap_NS_fsm[74]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[75]_i_1 
       (.I0(ap_CS_fsm_state75),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state76),
        .O(ap_NS_fsm[75]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[76]_i_1 
       (.I0(ap_CS_fsm_state76),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state77),
        .O(ap_NS_fsm[76]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[77]_i_1 
       (.I0(ap_CS_fsm_state77),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state78),
        .O(ap_NS_fsm[77]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[78]_i_1 
       (.I0(ap_CS_fsm_state78),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state79),
        .O(ap_NS_fsm[78]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[79]_i_1 
       (.I0(ap_CS_fsm_state79),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state80),
        .O(ap_NS_fsm[79]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state8),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[80]_i_1 
       (.I0(ap_CS_fsm_state80),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state81),
        .O(ap_NS_fsm[80]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[81]_i_1 
       (.I0(ap_CS_fsm_state81),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state82),
        .O(ap_NS_fsm[81]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[82]_i_1 
       (.I0(ap_CS_fsm_state82),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state83),
        .O(ap_NS_fsm[82]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[83]_i_1 
       (.I0(ap_CS_fsm_state83),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state84),
        .O(ap_NS_fsm[83]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[84]_i_1 
       (.I0(ap_CS_fsm_state84),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state85),
        .O(ap_NS_fsm[84]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[85]_i_1 
       (.I0(ap_CS_fsm_state85),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state86),
        .O(ap_NS_fsm[85]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[86]_i_1 
       (.I0(ap_CS_fsm_state86),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state87),
        .O(ap_NS_fsm[86]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[87]_i_1 
       (.I0(ap_CS_fsm_state87),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state88),
        .O(ap_NS_fsm[87]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[88]_i_1 
       (.I0(ap_CS_fsm_state88),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state89),
        .O(ap_NS_fsm[88]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[89]_i_1 
       (.I0(ap_CS_fsm_state89),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state90),
        .O(ap_NS_fsm[89]));
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state9),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[90]_i_1 
       (.I0(ap_CS_fsm_state90),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state91),
        .O(ap_NS_fsm[90]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[91]_i_1 
       (.I0(ap_CS_fsm_state91),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state92),
        .O(ap_NS_fsm[91]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[92]_i_1 
       (.I0(ap_CS_fsm_state92),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state93),
        .O(ap_NS_fsm[92]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[93]_i_1 
       (.I0(ap_CS_fsm_state93),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state94),
        .O(ap_NS_fsm[93]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[94]_i_1 
       (.I0(ap_CS_fsm_state94),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state95),
        .O(ap_NS_fsm[94]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[95]_i_1 
       (.I0(ap_CS_fsm_state95),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state96),
        .O(ap_NS_fsm[95]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[96]_i_1 
       (.I0(ap_CS_fsm_state96),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state97),
        .O(ap_NS_fsm[96]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[97]_i_1 
       (.I0(ap_CS_fsm_state97),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state98),
        .O(ap_NS_fsm[97]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[98]_i_1 
       (.I0(ap_CS_fsm_state98),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state99),
        .O(ap_NS_fsm[98]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[99]_i_1 
       (.I0(ap_CS_fsm_state99),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state100),
        .O(ap_NS_fsm[99]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(sampleStream_V_full_n),
        .I2(ap_CS_fsm_state10),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[127]_0 [0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[100]),
        .Q(ap_CS_fsm_state101),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[101]),
        .Q(ap_CS_fsm_state102),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[102]),
        .Q(ap_CS_fsm_state103),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[103]),
        .Q(ap_CS_fsm_state104),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[104]),
        .Q(ap_CS_fsm_state105),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[105]),
        .Q(ap_CS_fsm_state106),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[106]),
        .Q(ap_CS_fsm_state107),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[107]),
        .Q(ap_CS_fsm_state108),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[108]),
        .Q(ap_CS_fsm_state109),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[109]),
        .Q(ap_CS_fsm_state110),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[110]),
        .Q(ap_CS_fsm_state111),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[111]),
        .Q(ap_CS_fsm_state112),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[112]),
        .Q(ap_CS_fsm_state113),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[113]),
        .Q(ap_CS_fsm_state114),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[114]),
        .Q(ap_CS_fsm_state115),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[115]),
        .Q(ap_CS_fsm_state116),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[116]),
        .Q(ap_CS_fsm_state117),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[117]),
        .Q(ap_CS_fsm_state118),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[118]),
        .Q(ap_CS_fsm_state119),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[119]),
        .Q(ap_CS_fsm_state120),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[120]),
        .Q(ap_CS_fsm_state121),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[121]),
        .Q(ap_CS_fsm_state122),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[122]),
        .Q(ap_CS_fsm_state123),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[123]),
        .Q(ap_CS_fsm_state124),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[124]),
        .Q(ap_CS_fsm_state125),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[125]),
        .Q(ap_CS_fsm_state126),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[126]),
        .Q(ap_CS_fsm_state127),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[127]),
        .Q(\ap_CS_fsm_reg[127]_0 [1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_state24),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state25),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(ap_CS_fsm_state29),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state31),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(ap_CS_fsm_state32),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(ap_CS_fsm_state33),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_state34),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state35),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state36),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(ap_CS_fsm_state37),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(ap_CS_fsm_state38),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(ap_CS_fsm_state39),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(ap_CS_fsm_state40),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[40]),
        .Q(ap_CS_fsm_state41),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(ap_CS_fsm_state42),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(ap_CS_fsm_state43),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(ap_CS_fsm_state44),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(ap_CS_fsm_state45),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[45]),
        .Q(ap_CS_fsm_state46),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[46]),
        .Q(ap_CS_fsm_state47),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[47]),
        .Q(ap_CS_fsm_state48),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[48]),
        .Q(ap_CS_fsm_state49),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[49]),
        .Q(ap_CS_fsm_state50),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[50]),
        .Q(ap_CS_fsm_state51),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[51]),
        .Q(ap_CS_fsm_state52),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[52]),
        .Q(ap_CS_fsm_state53),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[53]),
        .Q(ap_CS_fsm_state54),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[54]),
        .Q(ap_CS_fsm_state55),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[55]),
        .Q(ap_CS_fsm_state56),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[56]),
        .Q(ap_CS_fsm_state57),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[57]),
        .Q(ap_CS_fsm_state58),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[58]),
        .Q(ap_CS_fsm_state59),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[59]),
        .Q(ap_CS_fsm_state60),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[60]),
        .Q(ap_CS_fsm_state61),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[61]),
        .Q(ap_CS_fsm_state62),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[62]),
        .Q(ap_CS_fsm_state63),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[63]),
        .Q(ap_CS_fsm_state64),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[64]),
        .Q(ap_CS_fsm_state65),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[65]),
        .Q(ap_CS_fsm_state66),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[66]),
        .Q(ap_CS_fsm_state67),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[67]),
        .Q(ap_CS_fsm_state68),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[68]),
        .Q(ap_CS_fsm_state69),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[69]),
        .Q(ap_CS_fsm_state70),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[70]),
        .Q(ap_CS_fsm_state71),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[71]),
        .Q(ap_CS_fsm_state72),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[72]),
        .Q(ap_CS_fsm_state73),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[73]),
        .Q(ap_CS_fsm_state74),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[74]),
        .Q(ap_CS_fsm_state75),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[75]),
        .Q(ap_CS_fsm_state76),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[76]),
        .Q(ap_CS_fsm_state77),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[77]),
        .Q(ap_CS_fsm_state78),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[78]),
        .Q(ap_CS_fsm_state79),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[79]),
        .Q(ap_CS_fsm_state80),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[80]),
        .Q(ap_CS_fsm_state81),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[81]),
        .Q(ap_CS_fsm_state82),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[82]),
        .Q(ap_CS_fsm_state83),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[83]),
        .Q(ap_CS_fsm_state84),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[84]),
        .Q(ap_CS_fsm_state85),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[85]),
        .Q(ap_CS_fsm_state86),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[86]),
        .Q(ap_CS_fsm_state87),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[87]),
        .Q(ap_CS_fsm_state88),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[88]),
        .Q(ap_CS_fsm_state89),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[89]),
        .Q(ap_CS_fsm_state90),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[90]),
        .Q(ap_CS_fsm_state91),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[91]),
        .Q(ap_CS_fsm_state92),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[92]),
        .Q(ap_CS_fsm_state93),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[93]),
        .Q(ap_CS_fsm_state94),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[94]),
        .Q(ap_CS_fsm_state95),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[95]),
        .Q(ap_CS_fsm_state96),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[96]),
        .Q(ap_CS_fsm_state97),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[97]),
        .Q(ap_CS_fsm_state98),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[98]),
        .Q(ap_CS_fsm_state99),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[99]),
        .Q(ap_CS_fsm_state100),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  LUT6 #(
    .INIT(64'h33333337FFFFFFFF)) 
    empty_n_i_3
       (.I0(grp_LFSR_fu_3432_ap_start_reg_reg),
        .I1(sampleStream_V_full_n),
        .I2(mem_reg_i_21_n_7),
        .I3(mem_reg_i_20_n_7),
        .I4(ap_CS_fsm_state127),
        .I5(Q[1]),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h9600FFFF96000000)) 
    mem_reg_i_10
       (.I0(reg_58[0]),
        .I1(reg_63[0]),
        .I2(reg_63[6]),
        .I3(\ap_CS_fsm_reg[126]_0 ),
        .I4(\q_tmp_reg[0] ),
        .I5(tmp_267_reg_72[5]),
        .O(\tmp_267_reg_72_reg[6]_0 [5]));
  LUT6 #(
    .INIT(64'h9F6FFFFF9F6F0000)) 
    mem_reg_i_11
       (.I0(reg_58[0]),
        .I1(reg_58[5]),
        .I2(\ap_CS_fsm_reg[126]_0 ),
        .I3(reg_63[5]),
        .I4(\q_tmp_reg[0] ),
        .I5(tmp_267_reg_72[4]),
        .O(\tmp_267_reg_72_reg[6]_0 [4]));
  LUT6 #(
    .INIT(64'h8448FFFF84480000)) 
    mem_reg_i_12
       (.I0(reg_63[0]),
        .I1(\ap_CS_fsm_reg[126]_0 ),
        .I2(reg_58[4]),
        .I3(reg_63[4]),
        .I4(\q_tmp_reg[0] ),
        .I5(tmp_267_reg_72[3]),
        .O(\tmp_267_reg_72_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'h8448FFFF84480000)) 
    mem_reg_i_13
       (.I0(reg_58[0]),
        .I1(\ap_CS_fsm_reg[126]_0 ),
        .I2(reg_58[3]),
        .I3(reg_63[3]),
        .I4(\q_tmp_reg[0] ),
        .I5(tmp_267_reg_72[2]),
        .O(\tmp_267_reg_72_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'hB77BFFFFB77B0000)) 
    mem_reg_i_14
       (.I0(reg_58[0]),
        .I1(\ap_CS_fsm_reg[126]_0 ),
        .I2(reg_58[2]),
        .I3(reg_63[2]),
        .I4(\q_tmp_reg[0] ),
        .I5(tmp_267_reg_72[1]),
        .O(\tmp_267_reg_72_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h9060FFFF90600000)) 
    mem_reg_i_15
       (.I0(reg_63[0]),
        .I1(reg_58[1]),
        .I2(\ap_CS_fsm_reg[126]_0 ),
        .I3(reg_63[1]),
        .I4(\q_tmp_reg[0] ),
        .I5(tmp_267_reg_72[0]),
        .O(\tmp_267_reg_72_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA80000)) 
    mem_reg_i_16
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state127),
        .I2(mem_reg_i_20_n_7),
        .I3(mem_reg_i_21_n_7),
        .I4(sampleStream_V_full_n),
        .I5(grp_LFSR_fu_3432_ap_start_reg_reg),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_20
       (.I0(\tmp_267_reg_72[6]_i_4_n_7 ),
        .I1(\tmp_267_reg_72[6]_i_5_n_7 ),
        .I2(\tmp_267_reg_72[6]_i_6_n_7 ),
        .I3(\tmp_267_reg_72[6]_i_7_n_7 ),
        .O(mem_reg_i_20_n_7));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_21
       (.I0(mem_reg_i_23_n_7),
        .I1(mem_reg_i_24_n_7),
        .I2(mem_reg_i_25_n_7),
        .I3(mem_reg_i_26_n_7),
        .O(mem_reg_i_21_n_7));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    mem_reg_i_22
       (.I0(grp_LFSR_fu_3432_ap_start_reg),
        .I1(\ap_CS_fsm_reg[127]_0 [0]),
        .I2(\ap_CS_fsm_reg[127]_0 [1]),
        .I3(sampleStream_V_full_n),
        .O(grp_LFSR_fu_3432_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_23
       (.I0(mem_reg_i_27_n_7),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state85),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state87),
        .I5(mem_reg_i_28_n_7),
        .O(mem_reg_i_23_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_24
       (.I0(mem_reg_i_29_n_7),
        .I1(ap_CS_fsm_state70),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state72),
        .I4(ap_CS_fsm_state71),
        .I5(mem_reg_i_30_n_7),
        .O(mem_reg_i_24_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_25
       (.I0(mem_reg_i_31_n_7),
        .I1(ap_CS_fsm_state118),
        .I2(ap_CS_fsm_state117),
        .I3(ap_CS_fsm_state120),
        .I4(ap_CS_fsm_state119),
        .I5(mem_reg_i_32_n_7),
        .O(mem_reg_i_25_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_26
       (.I0(mem_reg_i_33_n_7),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state101),
        .I3(ap_CS_fsm_state104),
        .I4(ap_CS_fsm_state103),
        .I5(mem_reg_i_34_n_7),
        .O(mem_reg_i_26_n_7));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_27
       (.I0(ap_CS_fsm_state90),
        .I1(ap_CS_fsm_state89),
        .I2(ap_CS_fsm_state92),
        .I3(ap_CS_fsm_state91),
        .O(mem_reg_i_27_n_7));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_i_28
       (.I0(ap_CS_fsm_state95),
        .I1(ap_CS_fsm_state96),
        .I2(ap_CS_fsm_state93),
        .I3(ap_CS_fsm_state94),
        .I4(mem_reg_i_35_n_7),
        .O(mem_reg_i_28_n_7));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_29
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state76),
        .I3(ap_CS_fsm_state75),
        .O(mem_reg_i_29_n_7));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_i_30
       (.I0(ap_CS_fsm_state79),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state78),
        .I4(mem_reg_i_36_n_7),
        .O(mem_reg_i_30_n_7));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_31
       (.I0(ap_CS_fsm_state122),
        .I1(ap_CS_fsm_state121),
        .I2(ap_CS_fsm_state124),
        .I3(ap_CS_fsm_state123),
        .O(mem_reg_i_31_n_7));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_i_32
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state3),
        .O(mem_reg_i_32_n_7));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_33
       (.I0(ap_CS_fsm_state106),
        .I1(ap_CS_fsm_state105),
        .I2(ap_CS_fsm_state108),
        .I3(ap_CS_fsm_state107),
        .O(mem_reg_i_33_n_7));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_i_34
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state109),
        .I3(ap_CS_fsm_state110),
        .I4(mem_reg_i_37_n_7),
        .O(mem_reg_i_34_n_7));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_35
       (.I0(ap_CS_fsm_state98),
        .I1(ap_CS_fsm_state97),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state99),
        .O(mem_reg_i_35_n_7));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_36
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state84),
        .I3(ap_CS_fsm_state83),
        .O(mem_reg_i_36_n_7));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_37
       (.I0(ap_CS_fsm_state114),
        .I1(ap_CS_fsm_state113),
        .I2(ap_CS_fsm_state116),
        .I3(ap_CS_fsm_state115),
        .O(mem_reg_i_37_n_7));
  LUT5 #(
    .INIT(32'hBF808080)) 
    mem_reg_i_9
       (.I0(tmp_267_reg_72[6]),
        .I1(\ap_CS_fsm_reg[127]_0 [1]),
        .I2(sampleStream_V_full_n),
        .I3(reg_63[0]),
        .I4(\ap_CS_fsm_reg[126]_0 ),
        .O(\tmp_267_reg_72_reg[6]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \reg_58[0]_i_1 
       (.I0(reg_58[1]),
        .I1(\ap_CS_fsm_reg[126]_0 ),
        .O(grp_get_random_fu_29_lfsr31_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \reg_58[1]_i_1 
       (.I0(reg_58[0]),
        .I1(reg_58[2]),
        .I2(\ap_CS_fsm_reg[126]_0 ),
        .O(grp_get_random_fu_29_ap_return_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \reg_58[2]_i_1 
       (.I0(reg_58[0]),
        .I1(reg_58[3]),
        .I2(\ap_CS_fsm_reg[126]_0 ),
        .O(grp_get_random_fu_29_ap_return_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_58[3]_i_1 
       (.I0(\ap_CS_fsm_reg[126]_0 ),
        .I1(reg_58[4]),
        .O(grp_get_random_fu_29_lfsr31_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h7B)) 
    \reg_58[4]_i_1 
       (.I0(reg_58[0]),
        .I1(\ap_CS_fsm_reg[126]_0 ),
        .I2(reg_58[5]),
        .O(grp_get_random_fu_29_ap_return_1[4]));
  LUT4 #(
    .INIT(16'hC888)) 
    \reg_58[5]_i_1 
       (.I0(\reg_58[5]_i_3_n_7 ),
        .I1(sampleStream_V_full_n),
        .I2(grp_LFSR_fu_3432_ap_start_reg),
        .I3(\ap_CS_fsm_reg[127]_0 [0]),
        .O(reg_580));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_58[5]_i_2 
       (.I0(\ap_CS_fsm_reg[126]_0 ),
        .I1(reg_58[0]),
        .O(grp_get_random_fu_29_lfsr31_read[0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_58[5]_i_3 
       (.I0(\tmp_267_reg_72[6]_i_7_n_7 ),
        .I1(\tmp_267_reg_72[6]_i_6_n_7 ),
        .I2(\tmp_267_reg_72[6]_i_5_n_7 ),
        .I3(\tmp_267_reg_72[6]_i_4_n_7 ),
        .I4(mem_reg_i_21_n_7),
        .O(\reg_58[5]_i_3_n_7 ));
  FDRE \reg_58_reg[0] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(grp_get_random_fu_29_lfsr31_read[1]),
        .Q(reg_58[0]),
        .R(1'b0));
  FDRE \reg_58_reg[1] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(grp_get_random_fu_29_ap_return_1[1]),
        .Q(reg_58[1]),
        .R(1'b0));
  FDRE \reg_58_reg[2] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(grp_get_random_fu_29_ap_return_1[2]),
        .Q(reg_58[2]),
        .R(1'b0));
  FDRE \reg_58_reg[3] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(grp_get_random_fu_29_lfsr31_read[4]),
        .Q(reg_58[3]),
        .R(1'b0));
  FDRE \reg_58_reg[4] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(grp_get_random_fu_29_ap_return_1[4]),
        .Q(reg_58[4]),
        .R(1'b0));
  FDRE \reg_58_reg[5] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(grp_get_random_fu_29_lfsr31_read[0]),
        .Q(reg_58[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \reg_63[1]_i_1 
       (.I0(reg_63[2]),
        .I1(\ap_CS_fsm_reg[126]_0 ),
        .O(grp_get_random_fu_29_lfsr32_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_63[2]_i_1 
       (.I0(\ap_CS_fsm_reg[126]_0 ),
        .I1(reg_63[3]),
        .O(grp_get_random_fu_29_lfsr32_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \reg_63[3]_i_1 
       (.I0(reg_63[0]),
        .I1(reg_63[4]),
        .I2(\ap_CS_fsm_reg[126]_0 ),
        .O(grp_get_random_fu_29_ap_return_2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_63[4]_i_1 
       (.I0(\ap_CS_fsm_reg[126]_0 ),
        .I1(reg_63[5]),
        .O(grp_get_random_fu_29_lfsr32_read[5]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \reg_63[5]_i_1 
       (.I0(reg_63[0]),
        .I1(reg_63[6]),
        .I2(\ap_CS_fsm_reg[126]_0 ),
        .O(grp_get_random_fu_29_ap_return_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_63[6]_i_1 
       (.I0(\ap_CS_fsm_reg[126]_0 ),
        .I1(reg_63[0]),
        .O(grp_get_random_fu_29_lfsr32_read[0]));
  FDRE \reg_63_reg[0] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(grp_get_random_fu_29_ap_return_2[0]),
        .Q(reg_63[0]),
        .R(1'b0));
  FDRE \reg_63_reg[1] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(grp_get_random_fu_29_lfsr32_read[2]),
        .Q(reg_63[1]),
        .R(1'b0));
  FDRE \reg_63_reg[2] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(grp_get_random_fu_29_lfsr32_read[3]),
        .Q(reg_63[2]),
        .R(1'b0));
  FDRE \reg_63_reg[3] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(grp_get_random_fu_29_ap_return_2[3]),
        .Q(reg_63[3]),
        .R(1'b0));
  FDRE \reg_63_reg[4] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(grp_get_random_fu_29_lfsr32_read[5]),
        .Q(reg_63[4]),
        .R(1'b0));
  FDRE \reg_63_reg[5] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(grp_get_random_fu_29_ap_return_2[5]),
        .Q(reg_63[5]),
        .R(1'b0));
  FDRE \reg_63_reg[6] 
       (.C(ap_clk),
        .CE(reg_580),
        .D(grp_get_random_fu_29_lfsr32_read[0]),
        .Q(reg_63[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669000069960000)) 
    \tmp_267_reg_72[0]_i_1 
       (.I0(reg_63[1]),
        .I1(reg_63[0]),
        .I2(reg_58[0]),
        .I3(reg_58[2]),
        .I4(\ap_CS_fsm_reg[126]_0 ),
        .I5(reg_63[2]),
        .O(call_ret_126_get_random_fu_37_ap_return_0[0]));
  LUT5 #(
    .INIT(32'h69FF96FF)) 
    \tmp_267_reg_72[1]_i_1 
       (.I0(reg_58[1]),
        .I1(reg_58[0]),
        .I2(reg_58[3]),
        .I3(\ap_CS_fsm_reg[126]_0 ),
        .I4(reg_63[3]),
        .O(call_ret_126_get_random_fu_37_ap_return_0[1]));
  LUT5 #(
    .INIT(32'h7BB7B77B)) 
    \tmp_267_reg_72[2]_i_1 
       (.I0(reg_58[1]),
        .I1(\ap_CS_fsm_reg[126]_0 ),
        .I2(reg_58[4]),
        .I3(reg_63[0]),
        .I4(reg_63[4]),
        .O(call_ret_126_get_random_fu_37_ap_return_0[2]));
  LUT6 #(
    .INIT(64'h9600690069009600)) 
    \tmp_267_reg_72[3]_i_1 
       (.I0(reg_63[1]),
        .I1(reg_63[0]),
        .I2(reg_58[0]),
        .I3(\ap_CS_fsm_reg[126]_0 ),
        .I4(reg_58[5]),
        .I5(reg_63[5]),
        .O(call_ret_126_get_random_fu_37_ap_return_0[3]));
  LUT5 #(
    .INIT(32'h7BB7B77B)) 
    \tmp_267_reg_72[4]_i_1 
       (.I0(reg_58[1]),
        .I1(\ap_CS_fsm_reg[126]_0 ),
        .I2(reg_58[0]),
        .I3(reg_63[0]),
        .I4(reg_63[6]),
        .O(call_ret_126_get_random_fu_37_ap_return_0[4]));
  LUT3 #(
    .INIT(8'h60)) 
    \tmp_267_reg_72[5]_i_1 
       (.I0(reg_58[1]),
        .I1(reg_63[1]),
        .I2(\ap_CS_fsm_reg[126]_0 ),
        .O(call_ret_126_get_random_fu_37_ap_return_0[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_267_reg_72[6]_i_1 
       (.I0(ap_CS_fsm_state127),
        .I1(sampleStream_V_full_n),
        .O(ap_NS_fsm1125_out));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_267_reg_72[6]_i_10 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state11),
        .O(\tmp_267_reg_72[6]_i_10_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_267_reg_72[6]_i_11 
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state14),
        .I4(\tmp_267_reg_72[6]_i_17_n_7 ),
        .O(\tmp_267_reg_72[6]_i_11_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_267_reg_72[6]_i_12 
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state59),
        .O(\tmp_267_reg_72[6]_i_12_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_267_reg_72[6]_i_13 
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state64),
        .I2(ap_CS_fsm_state61),
        .I3(ap_CS_fsm_state62),
        .I4(\tmp_267_reg_72[6]_i_18_n_7 ),
        .O(\tmp_267_reg_72[6]_i_13_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_267_reg_72[6]_i_14 
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state44),
        .I3(ap_CS_fsm_state43),
        .O(\tmp_267_reg_72[6]_i_14_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_267_reg_72[6]_i_15 
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state46),
        .I4(\tmp_267_reg_72[6]_i_19_n_7 ),
        .O(\tmp_267_reg_72[6]_i_15_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_267_reg_72[6]_i_16 
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state35),
        .O(\tmp_267_reg_72[6]_i_16_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_267_reg_72[6]_i_17 
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state19),
        .O(\tmp_267_reg_72[6]_i_17_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_267_reg_72[6]_i_18 
       (.I0(ap_CS_fsm_state66),
        .I1(ap_CS_fsm_state65),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state67),
        .O(\tmp_267_reg_72[6]_i_18_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_267_reg_72[6]_i_19 
       (.I0(ap_CS_fsm_state50),
        .I1(ap_CS_fsm_state49),
        .I2(ap_CS_fsm_state52),
        .I3(ap_CS_fsm_state51),
        .O(\tmp_267_reg_72[6]_i_19_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h7B)) 
    \tmp_267_reg_72[6]_i_2 
       (.I0(reg_63[0]),
        .I1(\ap_CS_fsm_reg[126]_0 ),
        .I2(reg_63[1]),
        .O(grp_get_random_fu_29_ap_return_2[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_267_reg_72[6]_i_3 
       (.I0(mem_reg_i_21_n_7),
        .I1(\tmp_267_reg_72[6]_i_4_n_7 ),
        .I2(\tmp_267_reg_72[6]_i_5_n_7 ),
        .I3(\tmp_267_reg_72[6]_i_6_n_7 ),
        .I4(\tmp_267_reg_72[6]_i_7_n_7 ),
        .I5(ap_CS_fsm_state127),
        .O(\ap_CS_fsm_reg[126]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_267_reg_72[6]_i_4 
       (.I0(\tmp_267_reg_72[6]_i_8_n_7 ),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state23),
        .I5(\tmp_267_reg_72[6]_i_9_n_7 ),
        .O(\tmp_267_reg_72[6]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_267_reg_72[6]_i_5 
       (.I0(\tmp_267_reg_72[6]_i_10_n_7 ),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state7),
        .I5(\tmp_267_reg_72[6]_i_11_n_7 ),
        .O(\tmp_267_reg_72[6]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_267_reg_72[6]_i_6 
       (.I0(\tmp_267_reg_72[6]_i_12_n_7 ),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state53),
        .I3(ap_CS_fsm_state56),
        .I4(ap_CS_fsm_state55),
        .I5(\tmp_267_reg_72[6]_i_13_n_7 ),
        .O(\tmp_267_reg_72[6]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_267_reg_72[6]_i_7 
       (.I0(\tmp_267_reg_72[6]_i_14_n_7 ),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state37),
        .I3(ap_CS_fsm_state40),
        .I4(ap_CS_fsm_state39),
        .I5(\tmp_267_reg_72[6]_i_15_n_7 ),
        .O(\tmp_267_reg_72[6]_i_7_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_267_reg_72[6]_i_8 
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .O(\tmp_267_reg_72[6]_i_8_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_267_reg_72[6]_i_9 
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state30),
        .I4(\tmp_267_reg_72[6]_i_16_n_7 ),
        .O(\tmp_267_reg_72[6]_i_9_n_7 ));
  FDRE \tmp_267_reg_72_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1125_out),
        .D(call_ret_126_get_random_fu_37_ap_return_0[0]),
        .Q(tmp_267_reg_72[0]),
        .R(1'b0));
  FDRE \tmp_267_reg_72_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1125_out),
        .D(call_ret_126_get_random_fu_37_ap_return_0[1]),
        .Q(tmp_267_reg_72[1]),
        .R(1'b0));
  FDRE \tmp_267_reg_72_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1125_out),
        .D(call_ret_126_get_random_fu_37_ap_return_0[2]),
        .Q(tmp_267_reg_72[2]),
        .R(1'b0));
  FDRE \tmp_267_reg_72_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1125_out),
        .D(call_ret_126_get_random_fu_37_ap_return_0[3]),
        .Q(tmp_267_reg_72[3]),
        .R(1'b0));
  FDRE \tmp_267_reg_72_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1125_out),
        .D(call_ret_126_get_random_fu_37_ap_return_0[4]),
        .Q(tmp_267_reg_72[4]),
        .R(1'b0));
  FDRE \tmp_267_reg_72_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1125_out),
        .D(call_ret_126_get_random_fu_37_ap_return_0[5]),
        .Q(tmp_267_reg_72[5]),
        .R(1'b0));
  FDRE \tmp_267_reg_72_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1125_out),
        .D(grp_get_random_fu_29_ap_return_2[0]),
        .Q(tmp_267_reg_72[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA0A0A0805F5F5F7F)) 
    \usedw[7]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[126]_0 ),
        .I2(sampleStream_V_full_n),
        .I3(\usedw[7]_i_3_n_7 ),
        .I4(\ap_CS_fsm_reg[127]_0 [1]),
        .I5(\usedw_reg[7] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \usedw[7]_i_3 
       (.I0(\ap_CS_fsm_reg[127]_0 [0]),
        .I1(grp_LFSR_fu_3432_ap_start_reg),
        .I2(sampleStream_V_full_n),
        .O(\usedw[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0808080)) 
    \waddr[7]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[126]_0 ),
        .I2(sampleStream_V_full_n),
        .I3(grp_LFSR_fu_3432_ap_start_reg),
        .I4(\ap_CS_fsm_reg[127]_0 [0]),
        .I5(\ap_CS_fsm_reg[127]_0 [1]),
        .O(\ap_CS_fsm_reg[1]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Relu1D
   (internal_empty_n_reg,
    mOutPtr110_out,
    \ap_CS_fsm_reg[1]_0 ,
    internal_empty_n_reg_0,
    start_once_reg,
    internal_empty_n_reg_1,
    E,
    ap_ready,
    cnv_37PRL_V_V_empty_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    cnv_38PRL_V_V_full_n,
    Relu1D_U0_ap_start,
    start_for_StreamingDataWidthCo_2_U0_full_n,
    int_ap_idle_i_13,
    Q,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n);
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output \ap_CS_fsm_reg[1]_0 ;
  output internal_empty_n_reg_0;
  output start_once_reg;
  output internal_empty_n_reg_1;
  output [0:0]E;
  output ap_ready;
  input cnv_37PRL_V_V_empty_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input cnv_38PRL_V_V_full_n;
  input Relu1D_U0_ap_start;
  input start_for_StreamingDataWidthCo_2_U0_full_n;
  input int_ap_idle_i_13;
  input [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;

  wire [0:0]E;
  wire [0:0]Q;
  wire Relu1D_U0_ap_start;
  wire \ap_CS_fsm[1]_i_3__3_n_7 ;
  wire \ap_CS_fsm[2]_i_2__8_n_7 ;
  wire \ap_CS_fsm[2]_i_3__8_n_7 ;
  wire \ap_CS_fsm[2]_i_4__5_n_7 ;
  wire \ap_CS_fsm[2]_i_5__4_n_7 ;
  wire \ap_CS_fsm[2]_i_6__3_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_7_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__6_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__12_n_7;
  wire ap_enable_reg_pp0_iter1_i_2__8_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_37PRL_V_V_empty_n;
  wire cnv_38PRL_V_V_full_n;
  wire i_reg_63;
  wire i_reg_630;
  wire \i_reg_63[0]_i_4__1_n_7 ;
  wire [16:0]i_reg_63_reg;
  wire \i_reg_63_reg[0]_i_3__1_n_10 ;
  wire \i_reg_63_reg[0]_i_3__1_n_11 ;
  wire \i_reg_63_reg[0]_i_3__1_n_12 ;
  wire \i_reg_63_reg[0]_i_3__1_n_13 ;
  wire \i_reg_63_reg[0]_i_3__1_n_14 ;
  wire \i_reg_63_reg[0]_i_3__1_n_7 ;
  wire \i_reg_63_reg[0]_i_3__1_n_8 ;
  wire \i_reg_63_reg[0]_i_3__1_n_9 ;
  wire \i_reg_63_reg[12]_i_1__1_n_10 ;
  wire \i_reg_63_reg[12]_i_1__1_n_11 ;
  wire \i_reg_63_reg[12]_i_1__1_n_12 ;
  wire \i_reg_63_reg[12]_i_1__1_n_13 ;
  wire \i_reg_63_reg[12]_i_1__1_n_14 ;
  wire \i_reg_63_reg[12]_i_1__1_n_7 ;
  wire \i_reg_63_reg[12]_i_1__1_n_8 ;
  wire \i_reg_63_reg[12]_i_1__1_n_9 ;
  wire \i_reg_63_reg[16]_i_1__1_n_14 ;
  wire \i_reg_63_reg[4]_i_1__1_n_10 ;
  wire \i_reg_63_reg[4]_i_1__1_n_11 ;
  wire \i_reg_63_reg[4]_i_1__1_n_12 ;
  wire \i_reg_63_reg[4]_i_1__1_n_13 ;
  wire \i_reg_63_reg[4]_i_1__1_n_14 ;
  wire \i_reg_63_reg[4]_i_1__1_n_7 ;
  wire \i_reg_63_reg[4]_i_1__1_n_8 ;
  wire \i_reg_63_reg[4]_i_1__1_n_9 ;
  wire \i_reg_63_reg[8]_i_1__1_n_10 ;
  wire \i_reg_63_reg[8]_i_1__1_n_11 ;
  wire \i_reg_63_reg[8]_i_1__1_n_12 ;
  wire \i_reg_63_reg[8]_i_1__1_n_13 ;
  wire \i_reg_63_reg[8]_i_1__1_n_14 ;
  wire \i_reg_63_reg[8]_i_1__1_n_7 ;
  wire \i_reg_63_reg[8]_i_1__1_n_8 ;
  wire \i_reg_63_reg[8]_i_1__1_n_9 ;
  wire int_ap_idle_i_13;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire start_for_StreamingDataWidthCo_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__11_n_7;
  wire \tmp_reg_111[0]_i_1__1_n_7 ;
  wire \tmp_reg_111_reg_n_7_[0] ;
  wire [3:0]\NLW_i_reg_63_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_reg_63_reg[16]_i_1__1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \SRL_SIG[0][30]_i_2__3 
       (.I0(cnv_38PRL_V_V_full_n),
        .I1(cnv_37PRL_V_V_empty_n),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFFF57FF)) 
    \ap_CS_fsm[0]_i_1__14 
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(start_once_reg),
        .I2(start_for_StreamingDataWidthCo_2_U0_full_n),
        .I3(Relu1D_U0_ap_start),
        .I4(ap_ready),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hE0EEEEEE)) 
    \ap_CS_fsm[1]_i_1__14 
       (.I0(ap_NS_fsm18_out),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[1]_i_3__3_n_7 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \ap_CS_fsm[1]_i_2__12 
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(start_once_reg),
        .I2(start_for_StreamingDataWidthCo_2_U0_full_n),
        .I3(Relu1D_U0_ap_start),
        .O(ap_NS_fsm18_out));
  LUT5 #(
    .INIT(32'h0000FDDD)) 
    \ap_CS_fsm[1]_i_3__3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(\tmp_reg_111_reg_n_7_[0] ),
        .I2(cnv_37PRL_V_V_empty_n),
        .I3(cnv_38PRL_V_V_full_n),
        .I4(\ap_CS_fsm[2]_i_2__8_n_7 ),
        .O(\ap_CS_fsm[1]_i_3__3_n_7 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_1__9 
       (.I0(\ap_CS_fsm[2]_i_2__8_n_7 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3__8_n_7 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \ap_CS_fsm[2]_i_2__8 
       (.I0(\ap_CS_fsm[2]_i_4__5_n_7 ),
        .I1(\ap_CS_fsm[2]_i_5__4_n_7 ),
        .I2(i_reg_63_reg[4]),
        .I3(i_reg_63_reg[9]),
        .I4(i_reg_63_reg[2]),
        .I5(\ap_CS_fsm[2]_i_6__3_n_7 ),
        .O(\ap_CS_fsm[2]_i_2__8_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h555D5D5D)) 
    \ap_CS_fsm[2]_i_3__8 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(cnv_37PRL_V_V_empty_n),
        .I4(cnv_38PRL_V_V_full_n),
        .O(\ap_CS_fsm[2]_i_3__8_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_4__5 
       (.I0(i_reg_63_reg[15]),
        .I1(i_reg_63_reg[14]),
        .I2(i_reg_63_reg[10]),
        .I3(i_reg_63_reg[6]),
        .O(\ap_CS_fsm[2]_i_4__5_n_7 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[2]_i_5__4 
       (.I0(i_reg_63_reg[11]),
        .I1(i_reg_63_reg[5]),
        .I2(i_reg_63_reg[16]),
        .I3(i_reg_63_reg[0]),
        .O(\ap_CS_fsm[2]_i_5__4_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_6__3 
       (.I0(i_reg_63_reg[8]),
        .I1(i_reg_63_reg[3]),
        .I2(i_reg_63_reg[1]),
        .I3(i_reg_63_reg[13]),
        .I4(i_reg_63_reg[7]),
        .I5(i_reg_63_reg[12]),
        .O(\ap_CS_fsm[2]_i_6__3_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    ap_enable_reg_pp0_iter0_i_1__6
       (.I0(\ap_CS_fsm[2]_i_2__8_n_7 ),
        .I1(\ap_CS_fsm[2]_i_3__8_n_7 ),
        .I2(ap_NS_fsm18_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__6_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__6_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC055C00000000000)) 
    ap_enable_reg_pp0_iter1_i_1__12
       (.I0(ap_NS_fsm18_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_2__8_n_7 ),
        .I3(ap_enable_reg_pp0_iter1_i_2__8_n_7),
        .I4(ap_enable_reg_pp0_iter1_reg_n_7),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__12_n_7));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    ap_enable_reg_pp0_iter1_i_2__8
       (.I0(cnv_38PRL_V_V_full_n),
        .I1(cnv_37PRL_V_V_empty_n),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .O(ap_enable_reg_pp0_iter1_i_2__8_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__12_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \i_reg_63[0]_i_1__1 
       (.I0(Relu1D_U0_ap_start),
        .I1(start_for_StreamingDataWidthCo_2_U0_full_n),
        .I2(start_once_reg),
        .I3(\ap_CS_fsm_reg_n_7_[0] ),
        .I4(i_reg_630),
        .O(i_reg_63));
  LUT3 #(
    .INIT(8'h08)) 
    \i_reg_63[0]_i_2__1 
       (.I0(\ap_CS_fsm[2]_i_2__8_n_7 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3__8_n_7 ),
        .O(i_reg_630));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_63[0]_i_4__1 
       (.I0(i_reg_63_reg[0]),
        .O(\i_reg_63[0]_i_4__1_n_7 ));
  FDRE \i_reg_63_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3__1_n_14 ),
        .Q(i_reg_63_reg[0]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[0]_i_3__1 
       (.CI(1'b0),
        .CO({\i_reg_63_reg[0]_i_3__1_n_7 ,\i_reg_63_reg[0]_i_3__1_n_8 ,\i_reg_63_reg[0]_i_3__1_n_9 ,\i_reg_63_reg[0]_i_3__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_63_reg[0]_i_3__1_n_11 ,\i_reg_63_reg[0]_i_3__1_n_12 ,\i_reg_63_reg[0]_i_3__1_n_13 ,\i_reg_63_reg[0]_i_3__1_n_14 }),
        .S({i_reg_63_reg[3:1],\i_reg_63[0]_i_4__1_n_7 }));
  FDRE \i_reg_63_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1__1_n_12 ),
        .Q(i_reg_63_reg[10]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1__1_n_11 ),
        .Q(i_reg_63_reg[11]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[12]_i_1__1_n_14 ),
        .Q(i_reg_63_reg[12]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[12]_i_1__1 
       (.CI(\i_reg_63_reg[8]_i_1__1_n_7 ),
        .CO({\i_reg_63_reg[12]_i_1__1_n_7 ,\i_reg_63_reg[12]_i_1__1_n_8 ,\i_reg_63_reg[12]_i_1__1_n_9 ,\i_reg_63_reg[12]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_63_reg[12]_i_1__1_n_11 ,\i_reg_63_reg[12]_i_1__1_n_12 ,\i_reg_63_reg[12]_i_1__1_n_13 ,\i_reg_63_reg[12]_i_1__1_n_14 }),
        .S(i_reg_63_reg[15:12]));
  FDRE \i_reg_63_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[12]_i_1__1_n_13 ),
        .Q(i_reg_63_reg[13]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[12]_i_1__1_n_12 ),
        .Q(i_reg_63_reg[14]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[12]_i_1__1_n_11 ),
        .Q(i_reg_63_reg[15]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[16]_i_1__1_n_14 ),
        .Q(i_reg_63_reg[16]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[16]_i_1__1 
       (.CI(\i_reg_63_reg[12]_i_1__1_n_7 ),
        .CO(\NLW_i_reg_63_reg[16]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_63_reg[16]_i_1__1_O_UNCONNECTED [3:1],\i_reg_63_reg[16]_i_1__1_n_14 }),
        .S({1'b0,1'b0,1'b0,i_reg_63_reg[16]}));
  FDRE \i_reg_63_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3__1_n_13 ),
        .Q(i_reg_63_reg[1]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3__1_n_12 ),
        .Q(i_reg_63_reg[2]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3__1_n_11 ),
        .Q(i_reg_63_reg[3]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1__1_n_14 ),
        .Q(i_reg_63_reg[4]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[4]_i_1__1 
       (.CI(\i_reg_63_reg[0]_i_3__1_n_7 ),
        .CO({\i_reg_63_reg[4]_i_1__1_n_7 ,\i_reg_63_reg[4]_i_1__1_n_8 ,\i_reg_63_reg[4]_i_1__1_n_9 ,\i_reg_63_reg[4]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_63_reg[4]_i_1__1_n_11 ,\i_reg_63_reg[4]_i_1__1_n_12 ,\i_reg_63_reg[4]_i_1__1_n_13 ,\i_reg_63_reg[4]_i_1__1_n_14 }),
        .S(i_reg_63_reg[7:4]));
  FDRE \i_reg_63_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1__1_n_13 ),
        .Q(i_reg_63_reg[5]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1__1_n_12 ),
        .Q(i_reg_63_reg[6]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1__1_n_11 ),
        .Q(i_reg_63_reg[7]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1__1_n_14 ),
        .Q(i_reg_63_reg[8]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[8]_i_1__1 
       (.CI(\i_reg_63_reg[4]_i_1__1_n_7 ),
        .CO({\i_reg_63_reg[8]_i_1__1_n_7 ,\i_reg_63_reg[8]_i_1__1_n_8 ,\i_reg_63_reg[8]_i_1__1_n_9 ,\i_reg_63_reg[8]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_63_reg[8]_i_1__1_n_11 ,\i_reg_63_reg[8]_i_1__1_n_12 ,\i_reg_63_reg[8]_i_1__1_n_13 ,\i_reg_63_reg[8]_i_1__1_n_14 }),
        .S(i_reg_63_reg[11:8]));
  FDRE \i_reg_63_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1__1_n_13 ),
        .Q(i_reg_63_reg[9]),
        .R(i_reg_63));
  LUT6 #(
    .INIT(64'h0000570000000000)) 
    int_ap_idle_i_22
       (.I0(Relu1D_U0_ap_start),
        .I1(start_for_StreamingDataWidthCo_2_U0_full_n),
        .I2(start_once_reg),
        .I3(\ap_CS_fsm_reg_n_7_[0] ),
        .I4(int_ap_idle_i_13),
        .I5(Q),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h00000000F7FFFFFF)) 
    internal_full_n_i_2__14
       (.I0(cnv_37PRL_V_V_empty_n),
        .I1(cnv_38PRL_V_V_full_n),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\mOutPtr_reg[0] ),
        .O(internal_empty_n_reg_1));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    internal_full_n_i_3__3
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(cnv_38PRL_V_V_full_n),
        .I4(cnv_37PRL_V_V_empty_n),
        .I5(\mOutPtr_reg[0] ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hFFDF00200020FFDF)) 
    \mOutPtr[0]_i_1__12 
       (.I0(cnv_37PRL_V_V_empty_n),
        .I1(\tmp_reg_111_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\ap_CS_fsm[2]_i_3__8_n_7 ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \mOutPtr[1]_i_2__13 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(cnv_37PRL_V_V_empty_n),
        .I4(cnv_38PRL_V_V_full_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__11
       (.I0(ap_ready),
        .I1(start_once_reg),
        .I2(start_for_StreamingDataWidthCo_2_U0_full_n),
        .I3(Relu1D_U0_ap_start),
        .O(start_once_reg_i_1__11_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__11_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h50505050FAF2F2F2)) 
    \tmp_reg_111[0]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(cnv_37PRL_V_V_empty_n),
        .I4(cnv_38PRL_V_V_full_n),
        .I5(\ap_CS_fsm[2]_i_2__8_n_7 ),
        .O(\tmp_reg_111[0]_i_1__1_n_7 ));
  FDRE \tmp_reg_111_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_111[0]_i_1__1_n_7 ),
        .Q(\tmp_reg_111_reg_n_7_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Relu1D399
   (internal_empty_n_reg,
    mOutPtr110_out,
    \ap_CS_fsm_reg[1]_0 ,
    internal_empty_n_reg_0,
    start_once_reg,
    internal_empty_n_reg_1,
    E,
    ap_ready,
    cnv_29PRL_V_V_empty_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    cnv_30PRL_V_V_full_n,
    Relu1D399_U0_ap_start,
    start_for_StreamingDataWidthCo_1_U0_full_n,
    int_ap_idle_i_3,
    Q,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n);
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output \ap_CS_fsm_reg[1]_0 ;
  output internal_empty_n_reg_0;
  output start_once_reg;
  output internal_empty_n_reg_1;
  output [0:0]E;
  output ap_ready;
  input cnv_29PRL_V_V_empty_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input cnv_30PRL_V_V_full_n;
  input Relu1D399_U0_ap_start;
  input start_for_StreamingDataWidthCo_1_U0_full_n;
  input int_ap_idle_i_3;
  input [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;

  wire [0:0]E;
  wire [0:0]Q;
  wire Relu1D399_U0_ap_start;
  wire \ap_CS_fsm[1]_i_3_n_7 ;
  wire \ap_CS_fsm[2]_i_2__2_n_7 ;
  wire \ap_CS_fsm[2]_i_3__2_n_7 ;
  wire \ap_CS_fsm[2]_i_4__1_n_7 ;
  wire \ap_CS_fsm[2]_i_5__0_n_7 ;
  wire \ap_CS_fsm[2]_i_6_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_7_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_7;
  wire ap_enable_reg_pp0_iter1_i_2__2_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_29PRL_V_V_empty_n;
  wire cnv_30PRL_V_V_full_n;
  wire i_reg_63;
  wire i_reg_630;
  wire \i_reg_63[0]_i_4_n_7 ;
  wire [16:0]i_reg_63_reg;
  wire \i_reg_63_reg[0]_i_3_n_10 ;
  wire \i_reg_63_reg[0]_i_3_n_11 ;
  wire \i_reg_63_reg[0]_i_3_n_12 ;
  wire \i_reg_63_reg[0]_i_3_n_13 ;
  wire \i_reg_63_reg[0]_i_3_n_14 ;
  wire \i_reg_63_reg[0]_i_3_n_7 ;
  wire \i_reg_63_reg[0]_i_3_n_8 ;
  wire \i_reg_63_reg[0]_i_3_n_9 ;
  wire \i_reg_63_reg[12]_i_1_n_10 ;
  wire \i_reg_63_reg[12]_i_1_n_11 ;
  wire \i_reg_63_reg[12]_i_1_n_12 ;
  wire \i_reg_63_reg[12]_i_1_n_13 ;
  wire \i_reg_63_reg[12]_i_1_n_14 ;
  wire \i_reg_63_reg[12]_i_1_n_7 ;
  wire \i_reg_63_reg[12]_i_1_n_8 ;
  wire \i_reg_63_reg[12]_i_1_n_9 ;
  wire \i_reg_63_reg[16]_i_1_n_14 ;
  wire \i_reg_63_reg[4]_i_1_n_10 ;
  wire \i_reg_63_reg[4]_i_1_n_11 ;
  wire \i_reg_63_reg[4]_i_1_n_12 ;
  wire \i_reg_63_reg[4]_i_1_n_13 ;
  wire \i_reg_63_reg[4]_i_1_n_14 ;
  wire \i_reg_63_reg[4]_i_1_n_7 ;
  wire \i_reg_63_reg[4]_i_1_n_8 ;
  wire \i_reg_63_reg[4]_i_1_n_9 ;
  wire \i_reg_63_reg[8]_i_1_n_10 ;
  wire \i_reg_63_reg[8]_i_1_n_11 ;
  wire \i_reg_63_reg[8]_i_1_n_12 ;
  wire \i_reg_63_reg[8]_i_1_n_13 ;
  wire \i_reg_63_reg[8]_i_1_n_14 ;
  wire \i_reg_63_reg[8]_i_1_n_7 ;
  wire \i_reg_63_reg[8]_i_1_n_8 ;
  wire \i_reg_63_reg[8]_i_1_n_9 ;
  wire int_ap_idle_i_3;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire start_for_StreamingDataWidthCo_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__3_n_7;
  wire \tmp_reg_111[0]_i_1_n_7 ;
  wire \tmp_reg_111_reg_n_7_[0] ;
  wire [3:0]\NLW_i_reg_63_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_reg_63_reg[16]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \SRL_SIG[0][30]_i_2__1 
       (.I0(cnv_30PRL_V_V_full_n),
        .I1(cnv_29PRL_V_V_empty_n),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFFF57FF)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(start_once_reg),
        .I2(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I3(Relu1D399_U0_ap_start),
        .I4(ap_ready),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hE0EEEEEE)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(ap_NS_fsm18_out),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[1]_i_3_n_7 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \ap_CS_fsm[1]_i_2__4 
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(start_once_reg),
        .I2(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I3(Relu1D399_U0_ap_start),
        .O(ap_NS_fsm18_out));
  LUT5 #(
    .INIT(32'h0000FDDD)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(\tmp_reg_111_reg_n_7_[0] ),
        .I2(cnv_29PRL_V_V_empty_n),
        .I3(cnv_30PRL_V_V_full_n),
        .I4(\ap_CS_fsm[2]_i_2__2_n_7 ),
        .O(\ap_CS_fsm[1]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(\ap_CS_fsm[2]_i_2__2_n_7 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3__2_n_7 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(\ap_CS_fsm[2]_i_4__1_n_7 ),
        .I1(\ap_CS_fsm[2]_i_5__0_n_7 ),
        .I2(i_reg_63_reg[4]),
        .I3(i_reg_63_reg[9]),
        .I4(i_reg_63_reg[2]),
        .I5(\ap_CS_fsm[2]_i_6_n_7 ),
        .O(\ap_CS_fsm[2]_i_2__2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h555D5D5D)) 
    \ap_CS_fsm[2]_i_3__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(cnv_29PRL_V_V_empty_n),
        .I4(cnv_30PRL_V_V_full_n),
        .O(\ap_CS_fsm[2]_i_3__2_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(i_reg_63_reg[15]),
        .I1(i_reg_63_reg[14]),
        .I2(i_reg_63_reg[10]),
        .I3(i_reg_63_reg[6]),
        .O(\ap_CS_fsm[2]_i_4__1_n_7 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(i_reg_63_reg[11]),
        .I1(i_reg_63_reg[5]),
        .I2(i_reg_63_reg[16]),
        .I3(i_reg_63_reg[0]),
        .O(\ap_CS_fsm[2]_i_5__0_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(i_reg_63_reg[8]),
        .I1(i_reg_63_reg[3]),
        .I2(i_reg_63_reg[1]),
        .I3(i_reg_63_reg[13]),
        .I4(i_reg_63_reg[7]),
        .I5(i_reg_63_reg[12]),
        .O(\ap_CS_fsm[2]_i_6_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(\ap_CS_fsm[2]_i_2__2_n_7 ),
        .I1(\ap_CS_fsm[2]_i_3__2_n_7 ),
        .I2(ap_NS_fsm18_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC055C00000000000)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_NS_fsm18_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_2__2_n_7 ),
        .I3(ap_enable_reg_pp0_iter1_i_2__2_n_7),
        .I4(ap_enable_reg_pp0_iter1_reg_n_7),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_7));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    ap_enable_reg_pp0_iter1_i_2__2
       (.I0(cnv_30PRL_V_V_full_n),
        .I1(cnv_29PRL_V_V_empty_n),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .O(ap_enable_reg_pp0_iter1_i_2__2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \i_reg_63[0]_i_1 
       (.I0(Relu1D399_U0_ap_start),
        .I1(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I2(start_once_reg),
        .I3(\ap_CS_fsm_reg_n_7_[0] ),
        .I4(i_reg_630),
        .O(i_reg_63));
  LUT3 #(
    .INIT(8'h08)) 
    \i_reg_63[0]_i_2 
       (.I0(\ap_CS_fsm[2]_i_2__2_n_7 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3__2_n_7 ),
        .O(i_reg_630));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_63[0]_i_4 
       (.I0(i_reg_63_reg[0]),
        .O(\i_reg_63[0]_i_4_n_7 ));
  FDRE \i_reg_63_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3_n_14 ),
        .Q(i_reg_63_reg[0]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_reg_63_reg[0]_i_3_n_7 ,\i_reg_63_reg[0]_i_3_n_8 ,\i_reg_63_reg[0]_i_3_n_9 ,\i_reg_63_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_63_reg[0]_i_3_n_11 ,\i_reg_63_reg[0]_i_3_n_12 ,\i_reg_63_reg[0]_i_3_n_13 ,\i_reg_63_reg[0]_i_3_n_14 }),
        .S({i_reg_63_reg[3:1],\i_reg_63[0]_i_4_n_7 }));
  FDRE \i_reg_63_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1_n_12 ),
        .Q(i_reg_63_reg[10]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1_n_11 ),
        .Q(i_reg_63_reg[11]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[12]_i_1_n_14 ),
        .Q(i_reg_63_reg[12]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[12]_i_1 
       (.CI(\i_reg_63_reg[8]_i_1_n_7 ),
        .CO({\i_reg_63_reg[12]_i_1_n_7 ,\i_reg_63_reg[12]_i_1_n_8 ,\i_reg_63_reg[12]_i_1_n_9 ,\i_reg_63_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_63_reg[12]_i_1_n_11 ,\i_reg_63_reg[12]_i_1_n_12 ,\i_reg_63_reg[12]_i_1_n_13 ,\i_reg_63_reg[12]_i_1_n_14 }),
        .S(i_reg_63_reg[15:12]));
  FDRE \i_reg_63_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[12]_i_1_n_13 ),
        .Q(i_reg_63_reg[13]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[12]_i_1_n_12 ),
        .Q(i_reg_63_reg[14]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[12]_i_1_n_11 ),
        .Q(i_reg_63_reg[15]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[16]_i_1_n_14 ),
        .Q(i_reg_63_reg[16]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[16]_i_1 
       (.CI(\i_reg_63_reg[12]_i_1_n_7 ),
        .CO(\NLW_i_reg_63_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_63_reg[16]_i_1_O_UNCONNECTED [3:1],\i_reg_63_reg[16]_i_1_n_14 }),
        .S({1'b0,1'b0,1'b0,i_reg_63_reg[16]}));
  FDRE \i_reg_63_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3_n_13 ),
        .Q(i_reg_63_reg[1]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3_n_12 ),
        .Q(i_reg_63_reg[2]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3_n_11 ),
        .Q(i_reg_63_reg[3]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1_n_14 ),
        .Q(i_reg_63_reg[4]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[4]_i_1 
       (.CI(\i_reg_63_reg[0]_i_3_n_7 ),
        .CO({\i_reg_63_reg[4]_i_1_n_7 ,\i_reg_63_reg[4]_i_1_n_8 ,\i_reg_63_reg[4]_i_1_n_9 ,\i_reg_63_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_63_reg[4]_i_1_n_11 ,\i_reg_63_reg[4]_i_1_n_12 ,\i_reg_63_reg[4]_i_1_n_13 ,\i_reg_63_reg[4]_i_1_n_14 }),
        .S(i_reg_63_reg[7:4]));
  FDRE \i_reg_63_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1_n_13 ),
        .Q(i_reg_63_reg[5]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1_n_12 ),
        .Q(i_reg_63_reg[6]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1_n_11 ),
        .Q(i_reg_63_reg[7]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1_n_14 ),
        .Q(i_reg_63_reg[8]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[8]_i_1 
       (.CI(\i_reg_63_reg[4]_i_1_n_7 ),
        .CO({\i_reg_63_reg[8]_i_1_n_7 ,\i_reg_63_reg[8]_i_1_n_8 ,\i_reg_63_reg[8]_i_1_n_9 ,\i_reg_63_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_63_reg[8]_i_1_n_11 ,\i_reg_63_reg[8]_i_1_n_12 ,\i_reg_63_reg[8]_i_1_n_13 ,\i_reg_63_reg[8]_i_1_n_14 }),
        .S(i_reg_63_reg[11:8]));
  FDRE \i_reg_63_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1_n_13 ),
        .Q(i_reg_63_reg[9]),
        .R(i_reg_63));
  LUT6 #(
    .INIT(64'h5700000000000000)) 
    int_ap_idle_i_10
       (.I0(Relu1D399_U0_ap_start),
        .I1(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I2(start_once_reg),
        .I3(\ap_CS_fsm_reg_n_7_[0] ),
        .I4(int_ap_idle_i_3),
        .I5(Q),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h00000000F7FFFFFF)) 
    internal_full_n_i_2__2
       (.I0(cnv_29PRL_V_V_empty_n),
        .I1(cnv_30PRL_V_V_full_n),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\mOutPtr_reg[0] ),
        .O(internal_empty_n_reg_1));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    internal_full_n_i_3
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(cnv_30PRL_V_V_full_n),
        .I4(cnv_29PRL_V_V_empty_n),
        .I5(\mOutPtr_reg[0] ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hFFDF00200020FFDF)) 
    \mOutPtr[0]_i_1__4 
       (.I0(cnv_29PRL_V_V_empty_n),
        .I1(\tmp_reg_111_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\ap_CS_fsm[2]_i_3__2_n_7 ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \mOutPtr[1]_i_2__5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(cnv_29PRL_V_V_empty_n),
        .I4(cnv_30PRL_V_V_full_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__3
       (.I0(ap_ready),
        .I1(start_once_reg),
        .I2(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I3(Relu1D399_U0_ap_start),
        .O(start_once_reg_i_1__3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__3_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h50505050FAF2F2F2)) 
    \tmp_reg_111[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(cnv_29PRL_V_V_empty_n),
        .I4(cnv_30PRL_V_V_full_n),
        .I5(\ap_CS_fsm[2]_i_2__2_n_7 ),
        .O(\tmp_reg_111[0]_i_1_n_7 ));
  FDRE \tmp_reg_111_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_111[0]_i_1_n_7 ),
        .Q(\tmp_reg_111_reg_n_7_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Relu1D403
   (start_once_reg,
    Q,
    internal_empty_n_reg,
    mOutPtr110_out,
    \ap_CS_fsm_reg[1]_0 ,
    internal_empty_n_reg_0,
    E,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    start_for_StreamingDataWidthCo_U0_full_n,
    Relu1D403_U0_ap_start,
    cnv_33PRL_V_V_empty_n,
    cnv_34PRL_V_V_full_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 );
  output start_once_reg;
  output [1:0]Q;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output \ap_CS_fsm_reg[1]_0 ;
  output internal_empty_n_reg_0;
  output [0:0]E;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input start_for_StreamingDataWidthCo_U0_full_n;
  input Relu1D403_U0_ap_start;
  input cnv_33PRL_V_V_empty_n;
  input cnv_34PRL_V_V_full_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire Relu1D403_U0_ap_start;
  wire \ap_CS_fsm[1]_i_3__1_n_7 ;
  wire \ap_CS_fsm[2]_i_2__5_n_7 ;
  wire \ap_CS_fsm[2]_i_3__5_n_7 ;
  wire \ap_CS_fsm[2]_i_4__3_n_7 ;
  wire \ap_CS_fsm[2]_i_5__2_n_7 ;
  wire \ap_CS_fsm[2]_i_6__1_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__8_n_7;
  wire ap_enable_reg_pp0_iter1_i_2__5_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_33PRL_V_V_empty_n;
  wire cnv_34PRL_V_V_full_n;
  wire i_reg_63;
  wire i_reg_630;
  wire \i_reg_63[0]_i_4__0_n_7 ;
  wire [16:0]i_reg_63_reg;
  wire \i_reg_63_reg[0]_i_3__0_n_10 ;
  wire \i_reg_63_reg[0]_i_3__0_n_11 ;
  wire \i_reg_63_reg[0]_i_3__0_n_12 ;
  wire \i_reg_63_reg[0]_i_3__0_n_13 ;
  wire \i_reg_63_reg[0]_i_3__0_n_14 ;
  wire \i_reg_63_reg[0]_i_3__0_n_7 ;
  wire \i_reg_63_reg[0]_i_3__0_n_8 ;
  wire \i_reg_63_reg[0]_i_3__0_n_9 ;
  wire \i_reg_63_reg[12]_i_1__0_n_10 ;
  wire \i_reg_63_reg[12]_i_1__0_n_11 ;
  wire \i_reg_63_reg[12]_i_1__0_n_12 ;
  wire \i_reg_63_reg[12]_i_1__0_n_13 ;
  wire \i_reg_63_reg[12]_i_1__0_n_14 ;
  wire \i_reg_63_reg[12]_i_1__0_n_7 ;
  wire \i_reg_63_reg[12]_i_1__0_n_8 ;
  wire \i_reg_63_reg[12]_i_1__0_n_9 ;
  wire \i_reg_63_reg[16]_i_1__0_n_14 ;
  wire \i_reg_63_reg[4]_i_1__0_n_10 ;
  wire \i_reg_63_reg[4]_i_1__0_n_11 ;
  wire \i_reg_63_reg[4]_i_1__0_n_12 ;
  wire \i_reg_63_reg[4]_i_1__0_n_13 ;
  wire \i_reg_63_reg[4]_i_1__0_n_14 ;
  wire \i_reg_63_reg[4]_i_1__0_n_7 ;
  wire \i_reg_63_reg[4]_i_1__0_n_8 ;
  wire \i_reg_63_reg[4]_i_1__0_n_9 ;
  wire \i_reg_63_reg[8]_i_1__0_n_10 ;
  wire \i_reg_63_reg[8]_i_1__0_n_11 ;
  wire \i_reg_63_reg[8]_i_1__0_n_12 ;
  wire \i_reg_63_reg[8]_i_1__0_n_13 ;
  wire \i_reg_63_reg[8]_i_1__0_n_14 ;
  wire \i_reg_63_reg[8]_i_1__0_n_7 ;
  wire \i_reg_63_reg[8]_i_1__0_n_8 ;
  wire \i_reg_63_reg[8]_i_1__0_n_9 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire start_for_StreamingDataWidthCo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__7_n_7;
  wire \tmp_reg_111[0]_i_1__0_n_7 ;
  wire \tmp_reg_111_reg_n_7_[0] ;
  wire [3:0]\NLW_i_reg_63_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_reg_63_reg[16]_i_1__0_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h08000000)) 
    \SRL_SIG[0][30]_i_2__2 
       (.I0(cnv_34PRL_V_V_full_n),
        .I1(cnv_33PRL_V_V_empty_n),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFFF57FF)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_StreamingDataWidthCo_U0_full_n),
        .I3(Relu1D403_U0_ap_start),
        .I4(Q[1]),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hE0EEEEEE)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(ap_NS_fsm18_out),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[1]_i_3__1_n_7 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \ap_CS_fsm[1]_i_2__8 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_StreamingDataWidthCo_U0_full_n),
        .I3(Relu1D403_U0_ap_start),
        .O(ap_NS_fsm18_out));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h0000FDDD)) 
    \ap_CS_fsm[1]_i_3__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(\tmp_reg_111_reg_n_7_[0] ),
        .I2(cnv_33PRL_V_V_empty_n),
        .I3(cnv_34PRL_V_V_full_n),
        .I4(\ap_CS_fsm[2]_i_2__5_n_7 ),
        .O(\ap_CS_fsm[1]_i_3__1_n_7 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(\ap_CS_fsm[2]_i_2__5_n_7 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3__5_n_7 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \ap_CS_fsm[2]_i_2__5 
       (.I0(\ap_CS_fsm[2]_i_4__3_n_7 ),
        .I1(\ap_CS_fsm[2]_i_5__2_n_7 ),
        .I2(i_reg_63_reg[4]),
        .I3(i_reg_63_reg[9]),
        .I4(i_reg_63_reg[2]),
        .I5(\ap_CS_fsm[2]_i_6__1_n_7 ),
        .O(\ap_CS_fsm[2]_i_2__5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h555D5D5D)) 
    \ap_CS_fsm[2]_i_3__5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(cnv_33PRL_V_V_empty_n),
        .I4(cnv_34PRL_V_V_full_n),
        .O(\ap_CS_fsm[2]_i_3__5_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_4__3 
       (.I0(i_reg_63_reg[15]),
        .I1(i_reg_63_reg[14]),
        .I2(i_reg_63_reg[10]),
        .I3(i_reg_63_reg[6]),
        .O(\ap_CS_fsm[2]_i_4__3_n_7 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[2]_i_5__2 
       (.I0(i_reg_63_reg[11]),
        .I1(i_reg_63_reg[5]),
        .I2(i_reg_63_reg[16]),
        .I3(i_reg_63_reg[0]),
        .O(\ap_CS_fsm[2]_i_5__2_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_6__1 
       (.I0(i_reg_63_reg[8]),
        .I1(i_reg_63_reg[3]),
        .I2(i_reg_63_reg[1]),
        .I3(i_reg_63_reg[13]),
        .I4(i_reg_63_reg[7]),
        .I5(i_reg_63_reg[12]),
        .O(\ap_CS_fsm[2]_i_6__1_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(\ap_CS_fsm[2]_i_2__5_n_7 ),
        .I1(\ap_CS_fsm[2]_i_3__5_n_7 ),
        .I2(ap_NS_fsm18_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC055C00000000000)) 
    ap_enable_reg_pp0_iter1_i_1__8
       (.I0(ap_NS_fsm18_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_2__5_n_7 ),
        .I3(ap_enable_reg_pp0_iter1_i_2__5_n_7),
        .I4(ap_enable_reg_pp0_iter1_reg_n_7),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__8_n_7));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    ap_enable_reg_pp0_iter1_i_2__5
       (.I0(cnv_34PRL_V_V_full_n),
        .I1(cnv_33PRL_V_V_empty_n),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .O(ap_enable_reg_pp0_iter1_i_2__5_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__8_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \i_reg_63[0]_i_1__0 
       (.I0(Relu1D403_U0_ap_start),
        .I1(start_for_StreamingDataWidthCo_U0_full_n),
        .I2(start_once_reg),
        .I3(Q[0]),
        .I4(i_reg_630),
        .O(i_reg_63));
  LUT3 #(
    .INIT(8'h08)) 
    \i_reg_63[0]_i_2__0 
       (.I0(\ap_CS_fsm[2]_i_2__5_n_7 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3__5_n_7 ),
        .O(i_reg_630));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_63[0]_i_4__0 
       (.I0(i_reg_63_reg[0]),
        .O(\i_reg_63[0]_i_4__0_n_7 ));
  FDRE \i_reg_63_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3__0_n_14 ),
        .Q(i_reg_63_reg[0]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\i_reg_63_reg[0]_i_3__0_n_7 ,\i_reg_63_reg[0]_i_3__0_n_8 ,\i_reg_63_reg[0]_i_3__0_n_9 ,\i_reg_63_reg[0]_i_3__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_63_reg[0]_i_3__0_n_11 ,\i_reg_63_reg[0]_i_3__0_n_12 ,\i_reg_63_reg[0]_i_3__0_n_13 ,\i_reg_63_reg[0]_i_3__0_n_14 }),
        .S({i_reg_63_reg[3:1],\i_reg_63[0]_i_4__0_n_7 }));
  FDRE \i_reg_63_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1__0_n_12 ),
        .Q(i_reg_63_reg[10]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1__0_n_11 ),
        .Q(i_reg_63_reg[11]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[12]_i_1__0_n_14 ),
        .Q(i_reg_63_reg[12]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[12]_i_1__0 
       (.CI(\i_reg_63_reg[8]_i_1__0_n_7 ),
        .CO({\i_reg_63_reg[12]_i_1__0_n_7 ,\i_reg_63_reg[12]_i_1__0_n_8 ,\i_reg_63_reg[12]_i_1__0_n_9 ,\i_reg_63_reg[12]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_63_reg[12]_i_1__0_n_11 ,\i_reg_63_reg[12]_i_1__0_n_12 ,\i_reg_63_reg[12]_i_1__0_n_13 ,\i_reg_63_reg[12]_i_1__0_n_14 }),
        .S(i_reg_63_reg[15:12]));
  FDRE \i_reg_63_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[12]_i_1__0_n_13 ),
        .Q(i_reg_63_reg[13]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[12]_i_1__0_n_12 ),
        .Q(i_reg_63_reg[14]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[12]_i_1__0_n_11 ),
        .Q(i_reg_63_reg[15]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[16]_i_1__0_n_14 ),
        .Q(i_reg_63_reg[16]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[16]_i_1__0 
       (.CI(\i_reg_63_reg[12]_i_1__0_n_7 ),
        .CO(\NLW_i_reg_63_reg[16]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_63_reg[16]_i_1__0_O_UNCONNECTED [3:1],\i_reg_63_reg[16]_i_1__0_n_14 }),
        .S({1'b0,1'b0,1'b0,i_reg_63_reg[16]}));
  FDRE \i_reg_63_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3__0_n_13 ),
        .Q(i_reg_63_reg[1]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3__0_n_12 ),
        .Q(i_reg_63_reg[2]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3__0_n_11 ),
        .Q(i_reg_63_reg[3]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1__0_n_14 ),
        .Q(i_reg_63_reg[4]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[4]_i_1__0 
       (.CI(\i_reg_63_reg[0]_i_3__0_n_7 ),
        .CO({\i_reg_63_reg[4]_i_1__0_n_7 ,\i_reg_63_reg[4]_i_1__0_n_8 ,\i_reg_63_reg[4]_i_1__0_n_9 ,\i_reg_63_reg[4]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_63_reg[4]_i_1__0_n_11 ,\i_reg_63_reg[4]_i_1__0_n_12 ,\i_reg_63_reg[4]_i_1__0_n_13 ,\i_reg_63_reg[4]_i_1__0_n_14 }),
        .S(i_reg_63_reg[7:4]));
  FDRE \i_reg_63_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1__0_n_13 ),
        .Q(i_reg_63_reg[5]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1__0_n_12 ),
        .Q(i_reg_63_reg[6]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1__0_n_11 ),
        .Q(i_reg_63_reg[7]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1__0_n_14 ),
        .Q(i_reg_63_reg[8]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[8]_i_1__0 
       (.CI(\i_reg_63_reg[4]_i_1__0_n_7 ),
        .CO({\i_reg_63_reg[8]_i_1__0_n_7 ,\i_reg_63_reg[8]_i_1__0_n_8 ,\i_reg_63_reg[8]_i_1__0_n_9 ,\i_reg_63_reg[8]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_63_reg[8]_i_1__0_n_11 ,\i_reg_63_reg[8]_i_1__0_n_12 ,\i_reg_63_reg[8]_i_1__0_n_13 ,\i_reg_63_reg[8]_i_1__0_n_14 }),
        .S(i_reg_63_reg[11:8]));
  FDRE \i_reg_63_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1__0_n_13 ),
        .Q(i_reg_63_reg[9]),
        .R(i_reg_63));
  LUT6 #(
    .INIT(64'h00000000F7FFFFFF)) 
    internal_full_n_i_2__8
       (.I0(cnv_33PRL_V_V_empty_n),
        .I1(cnv_34PRL_V_V_full_n),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\mOutPtr_reg[0] ),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    internal_full_n_i_3__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(cnv_34PRL_V_V_full_n),
        .I4(cnv_33PRL_V_V_empty_n),
        .I5(\mOutPtr_reg[0] ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hFFDF00200020FFDF)) 
    \mOutPtr[0]_i_1__8 
       (.I0(cnv_33PRL_V_V_empty_n),
        .I1(\tmp_reg_111_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\ap_CS_fsm[2]_i_3__5_n_7 ),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \mOutPtr[1]_i_2__9 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(cnv_33PRL_V_V_empty_n),
        .I4(cnv_34PRL_V_V_full_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__7
       (.I0(Q[1]),
        .I1(start_once_reg),
        .I2(start_for_StreamingDataWidthCo_U0_full_n),
        .I3(Relu1D403_U0_ap_start),
        .O(start_once_reg_i_1__7_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__7_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h50505050FAF2F2F2)) 
    \tmp_reg_111[0]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(cnv_33PRL_V_V_empty_n),
        .I4(cnv_34PRL_V_V_full_n),
        .I5(\ap_CS_fsm[2]_i_2__5_n_7 ),
        .O(\tmp_reg_111[0]_i_1__0_n_7 ));
  FDRE \tmp_reg_111_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_111[0]_i_1__0_n_7 ),
        .Q(\tmp_reg_111_reg_n_7_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Relu1D407
   (start_once_reg,
    Q,
    Relu1D407_U0_out_V_V_write,
    mOutPtr110_out,
    shiftReg_ce,
    internal_empty_n_reg,
    start_once_reg_reg_0,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    start_for_StreamingDataWidthCo_3_U0_full_n,
    Relu1D407_U0_ap_start,
    \ap_CS_fsm_reg[1]_0 ,
    cnv_42PRL_V_V_empty_n,
    cnv_43PRL_V_V_full_n,
    internal_full_n_reg);
  output start_once_reg;
  output [1:0]Q;
  output Relu1D407_U0_out_V_V_write;
  output mOutPtr110_out;
  output shiftReg_ce;
  output internal_empty_n_reg;
  output start_once_reg_reg_0;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input start_for_StreamingDataWidthCo_3_U0_full_n;
  input Relu1D407_U0_ap_start;
  input \ap_CS_fsm_reg[1]_0 ;
  input cnv_42PRL_V_V_empty_n;
  input cnv_43PRL_V_V_full_n;
  input internal_full_n_reg;

  wire [1:0]Q;
  wire Relu1D407_U0_ap_start;
  wire Relu1D407_U0_out_V_V_write;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__9_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__16_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_42PRL_V_V_empty_n;
  wire cnv_43PRL_V_V_full_n;
  wire i_reg_63;
  wire i_reg_630;
  wire \i_reg_63[0]_i_4__2_n_7 ;
  wire \i_reg_63[0]_i_5_n_7 ;
  wire \i_reg_63[0]_i_6_n_7 ;
  wire [12:0]i_reg_63_reg;
  wire \i_reg_63_reg[0]_i_3__2_n_10 ;
  wire \i_reg_63_reg[0]_i_3__2_n_11 ;
  wire \i_reg_63_reg[0]_i_3__2_n_12 ;
  wire \i_reg_63_reg[0]_i_3__2_n_13 ;
  wire \i_reg_63_reg[0]_i_3__2_n_14 ;
  wire \i_reg_63_reg[0]_i_3__2_n_7 ;
  wire \i_reg_63_reg[0]_i_3__2_n_8 ;
  wire \i_reg_63_reg[0]_i_3__2_n_9 ;
  wire \i_reg_63_reg[12]_i_1__2_n_14 ;
  wire \i_reg_63_reg[4]_i_1__2_n_10 ;
  wire \i_reg_63_reg[4]_i_1__2_n_11 ;
  wire \i_reg_63_reg[4]_i_1__2_n_12 ;
  wire \i_reg_63_reg[4]_i_1__2_n_13 ;
  wire \i_reg_63_reg[4]_i_1__2_n_14 ;
  wire \i_reg_63_reg[4]_i_1__2_n_7 ;
  wire \i_reg_63_reg[4]_i_1__2_n_8 ;
  wire \i_reg_63_reg[4]_i_1__2_n_9 ;
  wire \i_reg_63_reg[8]_i_1__2_n_10 ;
  wire \i_reg_63_reg[8]_i_1__2_n_11 ;
  wire \i_reg_63_reg[8]_i_1__2_n_12 ;
  wire \i_reg_63_reg[8]_i_1__2_n_13 ;
  wire \i_reg_63_reg[8]_i_1__2_n_14 ;
  wire \i_reg_63_reg[8]_i_1__2_n_7 ;
  wire \i_reg_63_reg[8]_i_1__2_n_8 ;
  wire \i_reg_63_reg[8]_i_1__2_n_9 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire p_6_in;
  wire shiftReg_ce;
  wire start_for_StreamingDataWidthCo_3_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__16_n_7;
  wire start_once_reg_reg_0;
  wire tmp_fu_74_p2;
  wire \tmp_reg_111[0]_i_1__2_n_7 ;
  wire \tmp_reg_111[0]_i_3_n_7 ;
  wire \tmp_reg_111[0]_i_4_n_7 ;
  wire \tmp_reg_111_reg_n_7_[0] ;
  wire [3:0]\NLW_i_reg_63_reg[12]_i_1__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_reg_63_reg[12]_i_1__2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \SRL_SIG[0][30]_i_2 
       (.I0(cnv_43PRL_V_V_full_n),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(cnv_42PRL_V_V_empty_n),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h00000000BFBFBFFF)) 
    \ap_CS_fsm[0]_i_1__19 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Relu1D407_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_StreamingDataWidthCo_3_U0_full_n),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hCFFF8888)) 
    \ap_CS_fsm[1]_i_1__19 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_6_in),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1__13 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(p_6_in),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hAAAA80AA)) 
    \ap_CS_fsm[2]_i_2__13 
       (.I0(tmp_fu_74_p2),
        .I1(cnv_42PRL_V_V_empty_n),
        .I2(cnv_43PRL_V_V_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\tmp_reg_111_reg_n_7_[0] ),
        .O(p_6_in));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000AA80AA80AA80)) 
    ap_enable_reg_pp0_iter0_i_1__9
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(p_6_in),
        .O(ap_enable_reg_pp0_iter0_i_1__9_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__9_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A000A000008888)) 
    ap_enable_reg_pp0_iter1_i_1__16
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(ap_NS_fsm18_out),
        .I4(tmp_fu_74_p2),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__16_n_7));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    ap_enable_reg_pp0_iter1_i_2__11
       (.I0(Q[0]),
        .I1(Relu1D407_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_StreamingDataWidthCo_3_U0_full_n),
        .O(ap_NS_fsm18_out));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    ap_enable_reg_pp0_iter1_i_3__4
       (.I0(\tmp_reg_111_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(cnv_43PRL_V_V_full_n),
        .I3(cnv_42PRL_V_V_empty_n),
        .O(ap_block_pp0_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__16_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8000000)) 
    \i_reg_63[0]_i_1__2 
       (.I0(\i_reg_63[0]_i_4__2_n_7 ),
        .I1(start_for_StreamingDataWidthCo_3_U0_full_n),
        .I2(start_once_reg),
        .I3(Relu1D407_U0_ap_start),
        .I4(Q[0]),
        .O(i_reg_63));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_63[0]_i_2__2 
       (.I0(\i_reg_63[0]_i_4__2_n_7 ),
        .O(i_reg_630));
  LUT3 #(
    .INIT(8'hFD)) 
    \i_reg_63[0]_i_4__2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_fu_74_p2),
        .I2(\i_reg_63[0]_i_6_n_7 ),
        .O(\i_reg_63[0]_i_4__2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_63[0]_i_5 
       (.I0(i_reg_63_reg[0]),
        .O(\i_reg_63[0]_i_5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h0070FFFF)) 
    \i_reg_63[0]_i_6 
       (.I0(cnv_42PRL_V_V_empty_n),
        .I1(cnv_43PRL_V_V_full_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_111_reg_n_7_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\i_reg_63[0]_i_6_n_7 ));
  FDRE \i_reg_63_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3__2_n_14 ),
        .Q(i_reg_63_reg[0]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[0]_i_3__2 
       (.CI(1'b0),
        .CO({\i_reg_63_reg[0]_i_3__2_n_7 ,\i_reg_63_reg[0]_i_3__2_n_8 ,\i_reg_63_reg[0]_i_3__2_n_9 ,\i_reg_63_reg[0]_i_3__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_63_reg[0]_i_3__2_n_11 ,\i_reg_63_reg[0]_i_3__2_n_12 ,\i_reg_63_reg[0]_i_3__2_n_13 ,\i_reg_63_reg[0]_i_3__2_n_14 }),
        .S({i_reg_63_reg[3:1],\i_reg_63[0]_i_5_n_7 }));
  FDRE \i_reg_63_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1__2_n_12 ),
        .Q(i_reg_63_reg[10]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1__2_n_11 ),
        .Q(i_reg_63_reg[11]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[12]_i_1__2_n_14 ),
        .Q(i_reg_63_reg[12]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[12]_i_1__2 
       (.CI(\i_reg_63_reg[8]_i_1__2_n_7 ),
        .CO(\NLW_i_reg_63_reg[12]_i_1__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_63_reg[12]_i_1__2_O_UNCONNECTED [3:1],\i_reg_63_reg[12]_i_1__2_n_14 }),
        .S({1'b0,1'b0,1'b0,i_reg_63_reg[12]}));
  FDRE \i_reg_63_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3__2_n_13 ),
        .Q(i_reg_63_reg[1]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3__2_n_12 ),
        .Q(i_reg_63_reg[2]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3__2_n_11 ),
        .Q(i_reg_63_reg[3]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1__2_n_14 ),
        .Q(i_reg_63_reg[4]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[4]_i_1__2 
       (.CI(\i_reg_63_reg[0]_i_3__2_n_7 ),
        .CO({\i_reg_63_reg[4]_i_1__2_n_7 ,\i_reg_63_reg[4]_i_1__2_n_8 ,\i_reg_63_reg[4]_i_1__2_n_9 ,\i_reg_63_reg[4]_i_1__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_63_reg[4]_i_1__2_n_11 ,\i_reg_63_reg[4]_i_1__2_n_12 ,\i_reg_63_reg[4]_i_1__2_n_13 ,\i_reg_63_reg[4]_i_1__2_n_14 }),
        .S(i_reg_63_reg[7:4]));
  FDRE \i_reg_63_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1__2_n_13 ),
        .Q(i_reg_63_reg[5]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1__2_n_12 ),
        .Q(i_reg_63_reg[6]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1__2_n_11 ),
        .Q(i_reg_63_reg[7]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1__2_n_14 ),
        .Q(i_reg_63_reg[8]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[8]_i_1__2 
       (.CI(\i_reg_63_reg[4]_i_1__2_n_7 ),
        .CO({\i_reg_63_reg[8]_i_1__2_n_7 ,\i_reg_63_reg[8]_i_1__2_n_8 ,\i_reg_63_reg[8]_i_1__2_n_9 ,\i_reg_63_reg[8]_i_1__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_63_reg[8]_i_1__2_n_11 ,\i_reg_63_reg[8]_i_1__2_n_12 ,\i_reg_63_reg[8]_i_1__2_n_13 ,\i_reg_63_reg[8]_i_1__2_n_14 }),
        .S(i_reg_63_reg[11:8]));
  FDRE \i_reg_63_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1__2_n_13 ),
        .Q(i_reg_63_reg[9]),
        .R(i_reg_63));
  LUT6 #(
    .INIT(64'h00000000F7FFFFFF)) 
    internal_full_n_i_2__20
       (.I0(cnv_42PRL_V_V_empty_n),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(cnv_43PRL_V_V_full_n),
        .I5(internal_full_n_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    internal_full_n_i_3__5
       (.I0(cnv_43PRL_V_V_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(cnv_42PRL_V_V_empty_n),
        .I5(internal_full_n_reg),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \mOutPtr[1]_i_2__18 
       (.I0(cnv_42PRL_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(cnv_43PRL_V_V_full_n),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__39 
       (.I0(start_once_reg),
        .I1(Relu1D407_U0_ap_start),
        .I2(start_for_StreamingDataWidthCo_3_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \mOutPtr[1]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\tmp_reg_111_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(cnv_43PRL_V_V_full_n),
        .I4(cnv_42PRL_V_V_empty_n),
        .O(Relu1D407_U0_out_V_V_write));
  LUT4 #(
    .INIT(16'h00EC)) 
    start_once_reg_i_1__16
       (.I0(Relu1D407_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_StreamingDataWidthCo_3_U0_full_n),
        .I3(Q[1]),
        .O(start_once_reg_i_1__16_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__16_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF8FFF000000FF00)) 
    \tmp_reg_111[0]_i_1__2 
       (.I0(cnv_42PRL_V_V_empty_n),
        .I1(cnv_43PRL_V_V_full_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_111_reg_n_7_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(tmp_fu_74_p2),
        .O(\tmp_reg_111[0]_i_1__2_n_7 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \tmp_reg_111[0]_i_2 
       (.I0(\tmp_reg_111[0]_i_3_n_7 ),
        .I1(i_reg_63_reg[2]),
        .I2(i_reg_63_reg[1]),
        .I3(i_reg_63_reg[0]),
        .I4(\tmp_reg_111[0]_i_4_n_7 ),
        .O(tmp_fu_74_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_reg_111[0]_i_3 
       (.I0(i_reg_63_reg[6]),
        .I1(i_reg_63_reg[5]),
        .I2(i_reg_63_reg[4]),
        .I3(i_reg_63_reg[3]),
        .O(\tmp_reg_111[0]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \tmp_reg_111[0]_i_4 
       (.I0(i_reg_63_reg[7]),
        .I1(i_reg_63_reg[8]),
        .I2(i_reg_63_reg[9]),
        .I3(i_reg_63_reg[10]),
        .I4(i_reg_63_reg[11]),
        .I5(i_reg_63_reg[12]),
        .O(\tmp_reg_111[0]_i_4_n_7 ));
  FDRE \tmp_reg_111_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_111[0]_i_1__2_n_7 ),
        .Q(\tmp_reg_111_reg_n_7_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Relu1D_1
   (start_once_reg,
    Q,
    Relu1D_1_U0_out_V_V_write,
    mOutPtr110_out,
    shiftReg_ce,
    internal_empty_n_reg,
    \ap_CS_fsm_reg[0]_0 ,
    start_once_reg_reg_0,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    start_for_StreamingDataWidthCo_4_U0_full_n,
    Relu1D_1_U0_ap_start,
    \ap_CS_fsm_reg[1]_0 ,
    cnv_46PRL_V_V_empty_n,
    cnv_47PRL_V_V_full_n,
    internal_full_n_reg,
    int_ap_idle_i_4,
    int_ap_idle_i_4_0,
    int_ap_idle_i_4_1);
  output start_once_reg;
  output [0:0]Q;
  output Relu1D_1_U0_out_V_V_write;
  output mOutPtr110_out;
  output shiftReg_ce;
  output internal_empty_n_reg;
  output \ap_CS_fsm_reg[0]_0 ;
  output start_once_reg_reg_0;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input start_for_StreamingDataWidthCo_4_U0_full_n;
  input Relu1D_1_U0_ap_start;
  input \ap_CS_fsm_reg[1]_0 ;
  input cnv_46PRL_V_V_empty_n;
  input cnv_47PRL_V_V_full_n;
  input internal_full_n_reg;
  input [0:0]int_ap_idle_i_4;
  input int_ap_idle_i_4_0;
  input int_ap_idle_i_4_1;

  wire [0:0]Q;
  wire Relu1D_1_U0_ap_start;
  wire Relu1D_1_U0_out_V_V_write;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_7_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__12_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__19_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_46PRL_V_V_empty_n;
  wire cnv_47PRL_V_V_full_n;
  wire i_reg_63;
  wire i_reg_630;
  wire \i_reg_63[0]_i_4__3_n_7 ;
  wire \i_reg_63[0]_i_5__0_n_7 ;
  wire \i_reg_63[0]_i_6__0_n_7 ;
  wire [12:0]i_reg_63_reg;
  wire \i_reg_63_reg[0]_i_3__3_n_10 ;
  wire \i_reg_63_reg[0]_i_3__3_n_11 ;
  wire \i_reg_63_reg[0]_i_3__3_n_12 ;
  wire \i_reg_63_reg[0]_i_3__3_n_13 ;
  wire \i_reg_63_reg[0]_i_3__3_n_14 ;
  wire \i_reg_63_reg[0]_i_3__3_n_7 ;
  wire \i_reg_63_reg[0]_i_3__3_n_8 ;
  wire \i_reg_63_reg[0]_i_3__3_n_9 ;
  wire \i_reg_63_reg[12]_i_1__3_n_14 ;
  wire \i_reg_63_reg[4]_i_1__3_n_10 ;
  wire \i_reg_63_reg[4]_i_1__3_n_11 ;
  wire \i_reg_63_reg[4]_i_1__3_n_12 ;
  wire \i_reg_63_reg[4]_i_1__3_n_13 ;
  wire \i_reg_63_reg[4]_i_1__3_n_14 ;
  wire \i_reg_63_reg[4]_i_1__3_n_7 ;
  wire \i_reg_63_reg[4]_i_1__3_n_8 ;
  wire \i_reg_63_reg[4]_i_1__3_n_9 ;
  wire \i_reg_63_reg[8]_i_1__3_n_10 ;
  wire \i_reg_63_reg[8]_i_1__3_n_11 ;
  wire \i_reg_63_reg[8]_i_1__3_n_12 ;
  wire \i_reg_63_reg[8]_i_1__3_n_13 ;
  wire \i_reg_63_reg[8]_i_1__3_n_14 ;
  wire \i_reg_63_reg[8]_i_1__3_n_7 ;
  wire \i_reg_63_reg[8]_i_1__3_n_8 ;
  wire \i_reg_63_reg[8]_i_1__3_n_9 ;
  wire [0:0]int_ap_idle_i_4;
  wire int_ap_idle_i_4_0;
  wire int_ap_idle_i_4_1;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire p_6_in;
  wire shiftReg_ce;
  wire start_for_StreamingDataWidthCo_4_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__20_n_7;
  wire start_once_reg_reg_0;
  wire tmp_fu_74_p2;
  wire \tmp_reg_111[0]_i_1__3_n_7 ;
  wire \tmp_reg_111[0]_i_3__0_n_7 ;
  wire \tmp_reg_111[0]_i_4__0_n_7 ;
  wire \tmp_reg_111_reg_n_7_[0] ;
  wire [3:0]\NLW_i_reg_63_reg[12]_i_1__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_reg_63_reg[12]_i_1__3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \SRL_SIG[0][30]_i_2__0 
       (.I0(cnv_47PRL_V_V_full_n),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(cnv_46PRL_V_V_empty_n),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h00000000BFBFBFFF)) 
    \ap_CS_fsm[0]_i_1__23 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg_n_7_[0] ),
        .I2(Relu1D_1_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_StreamingDataWidthCo_4_U0_full_n),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hCFFF8888)) 
    \ap_CS_fsm[1]_i_1__23 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\ap_CS_fsm_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_6_in),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1__16 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(p_6_in),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hAAAA80AA)) 
    \ap_CS_fsm[2]_i_2__16 
       (.I0(tmp_fu_74_p2),
        .I1(cnv_46PRL_V_V_empty_n),
        .I2(cnv_47PRL_V_V_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\tmp_reg_111_reg_n_7_[0] ),
        .O(p_6_in));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000AA80AA80AA80)) 
    ap_enable_reg_pp0_iter0_i_1__12
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(\ap_CS_fsm_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(p_6_in),
        .O(ap_enable_reg_pp0_iter0_i_1__12_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__12_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A000A000008888)) 
    ap_enable_reg_pp0_iter1_i_1__19
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(ap_NS_fsm18_out),
        .I4(tmp_fu_74_p2),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__19_n_7));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    ap_enable_reg_pp0_iter1_i_2__14
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(Relu1D_1_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_StreamingDataWidthCo_4_U0_full_n),
        .O(ap_NS_fsm18_out));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    ap_enable_reg_pp0_iter1_i_3__5
       (.I0(\tmp_reg_111_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(cnv_47PRL_V_V_full_n),
        .I3(cnv_46PRL_V_V_empty_n),
        .O(ap_block_pp0_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__19_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8000000)) 
    \i_reg_63[0]_i_1__3 
       (.I0(\i_reg_63[0]_i_4__3_n_7 ),
        .I1(start_for_StreamingDataWidthCo_4_U0_full_n),
        .I2(start_once_reg),
        .I3(Relu1D_1_U0_ap_start),
        .I4(\ap_CS_fsm_reg_n_7_[0] ),
        .O(i_reg_63));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_63[0]_i_2__3 
       (.I0(\i_reg_63[0]_i_4__3_n_7 ),
        .O(i_reg_630));
  LUT3 #(
    .INIT(8'hFD)) 
    \i_reg_63[0]_i_4__3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_fu_74_p2),
        .I2(\i_reg_63[0]_i_6__0_n_7 ),
        .O(\i_reg_63[0]_i_4__3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_63[0]_i_5__0 
       (.I0(i_reg_63_reg[0]),
        .O(\i_reg_63[0]_i_5__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h0070FFFF)) 
    \i_reg_63[0]_i_6__0 
       (.I0(cnv_46PRL_V_V_empty_n),
        .I1(cnv_47PRL_V_V_full_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_111_reg_n_7_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\i_reg_63[0]_i_6__0_n_7 ));
  FDRE \i_reg_63_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3__3_n_14 ),
        .Q(i_reg_63_reg[0]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[0]_i_3__3 
       (.CI(1'b0),
        .CO({\i_reg_63_reg[0]_i_3__3_n_7 ,\i_reg_63_reg[0]_i_3__3_n_8 ,\i_reg_63_reg[0]_i_3__3_n_9 ,\i_reg_63_reg[0]_i_3__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_63_reg[0]_i_3__3_n_11 ,\i_reg_63_reg[0]_i_3__3_n_12 ,\i_reg_63_reg[0]_i_3__3_n_13 ,\i_reg_63_reg[0]_i_3__3_n_14 }),
        .S({i_reg_63_reg[3:1],\i_reg_63[0]_i_5__0_n_7 }));
  FDRE \i_reg_63_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1__3_n_12 ),
        .Q(i_reg_63_reg[10]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1__3_n_11 ),
        .Q(i_reg_63_reg[11]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[12]_i_1__3_n_14 ),
        .Q(i_reg_63_reg[12]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[12]_i_1__3 
       (.CI(\i_reg_63_reg[8]_i_1__3_n_7 ),
        .CO(\NLW_i_reg_63_reg[12]_i_1__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_63_reg[12]_i_1__3_O_UNCONNECTED [3:1],\i_reg_63_reg[12]_i_1__3_n_14 }),
        .S({1'b0,1'b0,1'b0,i_reg_63_reg[12]}));
  FDRE \i_reg_63_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3__3_n_13 ),
        .Q(i_reg_63_reg[1]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3__3_n_12 ),
        .Q(i_reg_63_reg[2]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[0]_i_3__3_n_11 ),
        .Q(i_reg_63_reg[3]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1__3_n_14 ),
        .Q(i_reg_63_reg[4]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[4]_i_1__3 
       (.CI(\i_reg_63_reg[0]_i_3__3_n_7 ),
        .CO({\i_reg_63_reg[4]_i_1__3_n_7 ,\i_reg_63_reg[4]_i_1__3_n_8 ,\i_reg_63_reg[4]_i_1__3_n_9 ,\i_reg_63_reg[4]_i_1__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_63_reg[4]_i_1__3_n_11 ,\i_reg_63_reg[4]_i_1__3_n_12 ,\i_reg_63_reg[4]_i_1__3_n_13 ,\i_reg_63_reg[4]_i_1__3_n_14 }),
        .S(i_reg_63_reg[7:4]));
  FDRE \i_reg_63_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1__3_n_13 ),
        .Q(i_reg_63_reg[5]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1__3_n_12 ),
        .Q(i_reg_63_reg[6]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[4]_i_1__3_n_11 ),
        .Q(i_reg_63_reg[7]),
        .R(i_reg_63));
  FDRE \i_reg_63_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1__3_n_14 ),
        .Q(i_reg_63_reg[8]),
        .R(i_reg_63));
  CARRY4 \i_reg_63_reg[8]_i_1__3 
       (.CI(\i_reg_63_reg[4]_i_1__3_n_7 ),
        .CO({\i_reg_63_reg[8]_i_1__3_n_7 ,\i_reg_63_reg[8]_i_1__3_n_8 ,\i_reg_63_reg[8]_i_1__3_n_9 ,\i_reg_63_reg[8]_i_1__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_63_reg[8]_i_1__3_n_11 ,\i_reg_63_reg[8]_i_1__3_n_12 ,\i_reg_63_reg[8]_i_1__3_n_13 ,\i_reg_63_reg[8]_i_1__3_n_14 }),
        .S(i_reg_63_reg[11:8]));
  FDRE \i_reg_63_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_630),
        .D(\i_reg_63_reg[8]_i_1__3_n_13 ),
        .Q(i_reg_63_reg[9]),
        .R(i_reg_63));
  LUT5 #(
    .INIT(32'h00200000)) 
    int_ap_idle_i_13
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(int_ap_idle_i_4),
        .I3(int_ap_idle_i_4_0),
        .I4(int_ap_idle_i_4_1),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000F7FFFFFF)) 
    internal_full_n_i_2__26
       (.I0(cnv_46PRL_V_V_empty_n),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(cnv_47PRL_V_V_full_n),
        .I5(internal_full_n_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    internal_full_n_i_3__6
       (.I0(cnv_47PRL_V_V_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(cnv_46PRL_V_V_empty_n),
        .I5(internal_full_n_reg),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \mOutPtr[1]_i_2__22 
       (.I0(cnv_46PRL_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(\tmp_reg_111_reg_n_7_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(cnv_47PRL_V_V_full_n),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__43 
       (.I0(start_once_reg),
        .I1(Relu1D_1_U0_ap_start),
        .I2(start_for_StreamingDataWidthCo_4_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\tmp_reg_111_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(cnv_47PRL_V_V_full_n),
        .I4(cnv_46PRL_V_V_empty_n),
        .O(Relu1D_1_U0_out_V_V_write));
  LUT4 #(
    .INIT(16'h00EC)) 
    start_once_reg_i_1__20
       (.I0(Relu1D_1_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_StreamingDataWidthCo_4_U0_full_n),
        .I3(Q),
        .O(start_once_reg_i_1__20_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__20_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF8FFF000000FF00)) 
    \tmp_reg_111[0]_i_1__3 
       (.I0(cnv_46PRL_V_V_empty_n),
        .I1(cnv_47PRL_V_V_full_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_111_reg_n_7_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(tmp_fu_74_p2),
        .O(\tmp_reg_111[0]_i_1__3_n_7 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \tmp_reg_111[0]_i_2__0 
       (.I0(\tmp_reg_111[0]_i_3__0_n_7 ),
        .I1(i_reg_63_reg[2]),
        .I2(i_reg_63_reg[1]),
        .I3(i_reg_63_reg[0]),
        .I4(\tmp_reg_111[0]_i_4__0_n_7 ),
        .O(tmp_fu_74_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_reg_111[0]_i_3__0 
       (.I0(i_reg_63_reg[6]),
        .I1(i_reg_63_reg[5]),
        .I2(i_reg_63_reg[4]),
        .I3(i_reg_63_reg[3]),
        .O(\tmp_reg_111[0]_i_3__0_n_7 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \tmp_reg_111[0]_i_4__0 
       (.I0(i_reg_63_reg[7]),
        .I1(i_reg_63_reg[8]),
        .I2(i_reg_63_reg[9]),
        .I3(i_reg_63_reg[10]),
        .I4(i_reg_63_reg[11]),
        .I5(i_reg_63_reg[12]),
        .O(\tmp_reg_111[0]_i_4__0_n_7 ));
  FDRE \tmp_reg_111_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_111[0]_i_1__3_n_7 ),
        .Q(\tmp_reg_111_reg_n_7_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResizeStream
   (\out_V_V_1_state_reg[0]_0 ,
    Q,
    ResizeStream_U0_ap_done,
    ResizeStream_U0_in_V_V_read,
    s2_out_V_V_TDATA,
    cnv_48_V_V_empty_n,
    s2_out_V_V_TREADY,
    ResizeStream_U0_ap_start,
    ap_rst_n_inv,
    ap_clk,
    D,
    ap_rst_n);
  output \out_V_V_1_state_reg[0]_0 ;
  output [0:0]Q;
  output ResizeStream_U0_ap_done;
  output ResizeStream_U0_in_V_V_read;
  output [7:0]s2_out_V_V_TDATA;
  input cnv_48_V_V_empty_n;
  input s2_out_V_V_TREADY;
  input ResizeStream_U0_ap_start;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]D;
  input ap_rst_n;

  wire [7:0]D;
  wire [0:0]Q;
  wire ResizeStream_U0_ap_done;
  wire ResizeStream_U0_ap_start;
  wire ResizeStream_U0_in_V_V_read;
  wire \ap_CS_fsm[1]_i_2__21_n_7 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_48_V_V_empty_n;
  wire [14:0]i_2_fu_68_p2;
  wire [14:0]i_2_reg_82;
  wire i_2_reg_820;
  wire \i_2_reg_82_reg[12]_i_1__0_n_10 ;
  wire \i_2_reg_82_reg[12]_i_1__0_n_7 ;
  wire \i_2_reg_82_reg[12]_i_1__0_n_8 ;
  wire \i_2_reg_82_reg[12]_i_1__0_n_9 ;
  wire \i_2_reg_82_reg[14]_i_2_n_10 ;
  wire \i_2_reg_82_reg[4]_i_1__0_n_10 ;
  wire \i_2_reg_82_reg[4]_i_1__0_n_7 ;
  wire \i_2_reg_82_reg[4]_i_1__0_n_8 ;
  wire \i_2_reg_82_reg[4]_i_1__0_n_9 ;
  wire \i_2_reg_82_reg[8]_i_1__0_n_10 ;
  wire \i_2_reg_82_reg[8]_i_1__0_n_7 ;
  wire \i_2_reg_82_reg[8]_i_1__0_n_8 ;
  wire \i_2_reg_82_reg[8]_i_1__0_n_9 ;
  wire i_reg_51;
  wire \i_reg_51_reg_n_7_[0] ;
  wire \i_reg_51_reg_n_7_[10] ;
  wire \i_reg_51_reg_n_7_[11] ;
  wire \i_reg_51_reg_n_7_[12] ;
  wire \i_reg_51_reg_n_7_[13] ;
  wire \i_reg_51_reg_n_7_[14] ;
  wire \i_reg_51_reg_n_7_[1] ;
  wire \i_reg_51_reg_n_7_[2] ;
  wire \i_reg_51_reg_n_7_[3] ;
  wire \i_reg_51_reg_n_7_[4] ;
  wire \i_reg_51_reg_n_7_[5] ;
  wire \i_reg_51_reg_n_7_[6] ;
  wire \i_reg_51_reg_n_7_[7] ;
  wire \i_reg_51_reg_n_7_[8] ;
  wire \i_reg_51_reg_n_7_[9] ;
  wire out_V_V_1_ack_in;
  wire out_V_V_1_load_A;
  wire out_V_V_1_load_B;
  wire [7:0]out_V_V_1_payload_A;
  wire [7:0]out_V_V_1_payload_B;
  wire out_V_V_1_sel;
  wire out_V_V_1_sel_rd_i_1_n_7;
  wire out_V_V_1_sel_wr;
  wire out_V_V_1_sel_wr_i_1_n_7;
  wire \out_V_V_1_state[0]_i_1_n_7 ;
  wire \out_V_V_1_state[1]_i_1_n_7 ;
  wire \out_V_V_1_state[1]_i_2_n_7 ;
  wire \out_V_V_1_state[1]_i_3_n_7 ;
  wire \out_V_V_1_state[1]_i_4_n_7 ;
  wire \out_V_V_1_state[1]_i_5_n_7 ;
  wire \out_V_V_1_state_reg[0]_0 ;
  wire [7:0]s2_out_V_V_TDATA;
  wire s2_out_V_V_TREADY;
  wire [3:1]\NLW_i_2_reg_82_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_2_reg_82_reg[14]_i_2_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[0]_i_1__25 
       (.I0(ResizeStream_U0_ap_done),
        .I1(Q),
        .I2(ResizeStream_U0_ap_start),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008808)) 
    \ap_CS_fsm[1]_i_1__25 
       (.I0(\out_V_V_1_state[1]_i_2_n_7 ),
        .I1(ap_CS_fsm_state2),
        .I2(Q),
        .I3(ResizeStream_U0_ap_start),
        .I4(cnv_48_V_V_empty_n),
        .I5(\ap_CS_fsm[1]_i_2__21_n_7 ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h5F580058)) 
    \ap_CS_fsm[1]_i_2__21 
       (.I0(out_V_V_1_ack_in),
        .I1(ap_CS_fsm_state3),
        .I2(ap_CS_fsm_state2),
        .I3(Q),
        .I4(ResizeStream_U0_ap_start),
        .O(\ap_CS_fsm[1]_i_2__21_n_7 ));
  LUT5 #(
    .INIT(32'h00AA00BF)) 
    \ap_CS_fsm[2]_i_1__17 
       (.I0(ResizeStream_U0_in_V_V_read),
        .I1(ap_CS_fsm_state3),
        .I2(out_V_V_1_ack_in),
        .I3(Q),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_82[0]_i_1__0 
       (.I0(\i_reg_51_reg_n_7_[0] ),
        .O(i_2_fu_68_p2[0]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \i_2_reg_82[14]_i_1 
       (.I0(ResizeStream_U0_ap_done),
        .I1(cnv_48_V_V_empty_n),
        .I2(ap_CS_fsm_state2),
        .I3(out_V_V_1_ack_in),
        .O(i_2_reg_820));
  FDRE \i_2_reg_82_reg[0] 
       (.C(ap_clk),
        .CE(i_2_reg_820),
        .D(i_2_fu_68_p2[0]),
        .Q(i_2_reg_82[0]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[10] 
       (.C(ap_clk),
        .CE(i_2_reg_820),
        .D(i_2_fu_68_p2[10]),
        .Q(i_2_reg_82[10]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[11] 
       (.C(ap_clk),
        .CE(i_2_reg_820),
        .D(i_2_fu_68_p2[11]),
        .Q(i_2_reg_82[11]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[12] 
       (.C(ap_clk),
        .CE(i_2_reg_820),
        .D(i_2_fu_68_p2[12]),
        .Q(i_2_reg_82[12]),
        .R(1'b0));
  CARRY4 \i_2_reg_82_reg[12]_i_1__0 
       (.CI(\i_2_reg_82_reg[8]_i_1__0_n_7 ),
        .CO({\i_2_reg_82_reg[12]_i_1__0_n_7 ,\i_2_reg_82_reg[12]_i_1__0_n_8 ,\i_2_reg_82_reg[12]_i_1__0_n_9 ,\i_2_reg_82_reg[12]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_68_p2[12:9]),
        .S({\i_reg_51_reg_n_7_[12] ,\i_reg_51_reg_n_7_[11] ,\i_reg_51_reg_n_7_[10] ,\i_reg_51_reg_n_7_[9] }));
  FDRE \i_2_reg_82_reg[13] 
       (.C(ap_clk),
        .CE(i_2_reg_820),
        .D(i_2_fu_68_p2[13]),
        .Q(i_2_reg_82[13]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[14] 
       (.C(ap_clk),
        .CE(i_2_reg_820),
        .D(i_2_fu_68_p2[14]),
        .Q(i_2_reg_82[14]),
        .R(1'b0));
  CARRY4 \i_2_reg_82_reg[14]_i_2 
       (.CI(\i_2_reg_82_reg[12]_i_1__0_n_7 ),
        .CO({\NLW_i_2_reg_82_reg[14]_i_2_CO_UNCONNECTED [3:1],\i_2_reg_82_reg[14]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_2_reg_82_reg[14]_i_2_O_UNCONNECTED [3:2],i_2_fu_68_p2[14:13]}),
        .S({1'b0,1'b0,\i_reg_51_reg_n_7_[14] ,\i_reg_51_reg_n_7_[13] }));
  FDRE \i_2_reg_82_reg[1] 
       (.C(ap_clk),
        .CE(i_2_reg_820),
        .D(i_2_fu_68_p2[1]),
        .Q(i_2_reg_82[1]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[2] 
       (.C(ap_clk),
        .CE(i_2_reg_820),
        .D(i_2_fu_68_p2[2]),
        .Q(i_2_reg_82[2]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[3] 
       (.C(ap_clk),
        .CE(i_2_reg_820),
        .D(i_2_fu_68_p2[3]),
        .Q(i_2_reg_82[3]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[4] 
       (.C(ap_clk),
        .CE(i_2_reg_820),
        .D(i_2_fu_68_p2[4]),
        .Q(i_2_reg_82[4]),
        .R(1'b0));
  CARRY4 \i_2_reg_82_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\i_2_reg_82_reg[4]_i_1__0_n_7 ,\i_2_reg_82_reg[4]_i_1__0_n_8 ,\i_2_reg_82_reg[4]_i_1__0_n_9 ,\i_2_reg_82_reg[4]_i_1__0_n_10 }),
        .CYINIT(\i_reg_51_reg_n_7_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_68_p2[4:1]),
        .S({\i_reg_51_reg_n_7_[4] ,\i_reg_51_reg_n_7_[3] ,\i_reg_51_reg_n_7_[2] ,\i_reg_51_reg_n_7_[1] }));
  FDRE \i_2_reg_82_reg[5] 
       (.C(ap_clk),
        .CE(i_2_reg_820),
        .D(i_2_fu_68_p2[5]),
        .Q(i_2_reg_82[5]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[6] 
       (.C(ap_clk),
        .CE(i_2_reg_820),
        .D(i_2_fu_68_p2[6]),
        .Q(i_2_reg_82[6]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[7] 
       (.C(ap_clk),
        .CE(i_2_reg_820),
        .D(i_2_fu_68_p2[7]),
        .Q(i_2_reg_82[7]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[8] 
       (.C(ap_clk),
        .CE(i_2_reg_820),
        .D(i_2_fu_68_p2[8]),
        .Q(i_2_reg_82[8]),
        .R(1'b0));
  CARRY4 \i_2_reg_82_reg[8]_i_1__0 
       (.CI(\i_2_reg_82_reg[4]_i_1__0_n_7 ),
        .CO({\i_2_reg_82_reg[8]_i_1__0_n_7 ,\i_2_reg_82_reg[8]_i_1__0_n_8 ,\i_2_reg_82_reg[8]_i_1__0_n_9 ,\i_2_reg_82_reg[8]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_68_p2[8:5]),
        .S({\i_reg_51_reg_n_7_[8] ,\i_reg_51_reg_n_7_[7] ,\i_reg_51_reg_n_7_[6] ,\i_reg_51_reg_n_7_[5] }));
  FDRE \i_2_reg_82_reg[9] 
       (.C(ap_clk),
        .CE(i_2_reg_820),
        .D(i_2_fu_68_p2[9]),
        .Q(i_2_reg_82[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \i_reg_51[14]_i_1 
       (.I0(Q),
        .I1(ResizeStream_U0_ap_start),
        .I2(out_V_V_1_ack_in),
        .I3(ap_CS_fsm_state3),
        .O(i_reg_51));
  LUT2 #(
    .INIT(4'h8)) 
    \i_reg_51[14]_i_2__0 
       (.I0(out_V_V_1_ack_in),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm1));
  FDRE \i_reg_51_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_82[0]),
        .Q(\i_reg_51_reg_n_7_[0] ),
        .R(i_reg_51));
  FDRE \i_reg_51_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_82[10]),
        .Q(\i_reg_51_reg_n_7_[10] ),
        .R(i_reg_51));
  FDRE \i_reg_51_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_82[11]),
        .Q(\i_reg_51_reg_n_7_[11] ),
        .R(i_reg_51));
  FDRE \i_reg_51_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_82[12]),
        .Q(\i_reg_51_reg_n_7_[12] ),
        .R(i_reg_51));
  FDRE \i_reg_51_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_82[13]),
        .Q(\i_reg_51_reg_n_7_[13] ),
        .R(i_reg_51));
  FDRE \i_reg_51_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_82[14]),
        .Q(\i_reg_51_reg_n_7_[14] ),
        .R(i_reg_51));
  FDRE \i_reg_51_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_82[1]),
        .Q(\i_reg_51_reg_n_7_[1] ),
        .R(i_reg_51));
  FDRE \i_reg_51_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_82[2]),
        .Q(\i_reg_51_reg_n_7_[2] ),
        .R(i_reg_51));
  FDRE \i_reg_51_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_82[3]),
        .Q(\i_reg_51_reg_n_7_[3] ),
        .R(i_reg_51));
  FDRE \i_reg_51_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_82[4]),
        .Q(\i_reg_51_reg_n_7_[4] ),
        .R(i_reg_51));
  FDRE \i_reg_51_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_82[5]),
        .Q(\i_reg_51_reg_n_7_[5] ),
        .R(i_reg_51));
  FDRE \i_reg_51_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_82[6]),
        .Q(\i_reg_51_reg_n_7_[6] ),
        .R(i_reg_51));
  FDRE \i_reg_51_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_82[7]),
        .Q(\i_reg_51_reg_n_7_[7] ),
        .R(i_reg_51));
  FDRE \i_reg_51_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_82[8]),
        .Q(\i_reg_51_reg_n_7_[8] ),
        .R(i_reg_51));
  FDRE \i_reg_51_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_2_reg_82[9]),
        .Q(\i_reg_51_reg_n_7_[9] ),
        .R(i_reg_51));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \int_isr[0]_i_3 
       (.I0(out_V_V_1_ack_in),
        .I1(ap_CS_fsm_state2),
        .I2(\out_V_V_1_state[1]_i_2_n_7 ),
        .O(ResizeStream_U0_ap_done));
  LUT3 #(
    .INIT(8'h0D)) 
    \out_V_V_1_payload_A[7]_i_1 
       (.I0(\out_V_V_1_state_reg[0]_0 ),
        .I1(out_V_V_1_ack_in),
        .I2(out_V_V_1_sel_wr),
        .O(out_V_V_1_load_A));
  FDRE \out_V_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_A),
        .D(D[0]),
        .Q(out_V_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_A),
        .D(D[1]),
        .Q(out_V_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_A),
        .D(D[2]),
        .Q(out_V_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_A),
        .D(D[3]),
        .Q(out_V_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_A),
        .D(D[4]),
        .Q(out_V_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_A),
        .D(D[5]),
        .Q(out_V_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_A),
        .D(D[6]),
        .Q(out_V_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_A),
        .D(D[7]),
        .Q(out_V_V_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \out_V_V_1_payload_B[7]_i_1 
       (.I0(\out_V_V_1_state_reg[0]_0 ),
        .I1(out_V_V_1_ack_in),
        .I2(out_V_V_1_sel_wr),
        .O(out_V_V_1_load_B));
  FDRE \out_V_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_B),
        .D(D[0]),
        .Q(out_V_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_B),
        .D(D[1]),
        .Q(out_V_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_B),
        .D(D[2]),
        .Q(out_V_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_B),
        .D(D[3]),
        .Q(out_V_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_B),
        .D(D[4]),
        .Q(out_V_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_B),
        .D(D[5]),
        .Q(out_V_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_B),
        .D(D[6]),
        .Q(out_V_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \out_V_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(out_V_V_1_load_B),
        .D(D[7]),
        .Q(out_V_V_1_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_V_V_1_sel_rd_i_1
       (.I0(\out_V_V_1_state_reg[0]_0 ),
        .I1(s2_out_V_V_TREADY),
        .I2(out_V_V_1_sel),
        .O(out_V_V_1_sel_rd_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    out_V_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_V_V_1_sel_rd_i_1_n_7),
        .Q(out_V_V_1_sel),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    out_V_V_1_sel_wr_i_1
       (.I0(ResizeStream_U0_in_V_V_read),
        .I1(out_V_V_1_sel_wr),
        .O(out_V_V_1_sel_wr_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    out_V_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_V_V_1_sel_wr_i_1_n_7),
        .Q(out_V_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF004C00)) 
    \out_V_V_1_state[0]_i_1 
       (.I0(s2_out_V_V_TREADY),
        .I1(\out_V_V_1_state_reg[0]_0 ),
        .I2(out_V_V_1_ack_in),
        .I3(ap_rst_n),
        .I4(ResizeStream_U0_in_V_V_read),
        .O(\out_V_V_1_state[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_V_V_1_state[0]_i_2 
       (.I0(\out_V_V_1_state[1]_i_2_n_7 ),
        .I1(cnv_48_V_V_empty_n),
        .I2(ap_CS_fsm_state2),
        .I3(out_V_V_1_ack_in),
        .O(ResizeStream_U0_in_V_V_read));
  LUT6 #(
    .INIT(64'hFFFF70F0FFFFFFFF)) 
    \out_V_V_1_state[1]_i_1 
       (.I0(\out_V_V_1_state[1]_i_2_n_7 ),
        .I1(ap_CS_fsm_state2),
        .I2(out_V_V_1_ack_in),
        .I3(cnv_48_V_V_empty_n),
        .I4(s2_out_V_V_TREADY),
        .I5(\out_V_V_1_state_reg[0]_0 ),
        .O(\out_V_V_1_state[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \out_V_V_1_state[1]_i_2 
       (.I0(\out_V_V_1_state[1]_i_3_n_7 ),
        .I1(\out_V_V_1_state[1]_i_4_n_7 ),
        .I2(\i_reg_51_reg_n_7_[14] ),
        .I3(\i_reg_51_reg_n_7_[13] ),
        .I4(\i_reg_51_reg_n_7_[0] ),
        .I5(\out_V_V_1_state[1]_i_5_n_7 ),
        .O(\out_V_V_1_state[1]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \out_V_V_1_state[1]_i_3 
       (.I0(\i_reg_51_reg_n_7_[6] ),
        .I1(\i_reg_51_reg_n_7_[5] ),
        .I2(\i_reg_51_reg_n_7_[8] ),
        .I3(\i_reg_51_reg_n_7_[7] ),
        .O(\out_V_V_1_state[1]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \out_V_V_1_state[1]_i_4 
       (.I0(\i_reg_51_reg_n_7_[2] ),
        .I1(\i_reg_51_reg_n_7_[1] ),
        .I2(\i_reg_51_reg_n_7_[4] ),
        .I3(\i_reg_51_reg_n_7_[3] ),
        .O(\out_V_V_1_state[1]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \out_V_V_1_state[1]_i_5 
       (.I0(\i_reg_51_reg_n_7_[10] ),
        .I1(\i_reg_51_reg_n_7_[9] ),
        .I2(\i_reg_51_reg_n_7_[12] ),
        .I3(\i_reg_51_reg_n_7_[11] ),
        .O(\out_V_V_1_state[1]_i_5_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_V_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_V_V_1_state[0]_i_1_n_7 ),
        .Q(\out_V_V_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_V_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_V_V_1_state[1]_i_1_n_7 ),
        .Q(out_V_V_1_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s2_out_V_V_TDATA[0]_INST_0 
       (.I0(out_V_V_1_payload_B[0]),
        .I1(out_V_V_1_payload_A[0]),
        .I2(out_V_V_1_sel),
        .O(s2_out_V_V_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s2_out_V_V_TDATA[1]_INST_0 
       (.I0(out_V_V_1_payload_B[1]),
        .I1(out_V_V_1_payload_A[1]),
        .I2(out_V_V_1_sel),
        .O(s2_out_V_V_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s2_out_V_V_TDATA[2]_INST_0 
       (.I0(out_V_V_1_payload_B[2]),
        .I1(out_V_V_1_payload_A[2]),
        .I2(out_V_V_1_sel),
        .O(s2_out_V_V_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s2_out_V_V_TDATA[3]_INST_0 
       (.I0(out_V_V_1_payload_B[3]),
        .I1(out_V_V_1_payload_A[3]),
        .I2(out_V_V_1_sel),
        .O(s2_out_V_V_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s2_out_V_V_TDATA[4]_INST_0 
       (.I0(out_V_V_1_payload_B[4]),
        .I1(out_V_V_1_payload_A[4]),
        .I2(out_V_V_1_sel),
        .O(s2_out_V_V_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s2_out_V_V_TDATA[5]_INST_0 
       (.I0(out_V_V_1_payload_B[5]),
        .I1(out_V_V_1_payload_A[5]),
        .I2(out_V_V_1_sel),
        .O(s2_out_V_V_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s2_out_V_V_TDATA[6]_INST_0 
       (.I0(out_V_V_1_payload_B[6]),
        .I1(out_V_V_1_payload_A[6]),
        .I2(out_V_V_1_sel),
        .O(s2_out_V_V_TDATA[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \s2_out_V_V_TDATA[7]_INST_0 
       (.I0(out_V_V_1_payload_B[7]),
        .I1(out_V_V_1_payload_A[7]),
        .I2(out_V_V_1_sel),
        .O(s2_out_V_V_TDATA[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResizeStream_1
   (\in_V_V_0_state_reg[1]_0 ,
    \in_V_V_0_state_reg[0]_0 ,
    start_once_reg,
    int_isr,
    ResizeStream_1_U0_ap_ready,
    Q,
    E,
    D,
    ap_rst_n_inv,
    ap_clk,
    p_0_in__0,
    start_for_grouperPE_U0_full_n,
    loadPCL_U0_ap_start,
    cnv_26_V_V_full_n,
    input1_V_V_TVALID,
    input1_V_V_TDATA);
  output \in_V_V_0_state_reg[1]_0 ;
  output \in_V_V_0_state_reg[0]_0 ;
  output start_once_reg;
  output int_isr;
  output ResizeStream_1_U0_ap_ready;
  output [1:0]Q;
  output [0:0]E;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input p_0_in__0;
  input start_for_grouperPE_U0_full_n;
  input loadPCL_U0_ap_start;
  input cnv_26_V_V_full_n;
  input input1_V_V_TVALID;
  input [7:0]input1_V_V_TDATA;

  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ResizeStream_1_U0_ap_ready;
  wire \ap_CS_fsm[0]_i_1__0_n_7 ;
  wire \ap_CS_fsm[1]_i_1__0_n_7 ;
  wire \ap_CS_fsm[2]_i_1__0_n_7 ;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cnv_26_V_V_full_n;
  wire [14:0]i_2_fu_68_p2;
  wire [14:0]i_2_reg_82;
  wire \i_2_reg_82_reg[12]_i_1_n_10 ;
  wire \i_2_reg_82_reg[12]_i_1_n_7 ;
  wire \i_2_reg_82_reg[12]_i_1_n_8 ;
  wire \i_2_reg_82_reg[12]_i_1_n_9 ;
  wire \i_2_reg_82_reg[14]_i_1_n_10 ;
  wire \i_2_reg_82_reg[4]_i_1_n_10 ;
  wire \i_2_reg_82_reg[4]_i_1_n_7 ;
  wire \i_2_reg_82_reg[4]_i_1_n_8 ;
  wire \i_2_reg_82_reg[4]_i_1_n_9 ;
  wire \i_2_reg_82_reg[8]_i_1_n_10 ;
  wire \i_2_reg_82_reg[8]_i_1_n_7 ;
  wire \i_2_reg_82_reg[8]_i_1_n_8 ;
  wire \i_2_reg_82_reg[8]_i_1_n_9 ;
  wire \i_reg_51[14]_i_1__0_n_7 ;
  wire \i_reg_51_reg_n_7_[0] ;
  wire \i_reg_51_reg_n_7_[10] ;
  wire \i_reg_51_reg_n_7_[11] ;
  wire \i_reg_51_reg_n_7_[12] ;
  wire \i_reg_51_reg_n_7_[13] ;
  wire \i_reg_51_reg_n_7_[14] ;
  wire \i_reg_51_reg_n_7_[1] ;
  wire \i_reg_51_reg_n_7_[2] ;
  wire \i_reg_51_reg_n_7_[3] ;
  wire \i_reg_51_reg_n_7_[4] ;
  wire \i_reg_51_reg_n_7_[5] ;
  wire \i_reg_51_reg_n_7_[6] ;
  wire \i_reg_51_reg_n_7_[7] ;
  wire \i_reg_51_reg_n_7_[8] ;
  wire \i_reg_51_reg_n_7_[9] ;
  wire in_V_V_0_load_A;
  wire in_V_V_0_load_B;
  wire [7:0]in_V_V_0_payload_A;
  wire [7:0]in_V_V_0_payload_B;
  wire in_V_V_0_sel;
  wire in_V_V_0_sel0;
  wire in_V_V_0_sel_rd_i_1_n_7;
  wire in_V_V_0_sel_wr;
  wire in_V_V_0_sel_wr_i_1_n_7;
  wire [1:1]in_V_V_0_state;
  wire \in_V_V_0_state[0]_i_1_n_7 ;
  wire \in_V_V_0_state_reg[0]_0 ;
  wire \in_V_V_0_state_reg[1]_0 ;
  wire [7:0]input1_V_V_TDATA;
  wire input1_V_V_TVALID;
  wire int_ap_ready_i_2_n_7;
  wire int_ap_ready_i_3_n_7;
  wire int_ap_ready_i_4_n_7;
  wire int_isr;
  wire loadPCL_U0_ap_start;
  wire p_0_in__0;
  wire start_for_grouperPE_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_7;
  wire [3:1]\NLW_i_2_reg_82_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_2_reg_82_reg[14]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(in_V_V_0_payload_B[0]),
        .I1(in_V_V_0_payload_A[0]),
        .I2(in_V_V_0_sel),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(in_V_V_0_payload_B[1]),
        .I1(in_V_V_0_payload_A[1]),
        .I2(in_V_V_0_sel),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(in_V_V_0_payload_B[2]),
        .I1(in_V_V_0_payload_A[2]),
        .I2(in_V_V_0_sel),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(in_V_V_0_payload_B[3]),
        .I1(in_V_V_0_payload_A[3]),
        .I2(in_V_V_0_sel),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(in_V_V_0_payload_B[4]),
        .I1(in_V_V_0_payload_A[4]),
        .I2(in_V_V_0_sel),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(in_V_V_0_payload_B[5]),
        .I1(in_V_V_0_payload_A[5]),
        .I2(in_V_V_0_sel),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(in_V_V_0_payload_B[6]),
        .I1(in_V_V_0_payload_A[6]),
        .I2(in_V_V_0_sel),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(cnv_26_V_V_full_n),
        .I1(\in_V_V_0_state_reg[0]_0 ),
        .I2(Q[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(in_V_V_0_payload_B[7]),
        .I1(in_V_V_0_payload_A[7]),
        .I2(in_V_V_0_sel),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hEEEEEEEE000CCCCC)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ResizeStream_1_U0_ap_ready),
        .I1(Q[0]),
        .I2(start_once_reg),
        .I3(start_for_grouperPE_U0_full_n),
        .I4(loadPCL_U0_ap_start),
        .I5(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[0]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'h00E000E000FF0000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(start_once_reg),
        .I1(start_for_grouperPE_U0_full_n),
        .I2(loadPCL_U0_ap_start),
        .I3(ap_CS_fsm_state2),
        .I4(in_V_V_0_sel0),
        .I5(Q[0]),
        .O(\ap_CS_fsm[1]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'h000000000000FF7F)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\in_V_V_0_state_reg[0]_0 ),
        .I1(Q[1]),
        .I2(cnv_26_V_V_full_n),
        .I3(ap_CS_fsm_state2),
        .I4(ResizeStream_1_U0_ap_ready),
        .I5(Q[0]),
        .O(\ap_CS_fsm[2]_i_1__0_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__0_n_7 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__0_n_7 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__0_n_7 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_82[0]_i_1 
       (.I0(\i_reg_51_reg_n_7_[0] ),
        .O(i_2_fu_68_p2[0]));
  FDRE \i_2_reg_82_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_68_p2[0]),
        .Q(i_2_reg_82[0]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_68_p2[10]),
        .Q(i_2_reg_82[10]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_68_p2[11]),
        .Q(i_2_reg_82[11]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_68_p2[12]),
        .Q(i_2_reg_82[12]),
        .R(1'b0));
  CARRY4 \i_2_reg_82_reg[12]_i_1 
       (.CI(\i_2_reg_82_reg[8]_i_1_n_7 ),
        .CO({\i_2_reg_82_reg[12]_i_1_n_7 ,\i_2_reg_82_reg[12]_i_1_n_8 ,\i_2_reg_82_reg[12]_i_1_n_9 ,\i_2_reg_82_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_68_p2[12:9]),
        .S({\i_reg_51_reg_n_7_[12] ,\i_reg_51_reg_n_7_[11] ,\i_reg_51_reg_n_7_[10] ,\i_reg_51_reg_n_7_[9] }));
  FDRE \i_2_reg_82_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_68_p2[13]),
        .Q(i_2_reg_82[13]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_68_p2[14]),
        .Q(i_2_reg_82[14]),
        .R(1'b0));
  CARRY4 \i_2_reg_82_reg[14]_i_1 
       (.CI(\i_2_reg_82_reg[12]_i_1_n_7 ),
        .CO({\NLW_i_2_reg_82_reg[14]_i_1_CO_UNCONNECTED [3:1],\i_2_reg_82_reg[14]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_2_reg_82_reg[14]_i_1_O_UNCONNECTED [3:2],i_2_fu_68_p2[14:13]}),
        .S({1'b0,1'b0,\i_reg_51_reg_n_7_[14] ,\i_reg_51_reg_n_7_[13] }));
  FDRE \i_2_reg_82_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_68_p2[1]),
        .Q(i_2_reg_82[1]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_68_p2[2]),
        .Q(i_2_reg_82[2]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_68_p2[3]),
        .Q(i_2_reg_82[3]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_68_p2[4]),
        .Q(i_2_reg_82[4]),
        .R(1'b0));
  CARRY4 \i_2_reg_82_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_2_reg_82_reg[4]_i_1_n_7 ,\i_2_reg_82_reg[4]_i_1_n_8 ,\i_2_reg_82_reg[4]_i_1_n_9 ,\i_2_reg_82_reg[4]_i_1_n_10 }),
        .CYINIT(\i_reg_51_reg_n_7_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_68_p2[4:1]),
        .S({\i_reg_51_reg_n_7_[4] ,\i_reg_51_reg_n_7_[3] ,\i_reg_51_reg_n_7_[2] ,\i_reg_51_reg_n_7_[1] }));
  FDRE \i_2_reg_82_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_68_p2[5]),
        .Q(i_2_reg_82[5]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_68_p2[6]),
        .Q(i_2_reg_82[6]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_68_p2[7]),
        .Q(i_2_reg_82[7]),
        .R(1'b0));
  FDRE \i_2_reg_82_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_68_p2[8]),
        .Q(i_2_reg_82[8]),
        .R(1'b0));
  CARRY4 \i_2_reg_82_reg[8]_i_1 
       (.CI(\i_2_reg_82_reg[4]_i_1_n_7 ),
        .CO({\i_2_reg_82_reg[8]_i_1_n_7 ,\i_2_reg_82_reg[8]_i_1_n_8 ,\i_2_reg_82_reg[8]_i_1_n_9 ,\i_2_reg_82_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_68_p2[8:5]),
        .S({\i_reg_51_reg_n_7_[8] ,\i_reg_51_reg_n_7_[7] ,\i_reg_51_reg_n_7_[6] ,\i_reg_51_reg_n_7_[5] }));
  FDRE \i_2_reg_82_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_68_p2[9]),
        .Q(i_2_reg_82[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44400000)) 
    \i_reg_51[14]_i_1__0 
       (.I0(in_V_V_0_sel0),
        .I1(loadPCL_U0_ap_start),
        .I2(start_for_grouperPE_U0_full_n),
        .I3(start_once_reg),
        .I4(Q[0]),
        .O(\i_reg_51[14]_i_1__0_n_7 ));
  LUT3 #(
    .INIT(8'h80)) 
    \i_reg_51[14]_i_2 
       (.I0(\in_V_V_0_state_reg[0]_0 ),
        .I1(Q[1]),
        .I2(cnv_26_V_V_full_n),
        .O(in_V_V_0_sel0));
  FDRE \i_reg_51_reg[0] 
       (.C(ap_clk),
        .CE(in_V_V_0_sel0),
        .D(i_2_reg_82[0]),
        .Q(\i_reg_51_reg_n_7_[0] ),
        .R(\i_reg_51[14]_i_1__0_n_7 ));
  FDRE \i_reg_51_reg[10] 
       (.C(ap_clk),
        .CE(in_V_V_0_sel0),
        .D(i_2_reg_82[10]),
        .Q(\i_reg_51_reg_n_7_[10] ),
        .R(\i_reg_51[14]_i_1__0_n_7 ));
  FDRE \i_reg_51_reg[11] 
       (.C(ap_clk),
        .CE(in_V_V_0_sel0),
        .D(i_2_reg_82[11]),
        .Q(\i_reg_51_reg_n_7_[11] ),
        .R(\i_reg_51[14]_i_1__0_n_7 ));
  FDRE \i_reg_51_reg[12] 
       (.C(ap_clk),
        .CE(in_V_V_0_sel0),
        .D(i_2_reg_82[12]),
        .Q(\i_reg_51_reg_n_7_[12] ),
        .R(\i_reg_51[14]_i_1__0_n_7 ));
  FDRE \i_reg_51_reg[13] 
       (.C(ap_clk),
        .CE(in_V_V_0_sel0),
        .D(i_2_reg_82[13]),
        .Q(\i_reg_51_reg_n_7_[13] ),
        .R(\i_reg_51[14]_i_1__0_n_7 ));
  FDRE \i_reg_51_reg[14] 
       (.C(ap_clk),
        .CE(in_V_V_0_sel0),
        .D(i_2_reg_82[14]),
        .Q(\i_reg_51_reg_n_7_[14] ),
        .R(\i_reg_51[14]_i_1__0_n_7 ));
  FDRE \i_reg_51_reg[1] 
       (.C(ap_clk),
        .CE(in_V_V_0_sel0),
        .D(i_2_reg_82[1]),
        .Q(\i_reg_51_reg_n_7_[1] ),
        .R(\i_reg_51[14]_i_1__0_n_7 ));
  FDRE \i_reg_51_reg[2] 
       (.C(ap_clk),
        .CE(in_V_V_0_sel0),
        .D(i_2_reg_82[2]),
        .Q(\i_reg_51_reg_n_7_[2] ),
        .R(\i_reg_51[14]_i_1__0_n_7 ));
  FDRE \i_reg_51_reg[3] 
       (.C(ap_clk),
        .CE(in_V_V_0_sel0),
        .D(i_2_reg_82[3]),
        .Q(\i_reg_51_reg_n_7_[3] ),
        .R(\i_reg_51[14]_i_1__0_n_7 ));
  FDRE \i_reg_51_reg[4] 
       (.C(ap_clk),
        .CE(in_V_V_0_sel0),
        .D(i_2_reg_82[4]),
        .Q(\i_reg_51_reg_n_7_[4] ),
        .R(\i_reg_51[14]_i_1__0_n_7 ));
  FDRE \i_reg_51_reg[5] 
       (.C(ap_clk),
        .CE(in_V_V_0_sel0),
        .D(i_2_reg_82[5]),
        .Q(\i_reg_51_reg_n_7_[5] ),
        .R(\i_reg_51[14]_i_1__0_n_7 ));
  FDRE \i_reg_51_reg[6] 
       (.C(ap_clk),
        .CE(in_V_V_0_sel0),
        .D(i_2_reg_82[6]),
        .Q(\i_reg_51_reg_n_7_[6] ),
        .R(\i_reg_51[14]_i_1__0_n_7 ));
  FDRE \i_reg_51_reg[7] 
       (.C(ap_clk),
        .CE(in_V_V_0_sel0),
        .D(i_2_reg_82[7]),
        .Q(\i_reg_51_reg_n_7_[7] ),
        .R(\i_reg_51[14]_i_1__0_n_7 ));
  FDRE \i_reg_51_reg[8] 
       (.C(ap_clk),
        .CE(in_V_V_0_sel0),
        .D(i_2_reg_82[8]),
        .Q(\i_reg_51_reg_n_7_[8] ),
        .R(\i_reg_51[14]_i_1__0_n_7 ));
  FDRE \i_reg_51_reg[9] 
       (.C(ap_clk),
        .CE(in_V_V_0_sel0),
        .D(i_2_reg_82[9]),
        .Q(\i_reg_51_reg_n_7_[9] ),
        .R(\i_reg_51[14]_i_1__0_n_7 ));
  LUT3 #(
    .INIT(8'h45)) 
    \in_V_V_0_payload_A[7]_i_1 
       (.I0(in_V_V_0_sel_wr),
        .I1(\in_V_V_0_state_reg[1]_0 ),
        .I2(\in_V_V_0_state_reg[0]_0 ),
        .O(in_V_V_0_load_A));
  FDRE \in_V_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_A),
        .D(input1_V_V_TDATA[0]),
        .Q(in_V_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_A),
        .D(input1_V_V_TDATA[1]),
        .Q(in_V_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_A),
        .D(input1_V_V_TDATA[2]),
        .Q(in_V_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_A),
        .D(input1_V_V_TDATA[3]),
        .Q(in_V_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_A),
        .D(input1_V_V_TDATA[4]),
        .Q(in_V_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_A),
        .D(input1_V_V_TDATA[5]),
        .Q(in_V_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_A),
        .D(input1_V_V_TDATA[6]),
        .Q(in_V_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_A),
        .D(input1_V_V_TDATA[7]),
        .Q(in_V_V_0_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \in_V_V_0_payload_B[7]_i_1 
       (.I0(in_V_V_0_sel_wr),
        .I1(\in_V_V_0_state_reg[1]_0 ),
        .I2(\in_V_V_0_state_reg[0]_0 ),
        .O(in_V_V_0_load_B));
  FDRE \in_V_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_B),
        .D(input1_V_V_TDATA[0]),
        .Q(in_V_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_B),
        .D(input1_V_V_TDATA[1]),
        .Q(in_V_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_B),
        .D(input1_V_V_TDATA[2]),
        .Q(in_V_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_B),
        .D(input1_V_V_TDATA[3]),
        .Q(in_V_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_B),
        .D(input1_V_V_TDATA[4]),
        .Q(in_V_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_B),
        .D(input1_V_V_TDATA[5]),
        .Q(in_V_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_B),
        .D(input1_V_V_TDATA[6]),
        .Q(in_V_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \in_V_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(in_V_V_0_load_B),
        .D(input1_V_V_TDATA[7]),
        .Q(in_V_V_0_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    in_V_V_0_sel_rd_i_1
       (.I0(cnv_26_V_V_full_n),
        .I1(Q[1]),
        .I2(\in_V_V_0_state_reg[0]_0 ),
        .I3(in_V_V_0_sel),
        .O(in_V_V_0_sel_rd_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    in_V_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_V_V_0_sel_rd_i_1_n_7),
        .Q(in_V_V_0_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    in_V_V_0_sel_wr_i_1
       (.I0(\in_V_V_0_state_reg[1]_0 ),
        .I1(input1_V_V_TVALID),
        .I2(in_V_V_0_sel_wr),
        .O(in_V_V_0_sel_wr_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    in_V_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_V_V_0_sel_wr_i_1_n_7),
        .Q(in_V_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hDFFF8888)) 
    \in_V_V_0_state[0]_i_1 
       (.I0(\in_V_V_0_state_reg[1]_0 ),
        .I1(input1_V_V_TVALID),
        .I2(cnv_26_V_V_full_n),
        .I3(Q[1]),
        .I4(\in_V_V_0_state_reg[0]_0 ),
        .O(\in_V_V_0_state[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h8FFF8F8F)) 
    \in_V_V_0_state[1]_i_1 
       (.I0(cnv_26_V_V_full_n),
        .I1(Q[1]),
        .I2(\in_V_V_0_state_reg[0]_0 ),
        .I3(input1_V_V_TVALID),
        .I4(\in_V_V_0_state_reg[1]_0 ),
        .O(in_V_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \in_V_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_V_V_0_state[0]_i_1_n_7 ),
        .Q(\in_V_V_0_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \in_V_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_V_V_0_state),
        .Q(\in_V_V_0_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_ready_i_1
       (.I0(int_ap_ready_i_2_n_7),
        .I1(\i_reg_51_reg_n_7_[9] ),
        .I2(\i_reg_51_reg_n_7_[6] ),
        .I3(\i_reg_51_reg_n_7_[13] ),
        .I4(\i_reg_51_reg_n_7_[2] ),
        .I5(int_ap_ready_i_3_n_7),
        .O(ResizeStream_1_U0_ap_ready));
  LUT4 #(
    .INIT(16'hFFFD)) 
    int_ap_ready_i_2
       (.I0(\i_reg_51_reg_n_7_[14] ),
        .I1(\i_reg_51_reg_n_7_[3] ),
        .I2(\i_reg_51_reg_n_7_[11] ),
        .I3(\i_reg_51_reg_n_7_[7] ),
        .O(int_ap_ready_i_2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    int_ap_ready_i_3
       (.I0(\i_reg_51_reg_n_7_[4] ),
        .I1(\i_reg_51_reg_n_7_[8] ),
        .I2(\i_reg_51_reg_n_7_[0] ),
        .I3(ap_CS_fsm_state2),
        .I4(int_ap_ready_i_4_n_7),
        .O(int_ap_ready_i_3_n_7));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_ap_ready_i_4
       (.I0(\i_reg_51_reg_n_7_[10] ),
        .I1(\i_reg_51_reg_n_7_[5] ),
        .I2(\i_reg_51_reg_n_7_[12] ),
        .I3(\i_reg_51_reg_n_7_[1] ),
        .O(int_ap_ready_i_4_n_7));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[1]_i_2 
       (.I0(ResizeStream_1_U0_ap_ready),
        .I1(p_0_in__0),
        .O(int_isr));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    start_once_reg_i_1
       (.I0(start_once_reg),
        .I1(start_for_grouperPE_U0_full_n),
        .I2(loadPCL_U0_ap_start),
        .I3(ResizeStream_1_U0_ap_ready),
        .O(start_once_reg_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthCo
   (start_once_reg,
    \tmp_reg_176_reg[0]_0 ,
    Q,
    StreamingDataWidthCo_U0_out_V_V_write,
    StreamingDataWidthCo_U0_in_V_V_read,
    mOutPtr110_out,
    E,
    \ap_CS_fsm_reg[1]_0 ,
    internal_empty_n_reg,
    p_1_reg_65,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    start_for_Conv1DBuffer_new_U0_full_n,
    StreamingDataWidthCo_U0_ap_start,
    cnv_35_V_V_full_n,
    cnv_34PRL_V_V_empty_n,
    internal_full_n_reg,
    cnv_34PRL_V_V_dout,
    \p_1_reg_65_reg[14]_0 ,
    \p_1_reg_65_reg[13]_0 ,
    \p_1_reg_65_reg[12]_0 ,
    \p_1_reg_65_reg[11]_0 ,
    \p_1_reg_65_reg[10]_0 ,
    \p_1_reg_65_reg[9]_0 ,
    \p_1_reg_65_reg[8]_0 ,
    \p_1_reg_65_reg[7]_0 ,
    \p_1_reg_65_reg[6]_0 ,
    \p_1_reg_65_reg[5]_0 ,
    \p_1_reg_65_reg[4]_0 ,
    \p_1_reg_65_reg[3]_0 ,
    \p_1_reg_65_reg[2]_0 ,
    \p_1_reg_65_reg[1]_0 ,
    \p_1_reg_65_reg[0]_0 );
  output start_once_reg;
  output \tmp_reg_176_reg[0]_0 ;
  output [1:0]Q;
  output StreamingDataWidthCo_U0_out_V_V_write;
  output StreamingDataWidthCo_U0_in_V_V_read;
  output mOutPtr110_out;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_0 ;
  output internal_empty_n_reg;
  output [22:0]p_1_reg_65;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input start_for_Conv1DBuffer_new_U0_full_n;
  input StreamingDataWidthCo_U0_ap_start;
  input cnv_35_V_V_full_n;
  input cnv_34PRL_V_V_empty_n;
  input internal_full_n_reg;
  input [7:0]cnv_34PRL_V_V_dout;
  input \p_1_reg_65_reg[14]_0 ;
  input \p_1_reg_65_reg[13]_0 ;
  input \p_1_reg_65_reg[12]_0 ;
  input \p_1_reg_65_reg[11]_0 ;
  input \p_1_reg_65_reg[10]_0 ;
  input \p_1_reg_65_reg[9]_0 ;
  input \p_1_reg_65_reg[8]_0 ;
  input \p_1_reg_65_reg[7]_0 ;
  input \p_1_reg_65_reg[6]_0 ;
  input \p_1_reg_65_reg[5]_0 ;
  input \p_1_reg_65_reg[4]_0 ;
  input \p_1_reg_65_reg[3]_0 ;
  input \p_1_reg_65_reg[2]_0 ;
  input \p_1_reg_65_reg[1]_0 ;
  input \p_1_reg_65_reg[0]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire StreamingDataWidthCo_U0_ap_start;
  wire StreamingDataWidthCo_U0_in_V_V_read;
  wire StreamingDataWidthCo_U0_out_V_V_write;
  wire \ap_CS_fsm[1]_i_3__2_n_7 ;
  wire \ap_CS_fsm[2]_i_2__6_n_7 ;
  wire \ap_CS_fsm[2]_i_4__4_n_7 ;
  wire \ap_CS_fsm[2]_i_5__3_n_7 ;
  wire \ap_CS_fsm[2]_i_6__2_n_7 ;
  wire \ap_CS_fsm[2]_i_7__0_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__17_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__9_n_7;
  wire ap_enable_reg_pp0_iter1_i_2__6_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]cnv_34PRL_V_V_dout;
  wire cnv_34PRL_V_V_empty_n;
  wire cnv_35_V_V_full_n;
  wire exitcond_fu_109_p2;
  wire \exitcond_reg_167[0]_i_1__0_n_7 ;
  wire \exitcond_reg_167_reg_n_7_[0] ;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire [31:0]o_1_fu_127_p2;
  wire o_reg_770;
  wire \o_reg_77[0]_i_11__0_n_7 ;
  wire \o_reg_77[0]_i_12__0_n_7 ;
  wire \o_reg_77[0]_i_15__0_n_7 ;
  wire \o_reg_77[0]_i_18__0_n_7 ;
  wire \o_reg_77[0]_i_19__0_n_7 ;
  wire \o_reg_77[0]_i_1__2_n_7 ;
  wire \o_reg_77[0]_i_3__0_n_7 ;
  wire \o_reg_77[0]_i_4__0_n_7 ;
  wire \o_reg_77[0]_i_6__0_n_7 ;
  wire [31:0]o_reg_77_reg;
  wire \o_reg_77_reg[0]_i_10__0_n_10 ;
  wire \o_reg_77_reg[0]_i_10__0_n_7 ;
  wire \o_reg_77_reg[0]_i_10__0_n_8 ;
  wire \o_reg_77_reg[0]_i_10__0_n_9 ;
  wire \o_reg_77_reg[0]_i_13__0_n_10 ;
  wire \o_reg_77_reg[0]_i_13__0_n_7 ;
  wire \o_reg_77_reg[0]_i_13__0_n_8 ;
  wire \o_reg_77_reg[0]_i_13__0_n_9 ;
  wire \o_reg_77_reg[0]_i_14__0_n_10 ;
  wire \o_reg_77_reg[0]_i_14__0_n_7 ;
  wire \o_reg_77_reg[0]_i_14__0_n_8 ;
  wire \o_reg_77_reg[0]_i_14__0_n_9 ;
  wire \o_reg_77_reg[0]_i_16__0_n_10 ;
  wire \o_reg_77_reg[0]_i_16__0_n_7 ;
  wire \o_reg_77_reg[0]_i_16__0_n_8 ;
  wire \o_reg_77_reg[0]_i_16__0_n_9 ;
  wire \o_reg_77_reg[0]_i_17__0_n_10 ;
  wire \o_reg_77_reg[0]_i_17__0_n_7 ;
  wire \o_reg_77_reg[0]_i_17__0_n_8 ;
  wire \o_reg_77_reg[0]_i_17__0_n_9 ;
  wire \o_reg_77_reg[0]_i_2__0_n_10 ;
  wire \o_reg_77_reg[0]_i_2__0_n_11 ;
  wire \o_reg_77_reg[0]_i_2__0_n_12 ;
  wire \o_reg_77_reg[0]_i_2__0_n_13 ;
  wire \o_reg_77_reg[0]_i_2__0_n_14 ;
  wire \o_reg_77_reg[0]_i_2__0_n_7 ;
  wire \o_reg_77_reg[0]_i_2__0_n_8 ;
  wire \o_reg_77_reg[0]_i_2__0_n_9 ;
  wire \o_reg_77_reg[0]_i_7__0_n_10 ;
  wire \o_reg_77_reg[0]_i_7__0_n_7 ;
  wire \o_reg_77_reg[0]_i_7__0_n_8 ;
  wire \o_reg_77_reg[0]_i_7__0_n_9 ;
  wire \o_reg_77_reg[0]_i_8__0_n_10 ;
  wire \o_reg_77_reg[0]_i_8__0_n_7 ;
  wire \o_reg_77_reg[0]_i_8__0_n_8 ;
  wire \o_reg_77_reg[0]_i_8__0_n_9 ;
  wire \o_reg_77_reg[0]_i_9__0_n_10 ;
  wire \o_reg_77_reg[0]_i_9__0_n_9 ;
  wire \o_reg_77_reg[12]_i_1__0_n_10 ;
  wire \o_reg_77_reg[12]_i_1__0_n_11 ;
  wire \o_reg_77_reg[12]_i_1__0_n_12 ;
  wire \o_reg_77_reg[12]_i_1__0_n_13 ;
  wire \o_reg_77_reg[12]_i_1__0_n_14 ;
  wire \o_reg_77_reg[12]_i_1__0_n_7 ;
  wire \o_reg_77_reg[12]_i_1__0_n_8 ;
  wire \o_reg_77_reg[12]_i_1__0_n_9 ;
  wire \o_reg_77_reg[16]_i_1__0_n_10 ;
  wire \o_reg_77_reg[16]_i_1__0_n_11 ;
  wire \o_reg_77_reg[16]_i_1__0_n_12 ;
  wire \o_reg_77_reg[16]_i_1__0_n_13 ;
  wire \o_reg_77_reg[16]_i_1__0_n_14 ;
  wire \o_reg_77_reg[16]_i_1__0_n_7 ;
  wire \o_reg_77_reg[16]_i_1__0_n_8 ;
  wire \o_reg_77_reg[16]_i_1__0_n_9 ;
  wire \o_reg_77_reg[20]_i_1__0_n_10 ;
  wire \o_reg_77_reg[20]_i_1__0_n_11 ;
  wire \o_reg_77_reg[20]_i_1__0_n_12 ;
  wire \o_reg_77_reg[20]_i_1__0_n_13 ;
  wire \o_reg_77_reg[20]_i_1__0_n_14 ;
  wire \o_reg_77_reg[20]_i_1__0_n_7 ;
  wire \o_reg_77_reg[20]_i_1__0_n_8 ;
  wire \o_reg_77_reg[20]_i_1__0_n_9 ;
  wire \o_reg_77_reg[24]_i_1__0_n_10 ;
  wire \o_reg_77_reg[24]_i_1__0_n_11 ;
  wire \o_reg_77_reg[24]_i_1__0_n_12 ;
  wire \o_reg_77_reg[24]_i_1__0_n_13 ;
  wire \o_reg_77_reg[24]_i_1__0_n_14 ;
  wire \o_reg_77_reg[24]_i_1__0_n_7 ;
  wire \o_reg_77_reg[24]_i_1__0_n_8 ;
  wire \o_reg_77_reg[24]_i_1__0_n_9 ;
  wire \o_reg_77_reg[28]_i_1__0_n_10 ;
  wire \o_reg_77_reg[28]_i_1__0_n_11 ;
  wire \o_reg_77_reg[28]_i_1__0_n_12 ;
  wire \o_reg_77_reg[28]_i_1__0_n_13 ;
  wire \o_reg_77_reg[28]_i_1__0_n_14 ;
  wire \o_reg_77_reg[28]_i_1__0_n_8 ;
  wire \o_reg_77_reg[28]_i_1__0_n_9 ;
  wire \o_reg_77_reg[4]_i_1__0_n_10 ;
  wire \o_reg_77_reg[4]_i_1__0_n_11 ;
  wire \o_reg_77_reg[4]_i_1__0_n_12 ;
  wire \o_reg_77_reg[4]_i_1__0_n_13 ;
  wire \o_reg_77_reg[4]_i_1__0_n_14 ;
  wire \o_reg_77_reg[4]_i_1__0_n_7 ;
  wire \o_reg_77_reg[4]_i_1__0_n_8 ;
  wire \o_reg_77_reg[4]_i_1__0_n_9 ;
  wire \o_reg_77_reg[8]_i_1__0_n_10 ;
  wire \o_reg_77_reg[8]_i_1__0_n_11 ;
  wire \o_reg_77_reg[8]_i_1__0_n_12 ;
  wire \o_reg_77_reg[8]_i_1__0_n_13 ;
  wire \o_reg_77_reg[8]_i_1__0_n_14 ;
  wire \o_reg_77_reg[8]_i_1__0_n_7 ;
  wire \o_reg_77_reg[8]_i_1__0_n_8 ;
  wire \o_reg_77_reg[8]_i_1__0_n_9 ;
  wire [22:0]p_1_reg_65;
  wire \p_1_reg_65[14]_i_1__0_n_7 ;
  wire \p_1_reg_65[22]_i_1__0_n_7 ;
  wire \p_1_reg_65[22]_i_2__0_n_7 ;
  wire \p_1_reg_65_reg[0]_0 ;
  wire \p_1_reg_65_reg[10]_0 ;
  wire \p_1_reg_65_reg[11]_0 ;
  wire \p_1_reg_65_reg[12]_0 ;
  wire \p_1_reg_65_reg[13]_0 ;
  wire \p_1_reg_65_reg[14]_0 ;
  wire \p_1_reg_65_reg[1]_0 ;
  wire \p_1_reg_65_reg[2]_0 ;
  wire \p_1_reg_65_reg[3]_0 ;
  wire \p_1_reg_65_reg[4]_0 ;
  wire \p_1_reg_65_reg[5]_0 ;
  wire \p_1_reg_65_reg[6]_0 ;
  wire \p_1_reg_65_reg[7]_0 ;
  wire \p_1_reg_65_reg[8]_0 ;
  wire \p_1_reg_65_reg[9]_0 ;
  wire start_for_Conv1DBuffer_new_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__8_n_7;
  wire t_reg_88;
  wire \t_reg_88[0]_i_5__0_n_7 ;
  wire [18:0]t_reg_88_reg;
  wire \t_reg_88_reg[0]_i_3__0_n_10 ;
  wire \t_reg_88_reg[0]_i_3__0_n_11 ;
  wire \t_reg_88_reg[0]_i_3__0_n_12 ;
  wire \t_reg_88_reg[0]_i_3__0_n_13 ;
  wire \t_reg_88_reg[0]_i_3__0_n_14 ;
  wire \t_reg_88_reg[0]_i_3__0_n_7 ;
  wire \t_reg_88_reg[0]_i_3__0_n_8 ;
  wire \t_reg_88_reg[0]_i_3__0_n_9 ;
  wire \t_reg_88_reg[12]_i_1__0_n_10 ;
  wire \t_reg_88_reg[12]_i_1__0_n_11 ;
  wire \t_reg_88_reg[12]_i_1__0_n_12 ;
  wire \t_reg_88_reg[12]_i_1__0_n_13 ;
  wire \t_reg_88_reg[12]_i_1__0_n_14 ;
  wire \t_reg_88_reg[12]_i_1__0_n_7 ;
  wire \t_reg_88_reg[12]_i_1__0_n_8 ;
  wire \t_reg_88_reg[12]_i_1__0_n_9 ;
  wire \t_reg_88_reg[16]_i_1__0_n_10 ;
  wire \t_reg_88_reg[16]_i_1__0_n_12 ;
  wire \t_reg_88_reg[16]_i_1__0_n_13 ;
  wire \t_reg_88_reg[16]_i_1__0_n_14 ;
  wire \t_reg_88_reg[16]_i_1__0_n_9 ;
  wire \t_reg_88_reg[4]_i_1__0_n_10 ;
  wire \t_reg_88_reg[4]_i_1__0_n_11 ;
  wire \t_reg_88_reg[4]_i_1__0_n_12 ;
  wire \t_reg_88_reg[4]_i_1__0_n_13 ;
  wire \t_reg_88_reg[4]_i_1__0_n_14 ;
  wire \t_reg_88_reg[4]_i_1__0_n_7 ;
  wire \t_reg_88_reg[4]_i_1__0_n_8 ;
  wire \t_reg_88_reg[4]_i_1__0_n_9 ;
  wire \t_reg_88_reg[8]_i_1__0_n_10 ;
  wire \t_reg_88_reg[8]_i_1__0_n_11 ;
  wire \t_reg_88_reg[8]_i_1__0_n_12 ;
  wire \t_reg_88_reg[8]_i_1__0_n_13 ;
  wire \t_reg_88_reg[8]_i_1__0_n_14 ;
  wire \t_reg_88_reg[8]_i_1__0_n_7 ;
  wire \t_reg_88_reg[8]_i_1__0_n_8 ;
  wire \t_reg_88_reg[8]_i_1__0_n_9 ;
  wire tmp_reg_1760;
  wire \tmp_reg_176[0]_i_1__0_n_7 ;
  wire \tmp_reg_176[0]_i_2__0_n_7 ;
  wire \tmp_reg_176[0]_i_3__0_n_7 ;
  wire \tmp_reg_176[0]_i_4__0_n_7 ;
  wire \tmp_reg_176[0]_i_5__0_n_7 ;
  wire \tmp_reg_176[0]_i_6__0_n_7 ;
  wire \tmp_reg_176[0]_i_7__0_n_7 ;
  wire \tmp_reg_176[0]_i_8__0_n_7 ;
  wire \tmp_reg_176[0]_i_9__0_n_7 ;
  wire \tmp_reg_176_reg[0]_0 ;
  wire [3:2]\NLW_o_reg_77_reg[0]_i_9__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_o_reg_77_reg[0]_i_9__0_O_UNCONNECTED ;
  wire [3:3]\NLW_o_reg_77_reg[28]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_t_reg_88_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_t_reg_88_reg[16]_i_1__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000A20000000000)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(cnv_35_V_V_full_n),
        .I1(\tmp_reg_176_reg[0]_0 ),
        .I2(cnv_34PRL_V_V_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\exitcond_reg_167_reg_n_7_[0] ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFFF57FF)) 
    \ap_CS_fsm[0]_i_1__11 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new_U0_full_n),
        .I3(StreamingDataWidthCo_U0_ap_start),
        .I4(Q[1]),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hE0EEEEEE)) 
    \ap_CS_fsm[1]_i_1__11 
       (.I0(ap_NS_fsm18_out),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[1]_i_3__2_n_7 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \ap_CS_fsm[1]_i_2__9 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new_U0_full_n),
        .I3(StreamingDataWidthCo_U0_ap_start),
        .O(ap_NS_fsm18_out));
  LUT6 #(
    .INIT(64'hFBBBFBFB00000000)) 
    \ap_CS_fsm[1]_i_3__2 
       (.I0(\exitcond_reg_167_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(cnv_35_V_V_full_n),
        .I3(cnv_34PRL_V_V_empty_n),
        .I4(\tmp_reg_176_reg[0]_0 ),
        .I5(exitcond_fu_109_p2),
        .O(\ap_CS_fsm[1]_i_3__2_n_7 ));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[2]_i_1__21 
       (.I0(\ap_CS_fsm[2]_i_2__6_n_7 ),
        .I1(exitcond_fu_109_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h5575757555755575)) 
    \ap_CS_fsm[2]_i_2__6 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_167_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(cnv_35_V_V_full_n),
        .I4(cnv_34PRL_V_V_empty_n),
        .I5(\tmp_reg_176_reg[0]_0 ),
        .O(\ap_CS_fsm[2]_i_2__6_n_7 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[2]_i_3__6 
       (.I0(\ap_CS_fsm[2]_i_4__4_n_7 ),
        .I1(\ap_CS_fsm[2]_i_5__3_n_7 ),
        .I2(t_reg_88_reg[4]),
        .I3(t_reg_88_reg[9]),
        .I4(t_reg_88_reg[0]),
        .O(exitcond_fu_109_p2));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[2]_i_4__4 
       (.I0(t_reg_88_reg[1]),
        .I1(t_reg_88_reg[17]),
        .I2(t_reg_88_reg[8]),
        .I3(t_reg_88_reg[10]),
        .I4(\ap_CS_fsm[2]_i_6__2_n_7 ),
        .O(\ap_CS_fsm[2]_i_4__4_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ap_CS_fsm[2]_i_5__3 
       (.I0(t_reg_88_reg[7]),
        .I1(t_reg_88_reg[14]),
        .I2(t_reg_88_reg[11]),
        .I3(t_reg_88_reg[18]),
        .I4(\ap_CS_fsm[2]_i_7__0_n_7 ),
        .O(\ap_CS_fsm[2]_i_5__3_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_6__2 
       (.I0(t_reg_88_reg[16]),
        .I1(t_reg_88_reg[2]),
        .I2(t_reg_88_reg[5]),
        .I3(t_reg_88_reg[3]),
        .O(\ap_CS_fsm[2]_i_6__2_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(t_reg_88_reg[15]),
        .I1(t_reg_88_reg[12]),
        .I2(t_reg_88_reg[13]),
        .I3(t_reg_88_reg[6]),
        .O(\ap_CS_fsm[2]_i_7__0_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hBBB00000)) 
    ap_enable_reg_pp0_iter0_i_1__17
       (.I0(\ap_CS_fsm[2]_i_2__6_n_7 ),
        .I1(exitcond_fu_109_p2),
        .I2(ap_NS_fsm18_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__17_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__17_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0C550C0000000000)) 
    ap_enable_reg_pp0_iter1_i_1__9
       (.I0(ap_NS_fsm18_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[1]_i_3__2_n_7 ),
        .I3(ap_enable_reg_pp0_iter1_i_2__6_n_7),
        .I4(ap_enable_reg_pp0_iter1_reg_n_7),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__9_n_7));
  LUT5 #(
    .INIT(32'hFFFFD0FF)) 
    ap_enable_reg_pp0_iter1_i_2__6
       (.I0(\tmp_reg_176_reg[0]_0 ),
        .I1(cnv_34PRL_V_V_empty_n),
        .I2(cnv_35_V_V_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\exitcond_reg_167_reg_n_7_[0] ),
        .O(ap_enable_reg_pp0_iter1_i_2__6_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__9_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_reg_167[0]_i_1__0 
       (.I0(\exitcond_reg_167_reg_n_7_[0] ),
        .I1(\ap_CS_fsm[2]_i_2__6_n_7 ),
        .I2(exitcond_fu_109_p2),
        .O(\exitcond_reg_167[0]_i_1__0_n_7 ));
  FDRE \exitcond_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_167[0]_i_1__0_n_7 ),
        .Q(\exitcond_reg_167_reg_n_7_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    internal_empty_n_i_2__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_167_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(cnv_35_V_V_full_n),
        .I4(cnv_34PRL_V_V_empty_n),
        .I5(\tmp_reg_176_reg[0]_0 ),
        .O(StreamingDataWidthCo_U0_in_V_V_read));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    internal_full_n_i_2__10
       (.I0(cnv_34PRL_V_V_empty_n),
        .I1(\tmp_reg_176_reg[0]_0 ),
        .I2(StreamingDataWidthCo_U0_out_V_V_write),
        .I3(internal_full_n_reg),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    internal_full_n_i_3__2
       (.I0(StreamingDataWidthCo_U0_out_V_V_write),
        .I1(\tmp_reg_176_reg[0]_0 ),
        .I2(cnv_34PRL_V_V_empty_n),
        .I3(internal_full_n_reg),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hDFFFDFDFFFFFFFFF)) 
    \mOutPtr[0]_i_2__5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_167_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(cnv_34PRL_V_V_empty_n),
        .I4(\tmp_reg_176_reg[0]_0 ),
        .I5(cnv_35_V_V_full_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \o_reg_77[0]_i_11__0 
       (.I0(o_1_fu_127_p2[23]),
        .I1(o_1_fu_127_p2[17]),
        .I2(o_1_fu_127_p2[15]),
        .I3(o_1_fu_127_p2[27]),
        .I4(\o_reg_77[0]_i_18__0_n_7 ),
        .O(\o_reg_77[0]_i_11__0_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o_reg_77[0]_i_12__0 
       (.I0(o_1_fu_127_p2[28]),
        .I1(o_1_fu_127_p2[8]),
        .I2(o_1_fu_127_p2[18]),
        .I3(o_1_fu_127_p2[20]),
        .O(\o_reg_77[0]_i_12__0_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \o_reg_77[0]_i_15__0 
       (.I0(o_1_fu_127_p2[9]),
        .I1(o_1_fu_127_p2[26]),
        .I2(o_1_fu_127_p2[25]),
        .I3(o_1_fu_127_p2[29]),
        .I4(\o_reg_77[0]_i_19__0_n_7 ),
        .O(\o_reg_77[0]_i_15__0_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o_reg_77[0]_i_18__0 
       (.I0(o_1_fu_127_p2[16]),
        .I1(o_1_fu_127_p2[22]),
        .I2(o_1_fu_127_p2[21]),
        .I3(o_1_fu_127_p2[5]),
        .O(\o_reg_77[0]_i_18__0_n_7 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \o_reg_77[0]_i_19__0 
       (.I0(o_1_fu_127_p2[7]),
        .I1(o_1_fu_127_p2[1]),
        .I2(o_reg_77_reg[0]),
        .I3(o_1_fu_127_p2[13]),
        .O(\o_reg_77[0]_i_19__0_n_7 ));
  LUT5 #(
    .INIT(32'h77F70080)) 
    \o_reg_77[0]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_reg_1760),
        .I2(\o_reg_77[0]_i_3__0_n_7 ),
        .I3(\o_reg_77[0]_i_4__0_n_7 ),
        .I4(ap_NS_fsm18_out),
        .O(\o_reg_77[0]_i_1__2_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \o_reg_77[0]_i_3__0 
       (.I0(\o_reg_77[0]_i_6__0_n_7 ),
        .I1(o_1_fu_127_p2[6]),
        .I2(o_1_fu_127_p2[2]),
        .I3(o_1_fu_127_p2[30]),
        .I4(o_1_fu_127_p2[11]),
        .I5(\o_reg_77[0]_i_11__0_n_7 ),
        .O(\o_reg_77[0]_i_3__0_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \o_reg_77[0]_i_4__0 
       (.I0(\o_reg_77[0]_i_12__0_n_7 ),
        .I1(o_1_fu_127_p2[24]),
        .I2(o_1_fu_127_p2[12]),
        .I3(o_1_fu_127_p2[4]),
        .I4(o_1_fu_127_p2[14]),
        .I5(\o_reg_77[0]_i_15__0_n_7 ),
        .O(\o_reg_77[0]_i_4__0_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \o_reg_77[0]_i_5__0 
       (.I0(o_reg_77_reg[0]),
        .O(o_1_fu_127_p2[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o_reg_77[0]_i_6__0 
       (.I0(o_1_fu_127_p2[31]),
        .I1(o_1_fu_127_p2[10]),
        .I2(o_1_fu_127_p2[19]),
        .I3(o_1_fu_127_p2[3]),
        .O(\o_reg_77[0]_i_6__0_n_7 ));
  FDRE \o_reg_77_reg[0] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2__0_n_14 ),
        .Q(o_reg_77_reg[0]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  CARRY4 \o_reg_77_reg[0]_i_10__0 
       (.CI(\o_reg_77_reg[0]_i_7__0_n_7 ),
        .CO({\o_reg_77_reg[0]_i_10__0_n_7 ,\o_reg_77_reg[0]_i_10__0_n_8 ,\o_reg_77_reg[0]_i_10__0_n_9 ,\o_reg_77_reg[0]_i_10__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[12:9]),
        .S(o_reg_77_reg[12:9]));
  CARRY4 \o_reg_77_reg[0]_i_13__0 
       (.CI(\o_reg_77_reg[0]_i_16__0_n_7 ),
        .CO({\o_reg_77_reg[0]_i_13__0_n_7 ,\o_reg_77_reg[0]_i_13__0_n_8 ,\o_reg_77_reg[0]_i_13__0_n_9 ,\o_reg_77_reg[0]_i_13__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[24:21]),
        .S(o_reg_77_reg[24:21]));
  CARRY4 \o_reg_77_reg[0]_i_14__0 
       (.CI(\o_reg_77_reg[0]_i_10__0_n_7 ),
        .CO({\o_reg_77_reg[0]_i_14__0_n_7 ,\o_reg_77_reg[0]_i_14__0_n_8 ,\o_reg_77_reg[0]_i_14__0_n_9 ,\o_reg_77_reg[0]_i_14__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[16:13]),
        .S(o_reg_77_reg[16:13]));
  CARRY4 \o_reg_77_reg[0]_i_16__0 
       (.CI(\o_reg_77_reg[0]_i_14__0_n_7 ),
        .CO({\o_reg_77_reg[0]_i_16__0_n_7 ,\o_reg_77_reg[0]_i_16__0_n_8 ,\o_reg_77_reg[0]_i_16__0_n_9 ,\o_reg_77_reg[0]_i_16__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[20:17]),
        .S(o_reg_77_reg[20:17]));
  CARRY4 \o_reg_77_reg[0]_i_17__0 
       (.CI(\o_reg_77_reg[0]_i_13__0_n_7 ),
        .CO({\o_reg_77_reg[0]_i_17__0_n_7 ,\o_reg_77_reg[0]_i_17__0_n_8 ,\o_reg_77_reg[0]_i_17__0_n_9 ,\o_reg_77_reg[0]_i_17__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[28:25]),
        .S(o_reg_77_reg[28:25]));
  CARRY4 \o_reg_77_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\o_reg_77_reg[0]_i_2__0_n_7 ,\o_reg_77_reg[0]_i_2__0_n_8 ,\o_reg_77_reg[0]_i_2__0_n_9 ,\o_reg_77_reg[0]_i_2__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\o_reg_77_reg[0]_i_2__0_n_11 ,\o_reg_77_reg[0]_i_2__0_n_12 ,\o_reg_77_reg[0]_i_2__0_n_13 ,\o_reg_77_reg[0]_i_2__0_n_14 }),
        .S({o_reg_77_reg[3:1],o_1_fu_127_p2[0]}));
  CARRY4 \o_reg_77_reg[0]_i_7__0 
       (.CI(\o_reg_77_reg[0]_i_8__0_n_7 ),
        .CO({\o_reg_77_reg[0]_i_7__0_n_7 ,\o_reg_77_reg[0]_i_7__0_n_8 ,\o_reg_77_reg[0]_i_7__0_n_9 ,\o_reg_77_reg[0]_i_7__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[8:5]),
        .S(o_reg_77_reg[8:5]));
  CARRY4 \o_reg_77_reg[0]_i_8__0 
       (.CI(1'b0),
        .CO({\o_reg_77_reg[0]_i_8__0_n_7 ,\o_reg_77_reg[0]_i_8__0_n_8 ,\o_reg_77_reg[0]_i_8__0_n_9 ,\o_reg_77_reg[0]_i_8__0_n_10 }),
        .CYINIT(o_reg_77_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[4:1]),
        .S(o_reg_77_reg[4:1]));
  CARRY4 \o_reg_77_reg[0]_i_9__0 
       (.CI(\o_reg_77_reg[0]_i_17__0_n_7 ),
        .CO({\NLW_o_reg_77_reg[0]_i_9__0_CO_UNCONNECTED [3:2],\o_reg_77_reg[0]_i_9__0_n_9 ,\o_reg_77_reg[0]_i_9__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_reg_77_reg[0]_i_9__0_O_UNCONNECTED [3],o_1_fu_127_p2[31:29]}),
        .S({1'b0,o_reg_77_reg[31:29]}));
  FDRE \o_reg_77_reg[10] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1__0_n_12 ),
        .Q(o_reg_77_reg[10]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[11] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1__0_n_11 ),
        .Q(o_reg_77_reg[11]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[12] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1__0_n_14 ),
        .Q(o_reg_77_reg[12]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  CARRY4 \o_reg_77_reg[12]_i_1__0 
       (.CI(\o_reg_77_reg[8]_i_1__0_n_7 ),
        .CO({\o_reg_77_reg[12]_i_1__0_n_7 ,\o_reg_77_reg[12]_i_1__0_n_8 ,\o_reg_77_reg[12]_i_1__0_n_9 ,\o_reg_77_reg[12]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[12]_i_1__0_n_11 ,\o_reg_77_reg[12]_i_1__0_n_12 ,\o_reg_77_reg[12]_i_1__0_n_13 ,\o_reg_77_reg[12]_i_1__0_n_14 }),
        .S(o_reg_77_reg[15:12]));
  FDRE \o_reg_77_reg[13] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1__0_n_13 ),
        .Q(o_reg_77_reg[13]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[14] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1__0_n_12 ),
        .Q(o_reg_77_reg[14]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[15] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1__0_n_11 ),
        .Q(o_reg_77_reg[15]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[16] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1__0_n_14 ),
        .Q(o_reg_77_reg[16]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  CARRY4 \o_reg_77_reg[16]_i_1__0 
       (.CI(\o_reg_77_reg[12]_i_1__0_n_7 ),
        .CO({\o_reg_77_reg[16]_i_1__0_n_7 ,\o_reg_77_reg[16]_i_1__0_n_8 ,\o_reg_77_reg[16]_i_1__0_n_9 ,\o_reg_77_reg[16]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[16]_i_1__0_n_11 ,\o_reg_77_reg[16]_i_1__0_n_12 ,\o_reg_77_reg[16]_i_1__0_n_13 ,\o_reg_77_reg[16]_i_1__0_n_14 }),
        .S(o_reg_77_reg[19:16]));
  FDRE \o_reg_77_reg[17] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1__0_n_13 ),
        .Q(o_reg_77_reg[17]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[18] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1__0_n_12 ),
        .Q(o_reg_77_reg[18]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[19] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1__0_n_11 ),
        .Q(o_reg_77_reg[19]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[1] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2__0_n_13 ),
        .Q(o_reg_77_reg[1]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[20] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1__0_n_14 ),
        .Q(o_reg_77_reg[20]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  CARRY4 \o_reg_77_reg[20]_i_1__0 
       (.CI(\o_reg_77_reg[16]_i_1__0_n_7 ),
        .CO({\o_reg_77_reg[20]_i_1__0_n_7 ,\o_reg_77_reg[20]_i_1__0_n_8 ,\o_reg_77_reg[20]_i_1__0_n_9 ,\o_reg_77_reg[20]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[20]_i_1__0_n_11 ,\o_reg_77_reg[20]_i_1__0_n_12 ,\o_reg_77_reg[20]_i_1__0_n_13 ,\o_reg_77_reg[20]_i_1__0_n_14 }),
        .S(o_reg_77_reg[23:20]));
  FDRE \o_reg_77_reg[21] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1__0_n_13 ),
        .Q(o_reg_77_reg[21]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[22] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1__0_n_12 ),
        .Q(o_reg_77_reg[22]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[23] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1__0_n_11 ),
        .Q(o_reg_77_reg[23]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[24] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1__0_n_14 ),
        .Q(o_reg_77_reg[24]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  CARRY4 \o_reg_77_reg[24]_i_1__0 
       (.CI(\o_reg_77_reg[20]_i_1__0_n_7 ),
        .CO({\o_reg_77_reg[24]_i_1__0_n_7 ,\o_reg_77_reg[24]_i_1__0_n_8 ,\o_reg_77_reg[24]_i_1__0_n_9 ,\o_reg_77_reg[24]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[24]_i_1__0_n_11 ,\o_reg_77_reg[24]_i_1__0_n_12 ,\o_reg_77_reg[24]_i_1__0_n_13 ,\o_reg_77_reg[24]_i_1__0_n_14 }),
        .S(o_reg_77_reg[27:24]));
  FDRE \o_reg_77_reg[25] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1__0_n_13 ),
        .Q(o_reg_77_reg[25]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[26] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1__0_n_12 ),
        .Q(o_reg_77_reg[26]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[27] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1__0_n_11 ),
        .Q(o_reg_77_reg[27]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[28] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1__0_n_14 ),
        .Q(o_reg_77_reg[28]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  CARRY4 \o_reg_77_reg[28]_i_1__0 
       (.CI(\o_reg_77_reg[24]_i_1__0_n_7 ),
        .CO({\NLW_o_reg_77_reg[28]_i_1__0_CO_UNCONNECTED [3],\o_reg_77_reg[28]_i_1__0_n_8 ,\o_reg_77_reg[28]_i_1__0_n_9 ,\o_reg_77_reg[28]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[28]_i_1__0_n_11 ,\o_reg_77_reg[28]_i_1__0_n_12 ,\o_reg_77_reg[28]_i_1__0_n_13 ,\o_reg_77_reg[28]_i_1__0_n_14 }),
        .S(o_reg_77_reg[31:28]));
  FDRE \o_reg_77_reg[29] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1__0_n_13 ),
        .Q(o_reg_77_reg[29]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[2] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2__0_n_12 ),
        .Q(o_reg_77_reg[2]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[30] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1__0_n_12 ),
        .Q(o_reg_77_reg[30]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[31] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1__0_n_11 ),
        .Q(o_reg_77_reg[31]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[3] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2__0_n_11 ),
        .Q(o_reg_77_reg[3]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[4] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1__0_n_14 ),
        .Q(o_reg_77_reg[4]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  CARRY4 \o_reg_77_reg[4]_i_1__0 
       (.CI(\o_reg_77_reg[0]_i_2__0_n_7 ),
        .CO({\o_reg_77_reg[4]_i_1__0_n_7 ,\o_reg_77_reg[4]_i_1__0_n_8 ,\o_reg_77_reg[4]_i_1__0_n_9 ,\o_reg_77_reg[4]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[4]_i_1__0_n_11 ,\o_reg_77_reg[4]_i_1__0_n_12 ,\o_reg_77_reg[4]_i_1__0_n_13 ,\o_reg_77_reg[4]_i_1__0_n_14 }),
        .S(o_reg_77_reg[7:4]));
  FDRE \o_reg_77_reg[5] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1__0_n_13 ),
        .Q(o_reg_77_reg[5]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[6] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1__0_n_12 ),
        .Q(o_reg_77_reg[6]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[7] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1__0_n_11 ),
        .Q(o_reg_77_reg[7]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  FDRE \o_reg_77_reg[8] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1__0_n_14 ),
        .Q(o_reg_77_reg[8]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  CARRY4 \o_reg_77_reg[8]_i_1__0 
       (.CI(\o_reg_77_reg[4]_i_1__0_n_7 ),
        .CO({\o_reg_77_reg[8]_i_1__0_n_7 ,\o_reg_77_reg[8]_i_1__0_n_8 ,\o_reg_77_reg[8]_i_1__0_n_9 ,\o_reg_77_reg[8]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[8]_i_1__0_n_11 ,\o_reg_77_reg[8]_i_1__0_n_12 ,\o_reg_77_reg[8]_i_1__0_n_13 ,\o_reg_77_reg[8]_i_1__0_n_14 }),
        .S(o_reg_77_reg[11:8]));
  FDRE \o_reg_77_reg[9] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1__0_n_13 ),
        .Q(o_reg_77_reg[9]),
        .R(\o_reg_77[0]_i_1__2_n_7 ));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \p_1_reg_65[14]_i_1__0 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new_U0_full_n),
        .I3(StreamingDataWidthCo_U0_ap_start),
        .I4(StreamingDataWidthCo_U0_out_V_V_write),
        .O(\p_1_reg_65[14]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'h0000A800FFFFA800)) 
    \p_1_reg_65[22]_i_1__0 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new_U0_full_n),
        .I3(StreamingDataWidthCo_U0_ap_start),
        .I4(StreamingDataWidthCo_U0_out_V_V_write),
        .I5(\tmp_reg_176_reg[0]_0 ),
        .O(\p_1_reg_65[22]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFA800)) 
    \p_1_reg_65[22]_i_2__0 
       (.I0(StreamingDataWidthCo_U0_ap_start),
        .I1(start_for_Conv1DBuffer_new_U0_full_n),
        .I2(start_once_reg),
        .I3(Q[0]),
        .I4(StreamingDataWidthCo_U0_out_V_V_write),
        .O(\p_1_reg_65[22]_i_2__0_n_7 ));
  LUT6 #(
    .INIT(64'h0000D00000000000)) 
    \p_1_reg_65[22]_i_4__0 
       (.I0(\tmp_reg_176_reg[0]_0 ),
        .I1(cnv_34PRL_V_V_empty_n),
        .I2(cnv_35_V_V_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\exitcond_reg_167_reg_n_7_[0] ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(StreamingDataWidthCo_U0_out_V_V_write));
  FDRE \p_1_reg_65_reg[0] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(\p_1_reg_65_reg[0]_0 ),
        .Q(p_1_reg_65[0]),
        .R(\p_1_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[10] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(\p_1_reg_65_reg[10]_0 ),
        .Q(p_1_reg_65[10]),
        .R(\p_1_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[11] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(\p_1_reg_65_reg[11]_0 ),
        .Q(p_1_reg_65[11]),
        .R(\p_1_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[12] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(\p_1_reg_65_reg[12]_0 ),
        .Q(p_1_reg_65[12]),
        .R(\p_1_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[13] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(\p_1_reg_65_reg[13]_0 ),
        .Q(p_1_reg_65[13]),
        .R(\p_1_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[14] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(\p_1_reg_65_reg[14]_0 ),
        .Q(p_1_reg_65[14]),
        .R(\p_1_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[15] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(cnv_34PRL_V_V_dout[0]),
        .Q(p_1_reg_65[15]),
        .R(\p_1_reg_65[22]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[16] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(cnv_34PRL_V_V_dout[1]),
        .Q(p_1_reg_65[16]),
        .R(\p_1_reg_65[22]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[17] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(cnv_34PRL_V_V_dout[2]),
        .Q(p_1_reg_65[17]),
        .R(\p_1_reg_65[22]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[18] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(cnv_34PRL_V_V_dout[3]),
        .Q(p_1_reg_65[18]),
        .R(\p_1_reg_65[22]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[19] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(cnv_34PRL_V_V_dout[4]),
        .Q(p_1_reg_65[19]),
        .R(\p_1_reg_65[22]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[1] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(\p_1_reg_65_reg[1]_0 ),
        .Q(p_1_reg_65[1]),
        .R(\p_1_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[20] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(cnv_34PRL_V_V_dout[5]),
        .Q(p_1_reg_65[20]),
        .R(\p_1_reg_65[22]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[21] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(cnv_34PRL_V_V_dout[6]),
        .Q(p_1_reg_65[21]),
        .R(\p_1_reg_65[22]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[22] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(cnv_34PRL_V_V_dout[7]),
        .Q(p_1_reg_65[22]),
        .R(\p_1_reg_65[22]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[2] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(\p_1_reg_65_reg[2]_0 ),
        .Q(p_1_reg_65[2]),
        .R(\p_1_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[3] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(\p_1_reg_65_reg[3]_0 ),
        .Q(p_1_reg_65[3]),
        .R(\p_1_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[4] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(\p_1_reg_65_reg[4]_0 ),
        .Q(p_1_reg_65[4]),
        .R(\p_1_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[5] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(\p_1_reg_65_reg[5]_0 ),
        .Q(p_1_reg_65[5]),
        .R(\p_1_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[6] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(\p_1_reg_65_reg[6]_0 ),
        .Q(p_1_reg_65[6]),
        .R(\p_1_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[7] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(\p_1_reg_65_reg[7]_0 ),
        .Q(p_1_reg_65[7]),
        .R(\p_1_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[8] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(\p_1_reg_65_reg[8]_0 ),
        .Q(p_1_reg_65[8]),
        .R(\p_1_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_1_reg_65_reg[9] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__0_n_7 ),
        .D(\p_1_reg_65_reg[9]_0 ),
        .Q(p_1_reg_65[9]),
        .R(\p_1_reg_65[14]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__8
       (.I0(Q[1]),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new_U0_full_n),
        .I3(StreamingDataWidthCo_U0_ap_start),
        .O(start_once_reg_i_1__8_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__8_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7070700000000000)) 
    \t_reg_88[0]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_reg_1760),
        .I2(StreamingDataWidthCo_U0_ap_start),
        .I3(start_for_Conv1DBuffer_new_U0_full_n),
        .I4(start_once_reg),
        .I5(Q[0]),
        .O(t_reg_88));
  LUT2 #(
    .INIT(4'h8)) 
    \t_reg_88[0]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_reg_1760),
        .O(o_reg_770));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \t_reg_88[0]_i_4__0 
       (.I0(\ap_CS_fsm[2]_i_2__6_n_7 ),
        .I1(exitcond_fu_109_p2),
        .O(tmp_reg_1760));
  LUT1 #(
    .INIT(2'h1)) 
    \t_reg_88[0]_i_5__0 
       (.I0(t_reg_88_reg[0]),
        .O(\t_reg_88[0]_i_5__0_n_7 ));
  FDRE \t_reg_88_reg[0] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3__0_n_14 ),
        .Q(t_reg_88_reg[0]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\t_reg_88_reg[0]_i_3__0_n_7 ,\t_reg_88_reg[0]_i_3__0_n_8 ,\t_reg_88_reg[0]_i_3__0_n_9 ,\t_reg_88_reg[0]_i_3__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_reg_88_reg[0]_i_3__0_n_11 ,\t_reg_88_reg[0]_i_3__0_n_12 ,\t_reg_88_reg[0]_i_3__0_n_13 ,\t_reg_88_reg[0]_i_3__0_n_14 }),
        .S({t_reg_88_reg[3:1],\t_reg_88[0]_i_5__0_n_7 }));
  FDRE \t_reg_88_reg[10] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1__0_n_12 ),
        .Q(t_reg_88_reg[10]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[11] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1__0_n_11 ),
        .Q(t_reg_88_reg[11]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[12] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[12]_i_1__0_n_14 ),
        .Q(t_reg_88_reg[12]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[12]_i_1__0 
       (.CI(\t_reg_88_reg[8]_i_1__0_n_7 ),
        .CO({\t_reg_88_reg[12]_i_1__0_n_7 ,\t_reg_88_reg[12]_i_1__0_n_8 ,\t_reg_88_reg[12]_i_1__0_n_9 ,\t_reg_88_reg[12]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_88_reg[12]_i_1__0_n_11 ,\t_reg_88_reg[12]_i_1__0_n_12 ,\t_reg_88_reg[12]_i_1__0_n_13 ,\t_reg_88_reg[12]_i_1__0_n_14 }),
        .S(t_reg_88_reg[15:12]));
  FDRE \t_reg_88_reg[13] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[12]_i_1__0_n_13 ),
        .Q(t_reg_88_reg[13]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[14] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[12]_i_1__0_n_12 ),
        .Q(t_reg_88_reg[14]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[15] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[12]_i_1__0_n_11 ),
        .Q(t_reg_88_reg[15]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[16] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[16]_i_1__0_n_14 ),
        .Q(t_reg_88_reg[16]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[16]_i_1__0 
       (.CI(\t_reg_88_reg[12]_i_1__0_n_7 ),
        .CO({\NLW_t_reg_88_reg[16]_i_1__0_CO_UNCONNECTED [3:2],\t_reg_88_reg[16]_i_1__0_n_9 ,\t_reg_88_reg[16]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_t_reg_88_reg[16]_i_1__0_O_UNCONNECTED [3],\t_reg_88_reg[16]_i_1__0_n_12 ,\t_reg_88_reg[16]_i_1__0_n_13 ,\t_reg_88_reg[16]_i_1__0_n_14 }),
        .S({1'b0,t_reg_88_reg[18:16]}));
  FDRE \t_reg_88_reg[17] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[16]_i_1__0_n_13 ),
        .Q(t_reg_88_reg[17]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[18] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[16]_i_1__0_n_12 ),
        .Q(t_reg_88_reg[18]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[1] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3__0_n_13 ),
        .Q(t_reg_88_reg[1]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[2] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3__0_n_12 ),
        .Q(t_reg_88_reg[2]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[3] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3__0_n_11 ),
        .Q(t_reg_88_reg[3]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[4] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1__0_n_14 ),
        .Q(t_reg_88_reg[4]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[4]_i_1__0 
       (.CI(\t_reg_88_reg[0]_i_3__0_n_7 ),
        .CO({\t_reg_88_reg[4]_i_1__0_n_7 ,\t_reg_88_reg[4]_i_1__0_n_8 ,\t_reg_88_reg[4]_i_1__0_n_9 ,\t_reg_88_reg[4]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_88_reg[4]_i_1__0_n_11 ,\t_reg_88_reg[4]_i_1__0_n_12 ,\t_reg_88_reg[4]_i_1__0_n_13 ,\t_reg_88_reg[4]_i_1__0_n_14 }),
        .S(t_reg_88_reg[7:4]));
  FDRE \t_reg_88_reg[5] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1__0_n_13 ),
        .Q(t_reg_88_reg[5]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[6] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1__0_n_12 ),
        .Q(t_reg_88_reg[6]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[7] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1__0_n_11 ),
        .Q(t_reg_88_reg[7]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[8] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1__0_n_14 ),
        .Q(t_reg_88_reg[8]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[8]_i_1__0 
       (.CI(\t_reg_88_reg[4]_i_1__0_n_7 ),
        .CO({\t_reg_88_reg[8]_i_1__0_n_7 ,\t_reg_88_reg[8]_i_1__0_n_8 ,\t_reg_88_reg[8]_i_1__0_n_9 ,\t_reg_88_reg[8]_i_1__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_88_reg[8]_i_1__0_n_11 ,\t_reg_88_reg[8]_i_1__0_n_12 ,\t_reg_88_reg[8]_i_1__0_n_13 ,\t_reg_88_reg[8]_i_1__0_n_14 }),
        .S(t_reg_88_reg[11:8]));
  FDRE \t_reg_88_reg[9] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1__0_n_13 ),
        .Q(t_reg_88_reg[9]),
        .R(t_reg_88));
  LUT4 #(
    .INIT(16'h03AA)) 
    \tmp_reg_176[0]_i_1__0 
       (.I0(\tmp_reg_176_reg[0]_0 ),
        .I1(\tmp_reg_176[0]_i_2__0_n_7 ),
        .I2(\tmp_reg_176[0]_i_3__0_n_7 ),
        .I3(tmp_reg_1760),
        .O(\tmp_reg_176[0]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_reg_176[0]_i_2__0 
       (.I0(\tmp_reg_176[0]_i_4__0_n_7 ),
        .I1(o_reg_77_reg[19]),
        .I2(o_reg_77_reg[16]),
        .I3(o_reg_77_reg[21]),
        .I4(o_reg_77_reg[0]),
        .I5(\tmp_reg_176[0]_i_5__0_n_7 ),
        .O(\tmp_reg_176[0]_i_2__0_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_reg_176[0]_i_3__0 
       (.I0(\tmp_reg_176[0]_i_6__0_n_7 ),
        .I1(o_reg_77_reg[23]),
        .I2(o_reg_77_reg[3]),
        .I3(o_reg_77_reg[27]),
        .I4(o_reg_77_reg[17]),
        .I5(\tmp_reg_176[0]_i_7__0_n_7 ),
        .O(\tmp_reg_176[0]_i_3__0_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_4__0 
       (.I0(o_reg_77_reg[15]),
        .I1(o_reg_77_reg[10]),
        .I2(o_reg_77_reg[31]),
        .I3(o_reg_77_reg[9]),
        .O(\tmp_reg_176[0]_i_4__0_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_reg_176[0]_i_5__0 
       (.I0(o_reg_77_reg[7]),
        .I1(o_reg_77_reg[11]),
        .I2(o_reg_77_reg[13]),
        .I3(o_reg_77_reg[18]),
        .I4(\tmp_reg_176[0]_i_8__0_n_7 ),
        .O(\tmp_reg_176[0]_i_5__0_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_6__0 
       (.I0(o_reg_77_reg[14]),
        .I1(o_reg_77_reg[8]),
        .I2(o_reg_77_reg[29]),
        .I3(o_reg_77_reg[4]),
        .O(\tmp_reg_176[0]_i_6__0_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_reg_176[0]_i_7__0 
       (.I0(o_reg_77_reg[22]),
        .I1(o_reg_77_reg[30]),
        .I2(o_reg_77_reg[1]),
        .I3(o_reg_77_reg[25]),
        .I4(\tmp_reg_176[0]_i_9__0_n_7 ),
        .O(\tmp_reg_176[0]_i_7__0_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_8__0 
       (.I0(o_reg_77_reg[24]),
        .I1(o_reg_77_reg[12]),
        .I2(o_reg_77_reg[20]),
        .I3(o_reg_77_reg[6]),
        .O(\tmp_reg_176[0]_i_8__0_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_9__0 
       (.I0(o_reg_77_reg[28]),
        .I1(o_reg_77_reg[5]),
        .I2(o_reg_77_reg[26]),
        .I3(o_reg_77_reg[2]),
        .O(\tmp_reg_176[0]_i_9__0_n_7 ));
  FDRE \tmp_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_176[0]_i_1__0_n_7 ),
        .Q(\tmp_reg_176_reg[0]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthCo_1
   (start_once_reg,
    \tmp_reg_176_reg[0]_0 ,
    Q,
    StreamingDataWidthCo_1_U0_out_V_V_write,
    StreamingDataWidthCo_1_U0_in_V_V_read,
    mOutPtr110_out,
    E,
    \ap_CS_fsm_reg[1]_0 ,
    internal_empty_n_reg,
    p_1_reg_65,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    start_for_Conv1DBuffer_new401_U0_full_n,
    StreamingDataWidthCo_1_U0_ap_start,
    cnv_31_V_V_full_n,
    cnv_30PRL_V_V_empty_n,
    internal_full_n_reg,
    cnv_30PRL_V_V_dout,
    \p_1_reg_65_reg[14]_0 ,
    \p_1_reg_65_reg[13]_0 ,
    \p_1_reg_65_reg[12]_0 ,
    \p_1_reg_65_reg[11]_0 ,
    \p_1_reg_65_reg[10]_0 ,
    \p_1_reg_65_reg[9]_0 ,
    \p_1_reg_65_reg[8]_0 ,
    \p_1_reg_65_reg[7]_0 ,
    \p_1_reg_65_reg[6]_0 ,
    \p_1_reg_65_reg[5]_0 ,
    \p_1_reg_65_reg[4]_0 ,
    \p_1_reg_65_reg[3]_0 ,
    \p_1_reg_65_reg[2]_0 ,
    \p_1_reg_65_reg[1]_0 ,
    \p_1_reg_65_reg[0]_0 );
  output start_once_reg;
  output \tmp_reg_176_reg[0]_0 ;
  output [1:0]Q;
  output StreamingDataWidthCo_1_U0_out_V_V_write;
  output StreamingDataWidthCo_1_U0_in_V_V_read;
  output mOutPtr110_out;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_0 ;
  output internal_empty_n_reg;
  output [22:0]p_1_reg_65;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input start_for_Conv1DBuffer_new401_U0_full_n;
  input StreamingDataWidthCo_1_U0_ap_start;
  input cnv_31_V_V_full_n;
  input cnv_30PRL_V_V_empty_n;
  input internal_full_n_reg;
  input [7:0]cnv_30PRL_V_V_dout;
  input \p_1_reg_65_reg[14]_0 ;
  input \p_1_reg_65_reg[13]_0 ;
  input \p_1_reg_65_reg[12]_0 ;
  input \p_1_reg_65_reg[11]_0 ;
  input \p_1_reg_65_reg[10]_0 ;
  input \p_1_reg_65_reg[9]_0 ;
  input \p_1_reg_65_reg[8]_0 ;
  input \p_1_reg_65_reg[7]_0 ;
  input \p_1_reg_65_reg[6]_0 ;
  input \p_1_reg_65_reg[5]_0 ;
  input \p_1_reg_65_reg[4]_0 ;
  input \p_1_reg_65_reg[3]_0 ;
  input \p_1_reg_65_reg[2]_0 ;
  input \p_1_reg_65_reg[1]_0 ;
  input \p_1_reg_65_reg[0]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire StreamingDataWidthCo_1_U0_ap_start;
  wire StreamingDataWidthCo_1_U0_in_V_V_read;
  wire StreamingDataWidthCo_1_U0_out_V_V_write;
  wire \ap_CS_fsm[1]_i_3__0_n_7 ;
  wire \ap_CS_fsm[2]_i_2__3_n_7 ;
  wire \ap_CS_fsm[2]_i_4__2_n_7 ;
  wire \ap_CS_fsm[2]_i_5__1_n_7 ;
  wire \ap_CS_fsm[2]_i_6__0_n_7 ;
  wire \ap_CS_fsm[2]_i_7_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__15_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_7;
  wire ap_enable_reg_pp0_iter1_i_2__3_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]cnv_30PRL_V_V_dout;
  wire cnv_30PRL_V_V_empty_n;
  wire cnv_31_V_V_full_n;
  wire exitcond_fu_109_p2;
  wire \exitcond_reg_167[0]_i_1_n_7 ;
  wire \exitcond_reg_167_reg_n_7_[0] ;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire [31:0]o_1_fu_127_p2;
  wire o_reg_770;
  wire \o_reg_77[0]_i_11_n_7 ;
  wire \o_reg_77[0]_i_12_n_7 ;
  wire \o_reg_77[0]_i_15_n_7 ;
  wire \o_reg_77[0]_i_18_n_7 ;
  wire \o_reg_77[0]_i_19_n_7 ;
  wire \o_reg_77[0]_i_1__1_n_7 ;
  wire \o_reg_77[0]_i_3_n_7 ;
  wire \o_reg_77[0]_i_4_n_7 ;
  wire \o_reg_77[0]_i_6_n_7 ;
  wire [31:0]o_reg_77_reg;
  wire \o_reg_77_reg[0]_i_10_n_10 ;
  wire \o_reg_77_reg[0]_i_10_n_7 ;
  wire \o_reg_77_reg[0]_i_10_n_8 ;
  wire \o_reg_77_reg[0]_i_10_n_9 ;
  wire \o_reg_77_reg[0]_i_13_n_10 ;
  wire \o_reg_77_reg[0]_i_13_n_7 ;
  wire \o_reg_77_reg[0]_i_13_n_8 ;
  wire \o_reg_77_reg[0]_i_13_n_9 ;
  wire \o_reg_77_reg[0]_i_14_n_10 ;
  wire \o_reg_77_reg[0]_i_14_n_7 ;
  wire \o_reg_77_reg[0]_i_14_n_8 ;
  wire \o_reg_77_reg[0]_i_14_n_9 ;
  wire \o_reg_77_reg[0]_i_16_n_10 ;
  wire \o_reg_77_reg[0]_i_16_n_7 ;
  wire \o_reg_77_reg[0]_i_16_n_8 ;
  wire \o_reg_77_reg[0]_i_16_n_9 ;
  wire \o_reg_77_reg[0]_i_17_n_10 ;
  wire \o_reg_77_reg[0]_i_17_n_7 ;
  wire \o_reg_77_reg[0]_i_17_n_8 ;
  wire \o_reg_77_reg[0]_i_17_n_9 ;
  wire \o_reg_77_reg[0]_i_2_n_10 ;
  wire \o_reg_77_reg[0]_i_2_n_11 ;
  wire \o_reg_77_reg[0]_i_2_n_12 ;
  wire \o_reg_77_reg[0]_i_2_n_13 ;
  wire \o_reg_77_reg[0]_i_2_n_14 ;
  wire \o_reg_77_reg[0]_i_2_n_7 ;
  wire \o_reg_77_reg[0]_i_2_n_8 ;
  wire \o_reg_77_reg[0]_i_2_n_9 ;
  wire \o_reg_77_reg[0]_i_7_n_10 ;
  wire \o_reg_77_reg[0]_i_7_n_7 ;
  wire \o_reg_77_reg[0]_i_7_n_8 ;
  wire \o_reg_77_reg[0]_i_7_n_9 ;
  wire \o_reg_77_reg[0]_i_8_n_10 ;
  wire \o_reg_77_reg[0]_i_8_n_7 ;
  wire \o_reg_77_reg[0]_i_8_n_8 ;
  wire \o_reg_77_reg[0]_i_8_n_9 ;
  wire \o_reg_77_reg[0]_i_9_n_10 ;
  wire \o_reg_77_reg[0]_i_9_n_9 ;
  wire \o_reg_77_reg[12]_i_1_n_10 ;
  wire \o_reg_77_reg[12]_i_1_n_11 ;
  wire \o_reg_77_reg[12]_i_1_n_12 ;
  wire \o_reg_77_reg[12]_i_1_n_13 ;
  wire \o_reg_77_reg[12]_i_1_n_14 ;
  wire \o_reg_77_reg[12]_i_1_n_7 ;
  wire \o_reg_77_reg[12]_i_1_n_8 ;
  wire \o_reg_77_reg[12]_i_1_n_9 ;
  wire \o_reg_77_reg[16]_i_1_n_10 ;
  wire \o_reg_77_reg[16]_i_1_n_11 ;
  wire \o_reg_77_reg[16]_i_1_n_12 ;
  wire \o_reg_77_reg[16]_i_1_n_13 ;
  wire \o_reg_77_reg[16]_i_1_n_14 ;
  wire \o_reg_77_reg[16]_i_1_n_7 ;
  wire \o_reg_77_reg[16]_i_1_n_8 ;
  wire \o_reg_77_reg[16]_i_1_n_9 ;
  wire \o_reg_77_reg[20]_i_1_n_10 ;
  wire \o_reg_77_reg[20]_i_1_n_11 ;
  wire \o_reg_77_reg[20]_i_1_n_12 ;
  wire \o_reg_77_reg[20]_i_1_n_13 ;
  wire \o_reg_77_reg[20]_i_1_n_14 ;
  wire \o_reg_77_reg[20]_i_1_n_7 ;
  wire \o_reg_77_reg[20]_i_1_n_8 ;
  wire \o_reg_77_reg[20]_i_1_n_9 ;
  wire \o_reg_77_reg[24]_i_1_n_10 ;
  wire \o_reg_77_reg[24]_i_1_n_11 ;
  wire \o_reg_77_reg[24]_i_1_n_12 ;
  wire \o_reg_77_reg[24]_i_1_n_13 ;
  wire \o_reg_77_reg[24]_i_1_n_14 ;
  wire \o_reg_77_reg[24]_i_1_n_7 ;
  wire \o_reg_77_reg[24]_i_1_n_8 ;
  wire \o_reg_77_reg[24]_i_1_n_9 ;
  wire \o_reg_77_reg[28]_i_1_n_10 ;
  wire \o_reg_77_reg[28]_i_1_n_11 ;
  wire \o_reg_77_reg[28]_i_1_n_12 ;
  wire \o_reg_77_reg[28]_i_1_n_13 ;
  wire \o_reg_77_reg[28]_i_1_n_14 ;
  wire \o_reg_77_reg[28]_i_1_n_8 ;
  wire \o_reg_77_reg[28]_i_1_n_9 ;
  wire \o_reg_77_reg[4]_i_1_n_10 ;
  wire \o_reg_77_reg[4]_i_1_n_11 ;
  wire \o_reg_77_reg[4]_i_1_n_12 ;
  wire \o_reg_77_reg[4]_i_1_n_13 ;
  wire \o_reg_77_reg[4]_i_1_n_14 ;
  wire \o_reg_77_reg[4]_i_1_n_7 ;
  wire \o_reg_77_reg[4]_i_1_n_8 ;
  wire \o_reg_77_reg[4]_i_1_n_9 ;
  wire \o_reg_77_reg[8]_i_1_n_10 ;
  wire \o_reg_77_reg[8]_i_1_n_11 ;
  wire \o_reg_77_reg[8]_i_1_n_12 ;
  wire \o_reg_77_reg[8]_i_1_n_13 ;
  wire \o_reg_77_reg[8]_i_1_n_14 ;
  wire \o_reg_77_reg[8]_i_1_n_7 ;
  wire \o_reg_77_reg[8]_i_1_n_8 ;
  wire \o_reg_77_reg[8]_i_1_n_9 ;
  wire [22:0]p_1_reg_65;
  wire \p_1_reg_65[14]_i_1_n_7 ;
  wire \p_1_reg_65[22]_i_1_n_7 ;
  wire \p_1_reg_65[22]_i_2_n_7 ;
  wire \p_1_reg_65_reg[0]_0 ;
  wire \p_1_reg_65_reg[10]_0 ;
  wire \p_1_reg_65_reg[11]_0 ;
  wire \p_1_reg_65_reg[12]_0 ;
  wire \p_1_reg_65_reg[13]_0 ;
  wire \p_1_reg_65_reg[14]_0 ;
  wire \p_1_reg_65_reg[1]_0 ;
  wire \p_1_reg_65_reg[2]_0 ;
  wire \p_1_reg_65_reg[3]_0 ;
  wire \p_1_reg_65_reg[4]_0 ;
  wire \p_1_reg_65_reg[5]_0 ;
  wire \p_1_reg_65_reg[6]_0 ;
  wire \p_1_reg_65_reg[7]_0 ;
  wire \p_1_reg_65_reg[8]_0 ;
  wire \p_1_reg_65_reg[9]_0 ;
  wire start_for_Conv1DBuffer_new401_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__4_n_7;
  wire t_reg_88;
  wire \t_reg_88[0]_i_5_n_7 ;
  wire [18:0]t_reg_88_reg;
  wire \t_reg_88_reg[0]_i_3_n_10 ;
  wire \t_reg_88_reg[0]_i_3_n_11 ;
  wire \t_reg_88_reg[0]_i_3_n_12 ;
  wire \t_reg_88_reg[0]_i_3_n_13 ;
  wire \t_reg_88_reg[0]_i_3_n_14 ;
  wire \t_reg_88_reg[0]_i_3_n_7 ;
  wire \t_reg_88_reg[0]_i_3_n_8 ;
  wire \t_reg_88_reg[0]_i_3_n_9 ;
  wire \t_reg_88_reg[12]_i_1_n_10 ;
  wire \t_reg_88_reg[12]_i_1_n_11 ;
  wire \t_reg_88_reg[12]_i_1_n_12 ;
  wire \t_reg_88_reg[12]_i_1_n_13 ;
  wire \t_reg_88_reg[12]_i_1_n_14 ;
  wire \t_reg_88_reg[12]_i_1_n_7 ;
  wire \t_reg_88_reg[12]_i_1_n_8 ;
  wire \t_reg_88_reg[12]_i_1_n_9 ;
  wire \t_reg_88_reg[16]_i_1_n_10 ;
  wire \t_reg_88_reg[16]_i_1_n_12 ;
  wire \t_reg_88_reg[16]_i_1_n_13 ;
  wire \t_reg_88_reg[16]_i_1_n_14 ;
  wire \t_reg_88_reg[16]_i_1_n_9 ;
  wire \t_reg_88_reg[4]_i_1_n_10 ;
  wire \t_reg_88_reg[4]_i_1_n_11 ;
  wire \t_reg_88_reg[4]_i_1_n_12 ;
  wire \t_reg_88_reg[4]_i_1_n_13 ;
  wire \t_reg_88_reg[4]_i_1_n_14 ;
  wire \t_reg_88_reg[4]_i_1_n_7 ;
  wire \t_reg_88_reg[4]_i_1_n_8 ;
  wire \t_reg_88_reg[4]_i_1_n_9 ;
  wire \t_reg_88_reg[8]_i_1_n_10 ;
  wire \t_reg_88_reg[8]_i_1_n_11 ;
  wire \t_reg_88_reg[8]_i_1_n_12 ;
  wire \t_reg_88_reg[8]_i_1_n_13 ;
  wire \t_reg_88_reg[8]_i_1_n_14 ;
  wire \t_reg_88_reg[8]_i_1_n_7 ;
  wire \t_reg_88_reg[8]_i_1_n_8 ;
  wire \t_reg_88_reg[8]_i_1_n_9 ;
  wire tmp_reg_1760;
  wire \tmp_reg_176[0]_i_1_n_7 ;
  wire \tmp_reg_176[0]_i_2_n_7 ;
  wire \tmp_reg_176[0]_i_3_n_7 ;
  wire \tmp_reg_176[0]_i_4_n_7 ;
  wire \tmp_reg_176[0]_i_5_n_7 ;
  wire \tmp_reg_176[0]_i_6_n_7 ;
  wire \tmp_reg_176[0]_i_7_n_7 ;
  wire \tmp_reg_176[0]_i_8_n_7 ;
  wire \tmp_reg_176[0]_i_9_n_7 ;
  wire \tmp_reg_176_reg[0]_0 ;
  wire [3:2]\NLW_o_reg_77_reg[0]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_o_reg_77_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_o_reg_77_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_t_reg_88_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_t_reg_88_reg[16]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000A20000000000)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(cnv_31_V_V_full_n),
        .I1(\tmp_reg_176_reg[0]_0 ),
        .I2(cnv_30PRL_V_V_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\exitcond_reg_167_reg_n_7_[0] ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFFF57FF)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new401_U0_full_n),
        .I3(StreamingDataWidthCo_1_U0_ap_start),
        .I4(Q[1]),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hE0EEEEEE)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(ap_NS_fsm18_out),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[1]_i_3__0_n_7 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \ap_CS_fsm[1]_i_2__5 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new401_U0_full_n),
        .I3(StreamingDataWidthCo_1_U0_ap_start),
        .O(ap_NS_fsm18_out));
  LUT6 #(
    .INIT(64'hFBBBFBFB00000000)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(\exitcond_reg_167_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(cnv_31_V_V_full_n),
        .I3(cnv_30PRL_V_V_empty_n),
        .I4(\tmp_reg_176_reg[0]_0 ),
        .I5(exitcond_fu_109_p2),
        .O(\ap_CS_fsm[1]_i_3__0_n_7 ));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[2]_i_1__19 
       (.I0(\ap_CS_fsm[2]_i_2__3_n_7 ),
        .I1(exitcond_fu_109_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h5575757555755575)) 
    \ap_CS_fsm[2]_i_2__3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_167_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(cnv_31_V_V_full_n),
        .I4(cnv_30PRL_V_V_empty_n),
        .I5(\tmp_reg_176_reg[0]_0 ),
        .O(\ap_CS_fsm[2]_i_2__3_n_7 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[2]_i_3__3 
       (.I0(\ap_CS_fsm[2]_i_4__2_n_7 ),
        .I1(\ap_CS_fsm[2]_i_5__1_n_7 ),
        .I2(t_reg_88_reg[4]),
        .I3(t_reg_88_reg[9]),
        .I4(t_reg_88_reg[0]),
        .O(exitcond_fu_109_p2));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[2]_i_4__2 
       (.I0(t_reg_88_reg[1]),
        .I1(t_reg_88_reg[17]),
        .I2(t_reg_88_reg[8]),
        .I3(t_reg_88_reg[10]),
        .I4(\ap_CS_fsm[2]_i_6__0_n_7 ),
        .O(\ap_CS_fsm[2]_i_4__2_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(t_reg_88_reg[7]),
        .I1(t_reg_88_reg[14]),
        .I2(t_reg_88_reg[11]),
        .I3(t_reg_88_reg[18]),
        .I4(\ap_CS_fsm[2]_i_7_n_7 ),
        .O(\ap_CS_fsm[2]_i_5__1_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(t_reg_88_reg[16]),
        .I1(t_reg_88_reg[2]),
        .I2(t_reg_88_reg[5]),
        .I3(t_reg_88_reg[3]),
        .O(\ap_CS_fsm[2]_i_6__0_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(t_reg_88_reg[15]),
        .I1(t_reg_88_reg[12]),
        .I2(t_reg_88_reg[13]),
        .I3(t_reg_88_reg[6]),
        .O(\ap_CS_fsm[2]_i_7_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hBBB00000)) 
    ap_enable_reg_pp0_iter0_i_1__15
       (.I0(\ap_CS_fsm[2]_i_2__3_n_7 ),
        .I1(exitcond_fu_109_p2),
        .I2(ap_NS_fsm18_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__15_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__15_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0C550C0000000000)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_NS_fsm18_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[1]_i_3__0_n_7 ),
        .I3(ap_enable_reg_pp0_iter1_i_2__3_n_7),
        .I4(ap_enable_reg_pp0_iter1_reg_n_7),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_7));
  LUT5 #(
    .INIT(32'hFFFFD0FF)) 
    ap_enable_reg_pp0_iter1_i_2__3
       (.I0(\tmp_reg_176_reg[0]_0 ),
        .I1(cnv_30PRL_V_V_empty_n),
        .I2(cnv_31_V_V_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\exitcond_reg_167_reg_n_7_[0] ),
        .O(ap_enable_reg_pp0_iter1_i_2__3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_reg_167[0]_i_1 
       (.I0(\exitcond_reg_167_reg_n_7_[0] ),
        .I1(\ap_CS_fsm[2]_i_2__3_n_7 ),
        .I2(exitcond_fu_109_p2),
        .O(\exitcond_reg_167[0]_i_1_n_7 ));
  FDRE \exitcond_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_167[0]_i_1_n_7 ),
        .Q(\exitcond_reg_167_reg_n_7_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    internal_empty_n_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_167_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(cnv_31_V_V_full_n),
        .I4(cnv_30PRL_V_V_empty_n),
        .I5(\tmp_reg_176_reg[0]_0 ),
        .O(StreamingDataWidthCo_1_U0_in_V_V_read));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    internal_full_n_i_2__4
       (.I0(cnv_30PRL_V_V_empty_n),
        .I1(\tmp_reg_176_reg[0]_0 ),
        .I2(StreamingDataWidthCo_1_U0_out_V_V_write),
        .I3(internal_full_n_reg),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    internal_full_n_i_3__0
       (.I0(StreamingDataWidthCo_1_U0_out_V_V_write),
        .I1(\tmp_reg_176_reg[0]_0 ),
        .I2(cnv_30PRL_V_V_empty_n),
        .I3(internal_full_n_reg),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hDFFFDFDFFFFFFFFF)) 
    \mOutPtr[0]_i_2__3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_167_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(cnv_30PRL_V_V_empty_n),
        .I4(\tmp_reg_176_reg[0]_0 ),
        .I5(cnv_31_V_V_full_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \o_reg_77[0]_i_11 
       (.I0(o_1_fu_127_p2[23]),
        .I1(o_1_fu_127_p2[17]),
        .I2(o_1_fu_127_p2[15]),
        .I3(o_1_fu_127_p2[27]),
        .I4(\o_reg_77[0]_i_18_n_7 ),
        .O(\o_reg_77[0]_i_11_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o_reg_77[0]_i_12 
       (.I0(o_1_fu_127_p2[28]),
        .I1(o_1_fu_127_p2[8]),
        .I2(o_1_fu_127_p2[18]),
        .I3(o_1_fu_127_p2[20]),
        .O(\o_reg_77[0]_i_12_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \o_reg_77[0]_i_15 
       (.I0(o_1_fu_127_p2[9]),
        .I1(o_1_fu_127_p2[26]),
        .I2(o_1_fu_127_p2[25]),
        .I3(o_1_fu_127_p2[29]),
        .I4(\o_reg_77[0]_i_19_n_7 ),
        .O(\o_reg_77[0]_i_15_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o_reg_77[0]_i_18 
       (.I0(o_1_fu_127_p2[16]),
        .I1(o_1_fu_127_p2[22]),
        .I2(o_1_fu_127_p2[21]),
        .I3(o_1_fu_127_p2[5]),
        .O(\o_reg_77[0]_i_18_n_7 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \o_reg_77[0]_i_19 
       (.I0(o_1_fu_127_p2[7]),
        .I1(o_1_fu_127_p2[1]),
        .I2(o_reg_77_reg[0]),
        .I3(o_1_fu_127_p2[13]),
        .O(\o_reg_77[0]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'h77F70080)) 
    \o_reg_77[0]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_reg_1760),
        .I2(\o_reg_77[0]_i_3_n_7 ),
        .I3(\o_reg_77[0]_i_4_n_7 ),
        .I4(ap_NS_fsm18_out),
        .O(\o_reg_77[0]_i_1__1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \o_reg_77[0]_i_3 
       (.I0(\o_reg_77[0]_i_6_n_7 ),
        .I1(o_1_fu_127_p2[6]),
        .I2(o_1_fu_127_p2[2]),
        .I3(o_1_fu_127_p2[30]),
        .I4(o_1_fu_127_p2[11]),
        .I5(\o_reg_77[0]_i_11_n_7 ),
        .O(\o_reg_77[0]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \o_reg_77[0]_i_4 
       (.I0(\o_reg_77[0]_i_12_n_7 ),
        .I1(o_1_fu_127_p2[24]),
        .I2(o_1_fu_127_p2[12]),
        .I3(o_1_fu_127_p2[4]),
        .I4(o_1_fu_127_p2[14]),
        .I5(\o_reg_77[0]_i_15_n_7 ),
        .O(\o_reg_77[0]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \o_reg_77[0]_i_5 
       (.I0(o_reg_77_reg[0]),
        .O(o_1_fu_127_p2[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o_reg_77[0]_i_6 
       (.I0(o_1_fu_127_p2[31]),
        .I1(o_1_fu_127_p2[10]),
        .I2(o_1_fu_127_p2[19]),
        .I3(o_1_fu_127_p2[3]),
        .O(\o_reg_77[0]_i_6_n_7 ));
  FDRE \o_reg_77_reg[0] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2_n_14 ),
        .Q(o_reg_77_reg[0]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  CARRY4 \o_reg_77_reg[0]_i_10 
       (.CI(\o_reg_77_reg[0]_i_7_n_7 ),
        .CO({\o_reg_77_reg[0]_i_10_n_7 ,\o_reg_77_reg[0]_i_10_n_8 ,\o_reg_77_reg[0]_i_10_n_9 ,\o_reg_77_reg[0]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[12:9]),
        .S(o_reg_77_reg[12:9]));
  CARRY4 \o_reg_77_reg[0]_i_13 
       (.CI(\o_reg_77_reg[0]_i_16_n_7 ),
        .CO({\o_reg_77_reg[0]_i_13_n_7 ,\o_reg_77_reg[0]_i_13_n_8 ,\o_reg_77_reg[0]_i_13_n_9 ,\o_reg_77_reg[0]_i_13_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[24:21]),
        .S(o_reg_77_reg[24:21]));
  CARRY4 \o_reg_77_reg[0]_i_14 
       (.CI(\o_reg_77_reg[0]_i_10_n_7 ),
        .CO({\o_reg_77_reg[0]_i_14_n_7 ,\o_reg_77_reg[0]_i_14_n_8 ,\o_reg_77_reg[0]_i_14_n_9 ,\o_reg_77_reg[0]_i_14_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[16:13]),
        .S(o_reg_77_reg[16:13]));
  CARRY4 \o_reg_77_reg[0]_i_16 
       (.CI(\o_reg_77_reg[0]_i_14_n_7 ),
        .CO({\o_reg_77_reg[0]_i_16_n_7 ,\o_reg_77_reg[0]_i_16_n_8 ,\o_reg_77_reg[0]_i_16_n_9 ,\o_reg_77_reg[0]_i_16_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[20:17]),
        .S(o_reg_77_reg[20:17]));
  CARRY4 \o_reg_77_reg[0]_i_17 
       (.CI(\o_reg_77_reg[0]_i_13_n_7 ),
        .CO({\o_reg_77_reg[0]_i_17_n_7 ,\o_reg_77_reg[0]_i_17_n_8 ,\o_reg_77_reg[0]_i_17_n_9 ,\o_reg_77_reg[0]_i_17_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[28:25]),
        .S(o_reg_77_reg[28:25]));
  CARRY4 \o_reg_77_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_reg_77_reg[0]_i_2_n_7 ,\o_reg_77_reg[0]_i_2_n_8 ,\o_reg_77_reg[0]_i_2_n_9 ,\o_reg_77_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\o_reg_77_reg[0]_i_2_n_11 ,\o_reg_77_reg[0]_i_2_n_12 ,\o_reg_77_reg[0]_i_2_n_13 ,\o_reg_77_reg[0]_i_2_n_14 }),
        .S({o_reg_77_reg[3:1],o_1_fu_127_p2[0]}));
  CARRY4 \o_reg_77_reg[0]_i_7 
       (.CI(\o_reg_77_reg[0]_i_8_n_7 ),
        .CO({\o_reg_77_reg[0]_i_7_n_7 ,\o_reg_77_reg[0]_i_7_n_8 ,\o_reg_77_reg[0]_i_7_n_9 ,\o_reg_77_reg[0]_i_7_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[8:5]),
        .S(o_reg_77_reg[8:5]));
  CARRY4 \o_reg_77_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\o_reg_77_reg[0]_i_8_n_7 ,\o_reg_77_reg[0]_i_8_n_8 ,\o_reg_77_reg[0]_i_8_n_9 ,\o_reg_77_reg[0]_i_8_n_10 }),
        .CYINIT(o_reg_77_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[4:1]),
        .S(o_reg_77_reg[4:1]));
  CARRY4 \o_reg_77_reg[0]_i_9 
       (.CI(\o_reg_77_reg[0]_i_17_n_7 ),
        .CO({\NLW_o_reg_77_reg[0]_i_9_CO_UNCONNECTED [3:2],\o_reg_77_reg[0]_i_9_n_9 ,\o_reg_77_reg[0]_i_9_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_reg_77_reg[0]_i_9_O_UNCONNECTED [3],o_1_fu_127_p2[31:29]}),
        .S({1'b0,o_reg_77_reg[31:29]}));
  FDRE \o_reg_77_reg[10] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1_n_12 ),
        .Q(o_reg_77_reg[10]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[11] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1_n_11 ),
        .Q(o_reg_77_reg[11]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[12] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1_n_14 ),
        .Q(o_reg_77_reg[12]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  CARRY4 \o_reg_77_reg[12]_i_1 
       (.CI(\o_reg_77_reg[8]_i_1_n_7 ),
        .CO({\o_reg_77_reg[12]_i_1_n_7 ,\o_reg_77_reg[12]_i_1_n_8 ,\o_reg_77_reg[12]_i_1_n_9 ,\o_reg_77_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[12]_i_1_n_11 ,\o_reg_77_reg[12]_i_1_n_12 ,\o_reg_77_reg[12]_i_1_n_13 ,\o_reg_77_reg[12]_i_1_n_14 }),
        .S(o_reg_77_reg[15:12]));
  FDRE \o_reg_77_reg[13] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1_n_13 ),
        .Q(o_reg_77_reg[13]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[14] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1_n_12 ),
        .Q(o_reg_77_reg[14]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[15] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1_n_11 ),
        .Q(o_reg_77_reg[15]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[16] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1_n_14 ),
        .Q(o_reg_77_reg[16]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  CARRY4 \o_reg_77_reg[16]_i_1 
       (.CI(\o_reg_77_reg[12]_i_1_n_7 ),
        .CO({\o_reg_77_reg[16]_i_1_n_7 ,\o_reg_77_reg[16]_i_1_n_8 ,\o_reg_77_reg[16]_i_1_n_9 ,\o_reg_77_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[16]_i_1_n_11 ,\o_reg_77_reg[16]_i_1_n_12 ,\o_reg_77_reg[16]_i_1_n_13 ,\o_reg_77_reg[16]_i_1_n_14 }),
        .S(o_reg_77_reg[19:16]));
  FDRE \o_reg_77_reg[17] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1_n_13 ),
        .Q(o_reg_77_reg[17]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[18] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1_n_12 ),
        .Q(o_reg_77_reg[18]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[19] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1_n_11 ),
        .Q(o_reg_77_reg[19]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[1] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2_n_13 ),
        .Q(o_reg_77_reg[1]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[20] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1_n_14 ),
        .Q(o_reg_77_reg[20]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  CARRY4 \o_reg_77_reg[20]_i_1 
       (.CI(\o_reg_77_reg[16]_i_1_n_7 ),
        .CO({\o_reg_77_reg[20]_i_1_n_7 ,\o_reg_77_reg[20]_i_1_n_8 ,\o_reg_77_reg[20]_i_1_n_9 ,\o_reg_77_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[20]_i_1_n_11 ,\o_reg_77_reg[20]_i_1_n_12 ,\o_reg_77_reg[20]_i_1_n_13 ,\o_reg_77_reg[20]_i_1_n_14 }),
        .S(o_reg_77_reg[23:20]));
  FDRE \o_reg_77_reg[21] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1_n_13 ),
        .Q(o_reg_77_reg[21]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[22] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1_n_12 ),
        .Q(o_reg_77_reg[22]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[23] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1_n_11 ),
        .Q(o_reg_77_reg[23]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[24] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1_n_14 ),
        .Q(o_reg_77_reg[24]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  CARRY4 \o_reg_77_reg[24]_i_1 
       (.CI(\o_reg_77_reg[20]_i_1_n_7 ),
        .CO({\o_reg_77_reg[24]_i_1_n_7 ,\o_reg_77_reg[24]_i_1_n_8 ,\o_reg_77_reg[24]_i_1_n_9 ,\o_reg_77_reg[24]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[24]_i_1_n_11 ,\o_reg_77_reg[24]_i_1_n_12 ,\o_reg_77_reg[24]_i_1_n_13 ,\o_reg_77_reg[24]_i_1_n_14 }),
        .S(o_reg_77_reg[27:24]));
  FDRE \o_reg_77_reg[25] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1_n_13 ),
        .Q(o_reg_77_reg[25]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[26] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1_n_12 ),
        .Q(o_reg_77_reg[26]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[27] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1_n_11 ),
        .Q(o_reg_77_reg[27]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[28] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1_n_14 ),
        .Q(o_reg_77_reg[28]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  CARRY4 \o_reg_77_reg[28]_i_1 
       (.CI(\o_reg_77_reg[24]_i_1_n_7 ),
        .CO({\NLW_o_reg_77_reg[28]_i_1_CO_UNCONNECTED [3],\o_reg_77_reg[28]_i_1_n_8 ,\o_reg_77_reg[28]_i_1_n_9 ,\o_reg_77_reg[28]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[28]_i_1_n_11 ,\o_reg_77_reg[28]_i_1_n_12 ,\o_reg_77_reg[28]_i_1_n_13 ,\o_reg_77_reg[28]_i_1_n_14 }),
        .S(o_reg_77_reg[31:28]));
  FDRE \o_reg_77_reg[29] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1_n_13 ),
        .Q(o_reg_77_reg[29]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[2] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2_n_12 ),
        .Q(o_reg_77_reg[2]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[30] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1_n_12 ),
        .Q(o_reg_77_reg[30]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[31] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1_n_11 ),
        .Q(o_reg_77_reg[31]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[3] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2_n_11 ),
        .Q(o_reg_77_reg[3]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[4] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1_n_14 ),
        .Q(o_reg_77_reg[4]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  CARRY4 \o_reg_77_reg[4]_i_1 
       (.CI(\o_reg_77_reg[0]_i_2_n_7 ),
        .CO({\o_reg_77_reg[4]_i_1_n_7 ,\o_reg_77_reg[4]_i_1_n_8 ,\o_reg_77_reg[4]_i_1_n_9 ,\o_reg_77_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[4]_i_1_n_11 ,\o_reg_77_reg[4]_i_1_n_12 ,\o_reg_77_reg[4]_i_1_n_13 ,\o_reg_77_reg[4]_i_1_n_14 }),
        .S(o_reg_77_reg[7:4]));
  FDRE \o_reg_77_reg[5] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1_n_13 ),
        .Q(o_reg_77_reg[5]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[6] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1_n_12 ),
        .Q(o_reg_77_reg[6]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[7] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1_n_11 ),
        .Q(o_reg_77_reg[7]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  FDRE \o_reg_77_reg[8] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1_n_14 ),
        .Q(o_reg_77_reg[8]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  CARRY4 \o_reg_77_reg[8]_i_1 
       (.CI(\o_reg_77_reg[4]_i_1_n_7 ),
        .CO({\o_reg_77_reg[8]_i_1_n_7 ,\o_reg_77_reg[8]_i_1_n_8 ,\o_reg_77_reg[8]_i_1_n_9 ,\o_reg_77_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[8]_i_1_n_11 ,\o_reg_77_reg[8]_i_1_n_12 ,\o_reg_77_reg[8]_i_1_n_13 ,\o_reg_77_reg[8]_i_1_n_14 }),
        .S(o_reg_77_reg[11:8]));
  FDRE \o_reg_77_reg[9] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1_n_13 ),
        .Q(o_reg_77_reg[9]),
        .R(\o_reg_77[0]_i_1__1_n_7 ));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \p_1_reg_65[14]_i_1 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new401_U0_full_n),
        .I3(StreamingDataWidthCo_1_U0_ap_start),
        .I4(StreamingDataWidthCo_1_U0_out_V_V_write),
        .O(\p_1_reg_65[14]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000A800FFFFA800)) 
    \p_1_reg_65[22]_i_1 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new401_U0_full_n),
        .I3(StreamingDataWidthCo_1_U0_ap_start),
        .I4(StreamingDataWidthCo_1_U0_out_V_V_write),
        .I5(\tmp_reg_176_reg[0]_0 ),
        .O(\p_1_reg_65[22]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFA800)) 
    \p_1_reg_65[22]_i_2 
       (.I0(StreamingDataWidthCo_1_U0_ap_start),
        .I1(start_for_Conv1DBuffer_new401_U0_full_n),
        .I2(start_once_reg),
        .I3(Q[0]),
        .I4(StreamingDataWidthCo_1_U0_out_V_V_write),
        .O(\p_1_reg_65[22]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h0000D00000000000)) 
    \p_1_reg_65[22]_i_4 
       (.I0(\tmp_reg_176_reg[0]_0 ),
        .I1(cnv_30PRL_V_V_empty_n),
        .I2(cnv_31_V_V_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\exitcond_reg_167_reg_n_7_[0] ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(StreamingDataWidthCo_1_U0_out_V_V_write));
  FDRE \p_1_reg_65_reg[0] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(\p_1_reg_65_reg[0]_0 ),
        .Q(p_1_reg_65[0]),
        .R(\p_1_reg_65[14]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[10] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(\p_1_reg_65_reg[10]_0 ),
        .Q(p_1_reg_65[10]),
        .R(\p_1_reg_65[14]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[11] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(\p_1_reg_65_reg[11]_0 ),
        .Q(p_1_reg_65[11]),
        .R(\p_1_reg_65[14]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[12] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(\p_1_reg_65_reg[12]_0 ),
        .Q(p_1_reg_65[12]),
        .R(\p_1_reg_65[14]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[13] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(\p_1_reg_65_reg[13]_0 ),
        .Q(p_1_reg_65[13]),
        .R(\p_1_reg_65[14]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[14] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(\p_1_reg_65_reg[14]_0 ),
        .Q(p_1_reg_65[14]),
        .R(\p_1_reg_65[14]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[15] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(cnv_30PRL_V_V_dout[0]),
        .Q(p_1_reg_65[15]),
        .R(\p_1_reg_65[22]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[16] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(cnv_30PRL_V_V_dout[1]),
        .Q(p_1_reg_65[16]),
        .R(\p_1_reg_65[22]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[17] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(cnv_30PRL_V_V_dout[2]),
        .Q(p_1_reg_65[17]),
        .R(\p_1_reg_65[22]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[18] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(cnv_30PRL_V_V_dout[3]),
        .Q(p_1_reg_65[18]),
        .R(\p_1_reg_65[22]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[19] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(cnv_30PRL_V_V_dout[4]),
        .Q(p_1_reg_65[19]),
        .R(\p_1_reg_65[22]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[1] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(\p_1_reg_65_reg[1]_0 ),
        .Q(p_1_reg_65[1]),
        .R(\p_1_reg_65[14]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[20] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(cnv_30PRL_V_V_dout[5]),
        .Q(p_1_reg_65[20]),
        .R(\p_1_reg_65[22]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[21] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(cnv_30PRL_V_V_dout[6]),
        .Q(p_1_reg_65[21]),
        .R(\p_1_reg_65[22]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[22] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(cnv_30PRL_V_V_dout[7]),
        .Q(p_1_reg_65[22]),
        .R(\p_1_reg_65[22]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[2] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(\p_1_reg_65_reg[2]_0 ),
        .Q(p_1_reg_65[2]),
        .R(\p_1_reg_65[14]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[3] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(\p_1_reg_65_reg[3]_0 ),
        .Q(p_1_reg_65[3]),
        .R(\p_1_reg_65[14]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[4] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(\p_1_reg_65_reg[4]_0 ),
        .Q(p_1_reg_65[4]),
        .R(\p_1_reg_65[14]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[5] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(\p_1_reg_65_reg[5]_0 ),
        .Q(p_1_reg_65[5]),
        .R(\p_1_reg_65[14]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[6] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(\p_1_reg_65_reg[6]_0 ),
        .Q(p_1_reg_65[6]),
        .R(\p_1_reg_65[14]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[7] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(\p_1_reg_65_reg[7]_0 ),
        .Q(p_1_reg_65[7]),
        .R(\p_1_reg_65[14]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[8] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(\p_1_reg_65_reg[8]_0 ),
        .Q(p_1_reg_65[8]),
        .R(\p_1_reg_65[14]_i_1_n_7 ));
  FDRE \p_1_reg_65_reg[9] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2_n_7 ),
        .D(\p_1_reg_65_reg[9]_0 ),
        .Q(p_1_reg_65[9]),
        .R(\p_1_reg_65[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__4
       (.I0(Q[1]),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new401_U0_full_n),
        .I3(StreamingDataWidthCo_1_U0_ap_start),
        .O(start_once_reg_i_1__4_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__4_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7070700000000000)) 
    \t_reg_88[0]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_reg_1760),
        .I2(StreamingDataWidthCo_1_U0_ap_start),
        .I3(start_for_Conv1DBuffer_new401_U0_full_n),
        .I4(start_once_reg),
        .I5(Q[0]),
        .O(t_reg_88));
  LUT2 #(
    .INIT(4'h8)) 
    \t_reg_88[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_reg_1760),
        .O(o_reg_770));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \t_reg_88[0]_i_4 
       (.I0(\ap_CS_fsm[2]_i_2__3_n_7 ),
        .I1(exitcond_fu_109_p2),
        .O(tmp_reg_1760));
  LUT1 #(
    .INIT(2'h1)) 
    \t_reg_88[0]_i_5 
       (.I0(t_reg_88_reg[0]),
        .O(\t_reg_88[0]_i_5_n_7 ));
  FDRE \t_reg_88_reg[0] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3_n_14 ),
        .Q(t_reg_88_reg[0]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_reg_88_reg[0]_i_3_n_7 ,\t_reg_88_reg[0]_i_3_n_8 ,\t_reg_88_reg[0]_i_3_n_9 ,\t_reg_88_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_reg_88_reg[0]_i_3_n_11 ,\t_reg_88_reg[0]_i_3_n_12 ,\t_reg_88_reg[0]_i_3_n_13 ,\t_reg_88_reg[0]_i_3_n_14 }),
        .S({t_reg_88_reg[3:1],\t_reg_88[0]_i_5_n_7 }));
  FDRE \t_reg_88_reg[10] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1_n_12 ),
        .Q(t_reg_88_reg[10]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[11] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1_n_11 ),
        .Q(t_reg_88_reg[11]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[12] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[12]_i_1_n_14 ),
        .Q(t_reg_88_reg[12]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[12]_i_1 
       (.CI(\t_reg_88_reg[8]_i_1_n_7 ),
        .CO({\t_reg_88_reg[12]_i_1_n_7 ,\t_reg_88_reg[12]_i_1_n_8 ,\t_reg_88_reg[12]_i_1_n_9 ,\t_reg_88_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_88_reg[12]_i_1_n_11 ,\t_reg_88_reg[12]_i_1_n_12 ,\t_reg_88_reg[12]_i_1_n_13 ,\t_reg_88_reg[12]_i_1_n_14 }),
        .S(t_reg_88_reg[15:12]));
  FDRE \t_reg_88_reg[13] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[12]_i_1_n_13 ),
        .Q(t_reg_88_reg[13]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[14] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[12]_i_1_n_12 ),
        .Q(t_reg_88_reg[14]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[15] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[12]_i_1_n_11 ),
        .Q(t_reg_88_reg[15]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[16] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[16]_i_1_n_14 ),
        .Q(t_reg_88_reg[16]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[16]_i_1 
       (.CI(\t_reg_88_reg[12]_i_1_n_7 ),
        .CO({\NLW_t_reg_88_reg[16]_i_1_CO_UNCONNECTED [3:2],\t_reg_88_reg[16]_i_1_n_9 ,\t_reg_88_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_t_reg_88_reg[16]_i_1_O_UNCONNECTED [3],\t_reg_88_reg[16]_i_1_n_12 ,\t_reg_88_reg[16]_i_1_n_13 ,\t_reg_88_reg[16]_i_1_n_14 }),
        .S({1'b0,t_reg_88_reg[18:16]}));
  FDRE \t_reg_88_reg[17] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[16]_i_1_n_13 ),
        .Q(t_reg_88_reg[17]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[18] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[16]_i_1_n_12 ),
        .Q(t_reg_88_reg[18]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[1] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3_n_13 ),
        .Q(t_reg_88_reg[1]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[2] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3_n_12 ),
        .Q(t_reg_88_reg[2]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[3] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3_n_11 ),
        .Q(t_reg_88_reg[3]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[4] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1_n_14 ),
        .Q(t_reg_88_reg[4]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[4]_i_1 
       (.CI(\t_reg_88_reg[0]_i_3_n_7 ),
        .CO({\t_reg_88_reg[4]_i_1_n_7 ,\t_reg_88_reg[4]_i_1_n_8 ,\t_reg_88_reg[4]_i_1_n_9 ,\t_reg_88_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_88_reg[4]_i_1_n_11 ,\t_reg_88_reg[4]_i_1_n_12 ,\t_reg_88_reg[4]_i_1_n_13 ,\t_reg_88_reg[4]_i_1_n_14 }),
        .S(t_reg_88_reg[7:4]));
  FDRE \t_reg_88_reg[5] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1_n_13 ),
        .Q(t_reg_88_reg[5]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[6] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1_n_12 ),
        .Q(t_reg_88_reg[6]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[7] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1_n_11 ),
        .Q(t_reg_88_reg[7]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[8] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1_n_14 ),
        .Q(t_reg_88_reg[8]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[8]_i_1 
       (.CI(\t_reg_88_reg[4]_i_1_n_7 ),
        .CO({\t_reg_88_reg[8]_i_1_n_7 ,\t_reg_88_reg[8]_i_1_n_8 ,\t_reg_88_reg[8]_i_1_n_9 ,\t_reg_88_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_88_reg[8]_i_1_n_11 ,\t_reg_88_reg[8]_i_1_n_12 ,\t_reg_88_reg[8]_i_1_n_13 ,\t_reg_88_reg[8]_i_1_n_14 }),
        .S(t_reg_88_reg[11:8]));
  FDRE \t_reg_88_reg[9] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1_n_13 ),
        .Q(t_reg_88_reg[9]),
        .R(t_reg_88));
  LUT4 #(
    .INIT(16'h03AA)) 
    \tmp_reg_176[0]_i_1 
       (.I0(\tmp_reg_176_reg[0]_0 ),
        .I1(\tmp_reg_176[0]_i_2_n_7 ),
        .I2(\tmp_reg_176[0]_i_3_n_7 ),
        .I3(tmp_reg_1760),
        .O(\tmp_reg_176[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_reg_176[0]_i_2 
       (.I0(\tmp_reg_176[0]_i_4_n_7 ),
        .I1(o_reg_77_reg[19]),
        .I2(o_reg_77_reg[16]),
        .I3(o_reg_77_reg[21]),
        .I4(o_reg_77_reg[0]),
        .I5(\tmp_reg_176[0]_i_5_n_7 ),
        .O(\tmp_reg_176[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_reg_176[0]_i_3 
       (.I0(\tmp_reg_176[0]_i_6_n_7 ),
        .I1(o_reg_77_reg[23]),
        .I2(o_reg_77_reg[3]),
        .I3(o_reg_77_reg[27]),
        .I4(o_reg_77_reg[17]),
        .I5(\tmp_reg_176[0]_i_7_n_7 ),
        .O(\tmp_reg_176[0]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_4 
       (.I0(o_reg_77_reg[15]),
        .I1(o_reg_77_reg[10]),
        .I2(o_reg_77_reg[31]),
        .I3(o_reg_77_reg[9]),
        .O(\tmp_reg_176[0]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_reg_176[0]_i_5 
       (.I0(o_reg_77_reg[7]),
        .I1(o_reg_77_reg[11]),
        .I2(o_reg_77_reg[13]),
        .I3(o_reg_77_reg[18]),
        .I4(\tmp_reg_176[0]_i_8_n_7 ),
        .O(\tmp_reg_176[0]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_6 
       (.I0(o_reg_77_reg[14]),
        .I1(o_reg_77_reg[8]),
        .I2(o_reg_77_reg[29]),
        .I3(o_reg_77_reg[4]),
        .O(\tmp_reg_176[0]_i_6_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_reg_176[0]_i_7 
       (.I0(o_reg_77_reg[22]),
        .I1(o_reg_77_reg[30]),
        .I2(o_reg_77_reg[1]),
        .I3(o_reg_77_reg[25]),
        .I4(\tmp_reg_176[0]_i_9_n_7 ),
        .O(\tmp_reg_176[0]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_8 
       (.I0(o_reg_77_reg[24]),
        .I1(o_reg_77_reg[12]),
        .I2(o_reg_77_reg[20]),
        .I3(o_reg_77_reg[6]),
        .O(\tmp_reg_176[0]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_9 
       (.I0(o_reg_77_reg[28]),
        .I1(o_reg_77_reg[5]),
        .I2(o_reg_77_reg[26]),
        .I3(o_reg_77_reg[2]),
        .O(\tmp_reg_176[0]_i_9_n_7 ));
  FDRE \tmp_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_176[0]_i_1_n_7 ),
        .Q(\tmp_reg_176_reg[0]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthCo_2
   (start_once_reg,
    \tmp_reg_176_reg[0]_0 ,
    Q,
    StreamingDataWidthCo_2_U0_out_V_V_write,
    StreamingDataWidthCo_2_U0_in_V_V_read,
    mOutPtr110_out,
    E,
    \ap_CS_fsm_reg[1]_0 ,
    internal_empty_n_reg,
    p_1_reg_65,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    start_for_StreamingMaxPool_Pre_U0_full_n,
    StreamingDataWidthCo_2_U0_ap_start,
    cnv_39_V_V_full_n,
    cnv_38PRL_V_V_empty_n,
    internal_full_n_reg,
    cnv_38PRL_V_V_dout,
    \p_1_reg_65_reg[14]_0 ,
    \p_1_reg_65_reg[13]_0 ,
    \p_1_reg_65_reg[12]_0 ,
    \p_1_reg_65_reg[11]_0 ,
    \p_1_reg_65_reg[10]_0 ,
    \p_1_reg_65_reg[9]_0 ,
    \p_1_reg_65_reg[8]_0 ,
    \p_1_reg_65_reg[7]_0 ,
    \p_1_reg_65_reg[6]_0 ,
    \p_1_reg_65_reg[5]_0 ,
    \p_1_reg_65_reg[4]_0 ,
    \p_1_reg_65_reg[3]_0 ,
    \p_1_reg_65_reg[2]_0 ,
    \p_1_reg_65_reg[1]_0 ,
    \p_1_reg_65_reg[0]_0 );
  output start_once_reg;
  output \tmp_reg_176_reg[0]_0 ;
  output [1:0]Q;
  output StreamingDataWidthCo_2_U0_out_V_V_write;
  output StreamingDataWidthCo_2_U0_in_V_V_read;
  output mOutPtr110_out;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_0 ;
  output internal_empty_n_reg;
  output [22:0]p_1_reg_65;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input start_for_StreamingMaxPool_Pre_U0_full_n;
  input StreamingDataWidthCo_2_U0_ap_start;
  input cnv_39_V_V_full_n;
  input cnv_38PRL_V_V_empty_n;
  input internal_full_n_reg;
  input [7:0]cnv_38PRL_V_V_dout;
  input \p_1_reg_65_reg[14]_0 ;
  input \p_1_reg_65_reg[13]_0 ;
  input \p_1_reg_65_reg[12]_0 ;
  input \p_1_reg_65_reg[11]_0 ;
  input \p_1_reg_65_reg[10]_0 ;
  input \p_1_reg_65_reg[9]_0 ;
  input \p_1_reg_65_reg[8]_0 ;
  input \p_1_reg_65_reg[7]_0 ;
  input \p_1_reg_65_reg[6]_0 ;
  input \p_1_reg_65_reg[5]_0 ;
  input \p_1_reg_65_reg[4]_0 ;
  input \p_1_reg_65_reg[3]_0 ;
  input \p_1_reg_65_reg[2]_0 ;
  input \p_1_reg_65_reg[1]_0 ;
  input \p_1_reg_65_reg[0]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire StreamingDataWidthCo_2_U0_ap_start;
  wire StreamingDataWidthCo_2_U0_in_V_V_read;
  wire StreamingDataWidthCo_2_U0_out_V_V_write;
  wire \ap_CS_fsm[1]_i_3__4_n_7 ;
  wire \ap_CS_fsm[2]_i_2__9_n_7 ;
  wire \ap_CS_fsm[2]_i_4__6_n_7 ;
  wire \ap_CS_fsm[2]_i_5__5_n_7 ;
  wire \ap_CS_fsm[2]_i_6__4_n_7 ;
  wire \ap_CS_fsm[2]_i_7__1_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__19_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__13_n_7;
  wire ap_enable_reg_pp0_iter1_i_2__9_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]cnv_38PRL_V_V_dout;
  wire cnv_38PRL_V_V_empty_n;
  wire cnv_39_V_V_full_n;
  wire exitcond_fu_109_p2;
  wire \exitcond_reg_167[0]_i_1__1_n_7 ;
  wire \exitcond_reg_167_reg_n_7_[0] ;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire [31:0]o_1_fu_127_p2;
  wire o_reg_770;
  wire \o_reg_77[0]_i_11__1_n_7 ;
  wire \o_reg_77[0]_i_12__1_n_7 ;
  wire \o_reg_77[0]_i_15__1_n_7 ;
  wire \o_reg_77[0]_i_18__1_n_7 ;
  wire \o_reg_77[0]_i_19__1_n_7 ;
  wire \o_reg_77[0]_i_1__3_n_7 ;
  wire \o_reg_77[0]_i_3__1_n_7 ;
  wire \o_reg_77[0]_i_4__1_n_7 ;
  wire \o_reg_77[0]_i_6__1_n_7 ;
  wire [31:0]o_reg_77_reg;
  wire \o_reg_77_reg[0]_i_10__1_n_10 ;
  wire \o_reg_77_reg[0]_i_10__1_n_7 ;
  wire \o_reg_77_reg[0]_i_10__1_n_8 ;
  wire \o_reg_77_reg[0]_i_10__1_n_9 ;
  wire \o_reg_77_reg[0]_i_13__1_n_10 ;
  wire \o_reg_77_reg[0]_i_13__1_n_7 ;
  wire \o_reg_77_reg[0]_i_13__1_n_8 ;
  wire \o_reg_77_reg[0]_i_13__1_n_9 ;
  wire \o_reg_77_reg[0]_i_14__1_n_10 ;
  wire \o_reg_77_reg[0]_i_14__1_n_7 ;
  wire \o_reg_77_reg[0]_i_14__1_n_8 ;
  wire \o_reg_77_reg[0]_i_14__1_n_9 ;
  wire \o_reg_77_reg[0]_i_16__1_n_10 ;
  wire \o_reg_77_reg[0]_i_16__1_n_7 ;
  wire \o_reg_77_reg[0]_i_16__1_n_8 ;
  wire \o_reg_77_reg[0]_i_16__1_n_9 ;
  wire \o_reg_77_reg[0]_i_17__1_n_10 ;
  wire \o_reg_77_reg[0]_i_17__1_n_7 ;
  wire \o_reg_77_reg[0]_i_17__1_n_8 ;
  wire \o_reg_77_reg[0]_i_17__1_n_9 ;
  wire \o_reg_77_reg[0]_i_2__1_n_10 ;
  wire \o_reg_77_reg[0]_i_2__1_n_11 ;
  wire \o_reg_77_reg[0]_i_2__1_n_12 ;
  wire \o_reg_77_reg[0]_i_2__1_n_13 ;
  wire \o_reg_77_reg[0]_i_2__1_n_14 ;
  wire \o_reg_77_reg[0]_i_2__1_n_7 ;
  wire \o_reg_77_reg[0]_i_2__1_n_8 ;
  wire \o_reg_77_reg[0]_i_2__1_n_9 ;
  wire \o_reg_77_reg[0]_i_7__1_n_10 ;
  wire \o_reg_77_reg[0]_i_7__1_n_7 ;
  wire \o_reg_77_reg[0]_i_7__1_n_8 ;
  wire \o_reg_77_reg[0]_i_7__1_n_9 ;
  wire \o_reg_77_reg[0]_i_8__1_n_10 ;
  wire \o_reg_77_reg[0]_i_8__1_n_7 ;
  wire \o_reg_77_reg[0]_i_8__1_n_8 ;
  wire \o_reg_77_reg[0]_i_8__1_n_9 ;
  wire \o_reg_77_reg[0]_i_9__1_n_10 ;
  wire \o_reg_77_reg[0]_i_9__1_n_9 ;
  wire \o_reg_77_reg[12]_i_1__1_n_10 ;
  wire \o_reg_77_reg[12]_i_1__1_n_11 ;
  wire \o_reg_77_reg[12]_i_1__1_n_12 ;
  wire \o_reg_77_reg[12]_i_1__1_n_13 ;
  wire \o_reg_77_reg[12]_i_1__1_n_14 ;
  wire \o_reg_77_reg[12]_i_1__1_n_7 ;
  wire \o_reg_77_reg[12]_i_1__1_n_8 ;
  wire \o_reg_77_reg[12]_i_1__1_n_9 ;
  wire \o_reg_77_reg[16]_i_1__1_n_10 ;
  wire \o_reg_77_reg[16]_i_1__1_n_11 ;
  wire \o_reg_77_reg[16]_i_1__1_n_12 ;
  wire \o_reg_77_reg[16]_i_1__1_n_13 ;
  wire \o_reg_77_reg[16]_i_1__1_n_14 ;
  wire \o_reg_77_reg[16]_i_1__1_n_7 ;
  wire \o_reg_77_reg[16]_i_1__1_n_8 ;
  wire \o_reg_77_reg[16]_i_1__1_n_9 ;
  wire \o_reg_77_reg[20]_i_1__1_n_10 ;
  wire \o_reg_77_reg[20]_i_1__1_n_11 ;
  wire \o_reg_77_reg[20]_i_1__1_n_12 ;
  wire \o_reg_77_reg[20]_i_1__1_n_13 ;
  wire \o_reg_77_reg[20]_i_1__1_n_14 ;
  wire \o_reg_77_reg[20]_i_1__1_n_7 ;
  wire \o_reg_77_reg[20]_i_1__1_n_8 ;
  wire \o_reg_77_reg[20]_i_1__1_n_9 ;
  wire \o_reg_77_reg[24]_i_1__1_n_10 ;
  wire \o_reg_77_reg[24]_i_1__1_n_11 ;
  wire \o_reg_77_reg[24]_i_1__1_n_12 ;
  wire \o_reg_77_reg[24]_i_1__1_n_13 ;
  wire \o_reg_77_reg[24]_i_1__1_n_14 ;
  wire \o_reg_77_reg[24]_i_1__1_n_7 ;
  wire \o_reg_77_reg[24]_i_1__1_n_8 ;
  wire \o_reg_77_reg[24]_i_1__1_n_9 ;
  wire \o_reg_77_reg[28]_i_1__1_n_10 ;
  wire \o_reg_77_reg[28]_i_1__1_n_11 ;
  wire \o_reg_77_reg[28]_i_1__1_n_12 ;
  wire \o_reg_77_reg[28]_i_1__1_n_13 ;
  wire \o_reg_77_reg[28]_i_1__1_n_14 ;
  wire \o_reg_77_reg[28]_i_1__1_n_8 ;
  wire \o_reg_77_reg[28]_i_1__1_n_9 ;
  wire \o_reg_77_reg[4]_i_1__1_n_10 ;
  wire \o_reg_77_reg[4]_i_1__1_n_11 ;
  wire \o_reg_77_reg[4]_i_1__1_n_12 ;
  wire \o_reg_77_reg[4]_i_1__1_n_13 ;
  wire \o_reg_77_reg[4]_i_1__1_n_14 ;
  wire \o_reg_77_reg[4]_i_1__1_n_7 ;
  wire \o_reg_77_reg[4]_i_1__1_n_8 ;
  wire \o_reg_77_reg[4]_i_1__1_n_9 ;
  wire \o_reg_77_reg[8]_i_1__1_n_10 ;
  wire \o_reg_77_reg[8]_i_1__1_n_11 ;
  wire \o_reg_77_reg[8]_i_1__1_n_12 ;
  wire \o_reg_77_reg[8]_i_1__1_n_13 ;
  wire \o_reg_77_reg[8]_i_1__1_n_14 ;
  wire \o_reg_77_reg[8]_i_1__1_n_7 ;
  wire \o_reg_77_reg[8]_i_1__1_n_8 ;
  wire \o_reg_77_reg[8]_i_1__1_n_9 ;
  wire [22:0]p_1_reg_65;
  wire \p_1_reg_65[14]_i_1__1_n_7 ;
  wire \p_1_reg_65[22]_i_1__1_n_7 ;
  wire \p_1_reg_65[22]_i_2__1_n_7 ;
  wire \p_1_reg_65_reg[0]_0 ;
  wire \p_1_reg_65_reg[10]_0 ;
  wire \p_1_reg_65_reg[11]_0 ;
  wire \p_1_reg_65_reg[12]_0 ;
  wire \p_1_reg_65_reg[13]_0 ;
  wire \p_1_reg_65_reg[14]_0 ;
  wire \p_1_reg_65_reg[1]_0 ;
  wire \p_1_reg_65_reg[2]_0 ;
  wire \p_1_reg_65_reg[3]_0 ;
  wire \p_1_reg_65_reg[4]_0 ;
  wire \p_1_reg_65_reg[5]_0 ;
  wire \p_1_reg_65_reg[6]_0 ;
  wire \p_1_reg_65_reg[7]_0 ;
  wire \p_1_reg_65_reg[8]_0 ;
  wire \p_1_reg_65_reg[9]_0 ;
  wire start_for_StreamingMaxPool_Pre_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__12_n_7;
  wire t_reg_88;
  wire \t_reg_88[0]_i_5__1_n_7 ;
  wire [18:0]t_reg_88_reg;
  wire \t_reg_88_reg[0]_i_3__1_n_10 ;
  wire \t_reg_88_reg[0]_i_3__1_n_11 ;
  wire \t_reg_88_reg[0]_i_3__1_n_12 ;
  wire \t_reg_88_reg[0]_i_3__1_n_13 ;
  wire \t_reg_88_reg[0]_i_3__1_n_14 ;
  wire \t_reg_88_reg[0]_i_3__1_n_7 ;
  wire \t_reg_88_reg[0]_i_3__1_n_8 ;
  wire \t_reg_88_reg[0]_i_3__1_n_9 ;
  wire \t_reg_88_reg[12]_i_1__1_n_10 ;
  wire \t_reg_88_reg[12]_i_1__1_n_11 ;
  wire \t_reg_88_reg[12]_i_1__1_n_12 ;
  wire \t_reg_88_reg[12]_i_1__1_n_13 ;
  wire \t_reg_88_reg[12]_i_1__1_n_14 ;
  wire \t_reg_88_reg[12]_i_1__1_n_7 ;
  wire \t_reg_88_reg[12]_i_1__1_n_8 ;
  wire \t_reg_88_reg[12]_i_1__1_n_9 ;
  wire \t_reg_88_reg[16]_i_1__1_n_10 ;
  wire \t_reg_88_reg[16]_i_1__1_n_12 ;
  wire \t_reg_88_reg[16]_i_1__1_n_13 ;
  wire \t_reg_88_reg[16]_i_1__1_n_14 ;
  wire \t_reg_88_reg[16]_i_1__1_n_9 ;
  wire \t_reg_88_reg[4]_i_1__1_n_10 ;
  wire \t_reg_88_reg[4]_i_1__1_n_11 ;
  wire \t_reg_88_reg[4]_i_1__1_n_12 ;
  wire \t_reg_88_reg[4]_i_1__1_n_13 ;
  wire \t_reg_88_reg[4]_i_1__1_n_14 ;
  wire \t_reg_88_reg[4]_i_1__1_n_7 ;
  wire \t_reg_88_reg[4]_i_1__1_n_8 ;
  wire \t_reg_88_reg[4]_i_1__1_n_9 ;
  wire \t_reg_88_reg[8]_i_1__1_n_10 ;
  wire \t_reg_88_reg[8]_i_1__1_n_11 ;
  wire \t_reg_88_reg[8]_i_1__1_n_12 ;
  wire \t_reg_88_reg[8]_i_1__1_n_13 ;
  wire \t_reg_88_reg[8]_i_1__1_n_14 ;
  wire \t_reg_88_reg[8]_i_1__1_n_7 ;
  wire \t_reg_88_reg[8]_i_1__1_n_8 ;
  wire \t_reg_88_reg[8]_i_1__1_n_9 ;
  wire tmp_reg_1760;
  wire \tmp_reg_176[0]_i_1__1_n_7 ;
  wire \tmp_reg_176[0]_i_2__1_n_7 ;
  wire \tmp_reg_176[0]_i_3__1_n_7 ;
  wire \tmp_reg_176[0]_i_4__1_n_7 ;
  wire \tmp_reg_176[0]_i_5__1_n_7 ;
  wire \tmp_reg_176[0]_i_6__1_n_7 ;
  wire \tmp_reg_176[0]_i_7__1_n_7 ;
  wire \tmp_reg_176[0]_i_8__1_n_7 ;
  wire \tmp_reg_176[0]_i_9__1_n_7 ;
  wire \tmp_reg_176_reg[0]_0 ;
  wire [3:2]\NLW_o_reg_77_reg[0]_i_9__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_o_reg_77_reg[0]_i_9__1_O_UNCONNECTED ;
  wire [3:3]\NLW_o_reg_77_reg[28]_i_1__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_t_reg_88_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_t_reg_88_reg[16]_i_1__1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000A20000000000)) 
    \SRL_SIG[0][7]_i_1__6 
       (.I0(cnv_39_V_V_full_n),
        .I1(\tmp_reg_176_reg[0]_0 ),
        .I2(cnv_38PRL_V_V_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\exitcond_reg_167_reg_n_7_[0] ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFFF57FF)) 
    \ap_CS_fsm[0]_i_1__15 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_StreamingMaxPool_Pre_U0_full_n),
        .I3(StreamingDataWidthCo_2_U0_ap_start),
        .I4(Q[1]),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hE0EEEEEE)) 
    \ap_CS_fsm[1]_i_1__15 
       (.I0(ap_NS_fsm18_out),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[1]_i_3__4_n_7 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \ap_CS_fsm[1]_i_2__13 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_StreamingMaxPool_Pre_U0_full_n),
        .I3(StreamingDataWidthCo_2_U0_ap_start),
        .O(ap_NS_fsm18_out));
  LUT6 #(
    .INIT(64'hFBBBFBFB00000000)) 
    \ap_CS_fsm[1]_i_3__4 
       (.I0(\exitcond_reg_167_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(cnv_39_V_V_full_n),
        .I3(cnv_38PRL_V_V_empty_n),
        .I4(\tmp_reg_176_reg[0]_0 ),
        .I5(exitcond_fu_109_p2),
        .O(\ap_CS_fsm[1]_i_3__4_n_7 ));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[2]_i_1__23 
       (.I0(\ap_CS_fsm[2]_i_2__9_n_7 ),
        .I1(exitcond_fu_109_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h5575757555755575)) 
    \ap_CS_fsm[2]_i_2__9 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_167_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(cnv_39_V_V_full_n),
        .I4(cnv_38PRL_V_V_empty_n),
        .I5(\tmp_reg_176_reg[0]_0 ),
        .O(\ap_CS_fsm[2]_i_2__9_n_7 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[2]_i_3__9 
       (.I0(\ap_CS_fsm[2]_i_4__6_n_7 ),
        .I1(\ap_CS_fsm[2]_i_5__5_n_7 ),
        .I2(t_reg_88_reg[4]),
        .I3(t_reg_88_reg[9]),
        .I4(t_reg_88_reg[0]),
        .O(exitcond_fu_109_p2));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[2]_i_4__6 
       (.I0(t_reg_88_reg[1]),
        .I1(t_reg_88_reg[17]),
        .I2(t_reg_88_reg[8]),
        .I3(t_reg_88_reg[10]),
        .I4(\ap_CS_fsm[2]_i_6__4_n_7 ),
        .O(\ap_CS_fsm[2]_i_4__6_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ap_CS_fsm[2]_i_5__5 
       (.I0(t_reg_88_reg[7]),
        .I1(t_reg_88_reg[14]),
        .I2(t_reg_88_reg[11]),
        .I3(t_reg_88_reg[18]),
        .I4(\ap_CS_fsm[2]_i_7__1_n_7 ),
        .O(\ap_CS_fsm[2]_i_5__5_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_6__4 
       (.I0(t_reg_88_reg[16]),
        .I1(t_reg_88_reg[2]),
        .I2(t_reg_88_reg[5]),
        .I3(t_reg_88_reg[3]),
        .O(\ap_CS_fsm[2]_i_6__4_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_7__1 
       (.I0(t_reg_88_reg[15]),
        .I1(t_reg_88_reg[12]),
        .I2(t_reg_88_reg[13]),
        .I3(t_reg_88_reg[6]),
        .O(\ap_CS_fsm[2]_i_7__1_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hBBB00000)) 
    ap_enable_reg_pp0_iter0_i_1__19
       (.I0(\ap_CS_fsm[2]_i_2__9_n_7 ),
        .I1(exitcond_fu_109_p2),
        .I2(ap_NS_fsm18_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__19_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__19_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0C550C0000000000)) 
    ap_enable_reg_pp0_iter1_i_1__13
       (.I0(ap_NS_fsm18_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[1]_i_3__4_n_7 ),
        .I3(ap_enable_reg_pp0_iter1_i_2__9_n_7),
        .I4(ap_enable_reg_pp0_iter1_reg_n_7),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__13_n_7));
  LUT5 #(
    .INIT(32'hFFFFD0FF)) 
    ap_enable_reg_pp0_iter1_i_2__9
       (.I0(\tmp_reg_176_reg[0]_0 ),
        .I1(cnv_38PRL_V_V_empty_n),
        .I2(cnv_39_V_V_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\exitcond_reg_167_reg_n_7_[0] ),
        .O(ap_enable_reg_pp0_iter1_i_2__9_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__13_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_reg_167[0]_i_1__1 
       (.I0(\exitcond_reg_167_reg_n_7_[0] ),
        .I1(\ap_CS_fsm[2]_i_2__9_n_7 ),
        .I2(exitcond_fu_109_p2),
        .O(\exitcond_reg_167[0]_i_1__1_n_7 ));
  FDRE \exitcond_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_167[0]_i_1__1_n_7 ),
        .Q(\exitcond_reg_167_reg_n_7_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    internal_empty_n_i_2__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_167_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(cnv_39_V_V_full_n),
        .I4(cnv_38PRL_V_V_empty_n),
        .I5(\tmp_reg_176_reg[0]_0 ),
        .O(StreamingDataWidthCo_2_U0_in_V_V_read));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    internal_full_n_i_2__16
       (.I0(cnv_38PRL_V_V_empty_n),
        .I1(\tmp_reg_176_reg[0]_0 ),
        .I2(StreamingDataWidthCo_2_U0_out_V_V_write),
        .I3(internal_full_n_reg),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    internal_full_n_i_3__4
       (.I0(StreamingDataWidthCo_2_U0_out_V_V_write),
        .I1(\tmp_reg_176_reg[0]_0 ),
        .I2(cnv_38PRL_V_V_empty_n),
        .I3(internal_full_n_reg),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hDFFFDFDFFFFFFFFF)) 
    \mOutPtr[0]_i_2__7 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_167_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(cnv_38PRL_V_V_empty_n),
        .I4(\tmp_reg_176_reg[0]_0 ),
        .I5(cnv_39_V_V_full_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \o_reg_77[0]_i_11__1 
       (.I0(o_1_fu_127_p2[23]),
        .I1(o_1_fu_127_p2[17]),
        .I2(o_1_fu_127_p2[15]),
        .I3(o_1_fu_127_p2[27]),
        .I4(\o_reg_77[0]_i_18__1_n_7 ),
        .O(\o_reg_77[0]_i_11__1_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o_reg_77[0]_i_12__1 
       (.I0(o_1_fu_127_p2[28]),
        .I1(o_1_fu_127_p2[8]),
        .I2(o_1_fu_127_p2[18]),
        .I3(o_1_fu_127_p2[20]),
        .O(\o_reg_77[0]_i_12__1_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \o_reg_77[0]_i_15__1 
       (.I0(o_1_fu_127_p2[9]),
        .I1(o_1_fu_127_p2[26]),
        .I2(o_1_fu_127_p2[25]),
        .I3(o_1_fu_127_p2[29]),
        .I4(\o_reg_77[0]_i_19__1_n_7 ),
        .O(\o_reg_77[0]_i_15__1_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o_reg_77[0]_i_18__1 
       (.I0(o_1_fu_127_p2[16]),
        .I1(o_1_fu_127_p2[22]),
        .I2(o_1_fu_127_p2[21]),
        .I3(o_1_fu_127_p2[5]),
        .O(\o_reg_77[0]_i_18__1_n_7 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \o_reg_77[0]_i_19__1 
       (.I0(o_1_fu_127_p2[7]),
        .I1(o_1_fu_127_p2[1]),
        .I2(o_reg_77_reg[0]),
        .I3(o_1_fu_127_p2[13]),
        .O(\o_reg_77[0]_i_19__1_n_7 ));
  LUT5 #(
    .INIT(32'h77F70080)) 
    \o_reg_77[0]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_reg_1760),
        .I2(\o_reg_77[0]_i_3__1_n_7 ),
        .I3(\o_reg_77[0]_i_4__1_n_7 ),
        .I4(ap_NS_fsm18_out),
        .O(\o_reg_77[0]_i_1__3_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \o_reg_77[0]_i_3__1 
       (.I0(\o_reg_77[0]_i_6__1_n_7 ),
        .I1(o_1_fu_127_p2[6]),
        .I2(o_1_fu_127_p2[2]),
        .I3(o_1_fu_127_p2[30]),
        .I4(o_1_fu_127_p2[11]),
        .I5(\o_reg_77[0]_i_11__1_n_7 ),
        .O(\o_reg_77[0]_i_3__1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \o_reg_77[0]_i_4__1 
       (.I0(\o_reg_77[0]_i_12__1_n_7 ),
        .I1(o_1_fu_127_p2[24]),
        .I2(o_1_fu_127_p2[12]),
        .I3(o_1_fu_127_p2[4]),
        .I4(o_1_fu_127_p2[14]),
        .I5(\o_reg_77[0]_i_15__1_n_7 ),
        .O(\o_reg_77[0]_i_4__1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \o_reg_77[0]_i_5__1 
       (.I0(o_reg_77_reg[0]),
        .O(o_1_fu_127_p2[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o_reg_77[0]_i_6__1 
       (.I0(o_1_fu_127_p2[31]),
        .I1(o_1_fu_127_p2[10]),
        .I2(o_1_fu_127_p2[19]),
        .I3(o_1_fu_127_p2[3]),
        .O(\o_reg_77[0]_i_6__1_n_7 ));
  FDRE \o_reg_77_reg[0] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2__1_n_14 ),
        .Q(o_reg_77_reg[0]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  CARRY4 \o_reg_77_reg[0]_i_10__1 
       (.CI(\o_reg_77_reg[0]_i_7__1_n_7 ),
        .CO({\o_reg_77_reg[0]_i_10__1_n_7 ,\o_reg_77_reg[0]_i_10__1_n_8 ,\o_reg_77_reg[0]_i_10__1_n_9 ,\o_reg_77_reg[0]_i_10__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[12:9]),
        .S(o_reg_77_reg[12:9]));
  CARRY4 \o_reg_77_reg[0]_i_13__1 
       (.CI(\o_reg_77_reg[0]_i_16__1_n_7 ),
        .CO({\o_reg_77_reg[0]_i_13__1_n_7 ,\o_reg_77_reg[0]_i_13__1_n_8 ,\o_reg_77_reg[0]_i_13__1_n_9 ,\o_reg_77_reg[0]_i_13__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[24:21]),
        .S(o_reg_77_reg[24:21]));
  CARRY4 \o_reg_77_reg[0]_i_14__1 
       (.CI(\o_reg_77_reg[0]_i_10__1_n_7 ),
        .CO({\o_reg_77_reg[0]_i_14__1_n_7 ,\o_reg_77_reg[0]_i_14__1_n_8 ,\o_reg_77_reg[0]_i_14__1_n_9 ,\o_reg_77_reg[0]_i_14__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[16:13]),
        .S(o_reg_77_reg[16:13]));
  CARRY4 \o_reg_77_reg[0]_i_16__1 
       (.CI(\o_reg_77_reg[0]_i_14__1_n_7 ),
        .CO({\o_reg_77_reg[0]_i_16__1_n_7 ,\o_reg_77_reg[0]_i_16__1_n_8 ,\o_reg_77_reg[0]_i_16__1_n_9 ,\o_reg_77_reg[0]_i_16__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[20:17]),
        .S(o_reg_77_reg[20:17]));
  CARRY4 \o_reg_77_reg[0]_i_17__1 
       (.CI(\o_reg_77_reg[0]_i_13__1_n_7 ),
        .CO({\o_reg_77_reg[0]_i_17__1_n_7 ,\o_reg_77_reg[0]_i_17__1_n_8 ,\o_reg_77_reg[0]_i_17__1_n_9 ,\o_reg_77_reg[0]_i_17__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[28:25]),
        .S(o_reg_77_reg[28:25]));
  CARRY4 \o_reg_77_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\o_reg_77_reg[0]_i_2__1_n_7 ,\o_reg_77_reg[0]_i_2__1_n_8 ,\o_reg_77_reg[0]_i_2__1_n_9 ,\o_reg_77_reg[0]_i_2__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\o_reg_77_reg[0]_i_2__1_n_11 ,\o_reg_77_reg[0]_i_2__1_n_12 ,\o_reg_77_reg[0]_i_2__1_n_13 ,\o_reg_77_reg[0]_i_2__1_n_14 }),
        .S({o_reg_77_reg[3:1],o_1_fu_127_p2[0]}));
  CARRY4 \o_reg_77_reg[0]_i_7__1 
       (.CI(\o_reg_77_reg[0]_i_8__1_n_7 ),
        .CO({\o_reg_77_reg[0]_i_7__1_n_7 ,\o_reg_77_reg[0]_i_7__1_n_8 ,\o_reg_77_reg[0]_i_7__1_n_9 ,\o_reg_77_reg[0]_i_7__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[8:5]),
        .S(o_reg_77_reg[8:5]));
  CARRY4 \o_reg_77_reg[0]_i_8__1 
       (.CI(1'b0),
        .CO({\o_reg_77_reg[0]_i_8__1_n_7 ,\o_reg_77_reg[0]_i_8__1_n_8 ,\o_reg_77_reg[0]_i_8__1_n_9 ,\o_reg_77_reg[0]_i_8__1_n_10 }),
        .CYINIT(o_reg_77_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[4:1]),
        .S(o_reg_77_reg[4:1]));
  CARRY4 \o_reg_77_reg[0]_i_9__1 
       (.CI(\o_reg_77_reg[0]_i_17__1_n_7 ),
        .CO({\NLW_o_reg_77_reg[0]_i_9__1_CO_UNCONNECTED [3:2],\o_reg_77_reg[0]_i_9__1_n_9 ,\o_reg_77_reg[0]_i_9__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_reg_77_reg[0]_i_9__1_O_UNCONNECTED [3],o_1_fu_127_p2[31:29]}),
        .S({1'b0,o_reg_77_reg[31:29]}));
  FDRE \o_reg_77_reg[10] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1__1_n_12 ),
        .Q(o_reg_77_reg[10]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[11] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1__1_n_11 ),
        .Q(o_reg_77_reg[11]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[12] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1__1_n_14 ),
        .Q(o_reg_77_reg[12]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  CARRY4 \o_reg_77_reg[12]_i_1__1 
       (.CI(\o_reg_77_reg[8]_i_1__1_n_7 ),
        .CO({\o_reg_77_reg[12]_i_1__1_n_7 ,\o_reg_77_reg[12]_i_1__1_n_8 ,\o_reg_77_reg[12]_i_1__1_n_9 ,\o_reg_77_reg[12]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[12]_i_1__1_n_11 ,\o_reg_77_reg[12]_i_1__1_n_12 ,\o_reg_77_reg[12]_i_1__1_n_13 ,\o_reg_77_reg[12]_i_1__1_n_14 }),
        .S(o_reg_77_reg[15:12]));
  FDRE \o_reg_77_reg[13] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1__1_n_13 ),
        .Q(o_reg_77_reg[13]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[14] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1__1_n_12 ),
        .Q(o_reg_77_reg[14]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[15] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1__1_n_11 ),
        .Q(o_reg_77_reg[15]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[16] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1__1_n_14 ),
        .Q(o_reg_77_reg[16]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  CARRY4 \o_reg_77_reg[16]_i_1__1 
       (.CI(\o_reg_77_reg[12]_i_1__1_n_7 ),
        .CO({\o_reg_77_reg[16]_i_1__1_n_7 ,\o_reg_77_reg[16]_i_1__1_n_8 ,\o_reg_77_reg[16]_i_1__1_n_9 ,\o_reg_77_reg[16]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[16]_i_1__1_n_11 ,\o_reg_77_reg[16]_i_1__1_n_12 ,\o_reg_77_reg[16]_i_1__1_n_13 ,\o_reg_77_reg[16]_i_1__1_n_14 }),
        .S(o_reg_77_reg[19:16]));
  FDRE \o_reg_77_reg[17] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1__1_n_13 ),
        .Q(o_reg_77_reg[17]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[18] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1__1_n_12 ),
        .Q(o_reg_77_reg[18]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[19] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1__1_n_11 ),
        .Q(o_reg_77_reg[19]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[1] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2__1_n_13 ),
        .Q(o_reg_77_reg[1]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[20] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1__1_n_14 ),
        .Q(o_reg_77_reg[20]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  CARRY4 \o_reg_77_reg[20]_i_1__1 
       (.CI(\o_reg_77_reg[16]_i_1__1_n_7 ),
        .CO({\o_reg_77_reg[20]_i_1__1_n_7 ,\o_reg_77_reg[20]_i_1__1_n_8 ,\o_reg_77_reg[20]_i_1__1_n_9 ,\o_reg_77_reg[20]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[20]_i_1__1_n_11 ,\o_reg_77_reg[20]_i_1__1_n_12 ,\o_reg_77_reg[20]_i_1__1_n_13 ,\o_reg_77_reg[20]_i_1__1_n_14 }),
        .S(o_reg_77_reg[23:20]));
  FDRE \o_reg_77_reg[21] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1__1_n_13 ),
        .Q(o_reg_77_reg[21]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[22] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1__1_n_12 ),
        .Q(o_reg_77_reg[22]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[23] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1__1_n_11 ),
        .Q(o_reg_77_reg[23]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[24] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1__1_n_14 ),
        .Q(o_reg_77_reg[24]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  CARRY4 \o_reg_77_reg[24]_i_1__1 
       (.CI(\o_reg_77_reg[20]_i_1__1_n_7 ),
        .CO({\o_reg_77_reg[24]_i_1__1_n_7 ,\o_reg_77_reg[24]_i_1__1_n_8 ,\o_reg_77_reg[24]_i_1__1_n_9 ,\o_reg_77_reg[24]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[24]_i_1__1_n_11 ,\o_reg_77_reg[24]_i_1__1_n_12 ,\o_reg_77_reg[24]_i_1__1_n_13 ,\o_reg_77_reg[24]_i_1__1_n_14 }),
        .S(o_reg_77_reg[27:24]));
  FDRE \o_reg_77_reg[25] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1__1_n_13 ),
        .Q(o_reg_77_reg[25]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[26] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1__1_n_12 ),
        .Q(o_reg_77_reg[26]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[27] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1__1_n_11 ),
        .Q(o_reg_77_reg[27]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[28] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1__1_n_14 ),
        .Q(o_reg_77_reg[28]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  CARRY4 \o_reg_77_reg[28]_i_1__1 
       (.CI(\o_reg_77_reg[24]_i_1__1_n_7 ),
        .CO({\NLW_o_reg_77_reg[28]_i_1__1_CO_UNCONNECTED [3],\o_reg_77_reg[28]_i_1__1_n_8 ,\o_reg_77_reg[28]_i_1__1_n_9 ,\o_reg_77_reg[28]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[28]_i_1__1_n_11 ,\o_reg_77_reg[28]_i_1__1_n_12 ,\o_reg_77_reg[28]_i_1__1_n_13 ,\o_reg_77_reg[28]_i_1__1_n_14 }),
        .S(o_reg_77_reg[31:28]));
  FDRE \o_reg_77_reg[29] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1__1_n_13 ),
        .Q(o_reg_77_reg[29]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[2] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2__1_n_12 ),
        .Q(o_reg_77_reg[2]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[30] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1__1_n_12 ),
        .Q(o_reg_77_reg[30]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[31] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1__1_n_11 ),
        .Q(o_reg_77_reg[31]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[3] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2__1_n_11 ),
        .Q(o_reg_77_reg[3]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[4] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1__1_n_14 ),
        .Q(o_reg_77_reg[4]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  CARRY4 \o_reg_77_reg[4]_i_1__1 
       (.CI(\o_reg_77_reg[0]_i_2__1_n_7 ),
        .CO({\o_reg_77_reg[4]_i_1__1_n_7 ,\o_reg_77_reg[4]_i_1__1_n_8 ,\o_reg_77_reg[4]_i_1__1_n_9 ,\o_reg_77_reg[4]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[4]_i_1__1_n_11 ,\o_reg_77_reg[4]_i_1__1_n_12 ,\o_reg_77_reg[4]_i_1__1_n_13 ,\o_reg_77_reg[4]_i_1__1_n_14 }),
        .S(o_reg_77_reg[7:4]));
  FDRE \o_reg_77_reg[5] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1__1_n_13 ),
        .Q(o_reg_77_reg[5]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[6] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1__1_n_12 ),
        .Q(o_reg_77_reg[6]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[7] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1__1_n_11 ),
        .Q(o_reg_77_reg[7]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  FDRE \o_reg_77_reg[8] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1__1_n_14 ),
        .Q(o_reg_77_reg[8]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  CARRY4 \o_reg_77_reg[8]_i_1__1 
       (.CI(\o_reg_77_reg[4]_i_1__1_n_7 ),
        .CO({\o_reg_77_reg[8]_i_1__1_n_7 ,\o_reg_77_reg[8]_i_1__1_n_8 ,\o_reg_77_reg[8]_i_1__1_n_9 ,\o_reg_77_reg[8]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[8]_i_1__1_n_11 ,\o_reg_77_reg[8]_i_1__1_n_12 ,\o_reg_77_reg[8]_i_1__1_n_13 ,\o_reg_77_reg[8]_i_1__1_n_14 }),
        .S(o_reg_77_reg[11:8]));
  FDRE \o_reg_77_reg[9] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1__1_n_13 ),
        .Q(o_reg_77_reg[9]),
        .R(\o_reg_77[0]_i_1__3_n_7 ));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \p_1_reg_65[14]_i_1__1 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_StreamingMaxPool_Pre_U0_full_n),
        .I3(StreamingDataWidthCo_2_U0_ap_start),
        .I4(StreamingDataWidthCo_2_U0_out_V_V_write),
        .O(\p_1_reg_65[14]_i_1__1_n_7 ));
  LUT6 #(
    .INIT(64'h0000A800FFFFA800)) 
    \p_1_reg_65[22]_i_1__1 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_StreamingMaxPool_Pre_U0_full_n),
        .I3(StreamingDataWidthCo_2_U0_ap_start),
        .I4(StreamingDataWidthCo_2_U0_out_V_V_write),
        .I5(\tmp_reg_176_reg[0]_0 ),
        .O(\p_1_reg_65[22]_i_1__1_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFA800)) 
    \p_1_reg_65[22]_i_2__1 
       (.I0(StreamingDataWidthCo_2_U0_ap_start),
        .I1(start_for_StreamingMaxPool_Pre_U0_full_n),
        .I2(start_once_reg),
        .I3(Q[0]),
        .I4(StreamingDataWidthCo_2_U0_out_V_V_write),
        .O(\p_1_reg_65[22]_i_2__1_n_7 ));
  LUT6 #(
    .INIT(64'h0000D00000000000)) 
    \p_1_reg_65[22]_i_4__1 
       (.I0(\tmp_reg_176_reg[0]_0 ),
        .I1(cnv_38PRL_V_V_empty_n),
        .I2(cnv_39_V_V_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\exitcond_reg_167_reg_n_7_[0] ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(StreamingDataWidthCo_2_U0_out_V_V_write));
  FDRE \p_1_reg_65_reg[0] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(\p_1_reg_65_reg[0]_0 ),
        .Q(p_1_reg_65[0]),
        .R(\p_1_reg_65[14]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[10] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(\p_1_reg_65_reg[10]_0 ),
        .Q(p_1_reg_65[10]),
        .R(\p_1_reg_65[14]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[11] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(\p_1_reg_65_reg[11]_0 ),
        .Q(p_1_reg_65[11]),
        .R(\p_1_reg_65[14]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[12] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(\p_1_reg_65_reg[12]_0 ),
        .Q(p_1_reg_65[12]),
        .R(\p_1_reg_65[14]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[13] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(\p_1_reg_65_reg[13]_0 ),
        .Q(p_1_reg_65[13]),
        .R(\p_1_reg_65[14]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[14] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(\p_1_reg_65_reg[14]_0 ),
        .Q(p_1_reg_65[14]),
        .R(\p_1_reg_65[14]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[15] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(cnv_38PRL_V_V_dout[0]),
        .Q(p_1_reg_65[15]),
        .R(\p_1_reg_65[22]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[16] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(cnv_38PRL_V_V_dout[1]),
        .Q(p_1_reg_65[16]),
        .R(\p_1_reg_65[22]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[17] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(cnv_38PRL_V_V_dout[2]),
        .Q(p_1_reg_65[17]),
        .R(\p_1_reg_65[22]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[18] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(cnv_38PRL_V_V_dout[3]),
        .Q(p_1_reg_65[18]),
        .R(\p_1_reg_65[22]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[19] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(cnv_38PRL_V_V_dout[4]),
        .Q(p_1_reg_65[19]),
        .R(\p_1_reg_65[22]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[1] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(\p_1_reg_65_reg[1]_0 ),
        .Q(p_1_reg_65[1]),
        .R(\p_1_reg_65[14]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[20] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(cnv_38PRL_V_V_dout[5]),
        .Q(p_1_reg_65[20]),
        .R(\p_1_reg_65[22]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[21] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(cnv_38PRL_V_V_dout[6]),
        .Q(p_1_reg_65[21]),
        .R(\p_1_reg_65[22]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[22] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(cnv_38PRL_V_V_dout[7]),
        .Q(p_1_reg_65[22]),
        .R(\p_1_reg_65[22]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[2] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(\p_1_reg_65_reg[2]_0 ),
        .Q(p_1_reg_65[2]),
        .R(\p_1_reg_65[14]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[3] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(\p_1_reg_65_reg[3]_0 ),
        .Q(p_1_reg_65[3]),
        .R(\p_1_reg_65[14]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[4] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(\p_1_reg_65_reg[4]_0 ),
        .Q(p_1_reg_65[4]),
        .R(\p_1_reg_65[14]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[5] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(\p_1_reg_65_reg[5]_0 ),
        .Q(p_1_reg_65[5]),
        .R(\p_1_reg_65[14]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[6] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(\p_1_reg_65_reg[6]_0 ),
        .Q(p_1_reg_65[6]),
        .R(\p_1_reg_65[14]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[7] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(\p_1_reg_65_reg[7]_0 ),
        .Q(p_1_reg_65[7]),
        .R(\p_1_reg_65[14]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[8] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(\p_1_reg_65_reg[8]_0 ),
        .Q(p_1_reg_65[8]),
        .R(\p_1_reg_65[14]_i_1__1_n_7 ));
  FDRE \p_1_reg_65_reg[9] 
       (.C(ap_clk),
        .CE(\p_1_reg_65[22]_i_2__1_n_7 ),
        .D(\p_1_reg_65_reg[9]_0 ),
        .Q(p_1_reg_65[9]),
        .R(\p_1_reg_65[14]_i_1__1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__12
       (.I0(Q[1]),
        .I1(start_once_reg),
        .I2(start_for_StreamingMaxPool_Pre_U0_full_n),
        .I3(StreamingDataWidthCo_2_U0_ap_start),
        .O(start_once_reg_i_1__12_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__12_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7070700000000000)) 
    \t_reg_88[0]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_reg_1760),
        .I2(StreamingDataWidthCo_2_U0_ap_start),
        .I3(start_for_StreamingMaxPool_Pre_U0_full_n),
        .I4(start_once_reg),
        .I5(Q[0]),
        .O(t_reg_88));
  LUT2 #(
    .INIT(4'h8)) 
    \t_reg_88[0]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(tmp_reg_1760),
        .O(o_reg_770));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \t_reg_88[0]_i_4__1 
       (.I0(\ap_CS_fsm[2]_i_2__9_n_7 ),
        .I1(exitcond_fu_109_p2),
        .O(tmp_reg_1760));
  LUT1 #(
    .INIT(2'h1)) 
    \t_reg_88[0]_i_5__1 
       (.I0(t_reg_88_reg[0]),
        .O(\t_reg_88[0]_i_5__1_n_7 ));
  FDRE \t_reg_88_reg[0] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3__1_n_14 ),
        .Q(t_reg_88_reg[0]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[0]_i_3__1 
       (.CI(1'b0),
        .CO({\t_reg_88_reg[0]_i_3__1_n_7 ,\t_reg_88_reg[0]_i_3__1_n_8 ,\t_reg_88_reg[0]_i_3__1_n_9 ,\t_reg_88_reg[0]_i_3__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_reg_88_reg[0]_i_3__1_n_11 ,\t_reg_88_reg[0]_i_3__1_n_12 ,\t_reg_88_reg[0]_i_3__1_n_13 ,\t_reg_88_reg[0]_i_3__1_n_14 }),
        .S({t_reg_88_reg[3:1],\t_reg_88[0]_i_5__1_n_7 }));
  FDRE \t_reg_88_reg[10] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1__1_n_12 ),
        .Q(t_reg_88_reg[10]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[11] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1__1_n_11 ),
        .Q(t_reg_88_reg[11]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[12] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[12]_i_1__1_n_14 ),
        .Q(t_reg_88_reg[12]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[12]_i_1__1 
       (.CI(\t_reg_88_reg[8]_i_1__1_n_7 ),
        .CO({\t_reg_88_reg[12]_i_1__1_n_7 ,\t_reg_88_reg[12]_i_1__1_n_8 ,\t_reg_88_reg[12]_i_1__1_n_9 ,\t_reg_88_reg[12]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_88_reg[12]_i_1__1_n_11 ,\t_reg_88_reg[12]_i_1__1_n_12 ,\t_reg_88_reg[12]_i_1__1_n_13 ,\t_reg_88_reg[12]_i_1__1_n_14 }),
        .S(t_reg_88_reg[15:12]));
  FDRE \t_reg_88_reg[13] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[12]_i_1__1_n_13 ),
        .Q(t_reg_88_reg[13]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[14] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[12]_i_1__1_n_12 ),
        .Q(t_reg_88_reg[14]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[15] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[12]_i_1__1_n_11 ),
        .Q(t_reg_88_reg[15]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[16] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[16]_i_1__1_n_14 ),
        .Q(t_reg_88_reg[16]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[16]_i_1__1 
       (.CI(\t_reg_88_reg[12]_i_1__1_n_7 ),
        .CO({\NLW_t_reg_88_reg[16]_i_1__1_CO_UNCONNECTED [3:2],\t_reg_88_reg[16]_i_1__1_n_9 ,\t_reg_88_reg[16]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_t_reg_88_reg[16]_i_1__1_O_UNCONNECTED [3],\t_reg_88_reg[16]_i_1__1_n_12 ,\t_reg_88_reg[16]_i_1__1_n_13 ,\t_reg_88_reg[16]_i_1__1_n_14 }),
        .S({1'b0,t_reg_88_reg[18:16]}));
  FDRE \t_reg_88_reg[17] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[16]_i_1__1_n_13 ),
        .Q(t_reg_88_reg[17]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[18] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[16]_i_1__1_n_12 ),
        .Q(t_reg_88_reg[18]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[1] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3__1_n_13 ),
        .Q(t_reg_88_reg[1]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[2] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3__1_n_12 ),
        .Q(t_reg_88_reg[2]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[3] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3__1_n_11 ),
        .Q(t_reg_88_reg[3]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[4] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1__1_n_14 ),
        .Q(t_reg_88_reg[4]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[4]_i_1__1 
       (.CI(\t_reg_88_reg[0]_i_3__1_n_7 ),
        .CO({\t_reg_88_reg[4]_i_1__1_n_7 ,\t_reg_88_reg[4]_i_1__1_n_8 ,\t_reg_88_reg[4]_i_1__1_n_9 ,\t_reg_88_reg[4]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_88_reg[4]_i_1__1_n_11 ,\t_reg_88_reg[4]_i_1__1_n_12 ,\t_reg_88_reg[4]_i_1__1_n_13 ,\t_reg_88_reg[4]_i_1__1_n_14 }),
        .S(t_reg_88_reg[7:4]));
  FDRE \t_reg_88_reg[5] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1__1_n_13 ),
        .Q(t_reg_88_reg[5]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[6] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1__1_n_12 ),
        .Q(t_reg_88_reg[6]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[7] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1__1_n_11 ),
        .Q(t_reg_88_reg[7]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[8] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1__1_n_14 ),
        .Q(t_reg_88_reg[8]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[8]_i_1__1 
       (.CI(\t_reg_88_reg[4]_i_1__1_n_7 ),
        .CO({\t_reg_88_reg[8]_i_1__1_n_7 ,\t_reg_88_reg[8]_i_1__1_n_8 ,\t_reg_88_reg[8]_i_1__1_n_9 ,\t_reg_88_reg[8]_i_1__1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_88_reg[8]_i_1__1_n_11 ,\t_reg_88_reg[8]_i_1__1_n_12 ,\t_reg_88_reg[8]_i_1__1_n_13 ,\t_reg_88_reg[8]_i_1__1_n_14 }),
        .S(t_reg_88_reg[11:8]));
  FDRE \t_reg_88_reg[9] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1__1_n_13 ),
        .Q(t_reg_88_reg[9]),
        .R(t_reg_88));
  LUT4 #(
    .INIT(16'h03AA)) 
    \tmp_reg_176[0]_i_1__1 
       (.I0(\tmp_reg_176_reg[0]_0 ),
        .I1(\tmp_reg_176[0]_i_2__1_n_7 ),
        .I2(\tmp_reg_176[0]_i_3__1_n_7 ),
        .I3(tmp_reg_1760),
        .O(\tmp_reg_176[0]_i_1__1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_reg_176[0]_i_2__1 
       (.I0(\tmp_reg_176[0]_i_4__1_n_7 ),
        .I1(o_reg_77_reg[19]),
        .I2(o_reg_77_reg[16]),
        .I3(o_reg_77_reg[21]),
        .I4(o_reg_77_reg[0]),
        .I5(\tmp_reg_176[0]_i_5__1_n_7 ),
        .O(\tmp_reg_176[0]_i_2__1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_reg_176[0]_i_3__1 
       (.I0(\tmp_reg_176[0]_i_6__1_n_7 ),
        .I1(o_reg_77_reg[23]),
        .I2(o_reg_77_reg[3]),
        .I3(o_reg_77_reg[27]),
        .I4(o_reg_77_reg[17]),
        .I5(\tmp_reg_176[0]_i_7__1_n_7 ),
        .O(\tmp_reg_176[0]_i_3__1_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_4__1 
       (.I0(o_reg_77_reg[15]),
        .I1(o_reg_77_reg[10]),
        .I2(o_reg_77_reg[31]),
        .I3(o_reg_77_reg[9]),
        .O(\tmp_reg_176[0]_i_4__1_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_reg_176[0]_i_5__1 
       (.I0(o_reg_77_reg[7]),
        .I1(o_reg_77_reg[11]),
        .I2(o_reg_77_reg[13]),
        .I3(o_reg_77_reg[18]),
        .I4(\tmp_reg_176[0]_i_8__1_n_7 ),
        .O(\tmp_reg_176[0]_i_5__1_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_6__1 
       (.I0(o_reg_77_reg[14]),
        .I1(o_reg_77_reg[8]),
        .I2(o_reg_77_reg[29]),
        .I3(o_reg_77_reg[4]),
        .O(\tmp_reg_176[0]_i_6__1_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_reg_176[0]_i_7__1 
       (.I0(o_reg_77_reg[22]),
        .I1(o_reg_77_reg[30]),
        .I2(o_reg_77_reg[1]),
        .I3(o_reg_77_reg[25]),
        .I4(\tmp_reg_176[0]_i_9__1_n_7 ),
        .O(\tmp_reg_176[0]_i_7__1_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_8__1 
       (.I0(o_reg_77_reg[24]),
        .I1(o_reg_77_reg[12]),
        .I2(o_reg_77_reg[20]),
        .I3(o_reg_77_reg[6]),
        .O(\tmp_reg_176[0]_i_8__1_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_9__1 
       (.I0(o_reg_77_reg[28]),
        .I1(o_reg_77_reg[5]),
        .I2(o_reg_77_reg[26]),
        .I3(o_reg_77_reg[2]),
        .O(\tmp_reg_176[0]_i_9__1_n_7 ));
  FDRE \tmp_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_176[0]_i_1__1_n_7 ),
        .Q(\tmp_reg_176_reg[0]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthCo_3
   (start_once_reg,
    \tmp_reg_176_reg[0]_0 ,
    Q,
    StreamingDataWidthCo_3_U0_out_V_V_write,
    \ap_CS_fsm_reg[1]_0 ,
    E,
    \ap_CS_fsm_reg[1]_1 ,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    p_2_reg_65,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    start_for_Conv1DBuffer_new_1_U0_full_n,
    StreamingDataWidthCo_3_U0_ap_start,
    cnv_44_V_V_full_n,
    cnv_43PRL_V_V_empty_n,
    internal_full_n_reg,
    cnv_43PRL_V_V_dout,
    \p_2_reg_65_reg[14]_0 ,
    \p_2_reg_65_reg[13]_0 ,
    \p_2_reg_65_reg[12]_0 ,
    \p_2_reg_65_reg[11]_0 ,
    \p_2_reg_65_reg[10]_0 ,
    \p_2_reg_65_reg[9]_0 ,
    \p_2_reg_65_reg[8]_0 ,
    \p_2_reg_65_reg[7]_0 ,
    \p_2_reg_65_reg[6]_0 ,
    \p_2_reg_65_reg[5]_0 ,
    \p_2_reg_65_reg[4]_0 ,
    \p_2_reg_65_reg[3]_0 ,
    \p_2_reg_65_reg[2]_0 ,
    \p_2_reg_65_reg[1]_0 ,
    \p_2_reg_65_reg[0]_0 );
  output start_once_reg;
  output \tmp_reg_176_reg[0]_0 ;
  output [1:0]Q;
  output StreamingDataWidthCo_3_U0_out_V_V_write;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_1 ;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output [22:0]p_2_reg_65;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input start_for_Conv1DBuffer_new_1_U0_full_n;
  input StreamingDataWidthCo_3_U0_ap_start;
  input cnv_44_V_V_full_n;
  input cnv_43PRL_V_V_empty_n;
  input internal_full_n_reg;
  input [7:0]cnv_43PRL_V_V_dout;
  input \p_2_reg_65_reg[14]_0 ;
  input \p_2_reg_65_reg[13]_0 ;
  input \p_2_reg_65_reg[12]_0 ;
  input \p_2_reg_65_reg[11]_0 ;
  input \p_2_reg_65_reg[10]_0 ;
  input \p_2_reg_65_reg[9]_0 ;
  input \p_2_reg_65_reg[8]_0 ;
  input \p_2_reg_65_reg[7]_0 ;
  input \p_2_reg_65_reg[6]_0 ;
  input \p_2_reg_65_reg[5]_0 ;
  input \p_2_reg_65_reg[4]_0 ;
  input \p_2_reg_65_reg[3]_0 ;
  input \p_2_reg_65_reg[2]_0 ;
  input \p_2_reg_65_reg[1]_0 ;
  input \p_2_reg_65_reg[0]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire StreamingDataWidthCo_3_U0_ap_start;
  wire StreamingDataWidthCo_3_U0_out_V_V_write;
  wire \ap_CS_fsm[1]_i_3__5_n_7 ;
  wire \ap_CS_fsm[2]_i_2__14_n_7 ;
  wire \ap_CS_fsm[2]_i_4__8_n_7 ;
  wire \ap_CS_fsm[2]_i_5__7_n_7 ;
  wire \ap_CS_fsm[2]_i_6__6_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__20_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__17_n_7;
  wire ap_enable_reg_pp0_iter1_i_2__12_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]cnv_43PRL_V_V_dout;
  wire cnv_43PRL_V_V_empty_n;
  wire cnv_44_V_V_full_n;
  wire exitcond_fu_109_p2;
  wire \exitcond_reg_167[0]_i_1__2_n_7 ;
  wire \exitcond_reg_167_reg_n_7_[0] ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire [31:0]o_2_fu_127_p2;
  wire o_reg_770;
  wire \o_reg_77[0]_i_12__2_n_7 ;
  wire \o_reg_77[0]_i_17_n_7 ;
  wire \o_reg_77[0]_i_18__2_n_7 ;
  wire \o_reg_77[0]_i_19__2_n_7 ;
  wire \o_reg_77[0]_i_1_n_7 ;
  wire \o_reg_77[0]_i_3__2_n_7 ;
  wire \o_reg_77[0]_i_4__2_n_7 ;
  wire \o_reg_77[0]_i_5__2_n_7 ;
  wire \o_reg_77[0]_i_6__2_n_7 ;
  wire [31:0]o_reg_77_reg;
  wire \o_reg_77_reg[0]_i_10__2_n_10 ;
  wire \o_reg_77_reg[0]_i_10__2_n_7 ;
  wire \o_reg_77_reg[0]_i_10__2_n_8 ;
  wire \o_reg_77_reg[0]_i_10__2_n_9 ;
  wire \o_reg_77_reg[0]_i_11_n_10 ;
  wire \o_reg_77_reg[0]_i_11_n_7 ;
  wire \o_reg_77_reg[0]_i_11_n_8 ;
  wire \o_reg_77_reg[0]_i_11_n_9 ;
  wire \o_reg_77_reg[0]_i_13__2_n_10 ;
  wire \o_reg_77_reg[0]_i_13__2_n_7 ;
  wire \o_reg_77_reg[0]_i_13__2_n_8 ;
  wire \o_reg_77_reg[0]_i_13__2_n_9 ;
  wire \o_reg_77_reg[0]_i_14__2_n_10 ;
  wire \o_reg_77_reg[0]_i_14__2_n_9 ;
  wire \o_reg_77_reg[0]_i_15_n_10 ;
  wire \o_reg_77_reg[0]_i_15_n_7 ;
  wire \o_reg_77_reg[0]_i_15_n_8 ;
  wire \o_reg_77_reg[0]_i_15_n_9 ;
  wire \o_reg_77_reg[0]_i_16__2_n_10 ;
  wire \o_reg_77_reg[0]_i_16__2_n_7 ;
  wire \o_reg_77_reg[0]_i_16__2_n_8 ;
  wire \o_reg_77_reg[0]_i_16__2_n_9 ;
  wire \o_reg_77_reg[0]_i_2__2_n_10 ;
  wire \o_reg_77_reg[0]_i_2__2_n_11 ;
  wire \o_reg_77_reg[0]_i_2__2_n_12 ;
  wire \o_reg_77_reg[0]_i_2__2_n_13 ;
  wire \o_reg_77_reg[0]_i_2__2_n_14 ;
  wire \o_reg_77_reg[0]_i_2__2_n_7 ;
  wire \o_reg_77_reg[0]_i_2__2_n_8 ;
  wire \o_reg_77_reg[0]_i_2__2_n_9 ;
  wire \o_reg_77_reg[0]_i_8__2_n_10 ;
  wire \o_reg_77_reg[0]_i_8__2_n_7 ;
  wire \o_reg_77_reg[0]_i_8__2_n_8 ;
  wire \o_reg_77_reg[0]_i_8__2_n_9 ;
  wire \o_reg_77_reg[0]_i_9__2_n_10 ;
  wire \o_reg_77_reg[0]_i_9__2_n_7 ;
  wire \o_reg_77_reg[0]_i_9__2_n_8 ;
  wire \o_reg_77_reg[0]_i_9__2_n_9 ;
  wire \o_reg_77_reg[12]_i_1__2_n_10 ;
  wire \o_reg_77_reg[12]_i_1__2_n_11 ;
  wire \o_reg_77_reg[12]_i_1__2_n_12 ;
  wire \o_reg_77_reg[12]_i_1__2_n_13 ;
  wire \o_reg_77_reg[12]_i_1__2_n_14 ;
  wire \o_reg_77_reg[12]_i_1__2_n_7 ;
  wire \o_reg_77_reg[12]_i_1__2_n_8 ;
  wire \o_reg_77_reg[12]_i_1__2_n_9 ;
  wire \o_reg_77_reg[16]_i_1__2_n_10 ;
  wire \o_reg_77_reg[16]_i_1__2_n_11 ;
  wire \o_reg_77_reg[16]_i_1__2_n_12 ;
  wire \o_reg_77_reg[16]_i_1__2_n_13 ;
  wire \o_reg_77_reg[16]_i_1__2_n_14 ;
  wire \o_reg_77_reg[16]_i_1__2_n_7 ;
  wire \o_reg_77_reg[16]_i_1__2_n_8 ;
  wire \o_reg_77_reg[16]_i_1__2_n_9 ;
  wire \o_reg_77_reg[20]_i_1__2_n_10 ;
  wire \o_reg_77_reg[20]_i_1__2_n_11 ;
  wire \o_reg_77_reg[20]_i_1__2_n_12 ;
  wire \o_reg_77_reg[20]_i_1__2_n_13 ;
  wire \o_reg_77_reg[20]_i_1__2_n_14 ;
  wire \o_reg_77_reg[20]_i_1__2_n_7 ;
  wire \o_reg_77_reg[20]_i_1__2_n_8 ;
  wire \o_reg_77_reg[20]_i_1__2_n_9 ;
  wire \o_reg_77_reg[24]_i_1__2_n_10 ;
  wire \o_reg_77_reg[24]_i_1__2_n_11 ;
  wire \o_reg_77_reg[24]_i_1__2_n_12 ;
  wire \o_reg_77_reg[24]_i_1__2_n_13 ;
  wire \o_reg_77_reg[24]_i_1__2_n_14 ;
  wire \o_reg_77_reg[24]_i_1__2_n_7 ;
  wire \o_reg_77_reg[24]_i_1__2_n_8 ;
  wire \o_reg_77_reg[24]_i_1__2_n_9 ;
  wire \o_reg_77_reg[28]_i_1__2_n_10 ;
  wire \o_reg_77_reg[28]_i_1__2_n_11 ;
  wire \o_reg_77_reg[28]_i_1__2_n_12 ;
  wire \o_reg_77_reg[28]_i_1__2_n_13 ;
  wire \o_reg_77_reg[28]_i_1__2_n_14 ;
  wire \o_reg_77_reg[28]_i_1__2_n_8 ;
  wire \o_reg_77_reg[28]_i_1__2_n_9 ;
  wire \o_reg_77_reg[4]_i_1__2_n_10 ;
  wire \o_reg_77_reg[4]_i_1__2_n_11 ;
  wire \o_reg_77_reg[4]_i_1__2_n_12 ;
  wire \o_reg_77_reg[4]_i_1__2_n_13 ;
  wire \o_reg_77_reg[4]_i_1__2_n_14 ;
  wire \o_reg_77_reg[4]_i_1__2_n_7 ;
  wire \o_reg_77_reg[4]_i_1__2_n_8 ;
  wire \o_reg_77_reg[4]_i_1__2_n_9 ;
  wire \o_reg_77_reg[8]_i_1__2_n_10 ;
  wire \o_reg_77_reg[8]_i_1__2_n_11 ;
  wire \o_reg_77_reg[8]_i_1__2_n_12 ;
  wire \o_reg_77_reg[8]_i_1__2_n_13 ;
  wire \o_reg_77_reg[8]_i_1__2_n_14 ;
  wire \o_reg_77_reg[8]_i_1__2_n_7 ;
  wire \o_reg_77_reg[8]_i_1__2_n_8 ;
  wire \o_reg_77_reg[8]_i_1__2_n_9 ;
  wire [22:0]p_2_reg_65;
  wire \p_2_reg_65[14]_i_1_n_7 ;
  wire \p_2_reg_65[22]_i_1_n_7 ;
  wire \p_2_reg_65[22]_i_2_n_7 ;
  wire \p_2_reg_65_reg[0]_0 ;
  wire \p_2_reg_65_reg[10]_0 ;
  wire \p_2_reg_65_reg[11]_0 ;
  wire \p_2_reg_65_reg[12]_0 ;
  wire \p_2_reg_65_reg[13]_0 ;
  wire \p_2_reg_65_reg[14]_0 ;
  wire \p_2_reg_65_reg[1]_0 ;
  wire \p_2_reg_65_reg[2]_0 ;
  wire \p_2_reg_65_reg[3]_0 ;
  wire \p_2_reg_65_reg[4]_0 ;
  wire \p_2_reg_65_reg[5]_0 ;
  wire \p_2_reg_65_reg[6]_0 ;
  wire \p_2_reg_65_reg[7]_0 ;
  wire \p_2_reg_65_reg[8]_0 ;
  wire \p_2_reg_65_reg[9]_0 ;
  wire start_for_Conv1DBuffer_new_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__17_n_7;
  wire t_reg_88;
  wire \t_reg_88[0]_i_4__2_n_7 ;
  wire [14:0]t_reg_88_reg;
  wire \t_reg_88_reg[0]_i_3__2_n_10 ;
  wire \t_reg_88_reg[0]_i_3__2_n_11 ;
  wire \t_reg_88_reg[0]_i_3__2_n_12 ;
  wire \t_reg_88_reg[0]_i_3__2_n_13 ;
  wire \t_reg_88_reg[0]_i_3__2_n_14 ;
  wire \t_reg_88_reg[0]_i_3__2_n_7 ;
  wire \t_reg_88_reg[0]_i_3__2_n_8 ;
  wire \t_reg_88_reg[0]_i_3__2_n_9 ;
  wire \t_reg_88_reg[12]_i_1__2_n_10 ;
  wire \t_reg_88_reg[12]_i_1__2_n_12 ;
  wire \t_reg_88_reg[12]_i_1__2_n_13 ;
  wire \t_reg_88_reg[12]_i_1__2_n_14 ;
  wire \t_reg_88_reg[12]_i_1__2_n_9 ;
  wire \t_reg_88_reg[4]_i_1__2_n_10 ;
  wire \t_reg_88_reg[4]_i_1__2_n_11 ;
  wire \t_reg_88_reg[4]_i_1__2_n_12 ;
  wire \t_reg_88_reg[4]_i_1__2_n_13 ;
  wire \t_reg_88_reg[4]_i_1__2_n_14 ;
  wire \t_reg_88_reg[4]_i_1__2_n_7 ;
  wire \t_reg_88_reg[4]_i_1__2_n_8 ;
  wire \t_reg_88_reg[4]_i_1__2_n_9 ;
  wire \t_reg_88_reg[8]_i_1__2_n_10 ;
  wire \t_reg_88_reg[8]_i_1__2_n_11 ;
  wire \t_reg_88_reg[8]_i_1__2_n_12 ;
  wire \t_reg_88_reg[8]_i_1__2_n_13 ;
  wire \t_reg_88_reg[8]_i_1__2_n_14 ;
  wire \t_reg_88_reg[8]_i_1__2_n_7 ;
  wire \t_reg_88_reg[8]_i_1__2_n_8 ;
  wire \t_reg_88_reg[8]_i_1__2_n_9 ;
  wire \tmp_reg_176[0]_i_1__2_n_7 ;
  wire \tmp_reg_176[0]_i_2__2_n_7 ;
  wire \tmp_reg_176[0]_i_3__2_n_7 ;
  wire \tmp_reg_176[0]_i_4__2_n_7 ;
  wire \tmp_reg_176[0]_i_5__2_n_7 ;
  wire \tmp_reg_176[0]_i_6__2_n_7 ;
  wire \tmp_reg_176[0]_i_7__2_n_7 ;
  wire \tmp_reg_176[0]_i_8__2_n_7 ;
  wire \tmp_reg_176[0]_i_9__2_n_7 ;
  wire \tmp_reg_176_reg[0]_0 ;
  wire [3:2]\NLW_o_reg_77_reg[0]_i_14__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_o_reg_77_reg[0]_i_14__2_O_UNCONNECTED ;
  wire [3:3]\NLW_o_reg_77_reg[28]_i_1__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_t_reg_88_reg[12]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_t_reg_88_reg[12]_i_1__2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000A20000000000)) 
    \SRL_SIG[0][7]_i_1__8 
       (.I0(cnv_44_V_V_full_n),
        .I1(\tmp_reg_176_reg[0]_0 ),
        .I2(cnv_43PRL_V_V_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\exitcond_reg_167_reg_n_7_[0] ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFFF57FF)) 
    \ap_CS_fsm[0]_i_1__20 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I3(StreamingDataWidthCo_3_U0_ap_start),
        .I4(Q[1]),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hE0EEEEEE)) 
    \ap_CS_fsm[1]_i_1__20 
       (.I0(ap_NS_fsm18_out),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[1]_i_3__5_n_7 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \ap_CS_fsm[1]_i_2__17 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I3(StreamingDataWidthCo_3_U0_ap_start),
        .O(ap_NS_fsm18_out));
  LUT6 #(
    .INIT(64'hFBBBFBFB00000000)) 
    \ap_CS_fsm[1]_i_3__5 
       (.I0(\exitcond_reg_167_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(cnv_44_V_V_full_n),
        .I3(cnv_43PRL_V_V_empty_n),
        .I4(\tmp_reg_176_reg[0]_0 ),
        .I5(exitcond_fu_109_p2),
        .O(\ap_CS_fsm[1]_i_3__5_n_7 ));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[2]_i_1__24 
       (.I0(\ap_CS_fsm[2]_i_2__14_n_7 ),
        .I1(exitcond_fu_109_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h5575757555755575)) 
    \ap_CS_fsm[2]_i_2__14 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_167_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(cnv_44_V_V_full_n),
        .I4(cnv_43PRL_V_V_empty_n),
        .I5(\tmp_reg_176_reg[0]_0 ),
        .O(\ap_CS_fsm[2]_i_2__14_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ap_CS_fsm[2]_i_3__11 
       (.I0(\ap_CS_fsm[2]_i_4__8_n_7 ),
        .I1(\ap_CS_fsm[2]_i_5__7_n_7 ),
        .I2(\ap_CS_fsm[2]_i_6__6_n_7 ),
        .I3(t_reg_88_reg[4]),
        .I4(t_reg_88_reg[8]),
        .I5(t_reg_88_reg[0]),
        .O(exitcond_fu_109_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_4__8 
       (.I0(t_reg_88_reg[2]),
        .I1(t_reg_88_reg[1]),
        .I2(t_reg_88_reg[10]),
        .I3(t_reg_88_reg[5]),
        .O(\ap_CS_fsm[2]_i_4__8_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[2]_i_5__7 
       (.I0(t_reg_88_reg[9]),
        .I1(t_reg_88_reg[6]),
        .I2(t_reg_88_reg[13]),
        .I3(t_reg_88_reg[3]),
        .O(\ap_CS_fsm[2]_i_5__7_n_7 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[2]_i_6__6 
       (.I0(t_reg_88_reg[12]),
        .I1(t_reg_88_reg[11]),
        .I2(t_reg_88_reg[14]),
        .I3(t_reg_88_reg[7]),
        .O(\ap_CS_fsm[2]_i_6__6_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBBB00000)) 
    ap_enable_reg_pp0_iter0_i_1__20
       (.I0(\ap_CS_fsm[2]_i_2__14_n_7 ),
        .I1(exitcond_fu_109_p2),
        .I2(ap_NS_fsm18_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__20_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__20_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0C550C0000000000)) 
    ap_enable_reg_pp0_iter1_i_1__17
       (.I0(ap_NS_fsm18_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(exitcond_fu_109_p2),
        .I3(ap_enable_reg_pp0_iter1_i_2__12_n_7),
        .I4(ap_enable_reg_pp0_iter1_reg_n_7),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__17_n_7));
  LUT5 #(
    .INIT(32'hFFFFD0FF)) 
    ap_enable_reg_pp0_iter1_i_2__12
       (.I0(\tmp_reg_176_reg[0]_0 ),
        .I1(cnv_43PRL_V_V_empty_n),
        .I2(cnv_44_V_V_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\exitcond_reg_167_reg_n_7_[0] ),
        .O(ap_enable_reg_pp0_iter1_i_2__12_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__17_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_reg_167[0]_i_1__2 
       (.I0(\exitcond_reg_167_reg_n_7_[0] ),
        .I1(\ap_CS_fsm[2]_i_2__14_n_7 ),
        .I2(exitcond_fu_109_p2),
        .O(\exitcond_reg_167[0]_i_1__2_n_7 ));
  FDRE \exitcond_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_167[0]_i_1__2_n_7 ),
        .Q(\exitcond_reg_167_reg_n_7_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_167_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(cnv_44_V_V_full_n),
        .I4(cnv_43PRL_V_V_empty_n),
        .I5(\tmp_reg_176_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    internal_full_n_i_2__22
       (.I0(cnv_43PRL_V_V_empty_n),
        .I1(\tmp_reg_176_reg[0]_0 ),
        .I2(StreamingDataWidthCo_3_U0_out_V_V_write),
        .I3(internal_full_n_reg),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    internal_full_n_i_3__28
       (.I0(cnv_43PRL_V_V_empty_n),
        .I1(internal_full_n_reg),
        .I2(StreamingDataWidthCo_3_U0_out_V_V_write),
        .I3(\tmp_reg_176_reg[0]_0 ),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hDFFFDFDFFFFFFFFF)) 
    \mOutPtr[0]_i_2__10 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_167_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(cnv_43PRL_V_V_empty_n),
        .I4(\tmp_reg_176_reg[0]_0 ),
        .I5(cnv_44_V_V_full_n),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \o_reg_77[0]_i_1 
       (.I0(\o_reg_77[0]_i_3__2_n_7 ),
        .I1(\o_reg_77[0]_i_4__2_n_7 ),
        .I2(\o_reg_77[0]_i_5__2_n_7 ),
        .I3(\o_reg_77[0]_i_6__2_n_7 ),
        .I4(o_reg_770),
        .I5(ap_NS_fsm18_out),
        .O(\o_reg_77[0]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o_reg_77[0]_i_12__2 
       (.I0(o_2_fu_127_p2[16]),
        .I1(o_2_fu_127_p2[22]),
        .I2(o_2_fu_127_p2[21]),
        .I3(o_2_fu_127_p2[5]),
        .O(\o_reg_77[0]_i_12__2_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o_reg_77[0]_i_17 
       (.I0(o_2_fu_127_p2[31]),
        .I1(o_2_fu_127_p2[10]),
        .I2(o_2_fu_127_p2[19]),
        .I3(o_2_fu_127_p2[3]),
        .O(\o_reg_77[0]_i_17_n_7 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \o_reg_77[0]_i_18__2 
       (.I0(o_2_fu_127_p2[7]),
        .I1(o_2_fu_127_p2[1]),
        .I2(o_reg_77_reg[0]),
        .I3(o_2_fu_127_p2[13]),
        .O(\o_reg_77[0]_i_18__2_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o_reg_77[0]_i_19__2 
       (.I0(o_2_fu_127_p2[28]),
        .I1(o_2_fu_127_p2[8]),
        .I2(o_2_fu_127_p2[18]),
        .I3(o_2_fu_127_p2[20]),
        .O(\o_reg_77[0]_i_19__2_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \o_reg_77[0]_i_3__2 
       (.I0(o_2_fu_127_p2[23]),
        .I1(o_2_fu_127_p2[17]),
        .I2(o_2_fu_127_p2[15]),
        .I3(o_2_fu_127_p2[27]),
        .I4(\o_reg_77[0]_i_12__2_n_7 ),
        .O(\o_reg_77[0]_i_3__2_n_7 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \o_reg_77[0]_i_4__2 
       (.I0(o_2_fu_127_p2[11]),
        .I1(o_2_fu_127_p2[30]),
        .I2(o_2_fu_127_p2[2]),
        .I3(o_2_fu_127_p2[6]),
        .I4(\o_reg_77[0]_i_17_n_7 ),
        .O(\o_reg_77[0]_i_4__2_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \o_reg_77[0]_i_5__2 
       (.I0(o_2_fu_127_p2[9]),
        .I1(o_2_fu_127_p2[26]),
        .I2(o_2_fu_127_p2[25]),
        .I3(o_2_fu_127_p2[29]),
        .I4(\o_reg_77[0]_i_18__2_n_7 ),
        .O(\o_reg_77[0]_i_5__2_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \o_reg_77[0]_i_6__2 
       (.I0(o_2_fu_127_p2[14]),
        .I1(o_2_fu_127_p2[4]),
        .I2(o_2_fu_127_p2[12]),
        .I3(o_2_fu_127_p2[24]),
        .I4(\o_reg_77[0]_i_19__2_n_7 ),
        .O(\o_reg_77[0]_i_6__2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \o_reg_77[0]_i_7 
       (.I0(o_reg_77_reg[0]),
        .O(o_2_fu_127_p2[0]));
  FDRE \o_reg_77_reg[0] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2__2_n_14 ),
        .Q(o_reg_77_reg[0]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  CARRY4 \o_reg_77_reg[0]_i_10__2 
       (.CI(\o_reg_77_reg[0]_i_13__2_n_7 ),
        .CO({\o_reg_77_reg[0]_i_10__2_n_7 ,\o_reg_77_reg[0]_i_10__2_n_8 ,\o_reg_77_reg[0]_i_10__2_n_9 ,\o_reg_77_reg[0]_i_10__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_2_fu_127_p2[16:13]),
        .S(o_reg_77_reg[16:13]));
  CARRY4 \o_reg_77_reg[0]_i_11 
       (.CI(\o_reg_77_reg[0]_i_8__2_n_7 ),
        .CO({\o_reg_77_reg[0]_i_11_n_7 ,\o_reg_77_reg[0]_i_11_n_8 ,\o_reg_77_reg[0]_i_11_n_9 ,\o_reg_77_reg[0]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_2_fu_127_p2[28:25]),
        .S(o_reg_77_reg[28:25]));
  CARRY4 \o_reg_77_reg[0]_i_13__2 
       (.CI(\o_reg_77_reg[0]_i_16__2_n_7 ),
        .CO({\o_reg_77_reg[0]_i_13__2_n_7 ,\o_reg_77_reg[0]_i_13__2_n_8 ,\o_reg_77_reg[0]_i_13__2_n_9 ,\o_reg_77_reg[0]_i_13__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_2_fu_127_p2[12:9]),
        .S(o_reg_77_reg[12:9]));
  CARRY4 \o_reg_77_reg[0]_i_14__2 
       (.CI(\o_reg_77_reg[0]_i_11_n_7 ),
        .CO({\NLW_o_reg_77_reg[0]_i_14__2_CO_UNCONNECTED [3:2],\o_reg_77_reg[0]_i_14__2_n_9 ,\o_reg_77_reg[0]_i_14__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_reg_77_reg[0]_i_14__2_O_UNCONNECTED [3],o_2_fu_127_p2[31:29]}),
        .S({1'b0,o_reg_77_reg[31:29]}));
  CARRY4 \o_reg_77_reg[0]_i_15 
       (.CI(1'b0),
        .CO({\o_reg_77_reg[0]_i_15_n_7 ,\o_reg_77_reg[0]_i_15_n_8 ,\o_reg_77_reg[0]_i_15_n_9 ,\o_reg_77_reg[0]_i_15_n_10 }),
        .CYINIT(o_reg_77_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_2_fu_127_p2[4:1]),
        .S(o_reg_77_reg[4:1]));
  CARRY4 \o_reg_77_reg[0]_i_16__2 
       (.CI(\o_reg_77_reg[0]_i_15_n_7 ),
        .CO({\o_reg_77_reg[0]_i_16__2_n_7 ,\o_reg_77_reg[0]_i_16__2_n_8 ,\o_reg_77_reg[0]_i_16__2_n_9 ,\o_reg_77_reg[0]_i_16__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_2_fu_127_p2[8:5]),
        .S(o_reg_77_reg[8:5]));
  CARRY4 \o_reg_77_reg[0]_i_2__2 
       (.CI(1'b0),
        .CO({\o_reg_77_reg[0]_i_2__2_n_7 ,\o_reg_77_reg[0]_i_2__2_n_8 ,\o_reg_77_reg[0]_i_2__2_n_9 ,\o_reg_77_reg[0]_i_2__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\o_reg_77_reg[0]_i_2__2_n_11 ,\o_reg_77_reg[0]_i_2__2_n_12 ,\o_reg_77_reg[0]_i_2__2_n_13 ,\o_reg_77_reg[0]_i_2__2_n_14 }),
        .S({o_reg_77_reg[3:1],o_2_fu_127_p2[0]}));
  CARRY4 \o_reg_77_reg[0]_i_8__2 
       (.CI(\o_reg_77_reg[0]_i_9__2_n_7 ),
        .CO({\o_reg_77_reg[0]_i_8__2_n_7 ,\o_reg_77_reg[0]_i_8__2_n_8 ,\o_reg_77_reg[0]_i_8__2_n_9 ,\o_reg_77_reg[0]_i_8__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_2_fu_127_p2[24:21]),
        .S(o_reg_77_reg[24:21]));
  CARRY4 \o_reg_77_reg[0]_i_9__2 
       (.CI(\o_reg_77_reg[0]_i_10__2_n_7 ),
        .CO({\o_reg_77_reg[0]_i_9__2_n_7 ,\o_reg_77_reg[0]_i_9__2_n_8 ,\o_reg_77_reg[0]_i_9__2_n_9 ,\o_reg_77_reg[0]_i_9__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_2_fu_127_p2[20:17]),
        .S(o_reg_77_reg[20:17]));
  FDRE \o_reg_77_reg[10] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1__2_n_12 ),
        .Q(o_reg_77_reg[10]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[11] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1__2_n_11 ),
        .Q(o_reg_77_reg[11]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[12] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1__2_n_14 ),
        .Q(o_reg_77_reg[12]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  CARRY4 \o_reg_77_reg[12]_i_1__2 
       (.CI(\o_reg_77_reg[8]_i_1__2_n_7 ),
        .CO({\o_reg_77_reg[12]_i_1__2_n_7 ,\o_reg_77_reg[12]_i_1__2_n_8 ,\o_reg_77_reg[12]_i_1__2_n_9 ,\o_reg_77_reg[12]_i_1__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[12]_i_1__2_n_11 ,\o_reg_77_reg[12]_i_1__2_n_12 ,\o_reg_77_reg[12]_i_1__2_n_13 ,\o_reg_77_reg[12]_i_1__2_n_14 }),
        .S(o_reg_77_reg[15:12]));
  FDRE \o_reg_77_reg[13] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1__2_n_13 ),
        .Q(o_reg_77_reg[13]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[14] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1__2_n_12 ),
        .Q(o_reg_77_reg[14]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[15] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1__2_n_11 ),
        .Q(o_reg_77_reg[15]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[16] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1__2_n_14 ),
        .Q(o_reg_77_reg[16]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  CARRY4 \o_reg_77_reg[16]_i_1__2 
       (.CI(\o_reg_77_reg[12]_i_1__2_n_7 ),
        .CO({\o_reg_77_reg[16]_i_1__2_n_7 ,\o_reg_77_reg[16]_i_1__2_n_8 ,\o_reg_77_reg[16]_i_1__2_n_9 ,\o_reg_77_reg[16]_i_1__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[16]_i_1__2_n_11 ,\o_reg_77_reg[16]_i_1__2_n_12 ,\o_reg_77_reg[16]_i_1__2_n_13 ,\o_reg_77_reg[16]_i_1__2_n_14 }),
        .S(o_reg_77_reg[19:16]));
  FDRE \o_reg_77_reg[17] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1__2_n_13 ),
        .Q(o_reg_77_reg[17]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[18] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1__2_n_12 ),
        .Q(o_reg_77_reg[18]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[19] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1__2_n_11 ),
        .Q(o_reg_77_reg[19]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[1] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2__2_n_13 ),
        .Q(o_reg_77_reg[1]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[20] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1__2_n_14 ),
        .Q(o_reg_77_reg[20]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  CARRY4 \o_reg_77_reg[20]_i_1__2 
       (.CI(\o_reg_77_reg[16]_i_1__2_n_7 ),
        .CO({\o_reg_77_reg[20]_i_1__2_n_7 ,\o_reg_77_reg[20]_i_1__2_n_8 ,\o_reg_77_reg[20]_i_1__2_n_9 ,\o_reg_77_reg[20]_i_1__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[20]_i_1__2_n_11 ,\o_reg_77_reg[20]_i_1__2_n_12 ,\o_reg_77_reg[20]_i_1__2_n_13 ,\o_reg_77_reg[20]_i_1__2_n_14 }),
        .S(o_reg_77_reg[23:20]));
  FDRE \o_reg_77_reg[21] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1__2_n_13 ),
        .Q(o_reg_77_reg[21]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[22] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1__2_n_12 ),
        .Q(o_reg_77_reg[22]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[23] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1__2_n_11 ),
        .Q(o_reg_77_reg[23]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[24] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1__2_n_14 ),
        .Q(o_reg_77_reg[24]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  CARRY4 \o_reg_77_reg[24]_i_1__2 
       (.CI(\o_reg_77_reg[20]_i_1__2_n_7 ),
        .CO({\o_reg_77_reg[24]_i_1__2_n_7 ,\o_reg_77_reg[24]_i_1__2_n_8 ,\o_reg_77_reg[24]_i_1__2_n_9 ,\o_reg_77_reg[24]_i_1__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[24]_i_1__2_n_11 ,\o_reg_77_reg[24]_i_1__2_n_12 ,\o_reg_77_reg[24]_i_1__2_n_13 ,\o_reg_77_reg[24]_i_1__2_n_14 }),
        .S(o_reg_77_reg[27:24]));
  FDRE \o_reg_77_reg[25] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1__2_n_13 ),
        .Q(o_reg_77_reg[25]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[26] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1__2_n_12 ),
        .Q(o_reg_77_reg[26]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[27] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1__2_n_11 ),
        .Q(o_reg_77_reg[27]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[28] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1__2_n_14 ),
        .Q(o_reg_77_reg[28]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  CARRY4 \o_reg_77_reg[28]_i_1__2 
       (.CI(\o_reg_77_reg[24]_i_1__2_n_7 ),
        .CO({\NLW_o_reg_77_reg[28]_i_1__2_CO_UNCONNECTED [3],\o_reg_77_reg[28]_i_1__2_n_8 ,\o_reg_77_reg[28]_i_1__2_n_9 ,\o_reg_77_reg[28]_i_1__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[28]_i_1__2_n_11 ,\o_reg_77_reg[28]_i_1__2_n_12 ,\o_reg_77_reg[28]_i_1__2_n_13 ,\o_reg_77_reg[28]_i_1__2_n_14 }),
        .S(o_reg_77_reg[31:28]));
  FDRE \o_reg_77_reg[29] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1__2_n_13 ),
        .Q(o_reg_77_reg[29]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[2] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2__2_n_12 ),
        .Q(o_reg_77_reg[2]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[30] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1__2_n_12 ),
        .Q(o_reg_77_reg[30]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[31] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1__2_n_11 ),
        .Q(o_reg_77_reg[31]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[3] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2__2_n_11 ),
        .Q(o_reg_77_reg[3]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[4] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1__2_n_14 ),
        .Q(o_reg_77_reg[4]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  CARRY4 \o_reg_77_reg[4]_i_1__2 
       (.CI(\o_reg_77_reg[0]_i_2__2_n_7 ),
        .CO({\o_reg_77_reg[4]_i_1__2_n_7 ,\o_reg_77_reg[4]_i_1__2_n_8 ,\o_reg_77_reg[4]_i_1__2_n_9 ,\o_reg_77_reg[4]_i_1__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[4]_i_1__2_n_11 ,\o_reg_77_reg[4]_i_1__2_n_12 ,\o_reg_77_reg[4]_i_1__2_n_13 ,\o_reg_77_reg[4]_i_1__2_n_14 }),
        .S(o_reg_77_reg[7:4]));
  FDRE \o_reg_77_reg[5] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1__2_n_13 ),
        .Q(o_reg_77_reg[5]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[6] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1__2_n_12 ),
        .Q(o_reg_77_reg[6]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[7] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1__2_n_11 ),
        .Q(o_reg_77_reg[7]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  FDRE \o_reg_77_reg[8] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1__2_n_14 ),
        .Q(o_reg_77_reg[8]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  CARRY4 \o_reg_77_reg[8]_i_1__2 
       (.CI(\o_reg_77_reg[4]_i_1__2_n_7 ),
        .CO({\o_reg_77_reg[8]_i_1__2_n_7 ,\o_reg_77_reg[8]_i_1__2_n_8 ,\o_reg_77_reg[8]_i_1__2_n_9 ,\o_reg_77_reg[8]_i_1__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[8]_i_1__2_n_11 ,\o_reg_77_reg[8]_i_1__2_n_12 ,\o_reg_77_reg[8]_i_1__2_n_13 ,\o_reg_77_reg[8]_i_1__2_n_14 }),
        .S(o_reg_77_reg[11:8]));
  FDRE \o_reg_77_reg[9] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1__2_n_13 ),
        .Q(o_reg_77_reg[9]),
        .R(\o_reg_77[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \p_2_reg_65[14]_i_1 
       (.I0(Q[0]),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I3(StreamingDataWidthCo_3_U0_ap_start),
        .I4(StreamingDataWidthCo_3_U0_out_V_V_write),
        .O(\p_2_reg_65[14]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h7474744444444444)) 
    \p_2_reg_65[22]_i_1 
       (.I0(\tmp_reg_176_reg[0]_0 ),
        .I1(StreamingDataWidthCo_3_U0_out_V_V_write),
        .I2(Q[0]),
        .I3(start_once_reg),
        .I4(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I5(StreamingDataWidthCo_3_U0_ap_start),
        .O(\p_2_reg_65[22]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFA800)) 
    \p_2_reg_65[22]_i_2 
       (.I0(StreamingDataWidthCo_3_U0_ap_start),
        .I1(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I2(start_once_reg),
        .I3(Q[0]),
        .I4(StreamingDataWidthCo_3_U0_out_V_V_write),
        .O(\p_2_reg_65[22]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h0000D00000000000)) 
    \p_2_reg_65[22]_i_4 
       (.I0(\tmp_reg_176_reg[0]_0 ),
        .I1(cnv_43PRL_V_V_empty_n),
        .I2(cnv_44_V_V_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\exitcond_reg_167_reg_n_7_[0] ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(StreamingDataWidthCo_3_U0_out_V_V_write));
  FDRE \p_2_reg_65_reg[0] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(\p_2_reg_65_reg[0]_0 ),
        .Q(p_2_reg_65[0]),
        .R(\p_2_reg_65[14]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[10] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(\p_2_reg_65_reg[10]_0 ),
        .Q(p_2_reg_65[10]),
        .R(\p_2_reg_65[14]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[11] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(\p_2_reg_65_reg[11]_0 ),
        .Q(p_2_reg_65[11]),
        .R(\p_2_reg_65[14]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[12] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(\p_2_reg_65_reg[12]_0 ),
        .Q(p_2_reg_65[12]),
        .R(\p_2_reg_65[14]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[13] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(\p_2_reg_65_reg[13]_0 ),
        .Q(p_2_reg_65[13]),
        .R(\p_2_reg_65[14]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[14] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(\p_2_reg_65_reg[14]_0 ),
        .Q(p_2_reg_65[14]),
        .R(\p_2_reg_65[14]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[15] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(cnv_43PRL_V_V_dout[0]),
        .Q(p_2_reg_65[15]),
        .R(\p_2_reg_65[22]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[16] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(cnv_43PRL_V_V_dout[1]),
        .Q(p_2_reg_65[16]),
        .R(\p_2_reg_65[22]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[17] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(cnv_43PRL_V_V_dout[2]),
        .Q(p_2_reg_65[17]),
        .R(\p_2_reg_65[22]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[18] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(cnv_43PRL_V_V_dout[3]),
        .Q(p_2_reg_65[18]),
        .R(\p_2_reg_65[22]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[19] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(cnv_43PRL_V_V_dout[4]),
        .Q(p_2_reg_65[19]),
        .R(\p_2_reg_65[22]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[1] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(\p_2_reg_65_reg[1]_0 ),
        .Q(p_2_reg_65[1]),
        .R(\p_2_reg_65[14]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[20] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(cnv_43PRL_V_V_dout[5]),
        .Q(p_2_reg_65[20]),
        .R(\p_2_reg_65[22]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[21] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(cnv_43PRL_V_V_dout[6]),
        .Q(p_2_reg_65[21]),
        .R(\p_2_reg_65[22]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[22] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(cnv_43PRL_V_V_dout[7]),
        .Q(p_2_reg_65[22]),
        .R(\p_2_reg_65[22]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[2] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(\p_2_reg_65_reg[2]_0 ),
        .Q(p_2_reg_65[2]),
        .R(\p_2_reg_65[14]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[3] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(\p_2_reg_65_reg[3]_0 ),
        .Q(p_2_reg_65[3]),
        .R(\p_2_reg_65[14]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[4] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(\p_2_reg_65_reg[4]_0 ),
        .Q(p_2_reg_65[4]),
        .R(\p_2_reg_65[14]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[5] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(\p_2_reg_65_reg[5]_0 ),
        .Q(p_2_reg_65[5]),
        .R(\p_2_reg_65[14]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[6] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(\p_2_reg_65_reg[6]_0 ),
        .Q(p_2_reg_65[6]),
        .R(\p_2_reg_65[14]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[7] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(\p_2_reg_65_reg[7]_0 ),
        .Q(p_2_reg_65[7]),
        .R(\p_2_reg_65[14]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[8] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(\p_2_reg_65_reg[8]_0 ),
        .Q(p_2_reg_65[8]),
        .R(\p_2_reg_65[14]_i_1_n_7 ));
  FDRE \p_2_reg_65_reg[9] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2_n_7 ),
        .D(\p_2_reg_65_reg[9]_0 ),
        .Q(p_2_reg_65[9]),
        .R(\p_2_reg_65[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__17
       (.I0(Q[1]),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I3(StreamingDataWidthCo_3_U0_ap_start),
        .O(start_once_reg_i_1__17_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__17_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \t_reg_88[0]_i_1 
       (.I0(StreamingDataWidthCo_3_U0_ap_start),
        .I1(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I2(start_once_reg),
        .I3(Q[0]),
        .I4(o_reg_770),
        .O(t_reg_88));
  LUT3 #(
    .INIT(8'h10)) 
    \t_reg_88[0]_i_2__2 
       (.I0(\ap_CS_fsm[2]_i_2__14_n_7 ),
        .I1(exitcond_fu_109_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(o_reg_770));
  LUT1 #(
    .INIT(2'h1)) 
    \t_reg_88[0]_i_4__2 
       (.I0(t_reg_88_reg[0]),
        .O(\t_reg_88[0]_i_4__2_n_7 ));
  FDRE \t_reg_88_reg[0] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3__2_n_14 ),
        .Q(t_reg_88_reg[0]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[0]_i_3__2 
       (.CI(1'b0),
        .CO({\t_reg_88_reg[0]_i_3__2_n_7 ,\t_reg_88_reg[0]_i_3__2_n_8 ,\t_reg_88_reg[0]_i_3__2_n_9 ,\t_reg_88_reg[0]_i_3__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_reg_88_reg[0]_i_3__2_n_11 ,\t_reg_88_reg[0]_i_3__2_n_12 ,\t_reg_88_reg[0]_i_3__2_n_13 ,\t_reg_88_reg[0]_i_3__2_n_14 }),
        .S({t_reg_88_reg[3:1],\t_reg_88[0]_i_4__2_n_7 }));
  FDRE \t_reg_88_reg[10] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1__2_n_12 ),
        .Q(t_reg_88_reg[10]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[11] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1__2_n_11 ),
        .Q(t_reg_88_reg[11]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[12] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[12]_i_1__2_n_14 ),
        .Q(t_reg_88_reg[12]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[12]_i_1__2 
       (.CI(\t_reg_88_reg[8]_i_1__2_n_7 ),
        .CO({\NLW_t_reg_88_reg[12]_i_1__2_CO_UNCONNECTED [3:2],\t_reg_88_reg[12]_i_1__2_n_9 ,\t_reg_88_reg[12]_i_1__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_t_reg_88_reg[12]_i_1__2_O_UNCONNECTED [3],\t_reg_88_reg[12]_i_1__2_n_12 ,\t_reg_88_reg[12]_i_1__2_n_13 ,\t_reg_88_reg[12]_i_1__2_n_14 }),
        .S({1'b0,t_reg_88_reg[14:12]}));
  FDRE \t_reg_88_reg[13] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[12]_i_1__2_n_13 ),
        .Q(t_reg_88_reg[13]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[14] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[12]_i_1__2_n_12 ),
        .Q(t_reg_88_reg[14]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[1] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3__2_n_13 ),
        .Q(t_reg_88_reg[1]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[2] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3__2_n_12 ),
        .Q(t_reg_88_reg[2]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[3] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3__2_n_11 ),
        .Q(t_reg_88_reg[3]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[4] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1__2_n_14 ),
        .Q(t_reg_88_reg[4]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[4]_i_1__2 
       (.CI(\t_reg_88_reg[0]_i_3__2_n_7 ),
        .CO({\t_reg_88_reg[4]_i_1__2_n_7 ,\t_reg_88_reg[4]_i_1__2_n_8 ,\t_reg_88_reg[4]_i_1__2_n_9 ,\t_reg_88_reg[4]_i_1__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_88_reg[4]_i_1__2_n_11 ,\t_reg_88_reg[4]_i_1__2_n_12 ,\t_reg_88_reg[4]_i_1__2_n_13 ,\t_reg_88_reg[4]_i_1__2_n_14 }),
        .S(t_reg_88_reg[7:4]));
  FDRE \t_reg_88_reg[5] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1__2_n_13 ),
        .Q(t_reg_88_reg[5]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[6] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1__2_n_12 ),
        .Q(t_reg_88_reg[6]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[7] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1__2_n_11 ),
        .Q(t_reg_88_reg[7]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[8] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1__2_n_14 ),
        .Q(t_reg_88_reg[8]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[8]_i_1__2 
       (.CI(\t_reg_88_reg[4]_i_1__2_n_7 ),
        .CO({\t_reg_88_reg[8]_i_1__2_n_7 ,\t_reg_88_reg[8]_i_1__2_n_8 ,\t_reg_88_reg[8]_i_1__2_n_9 ,\t_reg_88_reg[8]_i_1__2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_88_reg[8]_i_1__2_n_11 ,\t_reg_88_reg[8]_i_1__2_n_12 ,\t_reg_88_reg[8]_i_1__2_n_13 ,\t_reg_88_reg[8]_i_1__2_n_14 }),
        .S(t_reg_88_reg[11:8]));
  FDRE \t_reg_88_reg[9] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1__2_n_13 ),
        .Q(t_reg_88_reg[9]),
        .R(t_reg_88));
  LUT5 #(
    .INIT(32'hE0E0E0F1)) 
    \tmp_reg_176[0]_i_1__2 
       (.I0(\ap_CS_fsm[2]_i_2__14_n_7 ),
        .I1(exitcond_fu_109_p2),
        .I2(\tmp_reg_176_reg[0]_0 ),
        .I3(\tmp_reg_176[0]_i_2__2_n_7 ),
        .I4(\tmp_reg_176[0]_i_3__2_n_7 ),
        .O(\tmp_reg_176[0]_i_1__2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_reg_176[0]_i_2__2 
       (.I0(\tmp_reg_176[0]_i_4__2_n_7 ),
        .I1(o_reg_77_reg[20]),
        .I2(o_reg_77_reg[8]),
        .I3(o_reg_77_reg[13]),
        .I4(o_reg_77_reg[11]),
        .I5(\tmp_reg_176[0]_i_5__2_n_7 ),
        .O(\tmp_reg_176[0]_i_2__2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_reg_176[0]_i_3__2 
       (.I0(\tmp_reg_176[0]_i_6__2_n_7 ),
        .I1(o_reg_77_reg[29]),
        .I2(o_reg_77_reg[3]),
        .I3(o_reg_77_reg[15]),
        .I4(o_reg_77_reg[5]),
        .I5(\tmp_reg_176[0]_i_7__2_n_7 ),
        .O(\tmp_reg_176[0]_i_3__2_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_4__2 
       (.I0(o_reg_77_reg[16]),
        .I1(o_reg_77_reg[10]),
        .I2(o_reg_77_reg[26]),
        .I3(o_reg_77_reg[4]),
        .O(\tmp_reg_176[0]_i_4__2_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_reg_176[0]_i_5__2 
       (.I0(o_reg_77_reg[17]),
        .I1(o_reg_77_reg[23]),
        .I2(o_reg_77_reg[2]),
        .I3(o_reg_77_reg[28]),
        .I4(\tmp_reg_176[0]_i_8__2_n_7 ),
        .O(\tmp_reg_176[0]_i_5__2_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_6__2 
       (.I0(o_reg_77_reg[31]),
        .I1(o_reg_77_reg[24]),
        .I2(o_reg_77_reg[27]),
        .I3(o_reg_77_reg[0]),
        .O(\tmp_reg_176[0]_i_6__2_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_reg_176[0]_i_7__2 
       (.I0(o_reg_77_reg[7]),
        .I1(o_reg_77_reg[22]),
        .I2(o_reg_77_reg[19]),
        .I3(o_reg_77_reg[25]),
        .I4(\tmp_reg_176[0]_i_9__2_n_7 ),
        .O(\tmp_reg_176[0]_i_7__2_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_8__2 
       (.I0(o_reg_77_reg[18]),
        .I1(o_reg_77_reg[14]),
        .I2(o_reg_77_reg[12]),
        .I3(o_reg_77_reg[6]),
        .O(\tmp_reg_176[0]_i_8__2_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_9__2 
       (.I0(o_reg_77_reg[30]),
        .I1(o_reg_77_reg[9]),
        .I2(o_reg_77_reg[21]),
        .I3(o_reg_77_reg[1]),
        .O(\tmp_reg_176[0]_i_9__2_n_7 ));
  FDRE \tmp_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_176[0]_i_1__2_n_7 ),
        .Q(\tmp_reg_176_reg[0]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthCo_4
   (start_once_reg,
    \tmp_reg_176_reg[0]_0 ,
    Q,
    StreamingDataWidthCo_4_U0_out_V_V_write,
    \ap_CS_fsm_reg[1]_0 ,
    E,
    \ap_CS_fsm_reg[1]_1 ,
    ap_idle,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    p_2_reg_65,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    start_for_ResizeStream_U0_full_n,
    StreamingDataWidthCo_4_U0_ap_start,
    cnv_48_V_V_full_n,
    cnv_47PRL_V_V_empty_n,
    int_ap_idle_reg,
    loadPCL_U0_ap_start,
    int_ap_idle_reg_0,
    CloneStreamOnce_U0_ap_start,
    int_ap_idle_reg_1,
    int_ap_idle_reg_2,
    int_ap_idle_reg_3,
    int_ap_idle_reg_4,
    int_ap_idle_reg_5,
    int_ap_idle_reg_6,
    int_ap_idle_i_2_0,
    int_ap_idle_i_2_1,
    int_ap_idle_i_2_2,
    ResizeStream_U0_ap_start,
    int_ap_idle_i_2_3,
    int_ap_idle_i_4_0,
    int_ap_idle_i_4_1,
    int_ap_idle_i_4_2,
    int_ap_idle_i_4_3,
    int_ap_idle_i_4_4,
    int_ap_idle_i_11_0,
    int_ap_idle_i_11_1,
    internal_full_n_reg,
    cnv_47PRL_V_V_dout,
    \p_2_reg_65_reg[14]_0 ,
    \p_2_reg_65_reg[13]_0 ,
    \p_2_reg_65_reg[12]_0 ,
    \p_2_reg_65_reg[11]_0 ,
    \p_2_reg_65_reg[10]_0 ,
    \p_2_reg_65_reg[9]_0 ,
    \p_2_reg_65_reg[8]_0 ,
    \p_2_reg_65_reg[7]_0 ,
    \p_2_reg_65_reg[6]_0 ,
    \p_2_reg_65_reg[5]_0 ,
    \p_2_reg_65_reg[4]_0 ,
    \p_2_reg_65_reg[3]_0 ,
    \p_2_reg_65_reg[2]_0 ,
    \p_2_reg_65_reg[1]_0 ,
    \p_2_reg_65_reg[0]_0 );
  output start_once_reg;
  output \tmp_reg_176_reg[0]_0 ;
  output [0:0]Q;
  output StreamingDataWidthCo_4_U0_out_V_V_write;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_1 ;
  output ap_idle;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output [22:0]p_2_reg_65;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input start_for_ResizeStream_U0_full_n;
  input StreamingDataWidthCo_4_U0_ap_start;
  input cnv_48_V_V_full_n;
  input cnv_47PRL_V_V_empty_n;
  input int_ap_idle_reg;
  input loadPCL_U0_ap_start;
  input [0:0]int_ap_idle_reg_0;
  input CloneStreamOnce_U0_ap_start;
  input [0:0]int_ap_idle_reg_1;
  input int_ap_idle_reg_2;
  input [0:0]int_ap_idle_reg_3;
  input int_ap_idle_reg_4;
  input [0:0]int_ap_idle_reg_5;
  input int_ap_idle_reg_6;
  input int_ap_idle_i_2_0;
  input [0:0]int_ap_idle_i_2_1;
  input [0:0]int_ap_idle_i_2_2;
  input ResizeStream_U0_ap_start;
  input int_ap_idle_i_2_3;
  input int_ap_idle_i_4_0;
  input [0:0]int_ap_idle_i_4_1;
  input int_ap_idle_i_4_2;
  input [0:0]int_ap_idle_i_4_3;
  input int_ap_idle_i_4_4;
  input int_ap_idle_i_11_0;
  input [0:0]int_ap_idle_i_11_1;
  input internal_full_n_reg;
  input [7:0]cnv_47PRL_V_V_dout;
  input \p_2_reg_65_reg[14]_0 ;
  input \p_2_reg_65_reg[13]_0 ;
  input \p_2_reg_65_reg[12]_0 ;
  input \p_2_reg_65_reg[11]_0 ;
  input \p_2_reg_65_reg[10]_0 ;
  input \p_2_reg_65_reg[9]_0 ;
  input \p_2_reg_65_reg[8]_0 ;
  input \p_2_reg_65_reg[7]_0 ;
  input \p_2_reg_65_reg[6]_0 ;
  input \p_2_reg_65_reg[5]_0 ;
  input \p_2_reg_65_reg[4]_0 ;
  input \p_2_reg_65_reg[3]_0 ;
  input \p_2_reg_65_reg[2]_0 ;
  input \p_2_reg_65_reg[1]_0 ;
  input \p_2_reg_65_reg[0]_0 ;

  wire CloneStreamOnce_U0_ap_start;
  wire [0:0]E;
  wire [0:0]Q;
  wire ResizeStream_U0_ap_start;
  wire StreamingDataWidthCo_4_U0_ap_start;
  wire StreamingDataWidthCo_4_U0_out_V_V_write;
  wire \ap_CS_fsm[1]_i_3__6_n_7 ;
  wire \ap_CS_fsm[2]_i_2__17_n_7 ;
  wire \ap_CS_fsm[2]_i_4__10_n_7 ;
  wire \ap_CS_fsm[2]_i_5__9_n_7 ;
  wire \ap_CS_fsm[2]_i_6__8_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg_n_7_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__21_n_7;
  wire ap_enable_reg_pp0_iter1_i_1__20_n_7;
  wire ap_enable_reg_pp0_iter1_i_2__15_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]cnv_47PRL_V_V_dout;
  wire cnv_47PRL_V_V_empty_n;
  wire cnv_48_V_V_full_n;
  wire exitcond_fu_109_p2;
  wire \exitcond_reg_167[0]_i_1__3_n_7 ;
  wire \exitcond_reg_167_reg_n_7_[0] ;
  wire int_ap_idle_i_11_0;
  wire [0:0]int_ap_idle_i_11_1;
  wire int_ap_idle_i_11_n_7;
  wire int_ap_idle_i_18_n_7;
  wire int_ap_idle_i_2_0;
  wire [0:0]int_ap_idle_i_2_1;
  wire [0:0]int_ap_idle_i_2_2;
  wire int_ap_idle_i_2_3;
  wire int_ap_idle_i_2_n_7;
  wire int_ap_idle_i_4_0;
  wire [0:0]int_ap_idle_i_4_1;
  wire int_ap_idle_i_4_2;
  wire [0:0]int_ap_idle_i_4_3;
  wire int_ap_idle_i_4_4;
  wire int_ap_idle_i_4_n_7;
  wire int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire [0:0]int_ap_idle_reg_1;
  wire int_ap_idle_reg_2;
  wire [0:0]int_ap_idle_reg_3;
  wire int_ap_idle_reg_4;
  wire [0:0]int_ap_idle_reg_5;
  wire int_ap_idle_reg_6;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire loadPCL_U0_ap_start;
  wire [31:0]o_1_fu_127_p2;
  wire o_reg_770;
  wire \o_reg_77[0]_i_12__3_n_7 ;
  wire \o_reg_77[0]_i_17__0_n_7 ;
  wire \o_reg_77[0]_i_18__3_n_7 ;
  wire \o_reg_77[0]_i_19__3_n_7 ;
  wire \o_reg_77[0]_i_1__0_n_7 ;
  wire \o_reg_77[0]_i_3__3_n_7 ;
  wire \o_reg_77[0]_i_4__3_n_7 ;
  wire \o_reg_77[0]_i_5__3_n_7 ;
  wire \o_reg_77[0]_i_6__3_n_7 ;
  wire [31:0]o_reg_77_reg;
  wire \o_reg_77_reg[0]_i_10__3_n_10 ;
  wire \o_reg_77_reg[0]_i_10__3_n_7 ;
  wire \o_reg_77_reg[0]_i_10__3_n_8 ;
  wire \o_reg_77_reg[0]_i_10__3_n_9 ;
  wire \o_reg_77_reg[0]_i_11__0_n_10 ;
  wire \o_reg_77_reg[0]_i_11__0_n_7 ;
  wire \o_reg_77_reg[0]_i_11__0_n_8 ;
  wire \o_reg_77_reg[0]_i_11__0_n_9 ;
  wire \o_reg_77_reg[0]_i_13__3_n_10 ;
  wire \o_reg_77_reg[0]_i_13__3_n_7 ;
  wire \o_reg_77_reg[0]_i_13__3_n_8 ;
  wire \o_reg_77_reg[0]_i_13__3_n_9 ;
  wire \o_reg_77_reg[0]_i_14__3_n_10 ;
  wire \o_reg_77_reg[0]_i_14__3_n_9 ;
  wire \o_reg_77_reg[0]_i_15__0_n_10 ;
  wire \o_reg_77_reg[0]_i_15__0_n_7 ;
  wire \o_reg_77_reg[0]_i_15__0_n_8 ;
  wire \o_reg_77_reg[0]_i_15__0_n_9 ;
  wire \o_reg_77_reg[0]_i_16__3_n_10 ;
  wire \o_reg_77_reg[0]_i_16__3_n_7 ;
  wire \o_reg_77_reg[0]_i_16__3_n_8 ;
  wire \o_reg_77_reg[0]_i_16__3_n_9 ;
  wire \o_reg_77_reg[0]_i_2__3_n_10 ;
  wire \o_reg_77_reg[0]_i_2__3_n_11 ;
  wire \o_reg_77_reg[0]_i_2__3_n_12 ;
  wire \o_reg_77_reg[0]_i_2__3_n_13 ;
  wire \o_reg_77_reg[0]_i_2__3_n_14 ;
  wire \o_reg_77_reg[0]_i_2__3_n_7 ;
  wire \o_reg_77_reg[0]_i_2__3_n_8 ;
  wire \o_reg_77_reg[0]_i_2__3_n_9 ;
  wire \o_reg_77_reg[0]_i_8__3_n_10 ;
  wire \o_reg_77_reg[0]_i_8__3_n_7 ;
  wire \o_reg_77_reg[0]_i_8__3_n_8 ;
  wire \o_reg_77_reg[0]_i_8__3_n_9 ;
  wire \o_reg_77_reg[0]_i_9__3_n_10 ;
  wire \o_reg_77_reg[0]_i_9__3_n_7 ;
  wire \o_reg_77_reg[0]_i_9__3_n_8 ;
  wire \o_reg_77_reg[0]_i_9__3_n_9 ;
  wire \o_reg_77_reg[12]_i_1__3_n_10 ;
  wire \o_reg_77_reg[12]_i_1__3_n_11 ;
  wire \o_reg_77_reg[12]_i_1__3_n_12 ;
  wire \o_reg_77_reg[12]_i_1__3_n_13 ;
  wire \o_reg_77_reg[12]_i_1__3_n_14 ;
  wire \o_reg_77_reg[12]_i_1__3_n_7 ;
  wire \o_reg_77_reg[12]_i_1__3_n_8 ;
  wire \o_reg_77_reg[12]_i_1__3_n_9 ;
  wire \o_reg_77_reg[16]_i_1__3_n_10 ;
  wire \o_reg_77_reg[16]_i_1__3_n_11 ;
  wire \o_reg_77_reg[16]_i_1__3_n_12 ;
  wire \o_reg_77_reg[16]_i_1__3_n_13 ;
  wire \o_reg_77_reg[16]_i_1__3_n_14 ;
  wire \o_reg_77_reg[16]_i_1__3_n_7 ;
  wire \o_reg_77_reg[16]_i_1__3_n_8 ;
  wire \o_reg_77_reg[16]_i_1__3_n_9 ;
  wire \o_reg_77_reg[20]_i_1__3_n_10 ;
  wire \o_reg_77_reg[20]_i_1__3_n_11 ;
  wire \o_reg_77_reg[20]_i_1__3_n_12 ;
  wire \o_reg_77_reg[20]_i_1__3_n_13 ;
  wire \o_reg_77_reg[20]_i_1__3_n_14 ;
  wire \o_reg_77_reg[20]_i_1__3_n_7 ;
  wire \o_reg_77_reg[20]_i_1__3_n_8 ;
  wire \o_reg_77_reg[20]_i_1__3_n_9 ;
  wire \o_reg_77_reg[24]_i_1__3_n_10 ;
  wire \o_reg_77_reg[24]_i_1__3_n_11 ;
  wire \o_reg_77_reg[24]_i_1__3_n_12 ;
  wire \o_reg_77_reg[24]_i_1__3_n_13 ;
  wire \o_reg_77_reg[24]_i_1__3_n_14 ;
  wire \o_reg_77_reg[24]_i_1__3_n_7 ;
  wire \o_reg_77_reg[24]_i_1__3_n_8 ;
  wire \o_reg_77_reg[24]_i_1__3_n_9 ;
  wire \o_reg_77_reg[28]_i_1__3_n_10 ;
  wire \o_reg_77_reg[28]_i_1__3_n_11 ;
  wire \o_reg_77_reg[28]_i_1__3_n_12 ;
  wire \o_reg_77_reg[28]_i_1__3_n_13 ;
  wire \o_reg_77_reg[28]_i_1__3_n_14 ;
  wire \o_reg_77_reg[28]_i_1__3_n_8 ;
  wire \o_reg_77_reg[28]_i_1__3_n_9 ;
  wire \o_reg_77_reg[4]_i_1__3_n_10 ;
  wire \o_reg_77_reg[4]_i_1__3_n_11 ;
  wire \o_reg_77_reg[4]_i_1__3_n_12 ;
  wire \o_reg_77_reg[4]_i_1__3_n_13 ;
  wire \o_reg_77_reg[4]_i_1__3_n_14 ;
  wire \o_reg_77_reg[4]_i_1__3_n_7 ;
  wire \o_reg_77_reg[4]_i_1__3_n_8 ;
  wire \o_reg_77_reg[4]_i_1__3_n_9 ;
  wire \o_reg_77_reg[8]_i_1__3_n_10 ;
  wire \o_reg_77_reg[8]_i_1__3_n_11 ;
  wire \o_reg_77_reg[8]_i_1__3_n_12 ;
  wire \o_reg_77_reg[8]_i_1__3_n_13 ;
  wire \o_reg_77_reg[8]_i_1__3_n_14 ;
  wire \o_reg_77_reg[8]_i_1__3_n_7 ;
  wire \o_reg_77_reg[8]_i_1__3_n_8 ;
  wire \o_reg_77_reg[8]_i_1__3_n_9 ;
  wire [22:0]p_2_reg_65;
  wire \p_2_reg_65[14]_i_1__0_n_7 ;
  wire \p_2_reg_65[22]_i_1__0_n_7 ;
  wire \p_2_reg_65[22]_i_2__0_n_7 ;
  wire \p_2_reg_65_reg[0]_0 ;
  wire \p_2_reg_65_reg[10]_0 ;
  wire \p_2_reg_65_reg[11]_0 ;
  wire \p_2_reg_65_reg[12]_0 ;
  wire \p_2_reg_65_reg[13]_0 ;
  wire \p_2_reg_65_reg[14]_0 ;
  wire \p_2_reg_65_reg[1]_0 ;
  wire \p_2_reg_65_reg[2]_0 ;
  wire \p_2_reg_65_reg[3]_0 ;
  wire \p_2_reg_65_reg[4]_0 ;
  wire \p_2_reg_65_reg[5]_0 ;
  wire \p_2_reg_65_reg[6]_0 ;
  wire \p_2_reg_65_reg[7]_0 ;
  wire \p_2_reg_65_reg[8]_0 ;
  wire \p_2_reg_65_reg[9]_0 ;
  wire start_for_ResizeStream_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__21_n_7;
  wire t_reg_88;
  wire \t_reg_88[0]_i_4__3_n_7 ;
  wire [14:0]t_reg_88_reg;
  wire \t_reg_88_reg[0]_i_3__3_n_10 ;
  wire \t_reg_88_reg[0]_i_3__3_n_11 ;
  wire \t_reg_88_reg[0]_i_3__3_n_12 ;
  wire \t_reg_88_reg[0]_i_3__3_n_13 ;
  wire \t_reg_88_reg[0]_i_3__3_n_14 ;
  wire \t_reg_88_reg[0]_i_3__3_n_7 ;
  wire \t_reg_88_reg[0]_i_3__3_n_8 ;
  wire \t_reg_88_reg[0]_i_3__3_n_9 ;
  wire \t_reg_88_reg[12]_i_1__3_n_10 ;
  wire \t_reg_88_reg[12]_i_1__3_n_12 ;
  wire \t_reg_88_reg[12]_i_1__3_n_13 ;
  wire \t_reg_88_reg[12]_i_1__3_n_14 ;
  wire \t_reg_88_reg[12]_i_1__3_n_9 ;
  wire \t_reg_88_reg[4]_i_1__3_n_10 ;
  wire \t_reg_88_reg[4]_i_1__3_n_11 ;
  wire \t_reg_88_reg[4]_i_1__3_n_12 ;
  wire \t_reg_88_reg[4]_i_1__3_n_13 ;
  wire \t_reg_88_reg[4]_i_1__3_n_14 ;
  wire \t_reg_88_reg[4]_i_1__3_n_7 ;
  wire \t_reg_88_reg[4]_i_1__3_n_8 ;
  wire \t_reg_88_reg[4]_i_1__3_n_9 ;
  wire \t_reg_88_reg[8]_i_1__3_n_10 ;
  wire \t_reg_88_reg[8]_i_1__3_n_11 ;
  wire \t_reg_88_reg[8]_i_1__3_n_12 ;
  wire \t_reg_88_reg[8]_i_1__3_n_13 ;
  wire \t_reg_88_reg[8]_i_1__3_n_14 ;
  wire \t_reg_88_reg[8]_i_1__3_n_7 ;
  wire \t_reg_88_reg[8]_i_1__3_n_8 ;
  wire \t_reg_88_reg[8]_i_1__3_n_9 ;
  wire \tmp_reg_176[0]_i_1__3_n_7 ;
  wire \tmp_reg_176[0]_i_2__3_n_7 ;
  wire \tmp_reg_176[0]_i_3__3_n_7 ;
  wire \tmp_reg_176[0]_i_4__3_n_7 ;
  wire \tmp_reg_176[0]_i_5__3_n_7 ;
  wire \tmp_reg_176[0]_i_6__3_n_7 ;
  wire \tmp_reg_176[0]_i_7__3_n_7 ;
  wire \tmp_reg_176[0]_i_8__3_n_7 ;
  wire \tmp_reg_176[0]_i_9__3_n_7 ;
  wire \tmp_reg_176_reg[0]_0 ;
  wire [3:2]\NLW_o_reg_77_reg[0]_i_14__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_o_reg_77_reg[0]_i_14__3_O_UNCONNECTED ;
  wire [3:3]\NLW_o_reg_77_reg[28]_i_1__3_CO_UNCONNECTED ;
  wire [3:2]\NLW_t_reg_88_reg[12]_i_1__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_t_reg_88_reg[12]_i_1__3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000A20000000000)) 
    \SRL_SIG[0][7]_i_1__10 
       (.I0(cnv_48_V_V_full_n),
        .I1(\tmp_reg_176_reg[0]_0 ),
        .I2(cnv_47PRL_V_V_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\exitcond_reg_167_reg_n_7_[0] ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFFF57FF)) 
    \ap_CS_fsm[0]_i_1__24 
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(start_once_reg),
        .I2(start_for_ResizeStream_U0_full_n),
        .I3(StreamingDataWidthCo_4_U0_ap_start),
        .I4(Q),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hE0EEEEEE)) 
    \ap_CS_fsm[1]_i_1__24 
       (.I0(ap_NS_fsm18_out),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[1]_i_3__6_n_7 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \ap_CS_fsm[1]_i_2__20 
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(start_once_reg),
        .I2(start_for_ResizeStream_U0_full_n),
        .I3(StreamingDataWidthCo_4_U0_ap_start),
        .O(ap_NS_fsm18_out));
  LUT6 #(
    .INIT(64'hFBBBFBFB00000000)) 
    \ap_CS_fsm[1]_i_3__6 
       (.I0(\exitcond_reg_167_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(cnv_48_V_V_full_n),
        .I3(cnv_47PRL_V_V_empty_n),
        .I4(\tmp_reg_176_reg[0]_0 ),
        .I5(exitcond_fu_109_p2),
        .O(\ap_CS_fsm[1]_i_3__6_n_7 ));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[2]_i_1__25 
       (.I0(\ap_CS_fsm[2]_i_2__17_n_7 ),
        .I1(exitcond_fu_109_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h5575757555755575)) 
    \ap_CS_fsm[2]_i_2__17 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_167_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(cnv_48_V_V_full_n),
        .I4(cnv_47PRL_V_V_empty_n),
        .I5(\tmp_reg_176_reg[0]_0 ),
        .O(\ap_CS_fsm[2]_i_2__17_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ap_CS_fsm[2]_i_3__13 
       (.I0(\ap_CS_fsm[2]_i_4__10_n_7 ),
        .I1(\ap_CS_fsm[2]_i_5__9_n_7 ),
        .I2(\ap_CS_fsm[2]_i_6__8_n_7 ),
        .I3(t_reg_88_reg[4]),
        .I4(t_reg_88_reg[8]),
        .I5(t_reg_88_reg[0]),
        .O(exitcond_fu_109_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_4__10 
       (.I0(t_reg_88_reg[2]),
        .I1(t_reg_88_reg[1]),
        .I2(t_reg_88_reg[10]),
        .I3(t_reg_88_reg[5]),
        .O(\ap_CS_fsm[2]_i_4__10_n_7 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[2]_i_5__9 
       (.I0(t_reg_88_reg[9]),
        .I1(t_reg_88_reg[6]),
        .I2(t_reg_88_reg[13]),
        .I3(t_reg_88_reg[3]),
        .O(\ap_CS_fsm[2]_i_5__9_n_7 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[2]_i_6__8 
       (.I0(t_reg_88_reg[12]),
        .I1(t_reg_88_reg[11]),
        .I2(t_reg_88_reg[14]),
        .I3(t_reg_88_reg[7]),
        .O(\ap_CS_fsm[2]_i_6__8_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBBB00000)) 
    ap_enable_reg_pp0_iter0_i_1__21
       (.I0(\ap_CS_fsm[2]_i_2__17_n_7 ),
        .I1(exitcond_fu_109_p2),
        .I2(ap_NS_fsm18_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__21_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__21_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0C550C0000000000)) 
    ap_enable_reg_pp0_iter1_i_1__20
       (.I0(ap_NS_fsm18_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(exitcond_fu_109_p2),
        .I3(ap_enable_reg_pp0_iter1_i_2__15_n_7),
        .I4(ap_enable_reg_pp0_iter1_reg_n_7),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__20_n_7));
  LUT5 #(
    .INIT(32'hFFFFD0FF)) 
    ap_enable_reg_pp0_iter1_i_2__15
       (.I0(\tmp_reg_176_reg[0]_0 ),
        .I1(cnv_47PRL_V_V_empty_n),
        .I2(cnv_48_V_V_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\exitcond_reg_167_reg_n_7_[0] ),
        .O(ap_enable_reg_pp0_iter1_i_2__15_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__20_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_reg_167[0]_i_1__3 
       (.I0(\exitcond_reg_167_reg_n_7_[0] ),
        .I1(\ap_CS_fsm[2]_i_2__17_n_7 ),
        .I2(exitcond_fu_109_p2),
        .O(\exitcond_reg_167[0]_i_1__3_n_7 ));
  FDRE \exitcond_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_167[0]_i_1__3_n_7 ),
        .Q(\exitcond_reg_167_reg_n_7_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_7),
        .I1(int_ap_idle_reg),
        .I2(loadPCL_U0_ap_start),
        .I3(int_ap_idle_reg_0),
        .I4(CloneStreamOnce_U0_ap_start),
        .I5(int_ap_idle_reg_1),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    int_ap_idle_i_11
       (.I0(int_ap_idle_i_18_n_7),
        .I1(int_ap_idle_i_4_0),
        .I2(int_ap_idle_i_4_1),
        .I3(int_ap_idle_i_4_2),
        .I4(int_ap_idle_i_4_3),
        .I5(int_ap_idle_i_4_4),
        .O(int_ap_idle_i_11_n_7));
  LUT6 #(
    .INIT(64'h5700000000000000)) 
    int_ap_idle_i_18
       (.I0(StreamingDataWidthCo_4_U0_ap_start),
        .I1(start_for_ResizeStream_U0_full_n),
        .I2(start_once_reg),
        .I3(\ap_CS_fsm_reg_n_7_[0] ),
        .I4(int_ap_idle_i_11_0),
        .I5(int_ap_idle_i_11_1),
        .O(int_ap_idle_i_18_n_7));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    int_ap_idle_i_2
       (.I0(int_ap_idle_i_4_n_7),
        .I1(int_ap_idle_reg_2),
        .I2(int_ap_idle_reg_3),
        .I3(int_ap_idle_reg_4),
        .I4(int_ap_idle_reg_5),
        .I5(int_ap_idle_reg_6),
        .O(int_ap_idle_i_2_n_7));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    int_ap_idle_i_4
       (.I0(int_ap_idle_i_11_n_7),
        .I1(int_ap_idle_i_2_0),
        .I2(int_ap_idle_i_2_1),
        .I3(int_ap_idle_i_2_2),
        .I4(ResizeStream_U0_ap_start),
        .I5(int_ap_idle_i_2_3),
        .O(int_ap_idle_i_4_n_7));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__3
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_167_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(cnv_48_V_V_full_n),
        .I4(cnv_47PRL_V_V_empty_n),
        .I5(\tmp_reg_176_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hDFFFDFDFFFFFFFFF)) 
    internal_empty_n_i_2__4
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_reg_167_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(cnv_47PRL_V_V_empty_n),
        .I4(\tmp_reg_176_reg[0]_0 ),
        .I5(cnv_48_V_V_full_n),
        .O(\ap_CS_fsm_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    internal_full_n_i_2__28
       (.I0(cnv_47PRL_V_V_empty_n),
        .I1(\tmp_reg_176_reg[0]_0 ),
        .I2(StreamingDataWidthCo_4_U0_out_V_V_write),
        .I3(internal_full_n_reg),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    internal_full_n_i_3__29
       (.I0(cnv_47PRL_V_V_empty_n),
        .I1(internal_full_n_reg),
        .I2(StreamingDataWidthCo_4_U0_out_V_V_write),
        .I3(\tmp_reg_176_reg[0]_0 ),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o_reg_77[0]_i_12__3 
       (.I0(o_1_fu_127_p2[16]),
        .I1(o_1_fu_127_p2[22]),
        .I2(o_1_fu_127_p2[21]),
        .I3(o_1_fu_127_p2[5]),
        .O(\o_reg_77[0]_i_12__3_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o_reg_77[0]_i_17__0 
       (.I0(o_1_fu_127_p2[31]),
        .I1(o_1_fu_127_p2[10]),
        .I2(o_1_fu_127_p2[19]),
        .I3(o_1_fu_127_p2[3]),
        .O(\o_reg_77[0]_i_17__0_n_7 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \o_reg_77[0]_i_18__3 
       (.I0(o_1_fu_127_p2[7]),
        .I1(o_1_fu_127_p2[1]),
        .I2(o_reg_77_reg[0]),
        .I3(o_1_fu_127_p2[13]),
        .O(\o_reg_77[0]_i_18__3_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \o_reg_77[0]_i_19__3 
       (.I0(o_1_fu_127_p2[28]),
        .I1(o_1_fu_127_p2[8]),
        .I2(o_1_fu_127_p2[18]),
        .I3(o_1_fu_127_p2[20]),
        .O(\o_reg_77[0]_i_19__3_n_7 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \o_reg_77[0]_i_1__0 
       (.I0(\o_reg_77[0]_i_3__3_n_7 ),
        .I1(\o_reg_77[0]_i_4__3_n_7 ),
        .I2(\o_reg_77[0]_i_5__3_n_7 ),
        .I3(\o_reg_77[0]_i_6__3_n_7 ),
        .I4(o_reg_770),
        .I5(ap_NS_fsm18_out),
        .O(\o_reg_77[0]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \o_reg_77[0]_i_3__3 
       (.I0(o_1_fu_127_p2[23]),
        .I1(o_1_fu_127_p2[17]),
        .I2(o_1_fu_127_p2[15]),
        .I3(o_1_fu_127_p2[27]),
        .I4(\o_reg_77[0]_i_12__3_n_7 ),
        .O(\o_reg_77[0]_i_3__3_n_7 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \o_reg_77[0]_i_4__3 
       (.I0(o_1_fu_127_p2[11]),
        .I1(o_1_fu_127_p2[30]),
        .I2(o_1_fu_127_p2[2]),
        .I3(o_1_fu_127_p2[6]),
        .I4(\o_reg_77[0]_i_17__0_n_7 ),
        .O(\o_reg_77[0]_i_4__3_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \o_reg_77[0]_i_5__3 
       (.I0(o_1_fu_127_p2[9]),
        .I1(o_1_fu_127_p2[26]),
        .I2(o_1_fu_127_p2[25]),
        .I3(o_1_fu_127_p2[29]),
        .I4(\o_reg_77[0]_i_18__3_n_7 ),
        .O(\o_reg_77[0]_i_5__3_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \o_reg_77[0]_i_6__3 
       (.I0(o_1_fu_127_p2[14]),
        .I1(o_1_fu_127_p2[4]),
        .I2(o_1_fu_127_p2[12]),
        .I3(o_1_fu_127_p2[24]),
        .I4(\o_reg_77[0]_i_19__3_n_7 ),
        .O(\o_reg_77[0]_i_6__3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \o_reg_77[0]_i_7__0 
       (.I0(o_reg_77_reg[0]),
        .O(o_1_fu_127_p2[0]));
  FDRE \o_reg_77_reg[0] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2__3_n_14 ),
        .Q(o_reg_77_reg[0]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  CARRY4 \o_reg_77_reg[0]_i_10__3 
       (.CI(\o_reg_77_reg[0]_i_13__3_n_7 ),
        .CO({\o_reg_77_reg[0]_i_10__3_n_7 ,\o_reg_77_reg[0]_i_10__3_n_8 ,\o_reg_77_reg[0]_i_10__3_n_9 ,\o_reg_77_reg[0]_i_10__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[16:13]),
        .S(o_reg_77_reg[16:13]));
  CARRY4 \o_reg_77_reg[0]_i_11__0 
       (.CI(\o_reg_77_reg[0]_i_8__3_n_7 ),
        .CO({\o_reg_77_reg[0]_i_11__0_n_7 ,\o_reg_77_reg[0]_i_11__0_n_8 ,\o_reg_77_reg[0]_i_11__0_n_9 ,\o_reg_77_reg[0]_i_11__0_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[28:25]),
        .S(o_reg_77_reg[28:25]));
  CARRY4 \o_reg_77_reg[0]_i_13__3 
       (.CI(\o_reg_77_reg[0]_i_16__3_n_7 ),
        .CO({\o_reg_77_reg[0]_i_13__3_n_7 ,\o_reg_77_reg[0]_i_13__3_n_8 ,\o_reg_77_reg[0]_i_13__3_n_9 ,\o_reg_77_reg[0]_i_13__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[12:9]),
        .S(o_reg_77_reg[12:9]));
  CARRY4 \o_reg_77_reg[0]_i_14__3 
       (.CI(\o_reg_77_reg[0]_i_11__0_n_7 ),
        .CO({\NLW_o_reg_77_reg[0]_i_14__3_CO_UNCONNECTED [3:2],\o_reg_77_reg[0]_i_14__3_n_9 ,\o_reg_77_reg[0]_i_14__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_reg_77_reg[0]_i_14__3_O_UNCONNECTED [3],o_1_fu_127_p2[31:29]}),
        .S({1'b0,o_reg_77_reg[31:29]}));
  CARRY4 \o_reg_77_reg[0]_i_15__0 
       (.CI(1'b0),
        .CO({\o_reg_77_reg[0]_i_15__0_n_7 ,\o_reg_77_reg[0]_i_15__0_n_8 ,\o_reg_77_reg[0]_i_15__0_n_9 ,\o_reg_77_reg[0]_i_15__0_n_10 }),
        .CYINIT(o_reg_77_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[4:1]),
        .S(o_reg_77_reg[4:1]));
  CARRY4 \o_reg_77_reg[0]_i_16__3 
       (.CI(\o_reg_77_reg[0]_i_15__0_n_7 ),
        .CO({\o_reg_77_reg[0]_i_16__3_n_7 ,\o_reg_77_reg[0]_i_16__3_n_8 ,\o_reg_77_reg[0]_i_16__3_n_9 ,\o_reg_77_reg[0]_i_16__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[8:5]),
        .S(o_reg_77_reg[8:5]));
  CARRY4 \o_reg_77_reg[0]_i_2__3 
       (.CI(1'b0),
        .CO({\o_reg_77_reg[0]_i_2__3_n_7 ,\o_reg_77_reg[0]_i_2__3_n_8 ,\o_reg_77_reg[0]_i_2__3_n_9 ,\o_reg_77_reg[0]_i_2__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\o_reg_77_reg[0]_i_2__3_n_11 ,\o_reg_77_reg[0]_i_2__3_n_12 ,\o_reg_77_reg[0]_i_2__3_n_13 ,\o_reg_77_reg[0]_i_2__3_n_14 }),
        .S({o_reg_77_reg[3:1],o_1_fu_127_p2[0]}));
  CARRY4 \o_reg_77_reg[0]_i_8__3 
       (.CI(\o_reg_77_reg[0]_i_9__3_n_7 ),
        .CO({\o_reg_77_reg[0]_i_8__3_n_7 ,\o_reg_77_reg[0]_i_8__3_n_8 ,\o_reg_77_reg[0]_i_8__3_n_9 ,\o_reg_77_reg[0]_i_8__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[24:21]),
        .S(o_reg_77_reg[24:21]));
  CARRY4 \o_reg_77_reg[0]_i_9__3 
       (.CI(\o_reg_77_reg[0]_i_10__3_n_7 ),
        .CO({\o_reg_77_reg[0]_i_9__3_n_7 ,\o_reg_77_reg[0]_i_9__3_n_8 ,\o_reg_77_reg[0]_i_9__3_n_9 ,\o_reg_77_reg[0]_i_9__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(o_1_fu_127_p2[20:17]),
        .S(o_reg_77_reg[20:17]));
  FDRE \o_reg_77_reg[10] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1__3_n_12 ),
        .Q(o_reg_77_reg[10]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[11] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1__3_n_11 ),
        .Q(o_reg_77_reg[11]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[12] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1__3_n_14 ),
        .Q(o_reg_77_reg[12]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  CARRY4 \o_reg_77_reg[12]_i_1__3 
       (.CI(\o_reg_77_reg[8]_i_1__3_n_7 ),
        .CO({\o_reg_77_reg[12]_i_1__3_n_7 ,\o_reg_77_reg[12]_i_1__3_n_8 ,\o_reg_77_reg[12]_i_1__3_n_9 ,\o_reg_77_reg[12]_i_1__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[12]_i_1__3_n_11 ,\o_reg_77_reg[12]_i_1__3_n_12 ,\o_reg_77_reg[12]_i_1__3_n_13 ,\o_reg_77_reg[12]_i_1__3_n_14 }),
        .S(o_reg_77_reg[15:12]));
  FDRE \o_reg_77_reg[13] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1__3_n_13 ),
        .Q(o_reg_77_reg[13]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[14] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1__3_n_12 ),
        .Q(o_reg_77_reg[14]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[15] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[12]_i_1__3_n_11 ),
        .Q(o_reg_77_reg[15]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[16] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1__3_n_14 ),
        .Q(o_reg_77_reg[16]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  CARRY4 \o_reg_77_reg[16]_i_1__3 
       (.CI(\o_reg_77_reg[12]_i_1__3_n_7 ),
        .CO({\o_reg_77_reg[16]_i_1__3_n_7 ,\o_reg_77_reg[16]_i_1__3_n_8 ,\o_reg_77_reg[16]_i_1__3_n_9 ,\o_reg_77_reg[16]_i_1__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[16]_i_1__3_n_11 ,\o_reg_77_reg[16]_i_1__3_n_12 ,\o_reg_77_reg[16]_i_1__3_n_13 ,\o_reg_77_reg[16]_i_1__3_n_14 }),
        .S(o_reg_77_reg[19:16]));
  FDRE \o_reg_77_reg[17] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1__3_n_13 ),
        .Q(o_reg_77_reg[17]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[18] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1__3_n_12 ),
        .Q(o_reg_77_reg[18]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[19] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[16]_i_1__3_n_11 ),
        .Q(o_reg_77_reg[19]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[1] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2__3_n_13 ),
        .Q(o_reg_77_reg[1]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[20] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1__3_n_14 ),
        .Q(o_reg_77_reg[20]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  CARRY4 \o_reg_77_reg[20]_i_1__3 
       (.CI(\o_reg_77_reg[16]_i_1__3_n_7 ),
        .CO({\o_reg_77_reg[20]_i_1__3_n_7 ,\o_reg_77_reg[20]_i_1__3_n_8 ,\o_reg_77_reg[20]_i_1__3_n_9 ,\o_reg_77_reg[20]_i_1__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[20]_i_1__3_n_11 ,\o_reg_77_reg[20]_i_1__3_n_12 ,\o_reg_77_reg[20]_i_1__3_n_13 ,\o_reg_77_reg[20]_i_1__3_n_14 }),
        .S(o_reg_77_reg[23:20]));
  FDRE \o_reg_77_reg[21] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1__3_n_13 ),
        .Q(o_reg_77_reg[21]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[22] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1__3_n_12 ),
        .Q(o_reg_77_reg[22]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[23] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[20]_i_1__3_n_11 ),
        .Q(o_reg_77_reg[23]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[24] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1__3_n_14 ),
        .Q(o_reg_77_reg[24]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  CARRY4 \o_reg_77_reg[24]_i_1__3 
       (.CI(\o_reg_77_reg[20]_i_1__3_n_7 ),
        .CO({\o_reg_77_reg[24]_i_1__3_n_7 ,\o_reg_77_reg[24]_i_1__3_n_8 ,\o_reg_77_reg[24]_i_1__3_n_9 ,\o_reg_77_reg[24]_i_1__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[24]_i_1__3_n_11 ,\o_reg_77_reg[24]_i_1__3_n_12 ,\o_reg_77_reg[24]_i_1__3_n_13 ,\o_reg_77_reg[24]_i_1__3_n_14 }),
        .S(o_reg_77_reg[27:24]));
  FDRE \o_reg_77_reg[25] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1__3_n_13 ),
        .Q(o_reg_77_reg[25]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[26] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1__3_n_12 ),
        .Q(o_reg_77_reg[26]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[27] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[24]_i_1__3_n_11 ),
        .Q(o_reg_77_reg[27]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[28] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1__3_n_14 ),
        .Q(o_reg_77_reg[28]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  CARRY4 \o_reg_77_reg[28]_i_1__3 
       (.CI(\o_reg_77_reg[24]_i_1__3_n_7 ),
        .CO({\NLW_o_reg_77_reg[28]_i_1__3_CO_UNCONNECTED [3],\o_reg_77_reg[28]_i_1__3_n_8 ,\o_reg_77_reg[28]_i_1__3_n_9 ,\o_reg_77_reg[28]_i_1__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[28]_i_1__3_n_11 ,\o_reg_77_reg[28]_i_1__3_n_12 ,\o_reg_77_reg[28]_i_1__3_n_13 ,\o_reg_77_reg[28]_i_1__3_n_14 }),
        .S(o_reg_77_reg[31:28]));
  FDRE \o_reg_77_reg[29] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1__3_n_13 ),
        .Q(o_reg_77_reg[29]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[2] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2__3_n_12 ),
        .Q(o_reg_77_reg[2]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[30] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1__3_n_12 ),
        .Q(o_reg_77_reg[30]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[31] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[28]_i_1__3_n_11 ),
        .Q(o_reg_77_reg[31]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[3] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[0]_i_2__3_n_11 ),
        .Q(o_reg_77_reg[3]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[4] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1__3_n_14 ),
        .Q(o_reg_77_reg[4]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  CARRY4 \o_reg_77_reg[4]_i_1__3 
       (.CI(\o_reg_77_reg[0]_i_2__3_n_7 ),
        .CO({\o_reg_77_reg[4]_i_1__3_n_7 ,\o_reg_77_reg[4]_i_1__3_n_8 ,\o_reg_77_reg[4]_i_1__3_n_9 ,\o_reg_77_reg[4]_i_1__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[4]_i_1__3_n_11 ,\o_reg_77_reg[4]_i_1__3_n_12 ,\o_reg_77_reg[4]_i_1__3_n_13 ,\o_reg_77_reg[4]_i_1__3_n_14 }),
        .S(o_reg_77_reg[7:4]));
  FDRE \o_reg_77_reg[5] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1__3_n_13 ),
        .Q(o_reg_77_reg[5]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[6] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1__3_n_12 ),
        .Q(o_reg_77_reg[6]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[7] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[4]_i_1__3_n_11 ),
        .Q(o_reg_77_reg[7]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  FDRE \o_reg_77_reg[8] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1__3_n_14 ),
        .Q(o_reg_77_reg[8]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  CARRY4 \o_reg_77_reg[8]_i_1__3 
       (.CI(\o_reg_77_reg[4]_i_1__3_n_7 ),
        .CO({\o_reg_77_reg[8]_i_1__3_n_7 ,\o_reg_77_reg[8]_i_1__3_n_8 ,\o_reg_77_reg[8]_i_1__3_n_9 ,\o_reg_77_reg[8]_i_1__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_reg_77_reg[8]_i_1__3_n_11 ,\o_reg_77_reg[8]_i_1__3_n_12 ,\o_reg_77_reg[8]_i_1__3_n_13 ,\o_reg_77_reg[8]_i_1__3_n_14 }),
        .S(o_reg_77_reg[11:8]));
  FDRE \o_reg_77_reg[9] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\o_reg_77_reg[8]_i_1__3_n_13 ),
        .Q(o_reg_77_reg[9]),
        .R(\o_reg_77[0]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \p_2_reg_65[14]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(start_once_reg),
        .I2(start_for_ResizeStream_U0_full_n),
        .I3(StreamingDataWidthCo_4_U0_ap_start),
        .I4(StreamingDataWidthCo_4_U0_out_V_V_write),
        .O(\p_2_reg_65[14]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'h7474744444444444)) 
    \p_2_reg_65[22]_i_1__0 
       (.I0(\tmp_reg_176_reg[0]_0 ),
        .I1(StreamingDataWidthCo_4_U0_out_V_V_write),
        .I2(\ap_CS_fsm_reg_n_7_[0] ),
        .I3(start_once_reg),
        .I4(start_for_ResizeStream_U0_full_n),
        .I5(StreamingDataWidthCo_4_U0_ap_start),
        .O(\p_2_reg_65[22]_i_1__0_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFA800)) 
    \p_2_reg_65[22]_i_2__0 
       (.I0(StreamingDataWidthCo_4_U0_ap_start),
        .I1(start_for_ResizeStream_U0_full_n),
        .I2(start_once_reg),
        .I3(\ap_CS_fsm_reg_n_7_[0] ),
        .I4(StreamingDataWidthCo_4_U0_out_V_V_write),
        .O(\p_2_reg_65[22]_i_2__0_n_7 ));
  LUT6 #(
    .INIT(64'h0000D00000000000)) 
    \p_2_reg_65[22]_i_4__0 
       (.I0(\tmp_reg_176_reg[0]_0 ),
        .I1(cnv_47PRL_V_V_empty_n),
        .I2(cnv_48_V_V_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(\exitcond_reg_167_reg_n_7_[0] ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(StreamingDataWidthCo_4_U0_out_V_V_write));
  FDRE \p_2_reg_65_reg[0] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(\p_2_reg_65_reg[0]_0 ),
        .Q(p_2_reg_65[0]),
        .R(\p_2_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[10] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(\p_2_reg_65_reg[10]_0 ),
        .Q(p_2_reg_65[10]),
        .R(\p_2_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[11] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(\p_2_reg_65_reg[11]_0 ),
        .Q(p_2_reg_65[11]),
        .R(\p_2_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[12] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(\p_2_reg_65_reg[12]_0 ),
        .Q(p_2_reg_65[12]),
        .R(\p_2_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[13] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(\p_2_reg_65_reg[13]_0 ),
        .Q(p_2_reg_65[13]),
        .R(\p_2_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[14] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(\p_2_reg_65_reg[14]_0 ),
        .Q(p_2_reg_65[14]),
        .R(\p_2_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[15] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(cnv_47PRL_V_V_dout[0]),
        .Q(p_2_reg_65[15]),
        .R(\p_2_reg_65[22]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[16] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(cnv_47PRL_V_V_dout[1]),
        .Q(p_2_reg_65[16]),
        .R(\p_2_reg_65[22]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[17] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(cnv_47PRL_V_V_dout[2]),
        .Q(p_2_reg_65[17]),
        .R(\p_2_reg_65[22]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[18] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(cnv_47PRL_V_V_dout[3]),
        .Q(p_2_reg_65[18]),
        .R(\p_2_reg_65[22]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[19] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(cnv_47PRL_V_V_dout[4]),
        .Q(p_2_reg_65[19]),
        .R(\p_2_reg_65[22]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[1] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(\p_2_reg_65_reg[1]_0 ),
        .Q(p_2_reg_65[1]),
        .R(\p_2_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[20] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(cnv_47PRL_V_V_dout[5]),
        .Q(p_2_reg_65[20]),
        .R(\p_2_reg_65[22]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[21] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(cnv_47PRL_V_V_dout[6]),
        .Q(p_2_reg_65[21]),
        .R(\p_2_reg_65[22]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[22] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(cnv_47PRL_V_V_dout[7]),
        .Q(p_2_reg_65[22]),
        .R(\p_2_reg_65[22]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[2] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(\p_2_reg_65_reg[2]_0 ),
        .Q(p_2_reg_65[2]),
        .R(\p_2_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[3] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(\p_2_reg_65_reg[3]_0 ),
        .Q(p_2_reg_65[3]),
        .R(\p_2_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[4] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(\p_2_reg_65_reg[4]_0 ),
        .Q(p_2_reg_65[4]),
        .R(\p_2_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[5] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(\p_2_reg_65_reg[5]_0 ),
        .Q(p_2_reg_65[5]),
        .R(\p_2_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[6] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(\p_2_reg_65_reg[6]_0 ),
        .Q(p_2_reg_65[6]),
        .R(\p_2_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[7] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(\p_2_reg_65_reg[7]_0 ),
        .Q(p_2_reg_65[7]),
        .R(\p_2_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[8] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(\p_2_reg_65_reg[8]_0 ),
        .Q(p_2_reg_65[8]),
        .R(\p_2_reg_65[14]_i_1__0_n_7 ));
  FDRE \p_2_reg_65_reg[9] 
       (.C(ap_clk),
        .CE(\p_2_reg_65[22]_i_2__0_n_7 ),
        .D(\p_2_reg_65_reg[9]_0 ),
        .Q(p_2_reg_65[9]),
        .R(\p_2_reg_65[14]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__21
       (.I0(Q),
        .I1(start_once_reg),
        .I2(start_for_ResizeStream_U0_full_n),
        .I3(StreamingDataWidthCo_4_U0_ap_start),
        .O(start_once_reg_i_1__21_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__21_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \t_reg_88[0]_i_1__0 
       (.I0(StreamingDataWidthCo_4_U0_ap_start),
        .I1(start_for_ResizeStream_U0_full_n),
        .I2(start_once_reg),
        .I3(\ap_CS_fsm_reg_n_7_[0] ),
        .I4(o_reg_770),
        .O(t_reg_88));
  LUT3 #(
    .INIT(8'h10)) 
    \t_reg_88[0]_i_2__3 
       (.I0(\ap_CS_fsm[2]_i_2__17_n_7 ),
        .I1(exitcond_fu_109_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(o_reg_770));
  LUT1 #(
    .INIT(2'h1)) 
    \t_reg_88[0]_i_4__3 
       (.I0(t_reg_88_reg[0]),
        .O(\t_reg_88[0]_i_4__3_n_7 ));
  FDRE \t_reg_88_reg[0] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3__3_n_14 ),
        .Q(t_reg_88_reg[0]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[0]_i_3__3 
       (.CI(1'b0),
        .CO({\t_reg_88_reg[0]_i_3__3_n_7 ,\t_reg_88_reg[0]_i_3__3_n_8 ,\t_reg_88_reg[0]_i_3__3_n_9 ,\t_reg_88_reg[0]_i_3__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_reg_88_reg[0]_i_3__3_n_11 ,\t_reg_88_reg[0]_i_3__3_n_12 ,\t_reg_88_reg[0]_i_3__3_n_13 ,\t_reg_88_reg[0]_i_3__3_n_14 }),
        .S({t_reg_88_reg[3:1],\t_reg_88[0]_i_4__3_n_7 }));
  FDRE \t_reg_88_reg[10] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1__3_n_12 ),
        .Q(t_reg_88_reg[10]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[11] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1__3_n_11 ),
        .Q(t_reg_88_reg[11]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[12] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[12]_i_1__3_n_14 ),
        .Q(t_reg_88_reg[12]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[12]_i_1__3 
       (.CI(\t_reg_88_reg[8]_i_1__3_n_7 ),
        .CO({\NLW_t_reg_88_reg[12]_i_1__3_CO_UNCONNECTED [3:2],\t_reg_88_reg[12]_i_1__3_n_9 ,\t_reg_88_reg[12]_i_1__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_t_reg_88_reg[12]_i_1__3_O_UNCONNECTED [3],\t_reg_88_reg[12]_i_1__3_n_12 ,\t_reg_88_reg[12]_i_1__3_n_13 ,\t_reg_88_reg[12]_i_1__3_n_14 }),
        .S({1'b0,t_reg_88_reg[14:12]}));
  FDRE \t_reg_88_reg[13] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[12]_i_1__3_n_13 ),
        .Q(t_reg_88_reg[13]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[14] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[12]_i_1__3_n_12 ),
        .Q(t_reg_88_reg[14]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[1] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3__3_n_13 ),
        .Q(t_reg_88_reg[1]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[2] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3__3_n_12 ),
        .Q(t_reg_88_reg[2]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[3] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[0]_i_3__3_n_11 ),
        .Q(t_reg_88_reg[3]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[4] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1__3_n_14 ),
        .Q(t_reg_88_reg[4]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[4]_i_1__3 
       (.CI(\t_reg_88_reg[0]_i_3__3_n_7 ),
        .CO({\t_reg_88_reg[4]_i_1__3_n_7 ,\t_reg_88_reg[4]_i_1__3_n_8 ,\t_reg_88_reg[4]_i_1__3_n_9 ,\t_reg_88_reg[4]_i_1__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_88_reg[4]_i_1__3_n_11 ,\t_reg_88_reg[4]_i_1__3_n_12 ,\t_reg_88_reg[4]_i_1__3_n_13 ,\t_reg_88_reg[4]_i_1__3_n_14 }),
        .S(t_reg_88_reg[7:4]));
  FDRE \t_reg_88_reg[5] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1__3_n_13 ),
        .Q(t_reg_88_reg[5]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[6] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1__3_n_12 ),
        .Q(t_reg_88_reg[6]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[7] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[4]_i_1__3_n_11 ),
        .Q(t_reg_88_reg[7]),
        .R(t_reg_88));
  FDRE \t_reg_88_reg[8] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1__3_n_14 ),
        .Q(t_reg_88_reg[8]),
        .R(t_reg_88));
  CARRY4 \t_reg_88_reg[8]_i_1__3 
       (.CI(\t_reg_88_reg[4]_i_1__3_n_7 ),
        .CO({\t_reg_88_reg[8]_i_1__3_n_7 ,\t_reg_88_reg[8]_i_1__3_n_8 ,\t_reg_88_reg[8]_i_1__3_n_9 ,\t_reg_88_reg[8]_i_1__3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg_88_reg[8]_i_1__3_n_11 ,\t_reg_88_reg[8]_i_1__3_n_12 ,\t_reg_88_reg[8]_i_1__3_n_13 ,\t_reg_88_reg[8]_i_1__3_n_14 }),
        .S(t_reg_88_reg[11:8]));
  FDRE \t_reg_88_reg[9] 
       (.C(ap_clk),
        .CE(o_reg_770),
        .D(\t_reg_88_reg[8]_i_1__3_n_13 ),
        .Q(t_reg_88_reg[9]),
        .R(t_reg_88));
  LUT5 #(
    .INIT(32'hE0E0E0F1)) 
    \tmp_reg_176[0]_i_1__3 
       (.I0(\ap_CS_fsm[2]_i_2__17_n_7 ),
        .I1(exitcond_fu_109_p2),
        .I2(\tmp_reg_176_reg[0]_0 ),
        .I3(\tmp_reg_176[0]_i_2__3_n_7 ),
        .I4(\tmp_reg_176[0]_i_3__3_n_7 ),
        .O(\tmp_reg_176[0]_i_1__3_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_reg_176[0]_i_2__3 
       (.I0(\tmp_reg_176[0]_i_4__3_n_7 ),
        .I1(o_reg_77_reg[20]),
        .I2(o_reg_77_reg[8]),
        .I3(o_reg_77_reg[13]),
        .I4(o_reg_77_reg[11]),
        .I5(\tmp_reg_176[0]_i_5__3_n_7 ),
        .O(\tmp_reg_176[0]_i_2__3_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_reg_176[0]_i_3__3 
       (.I0(\tmp_reg_176[0]_i_6__3_n_7 ),
        .I1(o_reg_77_reg[29]),
        .I2(o_reg_77_reg[3]),
        .I3(o_reg_77_reg[15]),
        .I4(o_reg_77_reg[5]),
        .I5(\tmp_reg_176[0]_i_7__3_n_7 ),
        .O(\tmp_reg_176[0]_i_3__3_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_4__3 
       (.I0(o_reg_77_reg[16]),
        .I1(o_reg_77_reg[10]),
        .I2(o_reg_77_reg[26]),
        .I3(o_reg_77_reg[4]),
        .O(\tmp_reg_176[0]_i_4__3_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_reg_176[0]_i_5__3 
       (.I0(o_reg_77_reg[17]),
        .I1(o_reg_77_reg[23]),
        .I2(o_reg_77_reg[2]),
        .I3(o_reg_77_reg[28]),
        .I4(\tmp_reg_176[0]_i_8__3_n_7 ),
        .O(\tmp_reg_176[0]_i_5__3_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_6__3 
       (.I0(o_reg_77_reg[31]),
        .I1(o_reg_77_reg[24]),
        .I2(o_reg_77_reg[27]),
        .I3(o_reg_77_reg[0]),
        .O(\tmp_reg_176[0]_i_6__3_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_reg_176[0]_i_7__3 
       (.I0(o_reg_77_reg[7]),
        .I1(o_reg_77_reg[22]),
        .I2(o_reg_77_reg[19]),
        .I3(o_reg_77_reg[25]),
        .I4(\tmp_reg_176[0]_i_9__3_n_7 ),
        .O(\tmp_reg_176[0]_i_7__3_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_8__3 
       (.I0(o_reg_77_reg[18]),
        .I1(o_reg_77_reg[14]),
        .I2(o_reg_77_reg[12]),
        .I3(o_reg_77_reg[6]),
        .O(\tmp_reg_176[0]_i_8__3_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_176[0]_i_9__3 
       (.I0(o_reg_77_reg[30]),
        .I1(o_reg_77_reg[9]),
        .I2(o_reg_77_reg[21]),
        .I3(o_reg_77_reg[1]),
        .O(\tmp_reg_176[0]_i_9__3_n_7 ));
  FDRE \tmp_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_176[0]_i_1__3_n_7 ),
        .Q(\tmp_reg_176_reg[0]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_JfO
   (DOADO,
    D,
    \ch_reg_106_reg[1] ,
    \ch_reg_106_reg[5] ,
    \tmp_25_reg_290_reg[0] ,
    ap_clk,
    E,
    DIBDI,
    ram_reg,
    Q,
    cnv_40_V_V_full_n,
    ram_reg_0,
    \ap_CS_fsm_reg[2] ,
    CO,
    ram_reg_1,
    exitcond_flatten_reg_267,
    cnv_39_V_V_empty_n,
    ap_enable_reg_pp1_iter0,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ap_enable_reg_pp2_iter0,
    ram_reg_5);
  output [7:0]DOADO;
  output [7:0]D;
  output \ch_reg_106_reg[1] ;
  output \ch_reg_106_reg[5] ;
  output \tmp_25_reg_290_reg[0] ;
  input ap_clk;
  input [0:0]E;
  input [7:0]DIBDI;
  input ram_reg;
  input [2:0]Q;
  input cnv_40_V_V_full_n;
  input ram_reg_0;
  input [7:0]\ap_CS_fsm_reg[2] ;
  input [0:0]CO;
  input ram_reg_1;
  input exitcond_flatten_reg_267;
  input cnv_39_V_V_empty_n;
  input ap_enable_reg_pp1_iter0;
  input [6:0]ram_reg_2;
  input [6:0]ram_reg_3;
  input [6:0]ram_reg_4;
  input ap_enable_reg_pp2_iter0;
  input [6:0]ram_reg_5;

  wire [0:0]CO;
  wire [7:0]D;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp2_iter0;
  wire \ch_reg_106_reg[1] ;
  wire \ch_reg_106_reg[5] ;
  wire cnv_39_V_V_empty_n;
  wire cnv_40_V_V_full_n;
  wire exitcond_flatten_reg_267;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [6:0]ram_reg_2;
  wire [6:0]ram_reg_3;
  wire [6:0]ram_reg_4;
  wire [6:0]ram_reg_5;
  wire \tmp_25_reg_290_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_JfO_ram StreamingMaxPool_JfO_ram_U
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .DOADO(DOADO),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .\ch_reg_106_reg[1] (\ch_reg_106_reg[1] ),
        .\ch_reg_106_reg[5] (\ch_reg_106_reg[5] ),
        .cnv_39_V_V_empty_n(cnv_39_V_V_empty_n),
        .cnv_40_V_V_full_n(cnv_40_V_V_full_n),
        .exitcond_flatten_reg_267(exitcond_flatten_reg_267),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .\tmp_25_reg_290_reg[0] (\tmp_25_reg_290_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_JfO_ram
   (DOADO,
    D,
    \ch_reg_106_reg[1] ,
    \ch_reg_106_reg[5] ,
    \tmp_25_reg_290_reg[0] ,
    ap_clk,
    E,
    DIBDI,
    ram_reg_0,
    Q,
    cnv_40_V_V_full_n,
    ram_reg_1,
    \ap_CS_fsm_reg[2] ,
    CO,
    ram_reg_2,
    exitcond_flatten_reg_267,
    cnv_39_V_V_empty_n,
    ap_enable_reg_pp1_iter0,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ap_enable_reg_pp2_iter0,
    ram_reg_6);
  output [7:0]DOADO;
  output [7:0]D;
  output \ch_reg_106_reg[1] ;
  output \ch_reg_106_reg[5] ;
  output \tmp_25_reg_290_reg[0] ;
  input ap_clk;
  input [0:0]E;
  input [7:0]DIBDI;
  input ram_reg_0;
  input [2:0]Q;
  input cnv_40_V_V_full_n;
  input ram_reg_1;
  input [7:0]\ap_CS_fsm_reg[2] ;
  input [0:0]CO;
  input ram_reg_2;
  input exitcond_flatten_reg_267;
  input cnv_39_V_V_empty_n;
  input ap_enable_reg_pp1_iter0;
  input [6:0]ram_reg_3;
  input [6:0]ram_reg_4;
  input [6:0]ram_reg_5;
  input ap_enable_reg_pp2_iter0;
  input [6:0]ram_reg_6;

  wire [0:0]CO;
  wire [7:0]D;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp2_iter0;
  wire [6:0]buf_0_V_address0;
  wire [6:0]buf_0_V_address1;
  wire buf_0_V_ce0;
  wire buf_0_V_ce1;
  wire buf_0_V_we0;
  wire buf_0_V_we1;
  wire \ch_reg_106_reg[1] ;
  wire \ch_reg_106_reg[5] ;
  wire cnv_39_V_V_empty_n;
  wire cnv_40_V_V_full_n;
  wire exitcond_flatten_reg_267;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [6:0]ram_reg_3;
  wire [6:0]ram_reg_4;
  wire [6:0]ram_reg_5;
  wire [6:0]ram_reg_6;
  wire ram_reg_i_28__5_n_7;
  wire ram_reg_i_29__5_n_7;
  wire ram_reg_i_31__5_n_7;
  wire \tmp_25_reg_290_reg[0] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[2]_i_2__10 
       (.I0(\ap_CS_fsm_reg[2] [5]),
        .I1(\ap_CS_fsm_reg[2] [4]),
        .I2(\ap_CS_fsm_reg[2] [7]),
        .I3(\ap_CS_fsm_reg[2] [6]),
        .O(\ch_reg_106_reg[5] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,buf_0_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,buf_0_V_address1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_0_V_ce0),
        .ENBWREN(buf_0_V_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(E),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({buf_0_V_we0,buf_0_V_we0}),
        .WEBWE({1'b0,1'b0,buf_0_V_we1,buf_0_V_we1}));
  LUT6 #(
    .INIT(64'hF780FFFFF7800000)) 
    ram_reg_i_10__8
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[1]),
        .I2(ram_reg_3[0]),
        .I3(\ap_CS_fsm_reg[2] [0]),
        .I4(ram_reg_i_31__5_n_7),
        .I5(ram_reg_4[0]),
        .O(buf_0_V_address0[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_11__3
       (.I0(ram_reg_5[6]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[2]),
        .I3(ram_reg_6[6]),
        .O(buf_0_V_address1[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_12__6
       (.I0(ram_reg_5[5]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[2]),
        .I3(ram_reg_6[5]),
        .O(buf_0_V_address1[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_13__5
       (.I0(ram_reg_5[4]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[2]),
        .I3(ram_reg_6[4]),
        .O(buf_0_V_address1[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_14__4
       (.I0(ram_reg_5[3]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[2]),
        .I3(ram_reg_6[3]),
        .O(buf_0_V_address1[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_15__5
       (.I0(ram_reg_5[2]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[2]),
        .I3(ram_reg_6[2]),
        .O(buf_0_V_address1[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_16__4
       (.I0(ram_reg_5[1]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[2]),
        .I3(ram_reg_6[1]),
        .O(buf_0_V_address1[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_17__5
       (.I0(ram_reg_5[0]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q[2]),
        .I3(ram_reg_6[0]),
        .O(buf_0_V_address1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAAAAAA)) 
    ram_reg_i_1__13
       (.I0(Q[0]),
        .I1(ram_reg_1),
        .I2(cnv_40_V_V_full_n),
        .I3(Q[2]),
        .I4(ram_reg_0),
        .I5(ram_reg_i_28__5_n_7),
        .O(buf_0_V_ce0));
  LUT5 #(
    .INIT(32'h0080FFFF)) 
    ram_reg_i_26__4
       (.I0(ram_reg_0),
        .I1(Q[2]),
        .I2(cnv_40_V_V_full_n),
        .I3(ram_reg_1),
        .I4(\ch_reg_106_reg[1] ),
        .O(buf_0_V_we0));
  LUT5 #(
    .INIT(32'h80808000)) 
    ram_reg_i_27__5
       (.I0(CO),
        .I1(ram_reg_2),
        .I2(Q[1]),
        .I3(exitcond_flatten_reg_267),
        .I4(cnv_39_V_V_empty_n),
        .O(buf_0_V_we1));
  LUT5 #(
    .INIT(32'hFD000000)) 
    ram_reg_i_28__5
       (.I0(ram_reg_2),
        .I1(cnv_39_V_V_empty_n),
        .I2(exitcond_flatten_reg_267),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(ram_reg_i_28__5_n_7));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_29__5
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(Q[2]),
        .O(ram_reg_i_29__5_n_7));
  LUT6 #(
    .INIT(64'hE000FFFFE000E000)) 
    ram_reg_i_2__9
       (.I0(cnv_39_V_V_empty_n),
        .I1(exitcond_flatten_reg_267),
        .I2(ram_reg_2),
        .I3(Q[1]),
        .I4(ram_reg_i_29__5_n_7),
        .I5(\tmp_25_reg_290_reg[0] ),
        .O(buf_0_V_ce1));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_i_30__4
       (.I0(ram_reg_1),
        .I1(cnv_40_V_V_full_n),
        .I2(ram_reg_0),
        .O(\tmp_25_reg_290_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_31__5
       (.I0(ram_reg_0),
        .I1(Q[2]),
        .O(ram_reg_i_31__5_n_7));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    ram_reg_i_32__5
       (.I0(\ch_reg_106_reg[5] ),
        .I1(\ap_CS_fsm_reg[2] [1]),
        .I2(\ap_CS_fsm_reg[2] [0]),
        .I3(\ap_CS_fsm_reg[2] [3]),
        .I4(\ap_CS_fsm_reg[2] [2]),
        .I5(Q[0]),
        .O(\ch_reg_106_reg[1] ));
  LUT6 #(
    .INIT(64'hF780FFFFF7800000)) 
    ram_reg_i_4__9
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[1]),
        .I2(ram_reg_3[6]),
        .I3(\ap_CS_fsm_reg[2] [6]),
        .I4(ram_reg_i_31__5_n_7),
        .I5(ram_reg_4[6]),
        .O(buf_0_V_address0[6]));
  LUT6 #(
    .INIT(64'hF780FFFFF7800000)) 
    ram_reg_i_5__9
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[1]),
        .I2(ram_reg_3[5]),
        .I3(\ap_CS_fsm_reg[2] [5]),
        .I4(ram_reg_i_31__5_n_7),
        .I5(ram_reg_4[5]),
        .O(buf_0_V_address0[5]));
  LUT6 #(
    .INIT(64'hF780FFFFF7800000)) 
    ram_reg_i_6__9
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[1]),
        .I2(ram_reg_3[4]),
        .I3(\ap_CS_fsm_reg[2] [4]),
        .I4(ram_reg_i_31__5_n_7),
        .I5(ram_reg_4[4]),
        .O(buf_0_V_address0[4]));
  LUT6 #(
    .INIT(64'hF780FFFFF7800000)) 
    ram_reg_i_7__9
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[1]),
        .I2(ram_reg_3[3]),
        .I3(\ap_CS_fsm_reg[2] [3]),
        .I4(ram_reg_i_31__5_n_7),
        .I5(ram_reg_4[3]),
        .O(buf_0_V_address0[3]));
  LUT6 #(
    .INIT(64'hF780FFFFF7800000)) 
    ram_reg_i_8__9
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[1]),
        .I2(ram_reg_3[2]),
        .I3(\ap_CS_fsm_reg[2] [2]),
        .I4(ram_reg_i_31__5_n_7),
        .I5(ram_reg_4[2]),
        .O(buf_0_V_address0[2]));
  LUT6 #(
    .INIT(64'hF780FFFFF7800000)) 
    ram_reg_i_9__8
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[1]),
        .I2(ram_reg_3[1]),
        .I3(\ap_CS_fsm_reg[2] [1]),
        .I4(ram_reg_i_31__5_n_7),
        .I5(ram_reg_4[1]),
        .O(buf_0_V_address0[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Pre
   (DOADO,
    D,
    E,
    start_once_reg,
    \tmp_25_reg_290_reg[0]_0 ,
    \xp_reg_117_reg[1]_0 ,
    internal_empty_n_reg,
    mOutPtr110_out,
    mOutPtr110_out_0,
    ap_enable_reg_pp2_iter1_reg_0,
    \ap_CS_fsm_reg[0]_0 ,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_clk,
    DIBDI,
    ap_rst_n_inv,
    ap_rst_n,
    start_for_Conv1DBuffer_new405_U0_full_n,
    StreamingMaxPool_Pre_U0_ap_start,
    cnv_40_V_V_full_n,
    cnv_39_V_V_empty_n,
    CO,
    \ap_CS_fsm_reg[6]_0 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    StreamingDataWidthCo_2_U0_out_V_V_write,
    cnv_39_V_V_full_n,
    Conv1DBuffer_new405_U0_in_V_V_read,
    cnv_40_V_V_empty_n,
    int_ap_idle_i_11,
    Q);
  output [7:0]DOADO;
  output [7:0]D;
  output [0:0]E;
  output start_once_reg;
  output \tmp_25_reg_290_reg[0]_0 ;
  output \xp_reg_117_reg[1]_0 ;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output mOutPtr110_out_0;
  output ap_enable_reg_pp2_iter1_reg_0;
  output \ap_CS_fsm_reg[0]_0 ;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  input ap_clk;
  input [7:0]DIBDI;
  input ap_rst_n_inv;
  input ap_rst_n;
  input start_for_Conv1DBuffer_new405_U0_full_n;
  input StreamingMaxPool_Pre_U0_ap_start;
  input cnv_40_V_V_full_n;
  input cnv_39_V_V_empty_n;
  input [0:0]CO;
  input \ap_CS_fsm_reg[6]_0 ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input StreamingDataWidthCo_2_U0_out_V_V_write;
  input cnv_39_V_V_full_n;
  input Conv1DBuffer_new405_U0_in_V_V_read;
  input cnv_40_V_V_empty_n;
  input int_ap_idle_i_11;
  input [0:0]Q;

  wire [0:0]CO;
  wire Conv1DBuffer_new405_U0_in_V_V_read;
  wire [7:0]D;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [0:0]Q;
  wire StreamingDataWidthCo_2_U0_out_V_V_write;
  wire StreamingMaxPool_Pre_U0_ap_start;
  wire \ap_CS_fsm[4]_i_2__2_n_7 ;
  wire \ap_CS_fsm[4]_i_3__2_n_7 ;
  wire \ap_CS_fsm[5]_i_2_n_7 ;
  wire \ap_CS_fsm[7]_i_2_n_7 ;
  wire \ap_CS_fsm[7]_i_3_n_7 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_7_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire [7:0]ap_NS_fsm;
  wire ap_NS_fsm120_out;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__0_n_7;
  wire ap_enable_reg_pp1_iter0_i_2_n_7;
  wire ap_enable_reg_pp1_iter1_i_1__3_n_7;
  wire ap_enable_reg_pp1_iter1_reg_n_7;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1__0_n_7;
  wire ap_enable_reg_pp2_iter0_i_2_n_7;
  wire ap_enable_reg_pp2_iter1_i_1__0_n_7;
  wire ap_enable_reg_pp2_iter1_reg_0;
  wire ap_enable_reg_pp2_iter1_reg_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_0_V_U_n_23;
  wire buf_0_V_U_n_24;
  wire buf_0_V_U_n_25;
  wire [6:0]buf_0_V_addr_1_reg_299;
  wire buf_0_V_addr_1_reg_2990;
  wire [6:0]buf_0_V_addr_2_reg_276;
  wire buf_0_V_addr_2_reg_2760;
  wire [6:0]ch4_reg_139;
  wire ch4_reg_1390;
  wire \ch4_reg_139[6]_i_4_n_7 ;
  wire \ch4_reg_139[6]_i_5_n_7 ;
  wire \ch4_reg_139[6]_i_6_n_7 ;
  wire \ch4_reg_139[6]_i_7_n_7 ;
  wire ch6_reg_1500;
  wire \ch6_reg_150[7]_i_3_n_7 ;
  wire [6:0]ch6_reg_150_reg__0;
  wire [7:7]ch6_reg_150_reg__0__0;
  wire [7:0]ch_1_fu_167_p2;
  wire [7:0]ch_2_fu_239_p2;
  wire [6:0]ch_3_fu_221_p2;
  wire ch_reg_106;
  wire \ch_reg_106[7]_i_4_n_7 ;
  wire [7:0]ch_reg_106_reg__0;
  wire cnv_39_V_V_empty_n;
  wire cnv_39_V_V_full_n;
  wire cnv_40_V_V_empty_n;
  wire cnv_40_V_V_full_n;
  wire exitcond_flatten_reg_267;
  wire \exitcond_flatten_reg_267[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_128[0]_i_2_n_7 ;
  wire [11:0]indvar_flatten_reg_128_reg;
  wire \indvar_flatten_reg_128_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_128_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_reg_128_reg[0]_i_1_n_12 ;
  wire \indvar_flatten_reg_128_reg[0]_i_1_n_13 ;
  wire \indvar_flatten_reg_128_reg[0]_i_1_n_14 ;
  wire \indvar_flatten_reg_128_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_128_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_128_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_128_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_128_reg[4]_i_1_n_11 ;
  wire \indvar_flatten_reg_128_reg[4]_i_1_n_12 ;
  wire \indvar_flatten_reg_128_reg[4]_i_1_n_13 ;
  wire \indvar_flatten_reg_128_reg[4]_i_1_n_14 ;
  wire \indvar_flatten_reg_128_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_128_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_128_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_128_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_128_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_128_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_128_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_128_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_128_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_128_reg[8]_i_1_n_9 ;
  wire int_ap_idle_i_11;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_0_in1_in;
  wire start_for_Conv1DBuffer_new405_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__13_n_7;
  wire \tmp_25_reg_290[0]_i_1_n_7 ;
  wire \tmp_25_reg_290_reg[0]_0 ;
  wire [7:0]xp_1_fu_184_p2;
  wire [7:0]xp_1_reg_262;
  wire \xp_1_reg_262[7]_i_2_n_7 ;
  wire [7:0]xp_reg_117;
  wire \xp_reg_117_reg[1]_0 ;
  wire [3:3]\NLW_indvar_flatten_reg_128_reg[8]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h02AAFFFF)) 
    \ap_CS_fsm[0]_i_1__16 
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new405_U0_full_n),
        .I3(StreamingMaxPool_Pre_U0_ap_start),
        .I4(\xp_reg_117_reg[1]_0 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\ap_CS_fsm[4]_i_3__2_n_7 ),
        .I1(xp_reg_117[1]),
        .I2(xp_reg_117[0]),
        .I3(xp_reg_117[3]),
        .I4(xp_reg_117[2]),
        .I5(ap_CS_fsm_state4),
        .O(\xp_reg_117_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hE000FFFF)) 
    \ap_CS_fsm[1]_i_1__16 
       (.I0(start_once_reg),
        .I1(start_for_Conv1DBuffer_new405_U0_full_n),
        .I2(StreamingMaxPool_Pre_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_7_[0] ),
        .I4(buf_0_V_U_n_23),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[2]_i_1__10 
       (.I0(ap_CS_fsm_state2),
        .I1(buf_0_V_U_n_24),
        .I2(ch_reg_106_reg__0[1]),
        .I3(ch_reg_106_reg__0[0]),
        .I4(ch_reg_106_reg__0[3]),
        .I5(ch_reg_106_reg__0[2]),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hF575)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\ap_CS_fsm[4]_i_2__2_n_7 ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\ap_CS_fsm[5]_i_2_n_7 ),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \ap_CS_fsm[4]_i_2__2 
       (.I0(\ap_CS_fsm[4]_i_3__2_n_7 ),
        .I1(xp_reg_117[1]),
        .I2(xp_reg_117[0]),
        .I3(xp_reg_117[3]),
        .I4(xp_reg_117[2]),
        .I5(ap_CS_fsm_state4),
        .O(\ap_CS_fsm[4]_i_2__2_n_7 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[4]_i_3__2 
       (.I0(xp_reg_117[5]),
        .I1(xp_reg_117[4]),
        .I2(xp_reg_117[7]),
        .I3(xp_reg_117[6]),
        .O(\ap_CS_fsm[4]_i_3__2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(\ap_CS_fsm[5]_i_2_n_7 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hAAAE)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\ch4_reg_139[6]_i_4_n_7 ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(cnv_39_V_V_empty_n),
        .I3(exitcond_flatten_reg_267),
        .O(\ap_CS_fsm[5]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF00FF4FFF00)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(\ap_CS_fsm_reg[6]_0 ),
        .I1(ap_enable_reg_pp2_iter1_reg_n_7),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_pp2_stage0),
        .I5(\ap_CS_fsm[7]_i_2_n_7 ),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'h00EF000000000000)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(\tmp_25_reg_290_reg[0]_0 ),
        .I1(cnv_40_V_V_full_n),
        .I2(ap_enable_reg_pp2_iter1_reg_n_7),
        .I3(\ap_CS_fsm[7]_i_2_n_7 ),
        .I4(ap_CS_fsm_pp2_stage0),
        .I5(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(ch6_reg_150_reg__0[2]),
        .I1(ch6_reg_150_reg__0[3]),
        .I2(ch6_reg_150_reg__0[0]),
        .I3(ch6_reg_150_reg__0[1]),
        .I4(\ap_CS_fsm[7]_i_3_n_7 ),
        .O(\ap_CS_fsm[7]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(ch6_reg_150_reg__0[5]),
        .I1(ch6_reg_150_reg__0[4]),
        .I2(ch6_reg_150_reg__0__0),
        .I3(ch6_reg_150_reg__0[6]),
        .O(\ap_CS_fsm[7]_i_3_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8A8A8A8A008A8A8A)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(\ap_CS_fsm[4]_i_2__2_n_7 ),
        .I3(ap_enable_reg_pp1_iter0_i_2_n_7),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(\ch4_reg_139[6]_i_4_n_7 ),
        .O(ap_enable_reg_pp1_iter0_i_1__0_n_7));
  LUT3 #(
    .INIT(8'hEF)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(exitcond_flatten_reg_267),
        .I1(cnv_39_V_V_empty_n),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .O(ap_enable_reg_pp1_iter0_i_2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__0_n_7),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080AA0080800000)) 
    ap_enable_reg_pp1_iter1_i_1__3
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm[5]_i_2_n_7 ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_7),
        .I4(ap_enable_reg_pp1_iter0_i_2_n_7),
        .I5(\ap_CS_fsm[4]_i_2__2_n_7 ),
        .O(ap_enable_reg_pp1_iter1_i_1__3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__3_n_7),
        .Q(ap_enable_reg_pp1_iter1_reg_n_7),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8A800A8)) 
    ap_enable_reg_pp2_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state7),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(ap_enable_reg_pp2_iter0_i_2_n_7),
        .O(ap_enable_reg_pp2_iter0_i_1__0_n_7));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hAAAE)) 
    ap_enable_reg_pp2_iter0_i_2
       (.I0(\ap_CS_fsm[7]_i_2_n_7 ),
        .I1(ap_enable_reg_pp2_iter1_reg_n_7),
        .I2(cnv_40_V_V_full_n),
        .I3(\tmp_25_reg_290_reg[0]_0 ),
        .O(ap_enable_reg_pp2_iter0_i_2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1__0_n_7),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h808080800000AA00)) 
    ap_enable_reg_pp2_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm[7]_i_2_n_7 ),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ap_enable_reg_pp2_iter1_reg_n_7),
        .I4(ap_CS_fsm_state7),
        .I5(buf_0_V_U_n_25),
        .O(ap_enable_reg_pp2_iter1_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1__0_n_7),
        .Q(ap_enable_reg_pp2_iter1_reg_n_7),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_JfO buf_0_V_U
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .DOADO(DOADO),
        .E(E),
        .Q({ap_CS_fsm_pp2_stage0,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[2] (ch_reg_106_reg__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .\ch_reg_106_reg[1] (buf_0_V_U_n_23),
        .\ch_reg_106_reg[5] (buf_0_V_U_n_24),
        .cnv_39_V_V_empty_n(cnv_39_V_V_empty_n),
        .cnv_40_V_V_full_n(cnv_40_V_V_full_n),
        .exitcond_flatten_reg_267(exitcond_flatten_reg_267),
        .ram_reg(ap_enable_reg_pp2_iter1_reg_n_7),
        .ram_reg_0(\tmp_25_reg_290_reg[0]_0 ),
        .ram_reg_1(ap_enable_reg_pp1_iter1_reg_n_7),
        .ram_reg_2(ch4_reg_139),
        .ram_reg_3(buf_0_V_addr_1_reg_299),
        .ram_reg_4(buf_0_V_addr_2_reg_276),
        .ram_reg_5(ch6_reg_150_reg__0),
        .\tmp_25_reg_290_reg[0] (buf_0_V_U_n_25));
  LUT5 #(
    .INIT(32'hA8AA0000)) 
    \buf_0_V_addr_1_reg_299[6]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\tmp_25_reg_290_reg[0]_0 ),
        .I2(cnv_40_V_V_full_n),
        .I3(ap_enable_reg_pp2_iter1_reg_n_7),
        .I4(\ap_CS_fsm[7]_i_2_n_7 ),
        .O(buf_0_V_addr_1_reg_2990));
  FDRE \buf_0_V_addr_1_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_1_reg_2990),
        .D(ch6_reg_150_reg__0[0]),
        .Q(buf_0_V_addr_1_reg_299[0]),
        .R(1'b0));
  FDRE \buf_0_V_addr_1_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_1_reg_2990),
        .D(ch6_reg_150_reg__0[1]),
        .Q(buf_0_V_addr_1_reg_299[1]),
        .R(1'b0));
  FDRE \buf_0_V_addr_1_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_1_reg_2990),
        .D(ch6_reg_150_reg__0[2]),
        .Q(buf_0_V_addr_1_reg_299[2]),
        .R(1'b0));
  FDRE \buf_0_V_addr_1_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_1_reg_2990),
        .D(ch6_reg_150_reg__0[3]),
        .Q(buf_0_V_addr_1_reg_299[3]),
        .R(1'b0));
  FDRE \buf_0_V_addr_1_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_1_reg_2990),
        .D(ch6_reg_150_reg__0[4]),
        .Q(buf_0_V_addr_1_reg_299[4]),
        .R(1'b0));
  FDRE \buf_0_V_addr_1_reg_299_reg[5] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_1_reg_2990),
        .D(ch6_reg_150_reg__0[5]),
        .Q(buf_0_V_addr_1_reg_299[5]),
        .R(1'b0));
  FDRE \buf_0_V_addr_1_reg_299_reg[6] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_1_reg_2990),
        .D(ch6_reg_150_reg__0[6]),
        .Q(buf_0_V_addr_1_reg_299[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88808888)) 
    \buf_0_V_addr_2_reg_276[6]_i_1 
       (.I0(\ch4_reg_139[6]_i_4_n_7 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(exitcond_flatten_reg_267),
        .I3(cnv_39_V_V_empty_n),
        .I4(ap_enable_reg_pp1_iter1_reg_n_7),
        .O(buf_0_V_addr_2_reg_2760));
  FDRE \buf_0_V_addr_2_reg_276_reg[0] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_2_reg_2760),
        .D(ch4_reg_139[0]),
        .Q(buf_0_V_addr_2_reg_276[0]),
        .R(1'b0));
  FDRE \buf_0_V_addr_2_reg_276_reg[1] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_2_reg_2760),
        .D(ch4_reg_139[1]),
        .Q(buf_0_V_addr_2_reg_276[1]),
        .R(1'b0));
  FDRE \buf_0_V_addr_2_reg_276_reg[2] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_2_reg_2760),
        .D(ch4_reg_139[2]),
        .Q(buf_0_V_addr_2_reg_276[2]),
        .R(1'b0));
  FDRE \buf_0_V_addr_2_reg_276_reg[3] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_2_reg_2760),
        .D(ch4_reg_139[3]),
        .Q(buf_0_V_addr_2_reg_276[3]),
        .R(1'b0));
  FDRE \buf_0_V_addr_2_reg_276_reg[4] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_2_reg_2760),
        .D(ch4_reg_139[4]),
        .Q(buf_0_V_addr_2_reg_276[4]),
        .R(1'b0));
  FDRE \buf_0_V_addr_2_reg_276_reg[5] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_2_reg_2760),
        .D(ch4_reg_139[5]),
        .Q(buf_0_V_addr_2_reg_276[5]),
        .R(1'b0));
  FDRE \buf_0_V_addr_2_reg_276_reg[6] 
       (.C(ap_clk),
        .CE(buf_0_V_addr_2_reg_2760),
        .D(ch4_reg_139[6]),
        .Q(buf_0_V_addr_2_reg_276[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ch4_reg_139[0]_i_1 
       (.I0(ch4_reg_139[0]),
        .O(ch_3_fu_221_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ch4_reg_139[1]_i_1 
       (.I0(ch4_reg_139[0]),
        .I1(ch4_reg_139[1]),
        .O(ch_3_fu_221_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \ch4_reg_139[2]_i_1 
       (.I0(ch4_reg_139[1]),
        .I1(ch4_reg_139[0]),
        .I2(ch4_reg_139[2]),
        .O(ch_3_fu_221_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \ch4_reg_139[3]_i_1 
       (.I0(ch4_reg_139[2]),
        .I1(ch4_reg_139[0]),
        .I2(ch4_reg_139[1]),
        .I3(ch4_reg_139[3]),
        .O(ch_3_fu_221_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \ch4_reg_139[4]_i_1 
       (.I0(ch4_reg_139[3]),
        .I1(ch4_reg_139[1]),
        .I2(ch4_reg_139[0]),
        .I3(ch4_reg_139[2]),
        .I4(ch4_reg_139[4]),
        .O(ch_3_fu_221_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \ch4_reg_139[5]_i_1 
       (.I0(ch4_reg_139[4]),
        .I1(ch4_reg_139[2]),
        .I2(ch4_reg_139[0]),
        .I3(ch4_reg_139[1]),
        .I4(ch4_reg_139[3]),
        .I5(ch4_reg_139[5]),
        .O(ch_3_fu_221_p2[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \ch4_reg_139[6]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2__2_n_7 ),
        .O(p_0_in1_in));
  LUT6 #(
    .INIT(64'h8880888800000000)) 
    \ch4_reg_139[6]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(exitcond_flatten_reg_267),
        .I3(cnv_39_V_V_empty_n),
        .I4(ap_enable_reg_pp1_iter1_reg_n_7),
        .I5(\ch4_reg_139[6]_i_4_n_7 ),
        .O(ch4_reg_1390));
  LUT4 #(
    .INIT(16'h7F80)) 
    \ch4_reg_139[6]_i_3 
       (.I0(\ch4_reg_139[6]_i_5_n_7 ),
        .I1(ch4_reg_139[4]),
        .I2(ch4_reg_139[5]),
        .I3(ch4_reg_139[6]),
        .O(ch_3_fu_221_p2[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ch4_reg_139[6]_i_4 
       (.I0(\ch4_reg_139[6]_i_6_n_7 ),
        .I1(indvar_flatten_reg_128_reg[5]),
        .I2(indvar_flatten_reg_128_reg[4]),
        .I3(indvar_flatten_reg_128_reg[7]),
        .I4(indvar_flatten_reg_128_reg[6]),
        .I5(\ch4_reg_139[6]_i_7_n_7 ),
        .O(\ch4_reg_139[6]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ch4_reg_139[6]_i_5 
       (.I0(ch4_reg_139[2]),
        .I1(ch4_reg_139[0]),
        .I2(ch4_reg_139[1]),
        .I3(ch4_reg_139[3]),
        .O(\ch4_reg_139[6]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ch4_reg_139[6]_i_6 
       (.I0(indvar_flatten_reg_128_reg[9]),
        .I1(indvar_flatten_reg_128_reg[8]),
        .I2(indvar_flatten_reg_128_reg[11]),
        .I3(indvar_flatten_reg_128_reg[10]),
        .O(\ch4_reg_139[6]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ch4_reg_139[6]_i_7 
       (.I0(indvar_flatten_reg_128_reg[1]),
        .I1(indvar_flatten_reg_128_reg[0]),
        .I2(indvar_flatten_reg_128_reg[3]),
        .I3(indvar_flatten_reg_128_reg[2]),
        .O(\ch4_reg_139[6]_i_7_n_7 ));
  FDRE \ch4_reg_139_reg[0] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(ch_3_fu_221_p2[0]),
        .Q(ch4_reg_139[0]),
        .R(p_0_in1_in));
  FDRE \ch4_reg_139_reg[1] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(ch_3_fu_221_p2[1]),
        .Q(ch4_reg_139[1]),
        .R(p_0_in1_in));
  FDRE \ch4_reg_139_reg[2] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(ch_3_fu_221_p2[2]),
        .Q(ch4_reg_139[2]),
        .R(p_0_in1_in));
  FDRE \ch4_reg_139_reg[3] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(ch_3_fu_221_p2[3]),
        .Q(ch4_reg_139[3]),
        .R(p_0_in1_in));
  FDRE \ch4_reg_139_reg[4] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(ch_3_fu_221_p2[4]),
        .Q(ch4_reg_139[4]),
        .R(p_0_in1_in));
  FDRE \ch4_reg_139_reg[5] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(ch_3_fu_221_p2[5]),
        .Q(ch4_reg_139[5]),
        .R(p_0_in1_in));
  FDRE \ch4_reg_139_reg[6] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(ch_3_fu_221_p2[6]),
        .Q(ch4_reg_139[6]),
        .R(p_0_in1_in));
  LUT1 #(
    .INIT(2'h1)) 
    \ch6_reg_150[0]_i_1 
       (.I0(ch6_reg_150_reg__0[0]),
        .O(ch_2_fu_239_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ch6_reg_150[1]_i_1 
       (.I0(ch6_reg_150_reg__0[0]),
        .I1(ch6_reg_150_reg__0[1]),
        .O(ch_2_fu_239_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \ch6_reg_150[2]_i_1 
       (.I0(ch6_reg_150_reg__0[1]),
        .I1(ch6_reg_150_reg__0[0]),
        .I2(ch6_reg_150_reg__0[2]),
        .O(ch_2_fu_239_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \ch6_reg_150[3]_i_1 
       (.I0(ch6_reg_150_reg__0[2]),
        .I1(ch6_reg_150_reg__0[0]),
        .I2(ch6_reg_150_reg__0[1]),
        .I3(ch6_reg_150_reg__0[3]),
        .O(ch_2_fu_239_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \ch6_reg_150[4]_i_1 
       (.I0(ch6_reg_150_reg__0[3]),
        .I1(ch6_reg_150_reg__0[1]),
        .I2(ch6_reg_150_reg__0[0]),
        .I3(ch6_reg_150_reg__0[2]),
        .I4(ch6_reg_150_reg__0[4]),
        .O(ch_2_fu_239_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \ch6_reg_150[5]_i_1 
       (.I0(ch6_reg_150_reg__0[4]),
        .I1(ch6_reg_150_reg__0[2]),
        .I2(ch6_reg_150_reg__0[0]),
        .I3(ch6_reg_150_reg__0[1]),
        .I4(ch6_reg_150_reg__0[3]),
        .I5(ch6_reg_150_reg__0[5]),
        .O(ch_2_fu_239_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \ch6_reg_150[6]_i_1 
       (.I0(\ch6_reg_150[7]_i_3_n_7 ),
        .I1(ch6_reg_150_reg__0[4]),
        .I2(ch6_reg_150_reg__0[5]),
        .I3(ch6_reg_150_reg__0[6]),
        .O(ch_2_fu_239_p2[6]));
  LUT6 #(
    .INIT(64'h8880888800000000)) 
    \ch6_reg_150[7]_i_1 
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(\tmp_25_reg_290_reg[0]_0 ),
        .I3(cnv_40_V_V_full_n),
        .I4(ap_enable_reg_pp2_iter1_reg_n_7),
        .I5(\ap_CS_fsm[7]_i_2_n_7 ),
        .O(ch6_reg_1500));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \ch6_reg_150[7]_i_2 
       (.I0(\ch6_reg_150[7]_i_3_n_7 ),
        .I1(ch6_reg_150_reg__0[6]),
        .I2(ch6_reg_150_reg__0[5]),
        .I3(ch6_reg_150_reg__0[4]),
        .I4(ch6_reg_150_reg__0__0),
        .O(ch_2_fu_239_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ch6_reg_150[7]_i_3 
       (.I0(ch6_reg_150_reg__0[2]),
        .I1(ch6_reg_150_reg__0[0]),
        .I2(ch6_reg_150_reg__0[1]),
        .I3(ch6_reg_150_reg__0[3]),
        .O(\ch6_reg_150[7]_i_3_n_7 ));
  FDRE \ch6_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(ch6_reg_1500),
        .D(ch_2_fu_239_p2[0]),
        .Q(ch6_reg_150_reg__0[0]),
        .R(ap_CS_fsm_state7));
  FDRE \ch6_reg_150_reg[1] 
       (.C(ap_clk),
        .CE(ch6_reg_1500),
        .D(ch_2_fu_239_p2[1]),
        .Q(ch6_reg_150_reg__0[1]),
        .R(ap_CS_fsm_state7));
  FDRE \ch6_reg_150_reg[2] 
       (.C(ap_clk),
        .CE(ch6_reg_1500),
        .D(ch_2_fu_239_p2[2]),
        .Q(ch6_reg_150_reg__0[2]),
        .R(ap_CS_fsm_state7));
  FDRE \ch6_reg_150_reg[3] 
       (.C(ap_clk),
        .CE(ch6_reg_1500),
        .D(ch_2_fu_239_p2[3]),
        .Q(ch6_reg_150_reg__0[3]),
        .R(ap_CS_fsm_state7));
  FDRE \ch6_reg_150_reg[4] 
       (.C(ap_clk),
        .CE(ch6_reg_1500),
        .D(ch_2_fu_239_p2[4]),
        .Q(ch6_reg_150_reg__0[4]),
        .R(ap_CS_fsm_state7));
  FDRE \ch6_reg_150_reg[5] 
       (.C(ap_clk),
        .CE(ch6_reg_1500),
        .D(ch_2_fu_239_p2[5]),
        .Q(ch6_reg_150_reg__0[5]),
        .R(ap_CS_fsm_state7));
  FDRE \ch6_reg_150_reg[6] 
       (.C(ap_clk),
        .CE(ch6_reg_1500),
        .D(ch_2_fu_239_p2[6]),
        .Q(ch6_reg_150_reg__0[6]),
        .R(ap_CS_fsm_state7));
  FDRE \ch6_reg_150_reg[7] 
       (.C(ap_clk),
        .CE(ch6_reg_1500),
        .D(ch_2_fu_239_p2[7]),
        .Q(ch6_reg_150_reg__0__0),
        .R(ap_CS_fsm_state7));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ch_reg_106[0]_i_1 
       (.I0(ch_reg_106_reg__0[0]),
        .O(ch_1_fu_167_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ch_reg_106[1]_i_1 
       (.I0(ch_reg_106_reg__0[0]),
        .I1(ch_reg_106_reg__0[1]),
        .O(ch_1_fu_167_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \ch_reg_106[2]_i_1 
       (.I0(ch_reg_106_reg__0[1]),
        .I1(ch_reg_106_reg__0[0]),
        .I2(ch_reg_106_reg__0[2]),
        .O(ch_1_fu_167_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \ch_reg_106[3]_i_1 
       (.I0(ch_reg_106_reg__0[2]),
        .I1(ch_reg_106_reg__0[0]),
        .I2(ch_reg_106_reg__0[1]),
        .I3(ch_reg_106_reg__0[3]),
        .O(ch_1_fu_167_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \ch_reg_106[4]_i_1 
       (.I0(ch_reg_106_reg__0[3]),
        .I1(ch_reg_106_reg__0[1]),
        .I2(ch_reg_106_reg__0[0]),
        .I3(ch_reg_106_reg__0[2]),
        .I4(ch_reg_106_reg__0[4]),
        .O(ch_1_fu_167_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \ch_reg_106[5]_i_1 
       (.I0(ch_reg_106_reg__0[4]),
        .I1(ch_reg_106_reg__0[2]),
        .I2(ch_reg_106_reg__0[0]),
        .I3(ch_reg_106_reg__0[1]),
        .I4(ch_reg_106_reg__0[3]),
        .I5(ch_reg_106_reg__0[5]),
        .O(ch_1_fu_167_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \ch_reg_106[6]_i_1 
       (.I0(\ch_reg_106[7]_i_4_n_7 ),
        .I1(ch_reg_106_reg__0[4]),
        .I2(ch_reg_106_reg__0[5]),
        .I3(ch_reg_106_reg__0[6]),
        .O(ch_1_fu_167_p2[6]));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \ch_reg_106[7]_i_1 
       (.I0(start_once_reg),
        .I1(start_for_Conv1DBuffer_new405_U0_full_n),
        .I2(StreamingMaxPool_Pre_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_7_[0] ),
        .I4(buf_0_V_U_n_23),
        .O(ch_reg_106));
  LUT1 #(
    .INIT(2'h1)) 
    \ch_reg_106[7]_i_2 
       (.I0(buf_0_V_U_n_23),
        .O(ap_NS_fsm120_out));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \ch_reg_106[7]_i_3 
       (.I0(\ch_reg_106[7]_i_4_n_7 ),
        .I1(ch_reg_106_reg__0[6]),
        .I2(ch_reg_106_reg__0[5]),
        .I3(ch_reg_106_reg__0[4]),
        .I4(ch_reg_106_reg__0[7]),
        .O(ch_1_fu_167_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ch_reg_106[7]_i_4 
       (.I0(ch_reg_106_reg__0[2]),
        .I1(ch_reg_106_reg__0[0]),
        .I2(ch_reg_106_reg__0[1]),
        .I3(ch_reg_106_reg__0[3]),
        .O(\ch_reg_106[7]_i_4_n_7 ));
  FDRE \ch_reg_106_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(ch_1_fu_167_p2[0]),
        .Q(ch_reg_106_reg__0[0]),
        .R(ch_reg_106));
  FDRE \ch_reg_106_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(ch_1_fu_167_p2[1]),
        .Q(ch_reg_106_reg__0[1]),
        .R(ch_reg_106));
  FDRE \ch_reg_106_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(ch_1_fu_167_p2[2]),
        .Q(ch_reg_106_reg__0[2]),
        .R(ch_reg_106));
  FDRE \ch_reg_106_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(ch_1_fu_167_p2[3]),
        .Q(ch_reg_106_reg__0[3]),
        .R(ch_reg_106));
  FDRE \ch_reg_106_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(ch_1_fu_167_p2[4]),
        .Q(ch_reg_106_reg__0[4]),
        .R(ch_reg_106));
  FDRE \ch_reg_106_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(ch_1_fu_167_p2[5]),
        .Q(ch_reg_106_reg__0[5]),
        .R(ch_reg_106));
  FDRE \ch_reg_106_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(ch_1_fu_167_p2[6]),
        .Q(ch_reg_106_reg__0[6]),
        .R(ch_reg_106));
  FDRE \ch_reg_106_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(ch_1_fu_167_p2[7]),
        .Q(ch_reg_106_reg__0[7]),
        .R(ch_reg_106));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h00F0FDF0)) 
    \exitcond_flatten_reg_267[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_7),
        .I1(cnv_39_V_V_empty_n),
        .I2(exitcond_flatten_reg_267),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\ch4_reg_139[6]_i_4_n_7 ),
        .O(\exitcond_flatten_reg_267[0]_i_1_n_7 ));
  FDRE \exitcond_flatten_reg_267_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_267[0]_i_1_n_7 ),
        .Q(exitcond_flatten_reg_267),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_128[0]_i_2 
       (.I0(indvar_flatten_reg_128_reg[0]),
        .O(\indvar_flatten_reg_128[0]_i_2_n_7 ));
  FDRE \indvar_flatten_reg_128_reg[0] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(\indvar_flatten_reg_128_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten_reg_128_reg[0]),
        .R(p_0_in1_in));
  CARRY4 \indvar_flatten_reg_128_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_128_reg[0]_i_1_n_7 ,\indvar_flatten_reg_128_reg[0]_i_1_n_8 ,\indvar_flatten_reg_128_reg[0]_i_1_n_9 ,\indvar_flatten_reg_128_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_128_reg[0]_i_1_n_11 ,\indvar_flatten_reg_128_reg[0]_i_1_n_12 ,\indvar_flatten_reg_128_reg[0]_i_1_n_13 ,\indvar_flatten_reg_128_reg[0]_i_1_n_14 }),
        .S({indvar_flatten_reg_128_reg[3:1],\indvar_flatten_reg_128[0]_i_2_n_7 }));
  FDRE \indvar_flatten_reg_128_reg[10] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(\indvar_flatten_reg_128_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_128_reg[10]),
        .R(p_0_in1_in));
  FDRE \indvar_flatten_reg_128_reg[11] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(\indvar_flatten_reg_128_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_128_reg[11]),
        .R(p_0_in1_in));
  FDRE \indvar_flatten_reg_128_reg[1] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(\indvar_flatten_reg_128_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten_reg_128_reg[1]),
        .R(p_0_in1_in));
  FDRE \indvar_flatten_reg_128_reg[2] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(\indvar_flatten_reg_128_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten_reg_128_reg[2]),
        .R(p_0_in1_in));
  FDRE \indvar_flatten_reg_128_reg[3] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(\indvar_flatten_reg_128_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten_reg_128_reg[3]),
        .R(p_0_in1_in));
  FDRE \indvar_flatten_reg_128_reg[4] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(\indvar_flatten_reg_128_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten_reg_128_reg[4]),
        .R(p_0_in1_in));
  CARRY4 \indvar_flatten_reg_128_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_128_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten_reg_128_reg[4]_i_1_n_7 ,\indvar_flatten_reg_128_reg[4]_i_1_n_8 ,\indvar_flatten_reg_128_reg[4]_i_1_n_9 ,\indvar_flatten_reg_128_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_128_reg[4]_i_1_n_11 ,\indvar_flatten_reg_128_reg[4]_i_1_n_12 ,\indvar_flatten_reg_128_reg[4]_i_1_n_13 ,\indvar_flatten_reg_128_reg[4]_i_1_n_14 }),
        .S(indvar_flatten_reg_128_reg[7:4]));
  FDRE \indvar_flatten_reg_128_reg[5] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(\indvar_flatten_reg_128_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten_reg_128_reg[5]),
        .R(p_0_in1_in));
  FDRE \indvar_flatten_reg_128_reg[6] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(\indvar_flatten_reg_128_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten_reg_128_reg[6]),
        .R(p_0_in1_in));
  FDRE \indvar_flatten_reg_128_reg[7] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(\indvar_flatten_reg_128_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten_reg_128_reg[7]),
        .R(p_0_in1_in));
  FDRE \indvar_flatten_reg_128_reg[8] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(\indvar_flatten_reg_128_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_128_reg[8]),
        .R(p_0_in1_in));
  CARRY4 \indvar_flatten_reg_128_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_128_reg[4]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten_reg_128_reg[8]_i_1_CO_UNCONNECTED [3],\indvar_flatten_reg_128_reg[8]_i_1_n_8 ,\indvar_flatten_reg_128_reg[8]_i_1_n_9 ,\indvar_flatten_reg_128_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_128_reg[8]_i_1_n_11 ,\indvar_flatten_reg_128_reg[8]_i_1_n_12 ,\indvar_flatten_reg_128_reg[8]_i_1_n_13 ,\indvar_flatten_reg_128_reg[8]_i_1_n_14 }),
        .S(indvar_flatten_reg_128_reg[11:8]));
  FDRE \indvar_flatten_reg_128_reg[9] 
       (.C(ap_clk),
        .CE(ch4_reg_1390),
        .D(\indvar_flatten_reg_128_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_128_reg[9]),
        .R(p_0_in1_in));
  LUT6 #(
    .INIT(64'h000002AA00000000)) 
    int_ap_idle_i_21
       (.I0(\ap_CS_fsm_reg_n_7_[0] ),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new405_U0_full_n),
        .I3(StreamingMaxPool_Pre_U0_ap_start),
        .I4(int_ap_idle_i_11),
        .I5(Q),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF7FF08000800F7FF)) 
    \mOutPtr[0]_i_1__14 
       (.I0(cnv_39_V_V_empty_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(exitcond_flatten_reg_267),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \mOutPtr[0]_i_2__8 
       (.I0(ap_enable_reg_pp2_iter1_reg_n_7),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(\tmp_25_reg_290_reg[0]_0 ),
        .I3(cnv_40_V_V_full_n),
        .O(ap_enable_reg_pp2_iter1_reg_0));
  LUT6 #(
    .INIT(64'h0000200020002000)) 
    \mOutPtr[1]_i_2__14 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(exitcond_flatten_reg_267),
        .I2(ap_enable_reg_pp1_iter1_reg_n_7),
        .I3(cnv_39_V_V_empty_n),
        .I4(StreamingDataWidthCo_2_U0_out_V_V_write),
        .I5(cnv_39_V_V_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h8888088888888888)) 
    \mOutPtr[1]_i_2__15 
       (.I0(Conv1DBuffer_new405_U0_in_V_V_read),
        .I1(cnv_40_V_V_empty_n),
        .I2(ap_enable_reg_pp2_iter1_reg_n_7),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(\tmp_25_reg_290_reg[0]_0 ),
        .I5(cnv_40_V_V_full_n),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'hF7FF000000000000)) 
    \mOutPtr[1]_i_3__12 
       (.I0(cnv_39_V_V_empty_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_7),
        .I2(exitcond_flatten_reg_267),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(cnv_39_V_V_full_n),
        .I5(StreamingDataWidthCo_2_U0_out_V_V_write),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h0070000000000000)) 
    \mOutPtr[1]_i_3__13 
       (.I0(cnv_40_V_V_empty_n),
        .I1(Conv1DBuffer_new405_U0_in_V_V_read),
        .I2(cnv_40_V_V_full_n),
        .I3(\tmp_25_reg_290_reg[0]_0 ),
        .I4(ap_CS_fsm_pp2_stage0),
        .I5(ap_enable_reg_pp2_iter1_reg_n_7),
        .O(internal_empty_n_reg_1));
  LUT4 #(
    .INIT(16'h2000)) 
    ram_reg_i_3__9
       (.I0(cnv_40_V_V_full_n),
        .I1(\tmp_25_reg_290_reg[0]_0 ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1_reg_n_7),
        .O(E));
  LUT4 #(
    .INIT(16'hAA80)) 
    start_once_reg_i_1__13
       (.I0(\xp_reg_117_reg[1]_0 ),
        .I1(StreamingMaxPool_Pre_U0_ap_start),
        .I2(start_for_Conv1DBuffer_new405_U0_full_n),
        .I3(start_once_reg),
        .O(start_once_reg_i_1__13_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__13_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h5551FF00)) 
    \tmp_25_reg_290[0]_i_1 
       (.I0(\ap_CS_fsm[7]_i_2_n_7 ),
        .I1(ap_enable_reg_pp2_iter1_reg_n_7),
        .I2(cnv_40_V_V_full_n),
        .I3(\tmp_25_reg_290_reg[0]_0 ),
        .I4(ap_CS_fsm_pp2_stage0),
        .O(\tmp_25_reg_290[0]_i_1_n_7 ));
  FDRE \tmp_25_reg_290_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_25_reg_290[0]_i_1_n_7 ),
        .Q(\tmp_25_reg_290_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \xp_1_reg_262[0]_i_1 
       (.I0(xp_reg_117[0]),
        .O(xp_1_fu_184_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xp_1_reg_262[1]_i_1 
       (.I0(xp_reg_117[0]),
        .I1(xp_reg_117[1]),
        .O(xp_1_fu_184_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \xp_1_reg_262[2]_i_1 
       (.I0(xp_reg_117[1]),
        .I1(xp_reg_117[0]),
        .I2(xp_reg_117[2]),
        .O(xp_1_fu_184_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \xp_1_reg_262[3]_i_1 
       (.I0(xp_reg_117[2]),
        .I1(xp_reg_117[0]),
        .I2(xp_reg_117[1]),
        .I3(xp_reg_117[3]),
        .O(xp_1_fu_184_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \xp_1_reg_262[4]_i_1 
       (.I0(xp_reg_117[3]),
        .I1(xp_reg_117[1]),
        .I2(xp_reg_117[0]),
        .I3(xp_reg_117[2]),
        .I4(xp_reg_117[4]),
        .O(xp_1_fu_184_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \xp_1_reg_262[5]_i_1 
       (.I0(xp_reg_117[4]),
        .I1(xp_reg_117[2]),
        .I2(xp_reg_117[0]),
        .I3(xp_reg_117[1]),
        .I4(xp_reg_117[3]),
        .I5(xp_reg_117[5]),
        .O(xp_1_fu_184_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \xp_1_reg_262[6]_i_1 
       (.I0(\xp_1_reg_262[7]_i_2_n_7 ),
        .I1(xp_reg_117[4]),
        .I2(xp_reg_117[5]),
        .I3(xp_reg_117[6]),
        .O(xp_1_fu_184_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \xp_1_reg_262[7]_i_1 
       (.I0(\xp_1_reg_262[7]_i_2_n_7 ),
        .I1(xp_reg_117[6]),
        .I2(xp_reg_117[5]),
        .I3(xp_reg_117[4]),
        .I4(xp_reg_117[7]),
        .O(xp_1_fu_184_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \xp_1_reg_262[7]_i_2 
       (.I0(xp_reg_117[2]),
        .I1(xp_reg_117[0]),
        .I2(xp_reg_117[1]),
        .I3(xp_reg_117[3]),
        .O(\xp_1_reg_262[7]_i_2_n_7 ));
  FDRE \xp_1_reg_262_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(xp_1_fu_184_p2[0]),
        .Q(xp_1_reg_262[0]),
        .R(1'b0));
  FDRE \xp_1_reg_262_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(xp_1_fu_184_p2[1]),
        .Q(xp_1_reg_262[1]),
        .R(1'b0));
  FDRE \xp_1_reg_262_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(xp_1_fu_184_p2[2]),
        .Q(xp_1_reg_262[2]),
        .R(1'b0));
  FDRE \xp_1_reg_262_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(xp_1_fu_184_p2[3]),
        .Q(xp_1_reg_262[3]),
        .R(1'b0));
  FDRE \xp_1_reg_262_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(xp_1_fu_184_p2[4]),
        .Q(xp_1_reg_262[4]),
        .R(1'b0));
  FDRE \xp_1_reg_262_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(xp_1_fu_184_p2[5]),
        .Q(xp_1_reg_262[5]),
        .R(1'b0));
  FDRE \xp_1_reg_262_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(xp_1_fu_184_p2[6]),
        .Q(xp_1_reg_262[6]),
        .R(1'b0));
  FDRE \xp_1_reg_262_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(xp_1_fu_184_p2[7]),
        .Q(xp_1_reg_262[7]),
        .R(1'b0));
  FDRE \xp_reg_117_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(xp_1_reg_262[0]),
        .Q(xp_reg_117[0]),
        .R(ap_CS_fsm_state3));
  FDRE \xp_reg_117_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(xp_1_reg_262[1]),
        .Q(xp_reg_117[1]),
        .R(ap_CS_fsm_state3));
  FDRE \xp_reg_117_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(xp_1_reg_262[2]),
        .Q(xp_reg_117[2]),
        .R(ap_CS_fsm_state3));
  FDRE \xp_reg_117_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(xp_1_reg_262[3]),
        .Q(xp_reg_117[3]),
        .R(ap_CS_fsm_state3));
  FDRE \xp_reg_117_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(xp_1_reg_262[4]),
        .Q(xp_reg_117[4]),
        .R(ap_CS_fsm_state3));
  FDRE \xp_reg_117_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(xp_1_reg_262[5]),
        .Q(xp_reg_117[5]),
        .R(ap_CS_fsm_state3));
  FDRE \xp_reg_117_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(xp_1_reg_262[6]),
        .Q(xp_reg_117[6]),
        .R(ap_CS_fsm_state3));
  FDRE \xp_reg_117_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(xp_1_reg_262[7]),
        .Q(xp_reg_117[7]),
        .R(ap_CS_fsm_state3));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "4" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeS2
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    input1_V_V_TDATA,
    s2_out_V_V_TDATA,
    input1_V_V_TVALID,
    input1_V_V_TREADY,
    s2_out_V_V_TVALID,
    s2_out_V_V_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [3:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [3:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [63:0]input1_V_V_TDATA;
  output [63:0]s2_out_V_V_TDATA;
  input input1_V_V_TVALID;
  output input1_V_V_TREADY;
  output s2_out_V_V_TVALID;
  input s2_out_V_V_TREADY;

  wire \<const0> ;
  wire CloneStreamOnce_U0_ap_start;
  wire CloneStreamOnce_U0_n_10;
  wire CloneStreamOnce_U0_n_7;
  wire CloneStreamOnce_U0_n_9;
  wire CloneStreamOnce_U0_out1_V_V_write;
  wire Conv1DBuffer_new397_U0_ap_ready;
  wire Conv1DBuffer_new397_U0_ap_start;
  wire Conv1DBuffer_new397_U0_n_18;
  wire Conv1DBuffer_new397_U0_n_19;
  wire Conv1DBuffer_new397_U0_n_21;
  wire Conv1DBuffer_new397_U0_n_22;
  wire Conv1DBuffer_new397_U0_n_23;
  wire Conv1DBuffer_new401_U0_ap_ready;
  wire Conv1DBuffer_new401_U0_ap_start;
  wire Conv1DBuffer_new401_U0_n_18;
  wire Conv1DBuffer_new401_U0_n_20;
  wire Conv1DBuffer_new401_U0_n_21;
  wire Conv1DBuffer_new401_U0_n_22;
  wire Conv1DBuffer_new401_U0_n_23;
  wire Conv1DBuffer_new405_U0_ap_idle;
  wire Conv1DBuffer_new405_U0_ap_ready;
  wire Conv1DBuffer_new405_U0_ap_start;
  wire Conv1DBuffer_new405_U0_in_V_V_read;
  wire Conv1DBuffer_new405_U0_n_7;
  wire Conv1DBuffer_new405_U0_n_9;
  wire Conv1DBuffer_new_1_U0_ap_idle;
  wire Conv1DBuffer_new_1_U0_ap_ready;
  wire Conv1DBuffer_new_1_U0_ap_start;
  wire Conv1DBuffer_new_1_U0_n_10;
  wire Conv1DBuffer_new_1_U0_n_11;
  wire Conv1DBuffer_new_1_U0_n_7;
  wire Conv1DBuffer_new_U0_ap_ready;
  wire Conv1DBuffer_new_U0_ap_start;
  wire Conv1DBuffer_new_U0_n_18;
  wire Conv1DBuffer_new_U0_n_19;
  wire Conv1DBuffer_new_U0_n_21;
  wire Conv1DBuffer_new_U0_n_22;
  wire Conv1DBuffer_new_U0_n_23;
  wire Conv1DMac_new398_U0_ap_ready;
  wire Conv1DMac_new398_U0_ap_start;
  wire Conv1DMac_new398_U0_n_100;
  wire Conv1DMac_new398_U0_n_101;
  wire Conv1DMac_new398_U0_n_102;
  wire Conv1DMac_new398_U0_n_103;
  wire Conv1DMac_new398_U0_n_104;
  wire Conv1DMac_new398_U0_n_107;
  wire Conv1DMac_new398_U0_n_108;
  wire Conv1DMac_new398_U0_n_109;
  wire Conv1DMac_new398_U0_n_110;
  wire Conv1DMac_new398_U0_n_111;
  wire Conv1DMac_new398_U0_n_112;
  wire Conv1DMac_new398_U0_n_113;
  wire Conv1DMac_new398_U0_n_114;
  wire Conv1DMac_new398_U0_n_115;
  wire Conv1DMac_new398_U0_n_116;
  wire Conv1DMac_new398_U0_n_117;
  wire Conv1DMac_new398_U0_n_118;
  wire Conv1DMac_new398_U0_n_119;
  wire Conv1DMac_new398_U0_n_120;
  wire Conv1DMac_new398_U0_n_123;
  wire Conv1DMac_new398_U0_n_124;
  wire Conv1DMac_new398_U0_n_125;
  wire Conv1DMac_new398_U0_n_13;
  wire Conv1DMac_new398_U0_n_14;
  wire Conv1DMac_new398_U0_n_15;
  wire Conv1DMac_new398_U0_n_16;
  wire Conv1DMac_new398_U0_n_17;
  wire Conv1DMac_new398_U0_n_18;
  wire Conv1DMac_new398_U0_n_19;
  wire Conv1DMac_new398_U0_n_20;
  wire Conv1DMac_new398_U0_n_21;
  wire Conv1DMac_new398_U0_n_22;
  wire Conv1DMac_new398_U0_n_23;
  wire Conv1DMac_new398_U0_n_24;
  wire Conv1DMac_new398_U0_n_25;
  wire Conv1DMac_new398_U0_n_26;
  wire Conv1DMac_new398_U0_n_27;
  wire Conv1DMac_new398_U0_n_28;
  wire Conv1DMac_new398_U0_n_29;
  wire Conv1DMac_new398_U0_n_30;
  wire Conv1DMac_new398_U0_n_31;
  wire Conv1DMac_new398_U0_n_32;
  wire Conv1DMac_new398_U0_n_33;
  wire Conv1DMac_new398_U0_n_36;
  wire Conv1DMac_new398_U0_n_37;
  wire Conv1DMac_new398_U0_n_38;
  wire Conv1DMac_new398_U0_n_39;
  wire Conv1DMac_new398_U0_n_40;
  wire Conv1DMac_new398_U0_n_41;
  wire Conv1DMac_new398_U0_n_42;
  wire Conv1DMac_new398_U0_n_43;
  wire Conv1DMac_new398_U0_n_44;
  wire Conv1DMac_new398_U0_n_45;
  wire Conv1DMac_new398_U0_n_46;
  wire Conv1DMac_new398_U0_n_47;
  wire Conv1DMac_new398_U0_n_48;
  wire Conv1DMac_new398_U0_n_49;
  wire Conv1DMac_new398_U0_n_50;
  wire Conv1DMac_new398_U0_n_51;
  wire Conv1DMac_new398_U0_n_52;
  wire Conv1DMac_new398_U0_n_53;
  wire Conv1DMac_new398_U0_n_54;
  wire Conv1DMac_new398_U0_n_55;
  wire Conv1DMac_new398_U0_n_56;
  wire Conv1DMac_new398_U0_n_57;
  wire Conv1DMac_new398_U0_n_58;
  wire Conv1DMac_new398_U0_n_59;
  wire Conv1DMac_new398_U0_n_60;
  wire Conv1DMac_new398_U0_n_61;
  wire Conv1DMac_new398_U0_n_62;
  wire Conv1DMac_new398_U0_n_63;
  wire Conv1DMac_new398_U0_n_64;
  wire Conv1DMac_new398_U0_n_65;
  wire Conv1DMac_new398_U0_n_66;
  wire Conv1DMac_new398_U0_n_67;
  wire Conv1DMac_new398_U0_n_68;
  wire Conv1DMac_new398_U0_n_69;
  wire Conv1DMac_new398_U0_n_70;
  wire Conv1DMac_new398_U0_n_71;
  wire Conv1DMac_new398_U0_n_72;
  wire Conv1DMac_new398_U0_n_73;
  wire Conv1DMac_new398_U0_n_74;
  wire Conv1DMac_new398_U0_n_75;
  wire Conv1DMac_new398_U0_n_76;
  wire Conv1DMac_new398_U0_n_77;
  wire Conv1DMac_new398_U0_n_78;
  wire Conv1DMac_new398_U0_n_79;
  wire Conv1DMac_new398_U0_n_80;
  wire Conv1DMac_new398_U0_n_81;
  wire Conv1DMac_new398_U0_n_82;
  wire Conv1DMac_new398_U0_n_83;
  wire Conv1DMac_new398_U0_n_84;
  wire Conv1DMac_new398_U0_n_85;
  wire Conv1DMac_new398_U0_n_86;
  wire Conv1DMac_new398_U0_n_89;
  wire Conv1DMac_new398_U0_n_90;
  wire Conv1DMac_new398_U0_n_91;
  wire Conv1DMac_new398_U0_n_92;
  wire Conv1DMac_new398_U0_n_93;
  wire Conv1DMac_new398_U0_n_94;
  wire Conv1DMac_new398_U0_n_95;
  wire Conv1DMac_new398_U0_n_98;
  wire Conv1DMac_new398_U0_n_99;
  wire [31:0]Conv1DMac_new398_U0_out_V_V_din;
  wire Conv1DMac_new402_U0_ap_ready;
  wire Conv1DMac_new402_U0_ap_start;
  wire Conv1DMac_new402_U0_n_101;
  wire Conv1DMac_new402_U0_n_102;
  wire Conv1DMac_new402_U0_n_103;
  wire Conv1DMac_new402_U0_n_14;
  wire Conv1DMac_new402_U0_n_15;
  wire Conv1DMac_new402_U0_n_16;
  wire Conv1DMac_new402_U0_n_17;
  wire Conv1DMac_new402_U0_n_18;
  wire Conv1DMac_new402_U0_n_19;
  wire Conv1DMac_new402_U0_n_20;
  wire Conv1DMac_new402_U0_n_21;
  wire Conv1DMac_new402_U0_n_22;
  wire Conv1DMac_new402_U0_n_23;
  wire Conv1DMac_new402_U0_n_24;
  wire Conv1DMac_new402_U0_n_25;
  wire Conv1DMac_new402_U0_n_26;
  wire Conv1DMac_new402_U0_n_27;
  wire Conv1DMac_new402_U0_n_28;
  wire Conv1DMac_new402_U0_n_29;
  wire Conv1DMac_new402_U0_n_30;
  wire Conv1DMac_new402_U0_n_31;
  wire Conv1DMac_new402_U0_n_32;
  wire Conv1DMac_new402_U0_n_33;
  wire Conv1DMac_new402_U0_n_34;
  wire Conv1DMac_new402_U0_n_35;
  wire Conv1DMac_new402_U0_n_36;
  wire Conv1DMac_new402_U0_n_39;
  wire Conv1DMac_new402_U0_n_40;
  wire Conv1DMac_new402_U0_n_41;
  wire Conv1DMac_new402_U0_n_42;
  wire Conv1DMac_new402_U0_n_43;
  wire Conv1DMac_new402_U0_n_44;
  wire Conv1DMac_new402_U0_n_45;
  wire Conv1DMac_new402_U0_n_47;
  wire Conv1DMac_new402_U0_n_48;
  wire Conv1DMac_new402_U0_n_49;
  wire Conv1DMac_new402_U0_n_50;
  wire Conv1DMac_new402_U0_n_51;
  wire Conv1DMac_new402_U0_n_52;
  wire Conv1DMac_new402_U0_n_53;
  wire Conv1DMac_new402_U0_n_54;
  wire Conv1DMac_new402_U0_n_55;
  wire Conv1DMac_new402_U0_n_56;
  wire Conv1DMac_new402_U0_n_57;
  wire Conv1DMac_new402_U0_n_58;
  wire Conv1DMac_new402_U0_n_59;
  wire Conv1DMac_new402_U0_n_60;
  wire Conv1DMac_new402_U0_n_61;
  wire Conv1DMac_new402_U0_n_62;
  wire Conv1DMac_new402_U0_n_63;
  wire Conv1DMac_new402_U0_n_64;
  wire Conv1DMac_new402_U0_n_65;
  wire Conv1DMac_new402_U0_n_66;
  wire Conv1DMac_new402_U0_n_67;
  wire Conv1DMac_new402_U0_n_68;
  wire Conv1DMac_new402_U0_n_69;
  wire Conv1DMac_new402_U0_n_70;
  wire Conv1DMac_new402_U0_n_71;
  wire Conv1DMac_new402_U0_n_72;
  wire Conv1DMac_new402_U0_n_73;
  wire Conv1DMac_new402_U0_n_74;
  wire Conv1DMac_new402_U0_n_75;
  wire Conv1DMac_new402_U0_n_76;
  wire Conv1DMac_new402_U0_n_77;
  wire Conv1DMac_new402_U0_n_78;
  wire Conv1DMac_new402_U0_n_79;
  wire Conv1DMac_new402_U0_n_80;
  wire Conv1DMac_new402_U0_n_81;
  wire Conv1DMac_new402_U0_n_82;
  wire Conv1DMac_new402_U0_n_83;
  wire Conv1DMac_new402_U0_n_84;
  wire Conv1DMac_new402_U0_n_85;
  wire Conv1DMac_new402_U0_n_86;
  wire Conv1DMac_new402_U0_n_87;
  wire Conv1DMac_new402_U0_n_88;
  wire Conv1DMac_new402_U0_n_89;
  wire Conv1DMac_new402_U0_n_90;
  wire Conv1DMac_new402_U0_n_91;
  wire Conv1DMac_new402_U0_n_92;
  wire Conv1DMac_new402_U0_n_93;
  wire Conv1DMac_new402_U0_n_94;
  wire Conv1DMac_new402_U0_n_95;
  wire Conv1DMac_new402_U0_n_96;
  wire Conv1DMac_new402_U0_n_97;
  wire Conv1DMac_new402_U0_n_98;
  wire [31:0]Conv1DMac_new402_U0_out_V_V_din;
  wire Conv1DMac_new406_U0_ap_ready;
  wire Conv1DMac_new406_U0_ap_start;
  wire Conv1DMac_new406_U0_n_42;
  wire Conv1DMac_new406_U0_n_45;
  wire Conv1DMac_new406_U0_n_46;
  wire Conv1DMac_new406_U0_n_47;
  wire Conv1DMac_new406_U0_n_9;
  wire [31:0]Conv1DMac_new406_U0_out_V_V_din;
  wire Conv1DMac_new_1_U0_ap_ready;
  wire Conv1DMac_new_1_U0_ap_start;
  wire Conv1DMac_new_1_U0_n_100;
  wire Conv1DMac_new_1_U0_n_101;
  wire Conv1DMac_new_1_U0_n_102;
  wire Conv1DMac_new_1_U0_n_103;
  wire Conv1DMac_new_1_U0_n_104;
  wire Conv1DMac_new_1_U0_n_105;
  wire Conv1DMac_new_1_U0_n_106;
  wire Conv1DMac_new_1_U0_n_109;
  wire Conv1DMac_new_1_U0_n_110;
  wire Conv1DMac_new_1_U0_n_111;
  wire Conv1DMac_new_1_U0_n_112;
  wire Conv1DMac_new_1_U0_n_113;
  wire Conv1DMac_new_1_U0_n_114;
  wire Conv1DMac_new_1_U0_n_115;
  wire Conv1DMac_new_1_U0_n_118;
  wire Conv1DMac_new_1_U0_n_119;
  wire Conv1DMac_new_1_U0_n_120;
  wire Conv1DMac_new_1_U0_n_121;
  wire Conv1DMac_new_1_U0_n_122;
  wire Conv1DMac_new_1_U0_n_123;
  wire Conv1DMac_new_1_U0_n_124;
  wire Conv1DMac_new_1_U0_n_125;
  wire Conv1DMac_new_1_U0_n_126;
  wire Conv1DMac_new_1_U0_n_127;
  wire Conv1DMac_new_1_U0_n_128;
  wire Conv1DMac_new_1_U0_n_129;
  wire Conv1DMac_new_1_U0_n_131;
  wire Conv1DMac_new_1_U0_n_134;
  wire Conv1DMac_new_1_U0_n_135;
  wire Conv1DMac_new_1_U0_n_136;
  wire Conv1DMac_new_1_U0_n_137;
  wire Conv1DMac_new_1_U0_n_14;
  wire Conv1DMac_new_1_U0_n_15;
  wire Conv1DMac_new_1_U0_n_16;
  wire Conv1DMac_new_1_U0_n_17;
  wire Conv1DMac_new_1_U0_n_18;
  wire Conv1DMac_new_1_U0_n_19;
  wire Conv1DMac_new_1_U0_n_20;
  wire Conv1DMac_new_1_U0_n_21;
  wire Conv1DMac_new_1_U0_n_22;
  wire Conv1DMac_new_1_U0_n_23;
  wire Conv1DMac_new_1_U0_n_24;
  wire Conv1DMac_new_1_U0_n_25;
  wire Conv1DMac_new_1_U0_n_26;
  wire Conv1DMac_new_1_U0_n_27;
  wire Conv1DMac_new_1_U0_n_28;
  wire Conv1DMac_new_1_U0_n_29;
  wire Conv1DMac_new_1_U0_n_30;
  wire Conv1DMac_new_1_U0_n_31;
  wire Conv1DMac_new_1_U0_n_32;
  wire Conv1DMac_new_1_U0_n_33;
  wire Conv1DMac_new_1_U0_n_34;
  wire Conv1DMac_new_1_U0_n_36;
  wire Conv1DMac_new_1_U0_n_37;
  wire Conv1DMac_new_1_U0_n_38;
  wire Conv1DMac_new_1_U0_n_39;
  wire Conv1DMac_new_1_U0_n_40;
  wire Conv1DMac_new_1_U0_n_41;
  wire Conv1DMac_new_1_U0_n_42;
  wire Conv1DMac_new_1_U0_n_43;
  wire Conv1DMac_new_1_U0_n_44;
  wire Conv1DMac_new_1_U0_n_45;
  wire Conv1DMac_new_1_U0_n_46;
  wire Conv1DMac_new_1_U0_n_47;
  wire Conv1DMac_new_1_U0_n_48;
  wire Conv1DMac_new_1_U0_n_49;
  wire Conv1DMac_new_1_U0_n_50;
  wire Conv1DMac_new_1_U0_n_51;
  wire Conv1DMac_new_1_U0_n_52;
  wire Conv1DMac_new_1_U0_n_53;
  wire Conv1DMac_new_1_U0_n_54;
  wire Conv1DMac_new_1_U0_n_55;
  wire Conv1DMac_new_1_U0_n_56;
  wire Conv1DMac_new_1_U0_n_57;
  wire Conv1DMac_new_1_U0_n_58;
  wire Conv1DMac_new_1_U0_n_59;
  wire Conv1DMac_new_1_U0_n_60;
  wire Conv1DMac_new_1_U0_n_61;
  wire Conv1DMac_new_1_U0_n_62;
  wire Conv1DMac_new_1_U0_n_63;
  wire Conv1DMac_new_1_U0_n_64;
  wire Conv1DMac_new_1_U0_n_65;
  wire Conv1DMac_new_1_U0_n_66;
  wire Conv1DMac_new_1_U0_n_67;
  wire Conv1DMac_new_1_U0_n_68;
  wire Conv1DMac_new_1_U0_n_69;
  wire Conv1DMac_new_1_U0_n_70;
  wire Conv1DMac_new_1_U0_n_71;
  wire Conv1DMac_new_1_U0_n_72;
  wire Conv1DMac_new_1_U0_n_73;
  wire Conv1DMac_new_1_U0_n_74;
  wire Conv1DMac_new_1_U0_n_75;
  wire Conv1DMac_new_1_U0_n_76;
  wire Conv1DMac_new_1_U0_n_77;
  wire Conv1DMac_new_1_U0_n_78;
  wire Conv1DMac_new_1_U0_n_79;
  wire Conv1DMac_new_1_U0_n_80;
  wire Conv1DMac_new_1_U0_n_81;
  wire Conv1DMac_new_1_U0_n_82;
  wire Conv1DMac_new_1_U0_n_83;
  wire Conv1DMac_new_1_U0_n_84;
  wire Conv1DMac_new_1_U0_n_85;
  wire Conv1DMac_new_1_U0_n_86;
  wire Conv1DMac_new_1_U0_n_87;
  wire Conv1DMac_new_1_U0_n_88;
  wire Conv1DMac_new_1_U0_n_89;
  wire Conv1DMac_new_1_U0_n_90;
  wire Conv1DMac_new_1_U0_n_91;
  wire Conv1DMac_new_1_U0_n_92;
  wire Conv1DMac_new_1_U0_n_93;
  wire Conv1DMac_new_1_U0_n_94;
  wire Conv1DMac_new_1_U0_n_95;
  wire Conv1DMac_new_1_U0_n_96;
  wire Conv1DMac_new_1_U0_n_97;
  wire [31:0]Conv1DMac_new_1_U0_out_V_V_din;
  wire Conv1DMac_new_U0_ap_ready;
  wire Conv1DMac_new_U0_ap_start;
  wire Conv1DMac_new_U0_n_102;
  wire Conv1DMac_new_U0_n_103;
  wire Conv1DMac_new_U0_n_104;
  wire Conv1DMac_new_U0_n_105;
  wire Conv1DMac_new_U0_n_106;
  wire Conv1DMac_new_U0_n_107;
  wire Conv1DMac_new_U0_n_108;
  wire Conv1DMac_new_U0_n_111;
  wire Conv1DMac_new_U0_n_112;
  wire Conv1DMac_new_U0_n_113;
  wire Conv1DMac_new_U0_n_114;
  wire Conv1DMac_new_U0_n_115;
  wire Conv1DMac_new_U0_n_116;
  wire Conv1DMac_new_U0_n_117;
  wire Conv1DMac_new_U0_n_120;
  wire Conv1DMac_new_U0_n_121;
  wire Conv1DMac_new_U0_n_122;
  wire Conv1DMac_new_U0_n_123;
  wire Conv1DMac_new_U0_n_124;
  wire Conv1DMac_new_U0_n_125;
  wire Conv1DMac_new_U0_n_126;
  wire Conv1DMac_new_U0_n_127;
  wire Conv1DMac_new_U0_n_128;
  wire Conv1DMac_new_U0_n_129;
  wire Conv1DMac_new_U0_n_130;
  wire Conv1DMac_new_U0_n_131;
  wire Conv1DMac_new_U0_n_132;
  wire Conv1DMac_new_U0_n_135;
  wire Conv1DMac_new_U0_n_136;
  wire Conv1DMac_new_U0_n_137;
  wire Conv1DMac_new_U0_n_14;
  wire Conv1DMac_new_U0_n_15;
  wire Conv1DMac_new_U0_n_16;
  wire Conv1DMac_new_U0_n_17;
  wire Conv1DMac_new_U0_n_18;
  wire Conv1DMac_new_U0_n_19;
  wire Conv1DMac_new_U0_n_20;
  wire Conv1DMac_new_U0_n_21;
  wire Conv1DMac_new_U0_n_22;
  wire Conv1DMac_new_U0_n_23;
  wire Conv1DMac_new_U0_n_24;
  wire Conv1DMac_new_U0_n_25;
  wire Conv1DMac_new_U0_n_26;
  wire Conv1DMac_new_U0_n_27;
  wire Conv1DMac_new_U0_n_28;
  wire Conv1DMac_new_U0_n_29;
  wire Conv1DMac_new_U0_n_30;
  wire Conv1DMac_new_U0_n_31;
  wire Conv1DMac_new_U0_n_32;
  wire Conv1DMac_new_U0_n_33;
  wire Conv1DMac_new_U0_n_34;
  wire Conv1DMac_new_U0_n_37;
  wire Conv1DMac_new_U0_n_38;
  wire Conv1DMac_new_U0_n_39;
  wire Conv1DMac_new_U0_n_40;
  wire Conv1DMac_new_U0_n_41;
  wire Conv1DMac_new_U0_n_42;
  wire Conv1DMac_new_U0_n_43;
  wire Conv1DMac_new_U0_n_44;
  wire Conv1DMac_new_U0_n_45;
  wire Conv1DMac_new_U0_n_46;
  wire Conv1DMac_new_U0_n_47;
  wire Conv1DMac_new_U0_n_48;
  wire Conv1DMac_new_U0_n_49;
  wire Conv1DMac_new_U0_n_50;
  wire Conv1DMac_new_U0_n_51;
  wire Conv1DMac_new_U0_n_52;
  wire Conv1DMac_new_U0_n_53;
  wire Conv1DMac_new_U0_n_54;
  wire Conv1DMac_new_U0_n_55;
  wire Conv1DMac_new_U0_n_56;
  wire Conv1DMac_new_U0_n_57;
  wire Conv1DMac_new_U0_n_58;
  wire Conv1DMac_new_U0_n_59;
  wire Conv1DMac_new_U0_n_60;
  wire Conv1DMac_new_U0_n_61;
  wire Conv1DMac_new_U0_n_62;
  wire Conv1DMac_new_U0_n_63;
  wire Conv1DMac_new_U0_n_64;
  wire Conv1DMac_new_U0_n_65;
  wire Conv1DMac_new_U0_n_66;
  wire Conv1DMac_new_U0_n_67;
  wire Conv1DMac_new_U0_n_68;
  wire Conv1DMac_new_U0_n_69;
  wire Conv1DMac_new_U0_n_70;
  wire Conv1DMac_new_U0_n_71;
  wire Conv1DMac_new_U0_n_72;
  wire Conv1DMac_new_U0_n_73;
  wire Conv1DMac_new_U0_n_74;
  wire Conv1DMac_new_U0_n_75;
  wire Conv1DMac_new_U0_n_76;
  wire Conv1DMac_new_U0_n_77;
  wire Conv1DMac_new_U0_n_78;
  wire Conv1DMac_new_U0_n_79;
  wire Conv1DMac_new_U0_n_80;
  wire Conv1DMac_new_U0_n_81;
  wire Conv1DMac_new_U0_n_82;
  wire Conv1DMac_new_U0_n_83;
  wire Conv1DMac_new_U0_n_84;
  wire Conv1DMac_new_U0_n_85;
  wire Conv1DMac_new_U0_n_86;
  wire Conv1DMac_new_U0_n_87;
  wire Conv1DMac_new_U0_n_88;
  wire Conv1DMac_new_U0_n_89;
  wire Conv1DMac_new_U0_n_90;
  wire Conv1DMac_new_U0_n_91;
  wire Conv1DMac_new_U0_n_92;
  wire Conv1DMac_new_U0_n_93;
  wire Conv1DMac_new_U0_n_94;
  wire Conv1DMac_new_U0_n_95;
  wire Conv1DMac_new_U0_n_96;
  wire Conv1DMac_new_U0_n_97;
  wire Conv1DMac_new_U0_n_98;
  wire Conv1DMac_new_U0_n_99;
  wire [31:0]Conv1DMac_new_U0_out_V_V_din;
  wire Relu1D399_U0_ap_ready;
  wire Relu1D399_U0_ap_start;
  wire Relu1D399_U0_n_10;
  wire Relu1D399_U0_n_12;
  wire Relu1D399_U0_n_7;
  wire Relu1D399_U0_n_9;
  wire Relu1D399_U0_out_V_V_write;
  wire Relu1D403_U0_ap_ready;
  wire Relu1D403_U0_ap_start;
  wire Relu1D403_U0_n_10;
  wire Relu1D403_U0_n_12;
  wire Relu1D403_U0_n_13;
  wire Relu1D403_U0_n_9;
  wire Relu1D403_U0_out_V_V_write;
  wire Relu1D407_U0_ap_ready;
  wire Relu1D407_U0_ap_start;
  wire Relu1D407_U0_n_13;
  wire Relu1D407_U0_n_14;
  wire Relu1D407_U0_n_15;
  wire Relu1D407_U0_n_9;
  wire Relu1D407_U0_out_V_V_write;
  wire Relu1D_1_U0_ap_ready;
  wire Relu1D_1_U0_ap_start;
  wire Relu1D_1_U0_n_12;
  wire Relu1D_1_U0_n_13;
  wire Relu1D_1_U0_n_14;
  wire Relu1D_1_U0_n_15;
  wire Relu1D_1_U0_out_V_V_write;
  wire Relu1D_U0_ap_ready;
  wire Relu1D_U0_ap_start;
  wire Relu1D_U0_n_10;
  wire Relu1D_U0_n_12;
  wire Relu1D_U0_n_7;
  wire Relu1D_U0_n_9;
  wire Relu1D_U0_out_V_V_write;
  wire ResizeStream_1_U0_ap_ready;
  wire ResizeStream_1_U0_n_13;
  wire ResizeStream_1_U0_n_8;
  wire [7:0]ResizeStream_1_U0_out_V_V_din;
  wire ResizeStream_U0_ap_done;
  wire ResizeStream_U0_ap_start;
  wire ResizeStream_U0_in_V_V_read;
  wire ResizeStream_U0_n_8;
  wire [7:0]\SRL_SIG_reg[0]_1 ;
  wire [7:0]\SRL_SIG_reg[0]_10 ;
  wire [7:0]\SRL_SIG_reg[0]_16 ;
  wire [7:0]\SRL_SIG_reg[0]_5 ;
  wire [7:0]\SRL_SIG_reg[0]_69 ;
  wire [7:0]\SRL_SIG_reg[0]_7 ;
  wire StreamingDataWidthCo_1_U0_ap_ready;
  wire StreamingDataWidthCo_1_U0_ap_start;
  wire StreamingDataWidthCo_1_U0_in_V_V_read;
  wire StreamingDataWidthCo_1_U0_n_10;
  wire StreamingDataWidthCo_1_U0_n_15;
  wire StreamingDataWidthCo_1_U0_n_16;
  wire StreamingDataWidthCo_1_U0_n_8;
  wire [7:0]StreamingDataWidthCo_1_U0_out_V_V_din;
  wire StreamingDataWidthCo_1_U0_out_V_V_write;
  wire StreamingDataWidthCo_2_U0_ap_ready;
  wire StreamingDataWidthCo_2_U0_ap_start;
  wire StreamingDataWidthCo_2_U0_in_V_V_read;
  wire StreamingDataWidthCo_2_U0_n_10;
  wire StreamingDataWidthCo_2_U0_n_15;
  wire StreamingDataWidthCo_2_U0_n_16;
  wire StreamingDataWidthCo_2_U0_n_8;
  wire [7:0]StreamingDataWidthCo_2_U0_out_V_V_din;
  wire StreamingDataWidthCo_2_U0_out_V_V_write;
  wire StreamingDataWidthCo_3_U0_ap_ready;
  wire StreamingDataWidthCo_3_U0_ap_start;
  wire StreamingDataWidthCo_3_U0_n_10;
  wire StreamingDataWidthCo_3_U0_n_12;
  wire StreamingDataWidthCo_3_U0_n_14;
  wire StreamingDataWidthCo_3_U0_n_15;
  wire StreamingDataWidthCo_3_U0_n_16;
  wire StreamingDataWidthCo_3_U0_n_8;
  wire [7:0]StreamingDataWidthCo_3_U0_out_V_V_din;
  wire StreamingDataWidthCo_3_U0_out_V_V_write;
  wire StreamingDataWidthCo_4_U0_ap_ready;
  wire StreamingDataWidthCo_4_U0_ap_start;
  wire StreamingDataWidthCo_4_U0_n_11;
  wire StreamingDataWidthCo_4_U0_n_13;
  wire StreamingDataWidthCo_4_U0_n_15;
  wire StreamingDataWidthCo_4_U0_n_16;
  wire StreamingDataWidthCo_4_U0_n_8;
  wire [7:0]StreamingDataWidthCo_4_U0_out_V_V_din;
  wire StreamingDataWidthCo_4_U0_out_V_V_write;
  wire StreamingDataWidthCo_U0_ap_ready;
  wire StreamingDataWidthCo_U0_ap_start;
  wire StreamingDataWidthCo_U0_in_V_V_read;
  wire StreamingDataWidthCo_U0_n_10;
  wire StreamingDataWidthCo_U0_n_15;
  wire StreamingDataWidthCo_U0_n_16;
  wire StreamingDataWidthCo_U0_n_8;
  wire [7:0]StreamingDataWidthCo_U0_out_V_V_din;
  wire StreamingDataWidthCo_U0_out_V_V_write;
  wire StreamingMaxPool_Pre_U0_ap_start;
  wire StreamingMaxPool_Pre_U0_n_25;
  wire StreamingMaxPool_Pre_U0_n_26;
  wire StreamingMaxPool_Pre_U0_n_27;
  wire StreamingMaxPool_Pre_U0_n_30;
  wire StreamingMaxPool_Pre_U0_n_31;
  wire StreamingMaxPool_Pre_U0_n_32;
  wire StreamingMaxPool_Pre_U0_n_33;
  wire ap_CS_fsm_state133;
  wire ap_CS_fsm_state135;
  wire ap_CS_fsm_state136;
  wire ap_CS_fsm_state137;
  wire ap_CS_fsm_state138;
  wire ap_CS_fsm_state139;
  wire ap_CS_fsm_state140;
  wire ap_CS_fsm_state141;
  wire ap_CS_fsm_state142;
  wire ap_CS_fsm_state143;
  wire ap_CS_fsm_state144;
  wire ap_CS_fsm_state145;
  wire ap_CS_fsm_state146;
  wire ap_CS_fsm_state147;
  wire ap_CS_fsm_state148;
  wire ap_CS_fsm_state149;
  wire ap_CS_fsm_state150;
  wire ap_CS_fsm_state151;
  wire ap_CS_fsm_state152;
  wire ap_CS_fsm_state153;
  wire ap_CS_fsm_state154;
  wire ap_CS_fsm_state155;
  wire ap_CS_fsm_state156;
  wire ap_CS_fsm_state157;
  wire ap_CS_fsm_state158;
  wire ap_CS_fsm_state159;
  wire ap_CS_fsm_state160;
  wire ap_CS_fsm_state161;
  wire ap_CS_fsm_state162;
  wire ap_CS_fsm_state163;
  wire ap_CS_fsm_state164;
  wire ap_CS_fsm_state165;
  wire ap_CS_fsm_state166;
  wire ap_CS_fsm_state167;
  wire ap_CS_fsm_state168;
  wire ap_CS_fsm_state169;
  wire ap_CS_fsm_state170;
  wire ap_CS_fsm_state171;
  wire ap_CS_fsm_state172;
  wire ap_CS_fsm_state173;
  wire ap_CS_fsm_state174;
  wire ap_CS_fsm_state175;
  wire ap_CS_fsm_state176;
  wire ap_CS_fsm_state177;
  wire ap_CS_fsm_state178;
  wire ap_CS_fsm_state179;
  wire ap_CS_fsm_state180;
  wire ap_CS_fsm_state181;
  wire ap_CS_fsm_state182;
  wire ap_CS_fsm_state183;
  wire ap_CS_fsm_state184;
  wire ap_CS_fsm_state185;
  wire ap_CS_fsm_state186;
  wire ap_CS_fsm_state187;
  wire ap_CS_fsm_state188;
  wire ap_CS_fsm_state189;
  wire ap_CS_fsm_state190;
  wire ap_CS_fsm_state191;
  wire ap_CS_fsm_state192;
  wire ap_CS_fsm_state193;
  wire ap_CS_fsm_state194;
  wire ap_CS_fsm_state195;
  wire ap_CS_fsm_state196;
  wire ap_CS_fsm_state197;
  wire ap_CS_fsm_state3;
  wire [197:197]ap_NS_fsm;
  wire ap_NS_fsm1179_out;
  wire ap_NS_fsm1180_out;
  wire ap_NS_fsm1181_out;
  wire ap_NS_fsm1182_out;
  wire ap_NS_fsm1183_out;
  wire ap_NS_fsm1184_out;
  wire ap_NS_fsm1185_out;
  wire ap_NS_fsm1186_out;
  wire ap_NS_fsm1187_out;
  wire ap_NS_fsm1188_out;
  wire ap_NS_fsm1189_out;
  wire ap_NS_fsm1190_out;
  wire ap_NS_fsm1191_out;
  wire ap_NS_fsm1192_out;
  wire ap_NS_fsm1193_out;
  wire ap_NS_fsm1194_out;
  wire ap_NS_fsm1195_out;
  wire ap_NS_fsm1196_out;
  wire ap_NS_fsm1197_out;
  wire ap_NS_fsm1198_out;
  wire ap_NS_fsm1199_out;
  wire ap_NS_fsm1200_out;
  wire ap_NS_fsm1201_out;
  wire ap_NS_fsm1202_out;
  wire ap_NS_fsm1203_out;
  wire ap_NS_fsm1204_out;
  wire ap_NS_fsm1205_out;
  wire ap_NS_fsm1206_out;
  wire ap_NS_fsm1207_out;
  wire ap_NS_fsm1208_out;
  wire ap_NS_fsm1209_out;
  wire ap_NS_fsm1210_out;
  wire ap_NS_fsm1211_out;
  wire ap_NS_fsm1212_out;
  wire ap_NS_fsm1213_out;
  wire ap_NS_fsm1214_out;
  wire ap_NS_fsm1215_out;
  wire ap_NS_fsm1216_out;
  wire ap_NS_fsm1217_out;
  wire ap_NS_fsm1218_out;
  wire ap_NS_fsm1219_out;
  wire ap_NS_fsm1220_out;
  wire ap_NS_fsm1221_out;
  wire ap_NS_fsm1222_out;
  wire ap_NS_fsm1223_out;
  wire ap_NS_fsm1224_out;
  wire ap_NS_fsm1225_out;
  wire ap_NS_fsm1226_out;
  wire ap_NS_fsm1227_out;
  wire ap_NS_fsm1228_out;
  wire ap_NS_fsm1229_out;
  wire ap_NS_fsm1230_out;
  wire ap_NS_fsm1231_out;
  wire ap_NS_fsm1232_out;
  wire ap_NS_fsm1233_out;
  wire ap_NS_fsm1234_out;
  wire ap_NS_fsm1235_out;
  wire ap_NS_fsm1236_out;
  wire ap_NS_fsm1237_out;
  wire ap_NS_fsm1238_out;
  wire ap_NS_fsm1239_out;
  wire ap_NS_fsm1240_out;
  wire ap_NS_fsm1247_out;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]buf_0_V_q0;
  wire [7:0]cnv_26_V_V_dout;
  wire cnv_26_V_V_empty_n;
  wire cnv_26_V_V_full_n;
  wire cnv_27_V_V_U_n_7;
  wire [7:0]cnv_27_V_V_dout;
  wire cnv_27_V_V_empty_n;
  wire cnv_27_V_V_full_n;
  wire cnv_28_V_V_U_n_100;
  wire cnv_28_V_V_U_n_101;
  wire cnv_28_V_V_U_n_102;
  wire cnv_28_V_V_U_n_103;
  wire cnv_28_V_V_U_n_104;
  wire cnv_28_V_V_U_n_105;
  wire cnv_28_V_V_U_n_106;
  wire cnv_28_V_V_U_n_107;
  wire cnv_28_V_V_U_n_108;
  wire cnv_28_V_V_U_n_11;
  wire cnv_28_V_V_U_n_12;
  wire cnv_28_V_V_U_n_13;
  wire cnv_28_V_V_U_n_14;
  wire cnv_28_V_V_U_n_15;
  wire cnv_28_V_V_U_n_25;
  wire cnv_28_V_V_U_n_26;
  wire cnv_28_V_V_U_n_27;
  wire cnv_28_V_V_U_n_28;
  wire cnv_28_V_V_U_n_29;
  wire cnv_28_V_V_U_n_39;
  wire cnv_28_V_V_U_n_40;
  wire cnv_28_V_V_U_n_41;
  wire cnv_28_V_V_U_n_42;
  wire cnv_28_V_V_U_n_43;
  wire cnv_28_V_V_U_n_53;
  wire cnv_28_V_V_U_n_54;
  wire cnv_28_V_V_U_n_55;
  wire cnv_28_V_V_U_n_56;
  wire cnv_28_V_V_U_n_57;
  wire cnv_28_V_V_U_n_66;
  wire cnv_28_V_V_U_n_67;
  wire cnv_28_V_V_U_n_68;
  wire cnv_28_V_V_U_n_69;
  wire cnv_28_V_V_U_n_7;
  wire cnv_28_V_V_U_n_70;
  wire cnv_28_V_V_U_n_71;
  wire cnv_28_V_V_U_n_72;
  wire cnv_28_V_V_U_n_73;
  wire cnv_28_V_V_U_n_74;
  wire cnv_28_V_V_U_n_75;
  wire cnv_28_V_V_U_n_76;
  wire cnv_28_V_V_U_n_77;
  wire cnv_28_V_V_U_n_78;
  wire cnv_28_V_V_U_n_79;
  wire cnv_28_V_V_U_n_80;
  wire cnv_28_V_V_U_n_81;
  wire cnv_28_V_V_U_n_82;
  wire cnv_28_V_V_U_n_83;
  wire cnv_28_V_V_U_n_84;
  wire cnv_28_V_V_U_n_85;
  wire cnv_28_V_V_U_n_86;
  wire cnv_28_V_V_U_n_87;
  wire cnv_28_V_V_U_n_88;
  wire cnv_28_V_V_U_n_89;
  wire cnv_28_V_V_U_n_90;
  wire cnv_28_V_V_U_n_91;
  wire cnv_28_V_V_U_n_92;
  wire cnv_28_V_V_U_n_93;
  wire cnv_28_V_V_U_n_94;
  wire cnv_28_V_V_U_n_95;
  wire cnv_28_V_V_U_n_96;
  wire cnv_28_V_V_U_n_97;
  wire cnv_28_V_V_U_n_98;
  wire cnv_28_V_V_U_n_99;
  wire [7:0]cnv_28_V_V_dout;
  wire cnv_28_V_V_empty_n;
  wire cnv_28_V_V_full_n;
  wire cnv_29PRL_V_V_U_n_41;
  wire cnv_29PRL_V_V_U_n_7;
  wire [30:0]cnv_29PRL_V_V_dout;
  wire cnv_29PRL_V_V_empty_n;
  wire cnv_29PRL_V_V_full_n;
  wire cnv_30PRL_V_V_U_n_10;
  wire cnv_30PRL_V_V_U_n_11;
  wire cnv_30PRL_V_V_U_n_12;
  wire cnv_30PRL_V_V_U_n_13;
  wire cnv_30PRL_V_V_U_n_14;
  wire cnv_30PRL_V_V_U_n_15;
  wire cnv_30PRL_V_V_U_n_16;
  wire cnv_30PRL_V_V_U_n_17;
  wire cnv_30PRL_V_V_U_n_18;
  wire cnv_30PRL_V_V_U_n_19;
  wire cnv_30PRL_V_V_U_n_20;
  wire cnv_30PRL_V_V_U_n_21;
  wire cnv_30PRL_V_V_U_n_22;
  wire cnv_30PRL_V_V_U_n_23;
  wire cnv_30PRL_V_V_U_n_9;
  wire [30:23]cnv_30PRL_V_V_dout;
  wire cnv_30PRL_V_V_empty_n;
  wire cnv_30PRL_V_V_full_n;
  wire cnv_31_V_V_U_n_7;
  wire [7:0]cnv_31_V_V_dout;
  wire cnv_31_V_V_empty_n;
  wire cnv_31_V_V_full_n;
  wire cnv_32_V_V_U_n_10;
  wire cnv_32_V_V_U_n_100;
  wire cnv_32_V_V_U_n_101;
  wire cnv_32_V_V_U_n_102;
  wire cnv_32_V_V_U_n_103;
  wire cnv_32_V_V_U_n_104;
  wire cnv_32_V_V_U_n_105;
  wire cnv_32_V_V_U_n_106;
  wire cnv_32_V_V_U_n_107;
  wire cnv_32_V_V_U_n_108;
  wire cnv_32_V_V_U_n_109;
  wire cnv_32_V_V_U_n_110;
  wire cnv_32_V_V_U_n_111;
  wire cnv_32_V_V_U_n_112;
  wire cnv_32_V_V_U_n_113;
  wire cnv_32_V_V_U_n_114;
  wire cnv_32_V_V_U_n_115;
  wire cnv_32_V_V_U_n_116;
  wire cnv_32_V_V_U_n_117;
  wire cnv_32_V_V_U_n_118;
  wire cnv_32_V_V_U_n_119;
  wire cnv_32_V_V_U_n_120;
  wire cnv_32_V_V_U_n_121;
  wire cnv_32_V_V_U_n_122;
  wire cnv_32_V_V_U_n_123;
  wire cnv_32_V_V_U_n_124;
  wire cnv_32_V_V_U_n_125;
  wire cnv_32_V_V_U_n_126;
  wire cnv_32_V_V_U_n_127;
  wire cnv_32_V_V_U_n_128;
  wire cnv_32_V_V_U_n_129;
  wire cnv_32_V_V_U_n_130;
  wire cnv_32_V_V_U_n_28;
  wire cnv_32_V_V_U_n_29;
  wire cnv_32_V_V_U_n_30;
  wire cnv_32_V_V_U_n_31;
  wire cnv_32_V_V_U_n_32;
  wire cnv_32_V_V_U_n_33;
  wire cnv_32_V_V_U_n_34;
  wire cnv_32_V_V_U_n_35;
  wire cnv_32_V_V_U_n_36;
  wire cnv_32_V_V_U_n_37;
  wire cnv_32_V_V_U_n_38;
  wire cnv_32_V_V_U_n_39;
  wire cnv_32_V_V_U_n_40;
  wire cnv_32_V_V_U_n_41;
  wire cnv_32_V_V_U_n_42;
  wire cnv_32_V_V_U_n_43;
  wire cnv_32_V_V_U_n_44;
  wire cnv_32_V_V_U_n_45;
  wire cnv_32_V_V_U_n_46;
  wire cnv_32_V_V_U_n_47;
  wire cnv_32_V_V_U_n_48;
  wire cnv_32_V_V_U_n_49;
  wire cnv_32_V_V_U_n_50;
  wire cnv_32_V_V_U_n_51;
  wire cnv_32_V_V_U_n_52;
  wire cnv_32_V_V_U_n_53;
  wire cnv_32_V_V_U_n_54;
  wire cnv_32_V_V_U_n_55;
  wire cnv_32_V_V_U_n_56;
  wire cnv_32_V_V_U_n_57;
  wire cnv_32_V_V_U_n_58;
  wire cnv_32_V_V_U_n_59;
  wire cnv_32_V_V_U_n_60;
  wire cnv_32_V_V_U_n_61;
  wire cnv_32_V_V_U_n_62;
  wire cnv_32_V_V_U_n_63;
  wire cnv_32_V_V_U_n_64;
  wire cnv_32_V_V_U_n_65;
  wire cnv_32_V_V_U_n_66;
  wire cnv_32_V_V_U_n_67;
  wire cnv_32_V_V_U_n_68;
  wire cnv_32_V_V_U_n_69;
  wire cnv_32_V_V_U_n_7;
  wire cnv_32_V_V_U_n_71;
  wire cnv_32_V_V_U_n_72;
  wire cnv_32_V_V_U_n_73;
  wire cnv_32_V_V_U_n_74;
  wire cnv_32_V_V_U_n_75;
  wire cnv_32_V_V_U_n_76;
  wire cnv_32_V_V_U_n_77;
  wire cnv_32_V_V_U_n_78;
  wire cnv_32_V_V_U_n_79;
  wire cnv_32_V_V_U_n_80;
  wire cnv_32_V_V_U_n_81;
  wire cnv_32_V_V_U_n_82;
  wire cnv_32_V_V_U_n_83;
  wire cnv_32_V_V_U_n_84;
  wire cnv_32_V_V_U_n_85;
  wire cnv_32_V_V_U_n_86;
  wire cnv_32_V_V_U_n_87;
  wire cnv_32_V_V_U_n_88;
  wire cnv_32_V_V_U_n_89;
  wire cnv_32_V_V_U_n_90;
  wire cnv_32_V_V_U_n_91;
  wire cnv_32_V_V_U_n_92;
  wire cnv_32_V_V_U_n_93;
  wire cnv_32_V_V_U_n_94;
  wire cnv_32_V_V_U_n_95;
  wire cnv_32_V_V_U_n_96;
  wire cnv_32_V_V_U_n_97;
  wire cnv_32_V_V_U_n_98;
  wire cnv_32_V_V_U_n_99;
  wire [7:0]cnv_32_V_V_dout;
  wire cnv_32_V_V_empty_n;
  wire cnv_32_V_V_full_n;
  wire cnv_33PRL_V_V_U_n_41;
  wire cnv_33PRL_V_V_U_n_7;
  wire [30:0]cnv_33PRL_V_V_dout;
  wire cnv_33PRL_V_V_empty_n;
  wire cnv_33PRL_V_V_full_n;
  wire cnv_34PRL_V_V_U_n_10;
  wire cnv_34PRL_V_V_U_n_11;
  wire cnv_34PRL_V_V_U_n_12;
  wire cnv_34PRL_V_V_U_n_13;
  wire cnv_34PRL_V_V_U_n_14;
  wire cnv_34PRL_V_V_U_n_15;
  wire cnv_34PRL_V_V_U_n_16;
  wire cnv_34PRL_V_V_U_n_17;
  wire cnv_34PRL_V_V_U_n_18;
  wire cnv_34PRL_V_V_U_n_19;
  wire cnv_34PRL_V_V_U_n_20;
  wire cnv_34PRL_V_V_U_n_21;
  wire cnv_34PRL_V_V_U_n_22;
  wire cnv_34PRL_V_V_U_n_23;
  wire cnv_34PRL_V_V_U_n_9;
  wire [30:23]cnv_34PRL_V_V_dout;
  wire cnv_34PRL_V_V_empty_n;
  wire cnv_34PRL_V_V_full_n;
  wire cnv_35_V_V_U_n_7;
  wire [7:0]cnv_35_V_V_dout;
  wire cnv_35_V_V_empty_n;
  wire cnv_35_V_V_full_n;
  wire cnv_36_V_V_U_n_100;
  wire cnv_36_V_V_U_n_101;
  wire cnv_36_V_V_U_n_102;
  wire cnv_36_V_V_U_n_103;
  wire cnv_36_V_V_U_n_104;
  wire cnv_36_V_V_U_n_105;
  wire cnv_36_V_V_U_n_106;
  wire cnv_36_V_V_U_n_107;
  wire cnv_36_V_V_U_n_108;
  wire cnv_36_V_V_U_n_109;
  wire cnv_36_V_V_U_n_11;
  wire cnv_36_V_V_U_n_110;
  wire cnv_36_V_V_U_n_111;
  wire cnv_36_V_V_U_n_112;
  wire cnv_36_V_V_U_n_113;
  wire cnv_36_V_V_U_n_12;
  wire cnv_36_V_V_U_n_13;
  wire cnv_36_V_V_U_n_14;
  wire cnv_36_V_V_U_n_15;
  wire cnv_36_V_V_U_n_16;
  wire cnv_36_V_V_U_n_17;
  wire cnv_36_V_V_U_n_18;
  wire cnv_36_V_V_U_n_19;
  wire cnv_36_V_V_U_n_20;
  wire cnv_36_V_V_U_n_21;
  wire cnv_36_V_V_U_n_22;
  wire cnv_36_V_V_U_n_23;
  wire cnv_36_V_V_U_n_33;
  wire cnv_36_V_V_U_n_34;
  wire cnv_36_V_V_U_n_35;
  wire cnv_36_V_V_U_n_36;
  wire cnv_36_V_V_U_n_37;
  wire cnv_36_V_V_U_n_47;
  wire cnv_36_V_V_U_n_48;
  wire cnv_36_V_V_U_n_49;
  wire cnv_36_V_V_U_n_50;
  wire cnv_36_V_V_U_n_51;
  wire cnv_36_V_V_U_n_61;
  wire cnv_36_V_V_U_n_62;
  wire cnv_36_V_V_U_n_63;
  wire cnv_36_V_V_U_n_64;
  wire cnv_36_V_V_U_n_65;
  wire cnv_36_V_V_U_n_7;
  wire cnv_36_V_V_U_n_74;
  wire cnv_36_V_V_U_n_75;
  wire cnv_36_V_V_U_n_76;
  wire cnv_36_V_V_U_n_77;
  wire cnv_36_V_V_U_n_78;
  wire cnv_36_V_V_U_n_79;
  wire cnv_36_V_V_U_n_80;
  wire cnv_36_V_V_U_n_81;
  wire cnv_36_V_V_U_n_82;
  wire cnv_36_V_V_U_n_83;
  wire cnv_36_V_V_U_n_84;
  wire cnv_36_V_V_U_n_85;
  wire cnv_36_V_V_U_n_86;
  wire cnv_36_V_V_U_n_87;
  wire cnv_36_V_V_U_n_88;
  wire cnv_36_V_V_U_n_89;
  wire cnv_36_V_V_U_n_90;
  wire cnv_36_V_V_U_n_91;
  wire cnv_36_V_V_U_n_92;
  wire cnv_36_V_V_U_n_93;
  wire cnv_36_V_V_U_n_94;
  wire cnv_36_V_V_U_n_95;
  wire cnv_36_V_V_U_n_96;
  wire cnv_36_V_V_U_n_97;
  wire cnv_36_V_V_U_n_98;
  wire cnv_36_V_V_U_n_99;
  wire [7:0]cnv_36_V_V_dout;
  wire cnv_36_V_V_empty_n;
  wire cnv_36_V_V_full_n;
  wire cnv_37PRL_V_V_U_n_41;
  wire cnv_37PRL_V_V_U_n_7;
  wire [30:0]cnv_37PRL_V_V_dout;
  wire cnv_37PRL_V_V_empty_n;
  wire cnv_37PRL_V_V_full_n;
  wire cnv_38PRL_V_V_U_n_10;
  wire cnv_38PRL_V_V_U_n_11;
  wire cnv_38PRL_V_V_U_n_12;
  wire cnv_38PRL_V_V_U_n_13;
  wire cnv_38PRL_V_V_U_n_14;
  wire cnv_38PRL_V_V_U_n_15;
  wire cnv_38PRL_V_V_U_n_16;
  wire cnv_38PRL_V_V_U_n_17;
  wire cnv_38PRL_V_V_U_n_18;
  wire cnv_38PRL_V_V_U_n_19;
  wire cnv_38PRL_V_V_U_n_20;
  wire cnv_38PRL_V_V_U_n_21;
  wire cnv_38PRL_V_V_U_n_22;
  wire cnv_38PRL_V_V_U_n_23;
  wire cnv_38PRL_V_V_U_n_9;
  wire [30:23]cnv_38PRL_V_V_dout;
  wire cnv_38PRL_V_V_empty_n;
  wire cnv_38PRL_V_V_full_n;
  wire cnv_39_V_V_U_n_7;
  wire [7:0]cnv_39_V_V_dout;
  wire cnv_39_V_V_empty_n;
  wire cnv_39_V_V_full_n;
  wire cnv_40_V_V_U_n_10;
  wire cnv_40_V_V_U_n_7;
  wire [7:0]cnv_40_V_V_dout;
  wire cnv_40_V_V_empty_n;
  wire cnv_40_V_V_full_n;
  wire cnv_41_V_V_U_n_7;
  wire [7:0]cnv_41_V_V_dout;
  wire cnv_41_V_V_empty_n;
  wire cnv_41_V_V_full_n;
  wire cnv_42PRL_V_V_U_n_40;
  wire [30:0]cnv_42PRL_V_V_dout;
  wire cnv_42PRL_V_V_empty_n;
  wire cnv_42PRL_V_V_full_n;
  wire cnv_43PRL_V_V_U_n_10;
  wire cnv_43PRL_V_V_U_n_11;
  wire cnv_43PRL_V_V_U_n_12;
  wire cnv_43PRL_V_V_U_n_13;
  wire cnv_43PRL_V_V_U_n_14;
  wire cnv_43PRL_V_V_U_n_15;
  wire cnv_43PRL_V_V_U_n_16;
  wire cnv_43PRL_V_V_U_n_17;
  wire cnv_43PRL_V_V_U_n_18;
  wire cnv_43PRL_V_V_U_n_19;
  wire cnv_43PRL_V_V_U_n_20;
  wire cnv_43PRL_V_V_U_n_21;
  wire cnv_43PRL_V_V_U_n_22;
  wire cnv_43PRL_V_V_U_n_23;
  wire cnv_43PRL_V_V_U_n_9;
  wire [30:23]cnv_43PRL_V_V_dout;
  wire cnv_43PRL_V_V_empty_n;
  wire cnv_43PRL_V_V_full_n;
  wire cnv_44_V_V_U_n_7;
  wire [7:0]cnv_44_V_V_dout;
  wire cnv_44_V_V_empty_n;
  wire cnv_44_V_V_full_n;
  wire cnv_45_V_V_U_n_100;
  wire cnv_45_V_V_U_n_101;
  wire cnv_45_V_V_U_n_102;
  wire cnv_45_V_V_U_n_103;
  wire cnv_45_V_V_U_n_104;
  wire cnv_45_V_V_U_n_105;
  wire cnv_45_V_V_U_n_106;
  wire cnv_45_V_V_U_n_107;
  wire cnv_45_V_V_U_n_108;
  wire cnv_45_V_V_U_n_109;
  wire cnv_45_V_V_U_n_11;
  wire cnv_45_V_V_U_n_110;
  wire cnv_45_V_V_U_n_111;
  wire cnv_45_V_V_U_n_112;
  wire cnv_45_V_V_U_n_113;
  wire cnv_45_V_V_U_n_12;
  wire cnv_45_V_V_U_n_13;
  wire cnv_45_V_V_U_n_14;
  wire cnv_45_V_V_U_n_15;
  wire cnv_45_V_V_U_n_16;
  wire cnv_45_V_V_U_n_17;
  wire cnv_45_V_V_U_n_18;
  wire cnv_45_V_V_U_n_19;
  wire cnv_45_V_V_U_n_20;
  wire cnv_45_V_V_U_n_21;
  wire cnv_45_V_V_U_n_22;
  wire cnv_45_V_V_U_n_23;
  wire cnv_45_V_V_U_n_33;
  wire cnv_45_V_V_U_n_34;
  wire cnv_45_V_V_U_n_35;
  wire cnv_45_V_V_U_n_36;
  wire cnv_45_V_V_U_n_37;
  wire cnv_45_V_V_U_n_47;
  wire cnv_45_V_V_U_n_48;
  wire cnv_45_V_V_U_n_49;
  wire cnv_45_V_V_U_n_50;
  wire cnv_45_V_V_U_n_51;
  wire cnv_45_V_V_U_n_61;
  wire cnv_45_V_V_U_n_62;
  wire cnv_45_V_V_U_n_63;
  wire cnv_45_V_V_U_n_64;
  wire cnv_45_V_V_U_n_65;
  wire cnv_45_V_V_U_n_7;
  wire cnv_45_V_V_U_n_74;
  wire cnv_45_V_V_U_n_75;
  wire cnv_45_V_V_U_n_76;
  wire cnv_45_V_V_U_n_77;
  wire cnv_45_V_V_U_n_78;
  wire cnv_45_V_V_U_n_79;
  wire cnv_45_V_V_U_n_80;
  wire cnv_45_V_V_U_n_81;
  wire cnv_45_V_V_U_n_82;
  wire cnv_45_V_V_U_n_83;
  wire cnv_45_V_V_U_n_84;
  wire cnv_45_V_V_U_n_85;
  wire cnv_45_V_V_U_n_86;
  wire cnv_45_V_V_U_n_87;
  wire cnv_45_V_V_U_n_88;
  wire cnv_45_V_V_U_n_89;
  wire cnv_45_V_V_U_n_90;
  wire cnv_45_V_V_U_n_91;
  wire cnv_45_V_V_U_n_92;
  wire cnv_45_V_V_U_n_93;
  wire cnv_45_V_V_U_n_94;
  wire cnv_45_V_V_U_n_95;
  wire cnv_45_V_V_U_n_96;
  wire cnv_45_V_V_U_n_97;
  wire cnv_45_V_V_U_n_98;
  wire cnv_45_V_V_U_n_99;
  wire [7:0]cnv_45_V_V_dout;
  wire cnv_45_V_V_empty_n;
  wire cnv_45_V_V_full_n;
  wire cnv_46PRL_V_V_U_n_40;
  wire [30:0]cnv_46PRL_V_V_dout;
  wire cnv_46PRL_V_V_empty_n;
  wire cnv_46PRL_V_V_full_n;
  wire cnv_47PRL_V_V_U_n_10;
  wire cnv_47PRL_V_V_U_n_11;
  wire cnv_47PRL_V_V_U_n_12;
  wire cnv_47PRL_V_V_U_n_13;
  wire cnv_47PRL_V_V_U_n_14;
  wire cnv_47PRL_V_V_U_n_15;
  wire cnv_47PRL_V_V_U_n_16;
  wire cnv_47PRL_V_V_U_n_17;
  wire cnv_47PRL_V_V_U_n_18;
  wire cnv_47PRL_V_V_U_n_19;
  wire cnv_47PRL_V_V_U_n_20;
  wire cnv_47PRL_V_V_U_n_21;
  wire cnv_47PRL_V_V_U_n_22;
  wire cnv_47PRL_V_V_U_n_23;
  wire cnv_47PRL_V_V_U_n_9;
  wire [30:23]cnv_47PRL_V_V_dout;
  wire cnv_47PRL_V_V_empty_n;
  wire cnv_47PRL_V_V_full_n;
  wire [7:0]cnv_48_V_V_dout;
  wire cnv_48_V_V_empty_n;
  wire cnv_48_V_V_full_n;
  wire computeS2_control_s_axi_U_n_15;
  wire [11:1]featurePC_0_V_address1;
  wire featurePC_0_V_ce1;
  wire [7:0]featurePC_0_V_q0;
  wire [7:0]featurePC_1_V_q0;
  wire featurePC_1_V_we0;
  wire [7:0]featurePC_2_V_q0;
  wire featurePC_2_V_we0;
  wire [7:0]featurePC_3_V_q0;
  wire featurePC_3_V_we0;
  wire grouperPE_U0_ap_ready;
  wire grouperPE_U0_ap_start;
  wire grouperPE_U0_features_V_V_read;
  wire grouperPE_U0_inStream_V_V_read;
  wire grouperPE_U0_n_137;
  wire grouperPE_U0_n_138;
  wire grouperPE_U0_n_139;
  wire grouperPE_U0_n_140;
  wire grouperPE_U0_n_141;
  wire grouperPE_U0_n_142;
  wire grouperPE_U0_n_143;
  wire grouperPE_U0_n_144;
  wire grouperPE_U0_n_145;
  wire grouperPE_U0_n_146;
  wire grouperPE_U0_n_147;
  wire grouperPE_U0_n_162;
  wire grouperPE_U0_n_163;
  wire grouperPE_U0_n_164;
  wire grouperPE_U0_n_165;
  wire grouperPE_U0_n_166;
  wire grouperPE_U0_n_167;
  wire grouperPE_U0_n_168;
  wire grouperPE_U0_n_169;
  wire grouperPE_U0_n_170;
  wire grouperPE_U0_n_171;
  wire grouperPE_U0_n_172;
  wire grouperPE_U0_n_173;
  wire grouperPE_U0_n_174;
  wire grouperPE_U0_n_175;
  wire grouperPE_U0_n_177;
  wire grouperPE_U0_n_178;
  wire grouperPE_U0_n_179;
  wire grouperPE_U0_n_180;
  wire grouperPE_U0_n_181;
  wire grouperPE_U0_n_27;
  wire grouperPE_U0_n_28;
  wire grouperPE_U0_n_29;
  wire grouperPE_U0_n_30;
  wire grouperPE_U0_n_31;
  wire grouperPE_U0_n_32;
  wire grouperPE_U0_n_33;
  wire grouperPE_U0_n_34;
  wire grouperPE_U0_n_35;
  wire grouperPE_U0_n_36;
  wire grouperPE_U0_n_37;
  wire grouperPE_U0_n_38;
  wire grouperPE_U0_n_39;
  wire grouperPE_U0_n_40;
  wire grouperPE_U0_n_41;
  wire grouperPE_U0_n_42;
  wire grouperPE_U0_n_43;
  wire grouperPE_U0_n_48;
  wire [7:0]grouperPE_U0_outStream_V_V_din;
  wire inStr_V_V_U_n_7;
  wire inStr_V_V_empty_n;
  wire inStr_V_V_full_n;
  wire in_1_V_V_U_n_7;
  wire in_1_V_V_empty_n;
  wire in_1_V_V_full_n;
  wire [14:6]indexedFeatures_0_V_address0;
  wire indexedFeatures_0_V_ce0;
  wire [7:0]indexedFeatures_0_V_q0;
  wire [7:0]indexedFeatures_1_V_q0;
  wire [7:0]indexedFeatures_2_V_q0;
  wire [7:0]indexedFeatures_3_V_q0;
  wire indexedFeatures_3_V_we0;
  wire [63:0]input1_V_V_TDATA;
  wire input1_V_V_TREADY;
  wire input1_V_V_TVALID;
  wire int_isr;
  wire interrupt;
  wire loadPCL_U0_ap_start;
  wire loadPCL_U0_n_10;
  wire loadPCL_U0_n_7;
  wire loadPCL_U0_n_9;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_12;
  wire mOutPtr110_out_13;
  wire mOutPtr110_out_18;
  wire mOutPtr110_out_2;
  wire mOutPtr110_out_21;
  wire mOutPtr110_out_25;
  wire mOutPtr110_out_28;
  wire mOutPtr110_out_32;
  wire mOutPtr110_out_36;
  wire mOutPtr110_out_37;
  wire mOutPtr110_out_40;
  wire mOutPtr110_out_43;
  wire mOutPtr110_out_46;
  wire mOutPtr110_out_50;
  wire mOutPtr110_out_54;
  wire mOutPtr110_out_63;
  wire mOutPtr110_out_65;
  wire mOutPtr110_out_66;
  wire mOutPtr110_out_72;
  wire p_0_in;
  wire p_0_in__0;
  wire [22:0]p_1_reg_65;
  wire [22:0]p_1_reg_65_52;
  wire [22:0]p_1_reg_65_61;
  wire [22:0]p_2_reg_65;
  wire [22:0]p_2_reg_65_58;
  wire p_4_in;
  wire [5:0]q0;
  wire [6:0]q0_23;
  wire [6:0]q0_30;
  wire [6:0]q0_34;
  wire [7:0]\^s2_out_V_V_TDATA ;
  wire s2_out_V_V_TREADY;
  wire s2_out_V_V_TVALID;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [7:0]\^s_axi_control_RDATA ;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [10:0]sampledFeatures_0_V_address0;
  wire sampledFeatures_0_V_ce0;
  wire [7:0]sampledFeatures_0_V_q0;
  wire sampledFeatures_0_V_we0;
  wire [7:0]sampledFeatures_1_V_q0;
  wire sampledFeatures_1_V_we0;
  wire [7:0]sampledFeatures_2_V_q0;
  wire sampledFeatures_2_V_we0;
  wire [7:0]sampledFeatures_3_V_q0;
  wire sampledFeatures_3_V_we0;
  wire shiftReg_ce;
  wire shiftReg_ce_11;
  wire shiftReg_ce_15;
  wire shiftReg_ce_17;
  wire shiftReg_ce_20;
  wire shiftReg_ce_24;
  wire shiftReg_ce_27;
  wire shiftReg_ce_31;
  wire shiftReg_ce_39;
  wire shiftReg_ce_4;
  wire shiftReg_ce_42;
  wire shiftReg_ce_47;
  wire shiftReg_ce_49;
  wire shiftReg_ce_53;
  wire shiftReg_ce_56;
  wire shiftReg_ce_59;
  wire shiftReg_ce_62;
  wire shiftReg_ce_68;
  wire shiftReg_ce_70;
  wire shiftReg_ce_8;
  wire start_for_Conv1DB7jG_U_n_9;
  wire start_for_Conv1DBbbk_U_n_9;
  wire start_for_Conv1DBuffer_new397_U0_full_n;
  wire start_for_Conv1DBuffer_new401_U0_full_n;
  wire start_for_Conv1DBuffer_new405_U0_full_n;
  wire start_for_Conv1DBuffer_new_1_U0_full_n;
  wire start_for_Conv1DBuffer_new_U0_full_n;
  wire start_for_Conv1DM0iy_U_n_9;
  wire start_for_Conv1DM4jc_U_n_9;
  wire start_for_Conv1DMWhU_U_n_9;
  wire start_for_Conv1DMac_new398_U0_full_n;
  wire start_for_Conv1DMac_new402_U0_full_n;
  wire start_for_Conv1DMac_new406_U0_full_n;
  wire start_for_Conv1DMac_new_1_U0_full_n;
  wire start_for_Conv1DMac_new_U0_full_n;
  wire start_for_Relu1D399_U0_full_n;
  wire start_for_Relu1D3Xh4_U_n_10;
  wire start_for_Relu1D3Xh4_U_n_9;
  wire start_for_Relu1D403_U0_full_n;
  wire start_for_Relu1D407_U0_full_n;
  wire start_for_Relu1D41iI_U_n_10;
  wire start_for_Relu1D41iI_U_n_11;
  wire start_for_Relu1D41iI_U_n_9;
  wire start_for_Relu1D49j0_U_n_9;
  wire start_for_Relu1D_1_U0_full_n;
  wire start_for_Relu1D_U0_U_n_10;
  wire start_for_Relu1D_U0_U_n_9;
  wire start_for_Relu1D_U0_full_n;
  wire start_for_ResizeStream_U0_full_n;
  wire start_for_Streami2iS_U_n_10;
  wire start_for_Streami2iS_U_n_9;
  wire start_for_Streami5jm_U_n_9;
  wire start_for_Streami6jw_U_n_9;
  wire start_for_StreamiYie_U_n_10;
  wire start_for_StreamiYie_U_n_9;
  wire start_for_Streamibak_U_n_10;
  wire start_for_Streamibak_U_n_11;
  wire start_for_Streamibak_U_n_9;
  wire start_for_Streamibek_U_n_9;
  wire start_for_StreamingDataWidthCo_1_U0_full_n;
  wire start_for_StreamingDataWidthCo_2_U0_full_n;
  wire start_for_StreamingDataWidthCo_3_U0_full_n;
  wire start_for_StreamingDataWidthCo_4_U0_full_n;
  wire start_for_StreamingDataWidthCo_U0_full_n;
  wire start_for_StreamingMaxPool_Pre_U0_full_n;
  wire start_for_grouperPE_U0_full_n;
  wire start_for_grouperUhA_U_n_9;
  wire start_once_reg;
  wire start_once_reg_14;
  wire start_once_reg_19;
  wire start_once_reg_22;
  wire start_once_reg_26;
  wire start_once_reg_29;
  wire start_once_reg_3;
  wire start_once_reg_33;
  wire start_once_reg_35;
  wire start_once_reg_38;
  wire start_once_reg_41;
  wire start_once_reg_44;
  wire start_once_reg_45;
  wire start_once_reg_48;
  wire start_once_reg_51;
  wire start_once_reg_55;
  wire start_once_reg_57;
  wire start_once_reg_6;
  wire start_once_reg_60;
  wire start_once_reg_64;
  wire start_once_reg_67;
  wire start_once_reg_71;
  wire start_once_reg_9;
  wire tmp_106_fu_488_p2;
  wire [7:0]tmp_11_fu_4948_p6;
  wire tmp_203_1_fu_572_p2;
  wire tmp_203_1_fu_634_p2;
  wire tmp_203_2_fu_642_p2;
  wire tmp_203_2_fu_704_p2;
  wire tmp_203_3_fu_712_p2;
  wire tmp_203_3_fu_774_p2;
  wire tmp_227_1_fu_558_p2;
  wire tmp_227_2_fu_628_p2;
  wire tmp_227_3_fu_698_p2;
  wire tmp_30_fu_227_p2;
  wire [15:15]tmp_331_fu_584_p1;
  wire [14:6]tmp_334_fu_654_p1;
  wire [3:3]tmp_334_fu_654_p1__0;
  wire [15:15]tmp_337_fu_724_p1;
  wire [14:7]tmp_344_fu_544_p1;
  wire [5:4]tmp_344_fu_544_p1__0;
  wire [14:7]tmp_347_fu_614_p1;
  wire [5:4]tmp_347_fu_614_p1__0;
  wire [14:7]tmp_350_fu_684_p1;
  wire [5:4]tmp_350_fu_684_p1__0;
  wire [14:7]tmp_357_fu_530_p1;
  wire [5:4]tmp_357_fu_530_p1__0;
  wire [14:7]tmp_360_fu_600_p1;
  wire [5:4]tmp_360_fu_600_p1__0;
  wire [14:7]tmp_363_fu_670_p1;
  wire [5:4]tmp_363_fu_670_p1__0;
  wire [14:7]tmp_370_fu_606_p1;
  wire [5:4]tmp_370_fu_606_p1__0;
  wire [14:7]tmp_373_fu_676_p1;
  wire [5:4]tmp_373_fu_676_p1__0;
  wire [14:7]tmp_376_fu_746_p1;
  wire [5:4]tmp_376_fu_746_p1__0;
  wire tmp_76_fu_502_p2;
  wire tmp_97_fu_564_p2;
  wire \NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_RDADDRECC_UNCONNECTED ;
  wire \NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_RDADDRECC_UNCONNECTED ;
  wire \NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_RDADDRECC_UNCONNECTED ;
  wire [15:8]\NLW_sampledFeatures_0_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_sampledFeatures_0_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_sampledFeatures_0_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_sampledFeatures_0_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOPBDOP_UNCONNECTED ;
  wire [15:8]\NLW_sampledFeatures_1_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_sampledFeatures_1_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_sampledFeatures_1_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_sampledFeatures_1_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOPBDOP_UNCONNECTED ;
  wire [15:8]\NLW_sampledFeatures_2_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_sampledFeatures_2_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_sampledFeatures_2_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_sampledFeatures_2_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOPBDOP_UNCONNECTED ;
  wire [15:8]\NLW_sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOPBDOP_UNCONNECTED ;
  wire [3:0]\NLW_tmp_203_1_reg_1289_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_203_1_reg_1289_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_203_3_reg_1319_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_203_3_reg_1319_reg[0]_i_4_O_UNCONNECTED ;

  assign s2_out_V_V_TDATA[63] = \<const0> ;
  assign s2_out_V_V_TDATA[62] = \<const0> ;
  assign s2_out_V_V_TDATA[61] = \<const0> ;
  assign s2_out_V_V_TDATA[60] = \<const0> ;
  assign s2_out_V_V_TDATA[59] = \<const0> ;
  assign s2_out_V_V_TDATA[58] = \<const0> ;
  assign s2_out_V_V_TDATA[57] = \<const0> ;
  assign s2_out_V_V_TDATA[56] = \<const0> ;
  assign s2_out_V_V_TDATA[55] = \<const0> ;
  assign s2_out_V_V_TDATA[54] = \<const0> ;
  assign s2_out_V_V_TDATA[53] = \<const0> ;
  assign s2_out_V_V_TDATA[52] = \<const0> ;
  assign s2_out_V_V_TDATA[51] = \<const0> ;
  assign s2_out_V_V_TDATA[50] = \<const0> ;
  assign s2_out_V_V_TDATA[49] = \<const0> ;
  assign s2_out_V_V_TDATA[48] = \<const0> ;
  assign s2_out_V_V_TDATA[47] = \<const0> ;
  assign s2_out_V_V_TDATA[46] = \<const0> ;
  assign s2_out_V_V_TDATA[45] = \<const0> ;
  assign s2_out_V_V_TDATA[44] = \<const0> ;
  assign s2_out_V_V_TDATA[43] = \<const0> ;
  assign s2_out_V_V_TDATA[42] = \<const0> ;
  assign s2_out_V_V_TDATA[41] = \<const0> ;
  assign s2_out_V_V_TDATA[40] = \<const0> ;
  assign s2_out_V_V_TDATA[39] = \<const0> ;
  assign s2_out_V_V_TDATA[38] = \<const0> ;
  assign s2_out_V_V_TDATA[37] = \<const0> ;
  assign s2_out_V_V_TDATA[36] = \<const0> ;
  assign s2_out_V_V_TDATA[35] = \<const0> ;
  assign s2_out_V_V_TDATA[34] = \<const0> ;
  assign s2_out_V_V_TDATA[33] = \<const0> ;
  assign s2_out_V_V_TDATA[32] = \<const0> ;
  assign s2_out_V_V_TDATA[31] = \<const0> ;
  assign s2_out_V_V_TDATA[30] = \<const0> ;
  assign s2_out_V_V_TDATA[29] = \<const0> ;
  assign s2_out_V_V_TDATA[28] = \<const0> ;
  assign s2_out_V_V_TDATA[27] = \<const0> ;
  assign s2_out_V_V_TDATA[26] = \<const0> ;
  assign s2_out_V_V_TDATA[25] = \<const0> ;
  assign s2_out_V_V_TDATA[24] = \<const0> ;
  assign s2_out_V_V_TDATA[23] = \<const0> ;
  assign s2_out_V_V_TDATA[22] = \<const0> ;
  assign s2_out_V_V_TDATA[21] = \<const0> ;
  assign s2_out_V_V_TDATA[20] = \<const0> ;
  assign s2_out_V_V_TDATA[19] = \<const0> ;
  assign s2_out_V_V_TDATA[18] = \<const0> ;
  assign s2_out_V_V_TDATA[17] = \<const0> ;
  assign s2_out_V_V_TDATA[16] = \<const0> ;
  assign s2_out_V_V_TDATA[15] = \<const0> ;
  assign s2_out_V_V_TDATA[14] = \<const0> ;
  assign s2_out_V_V_TDATA[13] = \<const0> ;
  assign s2_out_V_V_TDATA[12] = \<const0> ;
  assign s2_out_V_V_TDATA[11] = \<const0> ;
  assign s2_out_V_V_TDATA[10] = \<const0> ;
  assign s2_out_V_V_TDATA[9] = \<const0> ;
  assign s2_out_V_V_TDATA[8] = \<const0> ;
  assign s2_out_V_V_TDATA[7:0] = \^s2_out_V_V_TDATA [7:0];
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RDATA[31] = \<const0> ;
  assign s_axi_control_RDATA[30] = \<const0> ;
  assign s_axi_control_RDATA[29] = \<const0> ;
  assign s_axi_control_RDATA[28] = \<const0> ;
  assign s_axi_control_RDATA[27] = \<const0> ;
  assign s_axi_control_RDATA[26] = \<const0> ;
  assign s_axi_control_RDATA[25] = \<const0> ;
  assign s_axi_control_RDATA[24] = \<const0> ;
  assign s_axi_control_RDATA[23] = \<const0> ;
  assign s_axi_control_RDATA[22] = \<const0> ;
  assign s_axi_control_RDATA[21] = \<const0> ;
  assign s_axi_control_RDATA[20] = \<const0> ;
  assign s_axi_control_RDATA[19] = \<const0> ;
  assign s_axi_control_RDATA[18] = \<const0> ;
  assign s_axi_control_RDATA[17] = \<const0> ;
  assign s_axi_control_RDATA[16] = \<const0> ;
  assign s_axi_control_RDATA[15] = \<const0> ;
  assign s_axi_control_RDATA[14] = \<const0> ;
  assign s_axi_control_RDATA[13] = \<const0> ;
  assign s_axi_control_RDATA[12] = \<const0> ;
  assign s_axi_control_RDATA[11] = \<const0> ;
  assign s_axi_control_RDATA[10] = \<const0> ;
  assign s_axi_control_RDATA[9] = \<const0> ;
  assign s_axi_control_RDATA[8] = \<const0> ;
  assign s_axi_control_RDATA[7] = \^s_axi_control_RDATA [7];
  assign s_axi_control_RDATA[6] = \<const0> ;
  assign s_axi_control_RDATA[5] = \<const0> ;
  assign s_axi_control_RDATA[4] = \<const0> ;
  assign s_axi_control_RDATA[3:0] = \^s_axi_control_RDATA [3:0];
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CloneStreamOnce CloneStreamOnce_U0
       (.CloneStreamOnce_U0_ap_start(CloneStreamOnce_U0_ap_start),
        .CloneStreamOnce_U0_out1_V_V_write(CloneStreamOnce_U0_out1_V_V_write),
        .Q(CloneStreamOnce_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grouperPE_U0_inStream_V_V_read(grouperPE_U0_inStream_V_V_read),
        .inStr_V_V_empty_n(inStr_V_V_empty_n),
        .in_1_V_V_empty_n(in_1_V_V_empty_n),
        .in_1_V_V_full_n(in_1_V_V_full_n),
        .internal_empty_n_reg(CloneStreamOnce_U0_n_9),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (CloneStreamOnce_U0_n_7),
        .\mOutPtr_reg[0]_0 (in_1_V_V_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    CloneStreamOnce_U0_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(CloneStreamOnce_U0_ap_start),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new397 Conv1DBuffer_new397_U0
       (.Conv1DBuffer_new397_U0_ap_start(Conv1DBuffer_new397_U0_ap_start),
        .DIADI(cnv_27_V_V_dout),
        .DOADO(\SRL_SIG_reg[0]_1 ),
        .E(shiftReg_ce),
        .Q({Conv1DBuffer_new397_U0_ap_ready,Conv1DBuffer_new397_U0_n_18}),
        .\ap_CS_fsm_reg[1]_0 (start_for_Conv1DMWhU_U_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_27_V_V_empty_n(cnv_27_V_V_empty_n),
        .cnv_28_V_V_full_n(cnv_28_V_V_full_n),
        .\exitcond_flatten_reg_379_reg[0]_0 (Conv1DBuffer_new397_U0_n_21),
        .internal_empty_n_reg(Conv1DBuffer_new397_U0_n_19),
        .internal_empty_n_reg_0(Conv1DBuffer_new397_U0_n_23),
        .mOutPtr110_out(mOutPtr110_out_0),
        .\mOutPtr_reg[0] (grouperPE_U0_n_177),
        .\mOutPtr_reg[0]_0 (cnv_27_V_V_U_n_7),
        .start_for_Conv1DMac_new398_U0_full_n(start_for_Conv1DMac_new398_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(Conv1DBuffer_new397_U0_n_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new401 Conv1DBuffer_new401_U0
       (.Conv1DBuffer_new401_U0_ap_start(Conv1DBuffer_new401_U0_ap_start),
        .Conv1DBuffer_new405_U0_ap_idle(Conv1DBuffer_new405_U0_ap_idle),
        .Conv1DBuffer_new_1_U0_ap_idle(Conv1DBuffer_new_1_U0_ap_idle),
        .DIADI(cnv_31_V_V_dout),
        .DOADO(\SRL_SIG_reg[0]_5 ),
        .E(shiftReg_ce_4),
        .Q(Conv1DBuffer_new401_U0_ap_ready),
        .StreamingDataWidthCo_1_U0_out_V_V_write(StreamingDataWidthCo_1_U0_out_V_V_write),
        .\ap_CS_fsm_reg[0]_0 (Conv1DBuffer_new401_U0_n_21),
        .\ap_CS_fsm_reg[1]_0 (start_for_Conv1DM0iy_U_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_31_V_V_empty_n(cnv_31_V_V_empty_n),
        .cnv_31_V_V_full_n(cnv_31_V_V_full_n),
        .cnv_32_V_V_full_n(cnv_32_V_V_full_n),
        .\exitcond_flatten9_reg_379_reg[0]_0 (Conv1DBuffer_new401_U0_n_20),
        .int_ap_idle_i_2(Conv1DBuffer_new397_U0_n_18),
        .int_ap_idle_i_2_0(start_for_Conv1DMWhU_U_n_9),
        .internal_empty_n_reg(Conv1DBuffer_new401_U0_n_18),
        .internal_empty_n_reg_0(Conv1DBuffer_new401_U0_n_23),
        .mOutPtr110_out(mOutPtr110_out_2),
        .\mOutPtr_reg[0] (StreamingDataWidthCo_1_U0_n_15),
        .\mOutPtr_reg[0]_0 (cnv_31_V_V_U_n_7),
        .start_for_Conv1DMac_new402_U0_full_n(start_for_Conv1DMac_new402_U0_full_n),
        .start_once_reg(start_once_reg_3),
        .start_once_reg_reg_0(Conv1DBuffer_new401_U0_n_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new405 Conv1DBuffer_new405_U0
       (.Conv1DBuffer_new405_U0_ap_idle(Conv1DBuffer_new405_U0_ap_idle),
        .Conv1DBuffer_new405_U0_ap_start(Conv1DBuffer_new405_U0_ap_start),
        .Conv1DBuffer_new405_U0_in_V_V_read(Conv1DBuffer_new405_U0_in_V_V_read),
        .E(shiftReg_ce_8),
        .ap_clk(ap_clk),
        .ap_ready(Conv1DBuffer_new405_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_40_V_V_empty_n(cnv_40_V_V_empty_n),
        .cnv_41_V_V_full_n(cnv_41_V_V_full_n),
        .\exitcond_flatten8_reg_375_reg[0]_0 (Conv1DBuffer_new405_U0_n_9),
        .in_V_V_dout(cnv_40_V_V_dout),
        .internal_empty_n_reg(Conv1DBuffer_new405_U0_n_7),
        .\mOutPtr_reg[0] (StreamingMaxPool_Pre_U0_n_30),
        .\mOutPtr_reg[0]_0 (cnv_40_V_V_U_n_7),
        .out_V_V_din(\SRL_SIG_reg[0]_7 ),
        .start_for_Conv1DMac_new406_U0_full_n(start_for_Conv1DMac_new406_U0_full_n),
        .start_once_reg(start_once_reg_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new_1 Conv1DBuffer_new_1_U0
       (.Conv1DBuffer_new_1_U0_ap_idle(Conv1DBuffer_new_1_U0_ap_idle),
        .Conv1DBuffer_new_1_U0_ap_start(Conv1DBuffer_new_1_U0_ap_start),
        .E(shiftReg_ce_11),
        .StreamingDataWidthCo_3_U0_out_V_V_write(StreamingDataWidthCo_3_U0_out_V_V_write),
        .ap_clk(ap_clk),
        .ap_ready(Conv1DBuffer_new_1_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_44_V_V_empty_n(cnv_44_V_V_empty_n),
        .cnv_44_V_V_full_n(cnv_44_V_V_full_n),
        .cnv_45_V_V_full_n(cnv_45_V_V_full_n),
        .\exitcond_flatten_reg_375_reg[0]_0 (Conv1DBuffer_new_1_U0_n_10),
        .in_V_V_dout(cnv_44_V_V_dout),
        .internal_empty_n_reg(Conv1DBuffer_new_1_U0_n_7),
        .internal_empty_n_reg_0(Conv1DBuffer_new_1_U0_n_11),
        .mOutPtr110_out(mOutPtr110_out_12),
        .\mOutPtr_reg[0] (StreamingDataWidthCo_3_U0_n_14),
        .\mOutPtr_reg[0]_0 (cnv_44_V_V_U_n_7),
        .out_V_V_din(\SRL_SIG_reg[0]_10 ),
        .start_for_Conv1DMac_new_1_U0_full_n(start_for_Conv1DMac_new_1_U0_full_n),
        .start_once_reg(start_once_reg_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DBuffer_new Conv1DBuffer_new_U0
       (.Conv1DBuffer_new_U0_ap_start(Conv1DBuffer_new_U0_ap_start),
        .DIADI(cnv_35_V_V_dout),
        .DOADO(\SRL_SIG_reg[0]_16 ),
        .E(shiftReg_ce_15),
        .Q({Conv1DBuffer_new_U0_ap_ready,Conv1DBuffer_new_U0_n_18}),
        .StreamingDataWidthCo_U0_out_V_V_write(StreamingDataWidthCo_U0_out_V_V_write),
        .\ap_CS_fsm_reg[1]_0 (start_for_Conv1DM4jc_U_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_35_V_V_empty_n(cnv_35_V_V_empty_n),
        .cnv_35_V_V_full_n(cnv_35_V_V_full_n),
        .cnv_36_V_V_full_n(cnv_36_V_V_full_n),
        .\exitcond_flatten_reg_379_reg[0]_0 (Conv1DBuffer_new_U0_n_21),
        .internal_empty_n_reg(Conv1DBuffer_new_U0_n_19),
        .internal_empty_n_reg_0(Conv1DBuffer_new_U0_n_23),
        .mOutPtr110_out(mOutPtr110_out_13),
        .\mOutPtr_reg[0] (StreamingDataWidthCo_U0_n_15),
        .\mOutPtr_reg[0]_0 (cnv_35_V_V_U_n_7),
        .start_for_Conv1DMac_new_U0_full_n(start_for_Conv1DMac_new_U0_full_n),
        .start_once_reg(start_once_reg_14),
        .start_once_reg_reg_0(Conv1DBuffer_new_U0_n_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DMac_new398 Conv1DMac_new398_U0
       (.CO(cnv_28_V_V_U_n_95),
        .Conv1DMac_new398_U0_ap_start(Conv1DMac_new398_U0_ap_start),
        .D(tmp_344_fu_544_p1),
        .DI(Conv1DMac_new398_U0_n_37),
        .DOADO(q0),
        .E(shiftReg_ce_17),
        .O({cnv_28_V_V_U_n_96,cnv_28_V_V_U_n_97,cnv_28_V_V_U_n_98,cnv_28_V_V_U_n_99}),
        .Q({Conv1DMac_new398_U0_ap_ready,Conv1DMac_new398_U0_n_36}),
        .S(Conv1DMac_new398_U0_n_108),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_28_V_V_dout(cnv_28_V_V_dout),
        .cnv_28_V_V_empty_n(cnv_28_V_V_empty_n),
        .cnv_29PRL_V_V_full_n(cnv_29PRL_V_V_full_n),
        .internal_empty_n_reg(Conv1DMac_new398_U0_n_120),
        .internal_empty_n_reg_0(Conv1DMac_new398_U0_n_123),
        .internal_empty_n_reg_1(Conv1DMac_new398_U0_n_125),
        .mOutPtr110_out(mOutPtr110_out_18),
        .\mOutPtr_reg[0] (Conv1DBuffer_new397_U0_n_21),
        .\mOutPtr_reg[0]_0 (cnv_28_V_V_U_n_7),
        .\p_Val2_20_3_reg_1303_reg[7]_0 (Conv1DMac_new398_U0_out_V_V_din),
        .start_for_Relu1D399_U0_full_n(start_for_Relu1D399_U0_full_n),
        .start_once_reg(start_once_reg_19),
        .start_once_reg_reg_0(Conv1DMac_new398_U0_n_124),
        .tmp_203_1_fu_572_p2(tmp_203_1_fu_572_p2),
        .tmp_203_2_fu_642_p2(tmp_203_2_fu_642_p2),
        .tmp_203_3_fu_712_p2(tmp_203_3_fu_712_p2),
        .\tmp_340_reg_1233[0]_i_7_0 ({Conv1DMac_new398_U0_n_77,Conv1DMac_new398_U0_n_78}),
        .\tmp_340_reg_1233_reg[0]_0 ({cnv_28_V_V_U_n_12,cnv_28_V_V_U_n_13,cnv_28_V_V_U_n_14,cnv_28_V_V_U_n_15}),
        .\tmp_340_reg_1233_reg[0]_1 (cnv_28_V_V_U_n_11),
        .\tmp_340_reg_1233_reg[0]_i_3_0 (cnv_28_V_V_U_n_66),
        .\tmp_340_reg_1233_reg[0]_i_3_1 (cnv_28_V_V_U_n_67),
        .\tmp_340_reg_1233_reg[0]_i_3_2 (cnv_28_V_V_U_n_68),
        .\tmp_340_reg_1233_reg[0]_i_3_3 (cnv_28_V_V_U_n_69),
        .\tmp_343_reg_1248_reg[0]_0 ({cnv_28_V_V_U_n_26,cnv_28_V_V_U_n_27,cnv_28_V_V_U_n_28,cnv_28_V_V_U_n_29}),
        .\tmp_343_reg_1248_reg[0]_1 (cnv_28_V_V_U_n_103),
        .\tmp_343_reg_1248_reg[0]_2 (cnv_28_V_V_U_n_25),
        .\tmp_343_reg_1248_reg[0]_i_3_0 (cnv_28_V_V_U_n_71),
        .\tmp_343_reg_1248_reg[0]_i_3_1 (cnv_28_V_V_U_n_72),
        .\tmp_343_reg_1248_reg[0]_i_3_2 (cnv_28_V_V_U_n_73),
        .\tmp_343_reg_1248_reg[0]_i_3_3 (cnv_28_V_V_U_n_74),
        .\tmp_346_reg_1263_reg[0]_0 ({cnv_28_V_V_U_n_40,cnv_28_V_V_U_n_41,cnv_28_V_V_U_n_42,cnv_28_V_V_U_n_43}),
        .\tmp_346_reg_1263_reg[0]_1 (cnv_28_V_V_U_n_105),
        .\tmp_346_reg_1263_reg[0]_2 (cnv_28_V_V_U_n_39),
        .\tmp_346_reg_1263_reg[0]_i_3_0 (cnv_28_V_V_U_n_79),
        .\tmp_346_reg_1263_reg[0]_i_3_1 (cnv_28_V_V_U_n_80),
        .\tmp_346_reg_1263_reg[0]_i_3_2 (cnv_28_V_V_U_n_81),
        .\tmp_346_reg_1263_reg[0]_i_3_3 (cnv_28_V_V_U_n_82),
        .\tmp_349_reg_1278_reg[0]_0 ({cnv_28_V_V_U_n_54,cnv_28_V_V_U_n_55,cnv_28_V_V_U_n_56,cnv_28_V_V_U_n_57}),
        .\tmp_349_reg_1278_reg[0]_1 (cnv_28_V_V_U_n_107),
        .\tmp_349_reg_1278_reg[0]_2 (cnv_28_V_V_U_n_53),
        .\tmp_349_reg_1278_reg[0]_i_3_0 (cnv_28_V_V_U_n_87),
        .\tmp_349_reg_1278_reg[0]_i_3_1 (cnv_28_V_V_U_n_88),
        .\tmp_349_reg_1278_reg[0]_i_3_2 (cnv_28_V_V_U_n_89),
        .\tmp_349_reg_1278_reg[0]_i_3_3 (cnv_28_V_V_U_n_90),
        .tmp_70_reg_1189_reg_0({Conv1DMac_new398_U0_n_27,Conv1DMac_new398_U0_n_28,Conv1DMac_new398_U0_n_29,Conv1DMac_new398_U0_n_30,Conv1DMac_new398_U0_n_31,Conv1DMac_new398_U0_n_32,Conv1DMac_new398_U0_n_33}),
        .tmp_70_reg_1189_reg_1({Conv1DMac_new398_U0_n_65,Conv1DMac_new398_U0_n_66}),
        .tmp_70_reg_1189_reg_10(Conv1DMac_new398_U0_n_104),
        .tmp_70_reg_1189_reg_11(tmp_350_fu_684_p1__0),
        .tmp_70_reg_1189_reg_12(Conv1DMac_new398_U0_n_117),
        .tmp_70_reg_1189_reg_13(Conv1DMac_new398_U0_n_118),
        .tmp_70_reg_1189_reg_14(Conv1DMac_new398_U0_n_119),
        .tmp_70_reg_1189_reg_2({Conv1DMac_new398_U0_n_67,Conv1DMac_new398_U0_n_68}),
        .tmp_70_reg_1189_reg_3({Conv1DMac_new398_U0_n_69,Conv1DMac_new398_U0_n_70}),
        .tmp_70_reg_1189_reg_4({Conv1DMac_new398_U0_n_71,Conv1DMac_new398_U0_n_72,Conv1DMac_new398_U0_n_73,Conv1DMac_new398_U0_n_74}),
        .tmp_70_reg_1189_reg_5({Conv1DMac_new398_U0_n_75,Conv1DMac_new398_U0_n_76}),
        .tmp_70_reg_1189_reg_6(Conv1DMac_new398_U0_n_98),
        .tmp_70_reg_1189_reg_7({Conv1DMac_new398_U0_n_99,Conv1DMac_new398_U0_n_100}),
        .tmp_70_reg_1189_reg_8(Conv1DMac_new398_U0_n_101),
        .tmp_70_reg_1189_reg_9({Conv1DMac_new398_U0_n_102,Conv1DMac_new398_U0_n_103}),
        .tmp_70_reg_1189_reg_rep_0({Conv1DMac_new398_U0_n_38,Conv1DMac_new398_U0_n_39}),
        .tmp_70_reg_1189_reg_rep_1(Conv1DMac_new398_U0_n_40),
        .tmp_70_reg_1189_reg_rep_2(Conv1DMac_new398_U0_n_107),
        .tmp_70_reg_1189_reg_rep_3(Conv1DMac_new398_U0_n_109),
        .tmp_70_reg_1189_reg_rep_4(Conv1DMac_new398_U0_n_110),
        .tmp_70_reg_1189_reg_rep__0_0({Conv1DMac_new398_U0_n_13,Conv1DMac_new398_U0_n_14,Conv1DMac_new398_U0_n_15,Conv1DMac_new398_U0_n_16,Conv1DMac_new398_U0_n_17,Conv1DMac_new398_U0_n_18,Conv1DMac_new398_U0_n_19}),
        .tmp_70_reg_1189_reg_rep__0_1({Conv1DMac_new398_U0_n_41,Conv1DMac_new398_U0_n_42}),
        .tmp_70_reg_1189_reg_rep__0_10(Conv1DMac_new398_U0_n_86),
        .tmp_70_reg_1189_reg_rep__0_11(tmp_344_fu_544_p1__0),
        .tmp_70_reg_1189_reg_rep__0_12(Conv1DMac_new398_U0_n_111),
        .tmp_70_reg_1189_reg_rep__0_13(Conv1DMac_new398_U0_n_112),
        .tmp_70_reg_1189_reg_rep__0_14(Conv1DMac_new398_U0_n_113),
        .tmp_70_reg_1189_reg_rep__0_2({Conv1DMac_new398_U0_n_43,Conv1DMac_new398_U0_n_44}),
        .tmp_70_reg_1189_reg_rep__0_3({Conv1DMac_new398_U0_n_45,Conv1DMac_new398_U0_n_46}),
        .tmp_70_reg_1189_reg_rep__0_4({Conv1DMac_new398_U0_n_47,Conv1DMac_new398_U0_n_48,Conv1DMac_new398_U0_n_49,Conv1DMac_new398_U0_n_50}),
        .tmp_70_reg_1189_reg_rep__0_5({Conv1DMac_new398_U0_n_51,Conv1DMac_new398_U0_n_52}),
        .tmp_70_reg_1189_reg_rep__0_6(Conv1DMac_new398_U0_n_80),
        .tmp_70_reg_1189_reg_rep__0_7({Conv1DMac_new398_U0_n_81,Conv1DMac_new398_U0_n_82}),
        .tmp_70_reg_1189_reg_rep__0_8(Conv1DMac_new398_U0_n_83),
        .tmp_70_reg_1189_reg_rep__0_9({Conv1DMac_new398_U0_n_84,Conv1DMac_new398_U0_n_85}),
        .tmp_70_reg_1189_reg_rep__1_0({Conv1DMac_new398_U0_n_20,Conv1DMac_new398_U0_n_21,Conv1DMac_new398_U0_n_22,Conv1DMac_new398_U0_n_23,Conv1DMac_new398_U0_n_24,Conv1DMac_new398_U0_n_25,Conv1DMac_new398_U0_n_26}),
        .tmp_70_reg_1189_reg_rep__1_1({Conv1DMac_new398_U0_n_53,Conv1DMac_new398_U0_n_54}),
        .tmp_70_reg_1189_reg_rep__1_10(Conv1DMac_new398_U0_n_95),
        .tmp_70_reg_1189_reg_rep__1_11(tmp_347_fu_614_p1__0),
        .tmp_70_reg_1189_reg_rep__1_12(Conv1DMac_new398_U0_n_114),
        .tmp_70_reg_1189_reg_rep__1_13(Conv1DMac_new398_U0_n_115),
        .tmp_70_reg_1189_reg_rep__1_14(Conv1DMac_new398_U0_n_116),
        .tmp_70_reg_1189_reg_rep__1_2({Conv1DMac_new398_U0_n_55,Conv1DMac_new398_U0_n_56}),
        .tmp_70_reg_1189_reg_rep__1_3({Conv1DMac_new398_U0_n_57,Conv1DMac_new398_U0_n_58}),
        .tmp_70_reg_1189_reg_rep__1_4({Conv1DMac_new398_U0_n_59,Conv1DMac_new398_U0_n_60,Conv1DMac_new398_U0_n_61,Conv1DMac_new398_U0_n_62}),
        .tmp_70_reg_1189_reg_rep__1_5({Conv1DMac_new398_U0_n_63,Conv1DMac_new398_U0_n_64}),
        .tmp_70_reg_1189_reg_rep__1_6(Conv1DMac_new398_U0_n_89),
        .tmp_70_reg_1189_reg_rep__1_7({Conv1DMac_new398_U0_n_90,Conv1DMac_new398_U0_n_91}),
        .tmp_70_reg_1189_reg_rep__1_8(Conv1DMac_new398_U0_n_92),
        .tmp_70_reg_1189_reg_rep__1_9({Conv1DMac_new398_U0_n_93,Conv1DMac_new398_U0_n_94}),
        .tmp_76_fu_502_p2(tmp_76_fu_502_p2),
        .\tmp_92_reg_1243[3]_i_9 (cnv_28_V_V_U_n_104),
        .\tmp_92_reg_1243_reg[7]_i_14_0 (cnv_28_V_V_U_n_75),
        .\tmp_92_reg_1243_reg[7]_i_14_1 (cnv_28_V_V_U_n_76),
        .\tmp_92_reg_1243_reg[7]_i_14_2 (cnv_28_V_V_U_n_77),
        .\tmp_92_reg_1243_reg[7]_i_14_3 (cnv_28_V_V_U_n_78),
        .\tmp_93_reg_1258[3]_i_9 (cnv_28_V_V_U_n_106),
        .\tmp_93_reg_1258_reg[7]_0 (tmp_347_fu_614_p1),
        .\tmp_93_reg_1258_reg[7]_i_11_0 (cnv_28_V_V_U_n_83),
        .\tmp_93_reg_1258_reg[7]_i_11_1 (cnv_28_V_V_U_n_84),
        .\tmp_93_reg_1258_reg[7]_i_11_2 (cnv_28_V_V_U_n_85),
        .\tmp_93_reg_1258_reg[7]_i_11_3 (cnv_28_V_V_U_n_86),
        .\tmp_94_reg_1273[3]_i_9 (cnv_28_V_V_U_n_108),
        .\tmp_94_reg_1273_reg[7]_0 (tmp_350_fu_684_p1),
        .\tmp_94_reg_1273_reg[7]_i_11_0 (cnv_28_V_V_U_n_91),
        .\tmp_94_reg_1273_reg[7]_i_11_1 (cnv_28_V_V_U_n_92),
        .\tmp_94_reg_1273_reg[7]_i_11_2 (cnv_28_V_V_U_n_93),
        .\tmp_94_reg_1273_reg[7]_i_11_3 (cnv_28_V_V_U_n_94),
        .\tmp_s_reg_1228[6]_i_3_0 (Conv1DMac_new398_U0_n_79),
        .\tmp_s_reg_1228_reg[6]_0 ({cnv_28_V_V_U_n_100,cnv_28_V_V_U_n_101,cnv_28_V_V_U_n_102}),
        .\tmp_s_reg_1228_reg[6]_i_4 (cnv_28_V_V_U_n_70));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DMac_new402 Conv1DMac_new402_U0
       (.CO(Conv1DMac_new402_U0_n_56),
        .Conv1DMac_new402_U0_ap_start(Conv1DMac_new402_U0_ap_start),
        .D({cnv_32_V_V_U_n_73,cnv_32_V_V_U_n_74,cnv_32_V_V_U_n_75,cnv_32_V_V_U_n_76}),
        .DI({Conv1DMac_new402_U0_n_40,Conv1DMac_new402_U0_n_41,Conv1DMac_new402_U0_n_42,Conv1DMac_new402_U0_n_43}),
        .DOADO(q0_23),
        .E(shiftReg_ce_20),
        .O({p_0_in,cnv_32_V_V_U_n_71,cnv_32_V_V_U_n_72}),
        .Q({Conv1DMac_new402_U0_ap_ready,Conv1DMac_new402_U0_n_39}),
        .S({Conv1DMac_new402_U0_n_44,Conv1DMac_new402_U0_n_45,tmp_334_fu_654_p1__0}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_32_V_V_dout(cnv_32_V_V_dout),
        .cnv_32_V_V_empty_n(cnv_32_V_V_empty_n),
        .cnv_33PRL_V_V_full_n(cnv_33PRL_V_V_full_n),
        .internal_empty_n_reg(Conv1DMac_new402_U0_n_98),
        .internal_empty_n_reg_0(Conv1DMac_new402_U0_n_101),
        .internal_empty_n_reg_1(Conv1DMac_new402_U0_n_103),
        .mOutPtr110_out(mOutPtr110_out_21),
        .\mOutPtr_reg[0] (Conv1DBuffer_new401_U0_n_20),
        .\mOutPtr_reg[0]_0 (cnv_32_V_V_U_n_7),
        .\p_Val2_20_3_reg_1339_reg[7]_0 (Conv1DMac_new402_U0_out_V_V_din),
        .\p_Val2_75_1_reg_1279[3]_i_6_0 (cnv_32_V_V_U_n_83),
        .\p_Val2_75_1_reg_1279[7]_i_9_0 (Conv1DMac_new402_U0_n_79),
        .\p_Val2_75_1_reg_1279_reg[3]_0 (cnv_32_V_V_U_n_77),
        .\p_Val2_75_1_reg_1279_reg[3]_1 ({cnv_32_V_V_U_n_84,cnv_32_V_V_U_n_85,cnv_32_V_V_U_n_86,cnv_32_V_V_U_n_87}),
        .\p_Val2_75_1_reg_1279_reg[3]_2 ({cnv_32_V_V_U_n_78,cnv_32_V_V_U_n_79}),
        .\p_Val2_75_1_reg_1279_reg[3]_i_11_0 (cnv_32_V_V_U_n_42),
        .\p_Val2_75_1_reg_1279_reg[3]_i_11_1 (cnv_32_V_V_U_n_110),
        .\p_Val2_75_1_reg_1279_reg[3]_i_11_2 (cnv_32_V_V_U_n_109),
        .\p_Val2_75_1_reg_1279_reg[3]_i_11_3 (cnv_32_V_V_U_n_108),
        .\p_Val2_75_1_reg_1279_reg[3]_i_12_0 (cnv_32_V_V_U_n_28),
        .\p_Val2_75_1_reg_1279_reg[7]_0 ({cnv_32_V_V_U_n_81,cnv_32_V_V_U_n_82}),
        .\p_Val2_75_1_reg_1279_reg[7]_1 (cnv_32_V_V_U_n_50),
        .\p_Val2_75_1_reg_1279_reg[7]_2 (cnv_32_V_V_U_n_80),
        .\p_Val2_75_1_reg_1279_reg[7]_i_15_0 (cnv_32_V_V_U_n_46),
        .\p_Val2_75_1_reg_1279_reg[7]_i_15_1 (cnv_32_V_V_U_n_123),
        .\p_Val2_75_1_reg_1279_reg[7]_i_15_2 (cnv_32_V_V_U_n_122),
        .\p_Val2_75_1_reg_1279_reg[7]_i_15_3 (cnv_32_V_V_U_n_121),
        .\p_Val2_75_3_reg_1309[3]_i_6_0 (cnv_32_V_V_U_n_94),
        .\p_Val2_75_3_reg_1309[7]_i_9_0 (Conv1DMac_new402_U0_n_87),
        .\p_Val2_75_3_reg_1309_reg[3]_0 (cnv_32_V_V_U_n_88),
        .\p_Val2_75_3_reg_1309_reg[3]_1 ({cnv_32_V_V_U_n_95,cnv_32_V_V_U_n_96,cnv_32_V_V_U_n_97,cnv_32_V_V_U_n_98}),
        .\p_Val2_75_3_reg_1309_reg[3]_2 ({cnv_32_V_V_U_n_89,cnv_32_V_V_U_n_90}),
        .\p_Val2_75_3_reg_1309_reg[3]_i_11_0 (cnv_32_V_V_U_n_60),
        .\p_Val2_75_3_reg_1309_reg[3]_i_11_1 (cnv_32_V_V_U_n_107),
        .\p_Val2_75_3_reg_1309_reg[3]_i_11_2 (cnv_32_V_V_U_n_112),
        .\p_Val2_75_3_reg_1309_reg[3]_i_11_3 (cnv_32_V_V_U_n_111),
        .\p_Val2_75_3_reg_1309_reg[7]_0 ({cnv_32_V_V_U_n_92,cnv_32_V_V_U_n_93}),
        .\p_Val2_75_3_reg_1309_reg[7]_1 (cnv_32_V_V_U_n_68),
        .\p_Val2_75_3_reg_1309_reg[7]_2 (cnv_32_V_V_U_n_91),
        .\p_Val2_75_3_reg_1309_reg[7]_i_14_0 (cnv_32_V_V_U_n_64),
        .\p_Val2_75_3_reg_1309_reg[7]_i_14_1 (cnv_32_V_V_U_n_130),
        .\p_Val2_75_3_reg_1309_reg[7]_i_14_2 (cnv_32_V_V_U_n_129),
        .\p_Val2_75_3_reg_1309_reg[7]_i_14_3 (cnv_32_V_V_U_n_128),
        .start_for_Relu1D403_U0_full_n(start_for_Relu1D403_U0_full_n),
        .start_once_reg(start_once_reg_22),
        .start_once_reg_reg_0(Conv1DMac_new402_U0_n_102),
        .\tmp_203_1_reg_1289_reg[0]_0 (tmp_331_fu_584_p1),
        .\tmp_203_1_reg_1289_reg[0]_1 (cnv_32_V_V_U_n_45),
        .\tmp_203_1_reg_1289_reg[0]_2 ({cnv_32_V_V_U_n_43,cnv_32_V_V_U_n_44}),
        .\tmp_203_2_reg_1304[0]_i_2 (cnv_32_V_V_U_n_58),
        .\tmp_203_2_reg_1304[0]_i_2_0 ({cnv_32_V_V_U_n_56,cnv_32_V_V_U_n_57}),
        .\tmp_203_2_reg_1304_reg[0]_0 (cnv_32_V_V_U_n_10),
        .\tmp_203_3_reg_1319_reg[0]_0 (tmp_337_fu_724_p1),
        .\tmp_203_3_reg_1319_reg[0]_1 (cnv_32_V_V_U_n_63),
        .\tmp_203_3_reg_1319_reg[0]_2 ({cnv_32_V_V_U_n_61,cnv_32_V_V_U_n_62}),
        .\tmp_327_reg_1269_reg[0]_i_3_0 (cnv_32_V_V_U_n_29),
        .\tmp_327_reg_1269_reg[0]_i_3_1 (cnv_32_V_V_U_n_118),
        .\tmp_327_reg_1269_reg[0]_i_3_2 (cnv_32_V_V_U_n_117),
        .\tmp_327_reg_1269_reg[0]_i_3_3 (cnv_32_V_V_U_n_113),
        .\tmp_330_reg_1284[0]_i_8_0 (cnv_32_V_V_U_n_49),
        .\tmp_330_reg_1284[0]_i_8_1 ({cnv_32_V_V_U_n_47,cnv_32_V_V_U_n_48}),
        .\tmp_333_reg_1299_reg[0]_0 (cnv_32_V_V_U_n_54),
        .\tmp_333_reg_1299_reg[0]_1 ({cnv_32_V_V_U_n_52,cnv_32_V_V_U_n_53}),
        .\tmp_333_reg_1299_reg[0]_i_3_0 ({Conv1DMac_new402_U0_n_57,Conv1DMac_new402_U0_n_58,Conv1DMac_new402_U0_n_59,Conv1DMac_new402_U0_n_60}),
        .\tmp_333_reg_1299_reg[0]_i_3_1 (cnv_32_V_V_U_n_51),
        .\tmp_333_reg_1299_reg[0]_i_3_2 (cnv_32_V_V_U_n_124),
        .\tmp_333_reg_1299_reg[0]_i_3_3 (cnv_32_V_V_U_n_115),
        .\tmp_333_reg_1299_reg[0]_i_3_4 (cnv_32_V_V_U_n_125),
        .\tmp_336_reg_1314[0]_i_8_0 (cnv_32_V_V_U_n_67),
        .\tmp_336_reg_1314[0]_i_8_1 ({cnv_32_V_V_U_n_65,cnv_32_V_V_U_n_66}),
        .tmp_44_reg_1225_reg_0({Conv1DMac_new402_U0_n_29,Conv1DMac_new402_U0_n_30,Conv1DMac_new402_U0_n_31,Conv1DMac_new402_U0_n_32,Conv1DMac_new402_U0_n_33,Conv1DMac_new402_U0_n_34,Conv1DMac_new402_U0_n_35,Conv1DMac_new402_U0_n_36}),
        .tmp_44_reg_1225_reg_1(Conv1DMac_new402_U0_n_84),
        .tmp_44_reg_1225_reg_2(Conv1DMac_new402_U0_n_85),
        .tmp_44_reg_1225_reg_3(Conv1DMac_new402_U0_n_86),
        .tmp_44_reg_1225_reg_4({Conv1DMac_new402_U0_n_96,Conv1DMac_new402_U0_n_97}),
        .tmp_44_reg_1225_reg_rep_0({Conv1DMac_new402_U0_n_47,Conv1DMac_new402_U0_n_48,Conv1DMac_new402_U0_n_49}),
        .tmp_44_reg_1225_reg_rep_1({Conv1DMac_new402_U0_n_50,Conv1DMac_new402_U0_n_51}),
        .tmp_44_reg_1225_reg_rep_2(Conv1DMac_new402_U0_n_52),
        .tmp_44_reg_1225_reg_rep_3(Conv1DMac_new402_U0_n_53),
        .tmp_44_reg_1225_reg_rep_4(Conv1DMac_new402_U0_n_54),
        .tmp_44_reg_1225_reg_rep_5(Conv1DMac_new402_U0_n_55),
        .tmp_44_reg_1225_reg_rep_6(Conv1DMac_new402_U0_n_72),
        .tmp_44_reg_1225_reg_rep_7({Conv1DMac_new402_U0_n_73,Conv1DMac_new402_U0_n_74}),
        .tmp_44_reg_1225_reg_rep_8(Conv1DMac_new402_U0_n_75),
        .tmp_44_reg_1225_reg_rep_9(Conv1DMac_new402_U0_n_91),
        .tmp_44_reg_1225_reg_rep__0_0({Conv1DMac_new402_U0_n_14,Conv1DMac_new402_U0_n_15,Conv1DMac_new402_U0_n_16,Conv1DMac_new402_U0_n_17,Conv1DMac_new402_U0_n_18,Conv1DMac_new402_U0_n_19,Conv1DMac_new402_U0_n_20,Conv1DMac_new402_U0_n_21}),
        .tmp_44_reg_1225_reg_rep__0_1(Conv1DMac_new402_U0_n_76),
        .tmp_44_reg_1225_reg_rep__0_2(Conv1DMac_new402_U0_n_77),
        .tmp_44_reg_1225_reg_rep__0_3(Conv1DMac_new402_U0_n_78),
        .tmp_44_reg_1225_reg_rep__0_4({Conv1DMac_new402_U0_n_92,Conv1DMac_new402_U0_n_93}),
        .tmp_44_reg_1225_reg_rep__1_0({Conv1DMac_new402_U0_n_22,Conv1DMac_new402_U0_n_23,Conv1DMac_new402_U0_n_24,Conv1DMac_new402_U0_n_25,Conv1DMac_new402_U0_n_26,Conv1DMac_new402_U0_n_27,Conv1DMac_new402_U0_n_28}),
        .tmp_44_reg_1225_reg_rep__1_1({Conv1DMac_new402_U0_n_61,Conv1DMac_new402_U0_n_62}),
        .tmp_44_reg_1225_reg_rep__1_2({Conv1DMac_new402_U0_n_63,Conv1DMac_new402_U0_n_64}),
        .tmp_44_reg_1225_reg_rep__1_3(Conv1DMac_new402_U0_n_65),
        .tmp_44_reg_1225_reg_rep__1_4({Conv1DMac_new402_U0_n_66,Conv1DMac_new402_U0_n_67,Conv1DMac_new402_U0_n_68,Conv1DMac_new402_U0_n_69}),
        .tmp_44_reg_1225_reg_rep__1_5({Conv1DMac_new402_U0_n_70,Conv1DMac_new402_U0_n_71}),
        .tmp_44_reg_1225_reg_rep__1_6(Conv1DMac_new402_U0_n_80),
        .tmp_44_reg_1225_reg_rep__1_7(Conv1DMac_new402_U0_n_81),
        .tmp_44_reg_1225_reg_rep__1_8({Conv1DMac_new402_U0_n_82,Conv1DMac_new402_U0_n_83}),
        .tmp_44_reg_1225_reg_rep__1_9({Conv1DMac_new402_U0_n_94,Conv1DMac_new402_U0_n_95}),
        .\tmp_50_reg_1274_reg[0]_0 (cnv_32_V_V_U_n_34),
        .\tmp_50_reg_1274_reg[0]_1 ({cnv_32_V_V_U_n_32,cnv_32_V_V_U_n_33}),
        .\tmp_50_reg_1274_reg[0]_2 (cnv_32_V_V_U_n_38),
        .\tmp_50_reg_1274_reg[0]_3 ({cnv_32_V_V_U_n_36,cnv_32_V_V_U_n_37}),
        .\tmp_50_reg_1274_reg[0]_i_4_0 ({Conv1DMac_new402_U0_n_88,Conv1DMac_new402_U0_n_89,Conv1DMac_new402_U0_n_90}),
        .\tmp_67_reg_1294[3]_i_8 ({cnv_32_V_V_U_n_101,cnv_32_V_V_U_n_102}),
        .\tmp_67_reg_1294[7]_i_7 ({cnv_32_V_V_U_n_103,cnv_32_V_V_U_n_104}),
        .\tmp_67_reg_1294_reg[3]_0 (cnv_32_V_V_U_n_59),
        .\tmp_67_reg_1294_reg[7]_0 (tmp_334_fu_654_p1),
        .\tmp_67_reg_1294_reg[7]_i_10_0 (cnv_32_V_V_U_n_55),
        .\tmp_67_reg_1294_reg[7]_i_10_1 (cnv_32_V_V_U_n_126),
        .\tmp_67_reg_1294_reg[7]_i_10_2 (cnv_32_V_V_U_n_116),
        .\tmp_67_reg_1294_reg[7]_i_10_3 (cnv_32_V_V_U_n_127),
        .\tmp_s_reg_1264[3]_i_7 (cnv_32_V_V_U_n_31),
        .\tmp_s_reg_1264[3]_i_7_0 (cnv_32_V_V_U_n_105),
        .\tmp_s_reg_1264[7]_i_7 (cnv_32_V_V_U_n_30),
        .\tmp_s_reg_1264[7]_i_7_0 (cnv_32_V_V_U_n_106),
        .\tmp_s_reg_1264_reg[3]_0 (cnv_32_V_V_U_n_69),
        .\tmp_s_reg_1264_reg[3]_1 (cnv_32_V_V_U_n_39),
        .\tmp_s_reg_1264_reg[3]_2 ({cnv_32_V_V_U_n_99,cnv_32_V_V_U_n_100}),
        .\tmp_s_reg_1264_reg[3]_3 (cnv_32_V_V_U_n_40),
        .\tmp_s_reg_1264_reg[7]_0 (cnv_32_V_V_U_n_41),
        .\tmp_s_reg_1264_reg[7]_i_12_0 (cnv_32_V_V_U_n_35),
        .\tmp_s_reg_1264_reg[7]_i_12_1 (cnv_32_V_V_U_n_119),
        .\tmp_s_reg_1264_reg[7]_i_12_2 (cnv_32_V_V_U_n_114),
        .\tmp_s_reg_1264_reg[7]_i_12_3 (cnv_32_V_V_U_n_120));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DMac_new406 Conv1DMac_new406_U0
       (.Conv1DMac_new406_U0_ap_start(Conv1DMac_new406_U0_ap_start),
        .D(Conv1DMac_new406_U0_out_V_V_din),
        .E(shiftReg_ce_24),
        .Q({Conv1DMac_new406_U0_ap_ready,Conv1DMac_new406_U0_n_9}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_41_V_V_empty_n(cnv_41_V_V_empty_n),
        .cnv_42PRL_V_V_full_n(cnv_42PRL_V_V_full_n),
        .internal_empty_n_reg(Conv1DMac_new406_U0_n_42),
        .internal_empty_n_reg_0(Conv1DMac_new406_U0_n_47),
        .mOutPtr110_out(mOutPtr110_out_25),
        .\mOutPtr_reg[0] (Conv1DBuffer_new405_U0_n_9),
        .\mOutPtr_reg[0]_0 (cnv_41_V_V_U_n_7),
        .start_for_Relu1D407_U0_full_n(start_for_Relu1D407_U0_full_n),
        .start_once_reg(start_once_reg_26),
        .start_once_reg_reg_0(Conv1DMac_new406_U0_n_46),
        .\tmp_62_reg_1229_pp0_iter3_reg_reg[0]_0 (Conv1DMac_new406_U0_n_45),
        .\tmp_V_reg_1263_reg[7]_0 (cnv_41_V_V_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DMac_new_1 Conv1DMac_new_1_U0
       (.CO(cnv_45_V_V_U_n_106),
        .Conv1DMac_new_1_U0_ap_start(Conv1DMac_new_1_U0_ap_start),
        .D(tmp_357_fu_530_p1),
        .DI({Conv1DMac_new_1_U0_n_36,Conv1DMac_new_1_U0_n_37}),
        .DOADO(q0_30),
        .E(shiftReg_ce_27),
        .O({Conv1DMac_new_1_U0_n_40,Conv1DMac_new_1_U0_n_41,Conv1DMac_new_1_U0_n_42,Conv1DMac_new_1_U0_n_43}),
        .Q(Conv1DMac_new_1_U0_ap_ready),
        .S(Conv1DMac_new_1_U0_n_119),
        .\ap_CS_fsm_reg[0]_0 (Conv1DMac_new_1_U0_n_135),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_45_V_V_dout(cnv_45_V_V_dout),
        .cnv_45_V_V_empty_n(cnv_45_V_V_empty_n),
        .cnv_46PRL_V_V_full_n(cnv_46PRL_V_V_full_n),
        .int_ap_idle_i_3_0(start_for_Relu1D_U0_U_n_9),
        .int_ap_idle_i_3_1(Conv1DMac_new_U0_n_37),
        .int_ap_idle_reg(start_for_Relu1D41iI_U_n_9),
        .int_ap_idle_reg_0(Conv1DMac_new402_U0_n_39),
        .int_ap_idle_reg_1(start_for_Relu1D49j0_U_n_9),
        .int_ap_idle_reg_2(Conv1DMac_new406_U0_n_9),
        .int_ap_idle_reg_3(Relu1D399_U0_n_10),
        .internal_empty_n_reg(Conv1DMac_new_1_U0_n_131),
        .internal_empty_n_reg_0(Conv1DMac_new_1_U0_n_134),
        .internal_empty_n_reg_1(Conv1DMac_new_1_U0_n_137),
        .mOutPtr110_out(mOutPtr110_out_28),
        .\mOutPtr_reg[0] (Conv1DBuffer_new_1_U0_n_10),
        .\mOutPtr_reg[0]_0 (cnv_45_V_V_U_n_7),
        .\p_Val2_22_3_reg_1285_reg[7]_0 (Conv1DMac_new_1_U0_out_V_V_din),
        .start_for_Relu1D_1_U0_full_n(start_for_Relu1D_1_U0_full_n),
        .start_once_reg(start_once_reg_29),
        .start_once_reg_reg_0(Conv1DMac_new_1_U0_n_136),
        .\tmp_101_reg_1210[3]_i_9 (cnv_45_V_V_U_n_107),
        .\tmp_101_reg_1210_reg[7]_0 ({cnv_45_V_V_U_n_11,cnv_45_V_V_U_n_12,cnv_45_V_V_U_n_13,cnv_45_V_V_U_n_14,cnv_45_V_V_U_n_15,cnv_45_V_V_U_n_16,cnv_45_V_V_U_n_17,cnv_45_V_V_U_n_18}),
        .\tmp_101_reg_1210_reg[7]_i_14_0 (cnv_45_V_V_U_n_78),
        .\tmp_101_reg_1210_reg[7]_i_14_1 (cnv_45_V_V_U_n_79),
        .\tmp_101_reg_1210_reg[7]_i_14_2 (cnv_45_V_V_U_n_80),
        .\tmp_101_reg_1210_reg[7]_i_14_3 (cnv_45_V_V_U_n_81),
        .tmp_106_fu_488_p2(tmp_106_fu_488_p2),
        .\tmp_108_reg_1225[3]_i_9 (cnv_45_V_V_U_n_109),
        .\tmp_108_reg_1225_reg[7]_i_11_0 (cnv_45_V_V_U_n_86),
        .\tmp_108_reg_1225_reg[7]_i_11_1 (cnv_45_V_V_U_n_87),
        .\tmp_108_reg_1225_reg[7]_i_11_2 (cnv_45_V_V_U_n_88),
        .\tmp_108_reg_1225_reg[7]_i_11_3 (cnv_45_V_V_U_n_89),
        .\tmp_113_reg_1240[3]_i_9 (cnv_45_V_V_U_n_111),
        .\tmp_113_reg_1240_reg[7]_0 (tmp_360_fu_600_p1),
        .\tmp_113_reg_1240_reg[7]_i_11_0 (cnv_45_V_V_U_n_94),
        .\tmp_113_reg_1240_reg[7]_i_11_1 (cnv_45_V_V_U_n_95),
        .\tmp_113_reg_1240_reg[7]_i_11_2 (cnv_45_V_V_U_n_96),
        .\tmp_113_reg_1240_reg[7]_i_11_3 (cnv_45_V_V_U_n_97),
        .\tmp_118_reg_1255[3]_i_9 (cnv_45_V_V_U_n_113),
        .\tmp_118_reg_1255_reg[7]_0 (tmp_363_fu_670_p1),
        .\tmp_118_reg_1255_reg[7]_i_11_0 (cnv_45_V_V_U_n_102),
        .\tmp_118_reg_1255_reg[7]_i_11_1 (cnv_45_V_V_U_n_103),
        .\tmp_118_reg_1255_reg[7]_i_11_2 (cnv_45_V_V_U_n_104),
        .\tmp_118_reg_1255_reg[7]_i_11_3 (cnv_45_V_V_U_n_105),
        .tmp_227_1_fu_558_p2(tmp_227_1_fu_558_p2),
        .tmp_227_2_fu_628_p2(tmp_227_2_fu_628_p2),
        .tmp_227_3_fu_698_p2(tmp_227_3_fu_698_p2),
        .\tmp_353_reg_1215_reg[0]_0 ({cnv_45_V_V_U_n_20,cnv_45_V_V_U_n_21,cnv_45_V_V_U_n_22,cnv_45_V_V_U_n_23}),
        .\tmp_353_reg_1215_reg[0]_1 (cnv_45_V_V_U_n_19),
        .\tmp_353_reg_1215_reg[0]_i_4_0 (cnv_45_V_V_U_n_74),
        .\tmp_353_reg_1215_reg[0]_i_4_1 (cnv_45_V_V_U_n_75),
        .\tmp_353_reg_1215_reg[0]_i_4_2 (cnv_45_V_V_U_n_76),
        .\tmp_353_reg_1215_reg[0]_i_4_3 (cnv_45_V_V_U_n_77),
        .\tmp_356_reg_1230_reg[0]_0 ({cnv_45_V_V_U_n_34,cnv_45_V_V_U_n_35,cnv_45_V_V_U_n_36,cnv_45_V_V_U_n_37}),
        .\tmp_356_reg_1230_reg[0]_1 (cnv_45_V_V_U_n_108),
        .\tmp_356_reg_1230_reg[0]_2 (cnv_45_V_V_U_n_33),
        .\tmp_356_reg_1230_reg[0]_i_3_0 (cnv_45_V_V_U_n_82),
        .\tmp_356_reg_1230_reg[0]_i_3_1 (cnv_45_V_V_U_n_83),
        .\tmp_356_reg_1230_reg[0]_i_3_2 (cnv_45_V_V_U_n_84),
        .\tmp_356_reg_1230_reg[0]_i_3_3 (cnv_45_V_V_U_n_85),
        .\tmp_359_reg_1245_reg[0]_0 ({cnv_45_V_V_U_n_48,cnv_45_V_V_U_n_49,cnv_45_V_V_U_n_50,cnv_45_V_V_U_n_51}),
        .\tmp_359_reg_1245_reg[0]_1 (cnv_45_V_V_U_n_110),
        .\tmp_359_reg_1245_reg[0]_2 (cnv_45_V_V_U_n_47),
        .\tmp_359_reg_1245_reg[0]_i_3_0 (cnv_45_V_V_U_n_90),
        .\tmp_359_reg_1245_reg[0]_i_3_1 (cnv_45_V_V_U_n_91),
        .\tmp_359_reg_1245_reg[0]_i_3_2 (cnv_45_V_V_U_n_92),
        .\tmp_359_reg_1245_reg[0]_i_3_3 (cnv_45_V_V_U_n_93),
        .\tmp_362_reg_1260_reg[0]_0 ({cnv_45_V_V_U_n_62,cnv_45_V_V_U_n_63,cnv_45_V_V_U_n_64,cnv_45_V_V_U_n_65}),
        .\tmp_362_reg_1260_reg[0]_1 (cnv_45_V_V_U_n_112),
        .\tmp_362_reg_1260_reg[0]_2 (cnv_45_V_V_U_n_61),
        .\tmp_362_reg_1260_reg[0]_i_3_0 (cnv_45_V_V_U_n_98),
        .\tmp_362_reg_1260_reg[0]_i_3_1 (cnv_45_V_V_U_n_99),
        .\tmp_362_reg_1260_reg[0]_i_3_2 (cnv_45_V_V_U_n_100),
        .\tmp_362_reg_1260_reg[0]_i_3_3 (cnv_45_V_V_U_n_101),
        .tmp_98_reg_1171_reg_0({Conv1DMac_new_1_U0_n_28,Conv1DMac_new_1_U0_n_29,Conv1DMac_new_1_U0_n_30,Conv1DMac_new_1_U0_n_31,Conv1DMac_new_1_U0_n_32,Conv1DMac_new_1_U0_n_33,Conv1DMac_new_1_U0_n_34}),
        .tmp_98_reg_1171_reg_1({Conv1DMac_new_1_U0_n_70,Conv1DMac_new_1_U0_n_71}),
        .tmp_98_reg_1171_reg_10(Conv1DMac_new_1_U0_n_115),
        .tmp_98_reg_1171_reg_11(tmp_363_fu_670_p1__0),
        .tmp_98_reg_1171_reg_12(Conv1DMac_new_1_U0_n_127),
        .tmp_98_reg_1171_reg_13(Conv1DMac_new_1_U0_n_128),
        .tmp_98_reg_1171_reg_14(Conv1DMac_new_1_U0_n_129),
        .tmp_98_reg_1171_reg_2({Conv1DMac_new_1_U0_n_72,Conv1DMac_new_1_U0_n_73}),
        .tmp_98_reg_1171_reg_3({Conv1DMac_new_1_U0_n_74,Conv1DMac_new_1_U0_n_75}),
        .tmp_98_reg_1171_reg_4({Conv1DMac_new_1_U0_n_76,Conv1DMac_new_1_U0_n_77,Conv1DMac_new_1_U0_n_78,Conv1DMac_new_1_U0_n_79}),
        .tmp_98_reg_1171_reg_5({Conv1DMac_new_1_U0_n_80,Conv1DMac_new_1_U0_n_81}),
        .tmp_98_reg_1171_reg_6(Conv1DMac_new_1_U0_n_109),
        .tmp_98_reg_1171_reg_7({Conv1DMac_new_1_U0_n_110,Conv1DMac_new_1_U0_n_111}),
        .tmp_98_reg_1171_reg_8(Conv1DMac_new_1_U0_n_112),
        .tmp_98_reg_1171_reg_9({Conv1DMac_new_1_U0_n_113,Conv1DMac_new_1_U0_n_114}),
        .tmp_98_reg_1171_reg_rep_0({Conv1DMac_new_1_U0_n_38,Conv1DMac_new_1_U0_n_39}),
        .tmp_98_reg_1171_reg_rep_1({Conv1DMac_new_1_U0_n_44,Conv1DMac_new_1_U0_n_45}),
        .tmp_98_reg_1171_reg_rep_2(Conv1DMac_new_1_U0_n_82),
        .tmp_98_reg_1171_reg_rep_3({Conv1DMac_new_1_U0_n_83,Conv1DMac_new_1_U0_n_84}),
        .tmp_98_reg_1171_reg_rep_4(Conv1DMac_new_1_U0_n_85),
        .tmp_98_reg_1171_reg_rep_5({Conv1DMac_new_1_U0_n_86,Conv1DMac_new_1_U0_n_87}),
        .tmp_98_reg_1171_reg_rep_6(Conv1DMac_new_1_U0_n_88),
        .tmp_98_reg_1171_reg_rep_7({Conv1DMac_new_1_U0_n_89,Conv1DMac_new_1_U0_n_90}),
        .tmp_98_reg_1171_reg_rep_8(Conv1DMac_new_1_U0_n_118),
        .tmp_98_reg_1171_reg_rep_9(Conv1DMac_new_1_U0_n_120),
        .tmp_98_reg_1171_reg_rep__0_0({Conv1DMac_new_1_U0_n_14,Conv1DMac_new_1_U0_n_15,Conv1DMac_new_1_U0_n_16,Conv1DMac_new_1_U0_n_17,Conv1DMac_new_1_U0_n_18,Conv1DMac_new_1_U0_n_19,Conv1DMac_new_1_U0_n_20}),
        .tmp_98_reg_1171_reg_rep__0_1({Conv1DMac_new_1_U0_n_46,Conv1DMac_new_1_U0_n_47}),
        .tmp_98_reg_1171_reg_rep__0_10(Conv1DMac_new_1_U0_n_97),
        .tmp_98_reg_1171_reg_rep__0_11(tmp_357_fu_530_p1__0),
        .tmp_98_reg_1171_reg_rep__0_12(Conv1DMac_new_1_U0_n_121),
        .tmp_98_reg_1171_reg_rep__0_13(Conv1DMac_new_1_U0_n_122),
        .tmp_98_reg_1171_reg_rep__0_14(Conv1DMac_new_1_U0_n_123),
        .tmp_98_reg_1171_reg_rep__0_2({Conv1DMac_new_1_U0_n_48,Conv1DMac_new_1_U0_n_49}),
        .tmp_98_reg_1171_reg_rep__0_3({Conv1DMac_new_1_U0_n_50,Conv1DMac_new_1_U0_n_51}),
        .tmp_98_reg_1171_reg_rep__0_4({Conv1DMac_new_1_U0_n_52,Conv1DMac_new_1_U0_n_53,Conv1DMac_new_1_U0_n_54,Conv1DMac_new_1_U0_n_55}),
        .tmp_98_reg_1171_reg_rep__0_5({Conv1DMac_new_1_U0_n_56,Conv1DMac_new_1_U0_n_57}),
        .tmp_98_reg_1171_reg_rep__0_6(Conv1DMac_new_1_U0_n_91),
        .tmp_98_reg_1171_reg_rep__0_7({Conv1DMac_new_1_U0_n_92,Conv1DMac_new_1_U0_n_93}),
        .tmp_98_reg_1171_reg_rep__0_8(Conv1DMac_new_1_U0_n_94),
        .tmp_98_reg_1171_reg_rep__0_9({Conv1DMac_new_1_U0_n_95,Conv1DMac_new_1_U0_n_96}),
        .tmp_98_reg_1171_reg_rep__1_0({Conv1DMac_new_1_U0_n_21,Conv1DMac_new_1_U0_n_22,Conv1DMac_new_1_U0_n_23,Conv1DMac_new_1_U0_n_24,Conv1DMac_new_1_U0_n_25,Conv1DMac_new_1_U0_n_26,Conv1DMac_new_1_U0_n_27}),
        .tmp_98_reg_1171_reg_rep__1_1({Conv1DMac_new_1_U0_n_58,Conv1DMac_new_1_U0_n_59}),
        .tmp_98_reg_1171_reg_rep__1_10(Conv1DMac_new_1_U0_n_106),
        .tmp_98_reg_1171_reg_rep__1_11(tmp_360_fu_600_p1__0),
        .tmp_98_reg_1171_reg_rep__1_12(Conv1DMac_new_1_U0_n_124),
        .tmp_98_reg_1171_reg_rep__1_13(Conv1DMac_new_1_U0_n_125),
        .tmp_98_reg_1171_reg_rep__1_14(Conv1DMac_new_1_U0_n_126),
        .tmp_98_reg_1171_reg_rep__1_2({Conv1DMac_new_1_U0_n_60,Conv1DMac_new_1_U0_n_61}),
        .tmp_98_reg_1171_reg_rep__1_3({Conv1DMac_new_1_U0_n_62,Conv1DMac_new_1_U0_n_63}),
        .tmp_98_reg_1171_reg_rep__1_4({Conv1DMac_new_1_U0_n_64,Conv1DMac_new_1_U0_n_65,Conv1DMac_new_1_U0_n_66,Conv1DMac_new_1_U0_n_67}),
        .tmp_98_reg_1171_reg_rep__1_5({Conv1DMac_new_1_U0_n_68,Conv1DMac_new_1_U0_n_69}),
        .tmp_98_reg_1171_reg_rep__1_6(Conv1DMac_new_1_U0_n_100),
        .tmp_98_reg_1171_reg_rep__1_7({Conv1DMac_new_1_U0_n_101,Conv1DMac_new_1_U0_n_102}),
        .tmp_98_reg_1171_reg_rep__1_8(Conv1DMac_new_1_U0_n_103),
        .tmp_98_reg_1171_reg_rep__1_9({Conv1DMac_new_1_U0_n_104,Conv1DMac_new_1_U0_n_105}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv1DMac_new Conv1DMac_new_U0
       (.CO(cnv_36_V_V_U_n_106),
        .Conv1DMac_new_U0_ap_start(Conv1DMac_new_U0_ap_start),
        .D(tmp_370_fu_606_p1),
        .DI({Conv1DMac_new_U0_n_38,Conv1DMac_new_U0_n_39}),
        .DOADO(q0_34),
        .E(shiftReg_ce_31),
        .O({Conv1DMac_new_U0_n_42,Conv1DMac_new_U0_n_43,Conv1DMac_new_U0_n_44,Conv1DMac_new_U0_n_45}),
        .Q({Conv1DMac_new_U0_ap_ready,Conv1DMac_new_U0_n_37}),
        .S(Conv1DMac_new_U0_n_121),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_36_V_V_dout(cnv_36_V_V_dout),
        .cnv_36_V_V_empty_n(cnv_36_V_V_empty_n),
        .cnv_37PRL_V_V_full_n(cnv_37PRL_V_V_full_n),
        .internal_empty_n_reg(Conv1DMac_new_U0_n_132),
        .internal_empty_n_reg_0(Conv1DMac_new_U0_n_135),
        .internal_empty_n_reg_1(Conv1DMac_new_U0_n_137),
        .mOutPtr110_out(mOutPtr110_out_32),
        .\mOutPtr_reg[0] (Conv1DBuffer_new_U0_n_21),
        .\mOutPtr_reg[0]_0 (cnv_36_V_V_U_n_7),
        .\p_Val2_20_3_reg_1361_reg[7]_0 (Conv1DMac_new_U0_out_V_V_din),
        .start_for_Relu1D_U0_full_n(start_for_Relu1D_U0_full_n),
        .start_once_reg(start_once_reg_33),
        .start_once_reg_reg_0(Conv1DMac_new_U0_n_136),
        .\tmp_127_reg_1301[3]_i_9 (cnv_36_V_V_U_n_109),
        .\tmp_127_reg_1301_reg[7]_i_11_0 (cnv_36_V_V_U_n_86),
        .\tmp_127_reg_1301_reg[7]_i_11_1 (cnv_36_V_V_U_n_87),
        .\tmp_127_reg_1301_reg[7]_i_11_2 (cnv_36_V_V_U_n_88),
        .\tmp_127_reg_1301_reg[7]_i_11_3 (cnv_36_V_V_U_n_89),
        .\tmp_128_reg_1316[3]_i_9 (cnv_36_V_V_U_n_111),
        .\tmp_128_reg_1316_reg[7]_0 (tmp_373_fu_676_p1),
        .\tmp_128_reg_1316_reg[7]_i_11_0 (cnv_36_V_V_U_n_94),
        .\tmp_128_reg_1316_reg[7]_i_11_1 (cnv_36_V_V_U_n_95),
        .\tmp_128_reg_1316_reg[7]_i_11_2 (cnv_36_V_V_U_n_96),
        .\tmp_128_reg_1316_reg[7]_i_11_3 (cnv_36_V_V_U_n_97),
        .\tmp_129_reg_1331[3]_i_9 (cnv_36_V_V_U_n_113),
        .\tmp_129_reg_1331_reg[7]_0 (tmp_376_fu_746_p1),
        .\tmp_129_reg_1331_reg[7]_i_11_0 (cnv_36_V_V_U_n_102),
        .\tmp_129_reg_1331_reg[7]_i_11_1 (cnv_36_V_V_U_n_103),
        .\tmp_129_reg_1331_reg[7]_i_11_2 (cnv_36_V_V_U_n_104),
        .\tmp_129_reg_1331_reg[7]_i_11_3 (cnv_36_V_V_U_n_105),
        .tmp_203_1_fu_634_p2(tmp_203_1_fu_634_p2),
        .tmp_203_2_fu_704_p2(tmp_203_2_fu_704_p2),
        .tmp_203_3_fu_774_p2(tmp_203_3_fu_774_p2),
        .\tmp_366_reg_1291_reg[0]_0 ({cnv_36_V_V_U_n_20,cnv_36_V_V_U_n_21,cnv_36_V_V_U_n_22,cnv_36_V_V_U_n_23}),
        .\tmp_366_reg_1291_reg[0]_1 (cnv_36_V_V_U_n_19),
        .\tmp_366_reg_1291_reg[0]_i_3_0 (cnv_36_V_V_U_n_74),
        .\tmp_366_reg_1291_reg[0]_i_3_1 (cnv_36_V_V_U_n_75),
        .\tmp_366_reg_1291_reg[0]_i_3_2 (cnv_36_V_V_U_n_76),
        .\tmp_366_reg_1291_reg[0]_i_3_3 (cnv_36_V_V_U_n_77),
        .\tmp_369_reg_1306_reg[0]_0 ({cnv_36_V_V_U_n_34,cnv_36_V_V_U_n_35,cnv_36_V_V_U_n_36,cnv_36_V_V_U_n_37}),
        .\tmp_369_reg_1306_reg[0]_1 (cnv_36_V_V_U_n_108),
        .\tmp_369_reg_1306_reg[0]_2 (cnv_36_V_V_U_n_33),
        .\tmp_369_reg_1306_reg[0]_i_3_0 (cnv_36_V_V_U_n_82),
        .\tmp_369_reg_1306_reg[0]_i_3_1 (cnv_36_V_V_U_n_83),
        .\tmp_369_reg_1306_reg[0]_i_3_2 (cnv_36_V_V_U_n_84),
        .\tmp_369_reg_1306_reg[0]_i_3_3 (cnv_36_V_V_U_n_85),
        .\tmp_372_reg_1321_reg[0]_0 ({cnv_36_V_V_U_n_48,cnv_36_V_V_U_n_49,cnv_36_V_V_U_n_50,cnv_36_V_V_U_n_51}),
        .\tmp_372_reg_1321_reg[0]_1 (cnv_36_V_V_U_n_110),
        .\tmp_372_reg_1321_reg[0]_2 (cnv_36_V_V_U_n_47),
        .\tmp_372_reg_1321_reg[0]_i_3_0 (cnv_36_V_V_U_n_90),
        .\tmp_372_reg_1321_reg[0]_i_3_1 (cnv_36_V_V_U_n_91),
        .\tmp_372_reg_1321_reg[0]_i_3_2 (cnv_36_V_V_U_n_92),
        .\tmp_372_reg_1321_reg[0]_i_3_3 (cnv_36_V_V_U_n_93),
        .\tmp_375_reg_1336_reg[0]_0 ({cnv_36_V_V_U_n_62,cnv_36_V_V_U_n_63,cnv_36_V_V_U_n_64,cnv_36_V_V_U_n_65}),
        .\tmp_375_reg_1336_reg[0]_1 (cnv_36_V_V_U_n_112),
        .\tmp_375_reg_1336_reg[0]_2 (cnv_36_V_V_U_n_61),
        .\tmp_375_reg_1336_reg[0]_i_3_0 (cnv_36_V_V_U_n_98),
        .\tmp_375_reg_1336_reg[0]_i_3_1 (cnv_36_V_V_U_n_99),
        .\tmp_375_reg_1336_reg[0]_i_3_2 (cnv_36_V_V_U_n_100),
        .\tmp_375_reg_1336_reg[0]_i_3_3 (cnv_36_V_V_U_n_101),
        .tmp_86_reg_1247_reg_0({Conv1DMac_new_U0_n_28,Conv1DMac_new_U0_n_29,Conv1DMac_new_U0_n_30,Conv1DMac_new_U0_n_31,Conv1DMac_new_U0_n_32,Conv1DMac_new_U0_n_33,Conv1DMac_new_U0_n_34}),
        .tmp_86_reg_1247_reg_1({Conv1DMac_new_U0_n_72,Conv1DMac_new_U0_n_73}),
        .tmp_86_reg_1247_reg_10(Conv1DMac_new_U0_n_117),
        .tmp_86_reg_1247_reg_11(tmp_376_fu_746_p1__0),
        .tmp_86_reg_1247_reg_12(Conv1DMac_new_U0_n_129),
        .tmp_86_reg_1247_reg_13(Conv1DMac_new_U0_n_130),
        .tmp_86_reg_1247_reg_14(Conv1DMac_new_U0_n_131),
        .tmp_86_reg_1247_reg_2({Conv1DMac_new_U0_n_74,Conv1DMac_new_U0_n_75}),
        .tmp_86_reg_1247_reg_3({Conv1DMac_new_U0_n_76,Conv1DMac_new_U0_n_77}),
        .tmp_86_reg_1247_reg_4({Conv1DMac_new_U0_n_78,Conv1DMac_new_U0_n_79,Conv1DMac_new_U0_n_80,Conv1DMac_new_U0_n_81}),
        .tmp_86_reg_1247_reg_5({Conv1DMac_new_U0_n_82,Conv1DMac_new_U0_n_83}),
        .tmp_86_reg_1247_reg_6(Conv1DMac_new_U0_n_111),
        .tmp_86_reg_1247_reg_7({Conv1DMac_new_U0_n_112,Conv1DMac_new_U0_n_113}),
        .tmp_86_reg_1247_reg_8(Conv1DMac_new_U0_n_114),
        .tmp_86_reg_1247_reg_9({Conv1DMac_new_U0_n_115,Conv1DMac_new_U0_n_116}),
        .tmp_86_reg_1247_reg_rep_0({Conv1DMac_new_U0_n_40,Conv1DMac_new_U0_n_41}),
        .tmp_86_reg_1247_reg_rep_1({Conv1DMac_new_U0_n_46,Conv1DMac_new_U0_n_47}),
        .tmp_86_reg_1247_reg_rep_2(Conv1DMac_new_U0_n_84),
        .tmp_86_reg_1247_reg_rep_3({Conv1DMac_new_U0_n_85,Conv1DMac_new_U0_n_86}),
        .tmp_86_reg_1247_reg_rep_4(Conv1DMac_new_U0_n_87),
        .tmp_86_reg_1247_reg_rep_5({Conv1DMac_new_U0_n_88,Conv1DMac_new_U0_n_89}),
        .tmp_86_reg_1247_reg_rep_6(Conv1DMac_new_U0_n_90),
        .tmp_86_reg_1247_reg_rep_7({Conv1DMac_new_U0_n_91,Conv1DMac_new_U0_n_92}),
        .tmp_86_reg_1247_reg_rep_8(Conv1DMac_new_U0_n_120),
        .tmp_86_reg_1247_reg_rep_9(Conv1DMac_new_U0_n_122),
        .tmp_86_reg_1247_reg_rep__0_0({Conv1DMac_new_U0_n_14,Conv1DMac_new_U0_n_15,Conv1DMac_new_U0_n_16,Conv1DMac_new_U0_n_17,Conv1DMac_new_U0_n_18,Conv1DMac_new_U0_n_19,Conv1DMac_new_U0_n_20}),
        .tmp_86_reg_1247_reg_rep__0_1({Conv1DMac_new_U0_n_48,Conv1DMac_new_U0_n_49}),
        .tmp_86_reg_1247_reg_rep__0_10(Conv1DMac_new_U0_n_99),
        .tmp_86_reg_1247_reg_rep__0_11(tmp_370_fu_606_p1__0),
        .tmp_86_reg_1247_reg_rep__0_12(Conv1DMac_new_U0_n_123),
        .tmp_86_reg_1247_reg_rep__0_13(Conv1DMac_new_U0_n_124),
        .tmp_86_reg_1247_reg_rep__0_14(Conv1DMac_new_U0_n_125),
        .tmp_86_reg_1247_reg_rep__0_2({Conv1DMac_new_U0_n_50,Conv1DMac_new_U0_n_51}),
        .tmp_86_reg_1247_reg_rep__0_3({Conv1DMac_new_U0_n_52,Conv1DMac_new_U0_n_53}),
        .tmp_86_reg_1247_reg_rep__0_4({Conv1DMac_new_U0_n_54,Conv1DMac_new_U0_n_55,Conv1DMac_new_U0_n_56,Conv1DMac_new_U0_n_57}),
        .tmp_86_reg_1247_reg_rep__0_5({Conv1DMac_new_U0_n_58,Conv1DMac_new_U0_n_59}),
        .tmp_86_reg_1247_reg_rep__0_6(Conv1DMac_new_U0_n_93),
        .tmp_86_reg_1247_reg_rep__0_7({Conv1DMac_new_U0_n_94,Conv1DMac_new_U0_n_95}),
        .tmp_86_reg_1247_reg_rep__0_8(Conv1DMac_new_U0_n_96),
        .tmp_86_reg_1247_reg_rep__0_9({Conv1DMac_new_U0_n_97,Conv1DMac_new_U0_n_98}),
        .tmp_86_reg_1247_reg_rep__1_0({Conv1DMac_new_U0_n_21,Conv1DMac_new_U0_n_22,Conv1DMac_new_U0_n_23,Conv1DMac_new_U0_n_24,Conv1DMac_new_U0_n_25,Conv1DMac_new_U0_n_26,Conv1DMac_new_U0_n_27}),
        .tmp_86_reg_1247_reg_rep__1_1({Conv1DMac_new_U0_n_60,Conv1DMac_new_U0_n_61}),
        .tmp_86_reg_1247_reg_rep__1_10(Conv1DMac_new_U0_n_108),
        .tmp_86_reg_1247_reg_rep__1_11(tmp_373_fu_676_p1__0),
        .tmp_86_reg_1247_reg_rep__1_12(Conv1DMac_new_U0_n_126),
        .tmp_86_reg_1247_reg_rep__1_13(Conv1DMac_new_U0_n_127),
        .tmp_86_reg_1247_reg_rep__1_14(Conv1DMac_new_U0_n_128),
        .tmp_86_reg_1247_reg_rep__1_2({Conv1DMac_new_U0_n_62,Conv1DMac_new_U0_n_63}),
        .tmp_86_reg_1247_reg_rep__1_3({Conv1DMac_new_U0_n_64,Conv1DMac_new_U0_n_65}),
        .tmp_86_reg_1247_reg_rep__1_4({Conv1DMac_new_U0_n_66,Conv1DMac_new_U0_n_67,Conv1DMac_new_U0_n_68,Conv1DMac_new_U0_n_69}),
        .tmp_86_reg_1247_reg_rep__1_5({Conv1DMac_new_U0_n_70,Conv1DMac_new_U0_n_71}),
        .tmp_86_reg_1247_reg_rep__1_6(Conv1DMac_new_U0_n_102),
        .tmp_86_reg_1247_reg_rep__1_7({Conv1DMac_new_U0_n_103,Conv1DMac_new_U0_n_104}),
        .tmp_86_reg_1247_reg_rep__1_8(Conv1DMac_new_U0_n_105),
        .tmp_86_reg_1247_reg_rep__1_9({Conv1DMac_new_U0_n_106,Conv1DMac_new_U0_n_107}),
        .tmp_97_fu_564_p2(tmp_97_fu_564_p2),
        .\tmp_s_reg_1286[3]_i_9 (cnv_36_V_V_U_n_107),
        .\tmp_s_reg_1286_reg[7]_0 ({cnv_36_V_V_U_n_11,cnv_36_V_V_U_n_12,cnv_36_V_V_U_n_13,cnv_36_V_V_U_n_14,cnv_36_V_V_U_n_15,cnv_36_V_V_U_n_16,cnv_36_V_V_U_n_17,cnv_36_V_V_U_n_18}),
        .\tmp_s_reg_1286_reg[7]_i_14_0 (cnv_36_V_V_U_n_78),
        .\tmp_s_reg_1286_reg[7]_i_14_1 (cnv_36_V_V_U_n_79),
        .\tmp_s_reg_1286_reg[7]_i_14_2 (cnv_36_V_V_U_n_80),
        .\tmp_s_reg_1286_reg[7]_i_14_3 (cnv_36_V_V_U_n_81));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Relu1D399 Relu1D399_U0
       (.E(Relu1D399_U0_out_V_V_write),
        .Q(Relu1D403_U0_n_9),
        .Relu1D399_U0_ap_start(Relu1D399_U0_ap_start),
        .\ap_CS_fsm_reg[1]_0 (Relu1D399_U0_n_9),
        .ap_clk(ap_clk),
        .ap_ready(Relu1D399_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_29PRL_V_V_empty_n(cnv_29PRL_V_V_empty_n),
        .cnv_30PRL_V_V_full_n(cnv_30PRL_V_V_full_n),
        .int_ap_idle_i_3(start_for_Relu1D41iI_U_n_10),
        .internal_empty_n_reg(Relu1D399_U0_n_7),
        .internal_empty_n_reg_0(Relu1D399_U0_n_10),
        .internal_empty_n_reg_1(Relu1D399_U0_n_12),
        .mOutPtr110_out(mOutPtr110_out_36),
        .\mOutPtr_reg[0] (Conv1DMac_new398_U0_n_123),
        .\mOutPtr_reg[0]_0 (cnv_29PRL_V_V_U_n_7),
        .start_for_StreamingDataWidthCo_1_U0_full_n(start_for_StreamingDataWidthCo_1_U0_full_n),
        .start_once_reg(start_once_reg_35));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Relu1D403 Relu1D403_U0
       (.E(Relu1D403_U0_out_V_V_write),
        .Q({Relu1D403_U0_ap_ready,Relu1D403_U0_n_9}),
        .Relu1D403_U0_ap_start(Relu1D403_U0_ap_start),
        .\ap_CS_fsm_reg[1]_0 (Relu1D403_U0_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_33PRL_V_V_empty_n(cnv_33PRL_V_V_empty_n),
        .cnv_34PRL_V_V_full_n(cnv_34PRL_V_V_full_n),
        .internal_empty_n_reg(Relu1D403_U0_n_10),
        .internal_empty_n_reg_0(Relu1D403_U0_n_13),
        .mOutPtr110_out(mOutPtr110_out_37),
        .\mOutPtr_reg[0] (Conv1DMac_new402_U0_n_101),
        .\mOutPtr_reg[0]_0 (cnv_33PRL_V_V_U_n_7),
        .start_for_StreamingDataWidthCo_U0_full_n(start_for_StreamingDataWidthCo_U0_full_n),
        .start_once_reg(start_once_reg_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Relu1D407 Relu1D407_U0
       (.Q({Relu1D407_U0_ap_ready,Relu1D407_U0_n_9}),
        .Relu1D407_U0_ap_start(Relu1D407_U0_ap_start),
        .Relu1D407_U0_out_V_V_write(Relu1D407_U0_out_V_V_write),
        .\ap_CS_fsm_reg[1]_0 (start_for_Streamibak_U_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_42PRL_V_V_empty_n(cnv_42PRL_V_V_empty_n),
        .cnv_43PRL_V_V_full_n(cnv_43PRL_V_V_full_n),
        .internal_empty_n_reg(Relu1D407_U0_n_13),
        .internal_empty_n_reg_0(Relu1D407_U0_n_15),
        .internal_full_n_reg(Conv1DMac_new406_U0_n_45),
        .mOutPtr110_out(mOutPtr110_out_40),
        .shiftReg_ce(shiftReg_ce_39),
        .start_for_StreamingDataWidthCo_3_U0_full_n(start_for_StreamingDataWidthCo_3_U0_full_n),
        .start_once_reg(start_once_reg_41),
        .start_once_reg_reg_0(Relu1D407_U0_n_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Relu1D_1 Relu1D_1_U0
       (.Q(Relu1D_1_U0_ap_ready),
        .Relu1D_1_U0_ap_start(Relu1D_1_U0_ap_start),
        .Relu1D_1_U0_out_V_V_write(Relu1D_1_U0_out_V_V_write),
        .\ap_CS_fsm_reg[0]_0 (Relu1D_1_U0_n_13),
        .\ap_CS_fsm_reg[1]_0 (start_for_Streamibek_U_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_46PRL_V_V_empty_n(cnv_46PRL_V_V_empty_n),
        .cnv_47PRL_V_V_full_n(cnv_47PRL_V_V_full_n),
        .int_ap_idle_i_4(Relu1D407_U0_n_9),
        .int_ap_idle_i_4_0(start_for_Streamibak_U_n_9),
        .int_ap_idle_i_4_1(Relu1D_U0_n_10),
        .internal_empty_n_reg(Relu1D_1_U0_n_12),
        .internal_empty_n_reg_0(Relu1D_1_U0_n_15),
        .internal_full_n_reg(Conv1DMac_new_1_U0_n_134),
        .mOutPtr110_out(mOutPtr110_out_43),
        .shiftReg_ce(shiftReg_ce_42),
        .start_for_StreamingDataWidthCo_4_U0_full_n(start_for_StreamingDataWidthCo_4_U0_full_n),
        .start_once_reg(start_once_reg_44),
        .start_once_reg_reg_0(Relu1D_1_U0_n_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Relu1D Relu1D_U0
       (.E(Relu1D_U0_out_V_V_write),
        .Q(ResizeStream_1_U0_n_13),
        .Relu1D_U0_ap_start(Relu1D_U0_ap_start),
        .\ap_CS_fsm_reg[1]_0 (Relu1D_U0_n_9),
        .ap_clk(ap_clk),
        .ap_ready(Relu1D_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_37PRL_V_V_empty_n(cnv_37PRL_V_V_empty_n),
        .cnv_38PRL_V_V_full_n(cnv_38PRL_V_V_full_n),
        .int_ap_idle_i_13(computeS2_control_s_axi_U_n_15),
        .internal_empty_n_reg(Relu1D_U0_n_7),
        .internal_empty_n_reg_0(Relu1D_U0_n_10),
        .internal_empty_n_reg_1(Relu1D_U0_n_12),
        .mOutPtr110_out(mOutPtr110_out_46),
        .\mOutPtr_reg[0] (Conv1DMac_new_U0_n_135),
        .\mOutPtr_reg[0]_0 (cnv_37PRL_V_V_U_n_7),
        .start_for_StreamingDataWidthCo_2_U0_full_n(start_for_StreamingDataWidthCo_2_U0_full_n),
        .start_once_reg(start_once_reg_45));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResizeStream_1 ResizeStream_1_U0
       (.D(ResizeStream_1_U0_out_V_V_din),
        .E(shiftReg_ce_47),
        .Q({ap_CS_fsm_state3,ResizeStream_1_U0_n_13}),
        .ResizeStream_1_U0_ap_ready(ResizeStream_1_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_26_V_V_full_n(cnv_26_V_V_full_n),
        .\in_V_V_0_state_reg[0]_0 (ResizeStream_1_U0_n_8),
        .\in_V_V_0_state_reg[1]_0 (input1_V_V_TREADY),
        .input1_V_V_TDATA(input1_V_V_TDATA[7:0]),
        .input1_V_V_TVALID(input1_V_V_TVALID),
        .int_isr(int_isr),
        .loadPCL_U0_ap_start(loadPCL_U0_ap_start),
        .p_0_in__0(p_0_in__0),
        .start_for_grouperPE_U0_full_n(start_for_grouperPE_U0_full_n),
        .start_once_reg(start_once_reg_48));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ResizeStream ResizeStream_U0
       (.D(cnv_48_V_V_dout),
        .Q(ResizeStream_U0_n_8),
        .ResizeStream_U0_ap_done(ResizeStream_U0_ap_done),
        .ResizeStream_U0_ap_start(ResizeStream_U0_ap_start),
        .ResizeStream_U0_in_V_V_read(ResizeStream_U0_in_V_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_48_V_V_empty_n(cnv_48_V_V_empty_n),
        .\out_V_V_1_state_reg[0]_0 (s2_out_V_V_TVALID),
        .s2_out_V_V_TDATA(\^s2_out_V_V_TDATA ),
        .s2_out_V_V_TREADY(s2_out_V_V_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthCo_1 StreamingDataWidthCo_1_U0
       (.E(shiftReg_ce_49),
        .Q({StreamingDataWidthCo_1_U0_ap_ready,StreamingDataWidthCo_1_U0_n_10}),
        .StreamingDataWidthCo_1_U0_ap_start(StreamingDataWidthCo_1_U0_ap_start),
        .StreamingDataWidthCo_1_U0_in_V_V_read(StreamingDataWidthCo_1_U0_in_V_V_read),
        .StreamingDataWidthCo_1_U0_out_V_V_write(StreamingDataWidthCo_1_U0_out_V_V_write),
        .\ap_CS_fsm_reg[1]_0 (StreamingDataWidthCo_1_U0_n_15),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_30PRL_V_V_dout(cnv_30PRL_V_V_dout),
        .cnv_30PRL_V_V_empty_n(cnv_30PRL_V_V_empty_n),
        .cnv_31_V_V_full_n(cnv_31_V_V_full_n),
        .internal_empty_n_reg(StreamingDataWidthCo_1_U0_n_16),
        .internal_full_n_reg(Relu1D399_U0_n_9),
        .mOutPtr110_out(mOutPtr110_out_50),
        .p_1_reg_65(p_1_reg_65),
        .\p_1_reg_65_reg[0]_0 (cnv_30PRL_V_V_U_n_23),
        .\p_1_reg_65_reg[10]_0 (cnv_30PRL_V_V_U_n_13),
        .\p_1_reg_65_reg[11]_0 (cnv_30PRL_V_V_U_n_12),
        .\p_1_reg_65_reg[12]_0 (cnv_30PRL_V_V_U_n_11),
        .\p_1_reg_65_reg[13]_0 (cnv_30PRL_V_V_U_n_10),
        .\p_1_reg_65_reg[14]_0 (cnv_30PRL_V_V_U_n_9),
        .\p_1_reg_65_reg[1]_0 (cnv_30PRL_V_V_U_n_22),
        .\p_1_reg_65_reg[2]_0 (cnv_30PRL_V_V_U_n_21),
        .\p_1_reg_65_reg[3]_0 (cnv_30PRL_V_V_U_n_20),
        .\p_1_reg_65_reg[4]_0 (cnv_30PRL_V_V_U_n_19),
        .\p_1_reg_65_reg[5]_0 (cnv_30PRL_V_V_U_n_18),
        .\p_1_reg_65_reg[6]_0 (cnv_30PRL_V_V_U_n_17),
        .\p_1_reg_65_reg[7]_0 (cnv_30PRL_V_V_U_n_16),
        .\p_1_reg_65_reg[8]_0 (cnv_30PRL_V_V_U_n_15),
        .\p_1_reg_65_reg[9]_0 (cnv_30PRL_V_V_U_n_14),
        .start_for_Conv1DBuffer_new401_U0_full_n(start_for_Conv1DBuffer_new401_U0_full_n),
        .start_once_reg(start_once_reg_51),
        .\tmp_reg_176_reg[0]_0 (StreamingDataWidthCo_1_U0_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthCo_2 StreamingDataWidthCo_2_U0
       (.E(shiftReg_ce_53),
        .Q({StreamingDataWidthCo_2_U0_ap_ready,StreamingDataWidthCo_2_U0_n_10}),
        .StreamingDataWidthCo_2_U0_ap_start(StreamingDataWidthCo_2_U0_ap_start),
        .StreamingDataWidthCo_2_U0_in_V_V_read(StreamingDataWidthCo_2_U0_in_V_V_read),
        .StreamingDataWidthCo_2_U0_out_V_V_write(StreamingDataWidthCo_2_U0_out_V_V_write),
        .\ap_CS_fsm_reg[1]_0 (StreamingDataWidthCo_2_U0_n_15),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_38PRL_V_V_dout(cnv_38PRL_V_V_dout),
        .cnv_38PRL_V_V_empty_n(cnv_38PRL_V_V_empty_n),
        .cnv_39_V_V_full_n(cnv_39_V_V_full_n),
        .internal_empty_n_reg(StreamingDataWidthCo_2_U0_n_16),
        .internal_full_n_reg(Relu1D_U0_n_9),
        .mOutPtr110_out(mOutPtr110_out_54),
        .p_1_reg_65(p_1_reg_65_52),
        .\p_1_reg_65_reg[0]_0 (cnv_38PRL_V_V_U_n_23),
        .\p_1_reg_65_reg[10]_0 (cnv_38PRL_V_V_U_n_13),
        .\p_1_reg_65_reg[11]_0 (cnv_38PRL_V_V_U_n_12),
        .\p_1_reg_65_reg[12]_0 (cnv_38PRL_V_V_U_n_11),
        .\p_1_reg_65_reg[13]_0 (cnv_38PRL_V_V_U_n_10),
        .\p_1_reg_65_reg[14]_0 (cnv_38PRL_V_V_U_n_9),
        .\p_1_reg_65_reg[1]_0 (cnv_38PRL_V_V_U_n_22),
        .\p_1_reg_65_reg[2]_0 (cnv_38PRL_V_V_U_n_21),
        .\p_1_reg_65_reg[3]_0 (cnv_38PRL_V_V_U_n_20),
        .\p_1_reg_65_reg[4]_0 (cnv_38PRL_V_V_U_n_19),
        .\p_1_reg_65_reg[5]_0 (cnv_38PRL_V_V_U_n_18),
        .\p_1_reg_65_reg[6]_0 (cnv_38PRL_V_V_U_n_17),
        .\p_1_reg_65_reg[7]_0 (cnv_38PRL_V_V_U_n_16),
        .\p_1_reg_65_reg[8]_0 (cnv_38PRL_V_V_U_n_15),
        .\p_1_reg_65_reg[9]_0 (cnv_38PRL_V_V_U_n_14),
        .start_for_StreamingMaxPool_Pre_U0_full_n(start_for_StreamingMaxPool_Pre_U0_full_n),
        .start_once_reg(start_once_reg_55),
        .\tmp_reg_176_reg[0]_0 (StreamingDataWidthCo_2_U0_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthCo_3 StreamingDataWidthCo_3_U0
       (.E(shiftReg_ce_56),
        .Q({StreamingDataWidthCo_3_U0_ap_ready,StreamingDataWidthCo_3_U0_n_10}),
        .StreamingDataWidthCo_3_U0_ap_start(StreamingDataWidthCo_3_U0_ap_start),
        .StreamingDataWidthCo_3_U0_out_V_V_write(StreamingDataWidthCo_3_U0_out_V_V_write),
        .\ap_CS_fsm_reg[1]_0 (StreamingDataWidthCo_3_U0_n_12),
        .\ap_CS_fsm_reg[1]_1 (StreamingDataWidthCo_3_U0_n_14),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_43PRL_V_V_dout(cnv_43PRL_V_V_dout),
        .cnv_43PRL_V_V_empty_n(cnv_43PRL_V_V_empty_n),
        .cnv_44_V_V_full_n(cnv_44_V_V_full_n),
        .internal_empty_n_reg(StreamingDataWidthCo_3_U0_n_15),
        .internal_empty_n_reg_0(StreamingDataWidthCo_3_U0_n_16),
        .internal_full_n_reg(Relu1D407_U0_n_13),
        .p_2_reg_65(p_2_reg_65),
        .\p_2_reg_65_reg[0]_0 (cnv_43PRL_V_V_U_n_23),
        .\p_2_reg_65_reg[10]_0 (cnv_43PRL_V_V_U_n_13),
        .\p_2_reg_65_reg[11]_0 (cnv_43PRL_V_V_U_n_12),
        .\p_2_reg_65_reg[12]_0 (cnv_43PRL_V_V_U_n_11),
        .\p_2_reg_65_reg[13]_0 (cnv_43PRL_V_V_U_n_10),
        .\p_2_reg_65_reg[14]_0 (cnv_43PRL_V_V_U_n_9),
        .\p_2_reg_65_reg[1]_0 (cnv_43PRL_V_V_U_n_22),
        .\p_2_reg_65_reg[2]_0 (cnv_43PRL_V_V_U_n_21),
        .\p_2_reg_65_reg[3]_0 (cnv_43PRL_V_V_U_n_20),
        .\p_2_reg_65_reg[4]_0 (cnv_43PRL_V_V_U_n_19),
        .\p_2_reg_65_reg[5]_0 (cnv_43PRL_V_V_U_n_18),
        .\p_2_reg_65_reg[6]_0 (cnv_43PRL_V_V_U_n_17),
        .\p_2_reg_65_reg[7]_0 (cnv_43PRL_V_V_U_n_16),
        .\p_2_reg_65_reg[8]_0 (cnv_43PRL_V_V_U_n_15),
        .\p_2_reg_65_reg[9]_0 (cnv_43PRL_V_V_U_n_14),
        .start_for_Conv1DBuffer_new_1_U0_full_n(start_for_Conv1DBuffer_new_1_U0_full_n),
        .start_once_reg(start_once_reg_57),
        .\tmp_reg_176_reg[0]_0 (StreamingDataWidthCo_3_U0_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthCo_4 StreamingDataWidthCo_4_U0
       (.CloneStreamOnce_U0_ap_start(CloneStreamOnce_U0_ap_start),
        .E(shiftReg_ce_59),
        .Q(StreamingDataWidthCo_4_U0_ap_ready),
        .ResizeStream_U0_ap_start(ResizeStream_U0_ap_start),
        .StreamingDataWidthCo_4_U0_ap_start(StreamingDataWidthCo_4_U0_ap_start),
        .StreamingDataWidthCo_4_U0_out_V_V_write(StreamingDataWidthCo_4_U0_out_V_V_write),
        .\ap_CS_fsm_reg[1]_0 (StreamingDataWidthCo_4_U0_n_11),
        .\ap_CS_fsm_reg[1]_1 (StreamingDataWidthCo_4_U0_n_13),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_47PRL_V_V_dout(cnv_47PRL_V_V_dout),
        .cnv_47PRL_V_V_empty_n(cnv_47PRL_V_V_empty_n),
        .cnv_48_V_V_full_n(cnv_48_V_V_full_n),
        .int_ap_idle_i_11_0(start_for_Streami2iS_U_n_9),
        .int_ap_idle_i_11_1(StreamingDataWidthCo_U0_n_10),
        .int_ap_idle_i_2_0(start_for_StreamiYie_U_n_9),
        .int_ap_idle_i_2_1(StreamingDataWidthCo_1_U0_n_10),
        .int_ap_idle_i_2_2(ResizeStream_U0_n_8),
        .int_ap_idle_i_2_3(Relu1D_1_U0_n_13),
        .int_ap_idle_i_4_0(start_for_Streami5jm_U_n_9),
        .int_ap_idle_i_4_1(StreamingDataWidthCo_2_U0_n_10),
        .int_ap_idle_i_4_2(start_for_Streamibak_U_n_10),
        .int_ap_idle_i_4_3(StreamingDataWidthCo_3_U0_n_10),
        .int_ap_idle_i_4_4(StreamingMaxPool_Pre_U0_n_31),
        .int_ap_idle_reg(Conv1DMac_new_1_U0_n_135),
        .int_ap_idle_reg_0(loadPCL_U0_n_10),
        .int_ap_idle_reg_1(CloneStreamOnce_U0_n_10),
        .int_ap_idle_reg_2(start_for_Conv1DM4jc_U_n_9),
        .int_ap_idle_reg_3(Conv1DBuffer_new_U0_n_18),
        .int_ap_idle_reg_4(start_for_Relu1D3Xh4_U_n_9),
        .int_ap_idle_reg_5(Conv1DMac_new398_U0_n_36),
        .int_ap_idle_reg_6(Conv1DBuffer_new401_U0_n_21),
        .internal_empty_n_reg(StreamingDataWidthCo_4_U0_n_15),
        .internal_empty_n_reg_0(StreamingDataWidthCo_4_U0_n_16),
        .internal_full_n_reg(Relu1D_1_U0_n_12),
        .loadPCL_U0_ap_start(loadPCL_U0_ap_start),
        .p_2_reg_65(p_2_reg_65_58),
        .\p_2_reg_65_reg[0]_0 (cnv_47PRL_V_V_U_n_23),
        .\p_2_reg_65_reg[10]_0 (cnv_47PRL_V_V_U_n_13),
        .\p_2_reg_65_reg[11]_0 (cnv_47PRL_V_V_U_n_12),
        .\p_2_reg_65_reg[12]_0 (cnv_47PRL_V_V_U_n_11),
        .\p_2_reg_65_reg[13]_0 (cnv_47PRL_V_V_U_n_10),
        .\p_2_reg_65_reg[14]_0 (cnv_47PRL_V_V_U_n_9),
        .\p_2_reg_65_reg[1]_0 (cnv_47PRL_V_V_U_n_22),
        .\p_2_reg_65_reg[2]_0 (cnv_47PRL_V_V_U_n_21),
        .\p_2_reg_65_reg[3]_0 (cnv_47PRL_V_V_U_n_20),
        .\p_2_reg_65_reg[4]_0 (cnv_47PRL_V_V_U_n_19),
        .\p_2_reg_65_reg[5]_0 (cnv_47PRL_V_V_U_n_18),
        .\p_2_reg_65_reg[6]_0 (cnv_47PRL_V_V_U_n_17),
        .\p_2_reg_65_reg[7]_0 (cnv_47PRL_V_V_U_n_16),
        .\p_2_reg_65_reg[8]_0 (cnv_47PRL_V_V_U_n_15),
        .\p_2_reg_65_reg[9]_0 (cnv_47PRL_V_V_U_n_14),
        .start_for_ResizeStream_U0_full_n(start_for_ResizeStream_U0_full_n),
        .start_once_reg(start_once_reg_60),
        .\tmp_reg_176_reg[0]_0 (StreamingDataWidthCo_4_U0_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthCo StreamingDataWidthCo_U0
       (.E(shiftReg_ce_62),
        .Q({StreamingDataWidthCo_U0_ap_ready,StreamingDataWidthCo_U0_n_10}),
        .StreamingDataWidthCo_U0_ap_start(StreamingDataWidthCo_U0_ap_start),
        .StreamingDataWidthCo_U0_in_V_V_read(StreamingDataWidthCo_U0_in_V_V_read),
        .StreamingDataWidthCo_U0_out_V_V_write(StreamingDataWidthCo_U0_out_V_V_write),
        .\ap_CS_fsm_reg[1]_0 (StreamingDataWidthCo_U0_n_15),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_34PRL_V_V_dout(cnv_34PRL_V_V_dout),
        .cnv_34PRL_V_V_empty_n(cnv_34PRL_V_V_empty_n),
        .cnv_35_V_V_full_n(cnv_35_V_V_full_n),
        .internal_empty_n_reg(StreamingDataWidthCo_U0_n_16),
        .internal_full_n_reg(Relu1D403_U0_n_12),
        .mOutPtr110_out(mOutPtr110_out_63),
        .p_1_reg_65(p_1_reg_65_61),
        .\p_1_reg_65_reg[0]_0 (cnv_34PRL_V_V_U_n_23),
        .\p_1_reg_65_reg[10]_0 (cnv_34PRL_V_V_U_n_13),
        .\p_1_reg_65_reg[11]_0 (cnv_34PRL_V_V_U_n_12),
        .\p_1_reg_65_reg[12]_0 (cnv_34PRL_V_V_U_n_11),
        .\p_1_reg_65_reg[13]_0 (cnv_34PRL_V_V_U_n_10),
        .\p_1_reg_65_reg[14]_0 (cnv_34PRL_V_V_U_n_9),
        .\p_1_reg_65_reg[1]_0 (cnv_34PRL_V_V_U_n_22),
        .\p_1_reg_65_reg[2]_0 (cnv_34PRL_V_V_U_n_21),
        .\p_1_reg_65_reg[3]_0 (cnv_34PRL_V_V_U_n_20),
        .\p_1_reg_65_reg[4]_0 (cnv_34PRL_V_V_U_n_19),
        .\p_1_reg_65_reg[5]_0 (cnv_34PRL_V_V_U_n_18),
        .\p_1_reg_65_reg[6]_0 (cnv_34PRL_V_V_U_n_17),
        .\p_1_reg_65_reg[7]_0 (cnv_34PRL_V_V_U_n_16),
        .\p_1_reg_65_reg[8]_0 (cnv_34PRL_V_V_U_n_15),
        .\p_1_reg_65_reg[9]_0 (cnv_34PRL_V_V_U_n_14),
        .start_for_Conv1DBuffer_new_U0_full_n(start_for_Conv1DBuffer_new_U0_full_n),
        .start_once_reg(start_once_reg_64),
        .\tmp_reg_176_reg[0]_0 (StreamingDataWidthCo_U0_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Pre StreamingMaxPool_Pre_U0
       (.CO(tmp_30_fu_227_p2),
        .Conv1DBuffer_new405_U0_in_V_V_read(Conv1DBuffer_new405_U0_in_V_V_read),
        .D(\SRL_SIG_reg[0]_69 ),
        .DIBDI(cnv_39_V_V_dout),
        .DOADO(buf_0_V_q0),
        .E(shiftReg_ce_68),
        .Q(grouperPE_U0_n_48),
        .StreamingDataWidthCo_2_U0_out_V_V_write(StreamingDataWidthCo_2_U0_out_V_V_write),
        .StreamingMaxPool_Pre_U0_ap_start(StreamingMaxPool_Pre_U0_ap_start),
        .\ap_CS_fsm_reg[0]_0 (StreamingMaxPool_Pre_U0_n_31),
        .\ap_CS_fsm_reg[6]_0 (cnv_40_V_V_U_n_10),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1_reg_0(StreamingMaxPool_Pre_U0_n_30),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_39_V_V_empty_n(cnv_39_V_V_empty_n),
        .cnv_39_V_V_full_n(cnv_39_V_V_full_n),
        .cnv_40_V_V_empty_n(cnv_40_V_V_empty_n),
        .cnv_40_V_V_full_n(cnv_40_V_V_full_n),
        .int_ap_idle_i_11(start_for_grouperUhA_U_n_9),
        .internal_empty_n_reg(StreamingMaxPool_Pre_U0_n_27),
        .internal_empty_n_reg_0(StreamingMaxPool_Pre_U0_n_32),
        .internal_empty_n_reg_1(StreamingMaxPool_Pre_U0_n_33),
        .mOutPtr110_out(mOutPtr110_out_66),
        .mOutPtr110_out_0(mOutPtr110_out_65),
        .\mOutPtr_reg[0] (StreamingDataWidthCo_2_U0_n_15),
        .\mOutPtr_reg[0]_0 (cnv_39_V_V_U_n_7),
        .start_for_Conv1DBuffer_new405_U0_full_n(start_for_Conv1DBuffer_new405_U0_full_n),
        .start_once_reg(start_once_reg_67),
        .\tmp_25_reg_290_reg[0]_0 (StreamingMaxPool_Pre_U0_n_25),
        .\xp_reg_117_reg[1]_0 (StreamingMaxPool_Pre_U0_n_26));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A cnv_26_V_V_U
       (.D(cnv_26_V_V_dout),
        .E(ap_NS_fsm1182_out),
        .Q(ap_CS_fsm_state135),
        .\SRL_SIG_reg[0][7] (ResizeStream_1_U0_out_V_V_din),
        .\SRL_SIG_reg[1][0] (shiftReg_ce_47),
        .ap_CS_fsm_state136(ap_CS_fsm_state136),
        .ap_CS_fsm_state137(ap_CS_fsm_state137),
        .ap_CS_fsm_state138(ap_CS_fsm_state138),
        .ap_CS_fsm_state139(ap_CS_fsm_state139),
        .ap_CS_fsm_state140(ap_CS_fsm_state140),
        .ap_CS_fsm_state141(ap_CS_fsm_state141),
        .ap_CS_fsm_state142(ap_CS_fsm_state142),
        .ap_CS_fsm_state143(ap_CS_fsm_state143),
        .ap_CS_fsm_state144(ap_CS_fsm_state144),
        .ap_CS_fsm_state145(ap_CS_fsm_state145),
        .ap_CS_fsm_state146(ap_CS_fsm_state146),
        .ap_CS_fsm_state147(ap_CS_fsm_state147),
        .ap_CS_fsm_state148(ap_CS_fsm_state148),
        .ap_CS_fsm_state149(ap_CS_fsm_state149),
        .ap_CS_fsm_state150(ap_CS_fsm_state150),
        .ap_CS_fsm_state151(ap_CS_fsm_state151),
        .ap_CS_fsm_state152(ap_CS_fsm_state152),
        .ap_CS_fsm_state153(ap_CS_fsm_state153),
        .ap_CS_fsm_state154(ap_CS_fsm_state154),
        .ap_CS_fsm_state155(ap_CS_fsm_state155),
        .ap_CS_fsm_state156(ap_CS_fsm_state156),
        .ap_CS_fsm_state157(ap_CS_fsm_state157),
        .ap_CS_fsm_state158(ap_CS_fsm_state158),
        .ap_CS_fsm_state159(ap_CS_fsm_state159),
        .ap_CS_fsm_state160(ap_CS_fsm_state160),
        .ap_CS_fsm_state161(ap_CS_fsm_state161),
        .ap_CS_fsm_state162(ap_CS_fsm_state162),
        .ap_CS_fsm_state163(ap_CS_fsm_state163),
        .ap_CS_fsm_state164(ap_CS_fsm_state164),
        .ap_CS_fsm_state165(ap_CS_fsm_state165),
        .ap_CS_fsm_state166(ap_CS_fsm_state166),
        .ap_CS_fsm_state167(ap_CS_fsm_state167),
        .ap_CS_fsm_state168(ap_CS_fsm_state168),
        .ap_CS_fsm_state169(ap_CS_fsm_state169),
        .ap_CS_fsm_state170(ap_CS_fsm_state170),
        .ap_CS_fsm_state171(ap_CS_fsm_state171),
        .ap_CS_fsm_state172(ap_CS_fsm_state172),
        .ap_CS_fsm_state173(ap_CS_fsm_state173),
        .ap_CS_fsm_state174(ap_CS_fsm_state174),
        .ap_CS_fsm_state175(ap_CS_fsm_state175),
        .ap_CS_fsm_state176(ap_CS_fsm_state176),
        .ap_CS_fsm_state177(ap_CS_fsm_state177),
        .ap_CS_fsm_state178(ap_CS_fsm_state178),
        .ap_CS_fsm_state179(ap_CS_fsm_state179),
        .ap_CS_fsm_state180(ap_CS_fsm_state180),
        .ap_CS_fsm_state181(ap_CS_fsm_state181),
        .ap_CS_fsm_state182(ap_CS_fsm_state182),
        .ap_CS_fsm_state183(ap_CS_fsm_state183),
        .ap_CS_fsm_state184(ap_CS_fsm_state184),
        .ap_CS_fsm_state185(ap_CS_fsm_state185),
        .ap_CS_fsm_state186(ap_CS_fsm_state186),
        .ap_CS_fsm_state187(ap_CS_fsm_state187),
        .ap_CS_fsm_state188(ap_CS_fsm_state188),
        .ap_CS_fsm_state189(ap_CS_fsm_state189),
        .ap_CS_fsm_state190(ap_CS_fsm_state190),
        .ap_CS_fsm_state191(ap_CS_fsm_state191),
        .ap_CS_fsm_state192(ap_CS_fsm_state192),
        .ap_CS_fsm_state193(ap_CS_fsm_state193),
        .ap_CS_fsm_state194(ap_CS_fsm_state194),
        .ap_CS_fsm_state195(ap_CS_fsm_state195),
        .ap_CS_fsm_state196(ap_CS_fsm_state196),
        .ap_CS_fsm_state197(ap_CS_fsm_state197),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_26_V_V_empty_n(cnv_26_V_V_empty_n),
        .cnv_26_V_V_full_n(cnv_26_V_V_full_n),
        .grouperPE_U0_features_V_V_read(grouperPE_U0_features_V_V_read),
        .internal_empty_n_reg_0(ap_NS_fsm1180_out),
        .internal_empty_n_reg_1(ap_NS_fsm1181_out),
        .internal_empty_n_reg_10(ap_NS_fsm1206_out),
        .internal_empty_n_reg_11(ap_NS_fsm1205_out),
        .internal_empty_n_reg_12(ap_NS_fsm1208_out),
        .internal_empty_n_reg_13(ap_NS_fsm1207_out),
        .internal_empty_n_reg_14(ap_NS_fsm1210_out),
        .internal_empty_n_reg_15(ap_NS_fsm1209_out),
        .internal_empty_n_reg_16(ap_NS_fsm1212_out),
        .internal_empty_n_reg_17(ap_NS_fsm1211_out),
        .internal_empty_n_reg_18(ap_NS_fsm1214_out),
        .internal_empty_n_reg_19(ap_NS_fsm1213_out),
        .internal_empty_n_reg_2(ap_NS_fsm1198_out),
        .internal_empty_n_reg_20(ap_NS_fsm1216_out),
        .internal_empty_n_reg_21(ap_NS_fsm1215_out),
        .internal_empty_n_reg_22(ap_NS_fsm1218_out),
        .internal_empty_n_reg_23(ap_NS_fsm1217_out),
        .internal_empty_n_reg_24(ap_NS_fsm1220_out),
        .internal_empty_n_reg_25(ap_NS_fsm1219_out),
        .internal_empty_n_reg_26(ap_NS_fsm1222_out),
        .internal_empty_n_reg_27(ap_NS_fsm1221_out),
        .internal_empty_n_reg_28(ap_NS_fsm1224_out),
        .internal_empty_n_reg_29(ap_NS_fsm1223_out),
        .internal_empty_n_reg_3(ap_NS_fsm1196_out),
        .internal_empty_n_reg_30(ap_NS_fsm1226_out),
        .internal_empty_n_reg_31(ap_NS_fsm1225_out),
        .internal_empty_n_reg_32(ap_NS_fsm1228_out),
        .internal_empty_n_reg_33(ap_NS_fsm1197_out),
        .internal_empty_n_reg_34(ap_NS_fsm1229_out),
        .internal_empty_n_reg_35(ap_NS_fsm1227_out),
        .internal_empty_n_reg_36(ap_NS_fsm1231_out),
        .internal_empty_n_reg_37(ap_NS_fsm1230_out),
        .internal_empty_n_reg_38(ap_NS_fsm1233_out),
        .internal_empty_n_reg_39(ap_NS_fsm1232_out),
        .internal_empty_n_reg_4(ap_NS_fsm1200_out),
        .internal_empty_n_reg_40(ap_NS_fsm1235_out),
        .internal_empty_n_reg_41(ap_NS_fsm1234_out),
        .internal_empty_n_reg_42(ap_NS_fsm1237_out),
        .internal_empty_n_reg_43(ap_NS_fsm1236_out),
        .internal_empty_n_reg_44(ap_NS_fsm1239_out),
        .internal_empty_n_reg_45(ap_NS_fsm1238_out),
        .internal_empty_n_reg_46(ap_NS_fsm1195_out),
        .internal_empty_n_reg_47(ap_NS_fsm1240_out),
        .internal_empty_n_reg_48(ap_NS_fsm1192_out),
        .internal_empty_n_reg_49(ap_NS_fsm1193_out),
        .internal_empty_n_reg_5(ap_NS_fsm1199_out),
        .internal_empty_n_reg_50(ap_NS_fsm1190_out),
        .internal_empty_n_reg_51(ap_NS_fsm1186_out),
        .internal_empty_n_reg_52(ap_NS_fsm1187_out),
        .internal_empty_n_reg_53(ap_NS_fsm1183_out),
        .internal_empty_n_reg_54(ap_NS_fsm1185_out),
        .internal_empty_n_reg_55(ap_NS_fsm1191_out),
        .internal_empty_n_reg_56(ap_NS_fsm1189_out),
        .internal_empty_n_reg_57(ap_NS_fsm1194_out),
        .internal_empty_n_reg_58(ap_NS_fsm1184_out),
        .internal_empty_n_reg_59(ap_NS_fsm1188_out),
        .internal_empty_n_reg_6(ap_NS_fsm1202_out),
        .internal_empty_n_reg_60(ap_NS_fsm1179_out),
        .internal_empty_n_reg_61(ap_CS_fsm_state3),
        .internal_empty_n_reg_62(ResizeStream_1_U0_n_8),
        .internal_empty_n_reg_7(ap_NS_fsm1201_out),
        .internal_empty_n_reg_8(ap_NS_fsm1204_out),
        .internal_empty_n_reg_9(ap_NS_fsm1203_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_0 cnv_27_V_V_U
       (.D(grouperPE_U0_outStream_V_V_din),
        .DIADI(cnv_27_V_V_dout),
        .E(shiftReg_ce_70),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_27_V_V_empty_n(cnv_27_V_V_empty_n),
        .cnv_27_V_V_full_n(cnv_27_V_V_full_n),
        .mOutPtr110_out(mOutPtr110_out_0),
        .\mOutPtr_reg[0]_0 (cnv_27_V_V_U_n_7),
        .\mOutPtr_reg[0]_1 (Conv1DBuffer_new397_U0_n_19),
        .\mOutPtr_reg[1]_0 (Conv1DBuffer_new397_U0_n_23));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1 cnv_28_V_V_U
       (.CO(cnv_28_V_V_U_n_95),
        .D(tmp_344_fu_544_p1),
        .DI(Conv1DMac_new398_U0_n_37),
        .DOADO(q0),
        .E(shiftReg_ce),
        .O({cnv_28_V_V_U_n_96,cnv_28_V_V_U_n_97,cnv_28_V_V_U_n_98,cnv_28_V_V_U_n_99}),
        .S(Conv1DMac_new398_U0_n_108),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[0]_1 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_28_V_V_dout(cnv_28_V_V_dout),
        .cnv_28_V_V_empty_n(cnv_28_V_V_empty_n),
        .cnv_28_V_V_full_n(cnv_28_V_V_full_n),
        .mOutPtr110_out(mOutPtr110_out_18),
        .\mOutPtr_reg[0]_0 (cnv_28_V_V_U_n_7),
        .\mOutPtr_reg[0]_1 (Conv1DMac_new398_U0_n_120),
        .\mOutPtr_reg[1]_0 (cnv_28_V_V_U_n_66),
        .\mOutPtr_reg[1]_1 (cnv_28_V_V_U_n_70),
        .\mOutPtr_reg[1]_10 (cnv_28_V_V_U_n_79),
        .\mOutPtr_reg[1]_11 (cnv_28_V_V_U_n_80),
        .\mOutPtr_reg[1]_12 (cnv_28_V_V_U_n_81),
        .\mOutPtr_reg[1]_13 (cnv_28_V_V_U_n_82),
        .\mOutPtr_reg[1]_14 (cnv_28_V_V_U_n_83),
        .\mOutPtr_reg[1]_15 (cnv_28_V_V_U_n_84),
        .\mOutPtr_reg[1]_16 (cnv_28_V_V_U_n_85),
        .\mOutPtr_reg[1]_17 (cnv_28_V_V_U_n_86),
        .\mOutPtr_reg[1]_18 (cnv_28_V_V_U_n_87),
        .\mOutPtr_reg[1]_19 (cnv_28_V_V_U_n_88),
        .\mOutPtr_reg[1]_2 (cnv_28_V_V_U_n_71),
        .\mOutPtr_reg[1]_20 (cnv_28_V_V_U_n_89),
        .\mOutPtr_reg[1]_21 (cnv_28_V_V_U_n_90),
        .\mOutPtr_reg[1]_22 (cnv_28_V_V_U_n_91),
        .\mOutPtr_reg[1]_23 (cnv_28_V_V_U_n_92),
        .\mOutPtr_reg[1]_24 (cnv_28_V_V_U_n_93),
        .\mOutPtr_reg[1]_25 (cnv_28_V_V_U_n_94),
        .\mOutPtr_reg[1]_26 (Conv1DMac_new398_U0_n_125),
        .\mOutPtr_reg[1]_3 (cnv_28_V_V_U_n_72),
        .\mOutPtr_reg[1]_4 (cnv_28_V_V_U_n_73),
        .\mOutPtr_reg[1]_5 (cnv_28_V_V_U_n_74),
        .\mOutPtr_reg[1]_6 (cnv_28_V_V_U_n_75),
        .\mOutPtr_reg[1]_7 (cnv_28_V_V_U_n_76),
        .\mOutPtr_reg[1]_8 (cnv_28_V_V_U_n_77),
        .\mOutPtr_reg[1]_9 (cnv_28_V_V_U_n_78),
        .tmp_203_1_fu_572_p2(tmp_203_1_fu_572_p2),
        .\tmp_203_1_reg_1253_reg[0] (tmp_344_fu_544_p1__0),
        .tmp_203_2_fu_642_p2(tmp_203_2_fu_642_p2),
        .\tmp_203_2_reg_1268_reg[0] (tmp_347_fu_614_p1__0),
        .tmp_203_3_fu_712_p2(tmp_203_3_fu_712_p2),
        .\tmp_203_3_reg_1283_reg[0] (tmp_350_fu_684_p1__0),
        .\tmp_340_reg_1233_reg[0] (Conv1DMac_new398_U0_n_107),
        .\tmp_340_reg_1233_reg[0]_0 ({Conv1DMac_new398_U0_n_38,Conv1DMac_new398_U0_n_39}),
        .\tmp_343_reg_1248[0]_i_8 ({Conv1DMac_new398_U0_n_43,Conv1DMac_new398_U0_n_44}),
        .\tmp_343_reg_1248[0]_i_8_0 (Conv1DMac_new398_U0_n_112),
        .\tmp_343_reg_1248_reg[0] ({Conv1DMac_new398_U0_n_41,Conv1DMac_new398_U0_n_42}),
        .\tmp_343_reg_1248_reg[0]_0 (Conv1DMac_new398_U0_n_111),
        .\tmp_346_reg_1263[0]_i_8 ({Conv1DMac_new398_U0_n_55,Conv1DMac_new398_U0_n_56}),
        .\tmp_346_reg_1263[0]_i_8_0 (Conv1DMac_new398_U0_n_115),
        .\tmp_346_reg_1263_reg[0] ({Conv1DMac_new398_U0_n_53,Conv1DMac_new398_U0_n_54}),
        .\tmp_346_reg_1263_reg[0]_0 (Conv1DMac_new398_U0_n_114),
        .\tmp_349_reg_1278[0]_i_8 ({Conv1DMac_new398_U0_n_67,Conv1DMac_new398_U0_n_68}),
        .\tmp_349_reg_1278[0]_i_8_0 (Conv1DMac_new398_U0_n_118),
        .\tmp_349_reg_1278_reg[0] ({Conv1DMac_new398_U0_n_65,Conv1DMac_new398_U0_n_66}),
        .\tmp_349_reg_1278_reg[0]_0 (Conv1DMac_new398_U0_n_117),
        .tmp_70_reg_1189_reg(tmp_350_fu_684_p1),
        .tmp_70_reg_1189_reg_0(cnv_28_V_V_U_n_53),
        .tmp_70_reg_1189_reg_1({cnv_28_V_V_U_n_54,cnv_28_V_V_U_n_55,cnv_28_V_V_U_n_56,cnv_28_V_V_U_n_57}),
        .tmp_70_reg_1189_reg_2(cnv_28_V_V_U_n_107),
        .tmp_70_reg_1189_reg_3(cnv_28_V_V_U_n_108),
        .tmp_70_reg_1189_reg_rep(cnv_28_V_V_U_n_11),
        .tmp_70_reg_1189_reg_rep_0({cnv_28_V_V_U_n_12,cnv_28_V_V_U_n_13,cnv_28_V_V_U_n_14,cnv_28_V_V_U_n_15}),
        .tmp_70_reg_1189_reg_rep_1(cnv_28_V_V_U_n_67),
        .tmp_70_reg_1189_reg_rep_2(cnv_28_V_V_U_n_68),
        .tmp_70_reg_1189_reg_rep_3(cnv_28_V_V_U_n_69),
        .tmp_70_reg_1189_reg_rep_4({cnv_28_V_V_U_n_100,cnv_28_V_V_U_n_101,cnv_28_V_V_U_n_102}),
        .tmp_70_reg_1189_reg_rep__0(cnv_28_V_V_U_n_25),
        .tmp_70_reg_1189_reg_rep__0_0({cnv_28_V_V_U_n_26,cnv_28_V_V_U_n_27,cnv_28_V_V_U_n_28,cnv_28_V_V_U_n_29}),
        .tmp_70_reg_1189_reg_rep__0_1(cnv_28_V_V_U_n_103),
        .tmp_70_reg_1189_reg_rep__0_2(cnv_28_V_V_U_n_104),
        .tmp_70_reg_1189_reg_rep__1(tmp_347_fu_614_p1),
        .tmp_70_reg_1189_reg_rep__1_0(cnv_28_V_V_U_n_39),
        .tmp_70_reg_1189_reg_rep__1_1({cnv_28_V_V_U_n_40,cnv_28_V_V_U_n_41,cnv_28_V_V_U_n_42,cnv_28_V_V_U_n_43}),
        .tmp_70_reg_1189_reg_rep__1_2(cnv_28_V_V_U_n_105),
        .tmp_70_reg_1189_reg_rep__1_3(cnv_28_V_V_U_n_106),
        .tmp_76_fu_502_p2(tmp_76_fu_502_p2),
        .\tmp_76_reg_1238_reg[0] ({Conv1DMac_new398_U0_n_77,Conv1DMac_new398_U0_n_78}),
        .\tmp_76_reg_1238_reg[0]_0 (Conv1DMac_new398_U0_n_79),
        .\tmp_92_reg_1243_reg[3] ({Conv1DMac_new398_U0_n_13,Conv1DMac_new398_U0_n_14,Conv1DMac_new398_U0_n_15,Conv1DMac_new398_U0_n_16,Conv1DMac_new398_U0_n_17,Conv1DMac_new398_U0_n_18,Conv1DMac_new398_U0_n_19}),
        .\tmp_92_reg_1243_reg[3]_0 ({Conv1DMac_new398_U0_n_51,Conv1DMac_new398_U0_n_52}),
        .\tmp_92_reg_1243_reg[3]_1 ({Conv1DMac_new398_U0_n_81,Conv1DMac_new398_U0_n_82}),
        .\tmp_92_reg_1243_reg[3]_2 (Conv1DMac_new398_U0_n_86),
        .\tmp_92_reg_1243_reg[3]_3 ({Conv1DMac_new398_U0_n_45,Conv1DMac_new398_U0_n_46}),
        .\tmp_92_reg_1243_reg[3]_4 (Conv1DMac_new398_U0_n_113),
        .\tmp_92_reg_1243_reg[7] ({Conv1DMac_new398_U0_n_47,Conv1DMac_new398_U0_n_48,Conv1DMac_new398_U0_n_49,Conv1DMac_new398_U0_n_50}),
        .\tmp_92_reg_1243_reg[7]_0 (Conv1DMac_new398_U0_n_80),
        .\tmp_92_reg_1243_reg[7]_1 ({Conv1DMac_new398_U0_n_84,Conv1DMac_new398_U0_n_85}),
        .\tmp_92_reg_1243_reg[7]_2 (Conv1DMac_new398_U0_n_83),
        .\tmp_93_reg_1258_reg[3] ({Conv1DMac_new398_U0_n_20,Conv1DMac_new398_U0_n_21,Conv1DMac_new398_U0_n_22,Conv1DMac_new398_U0_n_23,Conv1DMac_new398_U0_n_24,Conv1DMac_new398_U0_n_25,Conv1DMac_new398_U0_n_26}),
        .\tmp_93_reg_1258_reg[3]_0 ({Conv1DMac_new398_U0_n_63,Conv1DMac_new398_U0_n_64}),
        .\tmp_93_reg_1258_reg[3]_1 ({Conv1DMac_new398_U0_n_90,Conv1DMac_new398_U0_n_91}),
        .\tmp_93_reg_1258_reg[3]_2 (Conv1DMac_new398_U0_n_95),
        .\tmp_93_reg_1258_reg[3]_3 ({Conv1DMac_new398_U0_n_57,Conv1DMac_new398_U0_n_58}),
        .\tmp_93_reg_1258_reg[3]_4 (Conv1DMac_new398_U0_n_116),
        .\tmp_93_reg_1258_reg[7] ({Conv1DMac_new398_U0_n_59,Conv1DMac_new398_U0_n_60,Conv1DMac_new398_U0_n_61,Conv1DMac_new398_U0_n_62}),
        .\tmp_93_reg_1258_reg[7]_0 (Conv1DMac_new398_U0_n_89),
        .\tmp_93_reg_1258_reg[7]_1 ({Conv1DMac_new398_U0_n_93,Conv1DMac_new398_U0_n_94}),
        .\tmp_93_reg_1258_reg[7]_2 (Conv1DMac_new398_U0_n_92),
        .\tmp_94_reg_1273_reg[3] ({Conv1DMac_new398_U0_n_27,Conv1DMac_new398_U0_n_28,Conv1DMac_new398_U0_n_29,Conv1DMac_new398_U0_n_30,Conv1DMac_new398_U0_n_31,Conv1DMac_new398_U0_n_32,Conv1DMac_new398_U0_n_33}),
        .\tmp_94_reg_1273_reg[3]_0 ({Conv1DMac_new398_U0_n_75,Conv1DMac_new398_U0_n_76}),
        .\tmp_94_reg_1273_reg[3]_1 ({Conv1DMac_new398_U0_n_99,Conv1DMac_new398_U0_n_100}),
        .\tmp_94_reg_1273_reg[3]_2 (Conv1DMac_new398_U0_n_104),
        .\tmp_94_reg_1273_reg[3]_3 ({Conv1DMac_new398_U0_n_69,Conv1DMac_new398_U0_n_70}),
        .\tmp_94_reg_1273_reg[3]_4 (Conv1DMac_new398_U0_n_119),
        .\tmp_94_reg_1273_reg[7] ({Conv1DMac_new398_U0_n_71,Conv1DMac_new398_U0_n_72,Conv1DMac_new398_U0_n_73,Conv1DMac_new398_U0_n_74}),
        .\tmp_94_reg_1273_reg[7]_0 (Conv1DMac_new398_U0_n_98),
        .\tmp_94_reg_1273_reg[7]_1 ({Conv1DMac_new398_U0_n_102,Conv1DMac_new398_U0_n_103}),
        .\tmp_94_reg_1273_reg[7]_2 (Conv1DMac_new398_U0_n_101),
        .\tmp_s_reg_1228[3]_i_4 (Conv1DMac_new398_U0_n_109),
        .\tmp_s_reg_1228_reg[6] (Conv1DMac_new398_U0_n_40),
        .\tmp_s_reg_1228_reg[6]_0 (Conv1DMac_new398_U0_n_110));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A cnv_29PRL_V_V_U
       (.D(Conv1DMac_new398_U0_out_V_V_din),
        .E(Relu1D399_U0_out_V_V_write),
        .\SRL_SIG_reg[0][30] (Relu1D399_U0_n_9),
        .\SRL_SIG_reg[1][0] (shiftReg_ce_17),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_29PRL_V_V_dout(cnv_29PRL_V_V_dout),
        .cnv_29PRL_V_V_empty_n(cnv_29PRL_V_V_empty_n),
        .cnv_29PRL_V_V_full_n(cnv_29PRL_V_V_full_n),
        .internal_full_n_reg_0(Relu1D399_U0_n_12),
        .mOutPtr110_out(mOutPtr110_out_36),
        .\mOutPtr_reg[0]_0 (cnv_29PRL_V_V_U_n_7),
        .\mOutPtr_reg[0]_1 (Relu1D399_U0_n_7),
        .\mOutPtr_reg[1]_0 (cnv_29PRL_V_V_U_n_41),
        .\mOutPtr_reg[1]_1 (Conv1DMac_new398_U0_n_123));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_2 cnv_30PRL_V_V_U
       (.D(StreamingDataWidthCo_1_U0_out_V_V_din),
        .E(Relu1D399_U0_out_V_V_write),
        .\SRL_SIG_reg[0][0] (StreamingDataWidthCo_1_U0_n_8),
        .\SRL_SIG_reg[0][30] (cnv_29PRL_V_V_U_n_41),
        .\SRL_SIG_reg[1][10] (cnv_30PRL_V_V_U_n_21),
        .\SRL_SIG_reg[1][11] (cnv_30PRL_V_V_U_n_20),
        .\SRL_SIG_reg[1][12] (cnv_30PRL_V_V_U_n_19),
        .\SRL_SIG_reg[1][13] (cnv_30PRL_V_V_U_n_18),
        .\SRL_SIG_reg[1][14] (cnv_30PRL_V_V_U_n_17),
        .\SRL_SIG_reg[1][15] (cnv_30PRL_V_V_U_n_16),
        .\SRL_SIG_reg[1][16] (cnv_30PRL_V_V_U_n_15),
        .\SRL_SIG_reg[1][17] (cnv_30PRL_V_V_U_n_14),
        .\SRL_SIG_reg[1][18] (cnv_30PRL_V_V_U_n_13),
        .\SRL_SIG_reg[1][19] (cnv_30PRL_V_V_U_n_12),
        .\SRL_SIG_reg[1][20] (cnv_30PRL_V_V_U_n_11),
        .\SRL_SIG_reg[1][21] (cnv_30PRL_V_V_U_n_10),
        .\SRL_SIG_reg[1][22] (cnv_30PRL_V_V_U_n_9),
        .\SRL_SIG_reg[1][8] (cnv_30PRL_V_V_U_n_23),
        .\SRL_SIG_reg[1][9] (cnv_30PRL_V_V_U_n_22),
        .StreamingDataWidthCo_1_U0_in_V_V_read(StreamingDataWidthCo_1_U0_in_V_V_read),
        .StreamingDataWidthCo_1_U0_out_V_V_write(StreamingDataWidthCo_1_U0_out_V_V_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_29PRL_V_V_dout(cnv_29PRL_V_V_dout),
        .cnv_30PRL_V_V_dout(cnv_30PRL_V_V_dout),
        .cnv_30PRL_V_V_empty_n(cnv_30PRL_V_V_empty_n),
        .cnv_30PRL_V_V_full_n(cnv_30PRL_V_V_full_n),
        .internal_full_n_reg_0(StreamingDataWidthCo_1_U0_n_16),
        .mOutPtr110_out(mOutPtr110_out_50),
        .\mOutPtr_reg[0]_0 (Relu1D399_U0_n_9),
        .p_1_reg_65(p_1_reg_65));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3 cnv_31_V_V_U
       (.D(StreamingDataWidthCo_1_U0_out_V_V_din),
        .DIADI(cnv_31_V_V_dout),
        .E(shiftReg_ce_49),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_31_V_V_empty_n(cnv_31_V_V_empty_n),
        .cnv_31_V_V_full_n(cnv_31_V_V_full_n),
        .mOutPtr110_out(mOutPtr110_out_2),
        .\mOutPtr_reg[0]_0 (cnv_31_V_V_U_n_7),
        .\mOutPtr_reg[0]_1 (Conv1DBuffer_new401_U0_n_18),
        .\mOutPtr_reg[1]_0 (Conv1DBuffer_new401_U0_n_23));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4 cnv_32_V_V_U
       (.CO(Conv1DMac_new402_U0_n_56),
        .D(\SRL_SIG_reg[0]_5 ),
        .DI({Conv1DMac_new402_U0_n_40,Conv1DMac_new402_U0_n_41,Conv1DMac_new402_U0_n_42,Conv1DMac_new402_U0_n_43}),
        .DOADO(q0_23),
        .E(shiftReg_ce_4),
        .O({p_0_in,cnv_32_V_V_U_n_71,cnv_32_V_V_U_n_72}),
        .S({Conv1DMac_new402_U0_n_44,Conv1DMac_new402_U0_n_45,tmp_334_fu_654_p1__0}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_32_V_V_dout(cnv_32_V_V_dout),
        .cnv_32_V_V_empty_n(cnv_32_V_V_empty_n),
        .cnv_32_V_V_full_n(cnv_32_V_V_full_n),
        .mOutPtr110_out(mOutPtr110_out_21),
        .\mOutPtr_reg[0]_0 (cnv_32_V_V_U_n_7),
        .\mOutPtr_reg[0]_1 (Conv1DMac_new402_U0_n_98),
        .\mOutPtr_reg[1]_0 (cnv_32_V_V_U_n_29),
        .\mOutPtr_reg[1]_1 (cnv_32_V_V_U_n_34),
        .\mOutPtr_reg[1]_10 (cnv_32_V_V_U_n_67),
        .\mOutPtr_reg[1]_11 (cnv_32_V_V_U_n_83),
        .\mOutPtr_reg[1]_12 ({cnv_32_V_V_U_n_84,cnv_32_V_V_U_n_85,cnv_32_V_V_U_n_86,cnv_32_V_V_U_n_87}),
        .\mOutPtr_reg[1]_13 (cnv_32_V_V_U_n_108),
        .\mOutPtr_reg[1]_14 (cnv_32_V_V_U_n_109),
        .\mOutPtr_reg[1]_15 (cnv_32_V_V_U_n_110),
        .\mOutPtr_reg[1]_16 (cnv_32_V_V_U_n_111),
        .\mOutPtr_reg[1]_17 (cnv_32_V_V_U_n_112),
        .\mOutPtr_reg[1]_18 (cnv_32_V_V_U_n_113),
        .\mOutPtr_reg[1]_19 (cnv_32_V_V_U_n_114),
        .\mOutPtr_reg[1]_2 (cnv_32_V_V_U_n_35),
        .\mOutPtr_reg[1]_20 (cnv_32_V_V_U_n_115),
        .\mOutPtr_reg[1]_21 (cnv_32_V_V_U_n_116),
        .\mOutPtr_reg[1]_22 (cnv_32_V_V_U_n_117),
        .\mOutPtr_reg[1]_23 (cnv_32_V_V_U_n_118),
        .\mOutPtr_reg[1]_24 (cnv_32_V_V_U_n_119),
        .\mOutPtr_reg[1]_25 (cnv_32_V_V_U_n_120),
        .\mOutPtr_reg[1]_26 (cnv_32_V_V_U_n_121),
        .\mOutPtr_reg[1]_27 (cnv_32_V_V_U_n_122),
        .\mOutPtr_reg[1]_28 (cnv_32_V_V_U_n_123),
        .\mOutPtr_reg[1]_29 (cnv_32_V_V_U_n_124),
        .\mOutPtr_reg[1]_3 (cnv_32_V_V_U_n_38),
        .\mOutPtr_reg[1]_30 (cnv_32_V_V_U_n_125),
        .\mOutPtr_reg[1]_31 (cnv_32_V_V_U_n_126),
        .\mOutPtr_reg[1]_32 (cnv_32_V_V_U_n_127),
        .\mOutPtr_reg[1]_33 (cnv_32_V_V_U_n_128),
        .\mOutPtr_reg[1]_34 (cnv_32_V_V_U_n_129),
        .\mOutPtr_reg[1]_35 (cnv_32_V_V_U_n_130),
        .\mOutPtr_reg[1]_36 (Conv1DMac_new402_U0_n_103),
        .\mOutPtr_reg[1]_4 (cnv_32_V_V_U_n_40),
        .\mOutPtr_reg[1]_5 (cnv_32_V_V_U_n_45),
        .\mOutPtr_reg[1]_6 (cnv_32_V_V_U_n_49),
        .\mOutPtr_reg[1]_7 (cnv_32_V_V_U_n_54),
        .\mOutPtr_reg[1]_8 (cnv_32_V_V_U_n_58),
        .\mOutPtr_reg[1]_9 (cnv_32_V_V_U_n_63),
        .\p_Val2_75_1_reg_1279[3]_i_8 (Conv1DMac_new402_U0_n_76),
        .\p_Val2_75_1_reg_1279[7]_i_4 (Conv1DMac_new402_U0_n_77),
        .\p_Val2_75_1_reg_1279_reg[7]_i_2 ({Conv1DMac_new402_U0_n_14,Conv1DMac_new402_U0_n_15,Conv1DMac_new402_U0_n_16,Conv1DMac_new402_U0_n_17,Conv1DMac_new402_U0_n_18,Conv1DMac_new402_U0_n_19,Conv1DMac_new402_U0_n_20,Conv1DMac_new402_U0_n_21}),
        .\p_Val2_75_3_reg_1309[3]_i_8 (Conv1DMac_new402_U0_n_84),
        .\p_Val2_75_3_reg_1309[7]_i_4 (Conv1DMac_new402_U0_n_85),
        .\p_Val2_75_3_reg_1309_reg[7]_i_2 ({Conv1DMac_new402_U0_n_29,Conv1DMac_new402_U0_n_30,Conv1DMac_new402_U0_n_31,Conv1DMac_new402_U0_n_32,Conv1DMac_new402_U0_n_33,Conv1DMac_new402_U0_n_34,Conv1DMac_new402_U0_n_35,Conv1DMac_new402_U0_n_36}),
        .ram_reg(cnv_32_V_V_U_n_28),
        .\tmp_327_reg_1269_reg[0] ({Conv1DMac_new402_U0_n_88,Conv1DMac_new402_U0_n_89,Conv1DMac_new402_U0_n_90}),
        .\tmp_327_reg_1269_reg[0]_0 (Conv1DMac_new402_U0_n_52),
        .\tmp_330_reg_1284[0]_i_5 ({Conv1DMac_new402_U0_n_92,Conv1DMac_new402_U0_n_93}),
        .\tmp_333_reg_1299_reg[0] ({Conv1DMac_new402_U0_n_57,Conv1DMac_new402_U0_n_58,Conv1DMac_new402_U0_n_59,Conv1DMac_new402_U0_n_60}),
        .\tmp_333_reg_1299_reg[0]_0 ({Conv1DMac_new402_U0_n_61,Conv1DMac_new402_U0_n_62}),
        .\tmp_333_reg_1299_reg[0]_i_1 (cnv_32_V_V_U_n_10),
        .\tmp_336_reg_1314[0]_i_5 ({Conv1DMac_new402_U0_n_96,Conv1DMac_new402_U0_n_97}),
        .tmp_44_reg_1225_reg(cnv_32_V_V_U_n_60),
        .tmp_44_reg_1225_reg_0({cnv_32_V_V_U_n_61,cnv_32_V_V_U_n_62}),
        .tmp_44_reg_1225_reg_1(cnv_32_V_V_U_n_64),
        .tmp_44_reg_1225_reg_10(cnv_32_V_V_U_n_107),
        .tmp_44_reg_1225_reg_2({cnv_32_V_V_U_n_65,cnv_32_V_V_U_n_66}),
        .tmp_44_reg_1225_reg_3(cnv_32_V_V_U_n_68),
        .tmp_44_reg_1225_reg_4(cnv_32_V_V_U_n_88),
        .tmp_44_reg_1225_reg_5({cnv_32_V_V_U_n_89,cnv_32_V_V_U_n_90}),
        .tmp_44_reg_1225_reg_6(cnv_32_V_V_U_n_91),
        .tmp_44_reg_1225_reg_7({cnv_32_V_V_U_n_92,cnv_32_V_V_U_n_93}),
        .tmp_44_reg_1225_reg_8(cnv_32_V_V_U_n_94),
        .tmp_44_reg_1225_reg_9({cnv_32_V_V_U_n_95,cnv_32_V_V_U_n_96,cnv_32_V_V_U_n_97,cnv_32_V_V_U_n_98}),
        .tmp_44_reg_1225_reg_rep(cnv_32_V_V_U_n_30),
        .tmp_44_reg_1225_reg_rep_0(cnv_32_V_V_U_n_31),
        .tmp_44_reg_1225_reg_rep_1({cnv_32_V_V_U_n_32,cnv_32_V_V_U_n_33}),
        .tmp_44_reg_1225_reg_rep_2({cnv_32_V_V_U_n_36,cnv_32_V_V_U_n_37}),
        .tmp_44_reg_1225_reg_rep_3(cnv_32_V_V_U_n_39),
        .tmp_44_reg_1225_reg_rep_4(cnv_32_V_V_U_n_41),
        .tmp_44_reg_1225_reg_rep_5(cnv_32_V_V_U_n_69),
        .tmp_44_reg_1225_reg_rep_6({cnv_32_V_V_U_n_73,cnv_32_V_V_U_n_74,cnv_32_V_V_U_n_75,cnv_32_V_V_U_n_76}),
        .tmp_44_reg_1225_reg_rep_7({cnv_32_V_V_U_n_99,cnv_32_V_V_U_n_100}),
        .tmp_44_reg_1225_reg_rep_8(cnv_32_V_V_U_n_105),
        .tmp_44_reg_1225_reg_rep_9(cnv_32_V_V_U_n_106),
        .tmp_44_reg_1225_reg_rep__0(cnv_32_V_V_U_n_42),
        .tmp_44_reg_1225_reg_rep__0_0({cnv_32_V_V_U_n_43,cnv_32_V_V_U_n_44}),
        .tmp_44_reg_1225_reg_rep__0_1(cnv_32_V_V_U_n_46),
        .tmp_44_reg_1225_reg_rep__0_2({cnv_32_V_V_U_n_47,cnv_32_V_V_U_n_48}),
        .tmp_44_reg_1225_reg_rep__0_3(cnv_32_V_V_U_n_50),
        .tmp_44_reg_1225_reg_rep__0_4(cnv_32_V_V_U_n_77),
        .tmp_44_reg_1225_reg_rep__0_5({cnv_32_V_V_U_n_78,cnv_32_V_V_U_n_79}),
        .tmp_44_reg_1225_reg_rep__0_6(cnv_32_V_V_U_n_80),
        .tmp_44_reg_1225_reg_rep__0_7({cnv_32_V_V_U_n_81,cnv_32_V_V_U_n_82}),
        .tmp_44_reg_1225_reg_rep__1(tmp_334_fu_654_p1),
        .tmp_44_reg_1225_reg_rep__1_0(cnv_32_V_V_U_n_51),
        .tmp_44_reg_1225_reg_rep__1_1({cnv_32_V_V_U_n_52,cnv_32_V_V_U_n_53}),
        .tmp_44_reg_1225_reg_rep__1_2(cnv_32_V_V_U_n_55),
        .tmp_44_reg_1225_reg_rep__1_3({cnv_32_V_V_U_n_56,cnv_32_V_V_U_n_57}),
        .tmp_44_reg_1225_reg_rep__1_4(cnv_32_V_V_U_n_59),
        .tmp_44_reg_1225_reg_rep__1_5({cnv_32_V_V_U_n_101,cnv_32_V_V_U_n_102}),
        .tmp_44_reg_1225_reg_rep__1_6({cnv_32_V_V_U_n_103,cnv_32_V_V_U_n_104}),
        .\tmp_67_reg_1294_reg[3] ({Conv1DMac_new402_U0_n_22,Conv1DMac_new402_U0_n_23,Conv1DMac_new402_U0_n_24,Conv1DMac_new402_U0_n_25,Conv1DMac_new402_U0_n_26,Conv1DMac_new402_U0_n_27,Conv1DMac_new402_U0_n_28}),
        .\tmp_67_reg_1294_reg[3]_0 ({Conv1DMac_new402_U0_n_63,Conv1DMac_new402_U0_n_64}),
        .\tmp_67_reg_1294_reg[3]_1 (Conv1DMac_new402_U0_n_65),
        .\tmp_67_reg_1294_reg[3]_2 ({Conv1DMac_new402_U0_n_94,Conv1DMac_new402_U0_n_95}),
        .\tmp_67_reg_1294_reg[7] ({Conv1DMac_new402_U0_n_66,Conv1DMac_new402_U0_n_67,Conv1DMac_new402_U0_n_68,Conv1DMac_new402_U0_n_69}),
        .\tmp_67_reg_1294_reg[7]_0 ({Conv1DMac_new402_U0_n_70,Conv1DMac_new402_U0_n_71}),
        .\tmp_67_reg_1294_reg[7]_1 (Conv1DMac_new402_U0_n_80),
        .\tmp_67_reg_1294_reg[7]_2 ({Conv1DMac_new402_U0_n_82,Conv1DMac_new402_U0_n_83}),
        .\tmp_67_reg_1294_reg[7]_3 (Conv1DMac_new402_U0_n_81),
        .\tmp_s_reg_1264_reg[3] ({Conv1DMac_new402_U0_n_50,Conv1DMac_new402_U0_n_51}),
        .\tmp_s_reg_1264_reg[3]_0 (Conv1DMac_new402_U0_n_53),
        .\tmp_s_reg_1264_reg[3]_1 (Conv1DMac_new402_U0_n_54),
        .\tmp_s_reg_1264_reg[7] ({Conv1DMac_new402_U0_n_47,Conv1DMac_new402_U0_n_48,Conv1DMac_new402_U0_n_49}),
        .\tmp_s_reg_1264_reg[7]_0 ({Conv1DMac_new402_U0_n_73,Conv1DMac_new402_U0_n_74}),
        .\tmp_s_reg_1264_reg[7]_1 (Conv1DMac_new402_U0_n_72),
        .\tmp_s_reg_1264_reg[7]_2 (Conv1DMac_new402_U0_n_75),
        .\tmp_s_reg_1264_reg[7]_3 (Conv1DMac_new402_U0_n_55),
        .\tmp_s_reg_1264_reg[7]_4 (Conv1DMac_new402_U0_n_91));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_5 cnv_33PRL_V_V_U
       (.D(Conv1DMac_new402_U0_out_V_V_din),
        .E(Relu1D403_U0_out_V_V_write),
        .\SRL_SIG_reg[0][30] (Relu1D403_U0_n_12),
        .\SRL_SIG_reg[1][0] (shiftReg_ce_20),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_33PRL_V_V_dout(cnv_33PRL_V_V_dout),
        .cnv_33PRL_V_V_empty_n(cnv_33PRL_V_V_empty_n),
        .cnv_33PRL_V_V_full_n(cnv_33PRL_V_V_full_n),
        .internal_full_n_reg_0(Relu1D403_U0_n_13),
        .mOutPtr110_out(mOutPtr110_out_37),
        .\mOutPtr_reg[0]_0 (cnv_33PRL_V_V_U_n_7),
        .\mOutPtr_reg[0]_1 (Relu1D403_U0_n_10),
        .\mOutPtr_reg[1]_0 (cnv_33PRL_V_V_U_n_41),
        .\mOutPtr_reg[1]_1 (Conv1DMac_new402_U0_n_101));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_6 cnv_34PRL_V_V_U
       (.D(StreamingDataWidthCo_U0_out_V_V_din),
        .E(Relu1D403_U0_out_V_V_write),
        .\SRL_SIG_reg[0][0] (StreamingDataWidthCo_U0_n_8),
        .\SRL_SIG_reg[0][30] (cnv_33PRL_V_V_U_n_41),
        .\SRL_SIG_reg[1][10] (cnv_34PRL_V_V_U_n_21),
        .\SRL_SIG_reg[1][11] (cnv_34PRL_V_V_U_n_20),
        .\SRL_SIG_reg[1][12] (cnv_34PRL_V_V_U_n_19),
        .\SRL_SIG_reg[1][13] (cnv_34PRL_V_V_U_n_18),
        .\SRL_SIG_reg[1][14] (cnv_34PRL_V_V_U_n_17),
        .\SRL_SIG_reg[1][15] (cnv_34PRL_V_V_U_n_16),
        .\SRL_SIG_reg[1][16] (cnv_34PRL_V_V_U_n_15),
        .\SRL_SIG_reg[1][17] (cnv_34PRL_V_V_U_n_14),
        .\SRL_SIG_reg[1][18] (cnv_34PRL_V_V_U_n_13),
        .\SRL_SIG_reg[1][19] (cnv_34PRL_V_V_U_n_12),
        .\SRL_SIG_reg[1][20] (cnv_34PRL_V_V_U_n_11),
        .\SRL_SIG_reg[1][21] (cnv_34PRL_V_V_U_n_10),
        .\SRL_SIG_reg[1][22] (cnv_34PRL_V_V_U_n_9),
        .\SRL_SIG_reg[1][8] (cnv_34PRL_V_V_U_n_23),
        .\SRL_SIG_reg[1][9] (cnv_34PRL_V_V_U_n_22),
        .StreamingDataWidthCo_U0_in_V_V_read(StreamingDataWidthCo_U0_in_V_V_read),
        .StreamingDataWidthCo_U0_out_V_V_write(StreamingDataWidthCo_U0_out_V_V_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_33PRL_V_V_dout(cnv_33PRL_V_V_dout),
        .cnv_34PRL_V_V_dout(cnv_34PRL_V_V_dout),
        .cnv_34PRL_V_V_empty_n(cnv_34PRL_V_V_empty_n),
        .cnv_34PRL_V_V_full_n(cnv_34PRL_V_V_full_n),
        .internal_full_n_reg_0(StreamingDataWidthCo_U0_n_16),
        .mOutPtr110_out(mOutPtr110_out_63),
        .\mOutPtr_reg[0]_0 (Relu1D403_U0_n_12),
        .p_1_reg_65(p_1_reg_65_61));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7 cnv_35_V_V_U
       (.D(StreamingDataWidthCo_U0_out_V_V_din),
        .DIADI(cnv_35_V_V_dout),
        .E(shiftReg_ce_62),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_35_V_V_empty_n(cnv_35_V_V_empty_n),
        .cnv_35_V_V_full_n(cnv_35_V_V_full_n),
        .mOutPtr110_out(mOutPtr110_out_13),
        .\mOutPtr_reg[0]_0 (cnv_35_V_V_U_n_7),
        .\mOutPtr_reg[0]_1 (Conv1DBuffer_new_U0_n_19),
        .\mOutPtr_reg[1]_0 (Conv1DBuffer_new_U0_n_23));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_8 cnv_36_V_V_U
       (.CO(cnv_36_V_V_U_n_106),
        .D(tmp_370_fu_606_p1),
        .DI({Conv1DMac_new_U0_n_38,Conv1DMac_new_U0_n_39}),
        .DOADO(q0_34),
        .E(shiftReg_ce_15),
        .O({Conv1DMac_new_U0_n_42,Conv1DMac_new_U0_n_43,Conv1DMac_new_U0_n_44,Conv1DMac_new_U0_n_45}),
        .S(Conv1DMac_new_U0_n_121),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[0]_16 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_36_V_V_dout(cnv_36_V_V_dout),
        .cnv_36_V_V_empty_n(cnv_36_V_V_empty_n),
        .cnv_36_V_V_full_n(cnv_36_V_V_full_n),
        .mOutPtr110_out(mOutPtr110_out_32),
        .\mOutPtr_reg[0]_0 (cnv_36_V_V_U_n_7),
        .\mOutPtr_reg[0]_1 (Conv1DMac_new_U0_n_132),
        .\mOutPtr_reg[1]_0 (cnv_36_V_V_U_n_74),
        .\mOutPtr_reg[1]_1 (cnv_36_V_V_U_n_78),
        .\mOutPtr_reg[1]_10 (cnv_36_V_V_U_n_87),
        .\mOutPtr_reg[1]_11 (cnv_36_V_V_U_n_88),
        .\mOutPtr_reg[1]_12 (cnv_36_V_V_U_n_89),
        .\mOutPtr_reg[1]_13 (cnv_36_V_V_U_n_90),
        .\mOutPtr_reg[1]_14 (cnv_36_V_V_U_n_91),
        .\mOutPtr_reg[1]_15 (cnv_36_V_V_U_n_92),
        .\mOutPtr_reg[1]_16 (cnv_36_V_V_U_n_93),
        .\mOutPtr_reg[1]_17 (cnv_36_V_V_U_n_94),
        .\mOutPtr_reg[1]_18 (cnv_36_V_V_U_n_95),
        .\mOutPtr_reg[1]_19 (cnv_36_V_V_U_n_96),
        .\mOutPtr_reg[1]_2 (cnv_36_V_V_U_n_79),
        .\mOutPtr_reg[1]_20 (cnv_36_V_V_U_n_97),
        .\mOutPtr_reg[1]_21 (cnv_36_V_V_U_n_98),
        .\mOutPtr_reg[1]_22 (cnv_36_V_V_U_n_99),
        .\mOutPtr_reg[1]_23 (cnv_36_V_V_U_n_100),
        .\mOutPtr_reg[1]_24 (cnv_36_V_V_U_n_101),
        .\mOutPtr_reg[1]_25 (cnv_36_V_V_U_n_102),
        .\mOutPtr_reg[1]_26 (cnv_36_V_V_U_n_103),
        .\mOutPtr_reg[1]_27 (cnv_36_V_V_U_n_104),
        .\mOutPtr_reg[1]_28 (cnv_36_V_V_U_n_105),
        .\mOutPtr_reg[1]_29 (Conv1DMac_new_U0_n_137),
        .\mOutPtr_reg[1]_3 (cnv_36_V_V_U_n_80),
        .\mOutPtr_reg[1]_4 (cnv_36_V_V_U_n_81),
        .\mOutPtr_reg[1]_5 (cnv_36_V_V_U_n_82),
        .\mOutPtr_reg[1]_6 (cnv_36_V_V_U_n_83),
        .\mOutPtr_reg[1]_7 (cnv_36_V_V_U_n_84),
        .\mOutPtr_reg[1]_8 (cnv_36_V_V_U_n_85),
        .\mOutPtr_reg[1]_9 (cnv_36_V_V_U_n_86),
        .\tmp_127_reg_1301_reg[3] ({Conv1DMac_new_U0_n_14,Conv1DMac_new_U0_n_15,Conv1DMac_new_U0_n_16,Conv1DMac_new_U0_n_17,Conv1DMac_new_U0_n_18,Conv1DMac_new_U0_n_19,Conv1DMac_new_U0_n_20}),
        .\tmp_127_reg_1301_reg[3]_0 ({Conv1DMac_new_U0_n_58,Conv1DMac_new_U0_n_59}),
        .\tmp_127_reg_1301_reg[3]_1 ({Conv1DMac_new_U0_n_94,Conv1DMac_new_U0_n_95}),
        .\tmp_127_reg_1301_reg[3]_2 (Conv1DMac_new_U0_n_99),
        .\tmp_127_reg_1301_reg[3]_3 ({Conv1DMac_new_U0_n_52,Conv1DMac_new_U0_n_53}),
        .\tmp_127_reg_1301_reg[3]_4 (Conv1DMac_new_U0_n_125),
        .\tmp_127_reg_1301_reg[7] ({Conv1DMac_new_U0_n_54,Conv1DMac_new_U0_n_55,Conv1DMac_new_U0_n_56,Conv1DMac_new_U0_n_57}),
        .\tmp_127_reg_1301_reg[7]_0 (Conv1DMac_new_U0_n_93),
        .\tmp_127_reg_1301_reg[7]_1 ({Conv1DMac_new_U0_n_97,Conv1DMac_new_U0_n_98}),
        .\tmp_127_reg_1301_reg[7]_2 (Conv1DMac_new_U0_n_96),
        .\tmp_128_reg_1316_reg[3] ({Conv1DMac_new_U0_n_21,Conv1DMac_new_U0_n_22,Conv1DMac_new_U0_n_23,Conv1DMac_new_U0_n_24,Conv1DMac_new_U0_n_25,Conv1DMac_new_U0_n_26,Conv1DMac_new_U0_n_27}),
        .\tmp_128_reg_1316_reg[3]_0 ({Conv1DMac_new_U0_n_70,Conv1DMac_new_U0_n_71}),
        .\tmp_128_reg_1316_reg[3]_1 ({Conv1DMac_new_U0_n_103,Conv1DMac_new_U0_n_104}),
        .\tmp_128_reg_1316_reg[3]_2 (Conv1DMac_new_U0_n_108),
        .\tmp_128_reg_1316_reg[3]_3 ({Conv1DMac_new_U0_n_64,Conv1DMac_new_U0_n_65}),
        .\tmp_128_reg_1316_reg[3]_4 (Conv1DMac_new_U0_n_128),
        .\tmp_128_reg_1316_reg[7] ({Conv1DMac_new_U0_n_66,Conv1DMac_new_U0_n_67,Conv1DMac_new_U0_n_68,Conv1DMac_new_U0_n_69}),
        .\tmp_128_reg_1316_reg[7]_0 (Conv1DMac_new_U0_n_102),
        .\tmp_128_reg_1316_reg[7]_1 ({Conv1DMac_new_U0_n_106,Conv1DMac_new_U0_n_107}),
        .\tmp_128_reg_1316_reg[7]_2 (Conv1DMac_new_U0_n_105),
        .\tmp_129_reg_1331_reg[3] ({Conv1DMac_new_U0_n_28,Conv1DMac_new_U0_n_29,Conv1DMac_new_U0_n_30,Conv1DMac_new_U0_n_31,Conv1DMac_new_U0_n_32,Conv1DMac_new_U0_n_33,Conv1DMac_new_U0_n_34}),
        .\tmp_129_reg_1331_reg[3]_0 ({Conv1DMac_new_U0_n_82,Conv1DMac_new_U0_n_83}),
        .\tmp_129_reg_1331_reg[3]_1 ({Conv1DMac_new_U0_n_112,Conv1DMac_new_U0_n_113}),
        .\tmp_129_reg_1331_reg[3]_2 (Conv1DMac_new_U0_n_117),
        .\tmp_129_reg_1331_reg[3]_3 ({Conv1DMac_new_U0_n_76,Conv1DMac_new_U0_n_77}),
        .\tmp_129_reg_1331_reg[3]_4 (Conv1DMac_new_U0_n_131),
        .\tmp_129_reg_1331_reg[7] ({Conv1DMac_new_U0_n_78,Conv1DMac_new_U0_n_79,Conv1DMac_new_U0_n_80,Conv1DMac_new_U0_n_81}),
        .\tmp_129_reg_1331_reg[7]_0 (Conv1DMac_new_U0_n_111),
        .\tmp_129_reg_1331_reg[7]_1 ({Conv1DMac_new_U0_n_115,Conv1DMac_new_U0_n_116}),
        .\tmp_129_reg_1331_reg[7]_2 (Conv1DMac_new_U0_n_114),
        .tmp_203_1_fu_634_p2(tmp_203_1_fu_634_p2),
        .\tmp_203_1_reg_1311_reg[0] (tmp_370_fu_606_p1__0),
        .tmp_203_2_fu_704_p2(tmp_203_2_fu_704_p2),
        .\tmp_203_2_reg_1326_reg[0] (tmp_373_fu_676_p1__0),
        .tmp_203_3_fu_774_p2(tmp_203_3_fu_774_p2),
        .\tmp_203_3_reg_1341_reg[0] (tmp_376_fu_746_p1__0),
        .\tmp_366_reg_1291_reg[0] (Conv1DMac_new_U0_n_120),
        .\tmp_369_reg_1306[0]_i_8 ({Conv1DMac_new_U0_n_50,Conv1DMac_new_U0_n_51}),
        .\tmp_369_reg_1306[0]_i_8_0 (Conv1DMac_new_U0_n_124),
        .\tmp_369_reg_1306_reg[0] ({Conv1DMac_new_U0_n_48,Conv1DMac_new_U0_n_49}),
        .\tmp_369_reg_1306_reg[0]_0 (Conv1DMac_new_U0_n_123),
        .\tmp_372_reg_1321[0]_i_8 ({Conv1DMac_new_U0_n_62,Conv1DMac_new_U0_n_63}),
        .\tmp_372_reg_1321[0]_i_8_0 (Conv1DMac_new_U0_n_127),
        .\tmp_372_reg_1321_reg[0] ({Conv1DMac_new_U0_n_60,Conv1DMac_new_U0_n_61}),
        .\tmp_372_reg_1321_reg[0]_0 (Conv1DMac_new_U0_n_126),
        .\tmp_375_reg_1336[0]_i_8 ({Conv1DMac_new_U0_n_74,Conv1DMac_new_U0_n_75}),
        .\tmp_375_reg_1336[0]_i_8_0 (Conv1DMac_new_U0_n_130),
        .\tmp_375_reg_1336_reg[0] ({Conv1DMac_new_U0_n_72,Conv1DMac_new_U0_n_73}),
        .\tmp_375_reg_1336_reg[0]_0 (Conv1DMac_new_U0_n_129),
        .tmp_86_reg_1247_reg(tmp_376_fu_746_p1),
        .tmp_86_reg_1247_reg_0(cnv_36_V_V_U_n_61),
        .tmp_86_reg_1247_reg_1({cnv_36_V_V_U_n_62,cnv_36_V_V_U_n_63,cnv_36_V_V_U_n_64,cnv_36_V_V_U_n_65}),
        .tmp_86_reg_1247_reg_2(cnv_36_V_V_U_n_112),
        .tmp_86_reg_1247_reg_3(cnv_36_V_V_U_n_113),
        .tmp_86_reg_1247_reg_rep({cnv_36_V_V_U_n_11,cnv_36_V_V_U_n_12,cnv_36_V_V_U_n_13,cnv_36_V_V_U_n_14,cnv_36_V_V_U_n_15,cnv_36_V_V_U_n_16,cnv_36_V_V_U_n_17,cnv_36_V_V_U_n_18}),
        .tmp_86_reg_1247_reg_rep_0(cnv_36_V_V_U_n_19),
        .tmp_86_reg_1247_reg_rep_1({cnv_36_V_V_U_n_20,cnv_36_V_V_U_n_21,cnv_36_V_V_U_n_22,cnv_36_V_V_U_n_23}),
        .tmp_86_reg_1247_reg_rep_2(cnv_36_V_V_U_n_75),
        .tmp_86_reg_1247_reg_rep_3(cnv_36_V_V_U_n_76),
        .tmp_86_reg_1247_reg_rep_4(cnv_36_V_V_U_n_77),
        .tmp_86_reg_1247_reg_rep_5(cnv_36_V_V_U_n_107),
        .tmp_86_reg_1247_reg_rep__0(cnv_36_V_V_U_n_33),
        .tmp_86_reg_1247_reg_rep__0_0({cnv_36_V_V_U_n_34,cnv_36_V_V_U_n_35,cnv_36_V_V_U_n_36,cnv_36_V_V_U_n_37}),
        .tmp_86_reg_1247_reg_rep__0_1(cnv_36_V_V_U_n_108),
        .tmp_86_reg_1247_reg_rep__0_2(cnv_36_V_V_U_n_109),
        .tmp_86_reg_1247_reg_rep__1(tmp_373_fu_676_p1),
        .tmp_86_reg_1247_reg_rep__1_0(cnv_36_V_V_U_n_47),
        .tmp_86_reg_1247_reg_rep__1_1({cnv_36_V_V_U_n_48,cnv_36_V_V_U_n_49,cnv_36_V_V_U_n_50,cnv_36_V_V_U_n_51}),
        .tmp_86_reg_1247_reg_rep__1_2(cnv_36_V_V_U_n_110),
        .tmp_86_reg_1247_reg_rep__1_3(cnv_36_V_V_U_n_111),
        .tmp_97_fu_564_p2(tmp_97_fu_564_p2),
        .\tmp_97_reg_1296_reg[0] ({Conv1DMac_new_U0_n_91,Conv1DMac_new_U0_n_92}),
        .\tmp_s_reg_1286_reg[3] ({Conv1DMac_new_U0_n_46,Conv1DMac_new_U0_n_47}),
        .\tmp_s_reg_1286_reg[3]_0 ({Conv1DMac_new_U0_n_85,Conv1DMac_new_U0_n_86}),
        .\tmp_s_reg_1286_reg[3]_1 (Conv1DMac_new_U0_n_90),
        .\tmp_s_reg_1286_reg[3]_2 ({Conv1DMac_new_U0_n_40,Conv1DMac_new_U0_n_41}),
        .\tmp_s_reg_1286_reg[3]_3 (Conv1DMac_new_U0_n_122),
        .\tmp_s_reg_1286_reg[7] (Conv1DMac_new_U0_n_84),
        .\tmp_s_reg_1286_reg[7]_0 ({Conv1DMac_new_U0_n_88,Conv1DMac_new_U0_n_89}),
        .\tmp_s_reg_1286_reg[7]_1 (Conv1DMac_new_U0_n_87));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_9 cnv_37PRL_V_V_U
       (.D(Conv1DMac_new_U0_out_V_V_din),
        .E(Relu1D_U0_out_V_V_write),
        .\SRL_SIG_reg[0][30] (Relu1D_U0_n_9),
        .\SRL_SIG_reg[1][0] (shiftReg_ce_31),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_37PRL_V_V_dout(cnv_37PRL_V_V_dout),
        .cnv_37PRL_V_V_empty_n(cnv_37PRL_V_V_empty_n),
        .cnv_37PRL_V_V_full_n(cnv_37PRL_V_V_full_n),
        .internal_full_n_reg_0(Relu1D_U0_n_12),
        .mOutPtr110_out(mOutPtr110_out_46),
        .\mOutPtr_reg[0]_0 (cnv_37PRL_V_V_U_n_7),
        .\mOutPtr_reg[0]_1 (Relu1D_U0_n_7),
        .\mOutPtr_reg[1]_0 (cnv_37PRL_V_V_U_n_41),
        .\mOutPtr_reg[1]_1 (Conv1DMac_new_U0_n_135));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_10 cnv_38PRL_V_V_U
       (.D(StreamingDataWidthCo_2_U0_out_V_V_din),
        .E(Relu1D_U0_out_V_V_write),
        .\SRL_SIG_reg[0][0] (StreamingDataWidthCo_2_U0_n_8),
        .\SRL_SIG_reg[0][30] (cnv_37PRL_V_V_U_n_41),
        .\SRL_SIG_reg[1][10] (cnv_38PRL_V_V_U_n_21),
        .\SRL_SIG_reg[1][11] (cnv_38PRL_V_V_U_n_20),
        .\SRL_SIG_reg[1][12] (cnv_38PRL_V_V_U_n_19),
        .\SRL_SIG_reg[1][13] (cnv_38PRL_V_V_U_n_18),
        .\SRL_SIG_reg[1][14] (cnv_38PRL_V_V_U_n_17),
        .\SRL_SIG_reg[1][15] (cnv_38PRL_V_V_U_n_16),
        .\SRL_SIG_reg[1][16] (cnv_38PRL_V_V_U_n_15),
        .\SRL_SIG_reg[1][17] (cnv_38PRL_V_V_U_n_14),
        .\SRL_SIG_reg[1][18] (cnv_38PRL_V_V_U_n_13),
        .\SRL_SIG_reg[1][19] (cnv_38PRL_V_V_U_n_12),
        .\SRL_SIG_reg[1][20] (cnv_38PRL_V_V_U_n_11),
        .\SRL_SIG_reg[1][21] (cnv_38PRL_V_V_U_n_10),
        .\SRL_SIG_reg[1][22] (cnv_38PRL_V_V_U_n_9),
        .\SRL_SIG_reg[1][8] (cnv_38PRL_V_V_U_n_23),
        .\SRL_SIG_reg[1][9] (cnv_38PRL_V_V_U_n_22),
        .StreamingDataWidthCo_2_U0_in_V_V_read(StreamingDataWidthCo_2_U0_in_V_V_read),
        .StreamingDataWidthCo_2_U0_out_V_V_write(StreamingDataWidthCo_2_U0_out_V_V_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_37PRL_V_V_dout(cnv_37PRL_V_V_dout),
        .cnv_38PRL_V_V_dout(cnv_38PRL_V_V_dout),
        .cnv_38PRL_V_V_empty_n(cnv_38PRL_V_V_empty_n),
        .cnv_38PRL_V_V_full_n(cnv_38PRL_V_V_full_n),
        .internal_full_n_reg_0(StreamingDataWidthCo_2_U0_n_16),
        .mOutPtr110_out(mOutPtr110_out_54),
        .\mOutPtr_reg[0]_0 (Relu1D_U0_n_9),
        .p_1_reg_65(p_1_reg_65_52));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_11 cnv_39_V_V_U
       (.CO(tmp_30_fu_227_p2),
        .D(StreamingDataWidthCo_2_U0_out_V_V_din),
        .DIBDI(cnv_39_V_V_dout),
        .DOADO(buf_0_V_q0),
        .E(shiftReg_ce_53),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_39_V_V_empty_n(cnv_39_V_V_empty_n),
        .cnv_39_V_V_full_n(cnv_39_V_V_full_n),
        .mOutPtr110_out(mOutPtr110_out_66),
        .\mOutPtr_reg[0]_0 (cnv_39_V_V_U_n_7),
        .\mOutPtr_reg[0]_1 (StreamingMaxPool_Pre_U0_n_27),
        .\mOutPtr_reg[1]_0 (StreamingMaxPool_Pre_U0_n_32));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_12 cnv_40_V_V_U
       (.D(\SRL_SIG_reg[0]_69 ),
        .E(shiftReg_ce_68),
        .\ap_CS_fsm_reg[6] (StreamingMaxPool_Pre_U0_n_25),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_40_V_V_empty_n(cnv_40_V_V_empty_n),
        .cnv_40_V_V_full_n(cnv_40_V_V_full_n),
        .in_V_V_dout(cnv_40_V_V_dout),
        .internal_full_n_reg_0(cnv_40_V_V_U_n_10),
        .mOutPtr110_out(mOutPtr110_out_65),
        .\mOutPtr_reg[0]_0 (cnv_40_V_V_U_n_7),
        .\mOutPtr_reg[0]_1 (Conv1DBuffer_new405_U0_n_7),
        .\mOutPtr_reg[1]_0 (StreamingMaxPool_Pre_U0_n_33));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_13 cnv_41_V_V_U
       (.D(\SRL_SIG_reg[0]_7 ),
        .E(shiftReg_ce_8),
        .\SRL_SIG_reg[1][7] (cnv_41_V_V_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_41_V_V_empty_n(cnv_41_V_V_empty_n),
        .cnv_41_V_V_full_n(cnv_41_V_V_full_n),
        .mOutPtr110_out(mOutPtr110_out_25),
        .\mOutPtr_reg[0]_0 (cnv_41_V_V_U_n_7),
        .\mOutPtr_reg[0]_1 (Conv1DMac_new406_U0_n_42),
        .\mOutPtr_reg[1]_0 (Conv1DMac_new406_U0_n_47));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_14 cnv_42PRL_V_V_U
       (.D(Conv1DMac_new406_U0_out_V_V_din),
        .E(shiftReg_ce_24),
        .Relu1D407_U0_out_V_V_write(Relu1D407_U0_out_V_V_write),
        .\SRL_SIG_reg[0][30] (Relu1D407_U0_n_13),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_42PRL_V_V_dout(cnv_42PRL_V_V_dout),
        .cnv_42PRL_V_V_empty_n(cnv_42PRL_V_V_empty_n),
        .cnv_42PRL_V_V_full_n(cnv_42PRL_V_V_full_n),
        .internal_full_n_reg_0(Relu1D407_U0_n_15),
        .mOutPtr110_out(mOutPtr110_out_40),
        .\mOutPtr_reg[0]_0 (Conv1DMac_new406_U0_n_45),
        .\mOutPtr_reg[1]_0 (cnv_42PRL_V_V_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_15 cnv_43PRL_V_V_U
       (.D(StreamingDataWidthCo_3_U0_out_V_V_din),
        .\SRL_SIG_reg[0][0] (StreamingDataWidthCo_3_U0_n_8),
        .\SRL_SIG_reg[0][30] (cnv_42PRL_V_V_U_n_40),
        .\SRL_SIG_reg[1][10] (cnv_43PRL_V_V_U_n_21),
        .\SRL_SIG_reg[1][11] (cnv_43PRL_V_V_U_n_20),
        .\SRL_SIG_reg[1][12] (cnv_43PRL_V_V_U_n_19),
        .\SRL_SIG_reg[1][13] (cnv_43PRL_V_V_U_n_18),
        .\SRL_SIG_reg[1][14] (cnv_43PRL_V_V_U_n_17),
        .\SRL_SIG_reg[1][15] (cnv_43PRL_V_V_U_n_16),
        .\SRL_SIG_reg[1][16] (cnv_43PRL_V_V_U_n_15),
        .\SRL_SIG_reg[1][17] (cnv_43PRL_V_V_U_n_14),
        .\SRL_SIG_reg[1][18] (cnv_43PRL_V_V_U_n_13),
        .\SRL_SIG_reg[1][19] (cnv_43PRL_V_V_U_n_12),
        .\SRL_SIG_reg[1][20] (cnv_43PRL_V_V_U_n_11),
        .\SRL_SIG_reg[1][21] (cnv_43PRL_V_V_U_n_10),
        .\SRL_SIG_reg[1][22] (cnv_43PRL_V_V_U_n_9),
        .\SRL_SIG_reg[1][8] (cnv_43PRL_V_V_U_n_23),
        .\SRL_SIG_reg[1][9] (cnv_43PRL_V_V_U_n_22),
        .StreamingDataWidthCo_3_U0_out_V_V_write(StreamingDataWidthCo_3_U0_out_V_V_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_42PRL_V_V_dout(cnv_42PRL_V_V_dout),
        .cnv_43PRL_V_V_dout(cnv_43PRL_V_V_dout),
        .cnv_43PRL_V_V_empty_n(cnv_43PRL_V_V_empty_n),
        .cnv_43PRL_V_V_full_n(cnv_43PRL_V_V_full_n),
        .internal_empty_n_reg_0(StreamingDataWidthCo_3_U0_n_12),
        .internal_full_n_reg_0(StreamingDataWidthCo_3_U0_n_15),
        .internal_full_n_reg_1(StreamingDataWidthCo_3_U0_n_16),
        .\mOutPtr_reg[0]_0 (Relu1D407_U0_n_13),
        .p_2_reg_65(p_2_reg_65),
        .shiftReg_ce(shiftReg_ce_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_16 cnv_44_V_V_U
       (.D(StreamingDataWidthCo_3_U0_out_V_V_din),
        .E(shiftReg_ce_56),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_44_V_V_empty_n(cnv_44_V_V_empty_n),
        .cnv_44_V_V_full_n(cnv_44_V_V_full_n),
        .in_V_V_dout(cnv_44_V_V_dout),
        .mOutPtr110_out(mOutPtr110_out_12),
        .\mOutPtr_reg[0]_0 (cnv_44_V_V_U_n_7),
        .\mOutPtr_reg[0]_1 (Conv1DBuffer_new_1_U0_n_7),
        .\mOutPtr_reg[1]_0 (Conv1DBuffer_new_1_U0_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_17 cnv_45_V_V_U
       (.CO(cnv_45_V_V_U_n_106),
        .D(tmp_357_fu_530_p1),
        .DI({Conv1DMac_new_1_U0_n_36,Conv1DMac_new_1_U0_n_37}),
        .DOADO(q0_30),
        .E(shiftReg_ce_11),
        .O({Conv1DMac_new_1_U0_n_40,Conv1DMac_new_1_U0_n_41,Conv1DMac_new_1_U0_n_42,Conv1DMac_new_1_U0_n_43}),
        .S(Conv1DMac_new_1_U0_n_119),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_45_V_V_dout(cnv_45_V_V_dout),
        .cnv_45_V_V_empty_n(cnv_45_V_V_empty_n),
        .cnv_45_V_V_full_n(cnv_45_V_V_full_n),
        .mOutPtr110_out(mOutPtr110_out_28),
        .\mOutPtr_reg[0]_0 (cnv_45_V_V_U_n_7),
        .\mOutPtr_reg[0]_1 (Conv1DMac_new_1_U0_n_131),
        .\mOutPtr_reg[1]_0 (cnv_45_V_V_U_n_74),
        .\mOutPtr_reg[1]_1 (cnv_45_V_V_U_n_78),
        .\mOutPtr_reg[1]_10 (cnv_45_V_V_U_n_87),
        .\mOutPtr_reg[1]_11 (cnv_45_V_V_U_n_88),
        .\mOutPtr_reg[1]_12 (cnv_45_V_V_U_n_89),
        .\mOutPtr_reg[1]_13 (cnv_45_V_V_U_n_90),
        .\mOutPtr_reg[1]_14 (cnv_45_V_V_U_n_91),
        .\mOutPtr_reg[1]_15 (cnv_45_V_V_U_n_92),
        .\mOutPtr_reg[1]_16 (cnv_45_V_V_U_n_93),
        .\mOutPtr_reg[1]_17 (cnv_45_V_V_U_n_94),
        .\mOutPtr_reg[1]_18 (cnv_45_V_V_U_n_95),
        .\mOutPtr_reg[1]_19 (cnv_45_V_V_U_n_96),
        .\mOutPtr_reg[1]_2 (cnv_45_V_V_U_n_79),
        .\mOutPtr_reg[1]_20 (cnv_45_V_V_U_n_97),
        .\mOutPtr_reg[1]_21 (cnv_45_V_V_U_n_98),
        .\mOutPtr_reg[1]_22 (cnv_45_V_V_U_n_99),
        .\mOutPtr_reg[1]_23 (cnv_45_V_V_U_n_100),
        .\mOutPtr_reg[1]_24 (cnv_45_V_V_U_n_101),
        .\mOutPtr_reg[1]_25 (cnv_45_V_V_U_n_102),
        .\mOutPtr_reg[1]_26 (cnv_45_V_V_U_n_103),
        .\mOutPtr_reg[1]_27 (cnv_45_V_V_U_n_104),
        .\mOutPtr_reg[1]_28 (cnv_45_V_V_U_n_105),
        .\mOutPtr_reg[1]_29 (Conv1DMac_new_1_U0_n_137),
        .\mOutPtr_reg[1]_3 (cnv_45_V_V_U_n_80),
        .\mOutPtr_reg[1]_4 (cnv_45_V_V_U_n_81),
        .\mOutPtr_reg[1]_5 (cnv_45_V_V_U_n_82),
        .\mOutPtr_reg[1]_6 (cnv_45_V_V_U_n_83),
        .\mOutPtr_reg[1]_7 (cnv_45_V_V_U_n_84),
        .\mOutPtr_reg[1]_8 (cnv_45_V_V_U_n_85),
        .\mOutPtr_reg[1]_9 (cnv_45_V_V_U_n_86),
        .out_V_V_din(\SRL_SIG_reg[0]_10 ),
        .\tmp_101_reg_1210_reg[3] ({Conv1DMac_new_1_U0_n_44,Conv1DMac_new_1_U0_n_45}),
        .\tmp_101_reg_1210_reg[3]_0 ({Conv1DMac_new_1_U0_n_83,Conv1DMac_new_1_U0_n_84}),
        .\tmp_101_reg_1210_reg[3]_1 (Conv1DMac_new_1_U0_n_88),
        .\tmp_101_reg_1210_reg[3]_2 ({Conv1DMac_new_1_U0_n_38,Conv1DMac_new_1_U0_n_39}),
        .\tmp_101_reg_1210_reg[3]_3 (Conv1DMac_new_1_U0_n_120),
        .\tmp_101_reg_1210_reg[7] (Conv1DMac_new_1_U0_n_82),
        .\tmp_101_reg_1210_reg[7]_0 ({Conv1DMac_new_1_U0_n_86,Conv1DMac_new_1_U0_n_87}),
        .\tmp_101_reg_1210_reg[7]_1 (Conv1DMac_new_1_U0_n_85),
        .tmp_106_fu_488_p2(tmp_106_fu_488_p2),
        .\tmp_106_reg_1220_reg[0] ({Conv1DMac_new_1_U0_n_89,Conv1DMac_new_1_U0_n_90}),
        .\tmp_108_reg_1225_reg[3] ({Conv1DMac_new_1_U0_n_14,Conv1DMac_new_1_U0_n_15,Conv1DMac_new_1_U0_n_16,Conv1DMac_new_1_U0_n_17,Conv1DMac_new_1_U0_n_18,Conv1DMac_new_1_U0_n_19,Conv1DMac_new_1_U0_n_20}),
        .\tmp_108_reg_1225_reg[3]_0 ({Conv1DMac_new_1_U0_n_56,Conv1DMac_new_1_U0_n_57}),
        .\tmp_108_reg_1225_reg[3]_1 ({Conv1DMac_new_1_U0_n_92,Conv1DMac_new_1_U0_n_93}),
        .\tmp_108_reg_1225_reg[3]_2 (Conv1DMac_new_1_U0_n_97),
        .\tmp_108_reg_1225_reg[3]_3 ({Conv1DMac_new_1_U0_n_50,Conv1DMac_new_1_U0_n_51}),
        .\tmp_108_reg_1225_reg[3]_4 (Conv1DMac_new_1_U0_n_123),
        .\tmp_108_reg_1225_reg[7] ({Conv1DMac_new_1_U0_n_52,Conv1DMac_new_1_U0_n_53,Conv1DMac_new_1_U0_n_54,Conv1DMac_new_1_U0_n_55}),
        .\tmp_108_reg_1225_reg[7]_0 (Conv1DMac_new_1_U0_n_91),
        .\tmp_108_reg_1225_reg[7]_1 ({Conv1DMac_new_1_U0_n_95,Conv1DMac_new_1_U0_n_96}),
        .\tmp_108_reg_1225_reg[7]_2 (Conv1DMac_new_1_U0_n_94),
        .\tmp_113_reg_1240_reg[3] ({Conv1DMac_new_1_U0_n_21,Conv1DMac_new_1_U0_n_22,Conv1DMac_new_1_U0_n_23,Conv1DMac_new_1_U0_n_24,Conv1DMac_new_1_U0_n_25,Conv1DMac_new_1_U0_n_26,Conv1DMac_new_1_U0_n_27}),
        .\tmp_113_reg_1240_reg[3]_0 ({Conv1DMac_new_1_U0_n_68,Conv1DMac_new_1_U0_n_69}),
        .\tmp_113_reg_1240_reg[3]_1 ({Conv1DMac_new_1_U0_n_101,Conv1DMac_new_1_U0_n_102}),
        .\tmp_113_reg_1240_reg[3]_2 (Conv1DMac_new_1_U0_n_106),
        .\tmp_113_reg_1240_reg[3]_3 ({Conv1DMac_new_1_U0_n_62,Conv1DMac_new_1_U0_n_63}),
        .\tmp_113_reg_1240_reg[3]_4 (Conv1DMac_new_1_U0_n_126),
        .\tmp_113_reg_1240_reg[7] ({Conv1DMac_new_1_U0_n_64,Conv1DMac_new_1_U0_n_65,Conv1DMac_new_1_U0_n_66,Conv1DMac_new_1_U0_n_67}),
        .\tmp_113_reg_1240_reg[7]_0 (Conv1DMac_new_1_U0_n_100),
        .\tmp_113_reg_1240_reg[7]_1 ({Conv1DMac_new_1_U0_n_104,Conv1DMac_new_1_U0_n_105}),
        .\tmp_113_reg_1240_reg[7]_2 (Conv1DMac_new_1_U0_n_103),
        .\tmp_118_reg_1255_reg[3] ({Conv1DMac_new_1_U0_n_28,Conv1DMac_new_1_U0_n_29,Conv1DMac_new_1_U0_n_30,Conv1DMac_new_1_U0_n_31,Conv1DMac_new_1_U0_n_32,Conv1DMac_new_1_U0_n_33,Conv1DMac_new_1_U0_n_34}),
        .\tmp_118_reg_1255_reg[3]_0 ({Conv1DMac_new_1_U0_n_80,Conv1DMac_new_1_U0_n_81}),
        .\tmp_118_reg_1255_reg[3]_1 ({Conv1DMac_new_1_U0_n_110,Conv1DMac_new_1_U0_n_111}),
        .\tmp_118_reg_1255_reg[3]_2 (Conv1DMac_new_1_U0_n_115),
        .\tmp_118_reg_1255_reg[3]_3 ({Conv1DMac_new_1_U0_n_74,Conv1DMac_new_1_U0_n_75}),
        .\tmp_118_reg_1255_reg[3]_4 (Conv1DMac_new_1_U0_n_129),
        .\tmp_118_reg_1255_reg[7] ({Conv1DMac_new_1_U0_n_76,Conv1DMac_new_1_U0_n_77,Conv1DMac_new_1_U0_n_78,Conv1DMac_new_1_U0_n_79}),
        .\tmp_118_reg_1255_reg[7]_0 (Conv1DMac_new_1_U0_n_109),
        .\tmp_118_reg_1255_reg[7]_1 ({Conv1DMac_new_1_U0_n_113,Conv1DMac_new_1_U0_n_114}),
        .\tmp_118_reg_1255_reg[7]_2 (Conv1DMac_new_1_U0_n_112),
        .tmp_227_1_fu_558_p2(tmp_227_1_fu_558_p2),
        .\tmp_227_1_reg_1235_reg[0] (tmp_357_fu_530_p1__0),
        .tmp_227_2_fu_628_p2(tmp_227_2_fu_628_p2),
        .\tmp_227_2_reg_1250_reg[0] (tmp_360_fu_600_p1__0),
        .tmp_227_3_fu_698_p2(tmp_227_3_fu_698_p2),
        .\tmp_227_3_reg_1265_reg[0] (tmp_363_fu_670_p1__0),
        .\tmp_353_reg_1215_reg[0] (Conv1DMac_new_1_U0_n_118),
        .\tmp_356_reg_1230[0]_i_8 ({Conv1DMac_new_1_U0_n_48,Conv1DMac_new_1_U0_n_49}),
        .\tmp_356_reg_1230[0]_i_8_0 (Conv1DMac_new_1_U0_n_122),
        .\tmp_356_reg_1230_reg[0] ({Conv1DMac_new_1_U0_n_46,Conv1DMac_new_1_U0_n_47}),
        .\tmp_356_reg_1230_reg[0]_0 (Conv1DMac_new_1_U0_n_121),
        .\tmp_359_reg_1245[0]_i_8 ({Conv1DMac_new_1_U0_n_60,Conv1DMac_new_1_U0_n_61}),
        .\tmp_359_reg_1245[0]_i_8_0 (Conv1DMac_new_1_U0_n_125),
        .\tmp_359_reg_1245_reg[0] ({Conv1DMac_new_1_U0_n_58,Conv1DMac_new_1_U0_n_59}),
        .\tmp_359_reg_1245_reg[0]_0 (Conv1DMac_new_1_U0_n_124),
        .\tmp_362_reg_1260[0]_i_8 ({Conv1DMac_new_1_U0_n_72,Conv1DMac_new_1_U0_n_73}),
        .\tmp_362_reg_1260[0]_i_8_0 (Conv1DMac_new_1_U0_n_128),
        .\tmp_362_reg_1260_reg[0] ({Conv1DMac_new_1_U0_n_70,Conv1DMac_new_1_U0_n_71}),
        .\tmp_362_reg_1260_reg[0]_0 (Conv1DMac_new_1_U0_n_127),
        .tmp_98_reg_1171_reg(tmp_363_fu_670_p1),
        .tmp_98_reg_1171_reg_0(cnv_45_V_V_U_n_61),
        .tmp_98_reg_1171_reg_1({cnv_45_V_V_U_n_62,cnv_45_V_V_U_n_63,cnv_45_V_V_U_n_64,cnv_45_V_V_U_n_65}),
        .tmp_98_reg_1171_reg_2(cnv_45_V_V_U_n_112),
        .tmp_98_reg_1171_reg_3(cnv_45_V_V_U_n_113),
        .tmp_98_reg_1171_reg_rep({cnv_45_V_V_U_n_11,cnv_45_V_V_U_n_12,cnv_45_V_V_U_n_13,cnv_45_V_V_U_n_14,cnv_45_V_V_U_n_15,cnv_45_V_V_U_n_16,cnv_45_V_V_U_n_17,cnv_45_V_V_U_n_18}),
        .tmp_98_reg_1171_reg_rep_0(cnv_45_V_V_U_n_19),
        .tmp_98_reg_1171_reg_rep_1({cnv_45_V_V_U_n_20,cnv_45_V_V_U_n_21,cnv_45_V_V_U_n_22,cnv_45_V_V_U_n_23}),
        .tmp_98_reg_1171_reg_rep_2(cnv_45_V_V_U_n_75),
        .tmp_98_reg_1171_reg_rep_3(cnv_45_V_V_U_n_76),
        .tmp_98_reg_1171_reg_rep_4(cnv_45_V_V_U_n_77),
        .tmp_98_reg_1171_reg_rep_5(cnv_45_V_V_U_n_107),
        .tmp_98_reg_1171_reg_rep__0(cnv_45_V_V_U_n_33),
        .tmp_98_reg_1171_reg_rep__0_0({cnv_45_V_V_U_n_34,cnv_45_V_V_U_n_35,cnv_45_V_V_U_n_36,cnv_45_V_V_U_n_37}),
        .tmp_98_reg_1171_reg_rep__0_1(cnv_45_V_V_U_n_108),
        .tmp_98_reg_1171_reg_rep__0_2(cnv_45_V_V_U_n_109),
        .tmp_98_reg_1171_reg_rep__1(tmp_360_fu_600_p1),
        .tmp_98_reg_1171_reg_rep__1_0(cnv_45_V_V_U_n_47),
        .tmp_98_reg_1171_reg_rep__1_1({cnv_45_V_V_U_n_48,cnv_45_V_V_U_n_49,cnv_45_V_V_U_n_50,cnv_45_V_V_U_n_51}),
        .tmp_98_reg_1171_reg_rep__1_2(cnv_45_V_V_U_n_110),
        .tmp_98_reg_1171_reg_rep__1_3(cnv_45_V_V_U_n_111));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_18 cnv_46PRL_V_V_U
       (.D(Conv1DMac_new_1_U0_out_V_V_din),
        .E(shiftReg_ce_27),
        .Relu1D_1_U0_out_V_V_write(Relu1D_1_U0_out_V_V_write),
        .\SRL_SIG_reg[0][30] (Relu1D_1_U0_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_46PRL_V_V_dout(cnv_46PRL_V_V_dout),
        .cnv_46PRL_V_V_empty_n(cnv_46PRL_V_V_empty_n),
        .cnv_46PRL_V_V_full_n(cnv_46PRL_V_V_full_n),
        .internal_full_n_reg_0(Relu1D_1_U0_n_15),
        .mOutPtr110_out(mOutPtr110_out_43),
        .\mOutPtr_reg[0]_0 (Conv1DMac_new_1_U0_n_134),
        .\mOutPtr_reg[1]_0 (cnv_46PRL_V_V_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_19 cnv_47PRL_V_V_U
       (.D(StreamingDataWidthCo_4_U0_out_V_V_din),
        .\SRL_SIG_reg[0][0] (StreamingDataWidthCo_4_U0_n_8),
        .\SRL_SIG_reg[0][30] (cnv_46PRL_V_V_U_n_40),
        .\SRL_SIG_reg[1][10] (cnv_47PRL_V_V_U_n_21),
        .\SRL_SIG_reg[1][11] (cnv_47PRL_V_V_U_n_20),
        .\SRL_SIG_reg[1][12] (cnv_47PRL_V_V_U_n_19),
        .\SRL_SIG_reg[1][13] (cnv_47PRL_V_V_U_n_18),
        .\SRL_SIG_reg[1][14] (cnv_47PRL_V_V_U_n_17),
        .\SRL_SIG_reg[1][15] (cnv_47PRL_V_V_U_n_16),
        .\SRL_SIG_reg[1][16] (cnv_47PRL_V_V_U_n_15),
        .\SRL_SIG_reg[1][17] (cnv_47PRL_V_V_U_n_14),
        .\SRL_SIG_reg[1][18] (cnv_47PRL_V_V_U_n_13),
        .\SRL_SIG_reg[1][19] (cnv_47PRL_V_V_U_n_12),
        .\SRL_SIG_reg[1][20] (cnv_47PRL_V_V_U_n_11),
        .\SRL_SIG_reg[1][21] (cnv_47PRL_V_V_U_n_10),
        .\SRL_SIG_reg[1][22] (cnv_47PRL_V_V_U_n_9),
        .\SRL_SIG_reg[1][8] (cnv_47PRL_V_V_U_n_23),
        .\SRL_SIG_reg[1][9] (cnv_47PRL_V_V_U_n_22),
        .StreamingDataWidthCo_4_U0_out_V_V_write(StreamingDataWidthCo_4_U0_out_V_V_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_46PRL_V_V_dout(cnv_46PRL_V_V_dout),
        .cnv_47PRL_V_V_dout(cnv_47PRL_V_V_dout),
        .cnv_47PRL_V_V_empty_n(cnv_47PRL_V_V_empty_n),
        .cnv_47PRL_V_V_full_n(cnv_47PRL_V_V_full_n),
        .internal_empty_n_reg_0(StreamingDataWidthCo_4_U0_n_11),
        .internal_full_n_reg_0(StreamingDataWidthCo_4_U0_n_15),
        .internal_full_n_reg_1(StreamingDataWidthCo_4_U0_n_16),
        .\mOutPtr_reg[0]_0 (Relu1D_1_U0_n_12),
        .p_2_reg_65(p_2_reg_65_58),
        .shiftReg_ce(shiftReg_ce_42));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_20 cnv_48_V_V_U
       (.D(cnv_48_V_V_dout),
        .E(shiftReg_ce_59),
        .ResizeStream_U0_in_V_V_read(ResizeStream_U0_in_V_V_read),
        .\SRL_SIG_reg[0][7] (StreamingDataWidthCo_4_U0_out_V_V_din),
        .StreamingDataWidthCo_4_U0_out_V_V_write(StreamingDataWidthCo_4_U0_out_V_V_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cnv_48_V_V_empty_n(cnv_48_V_V_empty_n),
        .cnv_48_V_V_full_n(cnv_48_V_V_full_n),
        .internal_empty_n_reg_0(StreamingDataWidthCo_4_U0_n_13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeS2_control_s_axi computeS2_control_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .ResizeStream_1_U0_ap_ready(ResizeStream_1_U0_ap_ready),
        .ResizeStream_U0_ap_done(ResizeStream_U0_ap_done),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .int_ap_start_reg_0(computeS2_control_s_axi_U_n_15),
        .int_isr(int_isr),
        .interrupt(interrupt),
        .loadPCL_U0_ap_start(loadPCL_U0_ap_start),
        .p_0_in__0(p_0_in__0),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA({\^s_axi_control_RDATA [7],\^s_axi_control_RDATA [3:0]}),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA({s_axi_control_WDATA[7],s_axi_control_WDATA[1:0]}),
        .s_axi_control_WSTRB(s_axi_control_WSTRB[0]),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .start_for_grouperPE_U0_full_n(start_for_grouperPE_U0_full_n),
        .start_once_reg(start_once_reg_48));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg 
       (.ADDRARDADDR({1'b1,featurePC_0_V_address1,grouperPE_U0_n_27,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,grouperPE_U0_n_137,grouperPE_U0_n_138,grouperPE_U0_n_139,grouperPE_U0_n_140,grouperPE_U0_n_141,grouperPE_U0_n_142,grouperPE_U0_n_143,grouperPE_U0_n_144,grouperPE_U0_n_145,grouperPE_U0_n_146,grouperPE_U0_n_147,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grouperPE_U0_n_28,grouperPE_U0_n_29,grouperPE_U0_n_30,grouperPE_U0_n_31,grouperPE_U0_n_32,grouperPE_U0_n_33,grouperPE_U0_n_34,grouperPE_U0_n_35}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grouperPE_U0_n_36,grouperPE_U0_n_37,grouperPE_U0_n_38,grouperPE_U0_n_39,grouperPE_U0_n_40,grouperPE_U0_n_41,grouperPE_U0_n_42,grouperPE_U0_n_43}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_DOADO_UNCONNECTED [31:8],featurePC_1_V_q0}),
        .DOBDO(\NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(featurePC_0_V_ce1),
        .ENBWREN(featurePC_1_V_we0),
        .INJECTDBITERR(\NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg_SBITERR_UNCONNECTED ),
        .WEA({featurePC_1_V_we0,featurePC_1_V_we0,featurePC_1_V_we0,featurePC_1_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,p_4_in,p_4_in,p_4_in,p_4_in}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg 
       (.ADDRARDADDR({1'b1,featurePC_0_V_address1,grouperPE_U0_n_27,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,grouperPE_U0_n_137,grouperPE_U0_n_138,grouperPE_U0_n_139,grouperPE_U0_n_140,grouperPE_U0_n_141,grouperPE_U0_n_142,grouperPE_U0_n_143,grouperPE_U0_n_144,grouperPE_U0_n_145,grouperPE_U0_n_146,grouperPE_U0_n_147,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grouperPE_U0_n_28,grouperPE_U0_n_29,grouperPE_U0_n_30,grouperPE_U0_n_31,grouperPE_U0_n_32,grouperPE_U0_n_33,grouperPE_U0_n_34,grouperPE_U0_n_35}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grouperPE_U0_n_36,grouperPE_U0_n_37,grouperPE_U0_n_38,grouperPE_U0_n_39,grouperPE_U0_n_40,grouperPE_U0_n_41,grouperPE_U0_n_42,grouperPE_U0_n_43}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_DOADO_UNCONNECTED [31:8],featurePC_2_V_q0}),
        .DOBDO(\NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(featurePC_0_V_ce1),
        .ENBWREN(featurePC_2_V_we0),
        .INJECTDBITERR(\NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg_SBITERR_UNCONNECTED ),
        .WEA({featurePC_2_V_we0,featurePC_2_V_we0,featurePC_2_V_we0,featurePC_2_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,p_4_in,p_4_in,p_4_in,p_4_in}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg 
       (.ADDRARDADDR({1'b1,featurePC_0_V_address1,grouperPE_U0_n_27,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,grouperPE_U0_n_137,grouperPE_U0_n_138,grouperPE_U0_n_139,grouperPE_U0_n_140,grouperPE_U0_n_141,grouperPE_U0_n_142,grouperPE_U0_n_143,grouperPE_U0_n_144,grouperPE_U0_n_145,grouperPE_U0_n_146,grouperPE_U0_n_147,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grouperPE_U0_n_28,grouperPE_U0_n_29,grouperPE_U0_n_30,grouperPE_U0_n_31,grouperPE_U0_n_32,grouperPE_U0_n_33,grouperPE_U0_n_34,grouperPE_U0_n_35}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grouperPE_U0_n_36,grouperPE_U0_n_37,grouperPE_U0_n_38,grouperPE_U0_n_39,grouperPE_U0_n_40,grouperPE_U0_n_41,grouperPE_U0_n_42,grouperPE_U0_n_43}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_DOADO_UNCONNECTED [31:8],featurePC_3_V_q0}),
        .DOBDO(\NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(featurePC_0_V_ce1),
        .ENBWREN(featurePC_3_V_we0),
        .INJECTDBITERR(\NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg_SBITERR_UNCONNECTED ),
        .WEA({featurePC_3_V_we0,featurePC_3_V_we0,featurePC_3_V_we0,featurePC_3_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,p_4_in,p_4_in,p_4_in,p_4_in}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE grouperPE_U0
       (.ADDRARDADDR({featurePC_0_V_address1,grouperPE_U0_n_27}),
        .ADDRBWRADDR({grouperPE_U0_n_137,grouperPE_U0_n_138,grouperPE_U0_n_139,grouperPE_U0_n_140,grouperPE_U0_n_141,grouperPE_U0_n_142,grouperPE_U0_n_143,grouperPE_U0_n_144,grouperPE_U0_n_145,grouperPE_U0_n_146,grouperPE_U0_n_147}),
        .D(grouperPE_U0_outStream_V_V_din),
        .DIADI({grouperPE_U0_n_28,grouperPE_U0_n_29,grouperPE_U0_n_30,grouperPE_U0_n_31,grouperPE_U0_n_32,grouperPE_U0_n_33,grouperPE_U0_n_34,grouperPE_U0_n_35}),
        .DIBDI({grouperPE_U0_n_36,grouperPE_U0_n_37,grouperPE_U0_n_38,grouperPE_U0_n_39,grouperPE_U0_n_40,grouperPE_U0_n_41,grouperPE_U0_n_42,grouperPE_U0_n_43}),
        .DOADO(sampledFeatures_3_V_q0),
        .E(ap_NS_fsm1185_out),
        .Q({ap_CS_fsm_state135,ap_CS_fsm_state133,grouperPE_U0_n_48}),
        .\SRL_SIG_reg[0][7] (sampledFeatures_2_V_q0),
        .\SRL_SIG_reg[0][7]_0 (sampledFeatures_1_V_q0),
        .\SRL_SIG_reg[0][7]_1 (sampledFeatures_0_V_q0),
        .\SRL_SIG_reg[0][7]_2 (indexedFeatures_2_V_q0),
        .\SRL_SIG_reg[0][7]_3 (indexedFeatures_1_V_q0),
        .\SRL_SIG_reg[0][7]_4 (indexedFeatures_0_V_q0),
        .WEA(featurePC_1_V_we0),
        .WEBWE(p_4_in),
        .addr0(grouperPE_U0_n_175),
        .\ap_CS_fsm_reg[197]_0 (ap_NS_fsm),
        .\ap_CS_fsm_reg[1]_0 (start_for_grouperUhA_U_n_9),
        .\ap_CS_fsm_reg[235]_0 (sampledFeatures_0_V_address0),
        .ap_CS_fsm_state136(ap_CS_fsm_state136),
        .ap_CS_fsm_state137(ap_CS_fsm_state137),
        .ap_CS_fsm_state138(ap_CS_fsm_state138),
        .ap_CS_fsm_state139(ap_CS_fsm_state139),
        .ap_CS_fsm_state140(ap_CS_fsm_state140),
        .ap_CS_fsm_state141(ap_CS_fsm_state141),
        .ap_CS_fsm_state142(ap_CS_fsm_state142),
        .ap_CS_fsm_state143(ap_CS_fsm_state143),
        .ap_CS_fsm_state144(ap_CS_fsm_state144),
        .ap_CS_fsm_state145(ap_CS_fsm_state145),
        .ap_CS_fsm_state146(ap_CS_fsm_state146),
        .ap_CS_fsm_state147(ap_CS_fsm_state147),
        .ap_CS_fsm_state148(ap_CS_fsm_state148),
        .ap_CS_fsm_state149(ap_CS_fsm_state149),
        .ap_CS_fsm_state150(ap_CS_fsm_state150),
        .ap_CS_fsm_state151(ap_CS_fsm_state151),
        .ap_CS_fsm_state152(ap_CS_fsm_state152),
        .ap_CS_fsm_state153(ap_CS_fsm_state153),
        .ap_CS_fsm_state154(ap_CS_fsm_state154),
        .ap_CS_fsm_state155(ap_CS_fsm_state155),
        .ap_CS_fsm_state156(ap_CS_fsm_state156),
        .ap_CS_fsm_state157(ap_CS_fsm_state157),
        .ap_CS_fsm_state158(ap_CS_fsm_state158),
        .ap_CS_fsm_state159(ap_CS_fsm_state159),
        .ap_CS_fsm_state160(ap_CS_fsm_state160),
        .ap_CS_fsm_state161(ap_CS_fsm_state161),
        .ap_CS_fsm_state162(ap_CS_fsm_state162),
        .ap_CS_fsm_state163(ap_CS_fsm_state163),
        .ap_CS_fsm_state164(ap_CS_fsm_state164),
        .ap_CS_fsm_state165(ap_CS_fsm_state165),
        .ap_CS_fsm_state166(ap_CS_fsm_state166),
        .ap_CS_fsm_state167(ap_CS_fsm_state167),
        .ap_CS_fsm_state168(ap_CS_fsm_state168),
        .ap_CS_fsm_state169(ap_CS_fsm_state169),
        .ap_CS_fsm_state170(ap_CS_fsm_state170),
        .ap_CS_fsm_state171(ap_CS_fsm_state171),
        .ap_CS_fsm_state172(ap_CS_fsm_state172),
        .ap_CS_fsm_state173(ap_CS_fsm_state173),
        .ap_CS_fsm_state174(ap_CS_fsm_state174),
        .ap_CS_fsm_state175(ap_CS_fsm_state175),
        .ap_CS_fsm_state176(ap_CS_fsm_state176),
        .ap_CS_fsm_state177(ap_CS_fsm_state177),
        .ap_CS_fsm_state178(ap_CS_fsm_state178),
        .ap_CS_fsm_state179(ap_CS_fsm_state179),
        .ap_CS_fsm_state180(ap_CS_fsm_state180),
        .ap_CS_fsm_state181(ap_CS_fsm_state181),
        .ap_CS_fsm_state182(ap_CS_fsm_state182),
        .ap_CS_fsm_state183(ap_CS_fsm_state183),
        .ap_CS_fsm_state184(ap_CS_fsm_state184),
        .ap_CS_fsm_state185(ap_CS_fsm_state185),
        .ap_CS_fsm_state186(ap_CS_fsm_state186),
        .ap_CS_fsm_state187(ap_CS_fsm_state187),
        .ap_CS_fsm_state188(ap_CS_fsm_state188),
        .ap_CS_fsm_state189(ap_CS_fsm_state189),
        .ap_CS_fsm_state190(ap_CS_fsm_state190),
        .ap_CS_fsm_state191(ap_CS_fsm_state191),
        .ap_CS_fsm_state192(ap_CS_fsm_state192),
        .ap_CS_fsm_state193(ap_CS_fsm_state193),
        .ap_CS_fsm_state194(ap_CS_fsm_state194),
        .ap_CS_fsm_state195(ap_CS_fsm_state195),
        .ap_CS_fsm_state196(ap_CS_fsm_state196),
        .ap_CS_fsm_state197(ap_CS_fsm_state197),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grouperPE_U0_n_180),
        .ap_enable_reg_pp0_iter1_reg_1(grouperPE_U0_n_181),
        .ap_enable_reg_pp1_iter1_reg_0(sampledFeatures_1_V_we0),
        .ap_enable_reg_pp1_iter1_reg_1(sampledFeatures_0_V_we0),
        .ap_enable_reg_pp1_iter1_reg_2(sampledFeatures_2_V_we0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\arrayNo3_cast_reg_5677_reg[2]_0 (featurePC_3_V_we0),
        .\arrayNo4_cast1_mid2_reg_6935_reg[0]_0 (indexedFeatures_3_V_we0),
        .\arrayNo5_reg_6978_reg[0]_0 (sampledFeatures_3_V_we0),
        .ce0(grouperPE_U0_n_168),
        .\channels3_mid2_reg_6944_reg[5]_0 ({grouperPE_U0_n_169,grouperPE_U0_n_170,grouperPE_U0_n_171,grouperPE_U0_n_172,grouperPE_U0_n_173,grouperPE_U0_n_174}),
        .cnv_26_V_V_empty_n(cnv_26_V_V_empty_n),
        .cnv_27_V_V_full_n(cnv_27_V_V_full_n),
        .d0(featurePC_0_V_q0),
        .featurePC_0_V_ce1(featurePC_0_V_ce1),
        .\featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg (tmp_11_fu_4948_p6),
        .grouperPE_U0_ap_ready(grouperPE_U0_ap_ready),
        .grouperPE_U0_ap_start(grouperPE_U0_ap_start),
        .grouperPE_U0_features_V_V_read(grouperPE_U0_features_V_V_read),
        .grouperPE_U0_inStream_V_V_read(grouperPE_U0_inStream_V_V_read),
        .in_1_V_V_empty_n(in_1_V_V_empty_n),
        .indexedFeatures_0_V_ce0(indexedFeatures_0_V_ce0),
        .internal_full_n_reg(shiftReg_ce_70),
        .\points3_reg_3288_reg[6]_0 (featurePC_2_V_we0),
        .\points_reg_3277_reg[9]_0 (ap_NS_fsm1247_out),
        .q0(indexedFeatures_3_V_q0),
        .sampledFeatures_0_V_ce0(sampledFeatures_0_V_ce0),
        .\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg (featurePC_3_V_q0),
        .\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_0 (featurePC_2_V_q0),
        .\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_1 (featurePC_1_V_q0),
        .start_for_Conv1DBuffer_new397_U0_full_n(start_for_Conv1DBuffer_new397_U0_full_n),
        .start_once_reg(start_once_reg_71),
        .start_once_reg_reg_0(grouperPE_U0_n_178),
        .\tmp_15_reg_7093_reg[0]_0 (grouperPE_U0_n_177),
        .\tmp_283_reg_6939_reg[4]_0 ({indexedFeatures_0_V_address0,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .\tmp_V_10_reg_5253_reg[7]_0 (ap_NS_fsm1188_out),
        .\tmp_V_11_reg_5261_reg[7]_0 (ap_NS_fsm1189_out),
        .\tmp_V_12_reg_5269_reg[7]_0 (ap_NS_fsm1190_out),
        .\tmp_V_13_reg_5277_reg[7]_0 (ap_NS_fsm1191_out),
        .\tmp_V_14_reg_5285_reg[7]_0 (ap_NS_fsm1192_out),
        .\tmp_V_15_reg_5293_reg[7]_0 (ap_NS_fsm1193_out),
        .\tmp_V_16_reg_5301_reg[7]_0 (ap_NS_fsm1194_out),
        .\tmp_V_17_reg_5309_reg[7]_0 (ap_NS_fsm1195_out),
        .\tmp_V_18_reg_5317_reg[7]_0 (ap_NS_fsm1196_out),
        .\tmp_V_19_reg_5325_reg[7]_0 (ap_NS_fsm1197_out),
        .\tmp_V_1_reg_5181_reg[7]_0 (ap_NS_fsm1179_out),
        .\tmp_V_20_reg_5333_reg[7]_0 (ap_NS_fsm1198_out),
        .\tmp_V_21_reg_5341_reg[7]_0 (ap_NS_fsm1199_out),
        .\tmp_V_22_reg_5349_reg[7]_0 (ap_NS_fsm1200_out),
        .\tmp_V_23_reg_5357_reg[7]_0 (ap_NS_fsm1201_out),
        .\tmp_V_24_reg_5365_reg[7]_0 (ap_NS_fsm1202_out),
        .\tmp_V_25_reg_5373_reg[7]_0 (ap_NS_fsm1203_out),
        .\tmp_V_26_reg_5381_reg[7]_0 (ap_NS_fsm1204_out),
        .\tmp_V_27_reg_5389_reg[7]_0 (ap_NS_fsm1205_out),
        .\tmp_V_28_reg_5397_reg[7]_0 (ap_NS_fsm1206_out),
        .\tmp_V_29_reg_5405_reg[7]_0 (ap_NS_fsm1207_out),
        .\tmp_V_2_reg_5189_reg[7]_0 (ap_NS_fsm1180_out),
        .\tmp_V_30_reg_5413_reg[7]_0 (ap_NS_fsm1208_out),
        .\tmp_V_31_reg_5421_reg[7]_0 (ap_NS_fsm1209_out),
        .\tmp_V_32_reg_5429_reg[7]_0 (ap_NS_fsm1210_out),
        .\tmp_V_33_reg_5437_reg[7]_0 (ap_NS_fsm1211_out),
        .\tmp_V_34_reg_5445_reg[7]_0 (ap_NS_fsm1212_out),
        .\tmp_V_35_reg_5453_reg[7]_0 (ap_NS_fsm1213_out),
        .\tmp_V_36_reg_5461_reg[7]_0 (ap_NS_fsm1214_out),
        .\tmp_V_37_reg_5469_reg[7]_0 (ap_NS_fsm1215_out),
        .\tmp_V_38_reg_5477_reg[7]_0 (ap_NS_fsm1216_out),
        .\tmp_V_39_reg_5485_reg[7]_0 (ap_NS_fsm1217_out),
        .\tmp_V_3_reg_5197_reg[7]_0 (cnv_26_V_V_dout),
        .\tmp_V_3_reg_5197_reg[7]_1 (ap_NS_fsm1181_out),
        .\tmp_V_40_reg_5493_reg[7]_0 (ap_NS_fsm1218_out),
        .\tmp_V_41_reg_5501_reg[7]_0 (ap_NS_fsm1219_out),
        .\tmp_V_42_reg_5509_reg[7]_0 (ap_NS_fsm1220_out),
        .\tmp_V_43_reg_5517_reg[7]_0 (ap_NS_fsm1221_out),
        .\tmp_V_44_reg_5525_reg[7]_0 (ap_NS_fsm1222_out),
        .\tmp_V_45_reg_5533_reg[7]_0 (ap_NS_fsm1223_out),
        .\tmp_V_46_reg_5541_reg[7]_0 (ap_NS_fsm1224_out),
        .\tmp_V_47_reg_5549_reg[7]_0 (ap_NS_fsm1225_out),
        .\tmp_V_48_reg_5557_reg[7]_0 (ap_NS_fsm1226_out),
        .\tmp_V_49_reg_5565_reg[7]_0 (ap_NS_fsm1227_out),
        .\tmp_V_4_reg_5205_reg[7]_0 (ap_NS_fsm1182_out),
        .\tmp_V_50_reg_5573_reg[7]_0 (ap_NS_fsm1228_out),
        .\tmp_V_51_reg_5581_reg[7]_0 (ap_NS_fsm1229_out),
        .\tmp_V_52_reg_5589_reg[7]_0 (ap_NS_fsm1230_out),
        .\tmp_V_53_reg_5597_reg[7]_0 (ap_NS_fsm1231_out),
        .\tmp_V_54_reg_5605_reg[7]_0 (ap_NS_fsm1232_out),
        .\tmp_V_55_reg_5613_reg[7]_0 (ap_NS_fsm1233_out),
        .\tmp_V_56_reg_5621_reg[7]_0 (ap_NS_fsm1234_out),
        .\tmp_V_57_reg_5629_reg[7]_0 (ap_NS_fsm1235_out),
        .\tmp_V_58_reg_5637_reg[7]_0 (ap_NS_fsm1236_out),
        .\tmp_V_59_reg_5645_reg[7]_0 (ap_NS_fsm1237_out),
        .\tmp_V_5_reg_5213_reg[7]_0 (ap_NS_fsm1183_out),
        .\tmp_V_60_reg_5653_reg[7]_0 (ap_NS_fsm1238_out),
        .\tmp_V_61_reg_5661_reg[7]_0 (ap_NS_fsm1239_out),
        .\tmp_V_62_reg_5669_reg[7]_0 (ap_NS_fsm1240_out),
        .\tmp_V_6_reg_5221_reg[7]_0 (ap_NS_fsm1184_out),
        .\tmp_V_8_reg_5237_reg[7]_0 (ap_NS_fsm1186_out),
        .\tmp_V_9_reg_5245_reg[7]_0 (ap_NS_fsm1187_out),
        .we0(grouperPE_U0_n_179));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_21 inStr_V_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .inStr_V_V_empty_n(inStr_V_V_empty_n),
        .inStr_V_V_full_n(inStr_V_V_full_n),
        .mOutPtr110_out(mOutPtr110_out_72),
        .\mOutPtr_reg[0]_0 (inStr_V_V_U_n_7),
        .\mOutPtr_reg[0]_1 (loadPCL_U0_n_7),
        .\mOutPtr_reg[1]_0 (loadPCL_U0_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_22 in_1_V_V_U
       (.Q(ap_CS_fsm_state133),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in_1_V_V_empty_n(in_1_V_V_empty_n),
        .in_1_V_V_full_n(in_1_V_V_full_n),
        .internal_empty_n_reg_0(ap_NS_fsm1247_out),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0]_0 (in_1_V_V_U_n_7),
        .\mOutPtr_reg[0]_1 (CloneStreamOnce_U0_n_7),
        .\mOutPtr_reg[1]_0 (CloneStreamOnce_U0_n_9));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_169,grouperPE_U0_n_170,grouperPE_U0_n_171,grouperPE_U0_n_172,grouperPE_U0_n_173,grouperPE_U0_n_174}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOADO_UNCONNECTED [31:1],indexedFeatures_0_V_q0[0]}),
        .DOBDO(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_180,grouperPE_U0_n_180,grouperPE_U0_n_180,grouperPE_U0_n_180}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_169,grouperPE_U0_n_170,grouperPE_U0_n_171,grouperPE_U0_n_172,grouperPE_U0_n_173,grouperPE_U0_n_174}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOADO_UNCONNECTED [31:1],indexedFeatures_0_V_q0[1]}),
        .DOBDO(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_180,grouperPE_U0_n_180,grouperPE_U0_n_180,grouperPE_U0_n_180}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOADO_UNCONNECTED [31:1],indexedFeatures_0_V_q0[2]}),
        .DOBDO(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_180,grouperPE_U0_n_180,grouperPE_U0_n_180,grouperPE_U0_n_180}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOADO_UNCONNECTED [31:1],indexedFeatures_0_V_q0[3]}),
        .DOBDO(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_180,grouperPE_U0_n_180,grouperPE_U0_n_180,grouperPE_U0_n_180}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOADO_UNCONNECTED [31:1],indexedFeatures_0_V_q0[4]}),
        .DOBDO(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_180,grouperPE_U0_n_180,grouperPE_U0_n_180,grouperPE_U0_n_180}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOADO_UNCONNECTED [31:1],indexedFeatures_0_V_q0[5]}),
        .DOBDO(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_180,grouperPE_U0_n_180,grouperPE_U0_n_180,grouperPE_U0_n_180}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0[14:7],grouperPE_U0_n_175,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOADO_UNCONNECTED [31:1],indexedFeatures_0_V_q0[6]}),
        .DOBDO(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(grouperPE_U0_n_168),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_180,grouperPE_U0_n_180,grouperPE_U0_n_180,grouperPE_U0_n_180}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0[14:7],grouperPE_U0_n_175,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOADO_UNCONNECTED [31:1],indexedFeatures_0_V_q0[7]}),
        .DOBDO(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(grouperPE_U0_n_168),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_180,grouperPE_U0_n_180,grouperPE_U0_n_180,grouperPE_U0_n_180}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_169,grouperPE_U0_n_170,grouperPE_U0_n_171,grouperPE_U0_n_172,grouperPE_U0_n_173,grouperPE_U0_n_174}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOADO_UNCONNECTED [31:1],indexedFeatures_1_V_q0[0]}),
        .DOBDO(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_179,grouperPE_U0_n_179,grouperPE_U0_n_179,grouperPE_U0_n_179}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_169,grouperPE_U0_n_170,grouperPE_U0_n_171,grouperPE_U0_n_172,grouperPE_U0_n_173,grouperPE_U0_n_174}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOADO_UNCONNECTED [31:1],indexedFeatures_1_V_q0[1]}),
        .DOBDO(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_179,grouperPE_U0_n_179,grouperPE_U0_n_179,grouperPE_U0_n_179}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOADO_UNCONNECTED [31:1],indexedFeatures_1_V_q0[2]}),
        .DOBDO(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_179,grouperPE_U0_n_179,grouperPE_U0_n_179,grouperPE_U0_n_179}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOADO_UNCONNECTED [31:1],indexedFeatures_1_V_q0[3]}),
        .DOBDO(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_179,grouperPE_U0_n_179,grouperPE_U0_n_179,grouperPE_U0_n_179}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOADO_UNCONNECTED [31:1],indexedFeatures_1_V_q0[4]}),
        .DOBDO(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_179,grouperPE_U0_n_179,grouperPE_U0_n_179,grouperPE_U0_n_179}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOADO_UNCONNECTED [31:1],indexedFeatures_1_V_q0[5]}),
        .DOBDO(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_179,grouperPE_U0_n_179,grouperPE_U0_n_179,grouperPE_U0_n_179}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0[14:7],grouperPE_U0_n_175,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOADO_UNCONNECTED [31:1],indexedFeatures_1_V_q0[6]}),
        .DOBDO(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(grouperPE_U0_n_168),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_179,grouperPE_U0_n_179,grouperPE_U0_n_179,grouperPE_U0_n_179}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0[14:7],grouperPE_U0_n_175,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOADO_UNCONNECTED [31:1],indexedFeatures_1_V_q0[7]}),
        .DOBDO(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(grouperPE_U0_n_168),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_179,grouperPE_U0_n_179,grouperPE_U0_n_179,grouperPE_U0_n_179}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_169,grouperPE_U0_n_170,grouperPE_U0_n_171,grouperPE_U0_n_172,grouperPE_U0_n_173,grouperPE_U0_n_174}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOADO_UNCONNECTED [31:1],indexedFeatures_2_V_q0[0]}),
        .DOBDO(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_181,grouperPE_U0_n_181,grouperPE_U0_n_181,grouperPE_U0_n_181}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_169,grouperPE_U0_n_170,grouperPE_U0_n_171,grouperPE_U0_n_172,grouperPE_U0_n_173,grouperPE_U0_n_174}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOADO_UNCONNECTED [31:1],indexedFeatures_2_V_q0[1]}),
        .DOBDO(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_181,grouperPE_U0_n_181,grouperPE_U0_n_181,grouperPE_U0_n_181}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOADO_UNCONNECTED [31:1],indexedFeatures_2_V_q0[2]}),
        .DOBDO(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_181,grouperPE_U0_n_181,grouperPE_U0_n_181,grouperPE_U0_n_181}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOADO_UNCONNECTED [31:1],indexedFeatures_2_V_q0[3]}),
        .DOBDO(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_181,grouperPE_U0_n_181,grouperPE_U0_n_181,grouperPE_U0_n_181}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOADO_UNCONNECTED [31:1],indexedFeatures_2_V_q0[4]}),
        .DOBDO(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_181,grouperPE_U0_n_181,grouperPE_U0_n_181,grouperPE_U0_n_181}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOADO_UNCONNECTED [31:1],indexedFeatures_2_V_q0[5]}),
        .DOBDO(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_181,grouperPE_U0_n_181,grouperPE_U0_n_181,grouperPE_U0_n_181}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0[14:7],grouperPE_U0_n_175,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOADO_UNCONNECTED [31:1],indexedFeatures_2_V_q0[6]}),
        .DOBDO(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(grouperPE_U0_n_168),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_181,grouperPE_U0_n_181,grouperPE_U0_n_181,grouperPE_U0_n_181}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0[14:7],grouperPE_U0_n_175,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOADO_UNCONNECTED [31:1],indexedFeatures_2_V_q0[7]}),
        .DOBDO(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(grouperPE_U0_n_168),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_SBITERR_UNCONNECTED ),
        .WEA({grouperPE_U0_n_181,grouperPE_U0_n_181,grouperPE_U0_n_181,grouperPE_U0_n_181}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_169,grouperPE_U0_n_170,grouperPE_U0_n_171,grouperPE_U0_n_172,grouperPE_U0_n_173,grouperPE_U0_n_174}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOADO_UNCONNECTED [31:1],indexedFeatures_3_V_q0[0]}),
        .DOBDO(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0_SBITERR_UNCONNECTED ),
        .WEA({indexedFeatures_3_V_we0,indexedFeatures_3_V_we0,indexedFeatures_3_V_we0,indexedFeatures_3_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_169,grouperPE_U0_n_170,grouperPE_U0_n_171,grouperPE_U0_n_172,grouperPE_U0_n_173,grouperPE_U0_n_174}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOADO_UNCONNECTED [31:1],indexedFeatures_3_V_q0[1]}),
        .DOBDO(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1_SBITERR_UNCONNECTED ),
        .WEA({indexedFeatures_3_V_we0,indexedFeatures_3_V_we0,indexedFeatures_3_V_we0,indexedFeatures_3_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOADO_UNCONNECTED [31:1],indexedFeatures_3_V_q0[2]}),
        .DOBDO(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2_SBITERR_UNCONNECTED ),
        .WEA({indexedFeatures_3_V_we0,indexedFeatures_3_V_we0,indexedFeatures_3_V_we0,indexedFeatures_3_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOADO_UNCONNECTED [31:1],indexedFeatures_3_V_q0[3]}),
        .DOBDO(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3_SBITERR_UNCONNECTED ),
        .WEA({indexedFeatures_3_V_we0,indexedFeatures_3_V_we0,indexedFeatures_3_V_we0,indexedFeatures_3_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOADO_UNCONNECTED [31:1],indexedFeatures_3_V_q0[4]}),
        .DOBDO(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4_SBITERR_UNCONNECTED ),
        .WEA({indexedFeatures_3_V_we0,indexedFeatures_3_V_we0,indexedFeatures_3_V_we0,indexedFeatures_3_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOADO_UNCONNECTED [31:1],indexedFeatures_3_V_q0[5]}),
        .DOBDO(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(indexedFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5_SBITERR_UNCONNECTED ),
        .WEA({indexedFeatures_3_V_we0,indexedFeatures_3_V_we0,indexedFeatures_3_V_we0,indexedFeatures_3_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0[14:7],grouperPE_U0_n_175,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOADO_UNCONNECTED [31:1],indexedFeatures_3_V_q0[6]}),
        .DOBDO(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(grouperPE_U0_n_168),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6_SBITERR_UNCONNECTED ),
        .WEA({indexedFeatures_3_V_we0,indexedFeatures_3_V_we0,indexedFeatures_3_V_we0,indexedFeatures_3_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7 
       (.ADDRARDADDR({1'b1,indexedFeatures_0_V_address0[14:7],grouperPE_U0_n_175,grouperPE_U0_n_162,grouperPE_U0_n_163,grouperPE_U0_n_164,grouperPE_U0_n_165,grouperPE_U0_n_166,grouperPE_U0_n_167}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,featurePC_0_V_q0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOADO_UNCONNECTED [31:1],indexedFeatures_3_V_q0[7]}),
        .DOBDO(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(grouperPE_U0_n_168),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7_SBITERR_UNCONNECTED ),
        .WEA({indexedFeatures_3_V_we0,indexedFeatures_3_V_we0,indexedFeatures_3_V_we0,indexedFeatures_3_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loadPCL loadPCL_U0
       (.CloneStreamOnce_U0_out1_V_V_write(CloneStreamOnce_U0_out1_V_V_write),
        .Q(loadPCL_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .inStr_V_V_empty_n(inStr_V_V_empty_n),
        .inStr_V_V_full_n(inStr_V_V_full_n),
        .internal_empty_n_reg(loadPCL_U0_n_9),
        .loadPCL_U0_ap_start(loadPCL_U0_ap_start),
        .mOutPtr110_out(mOutPtr110_out_72),
        .\mOutPtr_reg[0] (loadPCL_U0_n_7),
        .\mOutPtr_reg[0]_0 (inStr_V_V_U_n_7));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    \sampledFeatures_0_V_U/grouperPE_sampledjbC_ram_U/ram_reg 
       (.ADDRARDADDR({sampledFeatures_0_V_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_11_fu_4948_p6}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_sampledFeatures_0_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOADO_UNCONNECTED [15:8],sampledFeatures_0_V_q0}),
        .DOBDO(\NLW_sampledFeatures_0_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_sampledFeatures_0_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_sampledFeatures_0_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(sampledFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({sampledFeatures_0_V_we0,sampledFeatures_0_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    \sampledFeatures_1_V_U/grouperPE_sampledjbC_ram_U/ram_reg 
       (.ADDRARDADDR({sampledFeatures_0_V_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_11_fu_4948_p6}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_sampledFeatures_1_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOADO_UNCONNECTED [15:8],sampledFeatures_1_V_q0}),
        .DOBDO(\NLW_sampledFeatures_1_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_sampledFeatures_1_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_sampledFeatures_1_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(sampledFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({sampledFeatures_1_V_we0,sampledFeatures_1_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    \sampledFeatures_2_V_U/grouperPE_sampledjbC_ram_U/ram_reg 
       (.ADDRARDADDR({sampledFeatures_0_V_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_11_fu_4948_p6}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_sampledFeatures_2_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOADO_UNCONNECTED [15:8],sampledFeatures_2_V_q0}),
        .DOBDO(\NLW_sampledFeatures_2_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_sampledFeatures_2_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_sampledFeatures_2_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(sampledFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({sampledFeatures_2_V_we0,sampledFeatures_2_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    \sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg 
       (.ADDRARDADDR({sampledFeatures_0_V_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_11_fu_4948_p6}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOADO_UNCONNECTED [15:8],sampledFeatures_3_V_q0}),
        .DOBDO(\NLW_sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(sampledFeatures_0_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({sampledFeatures_3_V_we0,sampledFeatures_3_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DB3i2 start_for_Conv1DB3i2_U
       (.Conv1DBuffer_new_U0_ap_start(Conv1DBuffer_new_U0_ap_start),
        .Q(Conv1DBuffer_new_U0_ap_ready),
        .StreamingDataWidthCo_U0_ap_start(StreamingDataWidthCo_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[1]_0 (start_for_Streami2iS_U_n_10),
        .start_for_Conv1DBuffer_new_U0_full_n(start_for_Conv1DBuffer_new_U0_full_n),
        .start_once_reg(start_once_reg_64));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DB7jG start_for_Conv1DB7jG_U
       (.Conv1DBuffer_new405_U0_ap_start(Conv1DBuffer_new405_U0_ap_start),
        .StreamingMaxPool_Pre_U0_ap_start(StreamingMaxPool_Pre_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_ready(Conv1DBuffer_new405_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(start_for_Conv1DB7jG_U_n_9),
        .\mOutPtr_reg[1]_0 (start_for_Streami6jw_U_n_9),
        .start_for_Conv1DBuffer_new405_U0_full_n(start_for_Conv1DBuffer_new405_U0_full_n),
        .start_for_Conv1DMac_new406_U0_full_n(start_for_Conv1DMac_new406_U0_full_n),
        .start_once_reg(start_once_reg_67),
        .start_once_reg_0(start_once_reg_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DBVhK start_for_Conv1DBVhK_U
       (.Conv1DBuffer_new397_U0_ap_start(Conv1DBuffer_new397_U0_ap_start),
        .Q(Conv1DBuffer_new397_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grouperPE_U0_ap_start(grouperPE_U0_ap_start),
        .\mOutPtr_reg[1]_0 (grouperPE_U0_n_178),
        .start_for_Conv1DBuffer_new397_U0_full_n(start_for_Conv1DBuffer_new397_U0_full_n),
        .start_once_reg(start_once_reg_71));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DBZio start_for_Conv1DBZio_U
       (.Conv1DBuffer_new401_U0_ap_start(Conv1DBuffer_new401_U0_ap_start),
        .Q(Conv1DBuffer_new401_U0_ap_ready),
        .StreamingDataWidthCo_1_U0_ap_start(StreamingDataWidthCo_1_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[1]_0 (start_for_StreamiYie_U_n_10),
        .start_for_Conv1DBuffer_new401_U0_full_n(start_for_Conv1DBuffer_new401_U0_full_n),
        .start_once_reg(start_once_reg_51));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DBbbk start_for_Conv1DBbbk_U
       (.Conv1DBuffer_new_1_U0_ap_start(Conv1DBuffer_new_1_U0_ap_start),
        .StreamingDataWidthCo_3_U0_ap_start(StreamingDataWidthCo_3_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_ready(Conv1DBuffer_new_1_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(start_for_Conv1DBbbk_U_n_9),
        .\mOutPtr_reg[1]_0 (start_for_Streamibak_U_n_11),
        .start_for_Conv1DBuffer_new_1_U0_full_n(start_for_Conv1DBuffer_new_1_U0_full_n),
        .start_for_Conv1DMac_new_1_U0_full_n(start_for_Conv1DMac_new_1_U0_full_n),
        .start_once_reg(start_once_reg_57),
        .start_once_reg_0(start_once_reg_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DM0iy start_for_Conv1DM0iy_U
       (.Conv1DBuffer_new401_U0_ap_start(Conv1DBuffer_new401_U0_ap_start),
        .Conv1DMac_new402_U0_ap_start(Conv1DMac_new402_U0_ap_start),
        .Q(Conv1DMac_new402_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(start_for_Conv1DM0iy_U_n_9),
        .\mOutPtr_reg[1]_0 (Conv1DBuffer_new401_U0_n_22),
        .start_for_Conv1DMac_new402_U0_full_n(start_for_Conv1DMac_new402_U0_full_n),
        .start_once_reg(start_once_reg_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DM4jc start_for_Conv1DM4jc_U
       (.Conv1DBuffer_new_U0_ap_start(Conv1DBuffer_new_U0_ap_start),
        .Conv1DMac_new_U0_ap_start(Conv1DMac_new_U0_ap_start),
        .Q(Conv1DMac_new_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(start_for_Conv1DM4jc_U_n_9),
        .\mOutPtr_reg[1]_0 (Conv1DBuffer_new_U0_n_22),
        .start_for_Conv1DMac_new_U0_full_n(start_for_Conv1DMac_new_U0_full_n),
        .start_once_reg(start_once_reg_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DM8jQ start_for_Conv1DM8jQ_U
       (.Conv1DBuffer_new405_U0_ap_start(Conv1DBuffer_new405_U0_ap_start),
        .Conv1DMac_new406_U0_ap_start(Conv1DMac_new406_U0_ap_start),
        .Q(Conv1DMac_new406_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[1]_0 (start_for_Conv1DB7jG_U_n_9),
        .start_for_Conv1DMac_new406_U0_full_n(start_for_Conv1DMac_new406_U0_full_n),
        .start_once_reg(start_once_reg_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DMWhU start_for_Conv1DMWhU_U
       (.Conv1DBuffer_new397_U0_ap_start(Conv1DBuffer_new397_U0_ap_start),
        .Conv1DMac_new398_U0_ap_start(Conv1DMac_new398_U0_ap_start),
        .Q(Conv1DMac_new398_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(start_for_Conv1DMWhU_U_n_9),
        .\mOutPtr_reg[1]_0 (Conv1DBuffer_new397_U0_n_22),
        .start_for_Conv1DMac_new398_U0_full_n(start_for_Conv1DMac_new398_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DMbck start_for_Conv1DMbck_U
       (.Conv1DBuffer_new_1_U0_ap_start(Conv1DBuffer_new_1_U0_ap_start),
        .Conv1DMac_new_1_U0_ap_start(Conv1DMac_new_1_U0_ap_start),
        .Q(Conv1DMac_new_1_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[1]_0 (start_for_Conv1DBbbk_U_n_9),
        .start_for_Conv1DMac_new_1_U0_full_n(start_for_Conv1DMac_new_1_U0_full_n),
        .start_once_reg(start_once_reg_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Relu1D3Xh4 start_for_Relu1D3Xh4_U
       (.Conv1DMac_new398_U0_ap_start(Conv1DMac_new398_U0_ap_start),
        .Relu1D399_U0_ap_start(Relu1D399_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_ready(Relu1D399_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(start_for_Relu1D3Xh4_U_n_10),
        .internal_full_n_reg_0(start_for_Relu1D3Xh4_U_n_9),
        .\mOutPtr_reg[1]_0 (Conv1DMac_new398_U0_n_124),
        .start_for_Relu1D399_U0_full_n(start_for_Relu1D399_U0_full_n),
        .start_for_StreamingDataWidthCo_1_U0_full_n(start_for_StreamingDataWidthCo_1_U0_full_n),
        .start_once_reg(start_once_reg_19),
        .start_once_reg_0(start_once_reg_35));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Relu1D41iI start_for_Relu1D41iI_U
       (.Conv1DMac_new402_U0_ap_start(Conv1DMac_new402_U0_ap_start),
        .Q(Relu1D403_U0_ap_ready),
        .Relu1D403_U0_ap_start(Relu1D403_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(start_for_Relu1D41iI_U_n_10),
        .internal_empty_n_reg_1(start_for_Relu1D41iI_U_n_11),
        .internal_full_n_reg_0(start_for_Relu1D41iI_U_n_9),
        .\mOutPtr_reg[1]_0 (Conv1DMac_new402_U0_n_102),
        .start_for_Relu1D403_U0_full_n(start_for_Relu1D403_U0_full_n),
        .start_for_StreamingDataWidthCo_U0_full_n(start_for_StreamingDataWidthCo_U0_full_n),
        .start_once_reg(start_once_reg_22),
        .start_once_reg_0(start_once_reg_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Relu1D49j0 start_for_Relu1D49j0_U
       (.Conv1DMac_new406_U0_ap_start(Conv1DMac_new406_U0_ap_start),
        .Q(Relu1D407_U0_ap_ready),
        .Relu1D407_U0_ap_start(Relu1D407_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(start_for_Relu1D49j0_U_n_9),
        .\mOutPtr_reg[1]_0 (Conv1DMac_new406_U0_n_46),
        .start_for_Relu1D407_U0_full_n(start_for_Relu1D407_U0_full_n),
        .start_once_reg(start_once_reg_26));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Relu1D_U0 start_for_Relu1D_U0_U
       (.Conv1DMac_new_U0_ap_start(Conv1DMac_new_U0_ap_start),
        .Relu1D_U0_ap_start(Relu1D_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_ready(Relu1D_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(start_for_Relu1D_U0_U_n_10),
        .internal_full_n_reg_0(start_for_Relu1D_U0_U_n_9),
        .\mOutPtr_reg[1]_0 (Conv1DMac_new_U0_n_136),
        .start_for_Relu1D_U0_full_n(start_for_Relu1D_U0_full_n),
        .start_for_StreamingDataWidthCo_2_U0_full_n(start_for_StreamingDataWidthCo_2_U0_full_n),
        .start_once_reg(start_once_reg_33),
        .start_once_reg_0(start_once_reg_45));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Relu1D_bdk start_for_Relu1D_bdk_U
       (.Conv1DMac_new_1_U0_ap_start(Conv1DMac_new_1_U0_ap_start),
        .Q(Relu1D_1_U0_ap_ready),
        .Relu1D_1_U0_ap_start(Relu1D_1_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[1]_0 (Conv1DMac_new_1_U0_n_136),
        .start_for_Relu1D_1_U0_full_n(start_for_Relu1D_1_U0_full_n),
        .start_once_reg(start_once_reg_29));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_ResizeSbfk start_for_ResizeSbfk_U
       (.ResizeStream_U0_ap_done(ResizeStream_U0_ap_done),
        .ResizeStream_U0_ap_start(ResizeStream_U0_ap_start),
        .StreamingDataWidthCo_4_U0_ap_start(StreamingDataWidthCo_4_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_for_ResizeStream_U0_full_n(start_for_ResizeStream_U0_full_n),
        .start_once_reg(start_once_reg_60));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Streami2iS start_for_Streami2iS_U
       (.Q(StreamingDataWidthCo_U0_ap_ready),
        .Relu1D403_U0_ap_start(Relu1D403_U0_ap_start),
        .StreamingDataWidthCo_U0_ap_start(StreamingDataWidthCo_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(start_for_Streami2iS_U_n_9),
        .internal_empty_n_reg_1(start_for_Streami2iS_U_n_10),
        .\mOutPtr_reg[1]_0 (start_for_Relu1D41iI_U_n_11),
        .start_for_Conv1DBuffer_new_U0_full_n(start_for_Conv1DBuffer_new_U0_full_n),
        .start_for_StreamingDataWidthCo_U0_full_n(start_for_StreamingDataWidthCo_U0_full_n),
        .start_once_reg(start_once_reg_64),
        .start_once_reg_0(start_once_reg_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Streami5jm start_for_Streami5jm_U
       (.Q(StreamingDataWidthCo_2_U0_ap_ready),
        .Relu1D_U0_ap_start(Relu1D_U0_ap_start),
        .StreamingDataWidthCo_2_U0_ap_start(StreamingDataWidthCo_2_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(start_for_Streami5jm_U_n_9),
        .\mOutPtr_reg[1]_0 (start_for_Relu1D_U0_U_n_10),
        .start_for_StreamingDataWidthCo_2_U0_full_n(start_for_StreamingDataWidthCo_2_U0_full_n),
        .start_for_StreamingMaxPool_Pre_U0_full_n(start_for_StreamingMaxPool_Pre_U0_full_n),
        .start_once_reg(start_once_reg_55),
        .start_once_reg_0(start_once_reg_45));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Streami6jw start_for_Streami6jw_U
       (.StreamingDataWidthCo_2_U0_ap_start(StreamingDataWidthCo_2_U0_ap_start),
        .StreamingMaxPool_Pre_U0_ap_start(StreamingMaxPool_Pre_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(start_for_Streami6jw_U_n_9),
        .\mOutPtr_reg[0]_0 (StreamingMaxPool_Pre_U0_n_26),
        .start_for_Conv1DBuffer_new405_U0_full_n(start_for_Conv1DBuffer_new405_U0_full_n),
        .start_for_StreamingMaxPool_Pre_U0_full_n(start_for_StreamingMaxPool_Pre_U0_full_n),
        .start_once_reg(start_once_reg_67),
        .start_once_reg_0(start_once_reg_55));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_StreamiYie start_for_StreamiYie_U
       (.Q(StreamingDataWidthCo_1_U0_ap_ready),
        .Relu1D399_U0_ap_start(Relu1D399_U0_ap_start),
        .StreamingDataWidthCo_1_U0_ap_start(StreamingDataWidthCo_1_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(start_for_StreamiYie_U_n_9),
        .internal_empty_n_reg_1(start_for_StreamiYie_U_n_10),
        .\mOutPtr_reg[1]_0 (start_for_Relu1D3Xh4_U_n_10),
        .start_for_Conv1DBuffer_new401_U0_full_n(start_for_Conv1DBuffer_new401_U0_full_n),
        .start_for_StreamingDataWidthCo_1_U0_full_n(start_for_StreamingDataWidthCo_1_U0_full_n),
        .start_once_reg(start_once_reg_51),
        .start_once_reg_0(start_once_reg_35));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Streamibak start_for_Streamibak_U
       (.Q(StreamingDataWidthCo_3_U0_ap_ready),
        .Relu1D407_U0_ap_start(Relu1D407_U0_ap_start),
        .StreamingDataWidthCo_3_U0_ap_start(StreamingDataWidthCo_3_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(start_for_Streamibak_U_n_10),
        .internal_empty_n_reg_1(start_for_Streamibak_U_n_11),
        .internal_full_n_reg_0(start_for_Streamibak_U_n_9),
        .\mOutPtr_reg[1]_0 (Relu1D407_U0_n_14),
        .start_for_Conv1DBuffer_new_1_U0_full_n(start_for_Conv1DBuffer_new_1_U0_full_n),
        .start_for_StreamingDataWidthCo_3_U0_full_n(start_for_StreamingDataWidthCo_3_U0_full_n),
        .start_once_reg(start_once_reg_41),
        .start_once_reg_0(start_once_reg_57));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Streamibek start_for_Streamibek_U
       (.Q(StreamingDataWidthCo_4_U0_ap_ready),
        .Relu1D_1_U0_ap_start(Relu1D_1_U0_ap_start),
        .StreamingDataWidthCo_4_U0_ap_start(StreamingDataWidthCo_4_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(start_for_Streamibek_U_n_9),
        .\mOutPtr_reg[1]_0 (Relu1D_1_U0_n_14),
        .start_for_StreamingDataWidthCo_4_U0_full_n(start_for_StreamingDataWidthCo_4_U0_full_n),
        .start_once_reg(start_once_reg_44));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_grouperUhA start_for_grouperUhA_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grouperPE_U0_ap_ready(grouperPE_U0_ap_ready),
        .grouperPE_U0_ap_start(grouperPE_U0_ap_start),
        .internal_empty_n_reg_0(start_for_grouperUhA_U_n_9),
        .loadPCL_U0_ap_start(loadPCL_U0_ap_start),
        .start_for_Conv1DBuffer_new397_U0_full_n(start_for_Conv1DBuffer_new397_U0_full_n),
        .start_for_grouperPE_U0_full_n(start_for_grouperPE_U0_full_n),
        .start_once_reg(start_once_reg_71),
        .start_once_reg_0(start_once_reg_48));
  CARRY4 \tmp_203_1_reg_1289_reg[0]_i_4 
       (.CI(Conv1DMac_new402_U0_n_79),
        .CO(\NLW_tmp_203_1_reg_1289_reg[0]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_203_1_reg_1289_reg[0]_i_4_O_UNCONNECTED [3:1],tmp_331_fu_584_p1}),
        .S({1'b0,1'b0,1'b0,Conv1DMac_new402_U0_n_78}));
  CARRY4 \tmp_203_3_reg_1319_reg[0]_i_4 
       (.CI(Conv1DMac_new402_U0_n_87),
        .CO(\NLW_tmp_203_3_reg_1319_reg[0]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_203_3_reg_1319_reg[0]_i_4_O_UNCONNECTED [3:1],tmp_337_fu_724_p1}),
        .S({1'b0,1'b0,1'b0,Conv1DMac_new402_U0_n_86}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeS2_control_s_axi
   (\FSM_onehot_wstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_rstate_reg[1]_0 ,
    interrupt,
    s_axi_control_BVALID,
    s_axi_control_RVALID,
    p_0_in__0,
    loadPCL_U0_ap_start,
    int_ap_start_reg_0,
    s_axi_control_RDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_idle,
    ResizeStream_1_U0_ap_ready,
    s_axi_control_AWVALID,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WDATA,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_BREADY,
    s_axi_control_RREADY,
    ResizeStream_U0_ap_done,
    start_for_grouperPE_U0_full_n,
    start_once_reg,
    s_axi_control_AWADDR,
    int_isr);
  output \FSM_onehot_wstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output interrupt;
  output s_axi_control_BVALID;
  output s_axi_control_RVALID;
  output p_0_in__0;
  output loadPCL_U0_ap_start;
  output int_ap_start_reg_0;
  output [4:0]s_axi_control_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_idle;
  input ResizeStream_1_U0_ap_ready;
  input s_axi_control_AWVALID;
  input [0:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input [2:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_BREADY;
  input s_axi_control_RREADY;
  input ResizeStream_U0_ap_done;
  input start_for_grouperPE_U0_full_n;
  input start_once_reg;
  input [3:0]s_axi_control_AWADDR;
  input int_isr;

  wire \FSM_onehot_rstate[1]_i_1_n_7 ;
  wire \FSM_onehot_rstate[2]_i_1_n_7 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_7 ;
  wire \FSM_onehot_wstate[2]_i_1_n_7 ;
  wire \FSM_onehot_wstate[3]_i_1_n_7 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ResizeStream_1_U0_ap_ready;
  wire ResizeStream_U0_ap_done;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire [7:1]data0;
  wire int_ap_done_i_1_n_7;
  wire int_ap_done_i_2_n_7;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_7;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_7;
  wire int_auto_restart_i_2_n_7;
  wire int_gie_i_1_n_7;
  wire int_gie_reg_n_7;
  wire \int_ier[0]_i_1_n_7 ;
  wire \int_ier[1]_i_1_n_7 ;
  wire \int_ier[1]_i_2_n_7 ;
  wire \int_ier_reg_n_7_[0] ;
  wire int_isr;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_7 ;
  wire \int_isr[1]_i_1_n_7 ;
  wire \int_isr_reg_n_7_[0] ;
  wire interrupt;
  wire loadPCL_U0_ap_start;
  wire p_0_in__0;
  wire p_1_in;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_7 ;
  wire \rdata[0]_i_3_n_7 ;
  wire \rdata[1]_i_2_n_7 ;
  wire \rdata[7]_i_1_n_7 ;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [4:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [2:0]s_axi_control_WDATA;
  wire [0:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire start_for_grouperPE_U0_full_n;
  wire start_once_reg;
  wire waddr;
  wire \waddr_reg_n_7_[0] ;
  wire \waddr_reg_n_7_[1] ;
  wire \waddr_reg_n_7_[2] ;
  wire \waddr_reg_n_7_[3] ;

  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h8FBB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_7 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_7 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_7 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF444F477)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\FSM_onehot_wstate[2]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_7 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_7 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_7 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_7 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hDC)) 
    int_ap_done_i_1
       (.I0(int_ap_done_i_2_n_7),
        .I1(ResizeStream_U0_ap_done),
        .I2(data0[1]),
        .O(int_ap_done_i_1_n_7));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    int_ap_done_i_2
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_ARADDR[2]),
        .O(int_ap_done_i_2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_7),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_ap_idle_i_24
       (.I0(loadPCL_U0_ap_start),
        .I1(start_for_grouperPE_U0_full_n),
        .I2(start_once_reg),
        .O(int_ap_start_reg_0));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ResizeStream_1_U0_ap_ready),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ResizeStream_1_U0_ap_ready),
        .I2(int_ap_start3_out),
        .I3(loadPCL_U0_ap_start),
        .O(int_ap_start_i_1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WSTRB),
        .I1(int_auto_restart_i_2_n_7),
        .I2(\waddr_reg_n_7_[2] ),
        .I3(s_axi_control_WDATA[0]),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_7),
        .Q(loadPCL_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[2]),
        .I1(\waddr_reg_n_7_[2] ),
        .I2(int_auto_restart_i_2_n_7),
        .I3(s_axi_control_WSTRB),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    int_auto_restart_i_2
       (.I0(s_axi_control_WVALID),
        .I1(\waddr_reg_n_7_[0] ),
        .I2(\waddr_reg_n_7_[1] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_7_[3] ),
        .O(int_auto_restart_i_2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_7),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_7_[2] ),
        .I2(int_auto_restart_i_2_n_7),
        .I3(s_axi_control_WSTRB),
        .I4(int_gie_reg_n_7),
        .O(int_gie_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_7),
        .Q(int_gie_reg_n_7),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_7_[2] ),
        .I2(\int_ier[1]_i_2_n_7 ),
        .I3(s_axi_control_WSTRB),
        .I4(\int_ier_reg_n_7_[0] ),
        .O(\int_ier[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_7_[2] ),
        .I2(\int_ier[1]_i_2_n_7 ),
        .I3(s_axi_control_WSTRB),
        .I4(p_0_in__0),
        .O(\int_ier[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WVALID),
        .I1(\waddr_reg_n_7_[0] ),
        .I2(\waddr_reg_n_7_[1] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_7_[3] ),
        .O(\int_ier[1]_i_2_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_7 ),
        .Q(\int_ier_reg_n_7_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_7 ),
        .Q(p_0_in__0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(ResizeStream_U0_ap_done),
        .I3(\int_ier_reg_n_7_[0] ),
        .I4(\int_isr_reg_n_7_[0] ),
        .O(\int_isr[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_7_[2] ),
        .I1(\int_ier[1]_i_2_n_7 ),
        .I2(s_axi_control_WSTRB),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_ier[1]_i_2_n_7 ),
        .I3(\waddr_reg_n_7_[2] ),
        .I4(int_isr),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_7 ),
        .Q(\int_isr_reg_n_7_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_7 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(p_1_in),
        .I1(\int_isr_reg_n_7_[0] ),
        .I2(int_gie_reg_n_7),
        .O(interrupt));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \rdata[0]_i_2 
       (.I0(\int_ier_reg_n_7_[0] ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(loadPCL_U0_ap_start),
        .O(\rdata[0]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \rdata[0]_i_3 
       (.I0(\int_isr_reg_n_7_[0] ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(int_gie_reg_n_7),
        .O(\rdata[0]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \rdata[1]_i_1 
       (.I0(p_1_in),
        .I1(s_axi_control_ARADDR[2]),
        .I2(p_0_in__0),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\rdata[1]_i_2_n_7 ),
        .I5(data0[1]),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_2 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(\rdata[1]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(data0[2]),
        .O(rdata[2]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(data0[3]),
        .O(rdata[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(\rdata[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[7]_i_2 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(data0[7]),
        .O(rdata[7]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_1_n_7 ),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_7 ),
        .I1(\rdata[0]_i_3_n_7 ),
        .O(rdata[0]),
        .S(s_axi_control_ARADDR[2]));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_1_n_7 ),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_1_n_7 ),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_1_n_7 ),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_1_n_7 ),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[3]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_7_[3] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeS2_mux_432rcU
   (sample_val_fu_4859_p6,
    DOADO,
    \tmp_159_reg_7013_reg[1] ,
    Q,
    \tmp_159_reg_7013_reg[1]_0 ,
    \tmp_159_reg_7013_reg[1]_1 );
  output [7:0]sample_val_fu_4859_p6;
  input [7:0]DOADO;
  input [7:0]\tmp_159_reg_7013_reg[1] ;
  input [1:0]Q;
  input [7:0]\tmp_159_reg_7013_reg[1]_0 ;
  input [7:0]\tmp_159_reg_7013_reg[1]_1 ;

  wire [7:0]DOADO;
  wire [1:0]Q;
  wire [7:0]sample_val_fu_4859_p6;
  wire [7:0]\tmp_159_reg_7013_reg[1] ;
  wire [7:0]\tmp_159_reg_7013_reg[1]_0 ;
  wire [7:0]\tmp_159_reg_7013_reg[1]_1 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_159_reg_7013[0]_i_1 
       (.I0(DOADO[6]),
        .I1(\tmp_159_reg_7013_reg[1] [6]),
        .I2(Q[1]),
        .I3(\tmp_159_reg_7013_reg[1]_0 [6]),
        .I4(Q[0]),
        .I5(\tmp_159_reg_7013_reg[1]_1 [6]),
        .O(sample_val_fu_4859_p6[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_159_reg_7013[1]_i_1 
       (.I0(DOADO[7]),
        .I1(\tmp_159_reg_7013_reg[1] [7]),
        .I2(Q[1]),
        .I3(\tmp_159_reg_7013_reg[1]_0 [7]),
        .I4(Q[0]),
        .I5(\tmp_159_reg_7013_reg[1]_1 [7]),
        .O(sample_val_fu_4859_p6[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_162_cast_reg_7018[10]_i_1 
       (.I0(DOADO[4]),
        .I1(\tmp_159_reg_7013_reg[1] [4]),
        .I2(Q[1]),
        .I3(\tmp_159_reg_7013_reg[1]_0 [4]),
        .I4(Q[0]),
        .I5(\tmp_159_reg_7013_reg[1]_1 [4]),
        .O(sample_val_fu_4859_p6[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_162_cast_reg_7018[11]_i_1 
       (.I0(DOADO[5]),
        .I1(\tmp_159_reg_7013_reg[1] [5]),
        .I2(Q[1]),
        .I3(\tmp_159_reg_7013_reg[1]_0 [5]),
        .I4(Q[0]),
        .I5(\tmp_159_reg_7013_reg[1]_1 [5]),
        .O(sample_val_fu_4859_p6[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_162_cast_reg_7018[6]_i_1 
       (.I0(DOADO[0]),
        .I1(\tmp_159_reg_7013_reg[1] [0]),
        .I2(Q[1]),
        .I3(\tmp_159_reg_7013_reg[1]_0 [0]),
        .I4(Q[0]),
        .I5(\tmp_159_reg_7013_reg[1]_1 [0]),
        .O(sample_val_fu_4859_p6[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_162_cast_reg_7018[7]_i_1 
       (.I0(DOADO[1]),
        .I1(\tmp_159_reg_7013_reg[1] [1]),
        .I2(Q[1]),
        .I3(\tmp_159_reg_7013_reg[1]_0 [1]),
        .I4(Q[0]),
        .I5(\tmp_159_reg_7013_reg[1]_1 [1]),
        .O(sample_val_fu_4859_p6[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_162_cast_reg_7018[8]_i_1 
       (.I0(DOADO[2]),
        .I1(\tmp_159_reg_7013_reg[1] [2]),
        .I2(Q[1]),
        .I3(\tmp_159_reg_7013_reg[1]_0 [2]),
        .I4(Q[0]),
        .I5(\tmp_159_reg_7013_reg[1]_1 [2]),
        .O(sample_val_fu_4859_p6[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_162_cast_reg_7018[9]_i_1 
       (.I0(DOADO[3]),
        .I1(\tmp_159_reg_7013_reg[1] [3]),
        .I2(Q[1]),
        .I3(\tmp_159_reg_7013_reg[1]_0 [3]),
        .I4(Q[0]),
        .I5(\tmp_159_reg_7013_reg[1]_1 [3]),
        .O(sample_val_fu_4859_p6[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeS2_mux_432sc4
   (\featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg ,
    \sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg ,
    \sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_0 ,
    Q,
    \sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_1 ,
    DOBDO);
  output [7:0]\featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg ;
  input [7:0]\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg ;
  input [7:0]\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_0 ;
  input [1:0]Q;
  input [7:0]\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_1 ;
  input [7:0]DOBDO;

  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire [7:0]\featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg ;
  wire [7:0]\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg ;
  wire [7:0]\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_0 ;
  wire [7:0]\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_1 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_13
       (.I0(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg [7]),
        .I1(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_0 [7]),
        .I2(Q[1]),
        .I3(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_1 [7]),
        .I4(Q[0]),
        .I5(DOBDO[7]),
        .O(\featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_14
       (.I0(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg [6]),
        .I1(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_0 [6]),
        .I2(Q[1]),
        .I3(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_1 [6]),
        .I4(Q[0]),
        .I5(DOBDO[6]),
        .O(\featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_15
       (.I0(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg [5]),
        .I1(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_0 [5]),
        .I2(Q[1]),
        .I3(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_1 [5]),
        .I4(Q[0]),
        .I5(DOBDO[5]),
        .O(\featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_16
       (.I0(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg [4]),
        .I1(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_0 [4]),
        .I2(Q[1]),
        .I3(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_1 [4]),
        .I4(Q[0]),
        .I5(DOBDO[4]),
        .O(\featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_17
       (.I0(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg [3]),
        .I1(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_0 [3]),
        .I2(Q[1]),
        .I3(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_1 [3]),
        .I4(Q[0]),
        .I5(DOBDO[3]),
        .O(\featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_18
       (.I0(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg [2]),
        .I1(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_0 [2]),
        .I2(Q[1]),
        .I3(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_1 [2]),
        .I4(Q[0]),
        .I5(DOBDO[2]),
        .O(\featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_19
       (.I0(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg [1]),
        .I1(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_0 [1]),
        .I2(Q[1]),
        .I3(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_1 [1]),
        .I4(Q[0]),
        .I5(DOBDO[1]),
        .O(\featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_20
       (.I0(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg [0]),
        .I1(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_0 [0]),
        .I2(Q[1]),
        .I3(\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_1 [0]),
        .I4(Q[0]),
        .I5(DOBDO[0]),
        .O(\featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d256_A
   (sampleStream_V_full_n,
    sampleStream_V_empty_n,
    \ap_CS_fsm_reg[130] ,
    full_n_reg_0,
    sampStore_3_ce0,
    sampStore_3_we0,
    SR,
    sampStore_0_ce0,
    sampStore_0_we0,
    sampStore_1_ce0,
    sampStore_1_we0,
    sampStore_2_ce0,
    sampStore_2_we0,
    internal_empty_n_reg,
    dout_valid_reg_0,
    \dout_buf_reg[31]_0 ,
    ap_clk,
    D,
    WEBWE,
    SS,
    grp_LFSR_fu_3432_ap_start_reg,
    grp_LFSR_fu_3432_ap_start_reg_reg,
    Q,
    \ap_CS_fsm_reg[130]_0 ,
    ap_CS_fsm_state130,
    in_1_V_V_empty_n,
    ram_reg,
    ap_CS_fsm_state128,
    ram_reg_0,
    ram_reg_1,
    ap_CS_fsm_state33,
    ap_CS_fsm_state32,
    ap_CS_fsm_state17,
    ap_CS_fsm_state21,
    ap_CS_fsm_state31,
    ap_CS_fsm_state30,
    ap_CS_fsm_state22,
    ap_CS_fsm_state24,
    ap_CS_fsm_state23,
    ap_CS_fsm_state28,
    ap_CS_fsm_state15,
    ap_CS_fsm_state10,
    ap_CS_fsm_state16,
    ap_CS_fsm_state12,
    ap_CS_fsm_state18,
    ap_CS_fsm_state19,
    ap_CS_fsm_state20,
    ap_CS_fsm_state13,
    ap_CS_fsm_state11,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ap_CS_fsm_state42,
    ap_CS_fsm_state66,
    ap_CS_fsm_state35,
    ap_CS_fsm_state38,
    ap_CS_fsm_state37,
    ram_reg_6,
    ram_reg_7,
    ap_CS_fsm_state71,
    ap_CS_fsm_state73,
    ap_CS_fsm_state76,
    ap_CS_fsm_state97,
    ap_CS_fsm_state87,
    ap_CS_fsm_state96,
    ap_CS_fsm_state83,
    ap_CS_fsm_state78,
    ap_CS_fsm_state90,
    ap_CS_fsm_state86,
    ap_CS_fsm_state72,
    ap_CS_fsm_state81,
    ap_CS_fsm_state98,
    ap_CS_fsm_state95,
    ap_CS_fsm_state75,
    ap_CS_fsm_state91,
    ap_CS_fsm_state82,
    ap_CS_fsm_state67,
    ap_CS_fsm_state85,
    ap_CS_fsm_state74,
    ap_CS_fsm_state79,
    ap_CS_fsm_state77,
    ap_CS_fsm_state122,
    ap_CS_fsm_state125,
    ap_CS_fsm_state123,
    ap_CS_fsm_state124,
    ap_CS_fsm_state114,
    ap_CS_fsm_state113,
    ap_CS_fsm_state112,
    ap_CS_fsm_state111,
    ap_CS_fsm_state126,
    ap_CS_fsm_state127,
    ap_CS_fsm_state121,
    ap_CS_fsm_state110,
    grouperPE_U0_ap_start,
    start_for_Conv1DBuffer_new397_U0_full_n,
    grp_LFSR_fu_3432_ap_start_reg_reg_0,
    \usedw_reg[4]_0 ,
    \usedw_reg[4]_1 ,
    show_ahead_reg_0,
    ap_rst_n,
    E,
    \usedw_reg[7]_0 );
  output sampleStream_V_full_n;
  output sampleStream_V_empty_n;
  output [1:0]\ap_CS_fsm_reg[130] ;
  output full_n_reg_0;
  output sampStore_3_ce0;
  output sampStore_3_we0;
  output [0:0]SR;
  output sampStore_0_ce0;
  output sampStore_0_we0;
  output sampStore_1_ce0;
  output sampStore_1_we0;
  output sampStore_2_ce0;
  output sampStore_2_we0;
  output internal_empty_n_reg;
  output dout_valid_reg_0;
  output [31:0]\dout_buf_reg[31]_0 ;
  input ap_clk;
  input [6:0]D;
  input [0:0]WEBWE;
  input [0:0]SS;
  input grp_LFSR_fu_3432_ap_start_reg;
  input [1:0]grp_LFSR_fu_3432_ap_start_reg_reg;
  input [5:0]Q;
  input \ap_CS_fsm_reg[130]_0 ;
  input ap_CS_fsm_state130;
  input in_1_V_V_empty_n;
  input ram_reg;
  input ap_CS_fsm_state128;
  input ram_reg_0;
  input ram_reg_1;
  input ap_CS_fsm_state33;
  input ap_CS_fsm_state32;
  input ap_CS_fsm_state17;
  input ap_CS_fsm_state21;
  input ap_CS_fsm_state31;
  input ap_CS_fsm_state30;
  input ap_CS_fsm_state22;
  input ap_CS_fsm_state24;
  input ap_CS_fsm_state23;
  input ap_CS_fsm_state28;
  input ap_CS_fsm_state15;
  input ap_CS_fsm_state10;
  input ap_CS_fsm_state16;
  input ap_CS_fsm_state12;
  input ap_CS_fsm_state18;
  input ap_CS_fsm_state19;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state13;
  input ap_CS_fsm_state11;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ap_CS_fsm_state42;
  input ap_CS_fsm_state66;
  input ap_CS_fsm_state35;
  input ap_CS_fsm_state38;
  input ap_CS_fsm_state37;
  input ram_reg_6;
  input ram_reg_7;
  input ap_CS_fsm_state71;
  input ap_CS_fsm_state73;
  input ap_CS_fsm_state76;
  input ap_CS_fsm_state97;
  input ap_CS_fsm_state87;
  input ap_CS_fsm_state96;
  input ap_CS_fsm_state83;
  input ap_CS_fsm_state78;
  input ap_CS_fsm_state90;
  input ap_CS_fsm_state86;
  input ap_CS_fsm_state72;
  input ap_CS_fsm_state81;
  input ap_CS_fsm_state98;
  input ap_CS_fsm_state95;
  input ap_CS_fsm_state75;
  input ap_CS_fsm_state91;
  input ap_CS_fsm_state82;
  input ap_CS_fsm_state67;
  input ap_CS_fsm_state85;
  input ap_CS_fsm_state74;
  input ap_CS_fsm_state79;
  input ap_CS_fsm_state77;
  input ap_CS_fsm_state122;
  input ap_CS_fsm_state125;
  input ap_CS_fsm_state123;
  input ap_CS_fsm_state124;
  input ap_CS_fsm_state114;
  input ap_CS_fsm_state113;
  input ap_CS_fsm_state112;
  input ap_CS_fsm_state111;
  input ap_CS_fsm_state126;
  input ap_CS_fsm_state127;
  input ap_CS_fsm_state121;
  input ap_CS_fsm_state110;
  input grouperPE_U0_ap_start;
  input start_for_Conv1DBuffer_new397_U0_full_n;
  input grp_LFSR_fu_3432_ap_start_reg_reg_0;
  input \usedw_reg[4]_0 ;
  input \usedw_reg[4]_1 ;
  input show_ahead_reg_0;
  input ap_rst_n;
  input [0:0]E;
  input [0:0]\usedw_reg[7]_0 ;

  wire [6:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire [1:0]\ap_CS_fsm_reg[130] ;
  wire \ap_CS_fsm_reg[130]_0 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state110;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state114;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state122;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state128;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state130;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state98;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_buf[0]_i_1_n_7 ;
  wire \dout_buf[10]_i_1_n_7 ;
  wire \dout_buf[11]_i_1_n_7 ;
  wire \dout_buf[12]_i_1_n_7 ;
  wire \dout_buf[13]_i_1_n_7 ;
  wire \dout_buf[14]_i_1_n_7 ;
  wire \dout_buf[15]_i_1_n_7 ;
  wire \dout_buf[16]_i_1_n_7 ;
  wire \dout_buf[17]_i_1_n_7 ;
  wire \dout_buf[18]_i_1_n_7 ;
  wire \dout_buf[19]_i_1_n_7 ;
  wire \dout_buf[1]_i_1_n_7 ;
  wire \dout_buf[20]_i_1_n_7 ;
  wire \dout_buf[21]_i_1_n_7 ;
  wire \dout_buf[22]_i_1_n_7 ;
  wire \dout_buf[23]_i_1_n_7 ;
  wire \dout_buf[24]_i_1_n_7 ;
  wire \dout_buf[25]_i_1_n_7 ;
  wire \dout_buf[26]_i_1_n_7 ;
  wire \dout_buf[27]_i_1_n_7 ;
  wire \dout_buf[28]_i_1_n_7 ;
  wire \dout_buf[29]_i_1_n_7 ;
  wire \dout_buf[2]_i_1_n_7 ;
  wire \dout_buf[30]_i_1_n_7 ;
  wire \dout_buf[31]_i_2_n_7 ;
  wire \dout_buf[3]_i_1_n_7 ;
  wire \dout_buf[4]_i_1_n_7 ;
  wire \dout_buf[5]_i_1_n_7 ;
  wire \dout_buf[6]_i_1_n_7 ;
  wire \dout_buf[7]_i_1_n_7 ;
  wire \dout_buf[8]_i_1_n_7 ;
  wire \dout_buf[9]_i_1_n_7 ;
  wire [31:0]\dout_buf_reg[31]_0 ;
  wire dout_valid_i_1_n_7;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1_n_7;
  wire empty_n_i_2_n_7;
  wire empty_n_i_4_n_7;
  wire full_n_i_1_n_7;
  wire full_n_i_3_n_7;
  wire full_n_reg_0;
  wire grouperPE_U0_ap_start;
  wire grp_LFSR_fu_3432_ap_start_reg;
  wire [1:0]grp_LFSR_fu_3432_ap_start_reg_reg;
  wire grp_LFSR_fu_3432_ap_start_reg_reg_0;
  wire in_1_V_V_empty_n;
  wire internal_empty_n_reg;
  wire mem_reg_i_17_n_7;
  wire p_1_in;
  wire pop;
  wire [31:0]q_buf;
  wire [6:0]q_tmp;
  wire [7:0]raddr;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_i_17__4_n_7;
  wire ram_reg_i_18__3_n_7;
  wire ram_reg_i_19__1_n_7;
  wire ram_reg_i_20__1_n_7;
  wire ram_reg_i_22__2_n_7;
  wire ram_reg_i_23__1_n_7;
  wire ram_reg_i_23__2_n_7;
  wire ram_reg_i_24__3_n_7;
  wire ram_reg_i_30__1_n_7;
  wire ram_reg_i_31__1_n_7;
  wire ram_reg_i_32__1_n_7;
  wire ram_reg_i_32__4_n_7;
  wire ram_reg_i_33__3_n_7;
  wire ram_reg_i_34__0_n_7;
  wire ram_reg_i_35__1_n_7;
  wire [7:0]rnext;
  wire sampStore_0_ce0;
  wire sampStore_0_we0;
  wire sampStore_1_ce0;
  wire sampStore_1_we0;
  wire sampStore_2_ce0;
  wire sampStore_2_we0;
  wire sampStore_3_ce0;
  wire sampStore_3_we0;
  wire sampleStream_V_empty_n;
  wire sampleStream_V_full_n;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_7;
  wire show_ahead_i_3_n_7;
  wire show_ahead_reg_0;
  wire start_for_Conv1DBuffer_new397_U0_full_n;
  wire \usedw[0]_i_1_n_7 ;
  wire \usedw[4]_i_2_n_7 ;
  wire \usedw[4]_i_3_n_7 ;
  wire \usedw[4]_i_4_n_7 ;
  wire \usedw[4]_i_5_n_7 ;
  wire \usedw[4]_i_6_n_7 ;
  wire \usedw[7]_i_4_n_7 ;
  wire \usedw[7]_i_5_n_7 ;
  wire \usedw[7]_i_6_n_7 ;
  wire \usedw_reg[4]_0 ;
  wire \usedw_reg[4]_1 ;
  wire \usedw_reg[4]_i_1_n_10 ;
  wire \usedw_reg[4]_i_1_n_11 ;
  wire \usedw_reg[4]_i_1_n_12 ;
  wire \usedw_reg[4]_i_1_n_13 ;
  wire \usedw_reg[4]_i_1_n_14 ;
  wire \usedw_reg[4]_i_1_n_7 ;
  wire \usedw_reg[4]_i_1_n_8 ;
  wire \usedw_reg[4]_i_1_n_9 ;
  wire [0:0]\usedw_reg[7]_0 ;
  wire \usedw_reg[7]_i_2_n_10 ;
  wire \usedw_reg[7]_i_2_n_12 ;
  wire \usedw_reg[7]_i_2_n_13 ;
  wire \usedw_reg[7]_i_2_n_14 ;
  wire \usedw_reg[7]_i_2_n_9 ;
  wire [7:0]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_7 ;
  wire \waddr[1]_i_1_n_7 ;
  wire \waddr[2]_i_1_n_7 ;
  wire \waddr[3]_i_1__0_n_7 ;
  wire \waddr[4]_i_1_n_7 ;
  wire \waddr[5]_i_1_n_7 ;
  wire \waddr[6]_i_1_n_7 ;
  wire \waddr[6]_i_2_n_7 ;
  wire \waddr[7]_i_2_n_7 ;
  wire \waddr[7]_i_3_n_7 ;
  wire \waddr[7]_i_4_n_7 ;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFF888F000F888)) 
    \ap_CS_fsm[130]_i_1 
       (.I0(\ap_CS_fsm_reg[130]_0 ),
        .I1(Q[3]),
        .I2(ap_CS_fsm_state130),
        .I3(sampleStream_V_empty_n),
        .I4(in_1_V_V_empty_n),
        .I5(Q[4]),
        .O(\ap_CS_fsm_reg[130] [1]));
  LUT6 #(
    .INIT(64'h4F00FFFF4F004F00)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(grp_LFSR_fu_3432_ap_start_reg),
        .I1(grp_LFSR_fu_3432_ap_start_reg_reg[0]),
        .I2(full_n_reg_0),
        .I3(Q[1]),
        .I4(sampleStream_V_empty_n),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[130] [0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[10]_i_1 
       (.I0(q_buf[10]),
        .I1(show_ahead),
        .O(\dout_buf[10]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[11]_i_1 
       (.I0(q_buf[11]),
        .I1(show_ahead),
        .O(\dout_buf[11]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[12]_i_1 
       (.I0(q_buf[12]),
        .I1(show_ahead),
        .O(\dout_buf[12]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[13]_i_1 
       (.I0(q_buf[13]),
        .I1(show_ahead),
        .O(\dout_buf[13]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[14]_i_1 
       (.I0(q_buf[14]),
        .I1(show_ahead),
        .O(\dout_buf[14]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[15]_i_1 
       (.I0(q_buf[15]),
        .I1(show_ahead),
        .O(\dout_buf[15]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[16]_i_1 
       (.I0(q_buf[16]),
        .I1(show_ahead),
        .O(\dout_buf[16]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[17]_i_1 
       (.I0(q_buf[17]),
        .I1(show_ahead),
        .O(\dout_buf[17]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[18]_i_1 
       (.I0(q_buf[18]),
        .I1(show_ahead),
        .O(\dout_buf[18]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[19]_i_1 
       (.I0(q_buf[19]),
        .I1(show_ahead),
        .O(\dout_buf[19]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[20]_i_1 
       (.I0(q_buf[20]),
        .I1(show_ahead),
        .O(\dout_buf[20]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[21]_i_1 
       (.I0(q_buf[21]),
        .I1(show_ahead),
        .O(\dout_buf[21]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[22]_i_1 
       (.I0(q_buf[22]),
        .I1(show_ahead),
        .O(\dout_buf[22]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[23]_i_1 
       (.I0(q_buf[23]),
        .I1(show_ahead),
        .O(\dout_buf[23]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[24]_i_1 
       (.I0(q_buf[24]),
        .I1(show_ahead),
        .O(\dout_buf[24]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[25]_i_1 
       (.I0(q_buf[25]),
        .I1(show_ahead),
        .O(\dout_buf[25]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[26]_i_1 
       (.I0(q_buf[26]),
        .I1(show_ahead),
        .O(\dout_buf[26]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[27]_i_1 
       (.I0(q_buf[27]),
        .I1(show_ahead),
        .O(\dout_buf[27]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[28]_i_1 
       (.I0(q_buf[28]),
        .I1(show_ahead),
        .O(\dout_buf[28]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[29]_i_1 
       (.I0(q_buf[29]),
        .I1(show_ahead),
        .O(\dout_buf[29]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[30]_i_1 
       (.I0(q_buf[30]),
        .I1(show_ahead),
        .O(\dout_buf[30]_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dout_buf[31]_i_1 
       (.I0(dout_valid_reg_0),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[31]_i_2 
       (.I0(q_buf[31]),
        .I1(show_ahead),
        .O(\dout_buf[31]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[7]_i_1 
       (.I0(q_buf[7]),
        .I1(show_ahead),
        .O(\dout_buf[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[8]_i_1 
       (.I0(q_buf[8]),
        .I1(show_ahead),
        .O(\dout_buf[8]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[9]_i_1 
       (.I0(q_buf[9]),
        .I1(show_ahead),
        .O(\dout_buf[9]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_2_n_7 ),
        .Q(\dout_buf_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_7 ),
        .Q(\dout_buf_reg[31]_0 [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    dout_valid_i_1
       (.I0(sampStore_1_we0),
        .I1(sampStore_0_we0),
        .I2(sampStore_2_we0),
        .I3(sampStore_3_we0),
        .I4(sampleStream_V_empty_n),
        .I5(empty_n),
        .O(dout_valid_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_7),
        .Q(sampleStream_V_empty_n),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(usedw_reg__0[0]),
        .I1(empty_n_i_2_n_7),
        .I2(show_ahead_reg_0),
        .I3(dout_valid_reg_0),
        .I4(empty_n),
        .O(empty_n_i_1_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_2
       (.I0(usedw_reg__0[5]),
        .I1(empty_n_i_4_n_7),
        .I2(usedw_reg__0[3]),
        .I3(usedw_reg__0[4]),
        .I4(usedw_reg__0[2]),
        .I5(usedw_reg__0[1]),
        .O(empty_n_i_2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_4
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(empty_n_i_4_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_7),
        .Q(empty_n),
        .R(SS));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(sampleStream_V_full_n),
        .I3(dout_valid_reg_0),
        .I4(show_ahead_reg_0),
        .O(full_n_i_1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    full_n_i_2
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[0]),
        .I2(full_n_i_3_n_7),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    full_n_i_3
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .I2(usedw_reg__0[4]),
        .I3(usedw_reg__0[5]),
        .I4(usedw_reg__0[3]),
        .I5(usedw_reg__0[2]),
        .O(full_n_i_3_n_7));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_7),
        .Q(sampleStream_V_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFA800A800A800)) 
    grp_LFSR_fu_3432_ap_start_reg_i_1
       (.I0(grouperPE_U0_ap_start),
        .I1(start_for_Conv1DBuffer_new397_U0_full_n),
        .I2(grp_LFSR_fu_3432_ap_start_reg_reg_0),
        .I3(Q[0]),
        .I4(full_n_reg_0),
        .I5(grp_LFSR_fu_3432_ap_start_reg),
        .O(internal_empty_n_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(sampleStream_V_full_n),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_1
       (.I0(raddr[6]),
        .I1(mem_reg_i_17_n_7),
        .I2(raddr[5]),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_i_17
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(dout_valid_reg_0),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_17_n_7));
  LUT6 #(
    .INIT(64'h00000002FFFFFFFF)) 
    mem_reg_i_18
       (.I0(sampleStream_V_empty_n),
        .I1(sampStore_1_we0),
        .I2(sampStore_0_we0),
        .I3(sampStore_2_we0),
        .I4(sampStore_3_we0),
        .I5(empty_n),
        .O(dout_valid_reg_0));
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_19
       (.I0(sampleStream_V_full_n),
        .I1(grp_LFSR_fu_3432_ap_start_reg_reg[1]),
        .O(full_n_reg_0));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_2
       (.I0(raddr[5]),
        .I1(mem_reg_i_17_n_7),
        .I2(raddr[6]),
        .O(rnext[6]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_3
       (.I0(mem_reg_i_17_n_7),
        .I1(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_4
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(dout_valid_reg_0),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    mem_reg_i_5
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(dout_valid_reg_0),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_6
       (.I0(raddr[1]),
        .I1(dout_valid_reg_0),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(dout_valid_reg_0),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_8
       (.I0(dout_valid_reg_0),
        .I1(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \points_reg_3277[9]_i_1 
       (.I0(ap_CS_fsm_state130),
        .I1(sampleStream_V_empty_n),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SS));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1
       (.I0(Q[5]),
        .I1(sampStore_3_we0),
        .O(sampStore_3_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    ram_reg_i_17__4
       (.I0(ap_CS_fsm_state122),
        .I1(ap_CS_fsm_state125),
        .I2(sampleStream_V_empty_n),
        .I3(ap_CS_fsm_state123),
        .I4(ap_CS_fsm_state124),
        .I5(ram_reg_i_32__4_n_7),
        .O(ram_reg_i_17__4_n_7));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_i_18__3
       (.I0(ap_CS_fsm_state126),
        .I1(ap_CS_fsm_state127),
        .I2(sampleStream_V_empty_n),
        .I3(ap_CS_fsm_state121),
        .I4(ap_CS_fsm_state110),
        .O(ram_reg_i_18__3_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF0E0)) 
    ram_reg_i_19__1
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state32),
        .I2(sampleStream_V_empty_n),
        .I3(ap_CS_fsm_state17),
        .I4(ram_reg_i_30__1_n_7),
        .I5(ram_reg_i_31__1_n_7),
        .O(ram_reg_i_19__1_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1__7
       (.I0(Q[5]),
        .I1(sampStore_0_we0),
        .O(sampStore_0_ce0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1__8
       (.I0(Q[5]),
        .I1(sampStore_1_we0),
        .O(sampStore_1_ce0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1__9
       (.I0(Q[5]),
        .I1(sampStore_2_we0),
        .O(sampStore_2_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    ram_reg_i_20__1
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state16),
        .I2(sampleStream_V_empty_n),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state18),
        .I5(ram_reg_i_32__1_n_7),
        .O(ram_reg_i_20__1_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    ram_reg_i_22__2
       (.I0(ap_CS_fsm_state90),
        .I1(ap_CS_fsm_state86),
        .I2(sampleStream_V_empty_n),
        .I3(ap_CS_fsm_state72),
        .I4(ap_CS_fsm_state81),
        .I5(ram_reg_i_33__3_n_7),
        .O(ram_reg_i_22__2_n_7));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    ram_reg_i_23__1
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state35),
        .I3(ap_CS_fsm_state38),
        .I4(sampleStream_V_empty_n),
        .I5(ap_CS_fsm_state37),
        .O(ram_reg_i_23__1_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    ram_reg_i_23__2
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state73),
        .I2(sampleStream_V_empty_n),
        .I3(ap_CS_fsm_state76),
        .I4(ap_CS_fsm_state97),
        .I5(ram_reg_i_34__0_n_7),
        .O(ram_reg_i_23__2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    ram_reg_i_24__3
       (.I0(sampleStream_V_empty_n),
        .I1(ap_CS_fsm_state82),
        .I2(ap_CS_fsm_state67),
        .I3(ram_reg_i_35__1_n_7),
        .O(ram_reg_i_24__3_n_7));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_i_30__1
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state31),
        .I2(sampleStream_V_empty_n),
        .I3(ap_CS_fsm_state30),
        .I4(ap_CS_fsm_state22),
        .O(ram_reg_i_30__1_n_7));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_i_31__1
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state23),
        .I2(sampleStream_V_empty_n),
        .I3(ap_CS_fsm_state28),
        .I4(ap_CS_fsm_state15),
        .O(ram_reg_i_31__1_n_7));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_i_32__1
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state20),
        .I2(sampleStream_V_empty_n),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state11),
        .O(ram_reg_i_32__1_n_7));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_i_32__4
       (.I0(ap_CS_fsm_state114),
        .I1(ap_CS_fsm_state113),
        .I2(sampleStream_V_empty_n),
        .I3(ap_CS_fsm_state112),
        .I4(ap_CS_fsm_state111),
        .O(ram_reg_i_32__4_n_7));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_i_33__3
       (.I0(ap_CS_fsm_state98),
        .I1(ap_CS_fsm_state95),
        .I2(sampleStream_V_empty_n),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state91),
        .O(ram_reg_i_33__3_n_7));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_i_34__0
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state96),
        .I2(sampleStream_V_empty_n),
        .I3(ap_CS_fsm_state83),
        .I4(ap_CS_fsm_state78),
        .O(ram_reg_i_34__0_n_7));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_i_35__1
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state74),
        .I2(sampleStream_V_empty_n),
        .I3(ap_CS_fsm_state79),
        .I4(ap_CS_fsm_state77),
        .O(ram_reg_i_35__1_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCFCFCDC)) 
    ram_reg_i_7
       (.I0(ram_reg),
        .I1(ram_reg_i_17__4_n_7),
        .I2(sampleStream_V_empty_n),
        .I3(ap_CS_fsm_state128),
        .I4(ap_CS_fsm_state130),
        .I5(ram_reg_i_18__3_n_7),
        .O(sampStore_3_we0));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    ram_reg_i_7__2
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(sampleStream_V_empty_n),
        .I3(ram_reg_i_19__1_n_7),
        .I4(ram_reg_i_20__1_n_7),
        .O(sampStore_0_we0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    ram_reg_i_7__3
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(ram_reg_5),
        .I4(sampleStream_V_empty_n),
        .I5(ram_reg_i_23__1_n_7),
        .O(sampStore_1_we0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    ram_reg_i_7__4
       (.I0(ram_reg_6),
        .I1(ram_reg_7),
        .I2(sampleStream_V_empty_n),
        .I3(ram_reg_i_22__2_n_7),
        .I4(ram_reg_i_23__2_n_7),
        .I5(ram_reg_i_24__3_n_7),
        .O(sampStore_2_we0));
  LUT5 #(
    .INIT(32'h00000008)) 
    show_ahead_i_1
       (.I0(show_ahead_i_2_n_7),
        .I1(show_ahead_i_3_n_7),
        .I2(usedw_reg__0[5]),
        .I3(usedw_reg__0[4]),
        .I4(show_ahead_reg_0),
        .O(show_ahead0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    show_ahead_i_2
       (.I0(usedw_reg__0[0]),
        .I1(dout_valid_reg_0),
        .I2(usedw_reg__0[7]),
        .I3(usedw_reg__0[6]),
        .O(show_ahead_i_2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_3
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[2]),
        .I2(usedw_reg__0[1]),
        .O(show_ahead_i_3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2 
       (.I0(usedw_reg__0[1]),
        .O(\usedw[4]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hA595555555555555)) 
    \usedw[4]_i_6 
       (.I0(usedw_reg__0[1]),
        .I1(\usedw_reg[4]_0 ),
        .I2(sampleStream_V_full_n),
        .I3(\usedw_reg[4]_1 ),
        .I4(Q[1]),
        .I5(dout_valid_reg_0),
        .O(\usedw[4]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4 
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_6 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_6_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw_reg[7]_0 ),
        .D(\usedw[0]_i_1_n_7 ),
        .Q(usedw_reg__0[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw_reg[7]_0 ),
        .D(\usedw_reg[4]_i_1_n_14 ),
        .Q(usedw_reg__0[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw_reg[7]_0 ),
        .D(\usedw_reg[4]_i_1_n_13 ),
        .Q(usedw_reg__0[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw_reg[7]_0 ),
        .D(\usedw_reg[4]_i_1_n_12 ),
        .Q(usedw_reg__0[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw_reg[7]_0 ),
        .D(\usedw_reg[4]_i_1_n_11 ),
        .Q(usedw_reg__0[4]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1_n_7 ,\usedw_reg[4]_i_1_n_8 ,\usedw_reg[4]_i_1_n_9 ,\usedw_reg[4]_i_1_n_10 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],\usedw[4]_i_2_n_7 }),
        .O({\usedw_reg[4]_i_1_n_11 ,\usedw_reg[4]_i_1_n_12 ,\usedw_reg[4]_i_1_n_13 ,\usedw_reg[4]_i_1_n_14 }),
        .S({\usedw[4]_i_3_n_7 ,\usedw[4]_i_4_n_7 ,\usedw[4]_i_5_n_7 ,\usedw[4]_i_6_n_7 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw_reg[7]_0 ),
        .D(\usedw_reg[7]_i_2_n_14 ),
        .Q(usedw_reg__0[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw_reg[7]_0 ),
        .D(\usedw_reg[7]_i_2_n_13 ),
        .Q(usedw_reg__0[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw_reg[7]_0 ),
        .D(\usedw_reg[7]_i_2_n_12 ),
        .Q(usedw_reg__0[7]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2 
       (.CI(\usedw_reg[4]_i_1_n_7 ),
        .CO({\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2_n_9 ,\usedw_reg[7]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2_O_UNCONNECTED [3],\usedw_reg[7]_i_2_n_12 ,\usedw_reg[7]_i_2_n_13 ,\usedw_reg[7]_i_2_n_14 }),
        .S({1'b0,\usedw[7]_i_4_n_7 ,\usedw[7]_i_5_n_7 ,\usedw[7]_i_6_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_7 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_7 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_7 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1_n_7 ),
        .Q(waddr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1_n_7 ),
        .Q(waddr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1_n_7 ),
        .Q(waddr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1__0_n_7 ),
        .Q(waddr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1_n_7 ),
        .Q(waddr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1_n_7 ),
        .Q(waddr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1_n_7 ),
        .Q(waddr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[7]_i_2_n_7 ),
        .Q(waddr[7]),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A
   (\mOutPtr_reg[0]_0 ,
    cnv_29PRL_V_V_full_n,
    cnv_29PRL_V_V_empty_n,
    cnv_29PRL_V_V_dout,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[1]_1 ,
    E,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \SRL_SIG_reg[0][30] ,
    \SRL_SIG_reg[1][0] ,
    D);
  output \mOutPtr_reg[0]_0 ;
  output cnv_29PRL_V_V_full_n;
  output cnv_29PRL_V_V_empty_n;
  output [30:0]cnv_29PRL_V_V_dout;
  output \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[1]_1 ;
  input [0:0]E;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \SRL_SIG_reg[0][30] ;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][30] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [30:0]cnv_29PRL_V_V_dout;
  wire cnv_29PRL_V_V_empty_n;
  wire cnv_29PRL_V_V_full_n;
  wire internal_empty_n_i_1__4_n_7;
  wire internal_full_n_i_1__4_n_7;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__4_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_7_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_46 U_fifo_w32_d2_A_ram
       (.D(D),
        .\SRL_SIG_reg[0][30]_0 (\mOutPtr_reg[0]_0 ),
        .\SRL_SIG_reg[0][30]_1 (\mOutPtr_reg_n_7_[1] ),
        .\SRL_SIG_reg[0][30]_2 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .cnv_29PRL_V_V_dout(cnv_29PRL_V_V_dout),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(cnv_29PRL_V_V_empty_n),
        .I3(E),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__4_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_7),
        .Q(cnv_29PRL_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(cnv_29PRL_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__4_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_7),
        .Q(cnv_29PRL_V_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(E),
        .I3(cnv_29PRL_V_V_empty_n),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_10
   (cnv_38PRL_V_V_full_n,
    cnv_38PRL_V_V_empty_n,
    \SRL_SIG_reg[1][22] ,
    \SRL_SIG_reg[1][21] ,
    \SRL_SIG_reg[1][20] ,
    \SRL_SIG_reg[1][19] ,
    \SRL_SIG_reg[1][18] ,
    \SRL_SIG_reg[1][17] ,
    \SRL_SIG_reg[1][16] ,
    \SRL_SIG_reg[1][15] ,
    \SRL_SIG_reg[1][14] ,
    \SRL_SIG_reg[1][13] ,
    \SRL_SIG_reg[1][12] ,
    \SRL_SIG_reg[1][11] ,
    \SRL_SIG_reg[1][10] ,
    \SRL_SIG_reg[1][9] ,
    \SRL_SIG_reg[1][8] ,
    D,
    cnv_38PRL_V_V_dout,
    ap_clk,
    \SRL_SIG_reg[0][0] ,
    p_1_reg_65,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    StreamingDataWidthCo_2_U0_in_V_V_read,
    StreamingDataWidthCo_2_U0_out_V_V_write,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][30] ,
    E,
    cnv_37PRL_V_V_dout);
  output cnv_38PRL_V_V_full_n;
  output cnv_38PRL_V_V_empty_n;
  output \SRL_SIG_reg[1][22] ;
  output \SRL_SIG_reg[1][21] ;
  output \SRL_SIG_reg[1][20] ;
  output \SRL_SIG_reg[1][19] ;
  output \SRL_SIG_reg[1][18] ;
  output \SRL_SIG_reg[1][17] ;
  output \SRL_SIG_reg[1][16] ;
  output \SRL_SIG_reg[1][15] ;
  output \SRL_SIG_reg[1][14] ;
  output \SRL_SIG_reg[1][13] ;
  output \SRL_SIG_reg[1][12] ;
  output \SRL_SIG_reg[1][11] ;
  output \SRL_SIG_reg[1][10] ;
  output \SRL_SIG_reg[1][9] ;
  output \SRL_SIG_reg[1][8] ;
  output [7:0]D;
  output [7:0]cnv_38PRL_V_V_dout;
  input ap_clk;
  input \SRL_SIG_reg[0][0] ;
  input [22:0]p_1_reg_65;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input StreamingDataWidthCo_2_U0_in_V_V_read;
  input StreamingDataWidthCo_2_U0_out_V_V_write;
  input ap_rst_n_inv;
  input \SRL_SIG_reg[0][30] ;
  input [0:0]E;
  input [30:0]cnv_37PRL_V_V_dout;

  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][30] ;
  wire \SRL_SIG_reg[1][10] ;
  wire \SRL_SIG_reg[1][11] ;
  wire \SRL_SIG_reg[1][12] ;
  wire \SRL_SIG_reg[1][13] ;
  wire \SRL_SIG_reg[1][14] ;
  wire \SRL_SIG_reg[1][15] ;
  wire \SRL_SIG_reg[1][16] ;
  wire \SRL_SIG_reg[1][17] ;
  wire \SRL_SIG_reg[1][18] ;
  wire \SRL_SIG_reg[1][19] ;
  wire \SRL_SIG_reg[1][20] ;
  wire \SRL_SIG_reg[1][21] ;
  wire \SRL_SIG_reg[1][22] ;
  wire \SRL_SIG_reg[1][8] ;
  wire \SRL_SIG_reg[1][9] ;
  wire StreamingDataWidthCo_2_U0_in_V_V_read;
  wire StreamingDataWidthCo_2_U0_out_V_V_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [30:0]cnv_37PRL_V_V_dout;
  wire [7:0]cnv_38PRL_V_V_dout;
  wire cnv_38PRL_V_V_empty_n;
  wire cnv_38PRL_V_V_full_n;
  wire internal_empty_n_i_1__13_n_7;
  wire internal_full_n_i_1__13_n_7;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__13_n_7 ;
  wire \mOutPtr[1]_i_1__13_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire [22:0]p_1_reg_65;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_37 U_fifo_w32_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][30]_0 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .\SRL_SIG_reg[1][12]_0 (\SRL_SIG_reg[1][12] ),
        .\SRL_SIG_reg[1][13]_0 (\SRL_SIG_reg[1][13] ),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .\SRL_SIG_reg[1][16]_0 (\SRL_SIG_reg[1][16] ),
        .\SRL_SIG_reg[1][17]_0 (\SRL_SIG_reg[1][17] ),
        .\SRL_SIG_reg[1][18]_0 (\SRL_SIG_reg[1][18] ),
        .\SRL_SIG_reg[1][19]_0 (\SRL_SIG_reg[1][19] ),
        .\SRL_SIG_reg[1][20]_0 (\SRL_SIG_reg[1][20] ),
        .\SRL_SIG_reg[1][21]_0 (\SRL_SIG_reg[1][21] ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .ap_clk(ap_clk),
        .cnv_37PRL_V_V_dout(cnv_37PRL_V_V_dout),
        .cnv_38PRL_V_V_dout(cnv_38PRL_V_V_dout),
        .p_1_reg_65(p_1_reg_65),
        .\p_1_reg_65_reg[14] (\mOutPtr_reg_n_7_[0] ),
        .\p_1_reg_65_reg[14]_0 (\mOutPtr_reg_n_7_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(cnv_38PRL_V_V_empty_n),
        .I3(StreamingDataWidthCo_2_U0_in_V_V_read),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__13_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_7),
        .Q(cnv_38PRL_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(cnv_38PRL_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__13_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_7),
        .Q(cnv_38PRL_V_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \mOutPtr[0]_i_1__13 
       (.I0(cnv_38PRL_V_V_empty_n),
        .I1(\SRL_SIG_reg[0][0] ),
        .I2(StreamingDataWidthCo_2_U0_out_V_V_write),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_7 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1__13 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(StreamingDataWidthCo_2_U0_out_V_V_write),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(cnv_38PRL_V_V_empty_n),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__13_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__13_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__13_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_14
   (cnv_42PRL_V_V_full_n,
    cnv_42PRL_V_V_empty_n,
    cnv_42PRL_V_V_dout,
    \mOutPtr_reg[1]_0 ,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    Relu1D407_U0_out_V_V_write,
    \SRL_SIG_reg[0][30] ,
    ap_rst_n_inv,
    E,
    D);
  output cnv_42PRL_V_V_full_n;
  output cnv_42PRL_V_V_empty_n;
  output [30:0]cnv_42PRL_V_V_dout;
  output \mOutPtr_reg[1]_0 ;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input Relu1D407_U0_out_V_V_write;
  input \SRL_SIG_reg[0][30] ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire Relu1D407_U0_out_V_V_write;
  wire \SRL_SIG_reg[0][30] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [30:0]cnv_42PRL_V_V_dout;
  wire cnv_42PRL_V_V_empty_n;
  wire cnv_42PRL_V_V_full_n;
  wire internal_empty_n_i_1__17_n_7;
  wire internal_full_n_i_1__17_n_7;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__17_n_7 ;
  wire \mOutPtr[1]_i_1__17_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_33 U_fifo_w32_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][30]_0 (\mOutPtr_reg_n_7_[0] ),
        .\SRL_SIG_reg[0][30]_1 (\mOutPtr_reg_n_7_[1] ),
        .\SRL_SIG_reg[0][30]_2 (\SRL_SIG_reg[0][30] ),
        .ap_clk(ap_clk),
        .cnv_42PRL_V_V_dout(cnv_42PRL_V_V_dout),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(cnv_42PRL_V_V_empty_n),
        .I3(Relu1D407_U0_out_V_V_write),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__17_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_7),
        .Q(cnv_42PRL_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(cnv_42PRL_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__17_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_7),
        .Q(cnv_42PRL_V_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__17 
       (.I0(cnv_42PRL_V_V_empty_n),
        .I1(Relu1D407_U0_out_V_V_write),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1__17_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__17 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Relu1D407_U0_out_V_V_write),
        .I3(cnv_42PRL_V_V_empty_n),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__17_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__17_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__17_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_15
   (cnv_43PRL_V_V_full_n,
    cnv_43PRL_V_V_empty_n,
    \SRL_SIG_reg[1][22] ,
    \SRL_SIG_reg[1][21] ,
    \SRL_SIG_reg[1][20] ,
    \SRL_SIG_reg[1][19] ,
    \SRL_SIG_reg[1][18] ,
    \SRL_SIG_reg[1][17] ,
    \SRL_SIG_reg[1][16] ,
    \SRL_SIG_reg[1][15] ,
    \SRL_SIG_reg[1][14] ,
    \SRL_SIG_reg[1][13] ,
    \SRL_SIG_reg[1][12] ,
    \SRL_SIG_reg[1][11] ,
    \SRL_SIG_reg[1][10] ,
    \SRL_SIG_reg[1][9] ,
    \SRL_SIG_reg[1][8] ,
    D,
    cnv_43PRL_V_V_dout,
    ap_clk,
    \SRL_SIG_reg[0][0] ,
    p_2_reg_65,
    internal_full_n_reg_0,
    ap_rst_n,
    internal_full_n_reg_1,
    internal_empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    StreamingDataWidthCo_3_U0_out_V_V_write,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][30] ,
    shiftReg_ce,
    cnv_42PRL_V_V_dout);
  output cnv_43PRL_V_V_full_n;
  output cnv_43PRL_V_V_empty_n;
  output \SRL_SIG_reg[1][22] ;
  output \SRL_SIG_reg[1][21] ;
  output \SRL_SIG_reg[1][20] ;
  output \SRL_SIG_reg[1][19] ;
  output \SRL_SIG_reg[1][18] ;
  output \SRL_SIG_reg[1][17] ;
  output \SRL_SIG_reg[1][16] ;
  output \SRL_SIG_reg[1][15] ;
  output \SRL_SIG_reg[1][14] ;
  output \SRL_SIG_reg[1][13] ;
  output \SRL_SIG_reg[1][12] ;
  output \SRL_SIG_reg[1][11] ;
  output \SRL_SIG_reg[1][10] ;
  output \SRL_SIG_reg[1][9] ;
  output \SRL_SIG_reg[1][8] ;
  output [7:0]D;
  output [7:0]cnv_43PRL_V_V_dout;
  input ap_clk;
  input \SRL_SIG_reg[0][0] ;
  input [22:0]p_2_reg_65;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input StreamingDataWidthCo_3_U0_out_V_V_write;
  input ap_rst_n_inv;
  input \SRL_SIG_reg[0][30] ;
  input shiftReg_ce;
  input [30:0]cnv_42PRL_V_V_dout;

  wire [7:0]D;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][30] ;
  wire \SRL_SIG_reg[1][10] ;
  wire \SRL_SIG_reg[1][11] ;
  wire \SRL_SIG_reg[1][12] ;
  wire \SRL_SIG_reg[1][13] ;
  wire \SRL_SIG_reg[1][14] ;
  wire \SRL_SIG_reg[1][15] ;
  wire \SRL_SIG_reg[1][16] ;
  wire \SRL_SIG_reg[1][17] ;
  wire \SRL_SIG_reg[1][18] ;
  wire \SRL_SIG_reg[1][19] ;
  wire \SRL_SIG_reg[1][20] ;
  wire \SRL_SIG_reg[1][21] ;
  wire \SRL_SIG_reg[1][22] ;
  wire \SRL_SIG_reg[1][8] ;
  wire \SRL_SIG_reg[1][9] ;
  wire StreamingDataWidthCo_3_U0_out_V_V_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [30:0]cnv_42PRL_V_V_dout;
  wire [7:0]cnv_43PRL_V_V_dout;
  wire cnv_43PRL_V_V_empty_n;
  wire cnv_43PRL_V_V_full_n;
  wire internal_empty_n_i_1__18_n_7;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__18_n_7;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1__18_n_7 ;
  wire \mOutPtr[1]_i_1__18_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire [22:0]p_2_reg_65;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_32 U_fifo_w32_d2_A_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][30]_0 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .\SRL_SIG_reg[1][12]_0 (\SRL_SIG_reg[1][12] ),
        .\SRL_SIG_reg[1][13]_0 (\SRL_SIG_reg[1][13] ),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .\SRL_SIG_reg[1][16]_0 (\SRL_SIG_reg[1][16] ),
        .\SRL_SIG_reg[1][17]_0 (\SRL_SIG_reg[1][17] ),
        .\SRL_SIG_reg[1][18]_0 (\SRL_SIG_reg[1][18] ),
        .\SRL_SIG_reg[1][19]_0 (\SRL_SIG_reg[1][19] ),
        .\SRL_SIG_reg[1][20]_0 (\SRL_SIG_reg[1][20] ),
        .\SRL_SIG_reg[1][21]_0 (\SRL_SIG_reg[1][21] ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .ap_clk(ap_clk),
        .cnv_42PRL_V_V_dout(cnv_42PRL_V_V_dout),
        .cnv_43PRL_V_V_dout(cnv_43PRL_V_V_dout),
        .p_2_reg_65(p_2_reg_65),
        .\p_2_reg_65_reg[14] (\mOutPtr_reg_n_7_[0] ),
        .\p_2_reg_65_reg[14]_0 (\mOutPtr_reg_n_7_[1] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hAA0AAA0AAA0A8A0A)) 
    internal_empty_n_i_1__18
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(cnv_43PRL_V_V_empty_n),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__18_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_7),
        .Q(cnv_43PRL_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__18
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(cnv_43PRL_V_V_full_n),
        .I4(ap_rst_n),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_1__18_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_7),
        .Q(cnv_43PRL_V_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \mOutPtr[0]_i_1__18 
       (.I0(cnv_43PRL_V_V_empty_n),
        .I1(\SRL_SIG_reg[0][0] ),
        .I2(StreamingDataWidthCo_3_U0_out_V_V_write),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1__18_n_7 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1__18 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(StreamingDataWidthCo_3_U0_out_V_V_write),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(cnv_43PRL_V_V_empty_n),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__18_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__18_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__18_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_18
   (cnv_46PRL_V_V_full_n,
    cnv_46PRL_V_V_empty_n,
    cnv_46PRL_V_V_dout,
    \mOutPtr_reg[1]_0 ,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    Relu1D_1_U0_out_V_V_write,
    \SRL_SIG_reg[0][30] ,
    ap_rst_n_inv,
    E,
    D);
  output cnv_46PRL_V_V_full_n;
  output cnv_46PRL_V_V_empty_n;
  output [30:0]cnv_46PRL_V_V_dout;
  output \mOutPtr_reg[1]_0 ;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input Relu1D_1_U0_out_V_V_write;
  input \SRL_SIG_reg[0][30] ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire Relu1D_1_U0_out_V_V_write;
  wire \SRL_SIG_reg[0][30] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [30:0]cnv_46PRL_V_V_dout;
  wire cnv_46PRL_V_V_empty_n;
  wire cnv_46PRL_V_V_full_n;
  wire internal_empty_n_i_1__21_n_7;
  wire internal_full_n_i_1__21_n_7;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__21_n_7 ;
  wire \mOutPtr[1]_i_1__21_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_29 U_fifo_w32_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][30]_0 (\mOutPtr_reg_n_7_[0] ),
        .\SRL_SIG_reg[0][30]_1 (\mOutPtr_reg_n_7_[1] ),
        .\SRL_SIG_reg[0][30]_2 (\SRL_SIG_reg[0][30] ),
        .ap_clk(ap_clk),
        .cnv_46PRL_V_V_dout(cnv_46PRL_V_V_dout),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__21
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(cnv_46PRL_V_V_empty_n),
        .I3(Relu1D_1_U0_out_V_V_write),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__21_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_7),
        .Q(cnv_46PRL_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__21
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(cnv_46PRL_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__21_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_7),
        .Q(cnv_46PRL_V_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__21 
       (.I0(cnv_46PRL_V_V_empty_n),
        .I1(Relu1D_1_U0_out_V_V_write),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1__21_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__21 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Relu1D_1_U0_out_V_V_write),
        .I3(cnv_46PRL_V_V_empty_n),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__21_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__21_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__21_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_19
   (cnv_47PRL_V_V_full_n,
    cnv_47PRL_V_V_empty_n,
    \SRL_SIG_reg[1][22] ,
    \SRL_SIG_reg[1][21] ,
    \SRL_SIG_reg[1][20] ,
    \SRL_SIG_reg[1][19] ,
    \SRL_SIG_reg[1][18] ,
    \SRL_SIG_reg[1][17] ,
    \SRL_SIG_reg[1][16] ,
    \SRL_SIG_reg[1][15] ,
    \SRL_SIG_reg[1][14] ,
    \SRL_SIG_reg[1][13] ,
    \SRL_SIG_reg[1][12] ,
    \SRL_SIG_reg[1][11] ,
    \SRL_SIG_reg[1][10] ,
    \SRL_SIG_reg[1][9] ,
    \SRL_SIG_reg[1][8] ,
    D,
    cnv_47PRL_V_V_dout,
    ap_clk,
    \SRL_SIG_reg[0][0] ,
    p_2_reg_65,
    internal_full_n_reg_0,
    ap_rst_n,
    internal_full_n_reg_1,
    internal_empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    StreamingDataWidthCo_4_U0_out_V_V_write,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][30] ,
    shiftReg_ce,
    cnv_46PRL_V_V_dout);
  output cnv_47PRL_V_V_full_n;
  output cnv_47PRL_V_V_empty_n;
  output \SRL_SIG_reg[1][22] ;
  output \SRL_SIG_reg[1][21] ;
  output \SRL_SIG_reg[1][20] ;
  output \SRL_SIG_reg[1][19] ;
  output \SRL_SIG_reg[1][18] ;
  output \SRL_SIG_reg[1][17] ;
  output \SRL_SIG_reg[1][16] ;
  output \SRL_SIG_reg[1][15] ;
  output \SRL_SIG_reg[1][14] ;
  output \SRL_SIG_reg[1][13] ;
  output \SRL_SIG_reg[1][12] ;
  output \SRL_SIG_reg[1][11] ;
  output \SRL_SIG_reg[1][10] ;
  output \SRL_SIG_reg[1][9] ;
  output \SRL_SIG_reg[1][8] ;
  output [7:0]D;
  output [7:0]cnv_47PRL_V_V_dout;
  input ap_clk;
  input \SRL_SIG_reg[0][0] ;
  input [22:0]p_2_reg_65;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input StreamingDataWidthCo_4_U0_out_V_V_write;
  input ap_rst_n_inv;
  input \SRL_SIG_reg[0][30] ;
  input shiftReg_ce;
  input [30:0]cnv_46PRL_V_V_dout;

  wire [7:0]D;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][30] ;
  wire \SRL_SIG_reg[1][10] ;
  wire \SRL_SIG_reg[1][11] ;
  wire \SRL_SIG_reg[1][12] ;
  wire \SRL_SIG_reg[1][13] ;
  wire \SRL_SIG_reg[1][14] ;
  wire \SRL_SIG_reg[1][15] ;
  wire \SRL_SIG_reg[1][16] ;
  wire \SRL_SIG_reg[1][17] ;
  wire \SRL_SIG_reg[1][18] ;
  wire \SRL_SIG_reg[1][19] ;
  wire \SRL_SIG_reg[1][20] ;
  wire \SRL_SIG_reg[1][21] ;
  wire \SRL_SIG_reg[1][22] ;
  wire \SRL_SIG_reg[1][8] ;
  wire \SRL_SIG_reg[1][9] ;
  wire StreamingDataWidthCo_4_U0_out_V_V_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [30:0]cnv_46PRL_V_V_dout;
  wire [7:0]cnv_47PRL_V_V_dout;
  wire cnv_47PRL_V_V_empty_n;
  wire cnv_47PRL_V_V_full_n;
  wire internal_empty_n_i_1__22_n_7;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__22_n_7;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1__22_n_7 ;
  wire \mOutPtr[1]_i_1__22_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire [22:0]p_2_reg_65;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg U_fifo_w32_d2_A_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][30]_0 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .\SRL_SIG_reg[1][12]_0 (\SRL_SIG_reg[1][12] ),
        .\SRL_SIG_reg[1][13]_0 (\SRL_SIG_reg[1][13] ),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .\SRL_SIG_reg[1][16]_0 (\SRL_SIG_reg[1][16] ),
        .\SRL_SIG_reg[1][17]_0 (\SRL_SIG_reg[1][17] ),
        .\SRL_SIG_reg[1][18]_0 (\SRL_SIG_reg[1][18] ),
        .\SRL_SIG_reg[1][19]_0 (\SRL_SIG_reg[1][19] ),
        .\SRL_SIG_reg[1][20]_0 (\SRL_SIG_reg[1][20] ),
        .\SRL_SIG_reg[1][21]_0 (\SRL_SIG_reg[1][21] ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .ap_clk(ap_clk),
        .cnv_46PRL_V_V_dout(cnv_46PRL_V_V_dout),
        .cnv_47PRL_V_V_dout(cnv_47PRL_V_V_dout),
        .p_2_reg_65(p_2_reg_65),
        .\p_2_reg_65_reg[14] (\mOutPtr_reg_n_7_[0] ),
        .\p_2_reg_65_reg[14]_0 (\mOutPtr_reg_n_7_[1] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hAA0AAA0AAA0A8A0A)) 
    internal_empty_n_i_1__22
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(cnv_47PRL_V_V_empty_n),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__22_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_7),
        .Q(cnv_47PRL_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__22
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(cnv_47PRL_V_V_full_n),
        .I4(ap_rst_n),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_1__22_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_7),
        .Q(cnv_47PRL_V_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \mOutPtr[0]_i_1__22 
       (.I0(cnv_47PRL_V_V_empty_n),
        .I1(\SRL_SIG_reg[0][0] ),
        .I2(StreamingDataWidthCo_4_U0_out_V_V_write),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1__22_n_7 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1__22 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(StreamingDataWidthCo_4_U0_out_V_V_write),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(cnv_47PRL_V_V_empty_n),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__22_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__22_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__22_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_2
   (cnv_30PRL_V_V_full_n,
    cnv_30PRL_V_V_empty_n,
    \SRL_SIG_reg[1][22] ,
    \SRL_SIG_reg[1][21] ,
    \SRL_SIG_reg[1][20] ,
    \SRL_SIG_reg[1][19] ,
    \SRL_SIG_reg[1][18] ,
    \SRL_SIG_reg[1][17] ,
    \SRL_SIG_reg[1][16] ,
    \SRL_SIG_reg[1][15] ,
    \SRL_SIG_reg[1][14] ,
    \SRL_SIG_reg[1][13] ,
    \SRL_SIG_reg[1][12] ,
    \SRL_SIG_reg[1][11] ,
    \SRL_SIG_reg[1][10] ,
    \SRL_SIG_reg[1][9] ,
    \SRL_SIG_reg[1][8] ,
    D,
    cnv_30PRL_V_V_dout,
    ap_clk,
    \SRL_SIG_reg[0][0] ,
    p_1_reg_65,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    StreamingDataWidthCo_1_U0_in_V_V_read,
    StreamingDataWidthCo_1_U0_out_V_V_write,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][30] ,
    E,
    cnv_29PRL_V_V_dout);
  output cnv_30PRL_V_V_full_n;
  output cnv_30PRL_V_V_empty_n;
  output \SRL_SIG_reg[1][22] ;
  output \SRL_SIG_reg[1][21] ;
  output \SRL_SIG_reg[1][20] ;
  output \SRL_SIG_reg[1][19] ;
  output \SRL_SIG_reg[1][18] ;
  output \SRL_SIG_reg[1][17] ;
  output \SRL_SIG_reg[1][16] ;
  output \SRL_SIG_reg[1][15] ;
  output \SRL_SIG_reg[1][14] ;
  output \SRL_SIG_reg[1][13] ;
  output \SRL_SIG_reg[1][12] ;
  output \SRL_SIG_reg[1][11] ;
  output \SRL_SIG_reg[1][10] ;
  output \SRL_SIG_reg[1][9] ;
  output \SRL_SIG_reg[1][8] ;
  output [7:0]D;
  output [7:0]cnv_30PRL_V_V_dout;
  input ap_clk;
  input \SRL_SIG_reg[0][0] ;
  input [22:0]p_1_reg_65;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input StreamingDataWidthCo_1_U0_in_V_V_read;
  input StreamingDataWidthCo_1_U0_out_V_V_write;
  input ap_rst_n_inv;
  input \SRL_SIG_reg[0][30] ;
  input [0:0]E;
  input [30:0]cnv_29PRL_V_V_dout;

  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][30] ;
  wire \SRL_SIG_reg[1][10] ;
  wire \SRL_SIG_reg[1][11] ;
  wire \SRL_SIG_reg[1][12] ;
  wire \SRL_SIG_reg[1][13] ;
  wire \SRL_SIG_reg[1][14] ;
  wire \SRL_SIG_reg[1][15] ;
  wire \SRL_SIG_reg[1][16] ;
  wire \SRL_SIG_reg[1][17] ;
  wire \SRL_SIG_reg[1][18] ;
  wire \SRL_SIG_reg[1][19] ;
  wire \SRL_SIG_reg[1][20] ;
  wire \SRL_SIG_reg[1][21] ;
  wire \SRL_SIG_reg[1][22] ;
  wire \SRL_SIG_reg[1][8] ;
  wire \SRL_SIG_reg[1][9] ;
  wire StreamingDataWidthCo_1_U0_in_V_V_read;
  wire StreamingDataWidthCo_1_U0_out_V_V_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [30:0]cnv_29PRL_V_V_dout;
  wire [7:0]cnv_30PRL_V_V_dout;
  wire cnv_30PRL_V_V_empty_n;
  wire cnv_30PRL_V_V_full_n;
  wire internal_empty_n_i_1__5_n_7;
  wire internal_full_n_i_1__5_n_7;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__5_n_7 ;
  wire \mOutPtr[1]_i_1__5_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire [22:0]p_1_reg_65;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_45 U_fifo_w32_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][30]_0 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .\SRL_SIG_reg[1][12]_0 (\SRL_SIG_reg[1][12] ),
        .\SRL_SIG_reg[1][13]_0 (\SRL_SIG_reg[1][13] ),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .\SRL_SIG_reg[1][16]_0 (\SRL_SIG_reg[1][16] ),
        .\SRL_SIG_reg[1][17]_0 (\SRL_SIG_reg[1][17] ),
        .\SRL_SIG_reg[1][18]_0 (\SRL_SIG_reg[1][18] ),
        .\SRL_SIG_reg[1][19]_0 (\SRL_SIG_reg[1][19] ),
        .\SRL_SIG_reg[1][20]_0 (\SRL_SIG_reg[1][20] ),
        .\SRL_SIG_reg[1][21]_0 (\SRL_SIG_reg[1][21] ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .ap_clk(ap_clk),
        .cnv_29PRL_V_V_dout(cnv_29PRL_V_V_dout),
        .cnv_30PRL_V_V_dout(cnv_30PRL_V_V_dout),
        .p_1_reg_65(p_1_reg_65),
        .\p_1_reg_65_reg[14] (\mOutPtr_reg_n_7_[0] ),
        .\p_1_reg_65_reg[14]_0 (\mOutPtr_reg_n_7_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(cnv_30PRL_V_V_empty_n),
        .I3(StreamingDataWidthCo_1_U0_in_V_V_read),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__5_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_7),
        .Q(cnv_30PRL_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(cnv_30PRL_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__5_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_7),
        .Q(cnv_30PRL_V_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \mOutPtr[0]_i_1__5 
       (.I0(cnv_30PRL_V_V_empty_n),
        .I1(\SRL_SIG_reg[0][0] ),
        .I2(StreamingDataWidthCo_1_U0_out_V_V_write),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_7 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(StreamingDataWidthCo_1_U0_out_V_V_write),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(cnv_30PRL_V_V_empty_n),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__5_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_5
   (\mOutPtr_reg[0]_0 ,
    cnv_33PRL_V_V_full_n,
    cnv_33PRL_V_V_empty_n,
    cnv_33PRL_V_V_dout,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[1]_1 ,
    E,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \SRL_SIG_reg[0][30] ,
    \SRL_SIG_reg[1][0] ,
    D);
  output \mOutPtr_reg[0]_0 ;
  output cnv_33PRL_V_V_full_n;
  output cnv_33PRL_V_V_empty_n;
  output [30:0]cnv_33PRL_V_V_dout;
  output \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[1]_1 ;
  input [0:0]E;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \SRL_SIG_reg[0][30] ;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][30] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [30:0]cnv_33PRL_V_V_dout;
  wire cnv_33PRL_V_V_empty_n;
  wire cnv_33PRL_V_V_full_n;
  wire internal_empty_n_i_1__8_n_7;
  wire internal_full_n_i_1__8_n_7;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__8_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_7_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_42 U_fifo_w32_d2_A_ram
       (.D(D),
        .\SRL_SIG_reg[0][30]_0 (\mOutPtr_reg[0]_0 ),
        .\SRL_SIG_reg[0][30]_1 (\mOutPtr_reg_n_7_[1] ),
        .\SRL_SIG_reg[0][30]_2 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .cnv_33PRL_V_V_dout(cnv_33PRL_V_V_dout),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(cnv_33PRL_V_V_empty_n),
        .I3(E),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__8_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_7),
        .Q(cnv_33PRL_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(cnv_33PRL_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__8_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_7),
        .Q(cnv_33PRL_V_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(E),
        .I3(cnv_33PRL_V_V_empty_n),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_6
   (cnv_34PRL_V_V_full_n,
    cnv_34PRL_V_V_empty_n,
    \SRL_SIG_reg[1][22] ,
    \SRL_SIG_reg[1][21] ,
    \SRL_SIG_reg[1][20] ,
    \SRL_SIG_reg[1][19] ,
    \SRL_SIG_reg[1][18] ,
    \SRL_SIG_reg[1][17] ,
    \SRL_SIG_reg[1][16] ,
    \SRL_SIG_reg[1][15] ,
    \SRL_SIG_reg[1][14] ,
    \SRL_SIG_reg[1][13] ,
    \SRL_SIG_reg[1][12] ,
    \SRL_SIG_reg[1][11] ,
    \SRL_SIG_reg[1][10] ,
    \SRL_SIG_reg[1][9] ,
    \SRL_SIG_reg[1][8] ,
    D,
    cnv_34PRL_V_V_dout,
    ap_clk,
    \SRL_SIG_reg[0][0] ,
    p_1_reg_65,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    StreamingDataWidthCo_U0_in_V_V_read,
    StreamingDataWidthCo_U0_out_V_V_write,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][30] ,
    E,
    cnv_33PRL_V_V_dout);
  output cnv_34PRL_V_V_full_n;
  output cnv_34PRL_V_V_empty_n;
  output \SRL_SIG_reg[1][22] ;
  output \SRL_SIG_reg[1][21] ;
  output \SRL_SIG_reg[1][20] ;
  output \SRL_SIG_reg[1][19] ;
  output \SRL_SIG_reg[1][18] ;
  output \SRL_SIG_reg[1][17] ;
  output \SRL_SIG_reg[1][16] ;
  output \SRL_SIG_reg[1][15] ;
  output \SRL_SIG_reg[1][14] ;
  output \SRL_SIG_reg[1][13] ;
  output \SRL_SIG_reg[1][12] ;
  output \SRL_SIG_reg[1][11] ;
  output \SRL_SIG_reg[1][10] ;
  output \SRL_SIG_reg[1][9] ;
  output \SRL_SIG_reg[1][8] ;
  output [7:0]D;
  output [7:0]cnv_34PRL_V_V_dout;
  input ap_clk;
  input \SRL_SIG_reg[0][0] ;
  input [22:0]p_1_reg_65;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input StreamingDataWidthCo_U0_in_V_V_read;
  input StreamingDataWidthCo_U0_out_V_V_write;
  input ap_rst_n_inv;
  input \SRL_SIG_reg[0][30] ;
  input [0:0]E;
  input [30:0]cnv_33PRL_V_V_dout;

  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][30] ;
  wire \SRL_SIG_reg[1][10] ;
  wire \SRL_SIG_reg[1][11] ;
  wire \SRL_SIG_reg[1][12] ;
  wire \SRL_SIG_reg[1][13] ;
  wire \SRL_SIG_reg[1][14] ;
  wire \SRL_SIG_reg[1][15] ;
  wire \SRL_SIG_reg[1][16] ;
  wire \SRL_SIG_reg[1][17] ;
  wire \SRL_SIG_reg[1][18] ;
  wire \SRL_SIG_reg[1][19] ;
  wire \SRL_SIG_reg[1][20] ;
  wire \SRL_SIG_reg[1][21] ;
  wire \SRL_SIG_reg[1][22] ;
  wire \SRL_SIG_reg[1][8] ;
  wire \SRL_SIG_reg[1][9] ;
  wire StreamingDataWidthCo_U0_in_V_V_read;
  wire StreamingDataWidthCo_U0_out_V_V_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [30:0]cnv_33PRL_V_V_dout;
  wire [7:0]cnv_34PRL_V_V_dout;
  wire cnv_34PRL_V_V_empty_n;
  wire cnv_34PRL_V_V_full_n;
  wire internal_empty_n_i_1__9_n_7;
  wire internal_full_n_i_1__9_n_7;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__9_n_7 ;
  wire \mOutPtr[1]_i_1__9_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire [22:0]p_1_reg_65;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_41 U_fifo_w32_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][30]_0 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .\SRL_SIG_reg[1][12]_0 (\SRL_SIG_reg[1][12] ),
        .\SRL_SIG_reg[1][13]_0 (\SRL_SIG_reg[1][13] ),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .\SRL_SIG_reg[1][16]_0 (\SRL_SIG_reg[1][16] ),
        .\SRL_SIG_reg[1][17]_0 (\SRL_SIG_reg[1][17] ),
        .\SRL_SIG_reg[1][18]_0 (\SRL_SIG_reg[1][18] ),
        .\SRL_SIG_reg[1][19]_0 (\SRL_SIG_reg[1][19] ),
        .\SRL_SIG_reg[1][20]_0 (\SRL_SIG_reg[1][20] ),
        .\SRL_SIG_reg[1][21]_0 (\SRL_SIG_reg[1][21] ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .ap_clk(ap_clk),
        .cnv_33PRL_V_V_dout(cnv_33PRL_V_V_dout),
        .cnv_34PRL_V_V_dout(cnv_34PRL_V_V_dout),
        .p_1_reg_65(p_1_reg_65),
        .\p_1_reg_65_reg[14] (\mOutPtr_reg_n_7_[0] ),
        .\p_1_reg_65_reg[14]_0 (\mOutPtr_reg_n_7_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(cnv_34PRL_V_V_empty_n),
        .I3(StreamingDataWidthCo_U0_in_V_V_read),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__9_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_7),
        .Q(cnv_34PRL_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(cnv_34PRL_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__9_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_7),
        .Q(cnv_34PRL_V_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \mOutPtr[0]_i_1__9 
       (.I0(cnv_34PRL_V_V_empty_n),
        .I1(\SRL_SIG_reg[0][0] ),
        .I2(StreamingDataWidthCo_U0_out_V_V_write),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_7 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(StreamingDataWidthCo_U0_out_V_V_write),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(cnv_34PRL_V_V_empty_n),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__9_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_9
   (\mOutPtr_reg[0]_0 ,
    cnv_37PRL_V_V_full_n,
    cnv_37PRL_V_V_empty_n,
    cnv_37PRL_V_V_dout,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[1]_1 ,
    E,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \SRL_SIG_reg[0][30] ,
    \SRL_SIG_reg[1][0] ,
    D);
  output \mOutPtr_reg[0]_0 ;
  output cnv_37PRL_V_V_full_n;
  output cnv_37PRL_V_V_empty_n;
  output [30:0]cnv_37PRL_V_V_dout;
  output \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[1]_1 ;
  input [0:0]E;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \SRL_SIG_reg[0][30] ;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][30] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [30:0]cnv_37PRL_V_V_dout;
  wire cnv_37PRL_V_V_empty_n;
  wire cnv_37PRL_V_V_full_n;
  wire internal_empty_n_i_1__12_n_7;
  wire internal_full_n_i_1__12_n_7;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__12_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_7_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_38 U_fifo_w32_d2_A_ram
       (.D(D),
        .\SRL_SIG_reg[0][30]_0 (\mOutPtr_reg[0]_0 ),
        .\SRL_SIG_reg[0][30]_1 (\mOutPtr_reg_n_7_[1] ),
        .\SRL_SIG_reg[0][30]_2 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .cnv_37PRL_V_V_dout(cnv_37PRL_V_V_dout),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(cnv_37PRL_V_V_empty_n),
        .I3(E),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__12_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_7),
        .Q(cnv_37PRL_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__12
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(cnv_37PRL_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__12_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_7),
        .Q(cnv_37PRL_V_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__12 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(E),
        .I3(cnv_37PRL_V_V_empty_n),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg
   (\SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[1][21]_0 ,
    \SRL_SIG_reg[1][20]_0 ,
    \SRL_SIG_reg[1][19]_0 ,
    \SRL_SIG_reg[1][18]_0 ,
    \SRL_SIG_reg[1][17]_0 ,
    \SRL_SIG_reg[1][16]_0 ,
    \SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][14]_0 ,
    \SRL_SIG_reg[1][13]_0 ,
    \SRL_SIG_reg[1][12]_0 ,
    \SRL_SIG_reg[1][11]_0 ,
    \SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[1][9]_0 ,
    \SRL_SIG_reg[1][8]_0 ,
    D,
    cnv_47PRL_V_V_dout,
    \p_2_reg_65_reg[14] ,
    \p_2_reg_65_reg[14]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    p_2_reg_65,
    \SRL_SIG_reg[0][30]_0 ,
    shiftReg_ce,
    cnv_46PRL_V_V_dout,
    ap_clk);
  output \SRL_SIG_reg[1][22]_0 ;
  output \SRL_SIG_reg[1][21]_0 ;
  output \SRL_SIG_reg[1][20]_0 ;
  output \SRL_SIG_reg[1][19]_0 ;
  output \SRL_SIG_reg[1][18]_0 ;
  output \SRL_SIG_reg[1][17]_0 ;
  output \SRL_SIG_reg[1][16]_0 ;
  output \SRL_SIG_reg[1][15]_0 ;
  output \SRL_SIG_reg[1][14]_0 ;
  output \SRL_SIG_reg[1][13]_0 ;
  output \SRL_SIG_reg[1][12]_0 ;
  output \SRL_SIG_reg[1][11]_0 ;
  output \SRL_SIG_reg[1][10]_0 ;
  output \SRL_SIG_reg[1][9]_0 ;
  output \SRL_SIG_reg[1][8]_0 ;
  output [7:0]D;
  output [7:0]cnv_47PRL_V_V_dout;
  input \p_2_reg_65_reg[14] ;
  input \p_2_reg_65_reg[14]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input [22:0]p_2_reg_65;
  input \SRL_SIG_reg[0][30]_0 ;
  input shiftReg_ce;
  input [30:0]cnv_46PRL_V_V_dout;
  input ap_clk;

  wire [7:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][30]_0 ;
  wire [30:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][10]_0 ;
  wire \SRL_SIG_reg[1][11]_0 ;
  wire \SRL_SIG_reg[1][12]_0 ;
  wire \SRL_SIG_reg[1][13]_0 ;
  wire \SRL_SIG_reg[1][14]_0 ;
  wire \SRL_SIG_reg[1][15]_0 ;
  wire \SRL_SIG_reg[1][16]_0 ;
  wire \SRL_SIG_reg[1][17]_0 ;
  wire \SRL_SIG_reg[1][18]_0 ;
  wire \SRL_SIG_reg[1][19]_0 ;
  wire \SRL_SIG_reg[1][20]_0 ;
  wire \SRL_SIG_reg[1][21]_0 ;
  wire \SRL_SIG_reg[1][22]_0 ;
  wire \SRL_SIG_reg[1][8]_0 ;
  wire \SRL_SIG_reg[1][9]_0 ;
  wire [30:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [30:0]cnv_46PRL_V_V_dout;
  wire [7:0]cnv_47PRL_V_V_dout;
  wire [22:0]p_2_reg_65;
  wire \p_2_reg_65_reg[14] ;
  wire \p_2_reg_65_reg[14]_0 ;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][0]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][1]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][2]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][3]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][4]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][5]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][6]_i_1__4 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][7]_i_2__5 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[7]),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_46PRL_V_V_dout[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[8]),
        .O(\SRL_SIG_reg[1][8]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[18]),
        .O(\SRL_SIG_reg[1][18]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[11]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[19]),
        .O(\SRL_SIG_reg[1][19]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[12]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[20]),
        .O(\SRL_SIG_reg[1][20]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[13]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[21]),
        .O(\SRL_SIG_reg[1][21]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[14]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[22]),
        .O(\SRL_SIG_reg[1][22]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_2_reg_65[15]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .O(cnv_47PRL_V_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_2_reg_65[16]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .O(cnv_47PRL_V_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_2_reg_65[17]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .O(cnv_47PRL_V_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_2_reg_65[18]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .O(cnv_47PRL_V_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_2_reg_65[19]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .O(cnv_47PRL_V_V_dout[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[9]),
        .O(\SRL_SIG_reg[1][9]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_2_reg_65[20]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .O(cnv_47PRL_V_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_2_reg_65[21]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .O(cnv_47PRL_V_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_2_reg_65[22]_i_3__0 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .O(cnv_47PRL_V_V_dout[7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[10]),
        .O(\SRL_SIG_reg[1][10]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[11]),
        .O(\SRL_SIG_reg[1][11]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[12]),
        .O(\SRL_SIG_reg[1][12]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[13]),
        .O(\SRL_SIG_reg[1][13]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[14]),
        .O(\SRL_SIG_reg[1][14]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[15]),
        .O(\SRL_SIG_reg[1][15]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[16]),
        .O(\SRL_SIG_reg[1][16]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[17]),
        .O(\SRL_SIG_reg[1][17]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_29
   (cnv_46PRL_V_V_dout,
    \mOutPtr_reg[1] ,
    \SRL_SIG_reg[0][30]_0 ,
    \SRL_SIG_reg[0][30]_1 ,
    \SRL_SIG_reg[0][30]_2 ,
    E,
    D,
    ap_clk);
  output [30:0]cnv_46PRL_V_V_dout;
  output \mOutPtr_reg[1] ;
  input \SRL_SIG_reg[0][30]_0 ;
  input \SRL_SIG_reg[0][30]_1 ;
  input \SRL_SIG_reg[0][30]_2 ;
  input [0:0]E;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][30]_0 ;
  wire \SRL_SIG_reg[0][30]_1 ;
  wire \SRL_SIG_reg[0][30]_2 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [30:0]cnv_46PRL_V_V_dout;
  wire \mOutPtr_reg[1] ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][16]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][17]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][18]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][19]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][20]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][21]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][22]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][23]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][24]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][25]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][26]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][27]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][28]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][29]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[2]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \SRL_SIG[0][30]_i_1__3 
       (.I0(\SRL_SIG_reg[0][30]_1 ),
        .I1(\SRL_SIG_reg[0][30]_0 ),
        .I2(\SRL_SIG_reg[0]_0 [31]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .I4(\SRL_SIG_reg[0][30]_2 ),
        .O(\mOutPtr_reg[1] ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][30]_i_3__3 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__9 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_46PRL_V_V_dout[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_32
   (\SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[1][21]_0 ,
    \SRL_SIG_reg[1][20]_0 ,
    \SRL_SIG_reg[1][19]_0 ,
    \SRL_SIG_reg[1][18]_0 ,
    \SRL_SIG_reg[1][17]_0 ,
    \SRL_SIG_reg[1][16]_0 ,
    \SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][14]_0 ,
    \SRL_SIG_reg[1][13]_0 ,
    \SRL_SIG_reg[1][12]_0 ,
    \SRL_SIG_reg[1][11]_0 ,
    \SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[1][9]_0 ,
    \SRL_SIG_reg[1][8]_0 ,
    D,
    cnv_43PRL_V_V_dout,
    \p_2_reg_65_reg[14] ,
    \p_2_reg_65_reg[14]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    p_2_reg_65,
    \SRL_SIG_reg[0][30]_0 ,
    shiftReg_ce,
    cnv_42PRL_V_V_dout,
    ap_clk);
  output \SRL_SIG_reg[1][22]_0 ;
  output \SRL_SIG_reg[1][21]_0 ;
  output \SRL_SIG_reg[1][20]_0 ;
  output \SRL_SIG_reg[1][19]_0 ;
  output \SRL_SIG_reg[1][18]_0 ;
  output \SRL_SIG_reg[1][17]_0 ;
  output \SRL_SIG_reg[1][16]_0 ;
  output \SRL_SIG_reg[1][15]_0 ;
  output \SRL_SIG_reg[1][14]_0 ;
  output \SRL_SIG_reg[1][13]_0 ;
  output \SRL_SIG_reg[1][12]_0 ;
  output \SRL_SIG_reg[1][11]_0 ;
  output \SRL_SIG_reg[1][10]_0 ;
  output \SRL_SIG_reg[1][9]_0 ;
  output \SRL_SIG_reg[1][8]_0 ;
  output [7:0]D;
  output [7:0]cnv_43PRL_V_V_dout;
  input \p_2_reg_65_reg[14] ;
  input \p_2_reg_65_reg[14]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input [22:0]p_2_reg_65;
  input \SRL_SIG_reg[0][30]_0 ;
  input shiftReg_ce;
  input [30:0]cnv_42PRL_V_V_dout;
  input ap_clk;

  wire [7:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][30]_0 ;
  wire [30:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][10]_0 ;
  wire \SRL_SIG_reg[1][11]_0 ;
  wire \SRL_SIG_reg[1][12]_0 ;
  wire \SRL_SIG_reg[1][13]_0 ;
  wire \SRL_SIG_reg[1][14]_0 ;
  wire \SRL_SIG_reg[1][15]_0 ;
  wire \SRL_SIG_reg[1][16]_0 ;
  wire \SRL_SIG_reg[1][17]_0 ;
  wire \SRL_SIG_reg[1][18]_0 ;
  wire \SRL_SIG_reg[1][19]_0 ;
  wire \SRL_SIG_reg[1][20]_0 ;
  wire \SRL_SIG_reg[1][21]_0 ;
  wire \SRL_SIG_reg[1][22]_0 ;
  wire \SRL_SIG_reg[1][8]_0 ;
  wire \SRL_SIG_reg[1][9]_0 ;
  wire [30:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [30:0]cnv_42PRL_V_V_dout;
  wire [7:0]cnv_43PRL_V_V_dout;
  wire [22:0]p_2_reg_65;
  wire \p_2_reg_65_reg[14] ;
  wire \p_2_reg_65_reg[14]_0 ;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][7]_i_2__4 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[7]),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(cnv_42PRL_V_V_dout[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[8]),
        .O(\SRL_SIG_reg[1][8]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[18]),
        .O(\SRL_SIG_reg[1][18]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[19]),
        .O(\SRL_SIG_reg[1][19]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[20]),
        .O(\SRL_SIG_reg[1][20]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[21]),
        .O(\SRL_SIG_reg[1][21]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[14]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[22]),
        .O(\SRL_SIG_reg[1][22]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_2_reg_65[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .O(cnv_43PRL_V_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_2_reg_65[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .O(cnv_43PRL_V_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_2_reg_65[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .O(cnv_43PRL_V_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_2_reg_65[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .O(cnv_43PRL_V_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_2_reg_65[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .O(cnv_43PRL_V_V_dout[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[9]),
        .O(\SRL_SIG_reg[1][9]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_2_reg_65[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .O(cnv_43PRL_V_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_2_reg_65[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .O(cnv_43PRL_V_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_2_reg_65[22]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .O(cnv_43PRL_V_V_dout[7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[10]),
        .O(\SRL_SIG_reg[1][10]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[11]),
        .O(\SRL_SIG_reg[1][11]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[12]),
        .O(\SRL_SIG_reg[1][12]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[13]),
        .O(\SRL_SIG_reg[1][13]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[14]),
        .O(\SRL_SIG_reg[1][14]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[15]),
        .O(\SRL_SIG_reg[1][15]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[16]),
        .O(\SRL_SIG_reg[1][16]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_2_reg_65[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\p_2_reg_65_reg[14] ),
        .I3(\p_2_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_2_reg_65[17]),
        .O(\SRL_SIG_reg[1][17]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_33
   (cnv_42PRL_V_V_dout,
    \mOutPtr_reg[1] ,
    \SRL_SIG_reg[0][30]_0 ,
    \SRL_SIG_reg[0][30]_1 ,
    \SRL_SIG_reg[0][30]_2 ,
    E,
    D,
    ap_clk);
  output [30:0]cnv_42PRL_V_V_dout;
  output \mOutPtr_reg[1] ;
  input \SRL_SIG_reg[0][30]_0 ;
  input \SRL_SIG_reg[0][30]_1 ;
  input \SRL_SIG_reg[0][30]_2 ;
  input [0:0]E;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][30]_0 ;
  wire \SRL_SIG_reg[0][30]_1 ;
  wire \SRL_SIG_reg[0][30]_2 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [30:0]cnv_42PRL_V_V_dout;
  wire \mOutPtr_reg[1] ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][16]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][17]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][18]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][19]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][20]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][21]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][22]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][23]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][24]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][25]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][26]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][27]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][28]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][29]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[2]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \SRL_SIG[0][30]_i_1__2 
       (.I0(\SRL_SIG_reg[0][30]_1 ),
        .I1(\SRL_SIG_reg[0][30]_0 ),
        .I2(\SRL_SIG_reg[0]_0 [31]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .I4(\SRL_SIG_reg[0][30]_2 ),
        .O(\mOutPtr_reg[1] ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][30]_i_3__2 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_42PRL_V_V_dout[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_37
   (\SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[1][21]_0 ,
    \SRL_SIG_reg[1][20]_0 ,
    \SRL_SIG_reg[1][19]_0 ,
    \SRL_SIG_reg[1][18]_0 ,
    \SRL_SIG_reg[1][17]_0 ,
    \SRL_SIG_reg[1][16]_0 ,
    \SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][14]_0 ,
    \SRL_SIG_reg[1][13]_0 ,
    \SRL_SIG_reg[1][12]_0 ,
    \SRL_SIG_reg[1][11]_0 ,
    \SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[1][9]_0 ,
    \SRL_SIG_reg[1][8]_0 ,
    D,
    cnv_38PRL_V_V_dout,
    \p_1_reg_65_reg[14] ,
    \p_1_reg_65_reg[14]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    p_1_reg_65,
    \SRL_SIG_reg[0][30]_0 ,
    E,
    cnv_37PRL_V_V_dout,
    ap_clk);
  output \SRL_SIG_reg[1][22]_0 ;
  output \SRL_SIG_reg[1][21]_0 ;
  output \SRL_SIG_reg[1][20]_0 ;
  output \SRL_SIG_reg[1][19]_0 ;
  output \SRL_SIG_reg[1][18]_0 ;
  output \SRL_SIG_reg[1][17]_0 ;
  output \SRL_SIG_reg[1][16]_0 ;
  output \SRL_SIG_reg[1][15]_0 ;
  output \SRL_SIG_reg[1][14]_0 ;
  output \SRL_SIG_reg[1][13]_0 ;
  output \SRL_SIG_reg[1][12]_0 ;
  output \SRL_SIG_reg[1][11]_0 ;
  output \SRL_SIG_reg[1][10]_0 ;
  output \SRL_SIG_reg[1][9]_0 ;
  output \SRL_SIG_reg[1][8]_0 ;
  output [7:0]D;
  output [7:0]cnv_38PRL_V_V_dout;
  input \p_1_reg_65_reg[14] ;
  input \p_1_reg_65_reg[14]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input [22:0]p_1_reg_65;
  input \SRL_SIG_reg[0][30]_0 ;
  input [0:0]E;
  input [30:0]cnv_37PRL_V_V_dout;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][30]_0 ;
  wire [30:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][10]_0 ;
  wire \SRL_SIG_reg[1][11]_0 ;
  wire \SRL_SIG_reg[1][12]_0 ;
  wire \SRL_SIG_reg[1][13]_0 ;
  wire \SRL_SIG_reg[1][14]_0 ;
  wire \SRL_SIG_reg[1][15]_0 ;
  wire \SRL_SIG_reg[1][16]_0 ;
  wire \SRL_SIG_reg[1][17]_0 ;
  wire \SRL_SIG_reg[1][18]_0 ;
  wire \SRL_SIG_reg[1][19]_0 ;
  wire \SRL_SIG_reg[1][20]_0 ;
  wire \SRL_SIG_reg[1][21]_0 ;
  wire \SRL_SIG_reg[1][22]_0 ;
  wire \SRL_SIG_reg[1][8]_0 ;
  wire \SRL_SIG_reg[1][9]_0 ;
  wire [30:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [30:0]cnv_37PRL_V_V_dout;
  wire [7:0]cnv_38PRL_V_V_dout;
  wire [22:0]p_1_reg_65;
  wire \p_1_reg_65_reg[14] ;
  wire \p_1_reg_65_reg[14]_0 ;

  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][7]_i_2__2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[7]),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_37PRL_V_V_dout[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[8]),
        .O(\SRL_SIG_reg[1][8]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[10]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[18]),
        .O(\SRL_SIG_reg[1][18]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[11]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[19]),
        .O(\SRL_SIG_reg[1][19]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[12]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[20]),
        .O(\SRL_SIG_reg[1][20]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[13]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[21]),
        .O(\SRL_SIG_reg[1][21]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[14]_i_2__1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[22]),
        .O(\SRL_SIG_reg[1][22]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[15]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_38PRL_V_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[16]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_38PRL_V_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[17]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_38PRL_V_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[18]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_38PRL_V_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[19]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_38PRL_V_V_dout[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[9]),
        .O(\SRL_SIG_reg[1][9]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[20]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_38PRL_V_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[21]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_38PRL_V_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[22]_i_3__1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_38PRL_V_V_dout[7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[10]),
        .O(\SRL_SIG_reg[1][10]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[11]),
        .O(\SRL_SIG_reg[1][11]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[12]),
        .O(\SRL_SIG_reg[1][12]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[13]),
        .O(\SRL_SIG_reg[1][13]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[14]),
        .O(\SRL_SIG_reg[1][14]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[15]),
        .O(\SRL_SIG_reg[1][15]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[8]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[16]),
        .O(\SRL_SIG_reg[1][16]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[9]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[17]),
        .O(\SRL_SIG_reg[1][17]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_38
   (cnv_37PRL_V_V_dout,
    \mOutPtr_reg[1] ,
    \SRL_SIG_reg[0][30]_0 ,
    \SRL_SIG_reg[0][30]_1 ,
    \SRL_SIG_reg[0][30]_2 ,
    \SRL_SIG_reg[1][0]_0 ,
    D,
    ap_clk);
  output [30:0]cnv_37PRL_V_V_dout;
  output \mOutPtr_reg[1] ;
  input \SRL_SIG_reg[0][30]_0 ;
  input \SRL_SIG_reg[0][30]_1 ;
  input \SRL_SIG_reg[0][30]_2 ;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire \SRL_SIG_reg[0][30]_0 ;
  wire \SRL_SIG_reg[0][30]_1 ;
  wire \SRL_SIG_reg[0][30]_2 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [30:0]cnv_37PRL_V_V_dout;
  wire \mOutPtr_reg[1] ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][16]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][17]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][18]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][19]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][20]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][21]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][22]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][23]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][24]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][25]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][26]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][27]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][28]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][29]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[2]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \SRL_SIG[0][30]_i_1__1 
       (.I0(\SRL_SIG_reg[0][30]_1 ),
        .I1(\SRL_SIG_reg[0][30]_0 ),
        .I2(\SRL_SIG_reg[0]_0 [31]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .I4(\SRL_SIG_reg[0][30]_2 ),
        .O(\mOutPtr_reg[1] ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][30]_i_3__1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_37PRL_V_V_dout[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_41
   (\SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[1][21]_0 ,
    \SRL_SIG_reg[1][20]_0 ,
    \SRL_SIG_reg[1][19]_0 ,
    \SRL_SIG_reg[1][18]_0 ,
    \SRL_SIG_reg[1][17]_0 ,
    \SRL_SIG_reg[1][16]_0 ,
    \SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][14]_0 ,
    \SRL_SIG_reg[1][13]_0 ,
    \SRL_SIG_reg[1][12]_0 ,
    \SRL_SIG_reg[1][11]_0 ,
    \SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[1][9]_0 ,
    \SRL_SIG_reg[1][8]_0 ,
    D,
    cnv_34PRL_V_V_dout,
    \p_1_reg_65_reg[14] ,
    \p_1_reg_65_reg[14]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    p_1_reg_65,
    \SRL_SIG_reg[0][30]_0 ,
    E,
    cnv_33PRL_V_V_dout,
    ap_clk);
  output \SRL_SIG_reg[1][22]_0 ;
  output \SRL_SIG_reg[1][21]_0 ;
  output \SRL_SIG_reg[1][20]_0 ;
  output \SRL_SIG_reg[1][19]_0 ;
  output \SRL_SIG_reg[1][18]_0 ;
  output \SRL_SIG_reg[1][17]_0 ;
  output \SRL_SIG_reg[1][16]_0 ;
  output \SRL_SIG_reg[1][15]_0 ;
  output \SRL_SIG_reg[1][14]_0 ;
  output \SRL_SIG_reg[1][13]_0 ;
  output \SRL_SIG_reg[1][12]_0 ;
  output \SRL_SIG_reg[1][11]_0 ;
  output \SRL_SIG_reg[1][10]_0 ;
  output \SRL_SIG_reg[1][9]_0 ;
  output \SRL_SIG_reg[1][8]_0 ;
  output [7:0]D;
  output [7:0]cnv_34PRL_V_V_dout;
  input \p_1_reg_65_reg[14] ;
  input \p_1_reg_65_reg[14]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input [22:0]p_1_reg_65;
  input \SRL_SIG_reg[0][30]_0 ;
  input [0:0]E;
  input [30:0]cnv_33PRL_V_V_dout;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][30]_0 ;
  wire [30:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][10]_0 ;
  wire \SRL_SIG_reg[1][11]_0 ;
  wire \SRL_SIG_reg[1][12]_0 ;
  wire \SRL_SIG_reg[1][13]_0 ;
  wire \SRL_SIG_reg[1][14]_0 ;
  wire \SRL_SIG_reg[1][15]_0 ;
  wire \SRL_SIG_reg[1][16]_0 ;
  wire \SRL_SIG_reg[1][17]_0 ;
  wire \SRL_SIG_reg[1][18]_0 ;
  wire \SRL_SIG_reg[1][19]_0 ;
  wire \SRL_SIG_reg[1][20]_0 ;
  wire \SRL_SIG_reg[1][21]_0 ;
  wire \SRL_SIG_reg[1][22]_0 ;
  wire \SRL_SIG_reg[1][8]_0 ;
  wire \SRL_SIG_reg[1][9]_0 ;
  wire [30:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [30:0]cnv_33PRL_V_V_dout;
  wire [7:0]cnv_34PRL_V_V_dout;
  wire [22:0]p_1_reg_65;
  wire \p_1_reg_65_reg[14] ;
  wire \p_1_reg_65_reg[14]_0 ;

  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][7]_i_2__1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[7]),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_33PRL_V_V_dout[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[8]),
        .O(\SRL_SIG_reg[1][8]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[18]),
        .O(\SRL_SIG_reg[1][18]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[11]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[19]),
        .O(\SRL_SIG_reg[1][19]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[12]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[20]),
        .O(\SRL_SIG_reg[1][20]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[13]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[21]),
        .O(\SRL_SIG_reg[1][21]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[14]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[22]),
        .O(\SRL_SIG_reg[1][22]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[15]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_34PRL_V_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[16]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_34PRL_V_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[17]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_34PRL_V_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[18]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_34PRL_V_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[19]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_34PRL_V_V_dout[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[9]),
        .O(\SRL_SIG_reg[1][9]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[20]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_34PRL_V_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[21]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_34PRL_V_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[22]_i_3__0 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_34PRL_V_V_dout[7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[10]),
        .O(\SRL_SIG_reg[1][10]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[11]),
        .O(\SRL_SIG_reg[1][11]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[12]),
        .O(\SRL_SIG_reg[1][12]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[13]),
        .O(\SRL_SIG_reg[1][13]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[14]),
        .O(\SRL_SIG_reg[1][14]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[15]),
        .O(\SRL_SIG_reg[1][15]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[16]),
        .O(\SRL_SIG_reg[1][16]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[17]),
        .O(\SRL_SIG_reg[1][17]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_42
   (cnv_33PRL_V_V_dout,
    \mOutPtr_reg[1] ,
    \SRL_SIG_reg[0][30]_0 ,
    \SRL_SIG_reg[0][30]_1 ,
    \SRL_SIG_reg[0][30]_2 ,
    \SRL_SIG_reg[1][0]_0 ,
    D,
    ap_clk);
  output [30:0]cnv_33PRL_V_V_dout;
  output \mOutPtr_reg[1] ;
  input \SRL_SIG_reg[0][30]_0 ;
  input \SRL_SIG_reg[0][30]_1 ;
  input \SRL_SIG_reg[0][30]_2 ;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire \SRL_SIG_reg[0][30]_0 ;
  wire \SRL_SIG_reg[0][30]_1 ;
  wire \SRL_SIG_reg[0][30]_2 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [30:0]cnv_33PRL_V_V_dout;
  wire \mOutPtr_reg[1] ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][16]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][17]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][18]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][19]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][20]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][21]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][22]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][24]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][25]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][26]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][27]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][28]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][29]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[2]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \SRL_SIG[0][30]_i_1__0 
       (.I0(\SRL_SIG_reg[0][30]_1 ),
        .I1(\SRL_SIG_reg[0][30]_0 ),
        .I2(\SRL_SIG_reg[0]_0 [31]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .I4(\SRL_SIG_reg[0][30]_2 ),
        .O(\mOutPtr_reg[1] ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][30]_i_3__0 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_33PRL_V_V_dout[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_45
   (\SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[1][21]_0 ,
    \SRL_SIG_reg[1][20]_0 ,
    \SRL_SIG_reg[1][19]_0 ,
    \SRL_SIG_reg[1][18]_0 ,
    \SRL_SIG_reg[1][17]_0 ,
    \SRL_SIG_reg[1][16]_0 ,
    \SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][14]_0 ,
    \SRL_SIG_reg[1][13]_0 ,
    \SRL_SIG_reg[1][12]_0 ,
    \SRL_SIG_reg[1][11]_0 ,
    \SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[1][9]_0 ,
    \SRL_SIG_reg[1][8]_0 ,
    D,
    cnv_30PRL_V_V_dout,
    \p_1_reg_65_reg[14] ,
    \p_1_reg_65_reg[14]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    p_1_reg_65,
    \SRL_SIG_reg[0][30]_0 ,
    E,
    cnv_29PRL_V_V_dout,
    ap_clk);
  output \SRL_SIG_reg[1][22]_0 ;
  output \SRL_SIG_reg[1][21]_0 ;
  output \SRL_SIG_reg[1][20]_0 ;
  output \SRL_SIG_reg[1][19]_0 ;
  output \SRL_SIG_reg[1][18]_0 ;
  output \SRL_SIG_reg[1][17]_0 ;
  output \SRL_SIG_reg[1][16]_0 ;
  output \SRL_SIG_reg[1][15]_0 ;
  output \SRL_SIG_reg[1][14]_0 ;
  output \SRL_SIG_reg[1][13]_0 ;
  output \SRL_SIG_reg[1][12]_0 ;
  output \SRL_SIG_reg[1][11]_0 ;
  output \SRL_SIG_reg[1][10]_0 ;
  output \SRL_SIG_reg[1][9]_0 ;
  output \SRL_SIG_reg[1][8]_0 ;
  output [7:0]D;
  output [7:0]cnv_30PRL_V_V_dout;
  input \p_1_reg_65_reg[14] ;
  input \p_1_reg_65_reg[14]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input [22:0]p_1_reg_65;
  input \SRL_SIG_reg[0][30]_0 ;
  input [0:0]E;
  input [30:0]cnv_29PRL_V_V_dout;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][30]_0 ;
  wire [30:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][10]_0 ;
  wire \SRL_SIG_reg[1][11]_0 ;
  wire \SRL_SIG_reg[1][12]_0 ;
  wire \SRL_SIG_reg[1][13]_0 ;
  wire \SRL_SIG_reg[1][14]_0 ;
  wire \SRL_SIG_reg[1][15]_0 ;
  wire \SRL_SIG_reg[1][16]_0 ;
  wire \SRL_SIG_reg[1][17]_0 ;
  wire \SRL_SIG_reg[1][18]_0 ;
  wire \SRL_SIG_reg[1][19]_0 ;
  wire \SRL_SIG_reg[1][20]_0 ;
  wire \SRL_SIG_reg[1][21]_0 ;
  wire \SRL_SIG_reg[1][22]_0 ;
  wire \SRL_SIG_reg[1][8]_0 ;
  wire \SRL_SIG_reg[1][9]_0 ;
  wire [30:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [30:0]cnv_29PRL_V_V_dout;
  wire [7:0]cnv_30PRL_V_V_dout;
  wire [22:0]p_1_reg_65;
  wire \p_1_reg_65_reg[14] ;
  wire \p_1_reg_65_reg[14]_0 ;

  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[7]),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(cnv_29PRL_V_V_dout[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(\SRL_SIG_reg[0][30]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[8]),
        .O(\SRL_SIG_reg[1][8]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[18]),
        .O(\SRL_SIG_reg[1][18]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[19]),
        .O(\SRL_SIG_reg[1][19]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[20]),
        .O(\SRL_SIG_reg[1][20]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[21]),
        .O(\SRL_SIG_reg[1][21]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[14]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[22]),
        .O(\SRL_SIG_reg[1][22]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_30PRL_V_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_30PRL_V_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_30PRL_V_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_30PRL_V_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_30PRL_V_V_dout[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[9]),
        .O(\SRL_SIG_reg[1][9]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_30PRL_V_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_30PRL_V_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_1_reg_65[22]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .O(cnv_30PRL_V_V_dout[7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[10]),
        .O(\SRL_SIG_reg[1][10]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[11]),
        .O(\SRL_SIG_reg[1][11]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[12]),
        .O(\SRL_SIG_reg[1][12]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[13]),
        .O(\SRL_SIG_reg[1][13]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[14]),
        .O(\SRL_SIG_reg[1][14]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[15]),
        .O(\SRL_SIG_reg[1][15]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[16]),
        .O(\SRL_SIG_reg[1][16]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \p_1_reg_65[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\p_1_reg_65_reg[14] ),
        .I3(\p_1_reg_65_reg[14]_0 ),
        .I4(\SRL_SIG_reg[0][0]_0 ),
        .I5(p_1_reg_65[17]),
        .O(\SRL_SIG_reg[1][17]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_46
   (cnv_29PRL_V_V_dout,
    \mOutPtr_reg[1] ,
    \SRL_SIG_reg[0][30]_0 ,
    \SRL_SIG_reg[0][30]_1 ,
    \SRL_SIG_reg[0][30]_2 ,
    \SRL_SIG_reg[1][0]_0 ,
    D,
    ap_clk);
  output [30:0]cnv_29PRL_V_V_dout;
  output \mOutPtr_reg[1] ;
  input \SRL_SIG_reg[0][30]_0 ;
  input \SRL_SIG_reg[0][30]_1 ;
  input \SRL_SIG_reg[0][30]_2 ;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire \SRL_SIG_reg[0][30]_0 ;
  wire \SRL_SIG_reg[0][30]_1 ;
  wire \SRL_SIG_reg[0][30]_2 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [30:0]cnv_29PRL_V_V_dout;
  wire \mOutPtr_reg[1] ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[2]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    \SRL_SIG[0][30]_i_1 
       (.I0(\SRL_SIG_reg[0][30]_1 ),
        .I1(\SRL_SIG_reg[0][30]_0 ),
        .I2(\SRL_SIG_reg[0]_0 [31]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .I4(\SRL_SIG_reg[0][30]_2 ),
        .O(\mOutPtr_reg[1] ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][30]_i_3 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][30]_0 ),
        .I3(\SRL_SIG_reg[0][30]_1 ),
        .O(cnv_29PRL_V_V_dout[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A
   (cnv_26_V_V_full_n,
    cnv_26_V_V_empty_n,
    E,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    internal_empty_n_reg_2,
    internal_empty_n_reg_3,
    internal_empty_n_reg_4,
    internal_empty_n_reg_5,
    internal_empty_n_reg_6,
    internal_empty_n_reg_7,
    internal_empty_n_reg_8,
    internal_empty_n_reg_9,
    internal_empty_n_reg_10,
    internal_empty_n_reg_11,
    internal_empty_n_reg_12,
    internal_empty_n_reg_13,
    internal_empty_n_reg_14,
    internal_empty_n_reg_15,
    internal_empty_n_reg_16,
    internal_empty_n_reg_17,
    internal_empty_n_reg_18,
    internal_empty_n_reg_19,
    internal_empty_n_reg_20,
    internal_empty_n_reg_21,
    internal_empty_n_reg_22,
    internal_empty_n_reg_23,
    internal_empty_n_reg_24,
    internal_empty_n_reg_25,
    internal_empty_n_reg_26,
    internal_empty_n_reg_27,
    internal_empty_n_reg_28,
    internal_empty_n_reg_29,
    internal_empty_n_reg_30,
    internal_empty_n_reg_31,
    internal_empty_n_reg_32,
    internal_empty_n_reg_33,
    internal_empty_n_reg_34,
    internal_empty_n_reg_35,
    internal_empty_n_reg_36,
    internal_empty_n_reg_37,
    internal_empty_n_reg_38,
    internal_empty_n_reg_39,
    internal_empty_n_reg_40,
    internal_empty_n_reg_41,
    internal_empty_n_reg_42,
    internal_empty_n_reg_43,
    internal_empty_n_reg_44,
    internal_empty_n_reg_45,
    internal_empty_n_reg_46,
    internal_empty_n_reg_47,
    internal_empty_n_reg_48,
    internal_empty_n_reg_49,
    internal_empty_n_reg_50,
    internal_empty_n_reg_51,
    internal_empty_n_reg_52,
    internal_empty_n_reg_53,
    internal_empty_n_reg_54,
    internal_empty_n_reg_55,
    internal_empty_n_reg_56,
    internal_empty_n_reg_57,
    internal_empty_n_reg_58,
    internal_empty_n_reg_59,
    internal_empty_n_reg_60,
    ap_NS_fsm,
    D,
    ap_clk,
    ap_CS_fsm_state138,
    ap_CS_fsm_state136,
    ap_CS_fsm_state137,
    ap_CS_fsm_state154,
    ap_CS_fsm_state152,
    ap_CS_fsm_state156,
    ap_CS_fsm_state155,
    ap_CS_fsm_state158,
    ap_CS_fsm_state157,
    ap_CS_fsm_state160,
    ap_CS_fsm_state159,
    ap_CS_fsm_state162,
    ap_CS_fsm_state161,
    ap_CS_fsm_state164,
    ap_CS_fsm_state163,
    ap_CS_fsm_state166,
    ap_CS_fsm_state165,
    ap_CS_fsm_state168,
    ap_CS_fsm_state167,
    ap_CS_fsm_state170,
    ap_CS_fsm_state169,
    ap_CS_fsm_state172,
    ap_CS_fsm_state171,
    ap_CS_fsm_state174,
    ap_CS_fsm_state173,
    ap_CS_fsm_state176,
    ap_CS_fsm_state175,
    ap_CS_fsm_state178,
    ap_CS_fsm_state177,
    ap_CS_fsm_state180,
    ap_CS_fsm_state179,
    ap_CS_fsm_state182,
    ap_CS_fsm_state181,
    ap_CS_fsm_state184,
    ap_CS_fsm_state153,
    ap_CS_fsm_state185,
    ap_CS_fsm_state183,
    ap_CS_fsm_state187,
    ap_CS_fsm_state186,
    ap_CS_fsm_state189,
    ap_CS_fsm_state188,
    ap_CS_fsm_state191,
    ap_CS_fsm_state190,
    ap_CS_fsm_state193,
    ap_CS_fsm_state192,
    ap_CS_fsm_state195,
    ap_CS_fsm_state194,
    ap_CS_fsm_state151,
    ap_CS_fsm_state196,
    ap_CS_fsm_state148,
    ap_CS_fsm_state149,
    ap_CS_fsm_state146,
    ap_CS_fsm_state142,
    ap_CS_fsm_state143,
    ap_CS_fsm_state139,
    ap_CS_fsm_state141,
    ap_CS_fsm_state147,
    ap_CS_fsm_state145,
    ap_CS_fsm_state150,
    ap_CS_fsm_state140,
    ap_CS_fsm_state144,
    Q,
    ap_CS_fsm_state197,
    ap_rst_n,
    grouperPE_U0_features_V_V_read,
    internal_empty_n_reg_61,
    internal_empty_n_reg_62,
    ap_rst_n_inv,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[0][7] );
  output cnv_26_V_V_full_n;
  output cnv_26_V_V_empty_n;
  output [0:0]E;
  output [0:0]internal_empty_n_reg_0;
  output [0:0]internal_empty_n_reg_1;
  output [0:0]internal_empty_n_reg_2;
  output [0:0]internal_empty_n_reg_3;
  output [0:0]internal_empty_n_reg_4;
  output [0:0]internal_empty_n_reg_5;
  output [0:0]internal_empty_n_reg_6;
  output [0:0]internal_empty_n_reg_7;
  output [0:0]internal_empty_n_reg_8;
  output [0:0]internal_empty_n_reg_9;
  output [0:0]internal_empty_n_reg_10;
  output [0:0]internal_empty_n_reg_11;
  output [0:0]internal_empty_n_reg_12;
  output [0:0]internal_empty_n_reg_13;
  output [0:0]internal_empty_n_reg_14;
  output [0:0]internal_empty_n_reg_15;
  output [0:0]internal_empty_n_reg_16;
  output [0:0]internal_empty_n_reg_17;
  output [0:0]internal_empty_n_reg_18;
  output [0:0]internal_empty_n_reg_19;
  output [0:0]internal_empty_n_reg_20;
  output [0:0]internal_empty_n_reg_21;
  output [0:0]internal_empty_n_reg_22;
  output [0:0]internal_empty_n_reg_23;
  output [0:0]internal_empty_n_reg_24;
  output [0:0]internal_empty_n_reg_25;
  output [0:0]internal_empty_n_reg_26;
  output [0:0]internal_empty_n_reg_27;
  output [0:0]internal_empty_n_reg_28;
  output [0:0]internal_empty_n_reg_29;
  output [0:0]internal_empty_n_reg_30;
  output [0:0]internal_empty_n_reg_31;
  output [0:0]internal_empty_n_reg_32;
  output [0:0]internal_empty_n_reg_33;
  output [0:0]internal_empty_n_reg_34;
  output [0:0]internal_empty_n_reg_35;
  output [0:0]internal_empty_n_reg_36;
  output [0:0]internal_empty_n_reg_37;
  output [0:0]internal_empty_n_reg_38;
  output [0:0]internal_empty_n_reg_39;
  output [0:0]internal_empty_n_reg_40;
  output [0:0]internal_empty_n_reg_41;
  output [0:0]internal_empty_n_reg_42;
  output [0:0]internal_empty_n_reg_43;
  output [0:0]internal_empty_n_reg_44;
  output [0:0]internal_empty_n_reg_45;
  output [0:0]internal_empty_n_reg_46;
  output [0:0]internal_empty_n_reg_47;
  output [0:0]internal_empty_n_reg_48;
  output [0:0]internal_empty_n_reg_49;
  output [0:0]internal_empty_n_reg_50;
  output [0:0]internal_empty_n_reg_51;
  output [0:0]internal_empty_n_reg_52;
  output [0:0]internal_empty_n_reg_53;
  output [0:0]internal_empty_n_reg_54;
  output [0:0]internal_empty_n_reg_55;
  output [0:0]internal_empty_n_reg_56;
  output [0:0]internal_empty_n_reg_57;
  output [0:0]internal_empty_n_reg_58;
  output [0:0]internal_empty_n_reg_59;
  output [0:0]internal_empty_n_reg_60;
  output [0:0]ap_NS_fsm;
  output [7:0]D;
  input ap_clk;
  input ap_CS_fsm_state138;
  input ap_CS_fsm_state136;
  input ap_CS_fsm_state137;
  input ap_CS_fsm_state154;
  input ap_CS_fsm_state152;
  input ap_CS_fsm_state156;
  input ap_CS_fsm_state155;
  input ap_CS_fsm_state158;
  input ap_CS_fsm_state157;
  input ap_CS_fsm_state160;
  input ap_CS_fsm_state159;
  input ap_CS_fsm_state162;
  input ap_CS_fsm_state161;
  input ap_CS_fsm_state164;
  input ap_CS_fsm_state163;
  input ap_CS_fsm_state166;
  input ap_CS_fsm_state165;
  input ap_CS_fsm_state168;
  input ap_CS_fsm_state167;
  input ap_CS_fsm_state170;
  input ap_CS_fsm_state169;
  input ap_CS_fsm_state172;
  input ap_CS_fsm_state171;
  input ap_CS_fsm_state174;
  input ap_CS_fsm_state173;
  input ap_CS_fsm_state176;
  input ap_CS_fsm_state175;
  input ap_CS_fsm_state178;
  input ap_CS_fsm_state177;
  input ap_CS_fsm_state180;
  input ap_CS_fsm_state179;
  input ap_CS_fsm_state182;
  input ap_CS_fsm_state181;
  input ap_CS_fsm_state184;
  input ap_CS_fsm_state153;
  input ap_CS_fsm_state185;
  input ap_CS_fsm_state183;
  input ap_CS_fsm_state187;
  input ap_CS_fsm_state186;
  input ap_CS_fsm_state189;
  input ap_CS_fsm_state188;
  input ap_CS_fsm_state191;
  input ap_CS_fsm_state190;
  input ap_CS_fsm_state193;
  input ap_CS_fsm_state192;
  input ap_CS_fsm_state195;
  input ap_CS_fsm_state194;
  input ap_CS_fsm_state151;
  input ap_CS_fsm_state196;
  input ap_CS_fsm_state148;
  input ap_CS_fsm_state149;
  input ap_CS_fsm_state146;
  input ap_CS_fsm_state142;
  input ap_CS_fsm_state143;
  input ap_CS_fsm_state139;
  input ap_CS_fsm_state141;
  input ap_CS_fsm_state147;
  input ap_CS_fsm_state145;
  input ap_CS_fsm_state150;
  input ap_CS_fsm_state140;
  input ap_CS_fsm_state144;
  input [0:0]Q;
  input ap_CS_fsm_state197;
  input ap_rst_n;
  input grouperPE_U0_features_V_V_read;
  input [0:0]internal_empty_n_reg_61;
  input internal_empty_n_reg_62;
  input ap_rst_n_inv;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_CS_fsm_state136;
  wire ap_CS_fsm_state137;
  wire ap_CS_fsm_state138;
  wire ap_CS_fsm_state139;
  wire ap_CS_fsm_state140;
  wire ap_CS_fsm_state141;
  wire ap_CS_fsm_state142;
  wire ap_CS_fsm_state143;
  wire ap_CS_fsm_state144;
  wire ap_CS_fsm_state145;
  wire ap_CS_fsm_state146;
  wire ap_CS_fsm_state147;
  wire ap_CS_fsm_state148;
  wire ap_CS_fsm_state149;
  wire ap_CS_fsm_state150;
  wire ap_CS_fsm_state151;
  wire ap_CS_fsm_state152;
  wire ap_CS_fsm_state153;
  wire ap_CS_fsm_state154;
  wire ap_CS_fsm_state155;
  wire ap_CS_fsm_state156;
  wire ap_CS_fsm_state157;
  wire ap_CS_fsm_state158;
  wire ap_CS_fsm_state159;
  wire ap_CS_fsm_state160;
  wire ap_CS_fsm_state161;
  wire ap_CS_fsm_state162;
  wire ap_CS_fsm_state163;
  wire ap_CS_fsm_state164;
  wire ap_CS_fsm_state165;
  wire ap_CS_fsm_state166;
  wire ap_CS_fsm_state167;
  wire ap_CS_fsm_state168;
  wire ap_CS_fsm_state169;
  wire ap_CS_fsm_state170;
  wire ap_CS_fsm_state171;
  wire ap_CS_fsm_state172;
  wire ap_CS_fsm_state173;
  wire ap_CS_fsm_state174;
  wire ap_CS_fsm_state175;
  wire ap_CS_fsm_state176;
  wire ap_CS_fsm_state177;
  wire ap_CS_fsm_state178;
  wire ap_CS_fsm_state179;
  wire ap_CS_fsm_state180;
  wire ap_CS_fsm_state181;
  wire ap_CS_fsm_state182;
  wire ap_CS_fsm_state183;
  wire ap_CS_fsm_state184;
  wire ap_CS_fsm_state185;
  wire ap_CS_fsm_state186;
  wire ap_CS_fsm_state187;
  wire ap_CS_fsm_state188;
  wire ap_CS_fsm_state189;
  wire ap_CS_fsm_state190;
  wire ap_CS_fsm_state191;
  wire ap_CS_fsm_state192;
  wire ap_CS_fsm_state193;
  wire ap_CS_fsm_state194;
  wire ap_CS_fsm_state195;
  wire ap_CS_fsm_state196;
  wire ap_CS_fsm_state197;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_26_V_V_empty_n;
  wire cnv_26_V_V_full_n;
  wire grouperPE_U0_features_V_V_read;
  wire internal_empty_n_i_1__0_n_7;
  wire [0:0]internal_empty_n_reg_0;
  wire [0:0]internal_empty_n_reg_1;
  wire [0:0]internal_empty_n_reg_10;
  wire [0:0]internal_empty_n_reg_11;
  wire [0:0]internal_empty_n_reg_12;
  wire [0:0]internal_empty_n_reg_13;
  wire [0:0]internal_empty_n_reg_14;
  wire [0:0]internal_empty_n_reg_15;
  wire [0:0]internal_empty_n_reg_16;
  wire [0:0]internal_empty_n_reg_17;
  wire [0:0]internal_empty_n_reg_18;
  wire [0:0]internal_empty_n_reg_19;
  wire [0:0]internal_empty_n_reg_2;
  wire [0:0]internal_empty_n_reg_20;
  wire [0:0]internal_empty_n_reg_21;
  wire [0:0]internal_empty_n_reg_22;
  wire [0:0]internal_empty_n_reg_23;
  wire [0:0]internal_empty_n_reg_24;
  wire [0:0]internal_empty_n_reg_25;
  wire [0:0]internal_empty_n_reg_26;
  wire [0:0]internal_empty_n_reg_27;
  wire [0:0]internal_empty_n_reg_28;
  wire [0:0]internal_empty_n_reg_29;
  wire [0:0]internal_empty_n_reg_3;
  wire [0:0]internal_empty_n_reg_30;
  wire [0:0]internal_empty_n_reg_31;
  wire [0:0]internal_empty_n_reg_32;
  wire [0:0]internal_empty_n_reg_33;
  wire [0:0]internal_empty_n_reg_34;
  wire [0:0]internal_empty_n_reg_35;
  wire [0:0]internal_empty_n_reg_36;
  wire [0:0]internal_empty_n_reg_37;
  wire [0:0]internal_empty_n_reg_38;
  wire [0:0]internal_empty_n_reg_39;
  wire [0:0]internal_empty_n_reg_4;
  wire [0:0]internal_empty_n_reg_40;
  wire [0:0]internal_empty_n_reg_41;
  wire [0:0]internal_empty_n_reg_42;
  wire [0:0]internal_empty_n_reg_43;
  wire [0:0]internal_empty_n_reg_44;
  wire [0:0]internal_empty_n_reg_45;
  wire [0:0]internal_empty_n_reg_46;
  wire [0:0]internal_empty_n_reg_47;
  wire [0:0]internal_empty_n_reg_48;
  wire [0:0]internal_empty_n_reg_49;
  wire [0:0]internal_empty_n_reg_5;
  wire [0:0]internal_empty_n_reg_50;
  wire [0:0]internal_empty_n_reg_51;
  wire [0:0]internal_empty_n_reg_52;
  wire [0:0]internal_empty_n_reg_53;
  wire [0:0]internal_empty_n_reg_54;
  wire [0:0]internal_empty_n_reg_55;
  wire [0:0]internal_empty_n_reg_56;
  wire [0:0]internal_empty_n_reg_57;
  wire [0:0]internal_empty_n_reg_58;
  wire [0:0]internal_empty_n_reg_59;
  wire [0:0]internal_empty_n_reg_6;
  wire [0:0]internal_empty_n_reg_60;
  wire [0:0]internal_empty_n_reg_61;
  wire internal_empty_n_reg_62;
  wire [0:0]internal_empty_n_reg_7;
  wire [0:0]internal_empty_n_reg_8;
  wire [0:0]internal_empty_n_reg_9;
  wire internal_full_n_i_1__0_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_7 ;
  wire \mOutPtr[1]_i_1__0_n_7 ;
  wire \mOutPtr[1]_i_3__3_n_7 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_49 U_fifo_w8_d2_A_ram
       (.D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .\tmp_V_3_reg_5197_reg[0] (\mOutPtr_reg_n_7_[0] ),
        .\tmp_V_3_reg_5197_reg[0]_0 (\mOutPtr_reg_n_7_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[197]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state197),
        .O(ap_NS_fsm));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__0
       (.I0(cnv_26_V_V_empty_n),
        .I1(\mOutPtr[1]_i_3__3_n_7 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_7),
        .Q(cnv_26_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(\mOutPtr[1]_i_3__3_n_7 ),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(cnv_26_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_7),
        .Q(cnv_26_V_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr[1]_i_3__3_n_7 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[1]_i_3__3_n_7 ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h08888888)) 
    \mOutPtr[1]_i_2__0 
       (.I0(grouperPE_U0_features_V_V_read),
        .I1(cnv_26_V_V_empty_n),
        .I2(internal_empty_n_reg_61),
        .I3(internal_empty_n_reg_62),
        .I4(cnv_26_V_V_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h70000000)) 
    \mOutPtr[1]_i_3__3 
       (.I0(cnv_26_V_V_empty_n),
        .I1(grouperPE_U0_features_V_V_read),
        .I2(cnv_26_V_V_full_n),
        .I3(internal_empty_n_reg_62),
        .I4(internal_empty_n_reg_61),
        .O(\mOutPtr[1]_i_3__3_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_10_reg_5253[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state144),
        .O(internal_empty_n_reg_59));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_11_reg_5261[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state145),
        .O(internal_empty_n_reg_56));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_12_reg_5269[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state146),
        .O(internal_empty_n_reg_50));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_13_reg_5277[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state147),
        .O(internal_empty_n_reg_55));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_14_reg_5285[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state148),
        .O(internal_empty_n_reg_48));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_15_reg_5293[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state149),
        .O(internal_empty_n_reg_49));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_16_reg_5301[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state150),
        .O(internal_empty_n_reg_57));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_17_reg_5309[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state151),
        .O(internal_empty_n_reg_46));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_18_reg_5317[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state152),
        .O(internal_empty_n_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_19_reg_5325[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state153),
        .O(internal_empty_n_reg_33));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_1_reg_5181[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(Q),
        .O(internal_empty_n_reg_60));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_20_reg_5333[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state154),
        .O(internal_empty_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_21_reg_5341[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state155),
        .O(internal_empty_n_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_22_reg_5349[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state156),
        .O(internal_empty_n_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_23_reg_5357[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state157),
        .O(internal_empty_n_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_24_reg_5365[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state158),
        .O(internal_empty_n_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_25_reg_5373[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state159),
        .O(internal_empty_n_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_26_reg_5381[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state160),
        .O(internal_empty_n_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_27_reg_5389[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state161),
        .O(internal_empty_n_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_28_reg_5397[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state162),
        .O(internal_empty_n_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_29_reg_5405[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state163),
        .O(internal_empty_n_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_2_reg_5189[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state136),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_30_reg_5413[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state164),
        .O(internal_empty_n_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_31_reg_5421[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state165),
        .O(internal_empty_n_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_32_reg_5429[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state166),
        .O(internal_empty_n_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_33_reg_5437[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state167),
        .O(internal_empty_n_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_34_reg_5445[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state168),
        .O(internal_empty_n_reg_16));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_35_reg_5453[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state169),
        .O(internal_empty_n_reg_19));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_36_reg_5461[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state170),
        .O(internal_empty_n_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_37_reg_5469[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state171),
        .O(internal_empty_n_reg_21));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_38_reg_5477[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state172),
        .O(internal_empty_n_reg_20));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_39_reg_5485[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state173),
        .O(internal_empty_n_reg_23));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_3_reg_5197[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state137),
        .O(internal_empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_40_reg_5493[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state174),
        .O(internal_empty_n_reg_22));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_41_reg_5501[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state175),
        .O(internal_empty_n_reg_25));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_42_reg_5509[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state176),
        .O(internal_empty_n_reg_24));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_43_reg_5517[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state177),
        .O(internal_empty_n_reg_27));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_44_reg_5525[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state178),
        .O(internal_empty_n_reg_26));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_45_reg_5533[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state179),
        .O(internal_empty_n_reg_29));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_46_reg_5541[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state180),
        .O(internal_empty_n_reg_28));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_47_reg_5549[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state181),
        .O(internal_empty_n_reg_31));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_48_reg_5557[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state182),
        .O(internal_empty_n_reg_30));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_49_reg_5565[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state183),
        .O(internal_empty_n_reg_35));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_4_reg_5205[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state138),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_50_reg_5573[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state184),
        .O(internal_empty_n_reg_32));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_51_reg_5581[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state185),
        .O(internal_empty_n_reg_34));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_52_reg_5589[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state186),
        .O(internal_empty_n_reg_37));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_53_reg_5597[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state187),
        .O(internal_empty_n_reg_36));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_54_reg_5605[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state188),
        .O(internal_empty_n_reg_39));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_55_reg_5613[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state189),
        .O(internal_empty_n_reg_38));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_56_reg_5621[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state190),
        .O(internal_empty_n_reg_41));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_57_reg_5629[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state191),
        .O(internal_empty_n_reg_40));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_58_reg_5637[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state192),
        .O(internal_empty_n_reg_43));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_59_reg_5645[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state193),
        .O(internal_empty_n_reg_42));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_5_reg_5213[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state139),
        .O(internal_empty_n_reg_53));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_60_reg_5653[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state194),
        .O(internal_empty_n_reg_45));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_61_reg_5661[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state195),
        .O(internal_empty_n_reg_44));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_62_reg_5669[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state196),
        .O(internal_empty_n_reg_47));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_6_reg_5221[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state140),
        .O(internal_empty_n_reg_58));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_7_reg_5229[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state141),
        .O(internal_empty_n_reg_54));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_8_reg_5237[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state142),
        .O(internal_empty_n_reg_51));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_9_reg_5245[7]_i_1 
       (.I0(cnv_26_V_V_empty_n),
        .I1(ap_CS_fsm_state143),
        .O(internal_empty_n_reg_52));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_0
   (\mOutPtr_reg[0]_0 ,
    cnv_27_V_V_full_n,
    cnv_27_V_V_empty_n,
    DIADI,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output cnv_27_V_V_full_n;
  output cnv_27_V_V_empty_n;
  output [7:0]DIADI;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_27_V_V_empty_n;
  wire cnv_27_V_V_full_n;
  wire internal_empty_n_i_1__2_n_7;
  wire internal_full_n_i_1__2_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__2_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_48 U_fifo_w8_d2_A_ram
       (.D(D),
        .DIADI(DIADI),
        .E(E),
        .ap_clk(ap_clk),
        .ram_reg(\mOutPtr_reg[0]_0 ),
        .ram_reg_0(\mOutPtr_reg_n_7_[1] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__2
       (.I0(cnv_27_V_V_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_7),
        .Q(cnv_27_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__2
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(cnv_27_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__2_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_7),
        .Q(cnv_27_V_V_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1
   (\mOutPtr_reg[0]_0 ,
    cnv_28_V_V_full_n,
    cnv_28_V_V_empty_n,
    tmp_76_fu_502_p2,
    tmp_70_reg_1189_reg_rep,
    tmp_70_reg_1189_reg_rep_0,
    tmp_203_1_fu_572_p2,
    D,
    tmp_70_reg_1189_reg_rep__0,
    tmp_70_reg_1189_reg_rep__0_0,
    tmp_203_2_fu_642_p2,
    tmp_70_reg_1189_reg_rep__1,
    tmp_70_reg_1189_reg_rep__1_0,
    tmp_70_reg_1189_reg_rep__1_1,
    tmp_203_3_fu_712_p2,
    tmp_70_reg_1189_reg,
    tmp_70_reg_1189_reg_0,
    tmp_70_reg_1189_reg_1,
    cnv_28_V_V_dout,
    \mOutPtr_reg[1]_0 ,
    tmp_70_reg_1189_reg_rep_1,
    tmp_70_reg_1189_reg_rep_2,
    tmp_70_reg_1189_reg_rep_3,
    \mOutPtr_reg[1]_1 ,
    \mOutPtr_reg[1]_2 ,
    \mOutPtr_reg[1]_3 ,
    \mOutPtr_reg[1]_4 ,
    \mOutPtr_reg[1]_5 ,
    \mOutPtr_reg[1]_6 ,
    \mOutPtr_reg[1]_7 ,
    \mOutPtr_reg[1]_8 ,
    \mOutPtr_reg[1]_9 ,
    \mOutPtr_reg[1]_10 ,
    \mOutPtr_reg[1]_11 ,
    \mOutPtr_reg[1]_12 ,
    \mOutPtr_reg[1]_13 ,
    \mOutPtr_reg[1]_14 ,
    \mOutPtr_reg[1]_15 ,
    \mOutPtr_reg[1]_16 ,
    \mOutPtr_reg[1]_17 ,
    \mOutPtr_reg[1]_18 ,
    \mOutPtr_reg[1]_19 ,
    \mOutPtr_reg[1]_20 ,
    \mOutPtr_reg[1]_21 ,
    \mOutPtr_reg[1]_22 ,
    \mOutPtr_reg[1]_23 ,
    \mOutPtr_reg[1]_24 ,
    \mOutPtr_reg[1]_25 ,
    CO,
    O,
    tmp_70_reg_1189_reg_rep_4,
    tmp_70_reg_1189_reg_rep__0_1,
    tmp_70_reg_1189_reg_rep__0_2,
    tmp_70_reg_1189_reg_rep__1_2,
    tmp_70_reg_1189_reg_rep__1_3,
    tmp_70_reg_1189_reg_2,
    tmp_70_reg_1189_reg_3,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    \tmp_76_reg_1238_reg[0] ,
    \tmp_76_reg_1238_reg[0]_0 ,
    \tmp_203_1_reg_1253_reg[0] ,
    \tmp_203_2_reg_1268_reg[0] ,
    \tmp_203_3_reg_1283_reg[0] ,
    DOADO,
    \SRL_SIG_reg[1][7] ,
    \tmp_92_reg_1243_reg[3] ,
    \tmp_92_reg_1243_reg[3]_0 ,
    \tmp_92_reg_1243_reg[7] ,
    \tmp_92_reg_1243_reg[3]_1 ,
    \tmp_92_reg_1243_reg[7]_0 ,
    \tmp_92_reg_1243_reg[7]_1 ,
    \tmp_92_reg_1243_reg[7]_2 ,
    \tmp_93_reg_1258_reg[3] ,
    \tmp_93_reg_1258_reg[3]_0 ,
    \tmp_93_reg_1258_reg[7] ,
    \tmp_93_reg_1258_reg[3]_1 ,
    \tmp_93_reg_1258_reg[7]_0 ,
    \tmp_93_reg_1258_reg[7]_1 ,
    \tmp_93_reg_1258_reg[7]_2 ,
    \tmp_94_reg_1273_reg[3] ,
    \tmp_94_reg_1273_reg[3]_0 ,
    \tmp_94_reg_1273_reg[7] ,
    \tmp_94_reg_1273_reg[3]_1 ,
    \tmp_94_reg_1273_reg[7]_0 ,
    \tmp_94_reg_1273_reg[7]_1 ,
    \tmp_94_reg_1273_reg[7]_2 ,
    \tmp_340_reg_1233_reg[0] ,
    \tmp_340_reg_1233_reg[0]_0 ,
    S,
    DI,
    \tmp_s_reg_1228[3]_i_4 ,
    \tmp_s_reg_1228_reg[6] ,
    \tmp_s_reg_1228_reg[6]_0 ,
    \tmp_343_reg_1248_reg[0] ,
    \tmp_343_reg_1248_reg[0]_0 ,
    \tmp_343_reg_1248[0]_i_8 ,
    \tmp_343_reg_1248[0]_i_8_0 ,
    \tmp_92_reg_1243_reg[3]_2 ,
    \tmp_92_reg_1243_reg[3]_3 ,
    \tmp_92_reg_1243_reg[3]_4 ,
    \tmp_346_reg_1263_reg[0] ,
    \tmp_346_reg_1263_reg[0]_0 ,
    \tmp_346_reg_1263[0]_i_8 ,
    \tmp_346_reg_1263[0]_i_8_0 ,
    \tmp_93_reg_1258_reg[3]_2 ,
    \tmp_93_reg_1258_reg[3]_3 ,
    \tmp_93_reg_1258_reg[3]_4 ,
    \tmp_349_reg_1278_reg[0] ,
    \tmp_349_reg_1278_reg[0]_0 ,
    \tmp_349_reg_1278[0]_i_8 ,
    \tmp_349_reg_1278[0]_i_8_0 ,
    \tmp_94_reg_1273_reg[3]_2 ,
    \tmp_94_reg_1273_reg[3]_3 ,
    \tmp_94_reg_1273_reg[3]_4 ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_26 ,
    ap_rst_n,
    E);
  output \mOutPtr_reg[0]_0 ;
  output cnv_28_V_V_full_n;
  output cnv_28_V_V_empty_n;
  output tmp_76_fu_502_p2;
  output [0:0]tmp_70_reg_1189_reg_rep;
  output [3:0]tmp_70_reg_1189_reg_rep_0;
  output tmp_203_1_fu_572_p2;
  output [7:0]D;
  output [0:0]tmp_70_reg_1189_reg_rep__0;
  output [3:0]tmp_70_reg_1189_reg_rep__0_0;
  output tmp_203_2_fu_642_p2;
  output [7:0]tmp_70_reg_1189_reg_rep__1;
  output [0:0]tmp_70_reg_1189_reg_rep__1_0;
  output [3:0]tmp_70_reg_1189_reg_rep__1_1;
  output tmp_203_3_fu_712_p2;
  output [7:0]tmp_70_reg_1189_reg;
  output [0:0]tmp_70_reg_1189_reg_0;
  output [3:0]tmp_70_reg_1189_reg_1;
  output [7:0]cnv_28_V_V_dout;
  output \mOutPtr_reg[1]_0 ;
  output tmp_70_reg_1189_reg_rep_1;
  output tmp_70_reg_1189_reg_rep_2;
  output tmp_70_reg_1189_reg_rep_3;
  output \mOutPtr_reg[1]_1 ;
  output \mOutPtr_reg[1]_2 ;
  output \mOutPtr_reg[1]_3 ;
  output \mOutPtr_reg[1]_4 ;
  output \mOutPtr_reg[1]_5 ;
  output \mOutPtr_reg[1]_6 ;
  output \mOutPtr_reg[1]_7 ;
  output \mOutPtr_reg[1]_8 ;
  output \mOutPtr_reg[1]_9 ;
  output \mOutPtr_reg[1]_10 ;
  output \mOutPtr_reg[1]_11 ;
  output \mOutPtr_reg[1]_12 ;
  output \mOutPtr_reg[1]_13 ;
  output \mOutPtr_reg[1]_14 ;
  output \mOutPtr_reg[1]_15 ;
  output \mOutPtr_reg[1]_16 ;
  output \mOutPtr_reg[1]_17 ;
  output \mOutPtr_reg[1]_18 ;
  output \mOutPtr_reg[1]_19 ;
  output \mOutPtr_reg[1]_20 ;
  output \mOutPtr_reg[1]_21 ;
  output \mOutPtr_reg[1]_22 ;
  output \mOutPtr_reg[1]_23 ;
  output \mOutPtr_reg[1]_24 ;
  output \mOutPtr_reg[1]_25 ;
  output [0:0]CO;
  output [3:0]O;
  output [2:0]tmp_70_reg_1189_reg_rep_4;
  output [0:0]tmp_70_reg_1189_reg_rep__0_1;
  output [0:0]tmp_70_reg_1189_reg_rep__0_2;
  output [0:0]tmp_70_reg_1189_reg_rep__1_2;
  output [0:0]tmp_70_reg_1189_reg_rep__1_3;
  output [0:0]tmp_70_reg_1189_reg_2;
  output [0:0]tmp_70_reg_1189_reg_3;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input [1:0]\tmp_76_reg_1238_reg[0] ;
  input [0:0]\tmp_76_reg_1238_reg[0]_0 ;
  input [1:0]\tmp_203_1_reg_1253_reg[0] ;
  input [1:0]\tmp_203_2_reg_1268_reg[0] ;
  input [1:0]\tmp_203_3_reg_1283_reg[0] ;
  input [5:0]DOADO;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [6:0]\tmp_92_reg_1243_reg[3] ;
  input [1:0]\tmp_92_reg_1243_reg[3]_0 ;
  input [3:0]\tmp_92_reg_1243_reg[7] ;
  input [1:0]\tmp_92_reg_1243_reg[3]_1 ;
  input [0:0]\tmp_92_reg_1243_reg[7]_0 ;
  input [1:0]\tmp_92_reg_1243_reg[7]_1 ;
  input [0:0]\tmp_92_reg_1243_reg[7]_2 ;
  input [6:0]\tmp_93_reg_1258_reg[3] ;
  input [1:0]\tmp_93_reg_1258_reg[3]_0 ;
  input [3:0]\tmp_93_reg_1258_reg[7] ;
  input [1:0]\tmp_93_reg_1258_reg[3]_1 ;
  input [0:0]\tmp_93_reg_1258_reg[7]_0 ;
  input [1:0]\tmp_93_reg_1258_reg[7]_1 ;
  input [0:0]\tmp_93_reg_1258_reg[7]_2 ;
  input [6:0]\tmp_94_reg_1273_reg[3] ;
  input [1:0]\tmp_94_reg_1273_reg[3]_0 ;
  input [3:0]\tmp_94_reg_1273_reg[7] ;
  input [1:0]\tmp_94_reg_1273_reg[3]_1 ;
  input [0:0]\tmp_94_reg_1273_reg[7]_0 ;
  input [1:0]\tmp_94_reg_1273_reg[7]_1 ;
  input [0:0]\tmp_94_reg_1273_reg[7]_2 ;
  input [0:0]\tmp_340_reg_1233_reg[0] ;
  input [1:0]\tmp_340_reg_1233_reg[0]_0 ;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]\tmp_s_reg_1228[3]_i_4 ;
  input [0:0]\tmp_s_reg_1228_reg[6] ;
  input [0:0]\tmp_s_reg_1228_reg[6]_0 ;
  input [1:0]\tmp_343_reg_1248_reg[0] ;
  input [0:0]\tmp_343_reg_1248_reg[0]_0 ;
  input [1:0]\tmp_343_reg_1248[0]_i_8 ;
  input [0:0]\tmp_343_reg_1248[0]_i_8_0 ;
  input [0:0]\tmp_92_reg_1243_reg[3]_2 ;
  input [1:0]\tmp_92_reg_1243_reg[3]_3 ;
  input [0:0]\tmp_92_reg_1243_reg[3]_4 ;
  input [1:0]\tmp_346_reg_1263_reg[0] ;
  input [0:0]\tmp_346_reg_1263_reg[0]_0 ;
  input [1:0]\tmp_346_reg_1263[0]_i_8 ;
  input [0:0]\tmp_346_reg_1263[0]_i_8_0 ;
  input [0:0]\tmp_93_reg_1258_reg[3]_2 ;
  input [1:0]\tmp_93_reg_1258_reg[3]_3 ;
  input [0:0]\tmp_93_reg_1258_reg[3]_4 ;
  input [1:0]\tmp_349_reg_1278_reg[0] ;
  input [0:0]\tmp_349_reg_1278_reg[0]_0 ;
  input [1:0]\tmp_349_reg_1278[0]_i_8 ;
  input [0:0]\tmp_349_reg_1278[0]_i_8_0 ;
  input [0:0]\tmp_94_reg_1273_reg[3]_2 ;
  input [1:0]\tmp_94_reg_1273_reg[3]_3 ;
  input [0:0]\tmp_94_reg_1273_reg[3]_4 ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_26 ;
  input ap_rst_n;
  input [0:0]E;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [5:0]DOADO;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]S;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]cnv_28_V_V_dout;
  wire cnv_28_V_V_empty_n;
  wire cnv_28_V_V_full_n;
  wire internal_empty_n_i_1__3_n_7;
  wire internal_full_n_i_1__3_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__3_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg[1]_10 ;
  wire \mOutPtr_reg[1]_11 ;
  wire \mOutPtr_reg[1]_12 ;
  wire \mOutPtr_reg[1]_13 ;
  wire \mOutPtr_reg[1]_14 ;
  wire \mOutPtr_reg[1]_15 ;
  wire \mOutPtr_reg[1]_16 ;
  wire \mOutPtr_reg[1]_17 ;
  wire \mOutPtr_reg[1]_18 ;
  wire \mOutPtr_reg[1]_19 ;
  wire \mOutPtr_reg[1]_2 ;
  wire \mOutPtr_reg[1]_20 ;
  wire \mOutPtr_reg[1]_21 ;
  wire \mOutPtr_reg[1]_22 ;
  wire \mOutPtr_reg[1]_23 ;
  wire \mOutPtr_reg[1]_24 ;
  wire \mOutPtr_reg[1]_25 ;
  wire \mOutPtr_reg[1]_26 ;
  wire \mOutPtr_reg[1]_3 ;
  wire \mOutPtr_reg[1]_4 ;
  wire \mOutPtr_reg[1]_5 ;
  wire \mOutPtr_reg[1]_6 ;
  wire \mOutPtr_reg[1]_7 ;
  wire \mOutPtr_reg[1]_8 ;
  wire \mOutPtr_reg[1]_9 ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire tmp_203_1_fu_572_p2;
  wire [1:0]\tmp_203_1_reg_1253_reg[0] ;
  wire tmp_203_2_fu_642_p2;
  wire [1:0]\tmp_203_2_reg_1268_reg[0] ;
  wire tmp_203_3_fu_712_p2;
  wire [1:0]\tmp_203_3_reg_1283_reg[0] ;
  wire [0:0]\tmp_340_reg_1233_reg[0] ;
  wire [1:0]\tmp_340_reg_1233_reg[0]_0 ;
  wire [1:0]\tmp_343_reg_1248[0]_i_8 ;
  wire [0:0]\tmp_343_reg_1248[0]_i_8_0 ;
  wire [1:0]\tmp_343_reg_1248_reg[0] ;
  wire [0:0]\tmp_343_reg_1248_reg[0]_0 ;
  wire [1:0]\tmp_346_reg_1263[0]_i_8 ;
  wire [0:0]\tmp_346_reg_1263[0]_i_8_0 ;
  wire [1:0]\tmp_346_reg_1263_reg[0] ;
  wire [0:0]\tmp_346_reg_1263_reg[0]_0 ;
  wire [1:0]\tmp_349_reg_1278[0]_i_8 ;
  wire [0:0]\tmp_349_reg_1278[0]_i_8_0 ;
  wire [1:0]\tmp_349_reg_1278_reg[0] ;
  wire [0:0]\tmp_349_reg_1278_reg[0]_0 ;
  wire [7:0]tmp_70_reg_1189_reg;
  wire [0:0]tmp_70_reg_1189_reg_0;
  wire [3:0]tmp_70_reg_1189_reg_1;
  wire [0:0]tmp_70_reg_1189_reg_2;
  wire [0:0]tmp_70_reg_1189_reg_3;
  wire [0:0]tmp_70_reg_1189_reg_rep;
  wire [3:0]tmp_70_reg_1189_reg_rep_0;
  wire tmp_70_reg_1189_reg_rep_1;
  wire tmp_70_reg_1189_reg_rep_2;
  wire tmp_70_reg_1189_reg_rep_3;
  wire [2:0]tmp_70_reg_1189_reg_rep_4;
  wire [0:0]tmp_70_reg_1189_reg_rep__0;
  wire [3:0]tmp_70_reg_1189_reg_rep__0_0;
  wire [0:0]tmp_70_reg_1189_reg_rep__0_1;
  wire [0:0]tmp_70_reg_1189_reg_rep__0_2;
  wire [7:0]tmp_70_reg_1189_reg_rep__1;
  wire [0:0]tmp_70_reg_1189_reg_rep__1_0;
  wire [3:0]tmp_70_reg_1189_reg_rep__1_1;
  wire [0:0]tmp_70_reg_1189_reg_rep__1_2;
  wire [0:0]tmp_70_reg_1189_reg_rep__1_3;
  wire tmp_76_fu_502_p2;
  wire [1:0]\tmp_76_reg_1238_reg[0] ;
  wire [0:0]\tmp_76_reg_1238_reg[0]_0 ;
  wire [6:0]\tmp_92_reg_1243_reg[3] ;
  wire [1:0]\tmp_92_reg_1243_reg[3]_0 ;
  wire [1:0]\tmp_92_reg_1243_reg[3]_1 ;
  wire [0:0]\tmp_92_reg_1243_reg[3]_2 ;
  wire [1:0]\tmp_92_reg_1243_reg[3]_3 ;
  wire [0:0]\tmp_92_reg_1243_reg[3]_4 ;
  wire [3:0]\tmp_92_reg_1243_reg[7] ;
  wire [0:0]\tmp_92_reg_1243_reg[7]_0 ;
  wire [1:0]\tmp_92_reg_1243_reg[7]_1 ;
  wire [0:0]\tmp_92_reg_1243_reg[7]_2 ;
  wire [6:0]\tmp_93_reg_1258_reg[3] ;
  wire [1:0]\tmp_93_reg_1258_reg[3]_0 ;
  wire [1:0]\tmp_93_reg_1258_reg[3]_1 ;
  wire [0:0]\tmp_93_reg_1258_reg[3]_2 ;
  wire [1:0]\tmp_93_reg_1258_reg[3]_3 ;
  wire [0:0]\tmp_93_reg_1258_reg[3]_4 ;
  wire [3:0]\tmp_93_reg_1258_reg[7] ;
  wire [0:0]\tmp_93_reg_1258_reg[7]_0 ;
  wire [1:0]\tmp_93_reg_1258_reg[7]_1 ;
  wire [0:0]\tmp_93_reg_1258_reg[7]_2 ;
  wire [6:0]\tmp_94_reg_1273_reg[3] ;
  wire [1:0]\tmp_94_reg_1273_reg[3]_0 ;
  wire [1:0]\tmp_94_reg_1273_reg[3]_1 ;
  wire [0:0]\tmp_94_reg_1273_reg[3]_2 ;
  wire [1:0]\tmp_94_reg_1273_reg[3]_3 ;
  wire [0:0]\tmp_94_reg_1273_reg[3]_4 ;
  wire [3:0]\tmp_94_reg_1273_reg[7] ;
  wire [0:0]\tmp_94_reg_1273_reg[7]_0 ;
  wire [1:0]\tmp_94_reg_1273_reg[7]_1 ;
  wire [0:0]\tmp_94_reg_1273_reg[7]_2 ;
  wire [0:0]\tmp_s_reg_1228[3]_i_4 ;
  wire [0:0]\tmp_s_reg_1228_reg[6] ;
  wire [0:0]\tmp_s_reg_1228_reg[6]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_47 U_fifo_w8_d2_A_ram
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DOADO(DOADO),
        .E(E),
        .O(O),
        .S(S),
        .\SRL_SIG_reg[1][0]_0 (cnv_28_V_V_dout[0]),
        .\SRL_SIG_reg[1][1]_0 (cnv_28_V_V_dout[1]),
        .\SRL_SIG_reg[1][2]_0 (cnv_28_V_V_dout[2]),
        .\SRL_SIG_reg[1][3]_0 (cnv_28_V_V_dout[3]),
        .\SRL_SIG_reg[1][4]_0 (cnv_28_V_V_dout[4]),
        .\SRL_SIG_reg[1][5]_0 (cnv_28_V_V_dout[5]),
        .\SRL_SIG_reg[1][6]_0 (cnv_28_V_V_dout[6]),
        .\SRL_SIG_reg[1][7]_0 (cnv_28_V_V_dout[7]),
        .\SRL_SIG_reg[1][7]_1 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_1 ),
        .\mOutPtr_reg[1]_1 (\mOutPtr_reg[1]_2 ),
        .\mOutPtr_reg[1]_10 (\mOutPtr_reg[1]_11 ),
        .\mOutPtr_reg[1]_11 (\mOutPtr_reg[1]_12 ),
        .\mOutPtr_reg[1]_12 (\mOutPtr_reg[1]_13 ),
        .\mOutPtr_reg[1]_13 (\mOutPtr_reg[1]_14 ),
        .\mOutPtr_reg[1]_14 (\mOutPtr_reg[1]_15 ),
        .\mOutPtr_reg[1]_15 (\mOutPtr_reg[1]_16 ),
        .\mOutPtr_reg[1]_16 (\mOutPtr_reg[1]_17 ),
        .\mOutPtr_reg[1]_17 (\mOutPtr_reg[1]_18 ),
        .\mOutPtr_reg[1]_18 (\mOutPtr_reg[1]_19 ),
        .\mOutPtr_reg[1]_19 (\mOutPtr_reg[1]_20 ),
        .\mOutPtr_reg[1]_2 (\mOutPtr_reg[1]_3 ),
        .\mOutPtr_reg[1]_20 (\mOutPtr_reg[1]_21 ),
        .\mOutPtr_reg[1]_21 (\mOutPtr_reg[1]_22 ),
        .\mOutPtr_reg[1]_22 (\mOutPtr_reg[1]_23 ),
        .\mOutPtr_reg[1]_23 (\mOutPtr_reg[1]_24 ),
        .\mOutPtr_reg[1]_24 (\mOutPtr_reg[1]_25 ),
        .\mOutPtr_reg[1]_3 (\mOutPtr_reg[1]_4 ),
        .\mOutPtr_reg[1]_4 (\mOutPtr_reg[1]_5 ),
        .\mOutPtr_reg[1]_5 (\mOutPtr_reg[1]_6 ),
        .\mOutPtr_reg[1]_6 (\mOutPtr_reg[1]_7 ),
        .\mOutPtr_reg[1]_7 (\mOutPtr_reg[1]_8 ),
        .\mOutPtr_reg[1]_8 (\mOutPtr_reg[1]_9 ),
        .\mOutPtr_reg[1]_9 (\mOutPtr_reg[1]_10 ),
        .tmp_203_1_fu_572_p2(tmp_203_1_fu_572_p2),
        .\tmp_203_1_reg_1253_reg[0] (\tmp_203_1_reg_1253_reg[0] ),
        .tmp_203_2_fu_642_p2(tmp_203_2_fu_642_p2),
        .\tmp_203_2_reg_1268_reg[0] (\tmp_203_2_reg_1268_reg[0] ),
        .tmp_203_3_fu_712_p2(tmp_203_3_fu_712_p2),
        .\tmp_203_3_reg_1283_reg[0] (\tmp_203_3_reg_1283_reg[0] ),
        .\tmp_340_reg_1233[0]_i_11_0 (\mOutPtr_reg[0]_0 ),
        .\tmp_340_reg_1233_reg[0] (\tmp_340_reg_1233_reg[0] ),
        .\tmp_340_reg_1233_reg[0]_0 (\tmp_340_reg_1233_reg[0]_0 ),
        .\tmp_343_reg_1248[0]_i_8 (\tmp_343_reg_1248[0]_i_8 ),
        .\tmp_343_reg_1248[0]_i_8_0 (\tmp_343_reg_1248[0]_i_8_0 ),
        .\tmp_343_reg_1248_reg[0] (\tmp_343_reg_1248_reg[0] ),
        .\tmp_343_reg_1248_reg[0]_0 (\tmp_343_reg_1248_reg[0]_0 ),
        .\tmp_346_reg_1263[0]_i_8 (\tmp_346_reg_1263[0]_i_8 ),
        .\tmp_346_reg_1263[0]_i_8_0 (\tmp_346_reg_1263[0]_i_8_0 ),
        .\tmp_346_reg_1263_reg[0] (\tmp_346_reg_1263_reg[0] ),
        .\tmp_346_reg_1263_reg[0]_0 (\tmp_346_reg_1263_reg[0]_0 ),
        .\tmp_349_reg_1278[0]_i_8 (\tmp_349_reg_1278[0]_i_8 ),
        .\tmp_349_reg_1278[0]_i_8_0 (\tmp_349_reg_1278[0]_i_8_0 ),
        .\tmp_349_reg_1278_reg[0] (\tmp_349_reg_1278_reg[0] ),
        .\tmp_349_reg_1278_reg[0]_0 (\tmp_349_reg_1278_reg[0]_0 ),
        .tmp_70_reg_1189_reg(tmp_70_reg_1189_reg),
        .tmp_70_reg_1189_reg_0(tmp_70_reg_1189_reg_0),
        .tmp_70_reg_1189_reg_1(tmp_70_reg_1189_reg_1),
        .tmp_70_reg_1189_reg_2(tmp_70_reg_1189_reg_2),
        .tmp_70_reg_1189_reg_3(tmp_70_reg_1189_reg_3),
        .tmp_70_reg_1189_reg_rep(tmp_70_reg_1189_reg_rep),
        .tmp_70_reg_1189_reg_rep_0(tmp_70_reg_1189_reg_rep_0),
        .tmp_70_reg_1189_reg_rep_1(tmp_70_reg_1189_reg_rep_1),
        .tmp_70_reg_1189_reg_rep_2(tmp_70_reg_1189_reg_rep_2),
        .tmp_70_reg_1189_reg_rep_3(tmp_70_reg_1189_reg_rep_3),
        .tmp_70_reg_1189_reg_rep_4(tmp_70_reg_1189_reg_rep_4),
        .tmp_70_reg_1189_reg_rep__0(tmp_70_reg_1189_reg_rep__0),
        .tmp_70_reg_1189_reg_rep__0_0(tmp_70_reg_1189_reg_rep__0_0),
        .tmp_70_reg_1189_reg_rep__0_1(tmp_70_reg_1189_reg_rep__0_1),
        .tmp_70_reg_1189_reg_rep__0_2(tmp_70_reg_1189_reg_rep__0_2),
        .tmp_70_reg_1189_reg_rep__1(tmp_70_reg_1189_reg_rep__1),
        .tmp_70_reg_1189_reg_rep__1_0(tmp_70_reg_1189_reg_rep__1_0),
        .tmp_70_reg_1189_reg_rep__1_1(tmp_70_reg_1189_reg_rep__1_1),
        .tmp_70_reg_1189_reg_rep__1_2(tmp_70_reg_1189_reg_rep__1_2),
        .tmp_70_reg_1189_reg_rep__1_3(tmp_70_reg_1189_reg_rep__1_3),
        .tmp_76_fu_502_p2(tmp_76_fu_502_p2),
        .\tmp_76_reg_1238_reg[0] (\tmp_76_reg_1238_reg[0] ),
        .\tmp_76_reg_1238_reg[0]_0 (\tmp_76_reg_1238_reg[0]_0 ),
        .\tmp_92_reg_1243_reg[3] (\tmp_92_reg_1243_reg[3] ),
        .\tmp_92_reg_1243_reg[3]_0 (\tmp_92_reg_1243_reg[3]_0 ),
        .\tmp_92_reg_1243_reg[3]_1 (\tmp_92_reg_1243_reg[3]_1 ),
        .\tmp_92_reg_1243_reg[3]_2 (\tmp_92_reg_1243_reg[3]_2 ),
        .\tmp_92_reg_1243_reg[3]_3 (\tmp_92_reg_1243_reg[3]_3 ),
        .\tmp_92_reg_1243_reg[3]_4 (\tmp_92_reg_1243_reg[3]_4 ),
        .\tmp_92_reg_1243_reg[7] (\tmp_92_reg_1243_reg[7] ),
        .\tmp_92_reg_1243_reg[7]_0 (\tmp_92_reg_1243_reg[7]_0 ),
        .\tmp_92_reg_1243_reg[7]_1 (\tmp_92_reg_1243_reg[7]_1 ),
        .\tmp_92_reg_1243_reg[7]_2 (\tmp_92_reg_1243_reg[7]_2 ),
        .\tmp_93_reg_1258_reg[3] (\tmp_93_reg_1258_reg[3] ),
        .\tmp_93_reg_1258_reg[3]_0 (\tmp_93_reg_1258_reg[3]_0 ),
        .\tmp_93_reg_1258_reg[3]_1 (\tmp_93_reg_1258_reg[3]_1 ),
        .\tmp_93_reg_1258_reg[3]_2 (\tmp_93_reg_1258_reg[3]_2 ),
        .\tmp_93_reg_1258_reg[3]_3 (\tmp_93_reg_1258_reg[3]_3 ),
        .\tmp_93_reg_1258_reg[3]_4 (\tmp_93_reg_1258_reg[3]_4 ),
        .\tmp_93_reg_1258_reg[7] (\tmp_93_reg_1258_reg[7] ),
        .\tmp_93_reg_1258_reg[7]_0 (\tmp_93_reg_1258_reg[7]_0 ),
        .\tmp_93_reg_1258_reg[7]_1 (\tmp_93_reg_1258_reg[7]_1 ),
        .\tmp_93_reg_1258_reg[7]_2 (\tmp_93_reg_1258_reg[7]_2 ),
        .\tmp_94_reg_1273[7]_i_14 (\mOutPtr_reg_n_7_[1] ),
        .\tmp_94_reg_1273_reg[3] (\tmp_94_reg_1273_reg[3] ),
        .\tmp_94_reg_1273_reg[3]_0 (\tmp_94_reg_1273_reg[3]_0 ),
        .\tmp_94_reg_1273_reg[3]_1 (\tmp_94_reg_1273_reg[3]_1 ),
        .\tmp_94_reg_1273_reg[3]_2 (\tmp_94_reg_1273_reg[3]_2 ),
        .\tmp_94_reg_1273_reg[3]_3 (\tmp_94_reg_1273_reg[3]_3 ),
        .\tmp_94_reg_1273_reg[3]_4 (\tmp_94_reg_1273_reg[3]_4 ),
        .\tmp_94_reg_1273_reg[7] (\tmp_94_reg_1273_reg[7] ),
        .\tmp_94_reg_1273_reg[7]_0 (\tmp_94_reg_1273_reg[7]_0 ),
        .\tmp_94_reg_1273_reg[7]_1 (\tmp_94_reg_1273_reg[7]_1 ),
        .\tmp_94_reg_1273_reg[7]_2 (\tmp_94_reg_1273_reg[7]_2 ),
        .\tmp_s_reg_1228[3]_i_4 (\tmp_s_reg_1228[3]_i_4 ),
        .\tmp_s_reg_1228_reg[6] (\tmp_s_reg_1228_reg[6] ),
        .\tmp_s_reg_1228_reg[6]_0 (\tmp_s_reg_1228_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__3
       (.I0(cnv_28_V_V_empty_n),
        .I1(\mOutPtr_reg[1]_26 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_7),
        .Q(cnv_28_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__3
       (.I0(\mOutPtr_reg[1]_26 ),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(cnv_28_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__3_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_7),
        .Q(cnv_28_V_V_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_26 ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_11
   (\mOutPtr_reg[0]_0 ,
    cnv_39_V_V_full_n,
    cnv_39_V_V_empty_n,
    DIBDI,
    CO,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    DOADO,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output cnv_39_V_V_full_n;
  output cnv_39_V_V_empty_n;
  output [7:0]DIBDI;
  output [0:0]CO;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input [7:0]DOADO;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [0:0]E;
  input [7:0]D;

  wire [0:0]CO;
  wire [7:0]D;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_39_V_V_empty_n;
  wire cnv_39_V_V_full_n;
  wire internal_empty_n_i_1__14_n_7;
  wire internal_full_n_i_1__14_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__14_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire shiftReg_addr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_36 U_fifo_w8_d2_A_ram
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .DOADO(DOADO),
        .E(E),
        .ap_clk(ap_clk),
        .ram_reg(\mOutPtr_reg[0]_0 ),
        .ram_reg_0(\mOutPtr_reg_n_7_[1] ),
        .shiftReg_addr(shiftReg_addr));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__14
       (.I0(cnv_39_V_V_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__14_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_7),
        .Q(cnv_39_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__14
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(cnv_39_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__14_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_7),
        .Q(cnv_39_V_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__14 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__14_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__14_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_42__1
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_12
   (\mOutPtr_reg[0]_0 ,
    cnv_40_V_V_full_n,
    cnv_40_V_V_empty_n,
    internal_full_n_reg_0,
    in_V_V_dout,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    \ap_CS_fsm_reg[6] ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    D,
    E);
  output \mOutPtr_reg[0]_0 ;
  output cnv_40_V_V_full_n;
  output cnv_40_V_V_empty_n;
  output internal_full_n_reg_0;
  output [7:0]in_V_V_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input \ap_CS_fsm_reg[6] ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [7:0]D;
  input [0:0]E;

  wire [7:0]D;
  wire [0:0]E;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_40_V_V_empty_n;
  wire cnv_40_V_V_full_n;
  wire [7:0]in_V_V_dout;
  wire internal_empty_n_i_1__15_n_7;
  wire internal_full_n_i_1__15_n_7;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__15_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_35 U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .in_V_V_dout(in_V_V_dout),
        .ram_reg(\mOutPtr_reg[0]_0 ),
        .ram_reg_0(\mOutPtr_reg_n_7_[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(cnv_40_V_V_full_n),
        .I1(\ap_CS_fsm_reg[6] ),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__15
       (.I0(cnv_40_V_V_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__15_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_7),
        .Q(cnv_40_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__15
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(cnv_40_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__15_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_7),
        .Q(cnv_40_V_V_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__15 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__15_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__15_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_13
   (\mOutPtr_reg[0]_0 ,
    cnv_41_V_V_full_n,
    cnv_41_V_V_empty_n,
    \SRL_SIG_reg[1][7] ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    D,
    E);
  output \mOutPtr_reg[0]_0 ;
  output cnv_41_V_V_full_n;
  output cnv_41_V_V_empty_n;
  output [7:0]\SRL_SIG_reg[1][7] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [7:0]D;
  input [0:0]E;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_41_V_V_empty_n;
  wire cnv_41_V_V_full_n;
  wire internal_empty_n_i_1__16_n_7;
  wire internal_full_n_i_1__16_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__16_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_34 U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .\tmp_V_reg_1263_reg[0] (\mOutPtr_reg_n_7_[1] ),
        .\tmp_V_reg_1263_reg[7] (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__16
       (.I0(cnv_41_V_V_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__16_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_7),
        .Q(cnv_41_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__16
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(cnv_41_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__16_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_7),
        .Q(cnv_41_V_V_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__16 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__16_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__16_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_16
   (\mOutPtr_reg[0]_0 ,
    cnv_44_V_V_full_n,
    cnv_44_V_V_empty_n,
    in_V_V_dout,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output cnv_44_V_V_full_n;
  output cnv_44_V_V_empty_n;
  output [7:0]in_V_V_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_44_V_V_empty_n;
  wire cnv_44_V_V_full_n;
  wire [7:0]in_V_V_dout;
  wire internal_empty_n_i_1__19_n_7;
  wire internal_full_n_i_1__19_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__19_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_31 U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .in_V_V_dout(in_V_V_dout),
        .ram_reg(\mOutPtr_reg[0]_0 ),
        .ram_reg_0(\mOutPtr_reg_n_7_[1] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__19
       (.I0(cnv_44_V_V_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__19_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_7),
        .Q(cnv_44_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__19
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(cnv_44_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__19_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_7),
        .Q(cnv_44_V_V_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__19 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__19_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__19_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_17
   (\mOutPtr_reg[0]_0 ,
    cnv_45_V_V_full_n,
    cnv_45_V_V_empty_n,
    tmp_106_fu_488_p2,
    tmp_98_reg_1171_reg_rep,
    tmp_98_reg_1171_reg_rep_0,
    tmp_98_reg_1171_reg_rep_1,
    tmp_227_1_fu_558_p2,
    D,
    tmp_98_reg_1171_reg_rep__0,
    tmp_98_reg_1171_reg_rep__0_0,
    tmp_227_2_fu_628_p2,
    tmp_98_reg_1171_reg_rep__1,
    tmp_98_reg_1171_reg_rep__1_0,
    tmp_98_reg_1171_reg_rep__1_1,
    tmp_227_3_fu_698_p2,
    tmp_98_reg_1171_reg,
    tmp_98_reg_1171_reg_0,
    tmp_98_reg_1171_reg_1,
    cnv_45_V_V_dout,
    \mOutPtr_reg[1]_0 ,
    tmp_98_reg_1171_reg_rep_2,
    tmp_98_reg_1171_reg_rep_3,
    tmp_98_reg_1171_reg_rep_4,
    \mOutPtr_reg[1]_1 ,
    \mOutPtr_reg[1]_2 ,
    \mOutPtr_reg[1]_3 ,
    \mOutPtr_reg[1]_4 ,
    \mOutPtr_reg[1]_5 ,
    \mOutPtr_reg[1]_6 ,
    \mOutPtr_reg[1]_7 ,
    \mOutPtr_reg[1]_8 ,
    \mOutPtr_reg[1]_9 ,
    \mOutPtr_reg[1]_10 ,
    \mOutPtr_reg[1]_11 ,
    \mOutPtr_reg[1]_12 ,
    \mOutPtr_reg[1]_13 ,
    \mOutPtr_reg[1]_14 ,
    \mOutPtr_reg[1]_15 ,
    \mOutPtr_reg[1]_16 ,
    \mOutPtr_reg[1]_17 ,
    \mOutPtr_reg[1]_18 ,
    \mOutPtr_reg[1]_19 ,
    \mOutPtr_reg[1]_20 ,
    \mOutPtr_reg[1]_21 ,
    \mOutPtr_reg[1]_22 ,
    \mOutPtr_reg[1]_23 ,
    \mOutPtr_reg[1]_24 ,
    \mOutPtr_reg[1]_25 ,
    \mOutPtr_reg[1]_26 ,
    \mOutPtr_reg[1]_27 ,
    \mOutPtr_reg[1]_28 ,
    CO,
    tmp_98_reg_1171_reg_rep_5,
    tmp_98_reg_1171_reg_rep__0_1,
    tmp_98_reg_1171_reg_rep__0_2,
    tmp_98_reg_1171_reg_rep__1_2,
    tmp_98_reg_1171_reg_rep__1_3,
    tmp_98_reg_1171_reg_2,
    tmp_98_reg_1171_reg_3,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    \tmp_106_reg_1220_reg[0] ,
    \tmp_227_1_reg_1235_reg[0] ,
    \tmp_227_2_reg_1250_reg[0] ,
    \tmp_227_3_reg_1265_reg[0] ,
    DOADO,
    out_V_V_din,
    \tmp_101_reg_1210_reg[3] ,
    O,
    \tmp_101_reg_1210_reg[3]_0 ,
    \tmp_101_reg_1210_reg[7] ,
    \tmp_101_reg_1210_reg[7]_0 ,
    \tmp_101_reg_1210_reg[7]_1 ,
    \tmp_108_reg_1225_reg[3] ,
    \tmp_108_reg_1225_reg[3]_0 ,
    \tmp_108_reg_1225_reg[7] ,
    \tmp_108_reg_1225_reg[3]_1 ,
    \tmp_108_reg_1225_reg[7]_0 ,
    \tmp_108_reg_1225_reg[7]_1 ,
    \tmp_108_reg_1225_reg[7]_2 ,
    \tmp_113_reg_1240_reg[3] ,
    \tmp_113_reg_1240_reg[3]_0 ,
    \tmp_113_reg_1240_reg[7] ,
    \tmp_113_reg_1240_reg[3]_1 ,
    \tmp_113_reg_1240_reg[7]_0 ,
    \tmp_113_reg_1240_reg[7]_1 ,
    \tmp_113_reg_1240_reg[7]_2 ,
    \tmp_118_reg_1255_reg[3] ,
    \tmp_118_reg_1255_reg[3]_0 ,
    \tmp_118_reg_1255_reg[7] ,
    \tmp_118_reg_1255_reg[3]_1 ,
    \tmp_118_reg_1255_reg[7]_0 ,
    \tmp_118_reg_1255_reg[7]_1 ,
    \tmp_118_reg_1255_reg[7]_2 ,
    \tmp_353_reg_1215_reg[0] ,
    DI,
    S,
    \tmp_101_reg_1210_reg[3]_1 ,
    \tmp_101_reg_1210_reg[3]_2 ,
    \tmp_101_reg_1210_reg[3]_3 ,
    \tmp_356_reg_1230_reg[0] ,
    \tmp_356_reg_1230_reg[0]_0 ,
    \tmp_356_reg_1230[0]_i_8 ,
    \tmp_356_reg_1230[0]_i_8_0 ,
    \tmp_108_reg_1225_reg[3]_2 ,
    \tmp_108_reg_1225_reg[3]_3 ,
    \tmp_108_reg_1225_reg[3]_4 ,
    \tmp_359_reg_1245_reg[0] ,
    \tmp_359_reg_1245_reg[0]_0 ,
    \tmp_359_reg_1245[0]_i_8 ,
    \tmp_359_reg_1245[0]_i_8_0 ,
    \tmp_113_reg_1240_reg[3]_2 ,
    \tmp_113_reg_1240_reg[3]_3 ,
    \tmp_113_reg_1240_reg[3]_4 ,
    \tmp_362_reg_1260_reg[0] ,
    \tmp_362_reg_1260_reg[0]_0 ,
    \tmp_362_reg_1260[0]_i_8 ,
    \tmp_362_reg_1260[0]_i_8_0 ,
    \tmp_118_reg_1255_reg[3]_2 ,
    \tmp_118_reg_1255_reg[3]_3 ,
    \tmp_118_reg_1255_reg[3]_4 ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_29 ,
    ap_rst_n,
    E);
  output \mOutPtr_reg[0]_0 ;
  output cnv_45_V_V_full_n;
  output cnv_45_V_V_empty_n;
  output tmp_106_fu_488_p2;
  output [7:0]tmp_98_reg_1171_reg_rep;
  output [0:0]tmp_98_reg_1171_reg_rep_0;
  output [3:0]tmp_98_reg_1171_reg_rep_1;
  output tmp_227_1_fu_558_p2;
  output [7:0]D;
  output [0:0]tmp_98_reg_1171_reg_rep__0;
  output [3:0]tmp_98_reg_1171_reg_rep__0_0;
  output tmp_227_2_fu_628_p2;
  output [7:0]tmp_98_reg_1171_reg_rep__1;
  output [0:0]tmp_98_reg_1171_reg_rep__1_0;
  output [3:0]tmp_98_reg_1171_reg_rep__1_1;
  output tmp_227_3_fu_698_p2;
  output [7:0]tmp_98_reg_1171_reg;
  output [0:0]tmp_98_reg_1171_reg_0;
  output [3:0]tmp_98_reg_1171_reg_1;
  output [7:0]cnv_45_V_V_dout;
  output \mOutPtr_reg[1]_0 ;
  output tmp_98_reg_1171_reg_rep_2;
  output tmp_98_reg_1171_reg_rep_3;
  output tmp_98_reg_1171_reg_rep_4;
  output \mOutPtr_reg[1]_1 ;
  output \mOutPtr_reg[1]_2 ;
  output \mOutPtr_reg[1]_3 ;
  output \mOutPtr_reg[1]_4 ;
  output \mOutPtr_reg[1]_5 ;
  output \mOutPtr_reg[1]_6 ;
  output \mOutPtr_reg[1]_7 ;
  output \mOutPtr_reg[1]_8 ;
  output \mOutPtr_reg[1]_9 ;
  output \mOutPtr_reg[1]_10 ;
  output \mOutPtr_reg[1]_11 ;
  output \mOutPtr_reg[1]_12 ;
  output \mOutPtr_reg[1]_13 ;
  output \mOutPtr_reg[1]_14 ;
  output \mOutPtr_reg[1]_15 ;
  output \mOutPtr_reg[1]_16 ;
  output \mOutPtr_reg[1]_17 ;
  output \mOutPtr_reg[1]_18 ;
  output \mOutPtr_reg[1]_19 ;
  output \mOutPtr_reg[1]_20 ;
  output \mOutPtr_reg[1]_21 ;
  output \mOutPtr_reg[1]_22 ;
  output \mOutPtr_reg[1]_23 ;
  output \mOutPtr_reg[1]_24 ;
  output \mOutPtr_reg[1]_25 ;
  output \mOutPtr_reg[1]_26 ;
  output \mOutPtr_reg[1]_27 ;
  output \mOutPtr_reg[1]_28 ;
  output [0:0]CO;
  output [0:0]tmp_98_reg_1171_reg_rep_5;
  output [0:0]tmp_98_reg_1171_reg_rep__0_1;
  output [0:0]tmp_98_reg_1171_reg_rep__0_2;
  output [0:0]tmp_98_reg_1171_reg_rep__1_2;
  output [0:0]tmp_98_reg_1171_reg_rep__1_3;
  output [0:0]tmp_98_reg_1171_reg_2;
  output [0:0]tmp_98_reg_1171_reg_3;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input [1:0]\tmp_106_reg_1220_reg[0] ;
  input [1:0]\tmp_227_1_reg_1235_reg[0] ;
  input [1:0]\tmp_227_2_reg_1250_reg[0] ;
  input [1:0]\tmp_227_3_reg_1265_reg[0] ;
  input [6:0]DOADO;
  input [7:0]out_V_V_din;
  input [1:0]\tmp_101_reg_1210_reg[3] ;
  input [3:0]O;
  input [1:0]\tmp_101_reg_1210_reg[3]_0 ;
  input [0:0]\tmp_101_reg_1210_reg[7] ;
  input [1:0]\tmp_101_reg_1210_reg[7]_0 ;
  input [0:0]\tmp_101_reg_1210_reg[7]_1 ;
  input [6:0]\tmp_108_reg_1225_reg[3] ;
  input [1:0]\tmp_108_reg_1225_reg[3]_0 ;
  input [3:0]\tmp_108_reg_1225_reg[7] ;
  input [1:0]\tmp_108_reg_1225_reg[3]_1 ;
  input [0:0]\tmp_108_reg_1225_reg[7]_0 ;
  input [1:0]\tmp_108_reg_1225_reg[7]_1 ;
  input [0:0]\tmp_108_reg_1225_reg[7]_2 ;
  input [6:0]\tmp_113_reg_1240_reg[3] ;
  input [1:0]\tmp_113_reg_1240_reg[3]_0 ;
  input [3:0]\tmp_113_reg_1240_reg[7] ;
  input [1:0]\tmp_113_reg_1240_reg[3]_1 ;
  input [0:0]\tmp_113_reg_1240_reg[7]_0 ;
  input [1:0]\tmp_113_reg_1240_reg[7]_1 ;
  input [0:0]\tmp_113_reg_1240_reg[7]_2 ;
  input [6:0]\tmp_118_reg_1255_reg[3] ;
  input [1:0]\tmp_118_reg_1255_reg[3]_0 ;
  input [3:0]\tmp_118_reg_1255_reg[7] ;
  input [1:0]\tmp_118_reg_1255_reg[3]_1 ;
  input [0:0]\tmp_118_reg_1255_reg[7]_0 ;
  input [1:0]\tmp_118_reg_1255_reg[7]_1 ;
  input [0:0]\tmp_118_reg_1255_reg[7]_2 ;
  input [0:0]\tmp_353_reg_1215_reg[0] ;
  input [1:0]DI;
  input [0:0]S;
  input [0:0]\tmp_101_reg_1210_reg[3]_1 ;
  input [1:0]\tmp_101_reg_1210_reg[3]_2 ;
  input [0:0]\tmp_101_reg_1210_reg[3]_3 ;
  input [1:0]\tmp_356_reg_1230_reg[0] ;
  input [0:0]\tmp_356_reg_1230_reg[0]_0 ;
  input [1:0]\tmp_356_reg_1230[0]_i_8 ;
  input [0:0]\tmp_356_reg_1230[0]_i_8_0 ;
  input [0:0]\tmp_108_reg_1225_reg[3]_2 ;
  input [1:0]\tmp_108_reg_1225_reg[3]_3 ;
  input [0:0]\tmp_108_reg_1225_reg[3]_4 ;
  input [1:0]\tmp_359_reg_1245_reg[0] ;
  input [0:0]\tmp_359_reg_1245_reg[0]_0 ;
  input [1:0]\tmp_359_reg_1245[0]_i_8 ;
  input [0:0]\tmp_359_reg_1245[0]_i_8_0 ;
  input [0:0]\tmp_113_reg_1240_reg[3]_2 ;
  input [1:0]\tmp_113_reg_1240_reg[3]_3 ;
  input [0:0]\tmp_113_reg_1240_reg[3]_4 ;
  input [1:0]\tmp_362_reg_1260_reg[0] ;
  input [0:0]\tmp_362_reg_1260_reg[0]_0 ;
  input [1:0]\tmp_362_reg_1260[0]_i_8 ;
  input [0:0]\tmp_362_reg_1260[0]_i_8_0 ;
  input [0:0]\tmp_118_reg_1255_reg[3]_2 ;
  input [1:0]\tmp_118_reg_1255_reg[3]_3 ;
  input [0:0]\tmp_118_reg_1255_reg[3]_4 ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_29 ;
  input ap_rst_n;
  input [0:0]E;

  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [6:0]DOADO;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]cnv_45_V_V_dout;
  wire cnv_45_V_V_empty_n;
  wire cnv_45_V_V_full_n;
  wire internal_empty_n_i_1__20_n_7;
  wire internal_full_n_i_1__20_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__20_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg[1]_10 ;
  wire \mOutPtr_reg[1]_11 ;
  wire \mOutPtr_reg[1]_12 ;
  wire \mOutPtr_reg[1]_13 ;
  wire \mOutPtr_reg[1]_14 ;
  wire \mOutPtr_reg[1]_15 ;
  wire \mOutPtr_reg[1]_16 ;
  wire \mOutPtr_reg[1]_17 ;
  wire \mOutPtr_reg[1]_18 ;
  wire \mOutPtr_reg[1]_19 ;
  wire \mOutPtr_reg[1]_2 ;
  wire \mOutPtr_reg[1]_20 ;
  wire \mOutPtr_reg[1]_21 ;
  wire \mOutPtr_reg[1]_22 ;
  wire \mOutPtr_reg[1]_23 ;
  wire \mOutPtr_reg[1]_24 ;
  wire \mOutPtr_reg[1]_25 ;
  wire \mOutPtr_reg[1]_26 ;
  wire \mOutPtr_reg[1]_27 ;
  wire \mOutPtr_reg[1]_28 ;
  wire \mOutPtr_reg[1]_29 ;
  wire \mOutPtr_reg[1]_3 ;
  wire \mOutPtr_reg[1]_4 ;
  wire \mOutPtr_reg[1]_5 ;
  wire \mOutPtr_reg[1]_6 ;
  wire \mOutPtr_reg[1]_7 ;
  wire \mOutPtr_reg[1]_8 ;
  wire \mOutPtr_reg[1]_9 ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire [7:0]out_V_V_din;
  wire [1:0]\tmp_101_reg_1210_reg[3] ;
  wire [1:0]\tmp_101_reg_1210_reg[3]_0 ;
  wire [0:0]\tmp_101_reg_1210_reg[3]_1 ;
  wire [1:0]\tmp_101_reg_1210_reg[3]_2 ;
  wire [0:0]\tmp_101_reg_1210_reg[3]_3 ;
  wire [0:0]\tmp_101_reg_1210_reg[7] ;
  wire [1:0]\tmp_101_reg_1210_reg[7]_0 ;
  wire [0:0]\tmp_101_reg_1210_reg[7]_1 ;
  wire tmp_106_fu_488_p2;
  wire [1:0]\tmp_106_reg_1220_reg[0] ;
  wire [6:0]\tmp_108_reg_1225_reg[3] ;
  wire [1:0]\tmp_108_reg_1225_reg[3]_0 ;
  wire [1:0]\tmp_108_reg_1225_reg[3]_1 ;
  wire [0:0]\tmp_108_reg_1225_reg[3]_2 ;
  wire [1:0]\tmp_108_reg_1225_reg[3]_3 ;
  wire [0:0]\tmp_108_reg_1225_reg[3]_4 ;
  wire [3:0]\tmp_108_reg_1225_reg[7] ;
  wire [0:0]\tmp_108_reg_1225_reg[7]_0 ;
  wire [1:0]\tmp_108_reg_1225_reg[7]_1 ;
  wire [0:0]\tmp_108_reg_1225_reg[7]_2 ;
  wire [6:0]\tmp_113_reg_1240_reg[3] ;
  wire [1:0]\tmp_113_reg_1240_reg[3]_0 ;
  wire [1:0]\tmp_113_reg_1240_reg[3]_1 ;
  wire [0:0]\tmp_113_reg_1240_reg[3]_2 ;
  wire [1:0]\tmp_113_reg_1240_reg[3]_3 ;
  wire [0:0]\tmp_113_reg_1240_reg[3]_4 ;
  wire [3:0]\tmp_113_reg_1240_reg[7] ;
  wire [0:0]\tmp_113_reg_1240_reg[7]_0 ;
  wire [1:0]\tmp_113_reg_1240_reg[7]_1 ;
  wire [0:0]\tmp_113_reg_1240_reg[7]_2 ;
  wire [6:0]\tmp_118_reg_1255_reg[3] ;
  wire [1:0]\tmp_118_reg_1255_reg[3]_0 ;
  wire [1:0]\tmp_118_reg_1255_reg[3]_1 ;
  wire [0:0]\tmp_118_reg_1255_reg[3]_2 ;
  wire [1:0]\tmp_118_reg_1255_reg[3]_3 ;
  wire [0:0]\tmp_118_reg_1255_reg[3]_4 ;
  wire [3:0]\tmp_118_reg_1255_reg[7] ;
  wire [0:0]\tmp_118_reg_1255_reg[7]_0 ;
  wire [1:0]\tmp_118_reg_1255_reg[7]_1 ;
  wire [0:0]\tmp_118_reg_1255_reg[7]_2 ;
  wire tmp_227_1_fu_558_p2;
  wire [1:0]\tmp_227_1_reg_1235_reg[0] ;
  wire tmp_227_2_fu_628_p2;
  wire [1:0]\tmp_227_2_reg_1250_reg[0] ;
  wire tmp_227_3_fu_698_p2;
  wire [1:0]\tmp_227_3_reg_1265_reg[0] ;
  wire [0:0]\tmp_353_reg_1215_reg[0] ;
  wire [1:0]\tmp_356_reg_1230[0]_i_8 ;
  wire [0:0]\tmp_356_reg_1230[0]_i_8_0 ;
  wire [1:0]\tmp_356_reg_1230_reg[0] ;
  wire [0:0]\tmp_356_reg_1230_reg[0]_0 ;
  wire [1:0]\tmp_359_reg_1245[0]_i_8 ;
  wire [0:0]\tmp_359_reg_1245[0]_i_8_0 ;
  wire [1:0]\tmp_359_reg_1245_reg[0] ;
  wire [0:0]\tmp_359_reg_1245_reg[0]_0 ;
  wire [1:0]\tmp_362_reg_1260[0]_i_8 ;
  wire [0:0]\tmp_362_reg_1260[0]_i_8_0 ;
  wire [1:0]\tmp_362_reg_1260_reg[0] ;
  wire [0:0]\tmp_362_reg_1260_reg[0]_0 ;
  wire [7:0]tmp_98_reg_1171_reg;
  wire [0:0]tmp_98_reg_1171_reg_0;
  wire [3:0]tmp_98_reg_1171_reg_1;
  wire [0:0]tmp_98_reg_1171_reg_2;
  wire [0:0]tmp_98_reg_1171_reg_3;
  wire [7:0]tmp_98_reg_1171_reg_rep;
  wire [0:0]tmp_98_reg_1171_reg_rep_0;
  wire [3:0]tmp_98_reg_1171_reg_rep_1;
  wire tmp_98_reg_1171_reg_rep_2;
  wire tmp_98_reg_1171_reg_rep_3;
  wire tmp_98_reg_1171_reg_rep_4;
  wire [0:0]tmp_98_reg_1171_reg_rep_5;
  wire [0:0]tmp_98_reg_1171_reg_rep__0;
  wire [3:0]tmp_98_reg_1171_reg_rep__0_0;
  wire [0:0]tmp_98_reg_1171_reg_rep__0_1;
  wire [0:0]tmp_98_reg_1171_reg_rep__0_2;
  wire [7:0]tmp_98_reg_1171_reg_rep__1;
  wire [0:0]tmp_98_reg_1171_reg_rep__1_0;
  wire [3:0]tmp_98_reg_1171_reg_rep__1_1;
  wire [0:0]tmp_98_reg_1171_reg_rep__1_2;
  wire [0:0]tmp_98_reg_1171_reg_rep__1_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_30 U_fifo_w8_d2_A_ram
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DOADO(DOADO),
        .E(E),
        .O(O),
        .S(S),
        .\SRL_SIG_reg[1][0]_0 (cnv_45_V_V_dout[0]),
        .\SRL_SIG_reg[1][1]_0 (cnv_45_V_V_dout[1]),
        .\SRL_SIG_reg[1][2]_0 (cnv_45_V_V_dout[2]),
        .\SRL_SIG_reg[1][3]_0 (cnv_45_V_V_dout[3]),
        .\SRL_SIG_reg[1][4]_0 (cnv_45_V_V_dout[4]),
        .\SRL_SIG_reg[1][5]_0 (cnv_45_V_V_dout[5]),
        .\SRL_SIG_reg[1][6]_0 (cnv_45_V_V_dout[6]),
        .\SRL_SIG_reg[1][7]_0 (cnv_45_V_V_dout[7]),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_1 ),
        .\mOutPtr_reg[1]_1 (\mOutPtr_reg[1]_2 ),
        .\mOutPtr_reg[1]_10 (\mOutPtr_reg[1]_11 ),
        .\mOutPtr_reg[1]_11 (\mOutPtr_reg[1]_12 ),
        .\mOutPtr_reg[1]_12 (\mOutPtr_reg[1]_13 ),
        .\mOutPtr_reg[1]_13 (\mOutPtr_reg[1]_14 ),
        .\mOutPtr_reg[1]_14 (\mOutPtr_reg[1]_15 ),
        .\mOutPtr_reg[1]_15 (\mOutPtr_reg[1]_16 ),
        .\mOutPtr_reg[1]_16 (\mOutPtr_reg[1]_17 ),
        .\mOutPtr_reg[1]_17 (\mOutPtr_reg[1]_18 ),
        .\mOutPtr_reg[1]_18 (\mOutPtr_reg[1]_19 ),
        .\mOutPtr_reg[1]_19 (\mOutPtr_reg[1]_20 ),
        .\mOutPtr_reg[1]_2 (\mOutPtr_reg[1]_3 ),
        .\mOutPtr_reg[1]_20 (\mOutPtr_reg[1]_21 ),
        .\mOutPtr_reg[1]_21 (\mOutPtr_reg[1]_22 ),
        .\mOutPtr_reg[1]_22 (\mOutPtr_reg[1]_23 ),
        .\mOutPtr_reg[1]_23 (\mOutPtr_reg[1]_24 ),
        .\mOutPtr_reg[1]_24 (\mOutPtr_reg[1]_25 ),
        .\mOutPtr_reg[1]_25 (\mOutPtr_reg[1]_26 ),
        .\mOutPtr_reg[1]_26 (\mOutPtr_reg[1]_27 ),
        .\mOutPtr_reg[1]_27 (\mOutPtr_reg[1]_28 ),
        .\mOutPtr_reg[1]_3 (\mOutPtr_reg[1]_4 ),
        .\mOutPtr_reg[1]_4 (\mOutPtr_reg[1]_5 ),
        .\mOutPtr_reg[1]_5 (\mOutPtr_reg[1]_6 ),
        .\mOutPtr_reg[1]_6 (\mOutPtr_reg[1]_7 ),
        .\mOutPtr_reg[1]_7 (\mOutPtr_reg[1]_8 ),
        .\mOutPtr_reg[1]_8 (\mOutPtr_reg[1]_9 ),
        .\mOutPtr_reg[1]_9 (\mOutPtr_reg[1]_10 ),
        .out_V_V_din(out_V_V_din),
        .\tmp_101_reg_1210_reg[3] (\tmp_101_reg_1210_reg[3] ),
        .\tmp_101_reg_1210_reg[3]_0 (\tmp_101_reg_1210_reg[3]_0 ),
        .\tmp_101_reg_1210_reg[3]_1 (\tmp_101_reg_1210_reg[3]_1 ),
        .\tmp_101_reg_1210_reg[3]_2 (\tmp_101_reg_1210_reg[3]_2 ),
        .\tmp_101_reg_1210_reg[3]_3 (\tmp_101_reg_1210_reg[3]_3 ),
        .\tmp_101_reg_1210_reg[7] (\tmp_101_reg_1210_reg[7] ),
        .\tmp_101_reg_1210_reg[7]_0 (\tmp_101_reg_1210_reg[7]_0 ),
        .\tmp_101_reg_1210_reg[7]_1 (\tmp_101_reg_1210_reg[7]_1 ),
        .tmp_106_fu_488_p2(tmp_106_fu_488_p2),
        .\tmp_106_reg_1220_reg[0] (\tmp_106_reg_1220_reg[0] ),
        .\tmp_108_reg_1225_reg[3] (\tmp_108_reg_1225_reg[3] ),
        .\tmp_108_reg_1225_reg[3]_0 (\tmp_108_reg_1225_reg[3]_0 ),
        .\tmp_108_reg_1225_reg[3]_1 (\tmp_108_reg_1225_reg[3]_1 ),
        .\tmp_108_reg_1225_reg[3]_2 (\tmp_108_reg_1225_reg[3]_2 ),
        .\tmp_108_reg_1225_reg[3]_3 (\tmp_108_reg_1225_reg[3]_3 ),
        .\tmp_108_reg_1225_reg[3]_4 (\tmp_108_reg_1225_reg[3]_4 ),
        .\tmp_108_reg_1225_reg[7] (\tmp_108_reg_1225_reg[7] ),
        .\tmp_108_reg_1225_reg[7]_0 (\tmp_108_reg_1225_reg[7]_0 ),
        .\tmp_108_reg_1225_reg[7]_1 (\tmp_108_reg_1225_reg[7]_1 ),
        .\tmp_108_reg_1225_reg[7]_2 (\tmp_108_reg_1225_reg[7]_2 ),
        .\tmp_113_reg_1240_reg[3] (\tmp_113_reg_1240_reg[3] ),
        .\tmp_113_reg_1240_reg[3]_0 (\tmp_113_reg_1240_reg[3]_0 ),
        .\tmp_113_reg_1240_reg[3]_1 (\tmp_113_reg_1240_reg[3]_1 ),
        .\tmp_113_reg_1240_reg[3]_2 (\tmp_113_reg_1240_reg[3]_2 ),
        .\tmp_113_reg_1240_reg[3]_3 (\tmp_113_reg_1240_reg[3]_3 ),
        .\tmp_113_reg_1240_reg[3]_4 (\tmp_113_reg_1240_reg[3]_4 ),
        .\tmp_113_reg_1240_reg[7] (\tmp_113_reg_1240_reg[7] ),
        .\tmp_113_reg_1240_reg[7]_0 (\tmp_113_reg_1240_reg[7]_0 ),
        .\tmp_113_reg_1240_reg[7]_1 (\tmp_113_reg_1240_reg[7]_1 ),
        .\tmp_113_reg_1240_reg[7]_2 (\tmp_113_reg_1240_reg[7]_2 ),
        .\tmp_118_reg_1255[7]_i_14 (\mOutPtr_reg_n_7_[1] ),
        .\tmp_118_reg_1255_reg[3] (\tmp_118_reg_1255_reg[3] ),
        .\tmp_118_reg_1255_reg[3]_0 (\tmp_118_reg_1255_reg[3]_0 ),
        .\tmp_118_reg_1255_reg[3]_1 (\tmp_118_reg_1255_reg[3]_1 ),
        .\tmp_118_reg_1255_reg[3]_2 (\tmp_118_reg_1255_reg[3]_2 ),
        .\tmp_118_reg_1255_reg[3]_3 (\tmp_118_reg_1255_reg[3]_3 ),
        .\tmp_118_reg_1255_reg[3]_4 (\tmp_118_reg_1255_reg[3]_4 ),
        .\tmp_118_reg_1255_reg[7] (\tmp_118_reg_1255_reg[7] ),
        .\tmp_118_reg_1255_reg[7]_0 (\tmp_118_reg_1255_reg[7]_0 ),
        .\tmp_118_reg_1255_reg[7]_1 (\tmp_118_reg_1255_reg[7]_1 ),
        .\tmp_118_reg_1255_reg[7]_2 (\tmp_118_reg_1255_reg[7]_2 ),
        .tmp_227_1_fu_558_p2(tmp_227_1_fu_558_p2),
        .\tmp_227_1_reg_1235_reg[0] (\tmp_227_1_reg_1235_reg[0] ),
        .tmp_227_2_fu_628_p2(tmp_227_2_fu_628_p2),
        .\tmp_227_2_reg_1250_reg[0] (\tmp_227_2_reg_1250_reg[0] ),
        .tmp_227_3_fu_698_p2(tmp_227_3_fu_698_p2),
        .\tmp_227_3_reg_1265_reg[0] (\tmp_227_3_reg_1265_reg[0] ),
        .\tmp_353_reg_1215_reg[0] (\tmp_353_reg_1215_reg[0] ),
        .\tmp_353_reg_1215_reg[0]_i_5_0 (\mOutPtr_reg[0]_0 ),
        .\tmp_356_reg_1230[0]_i_8 (\tmp_356_reg_1230[0]_i_8 ),
        .\tmp_356_reg_1230[0]_i_8_0 (\tmp_356_reg_1230[0]_i_8_0 ),
        .\tmp_356_reg_1230_reg[0] (\tmp_356_reg_1230_reg[0] ),
        .\tmp_356_reg_1230_reg[0]_0 (\tmp_356_reg_1230_reg[0]_0 ),
        .\tmp_359_reg_1245[0]_i_8 (\tmp_359_reg_1245[0]_i_8 ),
        .\tmp_359_reg_1245[0]_i_8_0 (\tmp_359_reg_1245[0]_i_8_0 ),
        .\tmp_359_reg_1245_reg[0] (\tmp_359_reg_1245_reg[0] ),
        .\tmp_359_reg_1245_reg[0]_0 (\tmp_359_reg_1245_reg[0]_0 ),
        .\tmp_362_reg_1260[0]_i_8 (\tmp_362_reg_1260[0]_i_8 ),
        .\tmp_362_reg_1260[0]_i_8_0 (\tmp_362_reg_1260[0]_i_8_0 ),
        .\tmp_362_reg_1260_reg[0] (\tmp_362_reg_1260_reg[0] ),
        .\tmp_362_reg_1260_reg[0]_0 (\tmp_362_reg_1260_reg[0]_0 ),
        .tmp_98_reg_1171_reg(tmp_98_reg_1171_reg),
        .tmp_98_reg_1171_reg_0(tmp_98_reg_1171_reg_0),
        .tmp_98_reg_1171_reg_1(tmp_98_reg_1171_reg_1),
        .tmp_98_reg_1171_reg_2(tmp_98_reg_1171_reg_2),
        .tmp_98_reg_1171_reg_3(tmp_98_reg_1171_reg_3),
        .tmp_98_reg_1171_reg_rep(tmp_98_reg_1171_reg_rep),
        .tmp_98_reg_1171_reg_rep_0(tmp_98_reg_1171_reg_rep_0),
        .tmp_98_reg_1171_reg_rep_1(tmp_98_reg_1171_reg_rep_1),
        .tmp_98_reg_1171_reg_rep_2(tmp_98_reg_1171_reg_rep_2),
        .tmp_98_reg_1171_reg_rep_3(tmp_98_reg_1171_reg_rep_3),
        .tmp_98_reg_1171_reg_rep_4(tmp_98_reg_1171_reg_rep_4),
        .tmp_98_reg_1171_reg_rep_5(tmp_98_reg_1171_reg_rep_5),
        .tmp_98_reg_1171_reg_rep__0(tmp_98_reg_1171_reg_rep__0),
        .tmp_98_reg_1171_reg_rep__0_0(tmp_98_reg_1171_reg_rep__0_0),
        .tmp_98_reg_1171_reg_rep__0_1(tmp_98_reg_1171_reg_rep__0_1),
        .tmp_98_reg_1171_reg_rep__0_2(tmp_98_reg_1171_reg_rep__0_2),
        .tmp_98_reg_1171_reg_rep__1(tmp_98_reg_1171_reg_rep__1),
        .tmp_98_reg_1171_reg_rep__1_0(tmp_98_reg_1171_reg_rep__1_0),
        .tmp_98_reg_1171_reg_rep__1_1(tmp_98_reg_1171_reg_rep__1_1),
        .tmp_98_reg_1171_reg_rep__1_2(tmp_98_reg_1171_reg_rep__1_2),
        .tmp_98_reg_1171_reg_rep__1_3(tmp_98_reg_1171_reg_rep__1_3));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__20
       (.I0(cnv_45_V_V_empty_n),
        .I1(\mOutPtr_reg[1]_29 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__20_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_7),
        .Q(cnv_45_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__20
       (.I0(\mOutPtr_reg[1]_29 ),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(cnv_45_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__20_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_7),
        .Q(cnv_45_V_V_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__20 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_29 ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__20_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__20_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_20
   (cnv_48_V_V_full_n,
    cnv_48_V_V_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    ResizeStream_U0_in_V_V_read,
    StreamingDataWidthCo_4_U0_out_V_V_write,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][7] );
  output cnv_48_V_V_full_n;
  output cnv_48_V_V_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input ResizeStream_U0_in_V_V_read;
  input StreamingDataWidthCo_4_U0_out_V_V_write;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire ResizeStream_U0_in_V_V_read;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire StreamingDataWidthCo_4_U0_out_V_V_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_48_V_V_empty_n;
  wire cnv_48_V_V_full_n;
  wire internal_empty_n_i_1__23_n_7;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__23_n_7;
  wire internal_full_n_i_2__29_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__23_n_7 ;
  wire \mOutPtr[1]_i_1__23_n_7 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .\out_V_V_1_payload_A_reg[0] (\mOutPtr_reg_n_7_[0] ),
        .\out_V_V_1_payload_A_reg[0]_0 (\mOutPtr_reg_n_7_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__23
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(cnv_48_V_V_empty_n),
        .I3(ResizeStream_U0_in_V_V_read),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__23_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_7),
        .Q(cnv_48_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__23
       (.I0(internal_full_n_i_2__29_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(cnv_48_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__23_n_7));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__29
       (.I0(cnv_48_V_V_empty_n),
        .I1(ResizeStream_U0_in_V_V_read),
        .I2(cnv_48_V_V_full_n),
        .I3(StreamingDataWidthCo_4_U0_out_V_V_write),
        .O(internal_full_n_i_2__29_n_7));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__7
       (.I0(ResizeStream_U0_in_V_V_read),
        .I1(cnv_48_V_V_empty_n),
        .I2(StreamingDataWidthCo_4_U0_out_V_V_write),
        .I3(cnv_48_V_V_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_7),
        .Q(cnv_48_V_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__23 
       (.I0(cnv_48_V_V_empty_n),
        .I1(ResizeStream_U0_in_V_V_read),
        .I2(cnv_48_V_V_full_n),
        .I3(StreamingDataWidthCo_4_U0_out_V_V_write),
        .I4(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1__23_n_7 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__23 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(StreamingDataWidthCo_4_U0_out_V_V_write),
        .I2(cnv_48_V_V_full_n),
        .I3(ResizeStream_U0_in_V_V_read),
        .I4(cnv_48_V_V_empty_n),
        .I5(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__23_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__23_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__23_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_21
   (\mOutPtr_reg[0]_0 ,
    inStr_V_V_full_n,
    inStr_V_V_empty_n,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n);
  output \mOutPtr_reg[0]_0 ;
  output inStr_V_V_full_n;
  output inStr_V_V_empty_n;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire inStr_V_V_empty_n;
  wire inStr_V_V_full_n;
  wire internal_empty_n_i_1_n_7;
  wire internal_full_n_i_1_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[1] ;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1
       (.I0(inStr_V_V_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_7),
        .Q(inStr_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(inStr_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_7),
        .Q(inStr_V_V_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_22
   (\mOutPtr_reg[0]_0 ,
    in_1_V_V_full_n,
    in_1_V_V_empty_n,
    internal_empty_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    Q,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n);
  output \mOutPtr_reg[0]_0 ;
  output in_1_V_V_full_n;
  output in_1_V_V_empty_n;
  output [0:0]internal_empty_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]Q;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire in_1_V_V_empty_n;
  wire in_1_V_V_full_n;
  wire internal_empty_n_i_1__1_n_7;
  wire [0:0]internal_empty_n_reg_0;
  wire internal_full_n_i_1__1_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__1_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[1] ;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__1
       (.I0(in_1_V_V_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_7),
        .Q(in_1_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__1
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(in_1_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_7),
        .Q(in_1_V_V_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    \points_reg_3277[9]_i_2 
       (.I0(in_1_V_V_empty_n),
        .I1(Q),
        .O(internal_empty_n_reg_0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3
   (\mOutPtr_reg[0]_0 ,
    cnv_31_V_V_full_n,
    cnv_31_V_V_empty_n,
    DIADI,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output cnv_31_V_V_full_n;
  output cnv_31_V_V_empty_n;
  output [7:0]DIADI;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_31_V_V_empty_n;
  wire cnv_31_V_V_full_n;
  wire internal_empty_n_i_1__6_n_7;
  wire internal_full_n_i_1__6_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__6_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_44 U_fifo_w8_d2_A_ram
       (.D(D),
        .DIADI(DIADI),
        .E(E),
        .ap_clk(ap_clk),
        .ram_reg(\mOutPtr_reg[0]_0 ),
        .ram_reg_0(\mOutPtr_reg_n_7_[1] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__6
       (.I0(cnv_31_V_V_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__6_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_7),
        .Q(cnv_31_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__6
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(cnv_31_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__6_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_7),
        .Q(cnv_31_V_V_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4
   (\mOutPtr_reg[0]_0 ,
    cnv_32_V_V_full_n,
    cnv_32_V_V_empty_n,
    \tmp_333_reg_1299_reg[0]_i_1 ,
    tmp_44_reg_1225_reg_rep__1,
    cnv_32_V_V_dout,
    ram_reg,
    \mOutPtr_reg[1]_0 ,
    tmp_44_reg_1225_reg_rep,
    tmp_44_reg_1225_reg_rep_0,
    tmp_44_reg_1225_reg_rep_1,
    \mOutPtr_reg[1]_1 ,
    \mOutPtr_reg[1]_2 ,
    tmp_44_reg_1225_reg_rep_2,
    \mOutPtr_reg[1]_3 ,
    tmp_44_reg_1225_reg_rep_3,
    \mOutPtr_reg[1]_4 ,
    tmp_44_reg_1225_reg_rep_4,
    tmp_44_reg_1225_reg_rep__0,
    tmp_44_reg_1225_reg_rep__0_0,
    \mOutPtr_reg[1]_5 ,
    tmp_44_reg_1225_reg_rep__0_1,
    tmp_44_reg_1225_reg_rep__0_2,
    \mOutPtr_reg[1]_6 ,
    tmp_44_reg_1225_reg_rep__0_3,
    tmp_44_reg_1225_reg_rep__1_0,
    tmp_44_reg_1225_reg_rep__1_1,
    \mOutPtr_reg[1]_7 ,
    tmp_44_reg_1225_reg_rep__1_2,
    tmp_44_reg_1225_reg_rep__1_3,
    \mOutPtr_reg[1]_8 ,
    tmp_44_reg_1225_reg_rep__1_4,
    tmp_44_reg_1225_reg,
    tmp_44_reg_1225_reg_0,
    \mOutPtr_reg[1]_9 ,
    tmp_44_reg_1225_reg_1,
    tmp_44_reg_1225_reg_2,
    \mOutPtr_reg[1]_10 ,
    tmp_44_reg_1225_reg_3,
    tmp_44_reg_1225_reg_rep_5,
    O,
    tmp_44_reg_1225_reg_rep_6,
    tmp_44_reg_1225_reg_rep__0_4,
    tmp_44_reg_1225_reg_rep__0_5,
    tmp_44_reg_1225_reg_rep__0_6,
    tmp_44_reg_1225_reg_rep__0_7,
    \mOutPtr_reg[1]_11 ,
    \mOutPtr_reg[1]_12 ,
    tmp_44_reg_1225_reg_4,
    tmp_44_reg_1225_reg_5,
    tmp_44_reg_1225_reg_6,
    tmp_44_reg_1225_reg_7,
    tmp_44_reg_1225_reg_8,
    tmp_44_reg_1225_reg_9,
    tmp_44_reg_1225_reg_rep_7,
    tmp_44_reg_1225_reg_rep__1_5,
    tmp_44_reg_1225_reg_rep__1_6,
    tmp_44_reg_1225_reg_rep_8,
    tmp_44_reg_1225_reg_rep_9,
    tmp_44_reg_1225_reg_10,
    \mOutPtr_reg[1]_13 ,
    \mOutPtr_reg[1]_14 ,
    \mOutPtr_reg[1]_15 ,
    \mOutPtr_reg[1]_16 ,
    \mOutPtr_reg[1]_17 ,
    \mOutPtr_reg[1]_18 ,
    \mOutPtr_reg[1]_19 ,
    \mOutPtr_reg[1]_20 ,
    \mOutPtr_reg[1]_21 ,
    \mOutPtr_reg[1]_22 ,
    \mOutPtr_reg[1]_23 ,
    \mOutPtr_reg[1]_24 ,
    \mOutPtr_reg[1]_25 ,
    \mOutPtr_reg[1]_26 ,
    \mOutPtr_reg[1]_27 ,
    \mOutPtr_reg[1]_28 ,
    \mOutPtr_reg[1]_29 ,
    \mOutPtr_reg[1]_30 ,
    \mOutPtr_reg[1]_31 ,
    \mOutPtr_reg[1]_32 ,
    \mOutPtr_reg[1]_33 ,
    \mOutPtr_reg[1]_34 ,
    \mOutPtr_reg[1]_35 ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    S,
    \tmp_333_reg_1299_reg[0] ,
    \tmp_333_reg_1299_reg[0]_0 ,
    \p_Val2_75_3_reg_1309_reg[7]_i_2 ,
    \p_Val2_75_1_reg_1279_reg[7]_i_2 ,
    D,
    DOADO,
    \tmp_s_reg_1264_reg[7] ,
    \tmp_s_reg_1264_reg[3] ,
    \tmp_s_reg_1264_reg[3]_0 ,
    CO,
    \tmp_s_reg_1264_reg[7]_0 ,
    \tmp_s_reg_1264_reg[7]_1 ,
    \tmp_67_reg_1294_reg[3] ,
    \tmp_67_reg_1294_reg[7] ,
    \tmp_67_reg_1294_reg[3]_0 ,
    \tmp_67_reg_1294_reg[7]_0 ,
    \tmp_67_reg_1294_reg[7]_1 ,
    \tmp_67_reg_1294_reg[7]_2 ,
    \tmp_67_reg_1294_reg[7]_3 ,
    DI,
    \tmp_327_reg_1269_reg[0] ,
    \tmp_s_reg_1264_reg[7]_2 ,
    \tmp_s_reg_1264_reg[7]_3 ,
    \tmp_s_reg_1264_reg[7]_4 ,
    \p_Val2_75_1_reg_1279[3]_i_8 ,
    \p_Val2_75_1_reg_1279[7]_i_4 ,
    \tmp_330_reg_1284[0]_i_5 ,
    \tmp_67_reg_1294_reg[3]_1 ,
    \tmp_67_reg_1294_reg[3]_2 ,
    \p_Val2_75_3_reg_1309[3]_i_8 ,
    \p_Val2_75_3_reg_1309[7]_i_4 ,
    \tmp_336_reg_1314[0]_i_5 ,
    \tmp_327_reg_1269_reg[0]_0 ,
    \tmp_s_reg_1264_reg[3]_1 ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_36 ,
    ap_rst_n,
    E);
  output \mOutPtr_reg[0]_0 ;
  output cnv_32_V_V_full_n;
  output cnv_32_V_V_empty_n;
  output \tmp_333_reg_1299_reg[0]_i_1 ;
  output [8:0]tmp_44_reg_1225_reg_rep__1;
  output [7:0]cnv_32_V_V_dout;
  output ram_reg;
  output \mOutPtr_reg[1]_0 ;
  output [0:0]tmp_44_reg_1225_reg_rep;
  output [0:0]tmp_44_reg_1225_reg_rep_0;
  output [1:0]tmp_44_reg_1225_reg_rep_1;
  output [0:0]\mOutPtr_reg[1]_1 ;
  output \mOutPtr_reg[1]_2 ;
  output [1:0]tmp_44_reg_1225_reg_rep_2;
  output [0:0]\mOutPtr_reg[1]_3 ;
  output [0:0]tmp_44_reg_1225_reg_rep_3;
  output \mOutPtr_reg[1]_4 ;
  output tmp_44_reg_1225_reg_rep_4;
  output tmp_44_reg_1225_reg_rep__0;
  output [1:0]tmp_44_reg_1225_reg_rep__0_0;
  output [0:0]\mOutPtr_reg[1]_5 ;
  output tmp_44_reg_1225_reg_rep__0_1;
  output [1:0]tmp_44_reg_1225_reg_rep__0_2;
  output [0:0]\mOutPtr_reg[1]_6 ;
  output [0:0]tmp_44_reg_1225_reg_rep__0_3;
  output tmp_44_reg_1225_reg_rep__1_0;
  output [1:0]tmp_44_reg_1225_reg_rep__1_1;
  output [0:0]\mOutPtr_reg[1]_7 ;
  output tmp_44_reg_1225_reg_rep__1_2;
  output [1:0]tmp_44_reg_1225_reg_rep__1_3;
  output [0:0]\mOutPtr_reg[1]_8 ;
  output tmp_44_reg_1225_reg_rep__1_4;
  output tmp_44_reg_1225_reg;
  output [1:0]tmp_44_reg_1225_reg_0;
  output [0:0]\mOutPtr_reg[1]_9 ;
  output tmp_44_reg_1225_reg_1;
  output [1:0]tmp_44_reg_1225_reg_2;
  output [0:0]\mOutPtr_reg[1]_10 ;
  output [0:0]tmp_44_reg_1225_reg_3;
  output [0:0]tmp_44_reg_1225_reg_rep_5;
  output [2:0]O;
  output [3:0]tmp_44_reg_1225_reg_rep_6;
  output [0:0]tmp_44_reg_1225_reg_rep__0_4;
  output [1:0]tmp_44_reg_1225_reg_rep__0_5;
  output [0:0]tmp_44_reg_1225_reg_rep__0_6;
  output [1:0]tmp_44_reg_1225_reg_rep__0_7;
  output [0:0]\mOutPtr_reg[1]_11 ;
  output [3:0]\mOutPtr_reg[1]_12 ;
  output [0:0]tmp_44_reg_1225_reg_4;
  output [1:0]tmp_44_reg_1225_reg_5;
  output [0:0]tmp_44_reg_1225_reg_6;
  output [1:0]tmp_44_reg_1225_reg_7;
  output [0:0]tmp_44_reg_1225_reg_8;
  output [3:0]tmp_44_reg_1225_reg_9;
  output [1:0]tmp_44_reg_1225_reg_rep_7;
  output [1:0]tmp_44_reg_1225_reg_rep__1_5;
  output [1:0]tmp_44_reg_1225_reg_rep__1_6;
  output [0:0]tmp_44_reg_1225_reg_rep_8;
  output [0:0]tmp_44_reg_1225_reg_rep_9;
  output tmp_44_reg_1225_reg_10;
  output \mOutPtr_reg[1]_13 ;
  output \mOutPtr_reg[1]_14 ;
  output \mOutPtr_reg[1]_15 ;
  output \mOutPtr_reg[1]_16 ;
  output \mOutPtr_reg[1]_17 ;
  output \mOutPtr_reg[1]_18 ;
  output \mOutPtr_reg[1]_19 ;
  output \mOutPtr_reg[1]_20 ;
  output \mOutPtr_reg[1]_21 ;
  output \mOutPtr_reg[1]_22 ;
  output \mOutPtr_reg[1]_23 ;
  output \mOutPtr_reg[1]_24 ;
  output \mOutPtr_reg[1]_25 ;
  output \mOutPtr_reg[1]_26 ;
  output \mOutPtr_reg[1]_27 ;
  output \mOutPtr_reg[1]_28 ;
  output \mOutPtr_reg[1]_29 ;
  output \mOutPtr_reg[1]_30 ;
  output \mOutPtr_reg[1]_31 ;
  output \mOutPtr_reg[1]_32 ;
  output \mOutPtr_reg[1]_33 ;
  output \mOutPtr_reg[1]_34 ;
  output \mOutPtr_reg[1]_35 ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input [2:0]S;
  input [3:0]\tmp_333_reg_1299_reg[0] ;
  input [1:0]\tmp_333_reg_1299_reg[0]_0 ;
  input [7:0]\p_Val2_75_3_reg_1309_reg[7]_i_2 ;
  input [7:0]\p_Val2_75_1_reg_1279_reg[7]_i_2 ;
  input [7:0]D;
  input [6:0]DOADO;
  input [2:0]\tmp_s_reg_1264_reg[7] ;
  input [1:0]\tmp_s_reg_1264_reg[3] ;
  input [0:0]\tmp_s_reg_1264_reg[3]_0 ;
  input [0:0]CO;
  input [1:0]\tmp_s_reg_1264_reg[7]_0 ;
  input [0:0]\tmp_s_reg_1264_reg[7]_1 ;
  input [6:0]\tmp_67_reg_1294_reg[3] ;
  input [3:0]\tmp_67_reg_1294_reg[7] ;
  input [1:0]\tmp_67_reg_1294_reg[3]_0 ;
  input [1:0]\tmp_67_reg_1294_reg[7]_0 ;
  input [0:0]\tmp_67_reg_1294_reg[7]_1 ;
  input [1:0]\tmp_67_reg_1294_reg[7]_2 ;
  input [0:0]\tmp_67_reg_1294_reg[7]_3 ;
  input [3:0]DI;
  input [2:0]\tmp_327_reg_1269_reg[0] ;
  input [0:0]\tmp_s_reg_1264_reg[7]_2 ;
  input [0:0]\tmp_s_reg_1264_reg[7]_3 ;
  input [0:0]\tmp_s_reg_1264_reg[7]_4 ;
  input [0:0]\p_Val2_75_1_reg_1279[3]_i_8 ;
  input [0:0]\p_Val2_75_1_reg_1279[7]_i_4 ;
  input [1:0]\tmp_330_reg_1284[0]_i_5 ;
  input [0:0]\tmp_67_reg_1294_reg[3]_1 ;
  input [1:0]\tmp_67_reg_1294_reg[3]_2 ;
  input [0:0]\p_Val2_75_3_reg_1309[3]_i_8 ;
  input [0:0]\p_Val2_75_3_reg_1309[7]_i_4 ;
  input [1:0]\tmp_336_reg_1314[0]_i_5 ;
  input [0:0]\tmp_327_reg_1269_reg[0]_0 ;
  input \tmp_s_reg_1264_reg[3]_1 ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_36 ;
  input ap_rst_n;
  input [0:0]E;

  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [6:0]DOADO;
  wire [0:0]E;
  wire [2:0]O;
  wire [2:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]cnv_32_V_V_dout;
  wire cnv_32_V_V_empty_n;
  wire cnv_32_V_V_full_n;
  wire internal_empty_n_i_1__7_n_7;
  wire internal_full_n_i_1__7_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__7_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;
  wire [0:0]\mOutPtr_reg[1]_10 ;
  wire [0:0]\mOutPtr_reg[1]_11 ;
  wire [3:0]\mOutPtr_reg[1]_12 ;
  wire \mOutPtr_reg[1]_13 ;
  wire \mOutPtr_reg[1]_14 ;
  wire \mOutPtr_reg[1]_15 ;
  wire \mOutPtr_reg[1]_16 ;
  wire \mOutPtr_reg[1]_17 ;
  wire \mOutPtr_reg[1]_18 ;
  wire \mOutPtr_reg[1]_19 ;
  wire \mOutPtr_reg[1]_2 ;
  wire \mOutPtr_reg[1]_20 ;
  wire \mOutPtr_reg[1]_21 ;
  wire \mOutPtr_reg[1]_22 ;
  wire \mOutPtr_reg[1]_23 ;
  wire \mOutPtr_reg[1]_24 ;
  wire \mOutPtr_reg[1]_25 ;
  wire \mOutPtr_reg[1]_26 ;
  wire \mOutPtr_reg[1]_27 ;
  wire \mOutPtr_reg[1]_28 ;
  wire \mOutPtr_reg[1]_29 ;
  wire [0:0]\mOutPtr_reg[1]_3 ;
  wire \mOutPtr_reg[1]_30 ;
  wire \mOutPtr_reg[1]_31 ;
  wire \mOutPtr_reg[1]_32 ;
  wire \mOutPtr_reg[1]_33 ;
  wire \mOutPtr_reg[1]_34 ;
  wire \mOutPtr_reg[1]_35 ;
  wire \mOutPtr_reg[1]_36 ;
  wire \mOutPtr_reg[1]_4 ;
  wire [0:0]\mOutPtr_reg[1]_5 ;
  wire [0:0]\mOutPtr_reg[1]_6 ;
  wire [0:0]\mOutPtr_reg[1]_7 ;
  wire [0:0]\mOutPtr_reg[1]_8 ;
  wire [0:0]\mOutPtr_reg[1]_9 ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire [0:0]\p_Val2_75_1_reg_1279[3]_i_8 ;
  wire [0:0]\p_Val2_75_1_reg_1279[7]_i_4 ;
  wire [7:0]\p_Val2_75_1_reg_1279_reg[7]_i_2 ;
  wire [0:0]\p_Val2_75_3_reg_1309[3]_i_8 ;
  wire [0:0]\p_Val2_75_3_reg_1309[7]_i_4 ;
  wire [7:0]\p_Val2_75_3_reg_1309_reg[7]_i_2 ;
  wire ram_reg;
  wire [2:0]\tmp_327_reg_1269_reg[0] ;
  wire [0:0]\tmp_327_reg_1269_reg[0]_0 ;
  wire [1:0]\tmp_330_reg_1284[0]_i_5 ;
  wire [3:0]\tmp_333_reg_1299_reg[0] ;
  wire [1:0]\tmp_333_reg_1299_reg[0]_0 ;
  wire \tmp_333_reg_1299_reg[0]_i_1 ;
  wire [1:0]\tmp_336_reg_1314[0]_i_5 ;
  wire tmp_44_reg_1225_reg;
  wire [1:0]tmp_44_reg_1225_reg_0;
  wire tmp_44_reg_1225_reg_1;
  wire tmp_44_reg_1225_reg_10;
  wire [1:0]tmp_44_reg_1225_reg_2;
  wire [0:0]tmp_44_reg_1225_reg_3;
  wire [0:0]tmp_44_reg_1225_reg_4;
  wire [1:0]tmp_44_reg_1225_reg_5;
  wire [0:0]tmp_44_reg_1225_reg_6;
  wire [1:0]tmp_44_reg_1225_reg_7;
  wire [0:0]tmp_44_reg_1225_reg_8;
  wire [3:0]tmp_44_reg_1225_reg_9;
  wire [0:0]tmp_44_reg_1225_reg_rep;
  wire [0:0]tmp_44_reg_1225_reg_rep_0;
  wire [1:0]tmp_44_reg_1225_reg_rep_1;
  wire [1:0]tmp_44_reg_1225_reg_rep_2;
  wire [0:0]tmp_44_reg_1225_reg_rep_3;
  wire tmp_44_reg_1225_reg_rep_4;
  wire [0:0]tmp_44_reg_1225_reg_rep_5;
  wire [3:0]tmp_44_reg_1225_reg_rep_6;
  wire [1:0]tmp_44_reg_1225_reg_rep_7;
  wire [0:0]tmp_44_reg_1225_reg_rep_8;
  wire [0:0]tmp_44_reg_1225_reg_rep_9;
  wire tmp_44_reg_1225_reg_rep__0;
  wire [1:0]tmp_44_reg_1225_reg_rep__0_0;
  wire tmp_44_reg_1225_reg_rep__0_1;
  wire [1:0]tmp_44_reg_1225_reg_rep__0_2;
  wire [0:0]tmp_44_reg_1225_reg_rep__0_3;
  wire [0:0]tmp_44_reg_1225_reg_rep__0_4;
  wire [1:0]tmp_44_reg_1225_reg_rep__0_5;
  wire [0:0]tmp_44_reg_1225_reg_rep__0_6;
  wire [1:0]tmp_44_reg_1225_reg_rep__0_7;
  wire [8:0]tmp_44_reg_1225_reg_rep__1;
  wire tmp_44_reg_1225_reg_rep__1_0;
  wire [1:0]tmp_44_reg_1225_reg_rep__1_1;
  wire tmp_44_reg_1225_reg_rep__1_2;
  wire [1:0]tmp_44_reg_1225_reg_rep__1_3;
  wire tmp_44_reg_1225_reg_rep__1_4;
  wire [1:0]tmp_44_reg_1225_reg_rep__1_5;
  wire [1:0]tmp_44_reg_1225_reg_rep__1_6;
  wire [6:0]\tmp_67_reg_1294_reg[3] ;
  wire [1:0]\tmp_67_reg_1294_reg[3]_0 ;
  wire [0:0]\tmp_67_reg_1294_reg[3]_1 ;
  wire [1:0]\tmp_67_reg_1294_reg[3]_2 ;
  wire [3:0]\tmp_67_reg_1294_reg[7] ;
  wire [1:0]\tmp_67_reg_1294_reg[7]_0 ;
  wire [0:0]\tmp_67_reg_1294_reg[7]_1 ;
  wire [1:0]\tmp_67_reg_1294_reg[7]_2 ;
  wire [0:0]\tmp_67_reg_1294_reg[7]_3 ;
  wire [1:0]\tmp_s_reg_1264_reg[3] ;
  wire [0:0]\tmp_s_reg_1264_reg[3]_0 ;
  wire \tmp_s_reg_1264_reg[3]_1 ;
  wire [2:0]\tmp_s_reg_1264_reg[7] ;
  wire [1:0]\tmp_s_reg_1264_reg[7]_0 ;
  wire [0:0]\tmp_s_reg_1264_reg[7]_1 ;
  wire [0:0]\tmp_s_reg_1264_reg[7]_2 ;
  wire [0:0]\tmp_s_reg_1264_reg[7]_3 ;
  wire [0:0]\tmp_s_reg_1264_reg[7]_4 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_43 U_fifo_w8_d2_A_ram
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DOADO(DOADO),
        .E(E),
        .O(O),
        .S(S),
        .\SRL_SIG_reg[1][0]_0 (cnv_32_V_V_dout[0]),
        .\SRL_SIG_reg[1][1]_0 (cnv_32_V_V_dout[1]),
        .\SRL_SIG_reg[1][2]_0 (cnv_32_V_V_dout[2]),
        .\SRL_SIG_reg[1][3]_0 (cnv_32_V_V_dout[3]),
        .\SRL_SIG_reg[1][4]_0 (cnv_32_V_V_dout[4]),
        .\SRL_SIG_reg[1][5]_0 (cnv_32_V_V_dout[5]),
        .\SRL_SIG_reg[1][6]_0 (cnv_32_V_V_dout[6]),
        .\SRL_SIG_reg[1][7]_0 (cnv_32_V_V_dout[7]),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_1 ),
        .\mOutPtr_reg[1]_1 (\mOutPtr_reg[1]_2 ),
        .\mOutPtr_reg[1]_10 (\mOutPtr_reg[1]_11 ),
        .\mOutPtr_reg[1]_11 (\mOutPtr_reg[1]_12 ),
        .\mOutPtr_reg[1]_12 (\mOutPtr_reg[1]_13 ),
        .\mOutPtr_reg[1]_13 (\mOutPtr_reg[1]_14 ),
        .\mOutPtr_reg[1]_14 (\mOutPtr_reg[1]_15 ),
        .\mOutPtr_reg[1]_15 (\mOutPtr_reg[1]_16 ),
        .\mOutPtr_reg[1]_16 (\mOutPtr_reg[1]_17 ),
        .\mOutPtr_reg[1]_17 (\mOutPtr_reg[1]_18 ),
        .\mOutPtr_reg[1]_18 (\mOutPtr_reg[1]_19 ),
        .\mOutPtr_reg[1]_19 (\mOutPtr_reg[1]_20 ),
        .\mOutPtr_reg[1]_2 (\mOutPtr_reg[1]_3 ),
        .\mOutPtr_reg[1]_20 (\mOutPtr_reg[1]_21 ),
        .\mOutPtr_reg[1]_21 (\mOutPtr_reg[1]_22 ),
        .\mOutPtr_reg[1]_22 (\mOutPtr_reg[1]_23 ),
        .\mOutPtr_reg[1]_23 (\mOutPtr_reg[1]_24 ),
        .\mOutPtr_reg[1]_24 (\mOutPtr_reg[1]_25 ),
        .\mOutPtr_reg[1]_25 (\mOutPtr_reg[1]_26 ),
        .\mOutPtr_reg[1]_26 (\mOutPtr_reg[1]_27 ),
        .\mOutPtr_reg[1]_27 (\mOutPtr_reg[1]_28 ),
        .\mOutPtr_reg[1]_28 (\mOutPtr_reg[1]_29 ),
        .\mOutPtr_reg[1]_29 (\mOutPtr_reg[1]_30 ),
        .\mOutPtr_reg[1]_3 (\mOutPtr_reg[1]_4 ),
        .\mOutPtr_reg[1]_30 (\mOutPtr_reg[1]_31 ),
        .\mOutPtr_reg[1]_31 (\mOutPtr_reg[1]_32 ),
        .\mOutPtr_reg[1]_32 (\mOutPtr_reg[1]_33 ),
        .\mOutPtr_reg[1]_33 (\mOutPtr_reg[1]_34 ),
        .\mOutPtr_reg[1]_34 (\mOutPtr_reg[1]_35 ),
        .\mOutPtr_reg[1]_4 (\mOutPtr_reg[1]_5 ),
        .\mOutPtr_reg[1]_5 (\mOutPtr_reg[1]_6 ),
        .\mOutPtr_reg[1]_6 (\mOutPtr_reg[1]_7 ),
        .\mOutPtr_reg[1]_7 (\mOutPtr_reg[1]_8 ),
        .\mOutPtr_reg[1]_8 (\mOutPtr_reg[1]_9 ),
        .\mOutPtr_reg[1]_9 (\mOutPtr_reg[1]_10 ),
        .\p_Val2_75_1_reg_1279[3]_i_31 (\mOutPtr_reg[0]_0 ),
        .\p_Val2_75_1_reg_1279[3]_i_8 (\p_Val2_75_1_reg_1279[3]_i_8 ),
        .\p_Val2_75_1_reg_1279[7]_i_4 (\p_Val2_75_1_reg_1279[7]_i_4 ),
        .\p_Val2_75_1_reg_1279_reg[7]_i_2 (\p_Val2_75_1_reg_1279_reg[7]_i_2 ),
        .\p_Val2_75_3_reg_1309[3]_i_16 (\mOutPtr_reg_n_7_[1] ),
        .\p_Val2_75_3_reg_1309[3]_i_8 (\p_Val2_75_3_reg_1309[3]_i_8 ),
        .\p_Val2_75_3_reg_1309[7]_i_4 (\p_Val2_75_3_reg_1309[7]_i_4 ),
        .\p_Val2_75_3_reg_1309_reg[7]_i_2 (\p_Val2_75_3_reg_1309_reg[7]_i_2 ),
        .ram_reg(ram_reg),
        .\tmp_327_reg_1269_reg[0] (\tmp_327_reg_1269_reg[0] ),
        .\tmp_327_reg_1269_reg[0]_0 (\tmp_327_reg_1269_reg[0]_0 ),
        .\tmp_330_reg_1284[0]_i_5 (\tmp_330_reg_1284[0]_i_5 ),
        .\tmp_333_reg_1299_reg[0] (\tmp_333_reg_1299_reg[0] ),
        .\tmp_333_reg_1299_reg[0]_0 (\tmp_333_reg_1299_reg[0]_0 ),
        .\tmp_333_reg_1299_reg[0]_i_1_0 (\tmp_333_reg_1299_reg[0]_i_1 ),
        .\tmp_336_reg_1314[0]_i_5 (\tmp_336_reg_1314[0]_i_5 ),
        .tmp_44_reg_1225_reg(tmp_44_reg_1225_reg),
        .tmp_44_reg_1225_reg_0(tmp_44_reg_1225_reg_0),
        .tmp_44_reg_1225_reg_1(tmp_44_reg_1225_reg_1),
        .tmp_44_reg_1225_reg_10(tmp_44_reg_1225_reg_10),
        .tmp_44_reg_1225_reg_2(tmp_44_reg_1225_reg_2),
        .tmp_44_reg_1225_reg_3(tmp_44_reg_1225_reg_3),
        .tmp_44_reg_1225_reg_4(tmp_44_reg_1225_reg_4),
        .tmp_44_reg_1225_reg_5(tmp_44_reg_1225_reg_5),
        .tmp_44_reg_1225_reg_6(tmp_44_reg_1225_reg_6),
        .tmp_44_reg_1225_reg_7(tmp_44_reg_1225_reg_7),
        .tmp_44_reg_1225_reg_8(tmp_44_reg_1225_reg_8),
        .tmp_44_reg_1225_reg_9(tmp_44_reg_1225_reg_9),
        .tmp_44_reg_1225_reg_rep(tmp_44_reg_1225_reg_rep),
        .tmp_44_reg_1225_reg_rep_0(tmp_44_reg_1225_reg_rep_0),
        .tmp_44_reg_1225_reg_rep_1(tmp_44_reg_1225_reg_rep_1),
        .tmp_44_reg_1225_reg_rep_2(tmp_44_reg_1225_reg_rep_2),
        .tmp_44_reg_1225_reg_rep_3(tmp_44_reg_1225_reg_rep_3),
        .tmp_44_reg_1225_reg_rep_4(tmp_44_reg_1225_reg_rep_4),
        .tmp_44_reg_1225_reg_rep_5(tmp_44_reg_1225_reg_rep_5),
        .tmp_44_reg_1225_reg_rep_6(tmp_44_reg_1225_reg_rep_6),
        .tmp_44_reg_1225_reg_rep_7(tmp_44_reg_1225_reg_rep_7),
        .tmp_44_reg_1225_reg_rep_8(tmp_44_reg_1225_reg_rep_8),
        .tmp_44_reg_1225_reg_rep_9(tmp_44_reg_1225_reg_rep_9),
        .tmp_44_reg_1225_reg_rep__0(tmp_44_reg_1225_reg_rep__0),
        .tmp_44_reg_1225_reg_rep__0_0(tmp_44_reg_1225_reg_rep__0_0),
        .tmp_44_reg_1225_reg_rep__0_1(tmp_44_reg_1225_reg_rep__0_1),
        .tmp_44_reg_1225_reg_rep__0_2(tmp_44_reg_1225_reg_rep__0_2),
        .tmp_44_reg_1225_reg_rep__0_3(tmp_44_reg_1225_reg_rep__0_3),
        .tmp_44_reg_1225_reg_rep__0_4(tmp_44_reg_1225_reg_rep__0_4),
        .tmp_44_reg_1225_reg_rep__0_5(tmp_44_reg_1225_reg_rep__0_5),
        .tmp_44_reg_1225_reg_rep__0_6(tmp_44_reg_1225_reg_rep__0_6),
        .tmp_44_reg_1225_reg_rep__0_7(tmp_44_reg_1225_reg_rep__0_7),
        .tmp_44_reg_1225_reg_rep__1(tmp_44_reg_1225_reg_rep__1),
        .tmp_44_reg_1225_reg_rep__1_0(tmp_44_reg_1225_reg_rep__1_0),
        .tmp_44_reg_1225_reg_rep__1_1(tmp_44_reg_1225_reg_rep__1_1),
        .tmp_44_reg_1225_reg_rep__1_2(tmp_44_reg_1225_reg_rep__1_2),
        .tmp_44_reg_1225_reg_rep__1_3(tmp_44_reg_1225_reg_rep__1_3),
        .tmp_44_reg_1225_reg_rep__1_4(tmp_44_reg_1225_reg_rep__1_4),
        .tmp_44_reg_1225_reg_rep__1_5(tmp_44_reg_1225_reg_rep__1_5),
        .tmp_44_reg_1225_reg_rep__1_6(tmp_44_reg_1225_reg_rep__1_6),
        .\tmp_67_reg_1294_reg[3] (\tmp_67_reg_1294_reg[3] ),
        .\tmp_67_reg_1294_reg[3]_0 (\tmp_67_reg_1294_reg[3]_0 ),
        .\tmp_67_reg_1294_reg[3]_1 (\tmp_67_reg_1294_reg[3]_1 ),
        .\tmp_67_reg_1294_reg[3]_2 (\tmp_67_reg_1294_reg[3]_2 ),
        .\tmp_67_reg_1294_reg[7] (\tmp_67_reg_1294_reg[7] ),
        .\tmp_67_reg_1294_reg[7]_0 (\tmp_67_reg_1294_reg[7]_0 ),
        .\tmp_67_reg_1294_reg[7]_1 (\tmp_67_reg_1294_reg[7]_1 ),
        .\tmp_67_reg_1294_reg[7]_2 (\tmp_67_reg_1294_reg[7]_2 ),
        .\tmp_67_reg_1294_reg[7]_3 (\tmp_67_reg_1294_reg[7]_3 ),
        .\tmp_s_reg_1264_reg[3] (\tmp_s_reg_1264_reg[3] ),
        .\tmp_s_reg_1264_reg[3]_0 (\tmp_s_reg_1264_reg[3]_0 ),
        .\tmp_s_reg_1264_reg[3]_1 (\tmp_s_reg_1264_reg[3]_1 ),
        .\tmp_s_reg_1264_reg[7] (\tmp_s_reg_1264_reg[7] ),
        .\tmp_s_reg_1264_reg[7]_0 (\tmp_s_reg_1264_reg[7]_0 ),
        .\tmp_s_reg_1264_reg[7]_1 (\tmp_s_reg_1264_reg[7]_1 ),
        .\tmp_s_reg_1264_reg[7]_2 (\tmp_s_reg_1264_reg[7]_2 ),
        .\tmp_s_reg_1264_reg[7]_3 (\tmp_s_reg_1264_reg[7]_3 ),
        .\tmp_s_reg_1264_reg[7]_4 (\tmp_s_reg_1264_reg[7]_4 ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__7
       (.I0(cnv_32_V_V_empty_n),
        .I1(\mOutPtr_reg[1]_36 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__7_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_7),
        .Q(cnv_32_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__7
       (.I0(\mOutPtr_reg[1]_36 ),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(cnv_32_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__7_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_7),
        .Q(cnv_32_V_V_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_36 ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7
   (\mOutPtr_reg[0]_0 ,
    cnv_35_V_V_full_n,
    cnv_35_V_V_empty_n,
    DIADI,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output cnv_35_V_V_full_n;
  output cnv_35_V_V_empty_n;
  output [7:0]DIADI;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cnv_35_V_V_empty_n;
  wire cnv_35_V_V_full_n;
  wire internal_empty_n_i_1__10_n_7;
  wire internal_full_n_i_1__10_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__10_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_40 U_fifo_w8_d2_A_ram
       (.D(D),
        .DIADI(DIADI),
        .E(E),
        .ap_clk(ap_clk),
        .ram_reg(\mOutPtr_reg[0]_0 ),
        .ram_reg_0(\mOutPtr_reg_n_7_[1] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__10
       (.I0(cnv_35_V_V_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__10_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_7),
        .Q(cnv_35_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__10
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(cnv_35_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__10_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_7),
        .Q(cnv_35_V_V_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_8
   (\mOutPtr_reg[0]_0 ,
    cnv_36_V_V_full_n,
    cnv_36_V_V_empty_n,
    tmp_97_fu_564_p2,
    tmp_86_reg_1247_reg_rep,
    tmp_86_reg_1247_reg_rep_0,
    tmp_86_reg_1247_reg_rep_1,
    tmp_203_1_fu_634_p2,
    D,
    tmp_86_reg_1247_reg_rep__0,
    tmp_86_reg_1247_reg_rep__0_0,
    tmp_203_2_fu_704_p2,
    tmp_86_reg_1247_reg_rep__1,
    tmp_86_reg_1247_reg_rep__1_0,
    tmp_86_reg_1247_reg_rep__1_1,
    tmp_203_3_fu_774_p2,
    tmp_86_reg_1247_reg,
    tmp_86_reg_1247_reg_0,
    tmp_86_reg_1247_reg_1,
    cnv_36_V_V_dout,
    \mOutPtr_reg[1]_0 ,
    tmp_86_reg_1247_reg_rep_2,
    tmp_86_reg_1247_reg_rep_3,
    tmp_86_reg_1247_reg_rep_4,
    \mOutPtr_reg[1]_1 ,
    \mOutPtr_reg[1]_2 ,
    \mOutPtr_reg[1]_3 ,
    \mOutPtr_reg[1]_4 ,
    \mOutPtr_reg[1]_5 ,
    \mOutPtr_reg[1]_6 ,
    \mOutPtr_reg[1]_7 ,
    \mOutPtr_reg[1]_8 ,
    \mOutPtr_reg[1]_9 ,
    \mOutPtr_reg[1]_10 ,
    \mOutPtr_reg[1]_11 ,
    \mOutPtr_reg[1]_12 ,
    \mOutPtr_reg[1]_13 ,
    \mOutPtr_reg[1]_14 ,
    \mOutPtr_reg[1]_15 ,
    \mOutPtr_reg[1]_16 ,
    \mOutPtr_reg[1]_17 ,
    \mOutPtr_reg[1]_18 ,
    \mOutPtr_reg[1]_19 ,
    \mOutPtr_reg[1]_20 ,
    \mOutPtr_reg[1]_21 ,
    \mOutPtr_reg[1]_22 ,
    \mOutPtr_reg[1]_23 ,
    \mOutPtr_reg[1]_24 ,
    \mOutPtr_reg[1]_25 ,
    \mOutPtr_reg[1]_26 ,
    \mOutPtr_reg[1]_27 ,
    \mOutPtr_reg[1]_28 ,
    CO,
    tmp_86_reg_1247_reg_rep_5,
    tmp_86_reg_1247_reg_rep__0_1,
    tmp_86_reg_1247_reg_rep__0_2,
    tmp_86_reg_1247_reg_rep__1_2,
    tmp_86_reg_1247_reg_rep__1_3,
    tmp_86_reg_1247_reg_2,
    tmp_86_reg_1247_reg_3,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    \tmp_97_reg_1296_reg[0] ,
    \tmp_203_1_reg_1311_reg[0] ,
    \tmp_203_2_reg_1326_reg[0] ,
    \tmp_203_3_reg_1341_reg[0] ,
    DOADO,
    \SRL_SIG_reg[1][7] ,
    \tmp_s_reg_1286_reg[3] ,
    O,
    \tmp_s_reg_1286_reg[3]_0 ,
    \tmp_s_reg_1286_reg[7] ,
    \tmp_s_reg_1286_reg[7]_0 ,
    \tmp_s_reg_1286_reg[7]_1 ,
    \tmp_127_reg_1301_reg[3] ,
    \tmp_127_reg_1301_reg[3]_0 ,
    \tmp_127_reg_1301_reg[7] ,
    \tmp_127_reg_1301_reg[3]_1 ,
    \tmp_127_reg_1301_reg[7]_0 ,
    \tmp_127_reg_1301_reg[7]_1 ,
    \tmp_127_reg_1301_reg[7]_2 ,
    \tmp_128_reg_1316_reg[3] ,
    \tmp_128_reg_1316_reg[3]_0 ,
    \tmp_128_reg_1316_reg[7] ,
    \tmp_128_reg_1316_reg[3]_1 ,
    \tmp_128_reg_1316_reg[7]_0 ,
    \tmp_128_reg_1316_reg[7]_1 ,
    \tmp_128_reg_1316_reg[7]_2 ,
    \tmp_129_reg_1331_reg[3] ,
    \tmp_129_reg_1331_reg[3]_0 ,
    \tmp_129_reg_1331_reg[7] ,
    \tmp_129_reg_1331_reg[3]_1 ,
    \tmp_129_reg_1331_reg[7]_0 ,
    \tmp_129_reg_1331_reg[7]_1 ,
    \tmp_129_reg_1331_reg[7]_2 ,
    \tmp_366_reg_1291_reg[0] ,
    DI,
    S,
    \tmp_s_reg_1286_reg[3]_1 ,
    \tmp_s_reg_1286_reg[3]_2 ,
    \tmp_s_reg_1286_reg[3]_3 ,
    \tmp_369_reg_1306_reg[0] ,
    \tmp_369_reg_1306_reg[0]_0 ,
    \tmp_369_reg_1306[0]_i_8 ,
    \tmp_369_reg_1306[0]_i_8_0 ,
    \tmp_127_reg_1301_reg[3]_2 ,
    \tmp_127_reg_1301_reg[3]_3 ,
    \tmp_127_reg_1301_reg[3]_4 ,
    \tmp_372_reg_1321_reg[0] ,
    \tmp_372_reg_1321_reg[0]_0 ,
    \tmp_372_reg_1321[0]_i_8 ,
    \tmp_372_reg_1321[0]_i_8_0 ,
    \tmp_128_reg_1316_reg[3]_2 ,
    \tmp_128_reg_1316_reg[3]_3 ,
    \tmp_128_reg_1316_reg[3]_4 ,
    \tmp_375_reg_1336_reg[0] ,
    \tmp_375_reg_1336_reg[0]_0 ,
    \tmp_375_reg_1336[0]_i_8 ,
    \tmp_375_reg_1336[0]_i_8_0 ,
    \tmp_129_reg_1331_reg[3]_2 ,
    \tmp_129_reg_1331_reg[3]_3 ,
    \tmp_129_reg_1331_reg[3]_4 ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_29 ,
    ap_rst_n,
    E);
  output \mOutPtr_reg[0]_0 ;
  output cnv_36_V_V_full_n;
  output cnv_36_V_V_empty_n;
  output tmp_97_fu_564_p2;
  output [7:0]tmp_86_reg_1247_reg_rep;
  output [0:0]tmp_86_reg_1247_reg_rep_0;
  output [3:0]tmp_86_reg_1247_reg_rep_1;
  output tmp_203_1_fu_634_p2;
  output [7:0]D;
  output [0:0]tmp_86_reg_1247_reg_rep__0;
  output [3:0]tmp_86_reg_1247_reg_rep__0_0;
  output tmp_203_2_fu_704_p2;
  output [7:0]tmp_86_reg_1247_reg_rep__1;
  output [0:0]tmp_86_reg_1247_reg_rep__1_0;
  output [3:0]tmp_86_reg_1247_reg_rep__1_1;
  output tmp_203_3_fu_774_p2;
  output [7:0]tmp_86_reg_1247_reg;
  output [0:0]tmp_86_reg_1247_reg_0;
  output [3:0]tmp_86_reg_1247_reg_1;
  output [7:0]cnv_36_V_V_dout;
  output \mOutPtr_reg[1]_0 ;
  output tmp_86_reg_1247_reg_rep_2;
  output tmp_86_reg_1247_reg_rep_3;
  output tmp_86_reg_1247_reg_rep_4;
  output \mOutPtr_reg[1]_1 ;
  output \mOutPtr_reg[1]_2 ;
  output \mOutPtr_reg[1]_3 ;
  output \mOutPtr_reg[1]_4 ;
  output \mOutPtr_reg[1]_5 ;
  output \mOutPtr_reg[1]_6 ;
  output \mOutPtr_reg[1]_7 ;
  output \mOutPtr_reg[1]_8 ;
  output \mOutPtr_reg[1]_9 ;
  output \mOutPtr_reg[1]_10 ;
  output \mOutPtr_reg[1]_11 ;
  output \mOutPtr_reg[1]_12 ;
  output \mOutPtr_reg[1]_13 ;
  output \mOutPtr_reg[1]_14 ;
  output \mOutPtr_reg[1]_15 ;
  output \mOutPtr_reg[1]_16 ;
  output \mOutPtr_reg[1]_17 ;
  output \mOutPtr_reg[1]_18 ;
  output \mOutPtr_reg[1]_19 ;
  output \mOutPtr_reg[1]_20 ;
  output \mOutPtr_reg[1]_21 ;
  output \mOutPtr_reg[1]_22 ;
  output \mOutPtr_reg[1]_23 ;
  output \mOutPtr_reg[1]_24 ;
  output \mOutPtr_reg[1]_25 ;
  output \mOutPtr_reg[1]_26 ;
  output \mOutPtr_reg[1]_27 ;
  output \mOutPtr_reg[1]_28 ;
  output [0:0]CO;
  output [0:0]tmp_86_reg_1247_reg_rep_5;
  output [0:0]tmp_86_reg_1247_reg_rep__0_1;
  output [0:0]tmp_86_reg_1247_reg_rep__0_2;
  output [0:0]tmp_86_reg_1247_reg_rep__1_2;
  output [0:0]tmp_86_reg_1247_reg_rep__1_3;
  output [0:0]tmp_86_reg_1247_reg_2;
  output [0:0]tmp_86_reg_1247_reg_3;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input [1:0]\tmp_97_reg_1296_reg[0] ;
  input [1:0]\tmp_203_1_reg_1311_reg[0] ;
  input [1:0]\tmp_203_2_reg_1326_reg[0] ;
  input [1:0]\tmp_203_3_reg_1341_reg[0] ;
  input [6:0]DOADO;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [1:0]\tmp_s_reg_1286_reg[3] ;
  input [3:0]O;
  input [1:0]\tmp_s_reg_1286_reg[3]_0 ;
  input [0:0]\tmp_s_reg_1286_reg[7] ;
  input [1:0]\tmp_s_reg_1286_reg[7]_0 ;
  input [0:0]\tmp_s_reg_1286_reg[7]_1 ;
  input [6:0]\tmp_127_reg_1301_reg[3] ;
  input [1:0]\tmp_127_reg_1301_reg[3]_0 ;
  input [3:0]\tmp_127_reg_1301_reg[7] ;
  input [1:0]\tmp_127_reg_1301_reg[3]_1 ;
  input [0:0]\tmp_127_reg_1301_reg[7]_0 ;
  input [1:0]\tmp_127_reg_1301_reg[7]_1 ;
  input [0:0]\tmp_127_reg_1301_reg[7]_2 ;
  input [6:0]\tmp_128_reg_1316_reg[3] ;
  input [1:0]\tmp_128_reg_1316_reg[3]_0 ;
  input [3:0]\tmp_128_reg_1316_reg[7] ;
  input [1:0]\tmp_128_reg_1316_reg[3]_1 ;
  input [0:0]\tmp_128_reg_1316_reg[7]_0 ;
  input [1:0]\tmp_128_reg_1316_reg[7]_1 ;
  input [0:0]\tmp_128_reg_1316_reg[7]_2 ;
  input [6:0]\tmp_129_reg_1331_reg[3] ;
  input [1:0]\tmp_129_reg_1331_reg[3]_0 ;
  input [3:0]\tmp_129_reg_1331_reg[7] ;
  input [1:0]\tmp_129_reg_1331_reg[3]_1 ;
  input [0:0]\tmp_129_reg_1331_reg[7]_0 ;
  input [1:0]\tmp_129_reg_1331_reg[7]_1 ;
  input [0:0]\tmp_129_reg_1331_reg[7]_2 ;
  input [0:0]\tmp_366_reg_1291_reg[0] ;
  input [1:0]DI;
  input [0:0]S;
  input [0:0]\tmp_s_reg_1286_reg[3]_1 ;
  input [1:0]\tmp_s_reg_1286_reg[3]_2 ;
  input [0:0]\tmp_s_reg_1286_reg[3]_3 ;
  input [1:0]\tmp_369_reg_1306_reg[0] ;
  input [0:0]\tmp_369_reg_1306_reg[0]_0 ;
  input [1:0]\tmp_369_reg_1306[0]_i_8 ;
  input [0:0]\tmp_369_reg_1306[0]_i_8_0 ;
  input [0:0]\tmp_127_reg_1301_reg[3]_2 ;
  input [1:0]\tmp_127_reg_1301_reg[3]_3 ;
  input [0:0]\tmp_127_reg_1301_reg[3]_4 ;
  input [1:0]\tmp_372_reg_1321_reg[0] ;
  input [0:0]\tmp_372_reg_1321_reg[0]_0 ;
  input [1:0]\tmp_372_reg_1321[0]_i_8 ;
  input [0:0]\tmp_372_reg_1321[0]_i_8_0 ;
  input [0:0]\tmp_128_reg_1316_reg[3]_2 ;
  input [1:0]\tmp_128_reg_1316_reg[3]_3 ;
  input [0:0]\tmp_128_reg_1316_reg[3]_4 ;
  input [1:0]\tmp_375_reg_1336_reg[0] ;
  input [0:0]\tmp_375_reg_1336_reg[0]_0 ;
  input [1:0]\tmp_375_reg_1336[0]_i_8 ;
  input [0:0]\tmp_375_reg_1336[0]_i_8_0 ;
  input [0:0]\tmp_129_reg_1331_reg[3]_2 ;
  input [1:0]\tmp_129_reg_1331_reg[3]_3 ;
  input [0:0]\tmp_129_reg_1331_reg[3]_4 ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_29 ;
  input ap_rst_n;
  input [0:0]E;

  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [6:0]DOADO;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]S;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]cnv_36_V_V_dout;
  wire cnv_36_V_V_empty_n;
  wire cnv_36_V_V_full_n;
  wire internal_empty_n_i_1__11_n_7;
  wire internal_full_n_i_1__11_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__11_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg[1]_10 ;
  wire \mOutPtr_reg[1]_11 ;
  wire \mOutPtr_reg[1]_12 ;
  wire \mOutPtr_reg[1]_13 ;
  wire \mOutPtr_reg[1]_14 ;
  wire \mOutPtr_reg[1]_15 ;
  wire \mOutPtr_reg[1]_16 ;
  wire \mOutPtr_reg[1]_17 ;
  wire \mOutPtr_reg[1]_18 ;
  wire \mOutPtr_reg[1]_19 ;
  wire \mOutPtr_reg[1]_2 ;
  wire \mOutPtr_reg[1]_20 ;
  wire \mOutPtr_reg[1]_21 ;
  wire \mOutPtr_reg[1]_22 ;
  wire \mOutPtr_reg[1]_23 ;
  wire \mOutPtr_reg[1]_24 ;
  wire \mOutPtr_reg[1]_25 ;
  wire \mOutPtr_reg[1]_26 ;
  wire \mOutPtr_reg[1]_27 ;
  wire \mOutPtr_reg[1]_28 ;
  wire \mOutPtr_reg[1]_29 ;
  wire \mOutPtr_reg[1]_3 ;
  wire \mOutPtr_reg[1]_4 ;
  wire \mOutPtr_reg[1]_5 ;
  wire \mOutPtr_reg[1]_6 ;
  wire \mOutPtr_reg[1]_7 ;
  wire \mOutPtr_reg[1]_8 ;
  wire \mOutPtr_reg[1]_9 ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire [6:0]\tmp_127_reg_1301_reg[3] ;
  wire [1:0]\tmp_127_reg_1301_reg[3]_0 ;
  wire [1:0]\tmp_127_reg_1301_reg[3]_1 ;
  wire [0:0]\tmp_127_reg_1301_reg[3]_2 ;
  wire [1:0]\tmp_127_reg_1301_reg[3]_3 ;
  wire [0:0]\tmp_127_reg_1301_reg[3]_4 ;
  wire [3:0]\tmp_127_reg_1301_reg[7] ;
  wire [0:0]\tmp_127_reg_1301_reg[7]_0 ;
  wire [1:0]\tmp_127_reg_1301_reg[7]_1 ;
  wire [0:0]\tmp_127_reg_1301_reg[7]_2 ;
  wire [6:0]\tmp_128_reg_1316_reg[3] ;
  wire [1:0]\tmp_128_reg_1316_reg[3]_0 ;
  wire [1:0]\tmp_128_reg_1316_reg[3]_1 ;
  wire [0:0]\tmp_128_reg_1316_reg[3]_2 ;
  wire [1:0]\tmp_128_reg_1316_reg[3]_3 ;
  wire [0:0]\tmp_128_reg_1316_reg[3]_4 ;
  wire [3:0]\tmp_128_reg_1316_reg[7] ;
  wire [0:0]\tmp_128_reg_1316_reg[7]_0 ;
  wire [1:0]\tmp_128_reg_1316_reg[7]_1 ;
  wire [0:0]\tmp_128_reg_1316_reg[7]_2 ;
  wire [6:0]\tmp_129_reg_1331_reg[3] ;
  wire [1:0]\tmp_129_reg_1331_reg[3]_0 ;
  wire [1:0]\tmp_129_reg_1331_reg[3]_1 ;
  wire [0:0]\tmp_129_reg_1331_reg[3]_2 ;
  wire [1:0]\tmp_129_reg_1331_reg[3]_3 ;
  wire [0:0]\tmp_129_reg_1331_reg[3]_4 ;
  wire [3:0]\tmp_129_reg_1331_reg[7] ;
  wire [0:0]\tmp_129_reg_1331_reg[7]_0 ;
  wire [1:0]\tmp_129_reg_1331_reg[7]_1 ;
  wire [0:0]\tmp_129_reg_1331_reg[7]_2 ;
  wire tmp_203_1_fu_634_p2;
  wire [1:0]\tmp_203_1_reg_1311_reg[0] ;
  wire tmp_203_2_fu_704_p2;
  wire [1:0]\tmp_203_2_reg_1326_reg[0] ;
  wire tmp_203_3_fu_774_p2;
  wire [1:0]\tmp_203_3_reg_1341_reg[0] ;
  wire [0:0]\tmp_366_reg_1291_reg[0] ;
  wire [1:0]\tmp_369_reg_1306[0]_i_8 ;
  wire [0:0]\tmp_369_reg_1306[0]_i_8_0 ;
  wire [1:0]\tmp_369_reg_1306_reg[0] ;
  wire [0:0]\tmp_369_reg_1306_reg[0]_0 ;
  wire [1:0]\tmp_372_reg_1321[0]_i_8 ;
  wire [0:0]\tmp_372_reg_1321[0]_i_8_0 ;
  wire [1:0]\tmp_372_reg_1321_reg[0] ;
  wire [0:0]\tmp_372_reg_1321_reg[0]_0 ;
  wire [1:0]\tmp_375_reg_1336[0]_i_8 ;
  wire [0:0]\tmp_375_reg_1336[0]_i_8_0 ;
  wire [1:0]\tmp_375_reg_1336_reg[0] ;
  wire [0:0]\tmp_375_reg_1336_reg[0]_0 ;
  wire [7:0]tmp_86_reg_1247_reg;
  wire [0:0]tmp_86_reg_1247_reg_0;
  wire [3:0]tmp_86_reg_1247_reg_1;
  wire [0:0]tmp_86_reg_1247_reg_2;
  wire [0:0]tmp_86_reg_1247_reg_3;
  wire [7:0]tmp_86_reg_1247_reg_rep;
  wire [0:0]tmp_86_reg_1247_reg_rep_0;
  wire [3:0]tmp_86_reg_1247_reg_rep_1;
  wire tmp_86_reg_1247_reg_rep_2;
  wire tmp_86_reg_1247_reg_rep_3;
  wire tmp_86_reg_1247_reg_rep_4;
  wire [0:0]tmp_86_reg_1247_reg_rep_5;
  wire [0:0]tmp_86_reg_1247_reg_rep__0;
  wire [3:0]tmp_86_reg_1247_reg_rep__0_0;
  wire [0:0]tmp_86_reg_1247_reg_rep__0_1;
  wire [0:0]tmp_86_reg_1247_reg_rep__0_2;
  wire [7:0]tmp_86_reg_1247_reg_rep__1;
  wire [0:0]tmp_86_reg_1247_reg_rep__1_0;
  wire [3:0]tmp_86_reg_1247_reg_rep__1_1;
  wire [0:0]tmp_86_reg_1247_reg_rep__1_2;
  wire [0:0]tmp_86_reg_1247_reg_rep__1_3;
  wire tmp_97_fu_564_p2;
  wire [1:0]\tmp_97_reg_1296_reg[0] ;
  wire [1:0]\tmp_s_reg_1286_reg[3] ;
  wire [1:0]\tmp_s_reg_1286_reg[3]_0 ;
  wire [0:0]\tmp_s_reg_1286_reg[3]_1 ;
  wire [1:0]\tmp_s_reg_1286_reg[3]_2 ;
  wire [0:0]\tmp_s_reg_1286_reg[3]_3 ;
  wire [0:0]\tmp_s_reg_1286_reg[7] ;
  wire [1:0]\tmp_s_reg_1286_reg[7]_0 ;
  wire [0:0]\tmp_s_reg_1286_reg[7]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_39 U_fifo_w8_d2_A_ram
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DOADO(DOADO),
        .E(E),
        .O(O),
        .S(S),
        .\SRL_SIG_reg[1][0]_0 (cnv_36_V_V_dout[0]),
        .\SRL_SIG_reg[1][1]_0 (cnv_36_V_V_dout[1]),
        .\SRL_SIG_reg[1][2]_0 (cnv_36_V_V_dout[2]),
        .\SRL_SIG_reg[1][3]_0 (cnv_36_V_V_dout[3]),
        .\SRL_SIG_reg[1][4]_0 (cnv_36_V_V_dout[4]),
        .\SRL_SIG_reg[1][5]_0 (cnv_36_V_V_dout[5]),
        .\SRL_SIG_reg[1][6]_0 (cnv_36_V_V_dout[6]),
        .\SRL_SIG_reg[1][7]_0 (cnv_36_V_V_dout[7]),
        .\SRL_SIG_reg[1][7]_1 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_1 ),
        .\mOutPtr_reg[1]_1 (\mOutPtr_reg[1]_2 ),
        .\mOutPtr_reg[1]_10 (\mOutPtr_reg[1]_11 ),
        .\mOutPtr_reg[1]_11 (\mOutPtr_reg[1]_12 ),
        .\mOutPtr_reg[1]_12 (\mOutPtr_reg[1]_13 ),
        .\mOutPtr_reg[1]_13 (\mOutPtr_reg[1]_14 ),
        .\mOutPtr_reg[1]_14 (\mOutPtr_reg[1]_15 ),
        .\mOutPtr_reg[1]_15 (\mOutPtr_reg[1]_16 ),
        .\mOutPtr_reg[1]_16 (\mOutPtr_reg[1]_17 ),
        .\mOutPtr_reg[1]_17 (\mOutPtr_reg[1]_18 ),
        .\mOutPtr_reg[1]_18 (\mOutPtr_reg[1]_19 ),
        .\mOutPtr_reg[1]_19 (\mOutPtr_reg[1]_20 ),
        .\mOutPtr_reg[1]_2 (\mOutPtr_reg[1]_3 ),
        .\mOutPtr_reg[1]_20 (\mOutPtr_reg[1]_21 ),
        .\mOutPtr_reg[1]_21 (\mOutPtr_reg[1]_22 ),
        .\mOutPtr_reg[1]_22 (\mOutPtr_reg[1]_23 ),
        .\mOutPtr_reg[1]_23 (\mOutPtr_reg[1]_24 ),
        .\mOutPtr_reg[1]_24 (\mOutPtr_reg[1]_25 ),
        .\mOutPtr_reg[1]_25 (\mOutPtr_reg[1]_26 ),
        .\mOutPtr_reg[1]_26 (\mOutPtr_reg[1]_27 ),
        .\mOutPtr_reg[1]_27 (\mOutPtr_reg[1]_28 ),
        .\mOutPtr_reg[1]_3 (\mOutPtr_reg[1]_4 ),
        .\mOutPtr_reg[1]_4 (\mOutPtr_reg[1]_5 ),
        .\mOutPtr_reg[1]_5 (\mOutPtr_reg[1]_6 ),
        .\mOutPtr_reg[1]_6 (\mOutPtr_reg[1]_7 ),
        .\mOutPtr_reg[1]_7 (\mOutPtr_reg[1]_8 ),
        .\mOutPtr_reg[1]_8 (\mOutPtr_reg[1]_9 ),
        .\mOutPtr_reg[1]_9 (\mOutPtr_reg[1]_10 ),
        .\tmp_127_reg_1301_reg[3] (\tmp_127_reg_1301_reg[3] ),
        .\tmp_127_reg_1301_reg[3]_0 (\tmp_127_reg_1301_reg[3]_0 ),
        .\tmp_127_reg_1301_reg[3]_1 (\tmp_127_reg_1301_reg[3]_1 ),
        .\tmp_127_reg_1301_reg[3]_2 (\tmp_127_reg_1301_reg[3]_2 ),
        .\tmp_127_reg_1301_reg[3]_3 (\tmp_127_reg_1301_reg[3]_3 ),
        .\tmp_127_reg_1301_reg[3]_4 (\tmp_127_reg_1301_reg[3]_4 ),
        .\tmp_127_reg_1301_reg[7] (\tmp_127_reg_1301_reg[7] ),
        .\tmp_127_reg_1301_reg[7]_0 (\tmp_127_reg_1301_reg[7]_0 ),
        .\tmp_127_reg_1301_reg[7]_1 (\tmp_127_reg_1301_reg[7]_1 ),
        .\tmp_127_reg_1301_reg[7]_2 (\tmp_127_reg_1301_reg[7]_2 ),
        .\tmp_128_reg_1316_reg[3] (\tmp_128_reg_1316_reg[3] ),
        .\tmp_128_reg_1316_reg[3]_0 (\tmp_128_reg_1316_reg[3]_0 ),
        .\tmp_128_reg_1316_reg[3]_1 (\tmp_128_reg_1316_reg[3]_1 ),
        .\tmp_128_reg_1316_reg[3]_2 (\tmp_128_reg_1316_reg[3]_2 ),
        .\tmp_128_reg_1316_reg[3]_3 (\tmp_128_reg_1316_reg[3]_3 ),
        .\tmp_128_reg_1316_reg[3]_4 (\tmp_128_reg_1316_reg[3]_4 ),
        .\tmp_128_reg_1316_reg[7] (\tmp_128_reg_1316_reg[7] ),
        .\tmp_128_reg_1316_reg[7]_0 (\tmp_128_reg_1316_reg[7]_0 ),
        .\tmp_128_reg_1316_reg[7]_1 (\tmp_128_reg_1316_reg[7]_1 ),
        .\tmp_128_reg_1316_reg[7]_2 (\tmp_128_reg_1316_reg[7]_2 ),
        .\tmp_129_reg_1331[7]_i_14 (\mOutPtr_reg_n_7_[1] ),
        .\tmp_129_reg_1331_reg[3] (\tmp_129_reg_1331_reg[3] ),
        .\tmp_129_reg_1331_reg[3]_0 (\tmp_129_reg_1331_reg[3]_0 ),
        .\tmp_129_reg_1331_reg[3]_1 (\tmp_129_reg_1331_reg[3]_1 ),
        .\tmp_129_reg_1331_reg[3]_2 (\tmp_129_reg_1331_reg[3]_2 ),
        .\tmp_129_reg_1331_reg[3]_3 (\tmp_129_reg_1331_reg[3]_3 ),
        .\tmp_129_reg_1331_reg[3]_4 (\tmp_129_reg_1331_reg[3]_4 ),
        .\tmp_129_reg_1331_reg[7] (\tmp_129_reg_1331_reg[7] ),
        .\tmp_129_reg_1331_reg[7]_0 (\tmp_129_reg_1331_reg[7]_0 ),
        .\tmp_129_reg_1331_reg[7]_1 (\tmp_129_reg_1331_reg[7]_1 ),
        .\tmp_129_reg_1331_reg[7]_2 (\tmp_129_reg_1331_reg[7]_2 ),
        .tmp_203_1_fu_634_p2(tmp_203_1_fu_634_p2),
        .\tmp_203_1_reg_1311_reg[0] (\tmp_203_1_reg_1311_reg[0] ),
        .tmp_203_2_fu_704_p2(tmp_203_2_fu_704_p2),
        .\tmp_203_2_reg_1326_reg[0] (\tmp_203_2_reg_1326_reg[0] ),
        .tmp_203_3_fu_774_p2(tmp_203_3_fu_774_p2),
        .\tmp_203_3_reg_1341_reg[0] (\tmp_203_3_reg_1341_reg[0] ),
        .\tmp_366_reg_1291_reg[0] (\tmp_366_reg_1291_reg[0] ),
        .\tmp_369_reg_1306[0]_i_8 (\tmp_369_reg_1306[0]_i_8 ),
        .\tmp_369_reg_1306[0]_i_8_0 (\tmp_369_reg_1306[0]_i_8_0 ),
        .\tmp_369_reg_1306_reg[0] (\tmp_369_reg_1306_reg[0] ),
        .\tmp_369_reg_1306_reg[0]_0 (\tmp_369_reg_1306_reg[0]_0 ),
        .\tmp_372_reg_1321[0]_i_8 (\tmp_372_reg_1321[0]_i_8 ),
        .\tmp_372_reg_1321[0]_i_8_0 (\tmp_372_reg_1321[0]_i_8_0 ),
        .\tmp_372_reg_1321_reg[0] (\tmp_372_reg_1321_reg[0] ),
        .\tmp_372_reg_1321_reg[0]_0 (\tmp_372_reg_1321_reg[0]_0 ),
        .\tmp_375_reg_1336[0]_i_8 (\tmp_375_reg_1336[0]_i_8 ),
        .\tmp_375_reg_1336[0]_i_8_0 (\tmp_375_reg_1336[0]_i_8_0 ),
        .\tmp_375_reg_1336_reg[0] (\tmp_375_reg_1336_reg[0] ),
        .\tmp_375_reg_1336_reg[0]_0 (\tmp_375_reg_1336_reg[0]_0 ),
        .tmp_86_reg_1247_reg(tmp_86_reg_1247_reg),
        .tmp_86_reg_1247_reg_0(tmp_86_reg_1247_reg_0),
        .tmp_86_reg_1247_reg_1(tmp_86_reg_1247_reg_1),
        .tmp_86_reg_1247_reg_2(tmp_86_reg_1247_reg_2),
        .tmp_86_reg_1247_reg_3(tmp_86_reg_1247_reg_3),
        .tmp_86_reg_1247_reg_rep(tmp_86_reg_1247_reg_rep),
        .tmp_86_reg_1247_reg_rep_0(tmp_86_reg_1247_reg_rep_0),
        .tmp_86_reg_1247_reg_rep_1(tmp_86_reg_1247_reg_rep_1),
        .tmp_86_reg_1247_reg_rep_2(tmp_86_reg_1247_reg_rep_2),
        .tmp_86_reg_1247_reg_rep_3(tmp_86_reg_1247_reg_rep_3),
        .tmp_86_reg_1247_reg_rep_4(tmp_86_reg_1247_reg_rep_4),
        .tmp_86_reg_1247_reg_rep_5(tmp_86_reg_1247_reg_rep_5),
        .tmp_86_reg_1247_reg_rep__0(tmp_86_reg_1247_reg_rep__0),
        .tmp_86_reg_1247_reg_rep__0_0(tmp_86_reg_1247_reg_rep__0_0),
        .tmp_86_reg_1247_reg_rep__0_1(tmp_86_reg_1247_reg_rep__0_1),
        .tmp_86_reg_1247_reg_rep__0_2(tmp_86_reg_1247_reg_rep__0_2),
        .tmp_86_reg_1247_reg_rep__1(tmp_86_reg_1247_reg_rep__1),
        .tmp_86_reg_1247_reg_rep__1_0(tmp_86_reg_1247_reg_rep__1_0),
        .tmp_86_reg_1247_reg_rep__1_1(tmp_86_reg_1247_reg_rep__1_1),
        .tmp_86_reg_1247_reg_rep__1_2(tmp_86_reg_1247_reg_rep__1_2),
        .tmp_86_reg_1247_reg_rep__1_3(tmp_86_reg_1247_reg_rep__1_3),
        .tmp_97_fu_564_p2(tmp_97_fu_564_p2),
        .\tmp_97_reg_1296_reg[0] (\tmp_97_reg_1296_reg[0] ),
        .\tmp_97_reg_1296_reg[0]_i_3_0 (\mOutPtr_reg[0]_0 ),
        .\tmp_s_reg_1286_reg[3] (\tmp_s_reg_1286_reg[3] ),
        .\tmp_s_reg_1286_reg[3]_0 (\tmp_s_reg_1286_reg[3]_0 ),
        .\tmp_s_reg_1286_reg[3]_1 (\tmp_s_reg_1286_reg[3]_1 ),
        .\tmp_s_reg_1286_reg[3]_2 (\tmp_s_reg_1286_reg[3]_2 ),
        .\tmp_s_reg_1286_reg[3]_3 (\tmp_s_reg_1286_reg[3]_3 ),
        .\tmp_s_reg_1286_reg[7] (\tmp_s_reg_1286_reg[7] ),
        .\tmp_s_reg_1286_reg[7]_0 (\tmp_s_reg_1286_reg[7]_0 ),
        .\tmp_s_reg_1286_reg[7]_1 (\tmp_s_reg_1286_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__11
       (.I0(cnv_36_V_V_empty_n),
        .I1(\mOutPtr_reg[1]_29 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__11_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_7),
        .Q(cnv_36_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__11
       (.I0(\mOutPtr_reg[1]_29 ),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(cnv_36_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__11_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_7),
        .Q(cnv_36_V_V_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__11 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_29 ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg
   (D,
    \out_V_V_1_payload_A_reg[0] ,
    \out_V_V_1_payload_A_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \out_V_V_1_payload_A_reg[0] ;
  input \out_V_V_1_payload_A_reg[0]_0 ;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \out_V_V_1_payload_A_reg[0] ;
  wire \out_V_V_1_payload_A_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \out_V_V_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\out_V_V_1_payload_A_reg[0] ),
        .I3(\out_V_V_1_payload_A_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \out_V_V_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\out_V_V_1_payload_A_reg[0] ),
        .I3(\out_V_V_1_payload_A_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \out_V_V_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\out_V_V_1_payload_A_reg[0] ),
        .I3(\out_V_V_1_payload_A_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \out_V_V_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\out_V_V_1_payload_A_reg[0] ),
        .I3(\out_V_V_1_payload_A_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \out_V_V_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\out_V_V_1_payload_A_reg[0] ),
        .I3(\out_V_V_1_payload_A_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \out_V_V_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\out_V_V_1_payload_A_reg[0] ),
        .I3(\out_V_V_1_payload_A_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \out_V_V_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\out_V_V_1_payload_A_reg[0] ),
        .I3(\out_V_V_1_payload_A_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \out_V_V_1_payload_A[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\out_V_V_1_payload_A_reg[0] ),
        .I3(\out_V_V_1_payload_A_reg[0]_0 ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_30
   (tmp_106_fu_488_p2,
    tmp_98_reg_1171_reg_rep,
    tmp_98_reg_1171_reg_rep_0,
    tmp_98_reg_1171_reg_rep_1,
    tmp_227_1_fu_558_p2,
    D,
    tmp_98_reg_1171_reg_rep__0,
    tmp_98_reg_1171_reg_rep__0_0,
    tmp_227_2_fu_628_p2,
    tmp_98_reg_1171_reg_rep__1,
    tmp_98_reg_1171_reg_rep__1_0,
    tmp_98_reg_1171_reg_rep__1_1,
    tmp_227_3_fu_698_p2,
    tmp_98_reg_1171_reg,
    tmp_98_reg_1171_reg_0,
    tmp_98_reg_1171_reg_1,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[1][2]_0 ,
    \mOutPtr_reg[1] ,
    tmp_98_reg_1171_reg_rep_2,
    tmp_98_reg_1171_reg_rep_3,
    tmp_98_reg_1171_reg_rep_4,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    \mOutPtr_reg[1]_2 ,
    \mOutPtr_reg[1]_3 ,
    \SRL_SIG_reg[1][4]_0 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \mOutPtr_reg[1]_4 ,
    \mOutPtr_reg[1]_5 ,
    \mOutPtr_reg[1]_6 ,
    \mOutPtr_reg[1]_7 ,
    \mOutPtr_reg[1]_8 ,
    \mOutPtr_reg[1]_9 ,
    \mOutPtr_reg[1]_10 ,
    \mOutPtr_reg[1]_11 ,
    \mOutPtr_reg[1]_12 ,
    \mOutPtr_reg[1]_13 ,
    \mOutPtr_reg[1]_14 ,
    \mOutPtr_reg[1]_15 ,
    \mOutPtr_reg[1]_16 ,
    \mOutPtr_reg[1]_17 ,
    \mOutPtr_reg[1]_18 ,
    \mOutPtr_reg[1]_19 ,
    \mOutPtr_reg[1]_20 ,
    \mOutPtr_reg[1]_21 ,
    \mOutPtr_reg[1]_22 ,
    \mOutPtr_reg[1]_23 ,
    \mOutPtr_reg[1]_24 ,
    \mOutPtr_reg[1]_25 ,
    \mOutPtr_reg[1]_26 ,
    \mOutPtr_reg[1]_27 ,
    CO,
    tmp_98_reg_1171_reg_rep_5,
    tmp_98_reg_1171_reg_rep__0_1,
    tmp_98_reg_1171_reg_rep__0_2,
    tmp_98_reg_1171_reg_rep__1_2,
    tmp_98_reg_1171_reg_rep__1_3,
    tmp_98_reg_1171_reg_2,
    tmp_98_reg_1171_reg_3,
    \SRL_SIG_reg[1][0]_0 ,
    \tmp_106_reg_1220_reg[0] ,
    \tmp_227_1_reg_1235_reg[0] ,
    \tmp_227_2_reg_1250_reg[0] ,
    \tmp_227_3_reg_1265_reg[0] ,
    DOADO,
    \tmp_118_reg_1255[7]_i_14 ,
    \tmp_353_reg_1215_reg[0]_i_5_0 ,
    out_V_V_din,
    \tmp_101_reg_1210_reg[3] ,
    O,
    \tmp_101_reg_1210_reg[3]_0 ,
    \tmp_101_reg_1210_reg[7] ,
    \tmp_101_reg_1210_reg[7]_0 ,
    \tmp_101_reg_1210_reg[7]_1 ,
    \tmp_108_reg_1225_reg[3] ,
    \tmp_108_reg_1225_reg[3]_0 ,
    \tmp_108_reg_1225_reg[7] ,
    \tmp_108_reg_1225_reg[3]_1 ,
    \tmp_108_reg_1225_reg[7]_0 ,
    \tmp_108_reg_1225_reg[7]_1 ,
    \tmp_108_reg_1225_reg[7]_2 ,
    \tmp_113_reg_1240_reg[3] ,
    \tmp_113_reg_1240_reg[3]_0 ,
    \tmp_113_reg_1240_reg[7] ,
    \tmp_113_reg_1240_reg[3]_1 ,
    \tmp_113_reg_1240_reg[7]_0 ,
    \tmp_113_reg_1240_reg[7]_1 ,
    \tmp_113_reg_1240_reg[7]_2 ,
    \tmp_118_reg_1255_reg[3] ,
    \tmp_118_reg_1255_reg[3]_0 ,
    \tmp_118_reg_1255_reg[7] ,
    \tmp_118_reg_1255_reg[3]_1 ,
    \tmp_118_reg_1255_reg[7]_0 ,
    \tmp_118_reg_1255_reg[7]_1 ,
    \tmp_118_reg_1255_reg[7]_2 ,
    \tmp_353_reg_1215_reg[0] ,
    DI,
    S,
    \tmp_101_reg_1210_reg[3]_1 ,
    \tmp_101_reg_1210_reg[3]_2 ,
    \tmp_101_reg_1210_reg[3]_3 ,
    \tmp_356_reg_1230_reg[0] ,
    \tmp_356_reg_1230_reg[0]_0 ,
    \tmp_356_reg_1230[0]_i_8 ,
    \tmp_356_reg_1230[0]_i_8_0 ,
    \tmp_108_reg_1225_reg[3]_2 ,
    \tmp_108_reg_1225_reg[3]_3 ,
    \tmp_108_reg_1225_reg[3]_4 ,
    \tmp_359_reg_1245_reg[0] ,
    \tmp_359_reg_1245_reg[0]_0 ,
    \tmp_359_reg_1245[0]_i_8 ,
    \tmp_359_reg_1245[0]_i_8_0 ,
    \tmp_113_reg_1240_reg[3]_2 ,
    \tmp_113_reg_1240_reg[3]_3 ,
    \tmp_113_reg_1240_reg[3]_4 ,
    \tmp_362_reg_1260_reg[0] ,
    \tmp_362_reg_1260_reg[0]_0 ,
    \tmp_362_reg_1260[0]_i_8 ,
    \tmp_362_reg_1260[0]_i_8_0 ,
    \tmp_118_reg_1255_reg[3]_2 ,
    \tmp_118_reg_1255_reg[3]_3 ,
    \tmp_118_reg_1255_reg[3]_4 ,
    E,
    ap_clk);
  output tmp_106_fu_488_p2;
  output [7:0]tmp_98_reg_1171_reg_rep;
  output [0:0]tmp_98_reg_1171_reg_rep_0;
  output [3:0]tmp_98_reg_1171_reg_rep_1;
  output tmp_227_1_fu_558_p2;
  output [7:0]D;
  output [0:0]tmp_98_reg_1171_reg_rep__0;
  output [3:0]tmp_98_reg_1171_reg_rep__0_0;
  output tmp_227_2_fu_628_p2;
  output [7:0]tmp_98_reg_1171_reg_rep__1;
  output [0:0]tmp_98_reg_1171_reg_rep__1_0;
  output [3:0]tmp_98_reg_1171_reg_rep__1_1;
  output tmp_227_3_fu_698_p2;
  output [7:0]tmp_98_reg_1171_reg;
  output [0:0]tmp_98_reg_1171_reg_0;
  output [3:0]tmp_98_reg_1171_reg_1;
  output \SRL_SIG_reg[1][3]_0 ;
  output \SRL_SIG_reg[1][1]_0 ;
  output \SRL_SIG_reg[1][2]_0 ;
  output \mOutPtr_reg[1] ;
  output tmp_98_reg_1171_reg_rep_2;
  output tmp_98_reg_1171_reg_rep_3;
  output tmp_98_reg_1171_reg_rep_4;
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[1]_1 ;
  output \mOutPtr_reg[1]_2 ;
  output \mOutPtr_reg[1]_3 ;
  output \SRL_SIG_reg[1][4]_0 ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[1][6]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output \mOutPtr_reg[1]_4 ;
  output \mOutPtr_reg[1]_5 ;
  output \mOutPtr_reg[1]_6 ;
  output \mOutPtr_reg[1]_7 ;
  output \mOutPtr_reg[1]_8 ;
  output \mOutPtr_reg[1]_9 ;
  output \mOutPtr_reg[1]_10 ;
  output \mOutPtr_reg[1]_11 ;
  output \mOutPtr_reg[1]_12 ;
  output \mOutPtr_reg[1]_13 ;
  output \mOutPtr_reg[1]_14 ;
  output \mOutPtr_reg[1]_15 ;
  output \mOutPtr_reg[1]_16 ;
  output \mOutPtr_reg[1]_17 ;
  output \mOutPtr_reg[1]_18 ;
  output \mOutPtr_reg[1]_19 ;
  output \mOutPtr_reg[1]_20 ;
  output \mOutPtr_reg[1]_21 ;
  output \mOutPtr_reg[1]_22 ;
  output \mOutPtr_reg[1]_23 ;
  output \mOutPtr_reg[1]_24 ;
  output \mOutPtr_reg[1]_25 ;
  output \mOutPtr_reg[1]_26 ;
  output \mOutPtr_reg[1]_27 ;
  output [0:0]CO;
  output [0:0]tmp_98_reg_1171_reg_rep_5;
  output [0:0]tmp_98_reg_1171_reg_rep__0_1;
  output [0:0]tmp_98_reg_1171_reg_rep__0_2;
  output [0:0]tmp_98_reg_1171_reg_rep__1_2;
  output [0:0]tmp_98_reg_1171_reg_rep__1_3;
  output [0:0]tmp_98_reg_1171_reg_2;
  output [0:0]tmp_98_reg_1171_reg_3;
  output \SRL_SIG_reg[1][0]_0 ;
  input [1:0]\tmp_106_reg_1220_reg[0] ;
  input [1:0]\tmp_227_1_reg_1235_reg[0] ;
  input [1:0]\tmp_227_2_reg_1250_reg[0] ;
  input [1:0]\tmp_227_3_reg_1265_reg[0] ;
  input [6:0]DOADO;
  input \tmp_118_reg_1255[7]_i_14 ;
  input \tmp_353_reg_1215_reg[0]_i_5_0 ;
  input [7:0]out_V_V_din;
  input [1:0]\tmp_101_reg_1210_reg[3] ;
  input [3:0]O;
  input [1:0]\tmp_101_reg_1210_reg[3]_0 ;
  input [0:0]\tmp_101_reg_1210_reg[7] ;
  input [1:0]\tmp_101_reg_1210_reg[7]_0 ;
  input [0:0]\tmp_101_reg_1210_reg[7]_1 ;
  input [6:0]\tmp_108_reg_1225_reg[3] ;
  input [1:0]\tmp_108_reg_1225_reg[3]_0 ;
  input [3:0]\tmp_108_reg_1225_reg[7] ;
  input [1:0]\tmp_108_reg_1225_reg[3]_1 ;
  input [0:0]\tmp_108_reg_1225_reg[7]_0 ;
  input [1:0]\tmp_108_reg_1225_reg[7]_1 ;
  input [0:0]\tmp_108_reg_1225_reg[7]_2 ;
  input [6:0]\tmp_113_reg_1240_reg[3] ;
  input [1:0]\tmp_113_reg_1240_reg[3]_0 ;
  input [3:0]\tmp_113_reg_1240_reg[7] ;
  input [1:0]\tmp_113_reg_1240_reg[3]_1 ;
  input [0:0]\tmp_113_reg_1240_reg[7]_0 ;
  input [1:0]\tmp_113_reg_1240_reg[7]_1 ;
  input [0:0]\tmp_113_reg_1240_reg[7]_2 ;
  input [6:0]\tmp_118_reg_1255_reg[3] ;
  input [1:0]\tmp_118_reg_1255_reg[3]_0 ;
  input [3:0]\tmp_118_reg_1255_reg[7] ;
  input [1:0]\tmp_118_reg_1255_reg[3]_1 ;
  input [0:0]\tmp_118_reg_1255_reg[7]_0 ;
  input [1:0]\tmp_118_reg_1255_reg[7]_1 ;
  input [0:0]\tmp_118_reg_1255_reg[7]_2 ;
  input [0:0]\tmp_353_reg_1215_reg[0] ;
  input [1:0]DI;
  input [0:0]S;
  input [0:0]\tmp_101_reg_1210_reg[3]_1 ;
  input [1:0]\tmp_101_reg_1210_reg[3]_2 ;
  input [0:0]\tmp_101_reg_1210_reg[3]_3 ;
  input [1:0]\tmp_356_reg_1230_reg[0] ;
  input [0:0]\tmp_356_reg_1230_reg[0]_0 ;
  input [1:0]\tmp_356_reg_1230[0]_i_8 ;
  input [0:0]\tmp_356_reg_1230[0]_i_8_0 ;
  input [0:0]\tmp_108_reg_1225_reg[3]_2 ;
  input [1:0]\tmp_108_reg_1225_reg[3]_3 ;
  input [0:0]\tmp_108_reg_1225_reg[3]_4 ;
  input [1:0]\tmp_359_reg_1245_reg[0] ;
  input [0:0]\tmp_359_reg_1245_reg[0]_0 ;
  input [1:0]\tmp_359_reg_1245[0]_i_8 ;
  input [0:0]\tmp_359_reg_1245[0]_i_8_0 ;
  input [0:0]\tmp_113_reg_1240_reg[3]_2 ;
  input [1:0]\tmp_113_reg_1240_reg[3]_3 ;
  input [0:0]\tmp_113_reg_1240_reg[3]_4 ;
  input [1:0]\tmp_362_reg_1260_reg[0] ;
  input [0:0]\tmp_362_reg_1260_reg[0]_0 ;
  input [1:0]\tmp_362_reg_1260[0]_i_8 ;
  input [0:0]\tmp_362_reg_1260[0]_i_8_0 ;
  input [0:0]\tmp_118_reg_1255_reg[3]_2 ;
  input [1:0]\tmp_118_reg_1255_reg[3]_3 ;
  input [0:0]\tmp_118_reg_1255_reg[3]_4 ;
  input [0:0]E;
  input ap_clk;

  wire [0:0]CO;
  wire [2:0]\Conv1DMac_new_1_U0/tmp_357_fu_530_p1 ;
  wire [2:0]\Conv1DMac_new_1_U0/tmp_360_fu_600_p1 ;
  wire [2:0]\Conv1DMac_new_1_U0/tmp_363_fu_670_p1 ;
  wire [7:0]D;
  wire [1:0]DI;
  wire [6:0]DOADO;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]S;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire \SRL_SIG_reg[1][2]_0 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][4]_0 ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg[1]_10 ;
  wire \mOutPtr_reg[1]_11 ;
  wire \mOutPtr_reg[1]_12 ;
  wire \mOutPtr_reg[1]_13 ;
  wire \mOutPtr_reg[1]_14 ;
  wire \mOutPtr_reg[1]_15 ;
  wire \mOutPtr_reg[1]_16 ;
  wire \mOutPtr_reg[1]_17 ;
  wire \mOutPtr_reg[1]_18 ;
  wire \mOutPtr_reg[1]_19 ;
  wire \mOutPtr_reg[1]_2 ;
  wire \mOutPtr_reg[1]_20 ;
  wire \mOutPtr_reg[1]_21 ;
  wire \mOutPtr_reg[1]_22 ;
  wire \mOutPtr_reg[1]_23 ;
  wire \mOutPtr_reg[1]_24 ;
  wire \mOutPtr_reg[1]_25 ;
  wire \mOutPtr_reg[1]_26 ;
  wire \mOutPtr_reg[1]_27 ;
  wire \mOutPtr_reg[1]_3 ;
  wire \mOutPtr_reg[1]_4 ;
  wire \mOutPtr_reg[1]_5 ;
  wire \mOutPtr_reg[1]_6 ;
  wire \mOutPtr_reg[1]_7 ;
  wire \mOutPtr_reg[1]_8 ;
  wire \mOutPtr_reg[1]_9 ;
  wire [7:0]out_V_V_din;
  wire \tmp_101_reg_1210[3]_i_11_n_7 ;
  wire \tmp_101_reg_1210[3]_i_2_n_7 ;
  wire \tmp_101_reg_1210[3]_i_3_n_7 ;
  wire \tmp_101_reg_1210[3]_i_6_n_7 ;
  wire \tmp_101_reg_1210[3]_i_7_n_7 ;
  wire \tmp_101_reg_1210[3]_i_9_n_7 ;
  wire \tmp_101_reg_1210[7]_i_15_n_7 ;
  wire \tmp_101_reg_1210[7]_i_17_n_7 ;
  wire \tmp_101_reg_1210[7]_i_2_n_7 ;
  wire \tmp_101_reg_1210[7]_i_3_n_7 ;
  wire \tmp_101_reg_1210[7]_i_4_n_7 ;
  wire \tmp_101_reg_1210[7]_i_5_n_7 ;
  wire \tmp_101_reg_1210[7]_i_6_n_7 ;
  wire \tmp_101_reg_1210[7]_i_7_n_7 ;
  wire \tmp_101_reg_1210[7]_i_8_n_7 ;
  wire [1:0]\tmp_101_reg_1210_reg[3] ;
  wire [1:0]\tmp_101_reg_1210_reg[3]_0 ;
  wire [0:0]\tmp_101_reg_1210_reg[3]_1 ;
  wire [1:0]\tmp_101_reg_1210_reg[3]_2 ;
  wire [0:0]\tmp_101_reg_1210_reg[3]_3 ;
  wire \tmp_101_reg_1210_reg[3]_i_1_n_10 ;
  wire \tmp_101_reg_1210_reg[3]_i_1_n_7 ;
  wire \tmp_101_reg_1210_reg[3]_i_1_n_8 ;
  wire \tmp_101_reg_1210_reg[3]_i_1_n_9 ;
  wire [0:0]\tmp_101_reg_1210_reg[7] ;
  wire [1:0]\tmp_101_reg_1210_reg[7]_0 ;
  wire [0:0]\tmp_101_reg_1210_reg[7]_1 ;
  wire \tmp_101_reg_1210_reg[7]_i_1_n_10 ;
  wire \tmp_101_reg_1210_reg[7]_i_1_n_8 ;
  wire \tmp_101_reg_1210_reg[7]_i_1_n_9 ;
  wire tmp_106_fu_488_p2;
  wire \tmp_106_reg_1220[0]_i_2_n_7 ;
  wire [1:0]\tmp_106_reg_1220_reg[0] ;
  wire \tmp_108_reg_1225[3]_i_10_n_7 ;
  wire \tmp_108_reg_1225[3]_i_15_n_7 ;
  wire \tmp_108_reg_1225[3]_i_16_n_7 ;
  wire \tmp_108_reg_1225[3]_i_17_n_7 ;
  wire \tmp_108_reg_1225[3]_i_19_n_7 ;
  wire \tmp_108_reg_1225[3]_i_20_n_7 ;
  wire \tmp_108_reg_1225[3]_i_2_n_7 ;
  wire \tmp_108_reg_1225[3]_i_3_n_7 ;
  wire \tmp_108_reg_1225[3]_i_6_n_7 ;
  wire \tmp_108_reg_1225[3]_i_7_n_7 ;
  wire \tmp_108_reg_1225[3]_i_9_n_7 ;
  wire \tmp_108_reg_1225[7]_i_12_n_7 ;
  wire \tmp_108_reg_1225[7]_i_13_n_7 ;
  wire \tmp_108_reg_1225[7]_i_2_n_7 ;
  wire \tmp_108_reg_1225[7]_i_3_n_7 ;
  wire \tmp_108_reg_1225[7]_i_4_n_7 ;
  wire \tmp_108_reg_1225[7]_i_5_n_7 ;
  wire \tmp_108_reg_1225[7]_i_6_n_7 ;
  wire \tmp_108_reg_1225[7]_i_7_n_7 ;
  wire \tmp_108_reg_1225[7]_i_8_n_7 ;
  wire [6:0]\tmp_108_reg_1225_reg[3] ;
  wire [1:0]\tmp_108_reg_1225_reg[3]_0 ;
  wire [1:0]\tmp_108_reg_1225_reg[3]_1 ;
  wire [0:0]\tmp_108_reg_1225_reg[3]_2 ;
  wire [1:0]\tmp_108_reg_1225_reg[3]_3 ;
  wire [0:0]\tmp_108_reg_1225_reg[3]_4 ;
  wire \tmp_108_reg_1225_reg[3]_i_11_n_10 ;
  wire \tmp_108_reg_1225_reg[3]_i_11_n_8 ;
  wire \tmp_108_reg_1225_reg[3]_i_11_n_9 ;
  wire \tmp_108_reg_1225_reg[3]_i_1_n_10 ;
  wire \tmp_108_reg_1225_reg[3]_i_1_n_7 ;
  wire \tmp_108_reg_1225_reg[3]_i_1_n_8 ;
  wire \tmp_108_reg_1225_reg[3]_i_1_n_9 ;
  wire [3:0]\tmp_108_reg_1225_reg[7] ;
  wire [0:0]\tmp_108_reg_1225_reg[7]_0 ;
  wire [1:0]\tmp_108_reg_1225_reg[7]_1 ;
  wire [0:0]\tmp_108_reg_1225_reg[7]_2 ;
  wire \tmp_108_reg_1225_reg[7]_i_1_n_10 ;
  wire \tmp_108_reg_1225_reg[7]_i_1_n_8 ;
  wire \tmp_108_reg_1225_reg[7]_i_1_n_9 ;
  wire \tmp_113_reg_1240[3]_i_10_n_7 ;
  wire \tmp_113_reg_1240[3]_i_15_n_7 ;
  wire \tmp_113_reg_1240[3]_i_16_n_7 ;
  wire \tmp_113_reg_1240[3]_i_17_n_7 ;
  wire \tmp_113_reg_1240[3]_i_19_n_7 ;
  wire \tmp_113_reg_1240[3]_i_20_n_7 ;
  wire \tmp_113_reg_1240[3]_i_2_n_7 ;
  wire \tmp_113_reg_1240[3]_i_3_n_7 ;
  wire \tmp_113_reg_1240[3]_i_6_n_7 ;
  wire \tmp_113_reg_1240[3]_i_7_n_7 ;
  wire \tmp_113_reg_1240[3]_i_9_n_7 ;
  wire \tmp_113_reg_1240[7]_i_12_n_7 ;
  wire \tmp_113_reg_1240[7]_i_13_n_7 ;
  wire \tmp_113_reg_1240[7]_i_2_n_7 ;
  wire \tmp_113_reg_1240[7]_i_3_n_7 ;
  wire \tmp_113_reg_1240[7]_i_4_n_7 ;
  wire \tmp_113_reg_1240[7]_i_5_n_7 ;
  wire \tmp_113_reg_1240[7]_i_6_n_7 ;
  wire \tmp_113_reg_1240[7]_i_7_n_7 ;
  wire \tmp_113_reg_1240[7]_i_8_n_7 ;
  wire [6:0]\tmp_113_reg_1240_reg[3] ;
  wire [1:0]\tmp_113_reg_1240_reg[3]_0 ;
  wire [1:0]\tmp_113_reg_1240_reg[3]_1 ;
  wire [0:0]\tmp_113_reg_1240_reg[3]_2 ;
  wire [1:0]\tmp_113_reg_1240_reg[3]_3 ;
  wire [0:0]\tmp_113_reg_1240_reg[3]_4 ;
  wire \tmp_113_reg_1240_reg[3]_i_11_n_10 ;
  wire \tmp_113_reg_1240_reg[3]_i_11_n_8 ;
  wire \tmp_113_reg_1240_reg[3]_i_11_n_9 ;
  wire \tmp_113_reg_1240_reg[3]_i_1_n_10 ;
  wire \tmp_113_reg_1240_reg[3]_i_1_n_7 ;
  wire \tmp_113_reg_1240_reg[3]_i_1_n_8 ;
  wire \tmp_113_reg_1240_reg[3]_i_1_n_9 ;
  wire [3:0]\tmp_113_reg_1240_reg[7] ;
  wire [0:0]\tmp_113_reg_1240_reg[7]_0 ;
  wire [1:0]\tmp_113_reg_1240_reg[7]_1 ;
  wire [0:0]\tmp_113_reg_1240_reg[7]_2 ;
  wire \tmp_113_reg_1240_reg[7]_i_1_n_10 ;
  wire \tmp_113_reg_1240_reg[7]_i_1_n_8 ;
  wire \tmp_113_reg_1240_reg[7]_i_1_n_9 ;
  wire \tmp_118_reg_1255[3]_i_10_n_7 ;
  wire \tmp_118_reg_1255[3]_i_15_n_7 ;
  wire \tmp_118_reg_1255[3]_i_16_n_7 ;
  wire \tmp_118_reg_1255[3]_i_17_n_7 ;
  wire \tmp_118_reg_1255[3]_i_19_n_7 ;
  wire \tmp_118_reg_1255[3]_i_20_n_7 ;
  wire \tmp_118_reg_1255[3]_i_2_n_7 ;
  wire \tmp_118_reg_1255[3]_i_3_n_7 ;
  wire \tmp_118_reg_1255[3]_i_6_n_7 ;
  wire \tmp_118_reg_1255[3]_i_7_n_7 ;
  wire \tmp_118_reg_1255[3]_i_9_n_7 ;
  wire \tmp_118_reg_1255[7]_i_12_n_7 ;
  wire \tmp_118_reg_1255[7]_i_13_n_7 ;
  wire \tmp_118_reg_1255[7]_i_14 ;
  wire \tmp_118_reg_1255[7]_i_2_n_7 ;
  wire \tmp_118_reg_1255[7]_i_3_n_7 ;
  wire \tmp_118_reg_1255[7]_i_4_n_7 ;
  wire \tmp_118_reg_1255[7]_i_5_n_7 ;
  wire \tmp_118_reg_1255[7]_i_6_n_7 ;
  wire \tmp_118_reg_1255[7]_i_7_n_7 ;
  wire \tmp_118_reg_1255[7]_i_8_n_7 ;
  wire [6:0]\tmp_118_reg_1255_reg[3] ;
  wire [1:0]\tmp_118_reg_1255_reg[3]_0 ;
  wire [1:0]\tmp_118_reg_1255_reg[3]_1 ;
  wire [0:0]\tmp_118_reg_1255_reg[3]_2 ;
  wire [1:0]\tmp_118_reg_1255_reg[3]_3 ;
  wire [0:0]\tmp_118_reg_1255_reg[3]_4 ;
  wire \tmp_118_reg_1255_reg[3]_i_11_n_10 ;
  wire \tmp_118_reg_1255_reg[3]_i_11_n_8 ;
  wire \tmp_118_reg_1255_reg[3]_i_11_n_9 ;
  wire \tmp_118_reg_1255_reg[3]_i_1_n_10 ;
  wire \tmp_118_reg_1255_reg[3]_i_1_n_7 ;
  wire \tmp_118_reg_1255_reg[3]_i_1_n_8 ;
  wire \tmp_118_reg_1255_reg[3]_i_1_n_9 ;
  wire [3:0]\tmp_118_reg_1255_reg[7] ;
  wire [0:0]\tmp_118_reg_1255_reg[7]_0 ;
  wire [1:0]\tmp_118_reg_1255_reg[7]_1 ;
  wire [0:0]\tmp_118_reg_1255_reg[7]_2 ;
  wire \tmp_118_reg_1255_reg[7]_i_1_n_10 ;
  wire \tmp_118_reg_1255_reg[7]_i_1_n_8 ;
  wire \tmp_118_reg_1255_reg[7]_i_1_n_9 ;
  wire tmp_227_1_fu_558_p2;
  wire \tmp_227_1_reg_1235[0]_i_2_n_7 ;
  wire [1:0]\tmp_227_1_reg_1235_reg[0] ;
  wire tmp_227_2_fu_628_p2;
  wire \tmp_227_2_reg_1250[0]_i_2_n_7 ;
  wire [1:0]\tmp_227_2_reg_1250_reg[0] ;
  wire tmp_227_3_fu_698_p2;
  wire \tmp_227_3_reg_1265[0]_i_2_n_7 ;
  wire [1:0]\tmp_227_3_reg_1265_reg[0] ;
  wire \tmp_353_reg_1215[0]_i_19_n_7 ;
  wire \tmp_353_reg_1215[0]_i_21_n_7 ;
  wire \tmp_353_reg_1215[0]_i_22_n_7 ;
  wire \tmp_353_reg_1215[0]_i_23_n_7 ;
  wire \tmp_353_reg_1215[0]_i_24_n_7 ;
  wire \tmp_353_reg_1215[0]_i_25_n_7 ;
  wire \tmp_353_reg_1215[0]_i_29_n_7 ;
  wire \tmp_353_reg_1215[0]_i_30_n_7 ;
  wire \tmp_353_reg_1215[0]_i_31_n_7 ;
  wire \tmp_353_reg_1215[0]_i_33_n_7 ;
  wire \tmp_353_reg_1215[0]_i_38_n_7 ;
  wire \tmp_353_reg_1215[0]_i_39_n_7 ;
  wire [0:0]\tmp_353_reg_1215_reg[0] ;
  wire \tmp_353_reg_1215_reg[0]_i_10_n_10 ;
  wire \tmp_353_reg_1215_reg[0]_i_10_n_8 ;
  wire \tmp_353_reg_1215_reg[0]_i_10_n_9 ;
  wire \tmp_353_reg_1215_reg[0]_i_5_0 ;
  wire \tmp_353_reg_1215_reg[0]_i_5_n_10 ;
  wire \tmp_353_reg_1215_reg[0]_i_5_n_12 ;
  wire \tmp_353_reg_1215_reg[0]_i_5_n_13 ;
  wire \tmp_353_reg_1215_reg[0]_i_5_n_14 ;
  wire \tmp_353_reg_1215_reg[0]_i_5_n_8 ;
  wire \tmp_353_reg_1215_reg[0]_i_5_n_9 ;
  wire \tmp_356_reg_1230[0]_i_19_n_7 ;
  wire \tmp_356_reg_1230[0]_i_20_n_7 ;
  wire \tmp_356_reg_1230[0]_i_21_n_7 ;
  wire \tmp_356_reg_1230[0]_i_23_n_7 ;
  wire \tmp_356_reg_1230[0]_i_28_n_7 ;
  wire [1:0]\tmp_356_reg_1230[0]_i_8 ;
  wire [0:0]\tmp_356_reg_1230[0]_i_8_0 ;
  wire [1:0]\tmp_356_reg_1230_reg[0] ;
  wire [0:0]\tmp_356_reg_1230_reg[0]_0 ;
  wire \tmp_356_reg_1230_reg[0]_i_4_n_10 ;
  wire \tmp_356_reg_1230_reg[0]_i_4_n_8 ;
  wire \tmp_356_reg_1230_reg[0]_i_4_n_9 ;
  wire \tmp_359_reg_1245[0]_i_19_n_7 ;
  wire \tmp_359_reg_1245[0]_i_20_n_7 ;
  wire \tmp_359_reg_1245[0]_i_21_n_7 ;
  wire \tmp_359_reg_1245[0]_i_23_n_7 ;
  wire \tmp_359_reg_1245[0]_i_28_n_7 ;
  wire [1:0]\tmp_359_reg_1245[0]_i_8 ;
  wire [0:0]\tmp_359_reg_1245[0]_i_8_0 ;
  wire [1:0]\tmp_359_reg_1245_reg[0] ;
  wire [0:0]\tmp_359_reg_1245_reg[0]_0 ;
  wire \tmp_359_reg_1245_reg[0]_i_4_n_10 ;
  wire \tmp_359_reg_1245_reg[0]_i_4_n_8 ;
  wire \tmp_359_reg_1245_reg[0]_i_4_n_9 ;
  wire \tmp_362_reg_1260[0]_i_19_n_7 ;
  wire \tmp_362_reg_1260[0]_i_20_n_7 ;
  wire \tmp_362_reg_1260[0]_i_21_n_7 ;
  wire \tmp_362_reg_1260[0]_i_23_n_7 ;
  wire \tmp_362_reg_1260[0]_i_28_n_7 ;
  wire [1:0]\tmp_362_reg_1260[0]_i_8 ;
  wire [0:0]\tmp_362_reg_1260[0]_i_8_0 ;
  wire [1:0]\tmp_362_reg_1260_reg[0] ;
  wire [0:0]\tmp_362_reg_1260_reg[0]_0 ;
  wire \tmp_362_reg_1260_reg[0]_i_4_n_10 ;
  wire \tmp_362_reg_1260_reg[0]_i_4_n_8 ;
  wire \tmp_362_reg_1260_reg[0]_i_4_n_9 ;
  wire [7:0]tmp_98_reg_1171_reg;
  wire [0:0]tmp_98_reg_1171_reg_0;
  wire [3:0]tmp_98_reg_1171_reg_1;
  wire [0:0]tmp_98_reg_1171_reg_2;
  wire [0:0]tmp_98_reg_1171_reg_3;
  wire [7:0]tmp_98_reg_1171_reg_rep;
  wire [0:0]tmp_98_reg_1171_reg_rep_0;
  wire [3:0]tmp_98_reg_1171_reg_rep_1;
  wire tmp_98_reg_1171_reg_rep_2;
  wire tmp_98_reg_1171_reg_rep_3;
  wire tmp_98_reg_1171_reg_rep_4;
  wire [0:0]tmp_98_reg_1171_reg_rep_5;
  wire [0:0]tmp_98_reg_1171_reg_rep__0;
  wire [3:0]tmp_98_reg_1171_reg_rep__0_0;
  wire [0:0]tmp_98_reg_1171_reg_rep__0_1;
  wire [0:0]tmp_98_reg_1171_reg_rep__0_2;
  wire [7:0]tmp_98_reg_1171_reg_rep__1;
  wire [0:0]tmp_98_reg_1171_reg_rep__1_0;
  wire [3:0]tmp_98_reg_1171_reg_rep__1_1;
  wire [0:0]tmp_98_reg_1171_reg_rep__1_2;
  wire [0:0]tmp_98_reg_1171_reg_rep__1_3;
  wire [3:3]\NLW_tmp_101_reg_1210_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_108_reg_1225_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_113_reg_1240_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_118_reg_1255_reg[7]_i_1_CO_UNCONNECTED ;

  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(out_V_V_din[0]),
        .Q(\SRL_SIG_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(out_V_V_din[1]),
        .Q(\SRL_SIG_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(out_V_V_din[2]),
        .Q(\SRL_SIG_reg[1]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(out_V_V_din[3]),
        .Q(\SRL_SIG_reg[1]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(out_V_V_din[4]),
        .Q(\SRL_SIG_reg[1]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(out_V_V_din[5]),
        .Q(\SRL_SIG_reg[1]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(out_V_V_din[6]),
        .Q(\SRL_SIG_reg[1]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(out_V_V_din[7]),
        .Q(\SRL_SIG_reg[1]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_101_reg_1210[3]_i_10 
       (.I0(\SRL_SIG_reg[1]_0 [3]),
        .I1(out_V_V_din[3]),
        .I2(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I3(\tmp_118_reg_1255[7]_i_14 ),
        .O(\SRL_SIG_reg[1][3]_0 ));
  LUT4 #(
    .INIT(16'hF770)) 
    \tmp_101_reg_1210[3]_i_11 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(DOADO[6]),
        .I2(O[1]),
        .I3(\tmp_101_reg_1210_reg[3]_0 [0]),
        .O(\tmp_101_reg_1210[3]_i_11_n_7 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_101_reg_1210[3]_i_12 
       (.I0(\SRL_SIG_reg[1]_0 [2]),
        .I1(out_V_V_din[2]),
        .I2(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I3(\tmp_118_reg_1255[7]_i_14 ),
        .O(\SRL_SIG_reg[1][2]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_101_reg_1210[3]_i_13 
       (.I0(\SRL_SIG_reg[1]_0 [1]),
        .I1(out_V_V_din[1]),
        .I2(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I3(\tmp_118_reg_1255[7]_i_14 ),
        .O(\SRL_SIG_reg[1][1]_0 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_101_reg_1210[3]_i_2 
       (.I0(\tmp_101_reg_1210_reg[3]_0 [1]),
        .I1(O[2]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(DOADO[6]),
        .I4(\tmp_101_reg_1210[3]_i_11_n_7 ),
        .O(\tmp_101_reg_1210[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h0EE0E00EE00EE00E)) 
    \tmp_101_reg_1210[3]_i_3 
       (.I0(\tmp_101_reg_1210_reg[3] [1]),
        .I1(O[0]),
        .I2(O[1]),
        .I3(\tmp_101_reg_1210_reg[3]_0 [0]),
        .I4(\SRL_SIG_reg[1][2]_0 ),
        .I5(DOADO[6]),
        .O(\tmp_101_reg_1210[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_101_reg_1210[3]_i_6 
       (.I0(\tmp_101_reg_1210[3]_i_2_n_7 ),
        .I1(\tmp_101_reg_1210[7]_i_15_n_7 ),
        .I2(DOADO[6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(O[3]),
        .I5(\tmp_101_reg_1210_reg[7] ),
        .O(\tmp_101_reg_1210[3]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_101_reg_1210[3]_i_7 
       (.I0(\tmp_101_reg_1210[3]_i_3_n_7 ),
        .I1(\tmp_101_reg_1210[3]_i_11_n_7 ),
        .I2(DOADO[6]),
        .I3(\SRL_SIG_reg[1][3]_0 ),
        .I4(O[2]),
        .I5(\tmp_101_reg_1210_reg[3]_0 [1]),
        .O(\tmp_101_reg_1210[3]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h7887788778878778)) 
    \tmp_101_reg_1210[3]_i_9 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(DOADO[6]),
        .I2(\tmp_101_reg_1210_reg[3] [1]),
        .I3(O[0]),
        .I4(\tmp_101_reg_1210_reg[3] [0]),
        .I5(tmp_98_reg_1171_reg_rep_1[3]),
        .O(\tmp_101_reg_1210[3]_i_9_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_101_reg_1210[7]_i_11 
       (.I0(\SRL_SIG_reg[1]_0 [6]),
        .I1(out_V_V_din[6]),
        .I2(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I3(\tmp_118_reg_1255[7]_i_14 ),
        .O(\SRL_SIG_reg[1][6]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_101_reg_1210[7]_i_12 
       (.I0(\SRL_SIG_reg[1]_0 [4]),
        .I1(out_V_V_din[4]),
        .I2(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I3(\tmp_118_reg_1255[7]_i_14 ),
        .O(\SRL_SIG_reg[1][4]_0 ));
  LUT4 #(
    .INIT(16'h8EEE)) 
    \tmp_101_reg_1210[7]_i_15 
       (.I0(O[2]),
        .I1(\tmp_101_reg_1210_reg[3]_0 [1]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(DOADO[6]),
        .O(\tmp_101_reg_1210[7]_i_15_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_101_reg_1210[7]_i_16 
       (.I0(\SRL_SIG_reg[1]_0 [7]),
        .I1(out_V_V_din[7]),
        .I2(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I3(\tmp_118_reg_1255[7]_i_14 ),
        .O(\SRL_SIG_reg[1][7]_0 ));
  LUT6 #(
    .INIT(64'h9955995595959955)) 
    \tmp_101_reg_1210[7]_i_17 
       (.I0(\tmp_101_reg_1210_reg[7]_0 [0]),
        .I1(DOADO[6]),
        .I2(\SRL_SIG_reg[1]_0 [5]),
        .I3(out_V_V_din[5]),
        .I4(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I5(\tmp_118_reg_1255[7]_i_14 ),
        .O(\tmp_101_reg_1210[7]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'h400004CC)) 
    \tmp_101_reg_1210[7]_i_2 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_101_reg_1210_reg[7]_0 [0]),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(DOADO[6]),
        .I4(\tmp_101_reg_1210_reg[7]_0 [1]),
        .O(\tmp_101_reg_1210[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h9393039303930000)) 
    \tmp_101_reg_1210[7]_i_3 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_101_reg_1210_reg[7]_0 [0]),
        .I2(DOADO[6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_101_reg_1210_reg[7] ),
        .I5(O[3]),
        .O(\tmp_101_reg_1210[7]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_101_reg_1210[7]_i_34 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(DOADO[3]),
        .O(\mOutPtr_reg[1]_3 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_101_reg_1210[7]_i_35 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(DOADO[3]),
        .O(\mOutPtr_reg[1]_2 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_101_reg_1210[7]_i_36 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(DOADO[3]),
        .O(\mOutPtr_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_101_reg_1210[7]_i_37 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(DOADO[4]),
        .O(\mOutPtr_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_101_reg_1210[7]_i_4 
       (.I0(\tmp_101_reg_1210_reg[7] ),
        .I1(O[3]),
        .I2(\SRL_SIG_reg[1][4]_0 ),
        .I3(DOADO[6]),
        .I4(\tmp_101_reg_1210[7]_i_15_n_7 ),
        .O(\tmp_101_reg_1210[7]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h5D7F157F)) 
    \tmp_101_reg_1210[7]_i_5 
       (.I0(\tmp_101_reg_1210_reg[7]_1 ),
        .I1(DOADO[6]),
        .I2(\SRL_SIG_reg[1][7]_0 ),
        .I3(\tmp_101_reg_1210_reg[7]_0 [1]),
        .I4(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_101_reg_1210[7]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9969966669999666)) 
    \tmp_101_reg_1210[7]_i_6 
       (.I0(\tmp_101_reg_1210[7]_i_2_n_7 ),
        .I1(\tmp_101_reg_1210_reg[7]_1 ),
        .I2(DOADO[6]),
        .I3(\SRL_SIG_reg[1][7]_0 ),
        .I4(\tmp_101_reg_1210_reg[7]_0 [1]),
        .I5(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_101_reg_1210[7]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6696699996666999)) 
    \tmp_101_reg_1210[7]_i_7 
       (.I0(\tmp_101_reg_1210[7]_i_3_n_7 ),
        .I1(\tmp_101_reg_1210_reg[7]_0 [1]),
        .I2(DOADO[6]),
        .I3(\SRL_SIG_reg[1][6]_0 ),
        .I4(\tmp_101_reg_1210_reg[7]_0 [0]),
        .I5(\SRL_SIG_reg[1][5]_0 ),
        .O(\tmp_101_reg_1210[7]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h95A9A9A96A565656)) 
    \tmp_101_reg_1210[7]_i_8 
       (.I0(\tmp_101_reg_1210[7]_i_4_n_7 ),
        .I1(O[3]),
        .I2(\tmp_101_reg_1210_reg[7] ),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(DOADO[6]),
        .I5(\tmp_101_reg_1210[7]_i_17_n_7 ),
        .O(\tmp_101_reg_1210[7]_i_8_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_101_reg_1210[7]_i_9 
       (.I0(\SRL_SIG_reg[1]_0 [5]),
        .I1(out_V_V_din[5]),
        .I2(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I3(\tmp_118_reg_1255[7]_i_14 ),
        .O(\SRL_SIG_reg[1][5]_0 ));
  CARRY4 \tmp_101_reg_1210_reg[3]_i_1 
       (.CI(\tmp_101_reg_1210_reg[3]_1 ),
        .CO({\tmp_101_reg_1210_reg[3]_i_1_n_7 ,\tmp_101_reg_1210_reg[3]_i_1_n_8 ,\tmp_101_reg_1210_reg[3]_i_1_n_9 ,\tmp_101_reg_1210_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_101_reg_1210[3]_i_2_n_7 ,\tmp_101_reg_1210[3]_i_3_n_7 ,\tmp_101_reg_1210_reg[3]_2 }),
        .O(tmp_98_reg_1171_reg_rep[3:0]),
        .S({\tmp_101_reg_1210[3]_i_6_n_7 ,\tmp_101_reg_1210[3]_i_7_n_7 ,\tmp_101_reg_1210_reg[3]_3 ,\tmp_101_reg_1210[3]_i_9_n_7 }));
  CARRY4 \tmp_101_reg_1210_reg[7]_i_1 
       (.CI(\tmp_101_reg_1210_reg[3]_i_1_n_7 ),
        .CO({\NLW_tmp_101_reg_1210_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_101_reg_1210_reg[7]_i_1_n_8 ,\tmp_101_reg_1210_reg[7]_i_1_n_9 ,\tmp_101_reg_1210_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_101_reg_1210[7]_i_2_n_7 ,\tmp_101_reg_1210[7]_i_3_n_7 ,\tmp_101_reg_1210[7]_i_4_n_7 }),
        .O(tmp_98_reg_1171_reg_rep[7:4]),
        .S({\tmp_101_reg_1210[7]_i_5_n_7 ,\tmp_101_reg_1210[7]_i_6_n_7 ,\tmp_101_reg_1210[7]_i_7_n_7 ,\tmp_101_reg_1210[7]_i_8_n_7 }));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_106_reg_1220[0]_i_1 
       (.I0(\tmp_353_reg_1215_reg[0]_i_5_n_13 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_n_12 ),
        .I2(\tmp_106_reg_1220_reg[0] [1]),
        .I3(\tmp_106_reg_1220[0]_i_2_n_7 ),
        .O(tmp_106_fu_488_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_106_reg_1220[0]_i_2 
       (.I0(\tmp_106_reg_1220_reg[0] [0]),
        .I1(tmp_98_reg_1171_reg_rep[7]),
        .I2(tmp_98_reg_1171_reg_rep_0),
        .I3(tmp_98_reg_1171_reg_rep_1[0]),
        .I4(\tmp_353_reg_1215_reg[0]_i_5_n_14 ),
        .O(\tmp_106_reg_1220[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hF770)) 
    \tmp_108_reg_1225[3]_i_10 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_108_reg_1225_reg[3] [6]),
        .I2(\tmp_108_reg_1225_reg[7] [1]),
        .I3(\tmp_108_reg_1225_reg[3]_1 [0]),
        .O(\tmp_108_reg_1225[3]_i_10_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_108_reg_1225[3]_i_15 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_108_reg_1225_reg[3] [4]),
        .O(\tmp_108_reg_1225[3]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_108_reg_1225[3]_i_16 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_108_reg_1225[3]_i_20_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_108_reg_1225_reg[3] [5]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\tmp_108_reg_1225_reg[3] [4]),
        .O(\tmp_108_reg_1225[3]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_108_reg_1225[3]_i_17 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_108_reg_1225_reg[3] [5]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_108_reg_1225_reg[3] [4]),
        .I4(\tmp_108_reg_1225_reg[3] [3]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_108_reg_1225[3]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_108_reg_1225[3]_i_19 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_108_reg_1225_reg[3] [3]),
        .O(\tmp_108_reg_1225[3]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_108_reg_1225[3]_i_2 
       (.I0(\tmp_108_reg_1225_reg[3]_1 [1]),
        .I1(\tmp_108_reg_1225_reg[7] [2]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_108_reg_1225_reg[3] [6]),
        .I4(\tmp_108_reg_1225[3]_i_10_n_7 ),
        .O(\tmp_108_reg_1225[3]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_108_reg_1225[3]_i_20 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_108_reg_1225_reg[3] [3]),
        .O(\tmp_108_reg_1225[3]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h0EE0E00EE00EE00E)) 
    \tmp_108_reg_1225[3]_i_3 
       (.I0(\tmp_108_reg_1225_reg[3]_0 [1]),
        .I1(\tmp_108_reg_1225_reg[7] [0]),
        .I2(\tmp_108_reg_1225_reg[7] [1]),
        .I3(\tmp_108_reg_1225_reg[3]_1 [0]),
        .I4(\SRL_SIG_reg[1][2]_0 ),
        .I5(\tmp_108_reg_1225_reg[3] [6]),
        .O(\tmp_108_reg_1225[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_108_reg_1225[3]_i_6 
       (.I0(\tmp_108_reg_1225[3]_i_2_n_7 ),
        .I1(\tmp_108_reg_1225[7]_i_12_n_7 ),
        .I2(\tmp_108_reg_1225_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_108_reg_1225_reg[7] [3]),
        .I5(\tmp_108_reg_1225_reg[7]_0 ),
        .O(\tmp_108_reg_1225[3]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_108_reg_1225[3]_i_7 
       (.I0(\tmp_108_reg_1225[3]_i_3_n_7 ),
        .I1(\tmp_108_reg_1225[3]_i_10_n_7 ),
        .I2(\tmp_108_reg_1225_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][3]_0 ),
        .I4(\tmp_108_reg_1225_reg[7] [2]),
        .I5(\tmp_108_reg_1225_reg[3]_1 [1]),
        .O(\tmp_108_reg_1225[3]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h7887788778878778)) 
    \tmp_108_reg_1225[3]_i_9 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(\tmp_108_reg_1225_reg[3] [6]),
        .I2(\tmp_108_reg_1225_reg[3]_0 [1]),
        .I3(\tmp_108_reg_1225_reg[7] [0]),
        .I4(\tmp_108_reg_1225_reg[3]_0 [0]),
        .I5(tmp_98_reg_1171_reg_rep__0_0[3]),
        .O(\tmp_108_reg_1225[3]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'h8EEE)) 
    \tmp_108_reg_1225[7]_i_12 
       (.I0(\tmp_108_reg_1225_reg[7] [2]),
        .I1(\tmp_108_reg_1225_reg[3]_1 [1]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_108_reg_1225_reg[3] [6]),
        .O(\tmp_108_reg_1225[7]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h9955995595959955)) 
    \tmp_108_reg_1225[7]_i_13 
       (.I0(\tmp_108_reg_1225_reg[7]_1 [0]),
        .I1(\tmp_108_reg_1225_reg[3] [6]),
        .I2(\SRL_SIG_reg[1]_0 [5]),
        .I3(out_V_V_din[5]),
        .I4(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I5(\tmp_118_reg_1255[7]_i_14 ),
        .O(\tmp_108_reg_1225[7]_i_13_n_7 ));
  LUT5 #(
    .INIT(32'h400004CC)) 
    \tmp_108_reg_1225[7]_i_2 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_108_reg_1225_reg[7]_1 [0]),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(\tmp_108_reg_1225_reg[3] [6]),
        .I4(\tmp_108_reg_1225_reg[7]_1 [1]),
        .O(\tmp_108_reg_1225[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h9393039303930000)) 
    \tmp_108_reg_1225[7]_i_3 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_108_reg_1225_reg[7]_1 [0]),
        .I2(\tmp_108_reg_1225_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_108_reg_1225_reg[7]_0 ),
        .I5(\tmp_108_reg_1225_reg[7] [3]),
        .O(\tmp_108_reg_1225[7]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_108_reg_1225[7]_i_30 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\tmp_108_reg_1225_reg[3] [3]),
        .O(\mOutPtr_reg[1]_11 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_108_reg_1225[7]_i_31 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\tmp_108_reg_1225_reg[3] [3]),
        .O(\mOutPtr_reg[1]_10 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_108_reg_1225[7]_i_32 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_108_reg_1225_reg[3] [3]),
        .O(\mOutPtr_reg[1]_9 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_108_reg_1225[7]_i_33 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_108_reg_1225_reg[3] [4]),
        .O(\mOutPtr_reg[1]_8 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_108_reg_1225[7]_i_4 
       (.I0(\tmp_108_reg_1225_reg[7]_0 ),
        .I1(\tmp_108_reg_1225_reg[7] [3]),
        .I2(\SRL_SIG_reg[1][4]_0 ),
        .I3(\tmp_108_reg_1225_reg[3] [6]),
        .I4(\tmp_108_reg_1225[7]_i_12_n_7 ),
        .O(\tmp_108_reg_1225[7]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h5D7F157F)) 
    \tmp_108_reg_1225[7]_i_5 
       (.I0(\tmp_108_reg_1225_reg[7]_2 ),
        .I1(\tmp_108_reg_1225_reg[3] [6]),
        .I2(\SRL_SIG_reg[1][7]_0 ),
        .I3(\tmp_108_reg_1225_reg[7]_1 [1]),
        .I4(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_108_reg_1225[7]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9969966669999666)) 
    \tmp_108_reg_1225[7]_i_6 
       (.I0(\tmp_108_reg_1225[7]_i_2_n_7 ),
        .I1(\tmp_108_reg_1225_reg[7]_2 ),
        .I2(\tmp_108_reg_1225_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][7]_0 ),
        .I4(\tmp_108_reg_1225_reg[7]_1 [1]),
        .I5(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_108_reg_1225[7]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6696699996666999)) 
    \tmp_108_reg_1225[7]_i_7 
       (.I0(\tmp_108_reg_1225[7]_i_3_n_7 ),
        .I1(\tmp_108_reg_1225_reg[7]_1 [1]),
        .I2(\tmp_108_reg_1225_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][6]_0 ),
        .I4(\tmp_108_reg_1225_reg[7]_1 [0]),
        .I5(\SRL_SIG_reg[1][5]_0 ),
        .O(\tmp_108_reg_1225[7]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h95A9A9A96A565656)) 
    \tmp_108_reg_1225[7]_i_8 
       (.I0(\tmp_108_reg_1225[7]_i_4_n_7 ),
        .I1(\tmp_108_reg_1225_reg[7] [3]),
        .I2(\tmp_108_reg_1225_reg[7]_0 ),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_108_reg_1225_reg[3] [6]),
        .I5(\tmp_108_reg_1225[7]_i_13_n_7 ),
        .O(\tmp_108_reg_1225[7]_i_8_n_7 ));
  CARRY4 \tmp_108_reg_1225_reg[3]_i_1 
       (.CI(\tmp_108_reg_1225_reg[3]_2 ),
        .CO({\tmp_108_reg_1225_reg[3]_i_1_n_7 ,\tmp_108_reg_1225_reg[3]_i_1_n_8 ,\tmp_108_reg_1225_reg[3]_i_1_n_9 ,\tmp_108_reg_1225_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_108_reg_1225[3]_i_2_n_7 ,\tmp_108_reg_1225[3]_i_3_n_7 ,\tmp_108_reg_1225_reg[3]_3 }),
        .O(D[3:0]),
        .S({\tmp_108_reg_1225[3]_i_6_n_7 ,\tmp_108_reg_1225[3]_i_7_n_7 ,\tmp_108_reg_1225_reg[3]_4 ,\tmp_108_reg_1225[3]_i_9_n_7 }));
  CARRY4 \tmp_108_reg_1225_reg[3]_i_11 
       (.CI(1'b0),
        .CO({tmp_98_reg_1171_reg_rep__0_2,\tmp_108_reg_1225_reg[3]_i_11_n_8 ,\tmp_108_reg_1225_reg[3]_i_11_n_9 ,\tmp_108_reg_1225_reg[3]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_356_reg_1230[0]_i_8 ,\tmp_108_reg_1225[3]_i_15_n_7 ,1'b0}),
        .O(tmp_98_reg_1171_reg_rep__0_0),
        .S({\tmp_108_reg_1225[3]_i_16_n_7 ,\tmp_108_reg_1225[3]_i_17_n_7 ,\tmp_356_reg_1230[0]_i_8_0 ,\tmp_108_reg_1225[3]_i_19_n_7 }));
  CARRY4 \tmp_108_reg_1225_reg[7]_i_1 
       (.CI(\tmp_108_reg_1225_reg[3]_i_1_n_7 ),
        .CO({\NLW_tmp_108_reg_1225_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_108_reg_1225_reg[7]_i_1_n_8 ,\tmp_108_reg_1225_reg[7]_i_1_n_9 ,\tmp_108_reg_1225_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_108_reg_1225[7]_i_2_n_7 ,\tmp_108_reg_1225[7]_i_3_n_7 ,\tmp_108_reg_1225[7]_i_4_n_7 }),
        .O(D[7:4]),
        .S({\tmp_108_reg_1225[7]_i_5_n_7 ,\tmp_108_reg_1225[7]_i_6_n_7 ,\tmp_108_reg_1225[7]_i_7_n_7 ,\tmp_108_reg_1225[7]_i_8_n_7 }));
  LUT4 #(
    .INIT(16'hF770)) 
    \tmp_113_reg_1240[3]_i_10 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_113_reg_1240_reg[3] [6]),
        .I2(\tmp_113_reg_1240_reg[7] [1]),
        .I3(\tmp_113_reg_1240_reg[3]_1 [0]),
        .O(\tmp_113_reg_1240[3]_i_10_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_113_reg_1240[3]_i_15 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_113_reg_1240_reg[3] [4]),
        .O(\tmp_113_reg_1240[3]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_113_reg_1240[3]_i_16 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_113_reg_1240[3]_i_20_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_113_reg_1240_reg[3] [5]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\tmp_113_reg_1240_reg[3] [4]),
        .O(\tmp_113_reg_1240[3]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_113_reg_1240[3]_i_17 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_113_reg_1240_reg[3] [5]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_113_reg_1240_reg[3] [4]),
        .I4(\tmp_113_reg_1240_reg[3] [3]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_113_reg_1240[3]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_113_reg_1240[3]_i_19 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_113_reg_1240_reg[3] [3]),
        .O(\tmp_113_reg_1240[3]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_113_reg_1240[3]_i_2 
       (.I0(\tmp_113_reg_1240_reg[3]_1 [1]),
        .I1(\tmp_113_reg_1240_reg[7] [2]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_113_reg_1240_reg[3] [6]),
        .I4(\tmp_113_reg_1240[3]_i_10_n_7 ),
        .O(\tmp_113_reg_1240[3]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_113_reg_1240[3]_i_20 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_113_reg_1240_reg[3] [3]),
        .O(\tmp_113_reg_1240[3]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h0EE0E00EE00EE00E)) 
    \tmp_113_reg_1240[3]_i_3 
       (.I0(\tmp_113_reg_1240_reg[3]_0 [1]),
        .I1(\tmp_113_reg_1240_reg[7] [0]),
        .I2(\tmp_113_reg_1240_reg[7] [1]),
        .I3(\tmp_113_reg_1240_reg[3]_1 [0]),
        .I4(\SRL_SIG_reg[1][2]_0 ),
        .I5(\tmp_113_reg_1240_reg[3] [6]),
        .O(\tmp_113_reg_1240[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_113_reg_1240[3]_i_6 
       (.I0(\tmp_113_reg_1240[3]_i_2_n_7 ),
        .I1(\tmp_113_reg_1240[7]_i_12_n_7 ),
        .I2(\tmp_113_reg_1240_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_113_reg_1240_reg[7] [3]),
        .I5(\tmp_113_reg_1240_reg[7]_0 ),
        .O(\tmp_113_reg_1240[3]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_113_reg_1240[3]_i_7 
       (.I0(\tmp_113_reg_1240[3]_i_3_n_7 ),
        .I1(\tmp_113_reg_1240[3]_i_10_n_7 ),
        .I2(\tmp_113_reg_1240_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][3]_0 ),
        .I4(\tmp_113_reg_1240_reg[7] [2]),
        .I5(\tmp_113_reg_1240_reg[3]_1 [1]),
        .O(\tmp_113_reg_1240[3]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h7887788778878778)) 
    \tmp_113_reg_1240[3]_i_9 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(\tmp_113_reg_1240_reg[3] [6]),
        .I2(\tmp_113_reg_1240_reg[3]_0 [1]),
        .I3(\tmp_113_reg_1240_reg[7] [0]),
        .I4(\tmp_113_reg_1240_reg[3]_0 [0]),
        .I5(tmp_98_reg_1171_reg_rep__1_1[3]),
        .O(\tmp_113_reg_1240[3]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'h8EEE)) 
    \tmp_113_reg_1240[7]_i_12 
       (.I0(\tmp_113_reg_1240_reg[7] [2]),
        .I1(\tmp_113_reg_1240_reg[3]_1 [1]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_113_reg_1240_reg[3] [6]),
        .O(\tmp_113_reg_1240[7]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h9955995595959955)) 
    \tmp_113_reg_1240[7]_i_13 
       (.I0(\tmp_113_reg_1240_reg[7]_1 [0]),
        .I1(\tmp_113_reg_1240_reg[3] [6]),
        .I2(\SRL_SIG_reg[1]_0 [5]),
        .I3(out_V_V_din[5]),
        .I4(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I5(\tmp_118_reg_1255[7]_i_14 ),
        .O(\tmp_113_reg_1240[7]_i_13_n_7 ));
  LUT5 #(
    .INIT(32'h400004CC)) 
    \tmp_113_reg_1240[7]_i_2 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_113_reg_1240_reg[7]_1 [0]),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(\tmp_113_reg_1240_reg[3] [6]),
        .I4(\tmp_113_reg_1240_reg[7]_1 [1]),
        .O(\tmp_113_reg_1240[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h9393039303930000)) 
    \tmp_113_reg_1240[7]_i_3 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_113_reg_1240_reg[7]_1 [0]),
        .I2(\tmp_113_reg_1240_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_113_reg_1240_reg[7]_0 ),
        .I5(\tmp_113_reg_1240_reg[7] [3]),
        .O(\tmp_113_reg_1240[7]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_113_reg_1240[7]_i_30 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\tmp_113_reg_1240_reg[3] [3]),
        .O(\mOutPtr_reg[1]_19 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_113_reg_1240[7]_i_31 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\tmp_113_reg_1240_reg[3] [3]),
        .O(\mOutPtr_reg[1]_18 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_113_reg_1240[7]_i_32 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_113_reg_1240_reg[3] [3]),
        .O(\mOutPtr_reg[1]_17 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_113_reg_1240[7]_i_33 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_113_reg_1240_reg[3] [4]),
        .O(\mOutPtr_reg[1]_16 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_113_reg_1240[7]_i_4 
       (.I0(\tmp_113_reg_1240_reg[7]_0 ),
        .I1(\tmp_113_reg_1240_reg[7] [3]),
        .I2(\SRL_SIG_reg[1][4]_0 ),
        .I3(\tmp_113_reg_1240_reg[3] [6]),
        .I4(\tmp_113_reg_1240[7]_i_12_n_7 ),
        .O(\tmp_113_reg_1240[7]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h5D7F157F)) 
    \tmp_113_reg_1240[7]_i_5 
       (.I0(\tmp_113_reg_1240_reg[7]_2 ),
        .I1(\tmp_113_reg_1240_reg[3] [6]),
        .I2(\SRL_SIG_reg[1][7]_0 ),
        .I3(\tmp_113_reg_1240_reg[7]_1 [1]),
        .I4(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_113_reg_1240[7]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9969966669999666)) 
    \tmp_113_reg_1240[7]_i_6 
       (.I0(\tmp_113_reg_1240[7]_i_2_n_7 ),
        .I1(\tmp_113_reg_1240_reg[7]_2 ),
        .I2(\tmp_113_reg_1240_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][7]_0 ),
        .I4(\tmp_113_reg_1240_reg[7]_1 [1]),
        .I5(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_113_reg_1240[7]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6696699996666999)) 
    \tmp_113_reg_1240[7]_i_7 
       (.I0(\tmp_113_reg_1240[7]_i_3_n_7 ),
        .I1(\tmp_113_reg_1240_reg[7]_1 [1]),
        .I2(\tmp_113_reg_1240_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][6]_0 ),
        .I4(\tmp_113_reg_1240_reg[7]_1 [0]),
        .I5(\SRL_SIG_reg[1][5]_0 ),
        .O(\tmp_113_reg_1240[7]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h95A9A9A96A565656)) 
    \tmp_113_reg_1240[7]_i_8 
       (.I0(\tmp_113_reg_1240[7]_i_4_n_7 ),
        .I1(\tmp_113_reg_1240_reg[7] [3]),
        .I2(\tmp_113_reg_1240_reg[7]_0 ),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_113_reg_1240_reg[3] [6]),
        .I5(\tmp_113_reg_1240[7]_i_13_n_7 ),
        .O(\tmp_113_reg_1240[7]_i_8_n_7 ));
  CARRY4 \tmp_113_reg_1240_reg[3]_i_1 
       (.CI(\tmp_113_reg_1240_reg[3]_2 ),
        .CO({\tmp_113_reg_1240_reg[3]_i_1_n_7 ,\tmp_113_reg_1240_reg[3]_i_1_n_8 ,\tmp_113_reg_1240_reg[3]_i_1_n_9 ,\tmp_113_reg_1240_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_113_reg_1240[3]_i_2_n_7 ,\tmp_113_reg_1240[3]_i_3_n_7 ,\tmp_113_reg_1240_reg[3]_3 }),
        .O(tmp_98_reg_1171_reg_rep__1[3:0]),
        .S({\tmp_113_reg_1240[3]_i_6_n_7 ,\tmp_113_reg_1240[3]_i_7_n_7 ,\tmp_113_reg_1240_reg[3]_4 ,\tmp_113_reg_1240[3]_i_9_n_7 }));
  CARRY4 \tmp_113_reg_1240_reg[3]_i_11 
       (.CI(1'b0),
        .CO({tmp_98_reg_1171_reg_rep__1_3,\tmp_113_reg_1240_reg[3]_i_11_n_8 ,\tmp_113_reg_1240_reg[3]_i_11_n_9 ,\tmp_113_reg_1240_reg[3]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_359_reg_1245[0]_i_8 ,\tmp_113_reg_1240[3]_i_15_n_7 ,1'b0}),
        .O(tmp_98_reg_1171_reg_rep__1_1),
        .S({\tmp_113_reg_1240[3]_i_16_n_7 ,\tmp_113_reg_1240[3]_i_17_n_7 ,\tmp_359_reg_1245[0]_i_8_0 ,\tmp_113_reg_1240[3]_i_19_n_7 }));
  CARRY4 \tmp_113_reg_1240_reg[7]_i_1 
       (.CI(\tmp_113_reg_1240_reg[3]_i_1_n_7 ),
        .CO({\NLW_tmp_113_reg_1240_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_113_reg_1240_reg[7]_i_1_n_8 ,\tmp_113_reg_1240_reg[7]_i_1_n_9 ,\tmp_113_reg_1240_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_113_reg_1240[7]_i_2_n_7 ,\tmp_113_reg_1240[7]_i_3_n_7 ,\tmp_113_reg_1240[7]_i_4_n_7 }),
        .O(tmp_98_reg_1171_reg_rep__1[7:4]),
        .S({\tmp_113_reg_1240[7]_i_5_n_7 ,\tmp_113_reg_1240[7]_i_6_n_7 ,\tmp_113_reg_1240[7]_i_7_n_7 ,\tmp_113_reg_1240[7]_i_8_n_7 }));
  LUT4 #(
    .INIT(16'hF770)) 
    \tmp_118_reg_1255[3]_i_10 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_118_reg_1255_reg[3] [6]),
        .I2(\tmp_118_reg_1255_reg[7] [1]),
        .I3(\tmp_118_reg_1255_reg[3]_1 [0]),
        .O(\tmp_118_reg_1255[3]_i_10_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_118_reg_1255[3]_i_15 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_118_reg_1255_reg[3] [4]),
        .O(\tmp_118_reg_1255[3]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_118_reg_1255[3]_i_16 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_118_reg_1255[3]_i_20_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_118_reg_1255_reg[3] [5]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\tmp_118_reg_1255_reg[3] [4]),
        .O(\tmp_118_reg_1255[3]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_118_reg_1255[3]_i_17 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_118_reg_1255_reg[3] [5]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_118_reg_1255_reg[3] [4]),
        .I4(\tmp_118_reg_1255_reg[3] [3]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_118_reg_1255[3]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_118_reg_1255[3]_i_19 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_118_reg_1255_reg[3] [3]),
        .O(\tmp_118_reg_1255[3]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_118_reg_1255[3]_i_2 
       (.I0(\tmp_118_reg_1255_reg[3]_1 [1]),
        .I1(\tmp_118_reg_1255_reg[7] [2]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_118_reg_1255_reg[3] [6]),
        .I4(\tmp_118_reg_1255[3]_i_10_n_7 ),
        .O(\tmp_118_reg_1255[3]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_118_reg_1255[3]_i_20 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_118_reg_1255_reg[3] [3]),
        .O(\tmp_118_reg_1255[3]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h0EE0E00EE00EE00E)) 
    \tmp_118_reg_1255[3]_i_3 
       (.I0(\tmp_118_reg_1255_reg[3]_0 [1]),
        .I1(\tmp_118_reg_1255_reg[7] [0]),
        .I2(\tmp_118_reg_1255_reg[7] [1]),
        .I3(\tmp_118_reg_1255_reg[3]_1 [0]),
        .I4(\SRL_SIG_reg[1][2]_0 ),
        .I5(\tmp_118_reg_1255_reg[3] [6]),
        .O(\tmp_118_reg_1255[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_118_reg_1255[3]_i_6 
       (.I0(\tmp_118_reg_1255[3]_i_2_n_7 ),
        .I1(\tmp_118_reg_1255[7]_i_12_n_7 ),
        .I2(\tmp_118_reg_1255_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_118_reg_1255_reg[7] [3]),
        .I5(\tmp_118_reg_1255_reg[7]_0 ),
        .O(\tmp_118_reg_1255[3]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_118_reg_1255[3]_i_7 
       (.I0(\tmp_118_reg_1255[3]_i_3_n_7 ),
        .I1(\tmp_118_reg_1255[3]_i_10_n_7 ),
        .I2(\tmp_118_reg_1255_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][3]_0 ),
        .I4(\tmp_118_reg_1255_reg[7] [2]),
        .I5(\tmp_118_reg_1255_reg[3]_1 [1]),
        .O(\tmp_118_reg_1255[3]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h7887788778878778)) 
    \tmp_118_reg_1255[3]_i_9 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(\tmp_118_reg_1255_reg[3] [6]),
        .I2(\tmp_118_reg_1255_reg[3]_0 [1]),
        .I3(\tmp_118_reg_1255_reg[7] [0]),
        .I4(\tmp_118_reg_1255_reg[3]_0 [0]),
        .I5(tmp_98_reg_1171_reg_1[3]),
        .O(\tmp_118_reg_1255[3]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'h8EEE)) 
    \tmp_118_reg_1255[7]_i_12 
       (.I0(\tmp_118_reg_1255_reg[7] [2]),
        .I1(\tmp_118_reg_1255_reg[3]_1 [1]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_118_reg_1255_reg[3] [6]),
        .O(\tmp_118_reg_1255[7]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h9955995595959955)) 
    \tmp_118_reg_1255[7]_i_13 
       (.I0(\tmp_118_reg_1255_reg[7]_1 [0]),
        .I1(\tmp_118_reg_1255_reg[3] [6]),
        .I2(\SRL_SIG_reg[1]_0 [5]),
        .I3(out_V_V_din[5]),
        .I4(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I5(\tmp_118_reg_1255[7]_i_14 ),
        .O(\tmp_118_reg_1255[7]_i_13_n_7 ));
  LUT5 #(
    .INIT(32'h400004CC)) 
    \tmp_118_reg_1255[7]_i_2 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_118_reg_1255_reg[7]_1 [0]),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(\tmp_118_reg_1255_reg[3] [6]),
        .I4(\tmp_118_reg_1255_reg[7]_1 [1]),
        .O(\tmp_118_reg_1255[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h9393039303930000)) 
    \tmp_118_reg_1255[7]_i_3 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_118_reg_1255_reg[7]_1 [0]),
        .I2(\tmp_118_reg_1255_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_118_reg_1255_reg[7]_0 ),
        .I5(\tmp_118_reg_1255_reg[7] [3]),
        .O(\tmp_118_reg_1255[7]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_118_reg_1255[7]_i_30 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\tmp_118_reg_1255_reg[3] [3]),
        .O(\mOutPtr_reg[1]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_118_reg_1255[7]_i_31 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\tmp_118_reg_1255_reg[3] [3]),
        .O(\mOutPtr_reg[1]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_118_reg_1255[7]_i_32 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_118_reg_1255_reg[3] [3]),
        .O(\mOutPtr_reg[1]_25 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_118_reg_1255[7]_i_33 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_118_reg_1255_reg[3] [4]),
        .O(\mOutPtr_reg[1]_24 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_118_reg_1255[7]_i_4 
       (.I0(\tmp_118_reg_1255_reg[7]_0 ),
        .I1(\tmp_118_reg_1255_reg[7] [3]),
        .I2(\SRL_SIG_reg[1][4]_0 ),
        .I3(\tmp_118_reg_1255_reg[3] [6]),
        .I4(\tmp_118_reg_1255[7]_i_12_n_7 ),
        .O(\tmp_118_reg_1255[7]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h5D7F157F)) 
    \tmp_118_reg_1255[7]_i_5 
       (.I0(\tmp_118_reg_1255_reg[7]_2 ),
        .I1(\tmp_118_reg_1255_reg[3] [6]),
        .I2(\SRL_SIG_reg[1][7]_0 ),
        .I3(\tmp_118_reg_1255_reg[7]_1 [1]),
        .I4(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_118_reg_1255[7]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9969966669999666)) 
    \tmp_118_reg_1255[7]_i_6 
       (.I0(\tmp_118_reg_1255[7]_i_2_n_7 ),
        .I1(\tmp_118_reg_1255_reg[7]_2 ),
        .I2(\tmp_118_reg_1255_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][7]_0 ),
        .I4(\tmp_118_reg_1255_reg[7]_1 [1]),
        .I5(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_118_reg_1255[7]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6696699996666999)) 
    \tmp_118_reg_1255[7]_i_7 
       (.I0(\tmp_118_reg_1255[7]_i_3_n_7 ),
        .I1(\tmp_118_reg_1255_reg[7]_1 [1]),
        .I2(\tmp_118_reg_1255_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][6]_0 ),
        .I4(\tmp_118_reg_1255_reg[7]_1 [0]),
        .I5(\SRL_SIG_reg[1][5]_0 ),
        .O(\tmp_118_reg_1255[7]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h95A9A9A96A565656)) 
    \tmp_118_reg_1255[7]_i_8 
       (.I0(\tmp_118_reg_1255[7]_i_4_n_7 ),
        .I1(\tmp_118_reg_1255_reg[7] [3]),
        .I2(\tmp_118_reg_1255_reg[7]_0 ),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_118_reg_1255_reg[3] [6]),
        .I5(\tmp_118_reg_1255[7]_i_13_n_7 ),
        .O(\tmp_118_reg_1255[7]_i_8_n_7 ));
  CARRY4 \tmp_118_reg_1255_reg[3]_i_1 
       (.CI(\tmp_118_reg_1255_reg[3]_2 ),
        .CO({\tmp_118_reg_1255_reg[3]_i_1_n_7 ,\tmp_118_reg_1255_reg[3]_i_1_n_8 ,\tmp_118_reg_1255_reg[3]_i_1_n_9 ,\tmp_118_reg_1255_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_118_reg_1255[3]_i_2_n_7 ,\tmp_118_reg_1255[3]_i_3_n_7 ,\tmp_118_reg_1255_reg[3]_3 }),
        .O(tmp_98_reg_1171_reg[3:0]),
        .S({\tmp_118_reg_1255[3]_i_6_n_7 ,\tmp_118_reg_1255[3]_i_7_n_7 ,\tmp_118_reg_1255_reg[3]_4 ,\tmp_118_reg_1255[3]_i_9_n_7 }));
  CARRY4 \tmp_118_reg_1255_reg[3]_i_11 
       (.CI(1'b0),
        .CO({tmp_98_reg_1171_reg_3,\tmp_118_reg_1255_reg[3]_i_11_n_8 ,\tmp_118_reg_1255_reg[3]_i_11_n_9 ,\tmp_118_reg_1255_reg[3]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_362_reg_1260[0]_i_8 ,\tmp_118_reg_1255[3]_i_15_n_7 ,1'b0}),
        .O(tmp_98_reg_1171_reg_1),
        .S({\tmp_118_reg_1255[3]_i_16_n_7 ,\tmp_118_reg_1255[3]_i_17_n_7 ,\tmp_362_reg_1260[0]_i_8_0 ,\tmp_118_reg_1255[3]_i_19_n_7 }));
  CARRY4 \tmp_118_reg_1255_reg[7]_i_1 
       (.CI(\tmp_118_reg_1255_reg[3]_i_1_n_7 ),
        .CO({\NLW_tmp_118_reg_1255_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_118_reg_1255_reg[7]_i_1_n_8 ,\tmp_118_reg_1255_reg[7]_i_1_n_9 ,\tmp_118_reg_1255_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_118_reg_1255[7]_i_2_n_7 ,\tmp_118_reg_1255[7]_i_3_n_7 ,\tmp_118_reg_1255[7]_i_4_n_7 }),
        .O(tmp_98_reg_1171_reg[7:4]),
        .S({\tmp_118_reg_1255[7]_i_5_n_7 ,\tmp_118_reg_1255[7]_i_6_n_7 ,\tmp_118_reg_1255[7]_i_7_n_7 ,\tmp_118_reg_1255[7]_i_8_n_7 }));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_227_1_reg_1235[0]_i_1 
       (.I0(\Conv1DMac_new_1_U0/tmp_357_fu_530_p1 [1]),
        .I1(\Conv1DMac_new_1_U0/tmp_357_fu_530_p1 [2]),
        .I2(\tmp_227_1_reg_1235_reg[0] [1]),
        .I3(\tmp_227_1_reg_1235[0]_i_2_n_7 ),
        .O(tmp_227_1_fu_558_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_227_1_reg_1235[0]_i_2 
       (.I0(\tmp_227_1_reg_1235_reg[0] [0]),
        .I1(D[7]),
        .I2(tmp_98_reg_1171_reg_rep__0),
        .I3(tmp_98_reg_1171_reg_rep__0_0[0]),
        .I4(\Conv1DMac_new_1_U0/tmp_357_fu_530_p1 [0]),
        .O(\tmp_227_1_reg_1235[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_227_2_reg_1250[0]_i_1 
       (.I0(\Conv1DMac_new_1_U0/tmp_360_fu_600_p1 [1]),
        .I1(\Conv1DMac_new_1_U0/tmp_360_fu_600_p1 [2]),
        .I2(\tmp_227_2_reg_1250_reg[0] [1]),
        .I3(\tmp_227_2_reg_1250[0]_i_2_n_7 ),
        .O(tmp_227_2_fu_628_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_227_2_reg_1250[0]_i_2 
       (.I0(\tmp_227_2_reg_1250_reg[0] [0]),
        .I1(tmp_98_reg_1171_reg_rep__1[7]),
        .I2(tmp_98_reg_1171_reg_rep__1_0),
        .I3(tmp_98_reg_1171_reg_rep__1_1[0]),
        .I4(\Conv1DMac_new_1_U0/tmp_360_fu_600_p1 [0]),
        .O(\tmp_227_2_reg_1250[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_227_3_reg_1265[0]_i_1 
       (.I0(\Conv1DMac_new_1_U0/tmp_363_fu_670_p1 [1]),
        .I1(\Conv1DMac_new_1_U0/tmp_363_fu_670_p1 [2]),
        .I2(\tmp_227_3_reg_1265_reg[0] [1]),
        .I3(\tmp_227_3_reg_1265[0]_i_2_n_7 ),
        .O(tmp_227_3_fu_698_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_227_3_reg_1265[0]_i_2 
       (.I0(\tmp_227_3_reg_1265_reg[0] [0]),
        .I1(tmp_98_reg_1171_reg[7]),
        .I2(tmp_98_reg_1171_reg_0),
        .I3(tmp_98_reg_1171_reg_1[0]),
        .I4(\Conv1DMac_new_1_U0/tmp_363_fu_670_p1 [0]),
        .O(\tmp_227_3_reg_1265[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_353_reg_1215[0]_i_19 
       (.I0(\SRL_SIG_reg[1][3]_0 ),
        .I1(DOADO[0]),
        .I2(DOADO[2]),
        .I3(\SRL_SIG_reg[1][1]_0 ),
        .I4(DOADO[1]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_353_reg_1215[0]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_353_reg_1215[0]_i_21 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(DOADO[1]),
        .O(\tmp_353_reg_1215[0]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_353_reg_1215[0]_i_22 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_353_reg_1215[0]_i_38_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(DOADO[2]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(DOADO[1]),
        .O(\tmp_353_reg_1215[0]_i_22_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_353_reg_1215[0]_i_23 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(DOADO[2]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(DOADO[1]),
        .I4(\SRL_SIG_reg[1][2]_0 ),
        .I5(DOADO[0]),
        .O(\tmp_353_reg_1215[0]_i_23_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_353_reg_1215[0]_i_24 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(DOADO[0]),
        .I2(DOADO[1]),
        .I3(\SRL_SIG_reg[1][0]_0 ),
        .O(\tmp_353_reg_1215[0]_i_24_n_7 ));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \tmp_353_reg_1215[0]_i_25 
       (.I0(DOADO[0]),
        .I1(\tmp_118_reg_1255[7]_i_14 ),
        .I2(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I3(out_V_V_din[0]),
        .I4(\SRL_SIG_reg[1]_0 [0]),
        .O(\tmp_353_reg_1215[0]_i_25_n_7 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_353_reg_1215[0]_i_26 
       (.I0(\SRL_SIG_reg[1]_0 [0]),
        .I1(out_V_V_din[0]),
        .I2(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I3(\tmp_118_reg_1255[7]_i_14 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_353_reg_1215[0]_i_29 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(DOADO[4]),
        .O(\tmp_353_reg_1215[0]_i_29_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_353_reg_1215[0]_i_30 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_353_reg_1215[0]_i_39_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(DOADO[5]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(DOADO[4]),
        .O(\tmp_353_reg_1215[0]_i_30_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_353_reg_1215[0]_i_31 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(DOADO[5]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(DOADO[4]),
        .I4(DOADO[3]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_353_reg_1215[0]_i_31_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_353_reg_1215[0]_i_33 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(DOADO[3]),
        .O(\tmp_353_reg_1215[0]_i_33_n_7 ));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \tmp_353_reg_1215[0]_i_34 
       (.I0(DOADO[0]),
        .I1(\tmp_118_reg_1255[7]_i_14 ),
        .I2(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I3(out_V_V_din[7]),
        .I4(\SRL_SIG_reg[1]_0 [7]),
        .O(tmp_98_reg_1171_reg_rep_4));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \tmp_353_reg_1215[0]_i_35 
       (.I0(DOADO[0]),
        .I1(\tmp_118_reg_1255[7]_i_14 ),
        .I2(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I3(out_V_V_din[6]),
        .I4(\SRL_SIG_reg[1]_0 [6]),
        .O(tmp_98_reg_1171_reg_rep_3));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \tmp_353_reg_1215[0]_i_36 
       (.I0(DOADO[0]),
        .I1(\tmp_118_reg_1255[7]_i_14 ),
        .I2(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I3(out_V_V_din[5]),
        .I4(\SRL_SIG_reg[1]_0 [5]),
        .O(tmp_98_reg_1171_reg_rep_2));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_353_reg_1215[0]_i_37 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(DOADO[1]),
        .O(\mOutPtr_reg[1] ));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \tmp_353_reg_1215[0]_i_38 
       (.I0(DOADO[0]),
        .I1(\tmp_118_reg_1255[7]_i_14 ),
        .I2(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I3(out_V_V_din[3]),
        .I4(\SRL_SIG_reg[1]_0 [3]),
        .O(\tmp_353_reg_1215[0]_i_38_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_353_reg_1215[0]_i_39 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(DOADO[3]),
        .O(\tmp_353_reg_1215[0]_i_39_n_7 ));
  CARRY4 \tmp_353_reg_1215_reg[0]_i_10 
       (.CI(1'b0),
        .CO({tmp_98_reg_1171_reg_rep_5,\tmp_353_reg_1215_reg[0]_i_10_n_8 ,\tmp_353_reg_1215_reg[0]_i_10_n_9 ,\tmp_353_reg_1215_reg[0]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI({DI,\tmp_353_reg_1215[0]_i_29_n_7 ,1'b0}),
        .O(tmp_98_reg_1171_reg_rep_1),
        .S({\tmp_353_reg_1215[0]_i_30_n_7 ,\tmp_353_reg_1215[0]_i_31_n_7 ,S,\tmp_353_reg_1215[0]_i_33_n_7 }));
  CARRY4 \tmp_353_reg_1215_reg[0]_i_5 
       (.CI(1'b0),
        .CO({CO,\tmp_353_reg_1215_reg[0]_i_5_n_8 ,\tmp_353_reg_1215_reg[0]_i_5_n_9 ,\tmp_353_reg_1215_reg[0]_i_5_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_353_reg_1215[0]_i_19_n_7 ,\tmp_353_reg_1215_reg[0] ,\tmp_353_reg_1215[0]_i_21_n_7 ,1'b0}),
        .O({tmp_98_reg_1171_reg_rep_0,\tmp_353_reg_1215_reg[0]_i_5_n_12 ,\tmp_353_reg_1215_reg[0]_i_5_n_13 ,\tmp_353_reg_1215_reg[0]_i_5_n_14 }),
        .S({\tmp_353_reg_1215[0]_i_22_n_7 ,\tmp_353_reg_1215[0]_i_23_n_7 ,\tmp_353_reg_1215[0]_i_24_n_7 ,\tmp_353_reg_1215[0]_i_25_n_7 }));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_356_reg_1230[0]_i_19 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_108_reg_1225_reg[3] [1]),
        .O(\tmp_356_reg_1230[0]_i_19_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_356_reg_1230[0]_i_20 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_356_reg_1230[0]_i_28_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_108_reg_1225_reg[3] [2]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\tmp_108_reg_1225_reg[3] [1]),
        .O(\tmp_356_reg_1230[0]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_356_reg_1230[0]_i_21 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_108_reg_1225_reg[3] [2]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_108_reg_1225_reg[3] [1]),
        .I4(\tmp_108_reg_1225_reg[3] [0]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_356_reg_1230[0]_i_21_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_356_reg_1230[0]_i_23 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_108_reg_1225_reg[3] [0]),
        .O(\tmp_356_reg_1230[0]_i_23_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_356_reg_1230[0]_i_24 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\tmp_108_reg_1225_reg[3] [0]),
        .O(\mOutPtr_reg[1]_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_356_reg_1230[0]_i_25 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\tmp_108_reg_1225_reg[3] [0]),
        .O(\mOutPtr_reg[1]_6 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_356_reg_1230[0]_i_26 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_108_reg_1225_reg[3] [0]),
        .O(\mOutPtr_reg[1]_5 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_356_reg_1230[0]_i_27 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_108_reg_1225_reg[3] [1]),
        .O(\mOutPtr_reg[1]_4 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_356_reg_1230[0]_i_28 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_108_reg_1225_reg[3] [0]),
        .O(\tmp_356_reg_1230[0]_i_28_n_7 ));
  CARRY4 \tmp_356_reg_1230_reg[0]_i_4 
       (.CI(1'b0),
        .CO({tmp_98_reg_1171_reg_rep__0_1,\tmp_356_reg_1230_reg[0]_i_4_n_8 ,\tmp_356_reg_1230_reg[0]_i_4_n_9 ,\tmp_356_reg_1230_reg[0]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_356_reg_1230_reg[0] ,\tmp_356_reg_1230[0]_i_19_n_7 ,1'b0}),
        .O({tmp_98_reg_1171_reg_rep__0,\Conv1DMac_new_1_U0/tmp_357_fu_530_p1 }),
        .S({\tmp_356_reg_1230[0]_i_20_n_7 ,\tmp_356_reg_1230[0]_i_21_n_7 ,\tmp_356_reg_1230_reg[0]_0 ,\tmp_356_reg_1230[0]_i_23_n_7 }));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_359_reg_1245[0]_i_19 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_113_reg_1240_reg[3] [1]),
        .O(\tmp_359_reg_1245[0]_i_19_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_359_reg_1245[0]_i_20 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_359_reg_1245[0]_i_28_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_113_reg_1240_reg[3] [2]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\tmp_113_reg_1240_reg[3] [1]),
        .O(\tmp_359_reg_1245[0]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_359_reg_1245[0]_i_21 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_113_reg_1240_reg[3] [2]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_113_reg_1240_reg[3] [1]),
        .I4(\tmp_113_reg_1240_reg[3] [0]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_359_reg_1245[0]_i_21_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_359_reg_1245[0]_i_23 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_113_reg_1240_reg[3] [0]),
        .O(\tmp_359_reg_1245[0]_i_23_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_359_reg_1245[0]_i_24 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\tmp_113_reg_1240_reg[3] [0]),
        .O(\mOutPtr_reg[1]_15 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_359_reg_1245[0]_i_25 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\tmp_113_reg_1240_reg[3] [0]),
        .O(\mOutPtr_reg[1]_14 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_359_reg_1245[0]_i_26 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_113_reg_1240_reg[3] [0]),
        .O(\mOutPtr_reg[1]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_359_reg_1245[0]_i_27 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_113_reg_1240_reg[3] [1]),
        .O(\mOutPtr_reg[1]_12 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_359_reg_1245[0]_i_28 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_113_reg_1240_reg[3] [0]),
        .O(\tmp_359_reg_1245[0]_i_28_n_7 ));
  CARRY4 \tmp_359_reg_1245_reg[0]_i_4 
       (.CI(1'b0),
        .CO({tmp_98_reg_1171_reg_rep__1_2,\tmp_359_reg_1245_reg[0]_i_4_n_8 ,\tmp_359_reg_1245_reg[0]_i_4_n_9 ,\tmp_359_reg_1245_reg[0]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_359_reg_1245_reg[0] ,\tmp_359_reg_1245[0]_i_19_n_7 ,1'b0}),
        .O({tmp_98_reg_1171_reg_rep__1_0,\Conv1DMac_new_1_U0/tmp_360_fu_600_p1 }),
        .S({\tmp_359_reg_1245[0]_i_20_n_7 ,\tmp_359_reg_1245[0]_i_21_n_7 ,\tmp_359_reg_1245_reg[0]_0 ,\tmp_359_reg_1245[0]_i_23_n_7 }));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_362_reg_1260[0]_i_19 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_118_reg_1255_reg[3] [1]),
        .O(\tmp_362_reg_1260[0]_i_19_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_362_reg_1260[0]_i_20 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_362_reg_1260[0]_i_28_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_118_reg_1255_reg[3] [2]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\tmp_118_reg_1255_reg[3] [1]),
        .O(\tmp_362_reg_1260[0]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_362_reg_1260[0]_i_21 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_118_reg_1255_reg[3] [2]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_118_reg_1255_reg[3] [1]),
        .I4(\tmp_118_reg_1255_reg[3] [0]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_362_reg_1260[0]_i_21_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_362_reg_1260[0]_i_23 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_118_reg_1255_reg[3] [0]),
        .O(\tmp_362_reg_1260[0]_i_23_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_362_reg_1260[0]_i_24 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\tmp_118_reg_1255_reg[3] [0]),
        .O(\mOutPtr_reg[1]_23 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_362_reg_1260[0]_i_25 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\tmp_118_reg_1255_reg[3] [0]),
        .O(\mOutPtr_reg[1]_22 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_362_reg_1260[0]_i_26 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_118_reg_1255_reg[3] [0]),
        .O(\mOutPtr_reg[1]_21 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_362_reg_1260[0]_i_27 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_118_reg_1255_reg[3] [1]),
        .O(\mOutPtr_reg[1]_20 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_362_reg_1260[0]_i_28 
       (.I0(\tmp_118_reg_1255[7]_i_14 ),
        .I1(\tmp_353_reg_1215_reg[0]_i_5_0 ),
        .I2(out_V_V_din[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_118_reg_1255_reg[3] [0]),
        .O(\tmp_362_reg_1260[0]_i_28_n_7 ));
  CARRY4 \tmp_362_reg_1260_reg[0]_i_4 
       (.CI(1'b0),
        .CO({tmp_98_reg_1171_reg_2,\tmp_362_reg_1260_reg[0]_i_4_n_8 ,\tmp_362_reg_1260_reg[0]_i_4_n_9 ,\tmp_362_reg_1260_reg[0]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_362_reg_1260_reg[0] ,\tmp_362_reg_1260[0]_i_19_n_7 ,1'b0}),
        .O({tmp_98_reg_1171_reg_0,\Conv1DMac_new_1_U0/tmp_363_fu_670_p1 }),
        .S({\tmp_362_reg_1260[0]_i_20_n_7 ,\tmp_362_reg_1260[0]_i_21_n_7 ,\tmp_362_reg_1260_reg[0]_0 ,\tmp_362_reg_1260[0]_i_23_n_7 }));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_31
   (in_V_V_dout,
    ram_reg,
    ram_reg_0,
    E,
    D,
    ap_clk);
  output [7:0]in_V_V_dout;
  input ram_reg;
  input ram_reg_0;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]in_V_V_dout;
  wire ram_reg;
  wire ram_reg_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_11__8
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(in_V_V_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_12__11
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(in_V_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_13__10
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(in_V_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_14__9
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(in_V_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_15__10
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(in_V_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_16__9
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(in_V_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_17__10
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(in_V_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_18__9
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(in_V_V_dout[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_34
   (\SRL_SIG_reg[1][7]_0 ,
    D,
    \tmp_V_reg_1263_reg[7] ,
    \tmp_V_reg_1263_reg[0] ,
    E,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  input [7:0]D;
  input \tmp_V_reg_1263_reg[7] ;
  input \tmp_V_reg_1263_reg[0] ;
  input [0:0]E;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire \tmp_V_reg_1263_reg[0] ;
  wire \tmp_V_reg_1263_reg[7] ;

  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[1]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[1]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[1]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[1]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[1]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[1]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1263[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_0 [0]),
        .I1(D[0]),
        .I2(\tmp_V_reg_1263_reg[7] ),
        .I3(\tmp_V_reg_1263_reg[0] ),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1263[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_0 [1]),
        .I1(D[1]),
        .I2(\tmp_V_reg_1263_reg[7] ),
        .I3(\tmp_V_reg_1263_reg[0] ),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1263[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_0 [2]),
        .I1(D[2]),
        .I2(\tmp_V_reg_1263_reg[7] ),
        .I3(\tmp_V_reg_1263_reg[0] ),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1263[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_0 [3]),
        .I1(D[3]),
        .I2(\tmp_V_reg_1263_reg[7] ),
        .I3(\tmp_V_reg_1263_reg[0] ),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1263[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_0 [4]),
        .I1(D[4]),
        .I2(\tmp_V_reg_1263_reg[7] ),
        .I3(\tmp_V_reg_1263_reg[0] ),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1263[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_0 [5]),
        .I1(D[5]),
        .I2(\tmp_V_reg_1263_reg[7] ),
        .I3(\tmp_V_reg_1263_reg[0] ),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1263[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_0 [6]),
        .I1(D[6]),
        .I2(\tmp_V_reg_1263_reg[7] ),
        .I3(\tmp_V_reg_1263_reg[0] ),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1263[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_0 [7]),
        .I1(D[7]),
        .I2(\tmp_V_reg_1263_reg[7] ),
        .I3(\tmp_V_reg_1263_reg[0] ),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_35
   (in_V_V_dout,
    D,
    ram_reg,
    ram_reg_0,
    E,
    ap_clk);
  output [7:0]in_V_V_dout;
  input [7:0]D;
  input ram_reg;
  input ram_reg_0;
  input [0:0]E;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire [7:0]in_V_V_dout;
  wire ram_reg;
  wire ram_reg_0;

  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[1]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[1]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[1]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[1]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[1]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[1]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_11__7
       (.I0(\SRL_SIG_reg[1]_0 [7]),
        .I1(D[7]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(in_V_V_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_12__10
       (.I0(\SRL_SIG_reg[1]_0 [6]),
        .I1(D[6]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(in_V_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_13__9
       (.I0(\SRL_SIG_reg[1]_0 [5]),
        .I1(D[5]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(in_V_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_14__8
       (.I0(\SRL_SIG_reg[1]_0 [4]),
        .I1(D[4]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(in_V_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_15__9
       (.I0(\SRL_SIG_reg[1]_0 [3]),
        .I1(D[3]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(in_V_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_16__8
       (.I0(\SRL_SIG_reg[1]_0 [2]),
        .I1(D[2]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(in_V_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_17__9
       (.I0(\SRL_SIG_reg[1]_0 [1]),
        .I1(D[1]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(in_V_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_18__8
       (.I0(\SRL_SIG_reg[1]_0 [0]),
        .I1(D[0]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(in_V_V_dout[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_36
   (DIBDI,
    CO,
    DOADO,
    shiftReg_addr,
    ram_reg,
    ram_reg_0,
    E,
    D,
    ap_clk);
  output [7:0]DIBDI;
  output [0:0]CO;
  input [7:0]DOADO;
  input shiftReg_addr;
  input ram_reg;
  input ram_reg_0;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [7:0]D;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_i_33__5_n_10;
  wire ram_reg_i_33__5_n_8;
  wire ram_reg_i_33__5_n_9;
  wire ram_reg_i_34__5_n_7;
  wire ram_reg_i_35__5_n_7;
  wire ram_reg_i_36__4_n_7;
  wire ram_reg_i_37__5_n_7;
  wire ram_reg_i_38__4_n_7;
  wire ram_reg_i_39__4_n_7;
  wire ram_reg_i_40__2_n_7;
  wire ram_reg_i_41__1_n_7;
  wire shiftReg_addr;
  wire [3:0]NLW_ram_reg_i_33__5_O_UNCONNECTED;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_18__7
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIBDI[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_19__9
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIBDI[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_20__10
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIBDI[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_21__11
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIBDI[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_22__11
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIBDI[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_23__11
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIBDI[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_24__6
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIBDI[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_25__6
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIBDI[0]));
  CARRY4 ram_reg_i_33__5
       (.CI(1'b0),
        .CO({CO,ram_reg_i_33__5_n_8,ram_reg_i_33__5_n_9,ram_reg_i_33__5_n_10}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_34__5_n_7,ram_reg_i_35__5_n_7,ram_reg_i_36__4_n_7,ram_reg_i_37__5_n_7}),
        .O(NLW_ram_reg_i_33__5_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_38__4_n_7,ram_reg_i_39__4_n_7,ram_reg_i_40__2_n_7,ram_reg_i_41__1_n_7}));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    ram_reg_i_34__5
       (.I0(DIBDI[7]),
        .I1(DOADO[7]),
        .I2(shiftReg_addr),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .I5(DOADO[6]),
        .O(ram_reg_i_34__5_n_7));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    ram_reg_i_35__5
       (.I0(DIBDI[5]),
        .I1(DOADO[5]),
        .I2(shiftReg_addr),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .I5(DOADO[4]),
        .O(ram_reg_i_35__5_n_7));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    ram_reg_i_36__4
       (.I0(DIBDI[3]),
        .I1(DOADO[3]),
        .I2(shiftReg_addr),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .I5(DOADO[2]),
        .O(ram_reg_i_36__4_n_7));
  LUT6 #(
    .INIT(64'h22222222BBB22B22)) 
    ram_reg_i_37__5
       (.I0(DIBDI[1]),
        .I1(DOADO[1]),
        .I2(shiftReg_addr),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .I5(DOADO[0]),
        .O(ram_reg_i_37__5_n_7));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    ram_reg_i_38__4
       (.I0(DOADO[7]),
        .I1(DIBDI[7]),
        .I2(DOADO[6]),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(ram_reg_i_38__4_n_7));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    ram_reg_i_39__4
       (.I0(DOADO[5]),
        .I1(DIBDI[5]),
        .I2(DOADO[4]),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(ram_reg_i_39__4_n_7));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    ram_reg_i_40__2
       (.I0(DOADO[3]),
        .I1(DIBDI[3]),
        .I2(DOADO[2]),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(ram_reg_i_40__2_n_7));
  LUT6 #(
    .INIT(64'h9090900909900909)) 
    ram_reg_i_41__1
       (.I0(DOADO[1]),
        .I1(DIBDI[1]),
        .I2(DOADO[0]),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [0]),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(ram_reg_i_41__1_n_7));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_39
   (tmp_97_fu_564_p2,
    tmp_86_reg_1247_reg_rep,
    tmp_86_reg_1247_reg_rep_0,
    tmp_86_reg_1247_reg_rep_1,
    tmp_203_1_fu_634_p2,
    D,
    tmp_86_reg_1247_reg_rep__0,
    tmp_86_reg_1247_reg_rep__0_0,
    tmp_203_2_fu_704_p2,
    tmp_86_reg_1247_reg_rep__1,
    tmp_86_reg_1247_reg_rep__1_0,
    tmp_86_reg_1247_reg_rep__1_1,
    tmp_203_3_fu_774_p2,
    tmp_86_reg_1247_reg,
    tmp_86_reg_1247_reg_0,
    tmp_86_reg_1247_reg_1,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[1][2]_0 ,
    \mOutPtr_reg[1] ,
    tmp_86_reg_1247_reg_rep_2,
    tmp_86_reg_1247_reg_rep_3,
    tmp_86_reg_1247_reg_rep_4,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    \mOutPtr_reg[1]_2 ,
    \mOutPtr_reg[1]_3 ,
    \SRL_SIG_reg[1][4]_0 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \mOutPtr_reg[1]_4 ,
    \mOutPtr_reg[1]_5 ,
    \mOutPtr_reg[1]_6 ,
    \mOutPtr_reg[1]_7 ,
    \mOutPtr_reg[1]_8 ,
    \mOutPtr_reg[1]_9 ,
    \mOutPtr_reg[1]_10 ,
    \mOutPtr_reg[1]_11 ,
    \mOutPtr_reg[1]_12 ,
    \mOutPtr_reg[1]_13 ,
    \mOutPtr_reg[1]_14 ,
    \mOutPtr_reg[1]_15 ,
    \mOutPtr_reg[1]_16 ,
    \mOutPtr_reg[1]_17 ,
    \mOutPtr_reg[1]_18 ,
    \mOutPtr_reg[1]_19 ,
    \mOutPtr_reg[1]_20 ,
    \mOutPtr_reg[1]_21 ,
    \mOutPtr_reg[1]_22 ,
    \mOutPtr_reg[1]_23 ,
    \mOutPtr_reg[1]_24 ,
    \mOutPtr_reg[1]_25 ,
    \mOutPtr_reg[1]_26 ,
    \mOutPtr_reg[1]_27 ,
    CO,
    tmp_86_reg_1247_reg_rep_5,
    tmp_86_reg_1247_reg_rep__0_1,
    tmp_86_reg_1247_reg_rep__0_2,
    tmp_86_reg_1247_reg_rep__1_2,
    tmp_86_reg_1247_reg_rep__1_3,
    tmp_86_reg_1247_reg_2,
    tmp_86_reg_1247_reg_3,
    \SRL_SIG_reg[1][0]_0 ,
    \tmp_97_reg_1296_reg[0] ,
    \tmp_203_1_reg_1311_reg[0] ,
    \tmp_203_2_reg_1326_reg[0] ,
    \tmp_203_3_reg_1341_reg[0] ,
    DOADO,
    \tmp_129_reg_1331[7]_i_14 ,
    \tmp_97_reg_1296_reg[0]_i_3_0 ,
    \SRL_SIG_reg[1][7]_1 ,
    \tmp_s_reg_1286_reg[3] ,
    O,
    \tmp_s_reg_1286_reg[3]_0 ,
    \tmp_s_reg_1286_reg[7] ,
    \tmp_s_reg_1286_reg[7]_0 ,
    \tmp_s_reg_1286_reg[7]_1 ,
    \tmp_127_reg_1301_reg[3] ,
    \tmp_127_reg_1301_reg[3]_0 ,
    \tmp_127_reg_1301_reg[7] ,
    \tmp_127_reg_1301_reg[3]_1 ,
    \tmp_127_reg_1301_reg[7]_0 ,
    \tmp_127_reg_1301_reg[7]_1 ,
    \tmp_127_reg_1301_reg[7]_2 ,
    \tmp_128_reg_1316_reg[3] ,
    \tmp_128_reg_1316_reg[3]_0 ,
    \tmp_128_reg_1316_reg[7] ,
    \tmp_128_reg_1316_reg[3]_1 ,
    \tmp_128_reg_1316_reg[7]_0 ,
    \tmp_128_reg_1316_reg[7]_1 ,
    \tmp_128_reg_1316_reg[7]_2 ,
    \tmp_129_reg_1331_reg[3] ,
    \tmp_129_reg_1331_reg[3]_0 ,
    \tmp_129_reg_1331_reg[7] ,
    \tmp_129_reg_1331_reg[3]_1 ,
    \tmp_129_reg_1331_reg[7]_0 ,
    \tmp_129_reg_1331_reg[7]_1 ,
    \tmp_129_reg_1331_reg[7]_2 ,
    \tmp_366_reg_1291_reg[0] ,
    DI,
    S,
    \tmp_s_reg_1286_reg[3]_1 ,
    \tmp_s_reg_1286_reg[3]_2 ,
    \tmp_s_reg_1286_reg[3]_3 ,
    \tmp_369_reg_1306_reg[0] ,
    \tmp_369_reg_1306_reg[0]_0 ,
    \tmp_369_reg_1306[0]_i_8 ,
    \tmp_369_reg_1306[0]_i_8_0 ,
    \tmp_127_reg_1301_reg[3]_2 ,
    \tmp_127_reg_1301_reg[3]_3 ,
    \tmp_127_reg_1301_reg[3]_4 ,
    \tmp_372_reg_1321_reg[0] ,
    \tmp_372_reg_1321_reg[0]_0 ,
    \tmp_372_reg_1321[0]_i_8 ,
    \tmp_372_reg_1321[0]_i_8_0 ,
    \tmp_128_reg_1316_reg[3]_2 ,
    \tmp_128_reg_1316_reg[3]_3 ,
    \tmp_128_reg_1316_reg[3]_4 ,
    \tmp_375_reg_1336_reg[0] ,
    \tmp_375_reg_1336_reg[0]_0 ,
    \tmp_375_reg_1336[0]_i_8 ,
    \tmp_375_reg_1336[0]_i_8_0 ,
    \tmp_129_reg_1331_reg[3]_2 ,
    \tmp_129_reg_1331_reg[3]_3 ,
    \tmp_129_reg_1331_reg[3]_4 ,
    E,
    ap_clk);
  output tmp_97_fu_564_p2;
  output [7:0]tmp_86_reg_1247_reg_rep;
  output [0:0]tmp_86_reg_1247_reg_rep_0;
  output [3:0]tmp_86_reg_1247_reg_rep_1;
  output tmp_203_1_fu_634_p2;
  output [7:0]D;
  output [0:0]tmp_86_reg_1247_reg_rep__0;
  output [3:0]tmp_86_reg_1247_reg_rep__0_0;
  output tmp_203_2_fu_704_p2;
  output [7:0]tmp_86_reg_1247_reg_rep__1;
  output [0:0]tmp_86_reg_1247_reg_rep__1_0;
  output [3:0]tmp_86_reg_1247_reg_rep__1_1;
  output tmp_203_3_fu_774_p2;
  output [7:0]tmp_86_reg_1247_reg;
  output [0:0]tmp_86_reg_1247_reg_0;
  output [3:0]tmp_86_reg_1247_reg_1;
  output \SRL_SIG_reg[1][3]_0 ;
  output \SRL_SIG_reg[1][1]_0 ;
  output \SRL_SIG_reg[1][2]_0 ;
  output \mOutPtr_reg[1] ;
  output tmp_86_reg_1247_reg_rep_2;
  output tmp_86_reg_1247_reg_rep_3;
  output tmp_86_reg_1247_reg_rep_4;
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[1]_1 ;
  output \mOutPtr_reg[1]_2 ;
  output \mOutPtr_reg[1]_3 ;
  output \SRL_SIG_reg[1][4]_0 ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[1][6]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output \mOutPtr_reg[1]_4 ;
  output \mOutPtr_reg[1]_5 ;
  output \mOutPtr_reg[1]_6 ;
  output \mOutPtr_reg[1]_7 ;
  output \mOutPtr_reg[1]_8 ;
  output \mOutPtr_reg[1]_9 ;
  output \mOutPtr_reg[1]_10 ;
  output \mOutPtr_reg[1]_11 ;
  output \mOutPtr_reg[1]_12 ;
  output \mOutPtr_reg[1]_13 ;
  output \mOutPtr_reg[1]_14 ;
  output \mOutPtr_reg[1]_15 ;
  output \mOutPtr_reg[1]_16 ;
  output \mOutPtr_reg[1]_17 ;
  output \mOutPtr_reg[1]_18 ;
  output \mOutPtr_reg[1]_19 ;
  output \mOutPtr_reg[1]_20 ;
  output \mOutPtr_reg[1]_21 ;
  output \mOutPtr_reg[1]_22 ;
  output \mOutPtr_reg[1]_23 ;
  output \mOutPtr_reg[1]_24 ;
  output \mOutPtr_reg[1]_25 ;
  output \mOutPtr_reg[1]_26 ;
  output \mOutPtr_reg[1]_27 ;
  output [0:0]CO;
  output [0:0]tmp_86_reg_1247_reg_rep_5;
  output [0:0]tmp_86_reg_1247_reg_rep__0_1;
  output [0:0]tmp_86_reg_1247_reg_rep__0_2;
  output [0:0]tmp_86_reg_1247_reg_rep__1_2;
  output [0:0]tmp_86_reg_1247_reg_rep__1_3;
  output [0:0]tmp_86_reg_1247_reg_2;
  output [0:0]tmp_86_reg_1247_reg_3;
  output \SRL_SIG_reg[1][0]_0 ;
  input [1:0]\tmp_97_reg_1296_reg[0] ;
  input [1:0]\tmp_203_1_reg_1311_reg[0] ;
  input [1:0]\tmp_203_2_reg_1326_reg[0] ;
  input [1:0]\tmp_203_3_reg_1341_reg[0] ;
  input [6:0]DOADO;
  input \tmp_129_reg_1331[7]_i_14 ;
  input \tmp_97_reg_1296_reg[0]_i_3_0 ;
  input [7:0]\SRL_SIG_reg[1][7]_1 ;
  input [1:0]\tmp_s_reg_1286_reg[3] ;
  input [3:0]O;
  input [1:0]\tmp_s_reg_1286_reg[3]_0 ;
  input [0:0]\tmp_s_reg_1286_reg[7] ;
  input [1:0]\tmp_s_reg_1286_reg[7]_0 ;
  input [0:0]\tmp_s_reg_1286_reg[7]_1 ;
  input [6:0]\tmp_127_reg_1301_reg[3] ;
  input [1:0]\tmp_127_reg_1301_reg[3]_0 ;
  input [3:0]\tmp_127_reg_1301_reg[7] ;
  input [1:0]\tmp_127_reg_1301_reg[3]_1 ;
  input [0:0]\tmp_127_reg_1301_reg[7]_0 ;
  input [1:0]\tmp_127_reg_1301_reg[7]_1 ;
  input [0:0]\tmp_127_reg_1301_reg[7]_2 ;
  input [6:0]\tmp_128_reg_1316_reg[3] ;
  input [1:0]\tmp_128_reg_1316_reg[3]_0 ;
  input [3:0]\tmp_128_reg_1316_reg[7] ;
  input [1:0]\tmp_128_reg_1316_reg[3]_1 ;
  input [0:0]\tmp_128_reg_1316_reg[7]_0 ;
  input [1:0]\tmp_128_reg_1316_reg[7]_1 ;
  input [0:0]\tmp_128_reg_1316_reg[7]_2 ;
  input [6:0]\tmp_129_reg_1331_reg[3] ;
  input [1:0]\tmp_129_reg_1331_reg[3]_0 ;
  input [3:0]\tmp_129_reg_1331_reg[7] ;
  input [1:0]\tmp_129_reg_1331_reg[3]_1 ;
  input [0:0]\tmp_129_reg_1331_reg[7]_0 ;
  input [1:0]\tmp_129_reg_1331_reg[7]_1 ;
  input [0:0]\tmp_129_reg_1331_reg[7]_2 ;
  input [0:0]\tmp_366_reg_1291_reg[0] ;
  input [1:0]DI;
  input [0:0]S;
  input [0:0]\tmp_s_reg_1286_reg[3]_1 ;
  input [1:0]\tmp_s_reg_1286_reg[3]_2 ;
  input [0:0]\tmp_s_reg_1286_reg[3]_3 ;
  input [1:0]\tmp_369_reg_1306_reg[0] ;
  input [0:0]\tmp_369_reg_1306_reg[0]_0 ;
  input [1:0]\tmp_369_reg_1306[0]_i_8 ;
  input [0:0]\tmp_369_reg_1306[0]_i_8_0 ;
  input [0:0]\tmp_127_reg_1301_reg[3]_2 ;
  input [1:0]\tmp_127_reg_1301_reg[3]_3 ;
  input [0:0]\tmp_127_reg_1301_reg[3]_4 ;
  input [1:0]\tmp_372_reg_1321_reg[0] ;
  input [0:0]\tmp_372_reg_1321_reg[0]_0 ;
  input [1:0]\tmp_372_reg_1321[0]_i_8 ;
  input [0:0]\tmp_372_reg_1321[0]_i_8_0 ;
  input [0:0]\tmp_128_reg_1316_reg[3]_2 ;
  input [1:0]\tmp_128_reg_1316_reg[3]_3 ;
  input [0:0]\tmp_128_reg_1316_reg[3]_4 ;
  input [1:0]\tmp_375_reg_1336_reg[0] ;
  input [0:0]\tmp_375_reg_1336_reg[0]_0 ;
  input [1:0]\tmp_375_reg_1336[0]_i_8 ;
  input [0:0]\tmp_375_reg_1336[0]_i_8_0 ;
  input [0:0]\tmp_129_reg_1331_reg[3]_2 ;
  input [1:0]\tmp_129_reg_1331_reg[3]_3 ;
  input [0:0]\tmp_129_reg_1331_reg[3]_4 ;
  input [0:0]E;
  input ap_clk;

  wire [0:0]CO;
  wire [2:0]\Conv1DMac_new_U0/tmp_370_fu_606_p1 ;
  wire [2:0]\Conv1DMac_new_U0/tmp_373_fu_676_p1 ;
  wire [2:0]\Conv1DMac_new_U0/tmp_376_fu_746_p1 ;
  wire [7:0]D;
  wire [1:0]DI;
  wire [6:0]DOADO;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]S;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire \SRL_SIG_reg[1][2]_0 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][4]_0 ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg[1]_10 ;
  wire \mOutPtr_reg[1]_11 ;
  wire \mOutPtr_reg[1]_12 ;
  wire \mOutPtr_reg[1]_13 ;
  wire \mOutPtr_reg[1]_14 ;
  wire \mOutPtr_reg[1]_15 ;
  wire \mOutPtr_reg[1]_16 ;
  wire \mOutPtr_reg[1]_17 ;
  wire \mOutPtr_reg[1]_18 ;
  wire \mOutPtr_reg[1]_19 ;
  wire \mOutPtr_reg[1]_2 ;
  wire \mOutPtr_reg[1]_20 ;
  wire \mOutPtr_reg[1]_21 ;
  wire \mOutPtr_reg[1]_22 ;
  wire \mOutPtr_reg[1]_23 ;
  wire \mOutPtr_reg[1]_24 ;
  wire \mOutPtr_reg[1]_25 ;
  wire \mOutPtr_reg[1]_26 ;
  wire \mOutPtr_reg[1]_27 ;
  wire \mOutPtr_reg[1]_3 ;
  wire \mOutPtr_reg[1]_4 ;
  wire \mOutPtr_reg[1]_5 ;
  wire \mOutPtr_reg[1]_6 ;
  wire \mOutPtr_reg[1]_7 ;
  wire \mOutPtr_reg[1]_8 ;
  wire \mOutPtr_reg[1]_9 ;
  wire \tmp_127_reg_1301[3]_i_10_n_7 ;
  wire \tmp_127_reg_1301[3]_i_15_n_7 ;
  wire \tmp_127_reg_1301[3]_i_16_n_7 ;
  wire \tmp_127_reg_1301[3]_i_17_n_7 ;
  wire \tmp_127_reg_1301[3]_i_19_n_7 ;
  wire \tmp_127_reg_1301[3]_i_20_n_7 ;
  wire \tmp_127_reg_1301[3]_i_2_n_7 ;
  wire \tmp_127_reg_1301[3]_i_3_n_7 ;
  wire \tmp_127_reg_1301[3]_i_6_n_7 ;
  wire \tmp_127_reg_1301[3]_i_7_n_7 ;
  wire \tmp_127_reg_1301[3]_i_9_n_7 ;
  wire \tmp_127_reg_1301[7]_i_12_n_7 ;
  wire \tmp_127_reg_1301[7]_i_13_n_7 ;
  wire \tmp_127_reg_1301[7]_i_2_n_7 ;
  wire \tmp_127_reg_1301[7]_i_3_n_7 ;
  wire \tmp_127_reg_1301[7]_i_4_n_7 ;
  wire \tmp_127_reg_1301[7]_i_5_n_7 ;
  wire \tmp_127_reg_1301[7]_i_6_n_7 ;
  wire \tmp_127_reg_1301[7]_i_7_n_7 ;
  wire \tmp_127_reg_1301[7]_i_8_n_7 ;
  wire [6:0]\tmp_127_reg_1301_reg[3] ;
  wire [1:0]\tmp_127_reg_1301_reg[3]_0 ;
  wire [1:0]\tmp_127_reg_1301_reg[3]_1 ;
  wire [0:0]\tmp_127_reg_1301_reg[3]_2 ;
  wire [1:0]\tmp_127_reg_1301_reg[3]_3 ;
  wire [0:0]\tmp_127_reg_1301_reg[3]_4 ;
  wire \tmp_127_reg_1301_reg[3]_i_11_n_10 ;
  wire \tmp_127_reg_1301_reg[3]_i_11_n_8 ;
  wire \tmp_127_reg_1301_reg[3]_i_11_n_9 ;
  wire \tmp_127_reg_1301_reg[3]_i_1_n_10 ;
  wire \tmp_127_reg_1301_reg[3]_i_1_n_7 ;
  wire \tmp_127_reg_1301_reg[3]_i_1_n_8 ;
  wire \tmp_127_reg_1301_reg[3]_i_1_n_9 ;
  wire [3:0]\tmp_127_reg_1301_reg[7] ;
  wire [0:0]\tmp_127_reg_1301_reg[7]_0 ;
  wire [1:0]\tmp_127_reg_1301_reg[7]_1 ;
  wire [0:0]\tmp_127_reg_1301_reg[7]_2 ;
  wire \tmp_127_reg_1301_reg[7]_i_1_n_10 ;
  wire \tmp_127_reg_1301_reg[7]_i_1_n_8 ;
  wire \tmp_127_reg_1301_reg[7]_i_1_n_9 ;
  wire \tmp_128_reg_1316[3]_i_10_n_7 ;
  wire \tmp_128_reg_1316[3]_i_15_n_7 ;
  wire \tmp_128_reg_1316[3]_i_16_n_7 ;
  wire \tmp_128_reg_1316[3]_i_17_n_7 ;
  wire \tmp_128_reg_1316[3]_i_19_n_7 ;
  wire \tmp_128_reg_1316[3]_i_20_n_7 ;
  wire \tmp_128_reg_1316[3]_i_2_n_7 ;
  wire \tmp_128_reg_1316[3]_i_3_n_7 ;
  wire \tmp_128_reg_1316[3]_i_6_n_7 ;
  wire \tmp_128_reg_1316[3]_i_7_n_7 ;
  wire \tmp_128_reg_1316[3]_i_9_n_7 ;
  wire \tmp_128_reg_1316[7]_i_12_n_7 ;
  wire \tmp_128_reg_1316[7]_i_13_n_7 ;
  wire \tmp_128_reg_1316[7]_i_2_n_7 ;
  wire \tmp_128_reg_1316[7]_i_3_n_7 ;
  wire \tmp_128_reg_1316[7]_i_4_n_7 ;
  wire \tmp_128_reg_1316[7]_i_5_n_7 ;
  wire \tmp_128_reg_1316[7]_i_6_n_7 ;
  wire \tmp_128_reg_1316[7]_i_7_n_7 ;
  wire \tmp_128_reg_1316[7]_i_8_n_7 ;
  wire [6:0]\tmp_128_reg_1316_reg[3] ;
  wire [1:0]\tmp_128_reg_1316_reg[3]_0 ;
  wire [1:0]\tmp_128_reg_1316_reg[3]_1 ;
  wire [0:0]\tmp_128_reg_1316_reg[3]_2 ;
  wire [1:0]\tmp_128_reg_1316_reg[3]_3 ;
  wire [0:0]\tmp_128_reg_1316_reg[3]_4 ;
  wire \tmp_128_reg_1316_reg[3]_i_11_n_10 ;
  wire \tmp_128_reg_1316_reg[3]_i_11_n_8 ;
  wire \tmp_128_reg_1316_reg[3]_i_11_n_9 ;
  wire \tmp_128_reg_1316_reg[3]_i_1_n_10 ;
  wire \tmp_128_reg_1316_reg[3]_i_1_n_7 ;
  wire \tmp_128_reg_1316_reg[3]_i_1_n_8 ;
  wire \tmp_128_reg_1316_reg[3]_i_1_n_9 ;
  wire [3:0]\tmp_128_reg_1316_reg[7] ;
  wire [0:0]\tmp_128_reg_1316_reg[7]_0 ;
  wire [1:0]\tmp_128_reg_1316_reg[7]_1 ;
  wire [0:0]\tmp_128_reg_1316_reg[7]_2 ;
  wire \tmp_128_reg_1316_reg[7]_i_1_n_10 ;
  wire \tmp_128_reg_1316_reg[7]_i_1_n_8 ;
  wire \tmp_128_reg_1316_reg[7]_i_1_n_9 ;
  wire \tmp_129_reg_1331[3]_i_10_n_7 ;
  wire \tmp_129_reg_1331[3]_i_15_n_7 ;
  wire \tmp_129_reg_1331[3]_i_16_n_7 ;
  wire \tmp_129_reg_1331[3]_i_17_n_7 ;
  wire \tmp_129_reg_1331[3]_i_19_n_7 ;
  wire \tmp_129_reg_1331[3]_i_20_n_7 ;
  wire \tmp_129_reg_1331[3]_i_2_n_7 ;
  wire \tmp_129_reg_1331[3]_i_3_n_7 ;
  wire \tmp_129_reg_1331[3]_i_6_n_7 ;
  wire \tmp_129_reg_1331[3]_i_7_n_7 ;
  wire \tmp_129_reg_1331[3]_i_9_n_7 ;
  wire \tmp_129_reg_1331[7]_i_12_n_7 ;
  wire \tmp_129_reg_1331[7]_i_13_n_7 ;
  wire \tmp_129_reg_1331[7]_i_14 ;
  wire \tmp_129_reg_1331[7]_i_2_n_7 ;
  wire \tmp_129_reg_1331[7]_i_3_n_7 ;
  wire \tmp_129_reg_1331[7]_i_4_n_7 ;
  wire \tmp_129_reg_1331[7]_i_5_n_7 ;
  wire \tmp_129_reg_1331[7]_i_6_n_7 ;
  wire \tmp_129_reg_1331[7]_i_7_n_7 ;
  wire \tmp_129_reg_1331[7]_i_8_n_7 ;
  wire [6:0]\tmp_129_reg_1331_reg[3] ;
  wire [1:0]\tmp_129_reg_1331_reg[3]_0 ;
  wire [1:0]\tmp_129_reg_1331_reg[3]_1 ;
  wire [0:0]\tmp_129_reg_1331_reg[3]_2 ;
  wire [1:0]\tmp_129_reg_1331_reg[3]_3 ;
  wire [0:0]\tmp_129_reg_1331_reg[3]_4 ;
  wire \tmp_129_reg_1331_reg[3]_i_11_n_10 ;
  wire \tmp_129_reg_1331_reg[3]_i_11_n_8 ;
  wire \tmp_129_reg_1331_reg[3]_i_11_n_9 ;
  wire \tmp_129_reg_1331_reg[3]_i_1_n_10 ;
  wire \tmp_129_reg_1331_reg[3]_i_1_n_7 ;
  wire \tmp_129_reg_1331_reg[3]_i_1_n_8 ;
  wire \tmp_129_reg_1331_reg[3]_i_1_n_9 ;
  wire [3:0]\tmp_129_reg_1331_reg[7] ;
  wire [0:0]\tmp_129_reg_1331_reg[7]_0 ;
  wire [1:0]\tmp_129_reg_1331_reg[7]_1 ;
  wire [0:0]\tmp_129_reg_1331_reg[7]_2 ;
  wire \tmp_129_reg_1331_reg[7]_i_1_n_10 ;
  wire \tmp_129_reg_1331_reg[7]_i_1_n_8 ;
  wire \tmp_129_reg_1331_reg[7]_i_1_n_9 ;
  wire tmp_203_1_fu_634_p2;
  wire \tmp_203_1_reg_1311[0]_i_2_n_7 ;
  wire [1:0]\tmp_203_1_reg_1311_reg[0] ;
  wire tmp_203_2_fu_704_p2;
  wire \tmp_203_2_reg_1326[0]_i_2_n_7 ;
  wire [1:0]\tmp_203_2_reg_1326_reg[0] ;
  wire tmp_203_3_fu_774_p2;
  wire \tmp_203_3_reg_1341[0]_i_2_n_7 ;
  wire [1:0]\tmp_203_3_reg_1341_reg[0] ;
  wire [0:0]\tmp_366_reg_1291_reg[0] ;
  wire \tmp_369_reg_1306[0]_i_19_n_7 ;
  wire \tmp_369_reg_1306[0]_i_20_n_7 ;
  wire \tmp_369_reg_1306[0]_i_21_n_7 ;
  wire \tmp_369_reg_1306[0]_i_23_n_7 ;
  wire \tmp_369_reg_1306[0]_i_28_n_7 ;
  wire [1:0]\tmp_369_reg_1306[0]_i_8 ;
  wire [0:0]\tmp_369_reg_1306[0]_i_8_0 ;
  wire [1:0]\tmp_369_reg_1306_reg[0] ;
  wire [0:0]\tmp_369_reg_1306_reg[0]_0 ;
  wire \tmp_369_reg_1306_reg[0]_i_4_n_10 ;
  wire \tmp_369_reg_1306_reg[0]_i_4_n_8 ;
  wire \tmp_369_reg_1306_reg[0]_i_4_n_9 ;
  wire \tmp_372_reg_1321[0]_i_19_n_7 ;
  wire \tmp_372_reg_1321[0]_i_20_n_7 ;
  wire \tmp_372_reg_1321[0]_i_21_n_7 ;
  wire \tmp_372_reg_1321[0]_i_23_n_7 ;
  wire \tmp_372_reg_1321[0]_i_28_n_7 ;
  wire [1:0]\tmp_372_reg_1321[0]_i_8 ;
  wire [0:0]\tmp_372_reg_1321[0]_i_8_0 ;
  wire [1:0]\tmp_372_reg_1321_reg[0] ;
  wire [0:0]\tmp_372_reg_1321_reg[0]_0 ;
  wire \tmp_372_reg_1321_reg[0]_i_4_n_10 ;
  wire \tmp_372_reg_1321_reg[0]_i_4_n_8 ;
  wire \tmp_372_reg_1321_reg[0]_i_4_n_9 ;
  wire \tmp_375_reg_1336[0]_i_19_n_7 ;
  wire \tmp_375_reg_1336[0]_i_20_n_7 ;
  wire \tmp_375_reg_1336[0]_i_21_n_7 ;
  wire \tmp_375_reg_1336[0]_i_23_n_7 ;
  wire \tmp_375_reg_1336[0]_i_28_n_7 ;
  wire [1:0]\tmp_375_reg_1336[0]_i_8 ;
  wire [0:0]\tmp_375_reg_1336[0]_i_8_0 ;
  wire [1:0]\tmp_375_reg_1336_reg[0] ;
  wire [0:0]\tmp_375_reg_1336_reg[0]_0 ;
  wire \tmp_375_reg_1336_reg[0]_i_4_n_10 ;
  wire \tmp_375_reg_1336_reg[0]_i_4_n_8 ;
  wire \tmp_375_reg_1336_reg[0]_i_4_n_9 ;
  wire [7:0]tmp_86_reg_1247_reg;
  wire [0:0]tmp_86_reg_1247_reg_0;
  wire [3:0]tmp_86_reg_1247_reg_1;
  wire [0:0]tmp_86_reg_1247_reg_2;
  wire [0:0]tmp_86_reg_1247_reg_3;
  wire [7:0]tmp_86_reg_1247_reg_rep;
  wire [0:0]tmp_86_reg_1247_reg_rep_0;
  wire [3:0]tmp_86_reg_1247_reg_rep_1;
  wire tmp_86_reg_1247_reg_rep_2;
  wire tmp_86_reg_1247_reg_rep_3;
  wire tmp_86_reg_1247_reg_rep_4;
  wire [0:0]tmp_86_reg_1247_reg_rep_5;
  wire [0:0]tmp_86_reg_1247_reg_rep__0;
  wire [3:0]tmp_86_reg_1247_reg_rep__0_0;
  wire [0:0]tmp_86_reg_1247_reg_rep__0_1;
  wire [0:0]tmp_86_reg_1247_reg_rep__0_2;
  wire [7:0]tmp_86_reg_1247_reg_rep__1;
  wire [0:0]tmp_86_reg_1247_reg_rep__1_0;
  wire [3:0]tmp_86_reg_1247_reg_rep__1_1;
  wire [0:0]tmp_86_reg_1247_reg_rep__1_2;
  wire [0:0]tmp_86_reg_1247_reg_rep__1_3;
  wire tmp_97_fu_564_p2;
  wire \tmp_97_reg_1296[0]_i_10_n_7 ;
  wire \tmp_97_reg_1296[0]_i_11_n_7 ;
  wire \tmp_97_reg_1296[0]_i_13_n_7 ;
  wire \tmp_97_reg_1296[0]_i_16_n_7 ;
  wire \tmp_97_reg_1296[0]_i_17_n_7 ;
  wire \tmp_97_reg_1296[0]_i_18_n_7 ;
  wire \tmp_97_reg_1296[0]_i_20_n_7 ;
  wire \tmp_97_reg_1296[0]_i_21_n_7 ;
  wire \tmp_97_reg_1296[0]_i_4_n_7 ;
  wire \tmp_97_reg_1296[0]_i_5_n_7 ;
  wire \tmp_97_reg_1296[0]_i_7_n_7 ;
  wire \tmp_97_reg_1296[0]_i_8_n_7 ;
  wire \tmp_97_reg_1296[0]_i_9_n_7 ;
  wire [1:0]\tmp_97_reg_1296_reg[0] ;
  wire \tmp_97_reg_1296_reg[0]_i_12_n_10 ;
  wire \tmp_97_reg_1296_reg[0]_i_12_n_8 ;
  wire \tmp_97_reg_1296_reg[0]_i_12_n_9 ;
  wire \tmp_97_reg_1296_reg[0]_i_3_0 ;
  wire \tmp_97_reg_1296_reg[0]_i_3_n_10 ;
  wire \tmp_97_reg_1296_reg[0]_i_3_n_12 ;
  wire \tmp_97_reg_1296_reg[0]_i_3_n_13 ;
  wire \tmp_97_reg_1296_reg[0]_i_3_n_14 ;
  wire \tmp_97_reg_1296_reg[0]_i_3_n_8 ;
  wire \tmp_97_reg_1296_reg[0]_i_3_n_9 ;
  wire \tmp_s_reg_1286[3]_i_11_n_7 ;
  wire \tmp_s_reg_1286[3]_i_2_n_7 ;
  wire \tmp_s_reg_1286[3]_i_3_n_7 ;
  wire \tmp_s_reg_1286[3]_i_6_n_7 ;
  wire \tmp_s_reg_1286[3]_i_7_n_7 ;
  wire \tmp_s_reg_1286[3]_i_9_n_7 ;
  wire \tmp_s_reg_1286[7]_i_15_n_7 ;
  wire \tmp_s_reg_1286[7]_i_17_n_7 ;
  wire \tmp_s_reg_1286[7]_i_2_n_7 ;
  wire \tmp_s_reg_1286[7]_i_3_n_7 ;
  wire \tmp_s_reg_1286[7]_i_4_n_7 ;
  wire \tmp_s_reg_1286[7]_i_5_n_7 ;
  wire \tmp_s_reg_1286[7]_i_6_n_7 ;
  wire \tmp_s_reg_1286[7]_i_7_n_7 ;
  wire \tmp_s_reg_1286[7]_i_8_n_7 ;
  wire [1:0]\tmp_s_reg_1286_reg[3] ;
  wire [1:0]\tmp_s_reg_1286_reg[3]_0 ;
  wire [0:0]\tmp_s_reg_1286_reg[3]_1 ;
  wire [1:0]\tmp_s_reg_1286_reg[3]_2 ;
  wire [0:0]\tmp_s_reg_1286_reg[3]_3 ;
  wire \tmp_s_reg_1286_reg[3]_i_1_n_10 ;
  wire \tmp_s_reg_1286_reg[3]_i_1_n_7 ;
  wire \tmp_s_reg_1286_reg[3]_i_1_n_8 ;
  wire \tmp_s_reg_1286_reg[3]_i_1_n_9 ;
  wire [0:0]\tmp_s_reg_1286_reg[7] ;
  wire [1:0]\tmp_s_reg_1286_reg[7]_0 ;
  wire [0:0]\tmp_s_reg_1286_reg[7]_1 ;
  wire \tmp_s_reg_1286_reg[7]_i_1_n_10 ;
  wire \tmp_s_reg_1286_reg[7]_i_1_n_8 ;
  wire \tmp_s_reg_1286_reg[7]_i_1_n_9 ;
  wire [3:3]\NLW_tmp_127_reg_1301_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_128_reg_1316_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_129_reg_1331_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_s_reg_1286_reg[7]_i_1_CO_UNCONNECTED ;

  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][7]_1 [0]),
        .Q(\SRL_SIG_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][7]_1 [1]),
        .Q(\SRL_SIG_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][7]_1 [2]),
        .Q(\SRL_SIG_reg[1]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][7]_1 [3]),
        .Q(\SRL_SIG_reg[1]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][7]_1 [4]),
        .Q(\SRL_SIG_reg[1]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][7]_1 [5]),
        .Q(\SRL_SIG_reg[1]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][7]_1 [6]),
        .Q(\SRL_SIG_reg[1]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][7]_1 [7]),
        .Q(\SRL_SIG_reg[1]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF770)) 
    \tmp_127_reg_1301[3]_i_10 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_127_reg_1301_reg[3] [6]),
        .I2(\tmp_127_reg_1301_reg[7] [1]),
        .I3(\tmp_127_reg_1301_reg[3]_1 [0]),
        .O(\tmp_127_reg_1301[3]_i_10_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_127_reg_1301[3]_i_15 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_127_reg_1301_reg[3] [4]),
        .O(\tmp_127_reg_1301[3]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_127_reg_1301[3]_i_16 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_127_reg_1301[3]_i_20_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_127_reg_1301_reg[3] [5]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\tmp_127_reg_1301_reg[3] [4]),
        .O(\tmp_127_reg_1301[3]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_127_reg_1301[3]_i_17 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_127_reg_1301_reg[3] [5]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_127_reg_1301_reg[3] [4]),
        .I4(\tmp_127_reg_1301_reg[3] [3]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_127_reg_1301[3]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_127_reg_1301[3]_i_19 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_127_reg_1301_reg[3] [3]),
        .O(\tmp_127_reg_1301[3]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_127_reg_1301[3]_i_2 
       (.I0(\tmp_127_reg_1301_reg[3]_1 [1]),
        .I1(\tmp_127_reg_1301_reg[7] [2]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_127_reg_1301_reg[3] [6]),
        .I4(\tmp_127_reg_1301[3]_i_10_n_7 ),
        .O(\tmp_127_reg_1301[3]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_127_reg_1301[3]_i_20 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_127_reg_1301_reg[3] [3]),
        .O(\tmp_127_reg_1301[3]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h0EE0E00EE00EE00E)) 
    \tmp_127_reg_1301[3]_i_3 
       (.I0(\tmp_127_reg_1301_reg[3]_0 [1]),
        .I1(\tmp_127_reg_1301_reg[7] [0]),
        .I2(\tmp_127_reg_1301_reg[7] [1]),
        .I3(\tmp_127_reg_1301_reg[3]_1 [0]),
        .I4(\SRL_SIG_reg[1][2]_0 ),
        .I5(\tmp_127_reg_1301_reg[3] [6]),
        .O(\tmp_127_reg_1301[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_127_reg_1301[3]_i_6 
       (.I0(\tmp_127_reg_1301[3]_i_2_n_7 ),
        .I1(\tmp_127_reg_1301[7]_i_12_n_7 ),
        .I2(\tmp_127_reg_1301_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_127_reg_1301_reg[7] [3]),
        .I5(\tmp_127_reg_1301_reg[7]_0 ),
        .O(\tmp_127_reg_1301[3]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_127_reg_1301[3]_i_7 
       (.I0(\tmp_127_reg_1301[3]_i_3_n_7 ),
        .I1(\tmp_127_reg_1301[3]_i_10_n_7 ),
        .I2(\tmp_127_reg_1301_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][3]_0 ),
        .I4(\tmp_127_reg_1301_reg[7] [2]),
        .I5(\tmp_127_reg_1301_reg[3]_1 [1]),
        .O(\tmp_127_reg_1301[3]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h7887788778878778)) 
    \tmp_127_reg_1301[3]_i_9 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(\tmp_127_reg_1301_reg[3] [6]),
        .I2(\tmp_127_reg_1301_reg[3]_0 [1]),
        .I3(\tmp_127_reg_1301_reg[7] [0]),
        .I4(\tmp_127_reg_1301_reg[3]_0 [0]),
        .I5(tmp_86_reg_1247_reg_rep__0_0[3]),
        .O(\tmp_127_reg_1301[3]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'h8EEE)) 
    \tmp_127_reg_1301[7]_i_12 
       (.I0(\tmp_127_reg_1301_reg[7] [2]),
        .I1(\tmp_127_reg_1301_reg[3]_1 [1]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_127_reg_1301_reg[3] [6]),
        .O(\tmp_127_reg_1301[7]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h9955995595959955)) 
    \tmp_127_reg_1301[7]_i_13 
       (.I0(\tmp_127_reg_1301_reg[7]_1 [0]),
        .I1(\tmp_127_reg_1301_reg[3] [6]),
        .I2(\SRL_SIG_reg[1]_0 [5]),
        .I3(\SRL_SIG_reg[1][7]_1 [5]),
        .I4(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I5(\tmp_129_reg_1331[7]_i_14 ),
        .O(\tmp_127_reg_1301[7]_i_13_n_7 ));
  LUT5 #(
    .INIT(32'h400004CC)) 
    \tmp_127_reg_1301[7]_i_2 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_127_reg_1301_reg[7]_1 [0]),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(\tmp_127_reg_1301_reg[3] [6]),
        .I4(\tmp_127_reg_1301_reg[7]_1 [1]),
        .O(\tmp_127_reg_1301[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h9393039303930000)) 
    \tmp_127_reg_1301[7]_i_3 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_127_reg_1301_reg[7]_1 [0]),
        .I2(\tmp_127_reg_1301_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_127_reg_1301_reg[7]_0 ),
        .I5(\tmp_127_reg_1301_reg[7] [3]),
        .O(\tmp_127_reg_1301[7]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_127_reg_1301[7]_i_30 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\tmp_127_reg_1301_reg[3] [3]),
        .O(\mOutPtr_reg[1]_11 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_127_reg_1301[7]_i_31 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\tmp_127_reg_1301_reg[3] [3]),
        .O(\mOutPtr_reg[1]_10 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_127_reg_1301[7]_i_32 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_127_reg_1301_reg[3] [3]),
        .O(\mOutPtr_reg[1]_9 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_127_reg_1301[7]_i_33 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_127_reg_1301_reg[3] [4]),
        .O(\mOutPtr_reg[1]_8 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_127_reg_1301[7]_i_4 
       (.I0(\tmp_127_reg_1301_reg[7]_0 ),
        .I1(\tmp_127_reg_1301_reg[7] [3]),
        .I2(\SRL_SIG_reg[1][4]_0 ),
        .I3(\tmp_127_reg_1301_reg[3] [6]),
        .I4(\tmp_127_reg_1301[7]_i_12_n_7 ),
        .O(\tmp_127_reg_1301[7]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h5D7F157F)) 
    \tmp_127_reg_1301[7]_i_5 
       (.I0(\tmp_127_reg_1301_reg[7]_2 ),
        .I1(\tmp_127_reg_1301_reg[3] [6]),
        .I2(\SRL_SIG_reg[1][7]_0 ),
        .I3(\tmp_127_reg_1301_reg[7]_1 [1]),
        .I4(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_127_reg_1301[7]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9969966669999666)) 
    \tmp_127_reg_1301[7]_i_6 
       (.I0(\tmp_127_reg_1301[7]_i_2_n_7 ),
        .I1(\tmp_127_reg_1301_reg[7]_2 ),
        .I2(\tmp_127_reg_1301_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][7]_0 ),
        .I4(\tmp_127_reg_1301_reg[7]_1 [1]),
        .I5(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_127_reg_1301[7]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6696699996666999)) 
    \tmp_127_reg_1301[7]_i_7 
       (.I0(\tmp_127_reg_1301[7]_i_3_n_7 ),
        .I1(\tmp_127_reg_1301_reg[7]_1 [1]),
        .I2(\tmp_127_reg_1301_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][6]_0 ),
        .I4(\tmp_127_reg_1301_reg[7]_1 [0]),
        .I5(\SRL_SIG_reg[1][5]_0 ),
        .O(\tmp_127_reg_1301[7]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h95A9A9A96A565656)) 
    \tmp_127_reg_1301[7]_i_8 
       (.I0(\tmp_127_reg_1301[7]_i_4_n_7 ),
        .I1(\tmp_127_reg_1301_reg[7] [3]),
        .I2(\tmp_127_reg_1301_reg[7]_0 ),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_127_reg_1301_reg[3] [6]),
        .I5(\tmp_127_reg_1301[7]_i_13_n_7 ),
        .O(\tmp_127_reg_1301[7]_i_8_n_7 ));
  CARRY4 \tmp_127_reg_1301_reg[3]_i_1 
       (.CI(\tmp_127_reg_1301_reg[3]_2 ),
        .CO({\tmp_127_reg_1301_reg[3]_i_1_n_7 ,\tmp_127_reg_1301_reg[3]_i_1_n_8 ,\tmp_127_reg_1301_reg[3]_i_1_n_9 ,\tmp_127_reg_1301_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_127_reg_1301[3]_i_2_n_7 ,\tmp_127_reg_1301[3]_i_3_n_7 ,\tmp_127_reg_1301_reg[3]_3 }),
        .O(D[3:0]),
        .S({\tmp_127_reg_1301[3]_i_6_n_7 ,\tmp_127_reg_1301[3]_i_7_n_7 ,\tmp_127_reg_1301_reg[3]_4 ,\tmp_127_reg_1301[3]_i_9_n_7 }));
  CARRY4 \tmp_127_reg_1301_reg[3]_i_11 
       (.CI(1'b0),
        .CO({tmp_86_reg_1247_reg_rep__0_2,\tmp_127_reg_1301_reg[3]_i_11_n_8 ,\tmp_127_reg_1301_reg[3]_i_11_n_9 ,\tmp_127_reg_1301_reg[3]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_369_reg_1306[0]_i_8 ,\tmp_127_reg_1301[3]_i_15_n_7 ,1'b0}),
        .O(tmp_86_reg_1247_reg_rep__0_0),
        .S({\tmp_127_reg_1301[3]_i_16_n_7 ,\tmp_127_reg_1301[3]_i_17_n_7 ,\tmp_369_reg_1306[0]_i_8_0 ,\tmp_127_reg_1301[3]_i_19_n_7 }));
  CARRY4 \tmp_127_reg_1301_reg[7]_i_1 
       (.CI(\tmp_127_reg_1301_reg[3]_i_1_n_7 ),
        .CO({\NLW_tmp_127_reg_1301_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_127_reg_1301_reg[7]_i_1_n_8 ,\tmp_127_reg_1301_reg[7]_i_1_n_9 ,\tmp_127_reg_1301_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_127_reg_1301[7]_i_2_n_7 ,\tmp_127_reg_1301[7]_i_3_n_7 ,\tmp_127_reg_1301[7]_i_4_n_7 }),
        .O(D[7:4]),
        .S({\tmp_127_reg_1301[7]_i_5_n_7 ,\tmp_127_reg_1301[7]_i_6_n_7 ,\tmp_127_reg_1301[7]_i_7_n_7 ,\tmp_127_reg_1301[7]_i_8_n_7 }));
  LUT4 #(
    .INIT(16'hF770)) 
    \tmp_128_reg_1316[3]_i_10 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_128_reg_1316_reg[3] [6]),
        .I2(\tmp_128_reg_1316_reg[7] [1]),
        .I3(\tmp_128_reg_1316_reg[3]_1 [0]),
        .O(\tmp_128_reg_1316[3]_i_10_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_128_reg_1316[3]_i_15 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_128_reg_1316_reg[3] [4]),
        .O(\tmp_128_reg_1316[3]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_128_reg_1316[3]_i_16 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_128_reg_1316[3]_i_20_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_128_reg_1316_reg[3] [5]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\tmp_128_reg_1316_reg[3] [4]),
        .O(\tmp_128_reg_1316[3]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_128_reg_1316[3]_i_17 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_128_reg_1316_reg[3] [5]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_128_reg_1316_reg[3] [4]),
        .I4(\tmp_128_reg_1316_reg[3] [3]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_128_reg_1316[3]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_128_reg_1316[3]_i_19 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_128_reg_1316_reg[3] [3]),
        .O(\tmp_128_reg_1316[3]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_128_reg_1316[3]_i_2 
       (.I0(\tmp_128_reg_1316_reg[3]_1 [1]),
        .I1(\tmp_128_reg_1316_reg[7] [2]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_128_reg_1316_reg[3] [6]),
        .I4(\tmp_128_reg_1316[3]_i_10_n_7 ),
        .O(\tmp_128_reg_1316[3]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_128_reg_1316[3]_i_20 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_128_reg_1316_reg[3] [3]),
        .O(\tmp_128_reg_1316[3]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h0EE0E00EE00EE00E)) 
    \tmp_128_reg_1316[3]_i_3 
       (.I0(\tmp_128_reg_1316_reg[3]_0 [1]),
        .I1(\tmp_128_reg_1316_reg[7] [0]),
        .I2(\tmp_128_reg_1316_reg[7] [1]),
        .I3(\tmp_128_reg_1316_reg[3]_1 [0]),
        .I4(\SRL_SIG_reg[1][2]_0 ),
        .I5(\tmp_128_reg_1316_reg[3] [6]),
        .O(\tmp_128_reg_1316[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_128_reg_1316[3]_i_6 
       (.I0(\tmp_128_reg_1316[3]_i_2_n_7 ),
        .I1(\tmp_128_reg_1316[7]_i_12_n_7 ),
        .I2(\tmp_128_reg_1316_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_128_reg_1316_reg[7] [3]),
        .I5(\tmp_128_reg_1316_reg[7]_0 ),
        .O(\tmp_128_reg_1316[3]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_128_reg_1316[3]_i_7 
       (.I0(\tmp_128_reg_1316[3]_i_3_n_7 ),
        .I1(\tmp_128_reg_1316[3]_i_10_n_7 ),
        .I2(\tmp_128_reg_1316_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][3]_0 ),
        .I4(\tmp_128_reg_1316_reg[7] [2]),
        .I5(\tmp_128_reg_1316_reg[3]_1 [1]),
        .O(\tmp_128_reg_1316[3]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h7887788778878778)) 
    \tmp_128_reg_1316[3]_i_9 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(\tmp_128_reg_1316_reg[3] [6]),
        .I2(\tmp_128_reg_1316_reg[3]_0 [1]),
        .I3(\tmp_128_reg_1316_reg[7] [0]),
        .I4(\tmp_128_reg_1316_reg[3]_0 [0]),
        .I5(tmp_86_reg_1247_reg_rep__1_1[3]),
        .O(\tmp_128_reg_1316[3]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'h8EEE)) 
    \tmp_128_reg_1316[7]_i_12 
       (.I0(\tmp_128_reg_1316_reg[7] [2]),
        .I1(\tmp_128_reg_1316_reg[3]_1 [1]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_128_reg_1316_reg[3] [6]),
        .O(\tmp_128_reg_1316[7]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h9955995595959955)) 
    \tmp_128_reg_1316[7]_i_13 
       (.I0(\tmp_128_reg_1316_reg[7]_1 [0]),
        .I1(\tmp_128_reg_1316_reg[3] [6]),
        .I2(\SRL_SIG_reg[1]_0 [5]),
        .I3(\SRL_SIG_reg[1][7]_1 [5]),
        .I4(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I5(\tmp_129_reg_1331[7]_i_14 ),
        .O(\tmp_128_reg_1316[7]_i_13_n_7 ));
  LUT5 #(
    .INIT(32'h400004CC)) 
    \tmp_128_reg_1316[7]_i_2 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_128_reg_1316_reg[7]_1 [0]),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(\tmp_128_reg_1316_reg[3] [6]),
        .I4(\tmp_128_reg_1316_reg[7]_1 [1]),
        .O(\tmp_128_reg_1316[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h9393039303930000)) 
    \tmp_128_reg_1316[7]_i_3 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_128_reg_1316_reg[7]_1 [0]),
        .I2(\tmp_128_reg_1316_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_128_reg_1316_reg[7]_0 ),
        .I5(\tmp_128_reg_1316_reg[7] [3]),
        .O(\tmp_128_reg_1316[7]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_128_reg_1316[7]_i_30 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\tmp_128_reg_1316_reg[3] [3]),
        .O(\mOutPtr_reg[1]_19 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_128_reg_1316[7]_i_31 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\tmp_128_reg_1316_reg[3] [3]),
        .O(\mOutPtr_reg[1]_18 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_128_reg_1316[7]_i_32 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_128_reg_1316_reg[3] [3]),
        .O(\mOutPtr_reg[1]_17 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_128_reg_1316[7]_i_33 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_128_reg_1316_reg[3] [4]),
        .O(\mOutPtr_reg[1]_16 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_128_reg_1316[7]_i_4 
       (.I0(\tmp_128_reg_1316_reg[7]_0 ),
        .I1(\tmp_128_reg_1316_reg[7] [3]),
        .I2(\SRL_SIG_reg[1][4]_0 ),
        .I3(\tmp_128_reg_1316_reg[3] [6]),
        .I4(\tmp_128_reg_1316[7]_i_12_n_7 ),
        .O(\tmp_128_reg_1316[7]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h5D7F157F)) 
    \tmp_128_reg_1316[7]_i_5 
       (.I0(\tmp_128_reg_1316_reg[7]_2 ),
        .I1(\tmp_128_reg_1316_reg[3] [6]),
        .I2(\SRL_SIG_reg[1][7]_0 ),
        .I3(\tmp_128_reg_1316_reg[7]_1 [1]),
        .I4(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_128_reg_1316[7]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9969966669999666)) 
    \tmp_128_reg_1316[7]_i_6 
       (.I0(\tmp_128_reg_1316[7]_i_2_n_7 ),
        .I1(\tmp_128_reg_1316_reg[7]_2 ),
        .I2(\tmp_128_reg_1316_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][7]_0 ),
        .I4(\tmp_128_reg_1316_reg[7]_1 [1]),
        .I5(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_128_reg_1316[7]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6696699996666999)) 
    \tmp_128_reg_1316[7]_i_7 
       (.I0(\tmp_128_reg_1316[7]_i_3_n_7 ),
        .I1(\tmp_128_reg_1316_reg[7]_1 [1]),
        .I2(\tmp_128_reg_1316_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][6]_0 ),
        .I4(\tmp_128_reg_1316_reg[7]_1 [0]),
        .I5(\SRL_SIG_reg[1][5]_0 ),
        .O(\tmp_128_reg_1316[7]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h95A9A9A96A565656)) 
    \tmp_128_reg_1316[7]_i_8 
       (.I0(\tmp_128_reg_1316[7]_i_4_n_7 ),
        .I1(\tmp_128_reg_1316_reg[7] [3]),
        .I2(\tmp_128_reg_1316_reg[7]_0 ),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_128_reg_1316_reg[3] [6]),
        .I5(\tmp_128_reg_1316[7]_i_13_n_7 ),
        .O(\tmp_128_reg_1316[7]_i_8_n_7 ));
  CARRY4 \tmp_128_reg_1316_reg[3]_i_1 
       (.CI(\tmp_128_reg_1316_reg[3]_2 ),
        .CO({\tmp_128_reg_1316_reg[3]_i_1_n_7 ,\tmp_128_reg_1316_reg[3]_i_1_n_8 ,\tmp_128_reg_1316_reg[3]_i_1_n_9 ,\tmp_128_reg_1316_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_128_reg_1316[3]_i_2_n_7 ,\tmp_128_reg_1316[3]_i_3_n_7 ,\tmp_128_reg_1316_reg[3]_3 }),
        .O(tmp_86_reg_1247_reg_rep__1[3:0]),
        .S({\tmp_128_reg_1316[3]_i_6_n_7 ,\tmp_128_reg_1316[3]_i_7_n_7 ,\tmp_128_reg_1316_reg[3]_4 ,\tmp_128_reg_1316[3]_i_9_n_7 }));
  CARRY4 \tmp_128_reg_1316_reg[3]_i_11 
       (.CI(1'b0),
        .CO({tmp_86_reg_1247_reg_rep__1_3,\tmp_128_reg_1316_reg[3]_i_11_n_8 ,\tmp_128_reg_1316_reg[3]_i_11_n_9 ,\tmp_128_reg_1316_reg[3]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_372_reg_1321[0]_i_8 ,\tmp_128_reg_1316[3]_i_15_n_7 ,1'b0}),
        .O(tmp_86_reg_1247_reg_rep__1_1),
        .S({\tmp_128_reg_1316[3]_i_16_n_7 ,\tmp_128_reg_1316[3]_i_17_n_7 ,\tmp_372_reg_1321[0]_i_8_0 ,\tmp_128_reg_1316[3]_i_19_n_7 }));
  CARRY4 \tmp_128_reg_1316_reg[7]_i_1 
       (.CI(\tmp_128_reg_1316_reg[3]_i_1_n_7 ),
        .CO({\NLW_tmp_128_reg_1316_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_128_reg_1316_reg[7]_i_1_n_8 ,\tmp_128_reg_1316_reg[7]_i_1_n_9 ,\tmp_128_reg_1316_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_128_reg_1316[7]_i_2_n_7 ,\tmp_128_reg_1316[7]_i_3_n_7 ,\tmp_128_reg_1316[7]_i_4_n_7 }),
        .O(tmp_86_reg_1247_reg_rep__1[7:4]),
        .S({\tmp_128_reg_1316[7]_i_5_n_7 ,\tmp_128_reg_1316[7]_i_6_n_7 ,\tmp_128_reg_1316[7]_i_7_n_7 ,\tmp_128_reg_1316[7]_i_8_n_7 }));
  LUT4 #(
    .INIT(16'hF770)) 
    \tmp_129_reg_1331[3]_i_10 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_129_reg_1331_reg[3] [6]),
        .I2(\tmp_129_reg_1331_reg[7] [1]),
        .I3(\tmp_129_reg_1331_reg[3]_1 [0]),
        .O(\tmp_129_reg_1331[3]_i_10_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_129_reg_1331[3]_i_15 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_129_reg_1331_reg[3] [4]),
        .O(\tmp_129_reg_1331[3]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_129_reg_1331[3]_i_16 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_129_reg_1331[3]_i_20_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_129_reg_1331_reg[3] [5]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\tmp_129_reg_1331_reg[3] [4]),
        .O(\tmp_129_reg_1331[3]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_129_reg_1331[3]_i_17 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_129_reg_1331_reg[3] [5]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_129_reg_1331_reg[3] [4]),
        .I4(\tmp_129_reg_1331_reg[3] [3]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_129_reg_1331[3]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_129_reg_1331[3]_i_19 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_129_reg_1331_reg[3] [3]),
        .O(\tmp_129_reg_1331[3]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_129_reg_1331[3]_i_2 
       (.I0(\tmp_129_reg_1331_reg[3]_1 [1]),
        .I1(\tmp_129_reg_1331_reg[7] [2]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_129_reg_1331_reg[3] [6]),
        .I4(\tmp_129_reg_1331[3]_i_10_n_7 ),
        .O(\tmp_129_reg_1331[3]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_129_reg_1331[3]_i_20 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_129_reg_1331_reg[3] [3]),
        .O(\tmp_129_reg_1331[3]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h0EE0E00EE00EE00E)) 
    \tmp_129_reg_1331[3]_i_3 
       (.I0(\tmp_129_reg_1331_reg[3]_0 [1]),
        .I1(\tmp_129_reg_1331_reg[7] [0]),
        .I2(\tmp_129_reg_1331_reg[7] [1]),
        .I3(\tmp_129_reg_1331_reg[3]_1 [0]),
        .I4(\SRL_SIG_reg[1][2]_0 ),
        .I5(\tmp_129_reg_1331_reg[3] [6]),
        .O(\tmp_129_reg_1331[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_129_reg_1331[3]_i_6 
       (.I0(\tmp_129_reg_1331[3]_i_2_n_7 ),
        .I1(\tmp_129_reg_1331[7]_i_12_n_7 ),
        .I2(\tmp_129_reg_1331_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_129_reg_1331_reg[7] [3]),
        .I5(\tmp_129_reg_1331_reg[7]_0 ),
        .O(\tmp_129_reg_1331[3]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_129_reg_1331[3]_i_7 
       (.I0(\tmp_129_reg_1331[3]_i_3_n_7 ),
        .I1(\tmp_129_reg_1331[3]_i_10_n_7 ),
        .I2(\tmp_129_reg_1331_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][3]_0 ),
        .I4(\tmp_129_reg_1331_reg[7] [2]),
        .I5(\tmp_129_reg_1331_reg[3]_1 [1]),
        .O(\tmp_129_reg_1331[3]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h7887788778878778)) 
    \tmp_129_reg_1331[3]_i_9 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(\tmp_129_reg_1331_reg[3] [6]),
        .I2(\tmp_129_reg_1331_reg[3]_0 [1]),
        .I3(\tmp_129_reg_1331_reg[7] [0]),
        .I4(\tmp_129_reg_1331_reg[3]_0 [0]),
        .I5(tmp_86_reg_1247_reg_1[3]),
        .O(\tmp_129_reg_1331[3]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'h8EEE)) 
    \tmp_129_reg_1331[7]_i_12 
       (.I0(\tmp_129_reg_1331_reg[7] [2]),
        .I1(\tmp_129_reg_1331_reg[3]_1 [1]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_129_reg_1331_reg[3] [6]),
        .O(\tmp_129_reg_1331[7]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h9955995595959955)) 
    \tmp_129_reg_1331[7]_i_13 
       (.I0(\tmp_129_reg_1331_reg[7]_1 [0]),
        .I1(\tmp_129_reg_1331_reg[3] [6]),
        .I2(\SRL_SIG_reg[1]_0 [5]),
        .I3(\SRL_SIG_reg[1][7]_1 [5]),
        .I4(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I5(\tmp_129_reg_1331[7]_i_14 ),
        .O(\tmp_129_reg_1331[7]_i_13_n_7 ));
  LUT5 #(
    .INIT(32'h400004CC)) 
    \tmp_129_reg_1331[7]_i_2 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_129_reg_1331_reg[7]_1 [0]),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(\tmp_129_reg_1331_reg[3] [6]),
        .I4(\tmp_129_reg_1331_reg[7]_1 [1]),
        .O(\tmp_129_reg_1331[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h9393039303930000)) 
    \tmp_129_reg_1331[7]_i_3 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_129_reg_1331_reg[7]_1 [0]),
        .I2(\tmp_129_reg_1331_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_129_reg_1331_reg[7]_0 ),
        .I5(\tmp_129_reg_1331_reg[7] [3]),
        .O(\tmp_129_reg_1331[7]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_129_reg_1331[7]_i_30 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\tmp_129_reg_1331_reg[3] [3]),
        .O(\mOutPtr_reg[1]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_129_reg_1331[7]_i_31 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\tmp_129_reg_1331_reg[3] [3]),
        .O(\mOutPtr_reg[1]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_129_reg_1331[7]_i_32 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_129_reg_1331_reg[3] [3]),
        .O(\mOutPtr_reg[1]_25 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_129_reg_1331[7]_i_33 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_129_reg_1331_reg[3] [4]),
        .O(\mOutPtr_reg[1]_24 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_129_reg_1331[7]_i_4 
       (.I0(\tmp_129_reg_1331_reg[7]_0 ),
        .I1(\tmp_129_reg_1331_reg[7] [3]),
        .I2(\SRL_SIG_reg[1][4]_0 ),
        .I3(\tmp_129_reg_1331_reg[3] [6]),
        .I4(\tmp_129_reg_1331[7]_i_12_n_7 ),
        .O(\tmp_129_reg_1331[7]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h5D7F157F)) 
    \tmp_129_reg_1331[7]_i_5 
       (.I0(\tmp_129_reg_1331_reg[7]_2 ),
        .I1(\tmp_129_reg_1331_reg[3] [6]),
        .I2(\SRL_SIG_reg[1][7]_0 ),
        .I3(\tmp_129_reg_1331_reg[7]_1 [1]),
        .I4(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_129_reg_1331[7]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9969966669999666)) 
    \tmp_129_reg_1331[7]_i_6 
       (.I0(\tmp_129_reg_1331[7]_i_2_n_7 ),
        .I1(\tmp_129_reg_1331_reg[7]_2 ),
        .I2(\tmp_129_reg_1331_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][7]_0 ),
        .I4(\tmp_129_reg_1331_reg[7]_1 [1]),
        .I5(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_129_reg_1331[7]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6696699996666999)) 
    \tmp_129_reg_1331[7]_i_7 
       (.I0(\tmp_129_reg_1331[7]_i_3_n_7 ),
        .I1(\tmp_129_reg_1331_reg[7]_1 [1]),
        .I2(\tmp_129_reg_1331_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][6]_0 ),
        .I4(\tmp_129_reg_1331_reg[7]_1 [0]),
        .I5(\SRL_SIG_reg[1][5]_0 ),
        .O(\tmp_129_reg_1331[7]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h95A9A9A96A565656)) 
    \tmp_129_reg_1331[7]_i_8 
       (.I0(\tmp_129_reg_1331[7]_i_4_n_7 ),
        .I1(\tmp_129_reg_1331_reg[7] [3]),
        .I2(\tmp_129_reg_1331_reg[7]_0 ),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_129_reg_1331_reg[3] [6]),
        .I5(\tmp_129_reg_1331[7]_i_13_n_7 ),
        .O(\tmp_129_reg_1331[7]_i_8_n_7 ));
  CARRY4 \tmp_129_reg_1331_reg[3]_i_1 
       (.CI(\tmp_129_reg_1331_reg[3]_2 ),
        .CO({\tmp_129_reg_1331_reg[3]_i_1_n_7 ,\tmp_129_reg_1331_reg[3]_i_1_n_8 ,\tmp_129_reg_1331_reg[3]_i_1_n_9 ,\tmp_129_reg_1331_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_129_reg_1331[3]_i_2_n_7 ,\tmp_129_reg_1331[3]_i_3_n_7 ,\tmp_129_reg_1331_reg[3]_3 }),
        .O(tmp_86_reg_1247_reg[3:0]),
        .S({\tmp_129_reg_1331[3]_i_6_n_7 ,\tmp_129_reg_1331[3]_i_7_n_7 ,\tmp_129_reg_1331_reg[3]_4 ,\tmp_129_reg_1331[3]_i_9_n_7 }));
  CARRY4 \tmp_129_reg_1331_reg[3]_i_11 
       (.CI(1'b0),
        .CO({tmp_86_reg_1247_reg_3,\tmp_129_reg_1331_reg[3]_i_11_n_8 ,\tmp_129_reg_1331_reg[3]_i_11_n_9 ,\tmp_129_reg_1331_reg[3]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_375_reg_1336[0]_i_8 ,\tmp_129_reg_1331[3]_i_15_n_7 ,1'b0}),
        .O(tmp_86_reg_1247_reg_1),
        .S({\tmp_129_reg_1331[3]_i_16_n_7 ,\tmp_129_reg_1331[3]_i_17_n_7 ,\tmp_375_reg_1336[0]_i_8_0 ,\tmp_129_reg_1331[3]_i_19_n_7 }));
  CARRY4 \tmp_129_reg_1331_reg[7]_i_1 
       (.CI(\tmp_129_reg_1331_reg[3]_i_1_n_7 ),
        .CO({\NLW_tmp_129_reg_1331_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_129_reg_1331_reg[7]_i_1_n_8 ,\tmp_129_reg_1331_reg[7]_i_1_n_9 ,\tmp_129_reg_1331_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_129_reg_1331[7]_i_2_n_7 ,\tmp_129_reg_1331[7]_i_3_n_7 ,\tmp_129_reg_1331[7]_i_4_n_7 }),
        .O(tmp_86_reg_1247_reg[7:4]),
        .S({\tmp_129_reg_1331[7]_i_5_n_7 ,\tmp_129_reg_1331[7]_i_6_n_7 ,\tmp_129_reg_1331[7]_i_7_n_7 ,\tmp_129_reg_1331[7]_i_8_n_7 }));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_203_1_reg_1311[0]_i_1 
       (.I0(\Conv1DMac_new_U0/tmp_370_fu_606_p1 [1]),
        .I1(\Conv1DMac_new_U0/tmp_370_fu_606_p1 [2]),
        .I2(\tmp_203_1_reg_1311_reg[0] [1]),
        .I3(\tmp_203_1_reg_1311[0]_i_2_n_7 ),
        .O(tmp_203_1_fu_634_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_203_1_reg_1311[0]_i_2 
       (.I0(\tmp_203_1_reg_1311_reg[0] [0]),
        .I1(D[7]),
        .I2(tmp_86_reg_1247_reg_rep__0),
        .I3(tmp_86_reg_1247_reg_rep__0_0[0]),
        .I4(\Conv1DMac_new_U0/tmp_370_fu_606_p1 [0]),
        .O(\tmp_203_1_reg_1311[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_203_2_reg_1326[0]_i_1 
       (.I0(\Conv1DMac_new_U0/tmp_373_fu_676_p1 [1]),
        .I1(\Conv1DMac_new_U0/tmp_373_fu_676_p1 [2]),
        .I2(\tmp_203_2_reg_1326_reg[0] [1]),
        .I3(\tmp_203_2_reg_1326[0]_i_2_n_7 ),
        .O(tmp_203_2_fu_704_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_203_2_reg_1326[0]_i_2 
       (.I0(\tmp_203_2_reg_1326_reg[0] [0]),
        .I1(tmp_86_reg_1247_reg_rep__1[7]),
        .I2(tmp_86_reg_1247_reg_rep__1_0),
        .I3(tmp_86_reg_1247_reg_rep__1_1[0]),
        .I4(\Conv1DMac_new_U0/tmp_373_fu_676_p1 [0]),
        .O(\tmp_203_2_reg_1326[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_203_3_reg_1341[0]_i_1 
       (.I0(\Conv1DMac_new_U0/tmp_376_fu_746_p1 [1]),
        .I1(\Conv1DMac_new_U0/tmp_376_fu_746_p1 [2]),
        .I2(\tmp_203_3_reg_1341_reg[0] [1]),
        .I3(\tmp_203_3_reg_1341[0]_i_2_n_7 ),
        .O(tmp_203_3_fu_774_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_203_3_reg_1341[0]_i_2 
       (.I0(\tmp_203_3_reg_1341_reg[0] [0]),
        .I1(tmp_86_reg_1247_reg[7]),
        .I2(tmp_86_reg_1247_reg_0),
        .I3(tmp_86_reg_1247_reg_1[0]),
        .I4(\Conv1DMac_new_U0/tmp_376_fu_746_p1 [0]),
        .O(\tmp_203_3_reg_1341[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_366_reg_1291[0]_i_16 
       (.I0(\SRL_SIG_reg[1]_0 [0]),
        .I1(\SRL_SIG_reg[1][7]_1 [0]),
        .I2(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I3(\tmp_129_reg_1331[7]_i_14 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \tmp_366_reg_1291[0]_i_17 
       (.I0(DOADO[0]),
        .I1(\tmp_129_reg_1331[7]_i_14 ),
        .I2(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I3(\SRL_SIG_reg[1][7]_1 [7]),
        .I4(\SRL_SIG_reg[1]_0 [7]),
        .O(tmp_86_reg_1247_reg_rep_4));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \tmp_366_reg_1291[0]_i_18 
       (.I0(DOADO[0]),
        .I1(\tmp_129_reg_1331[7]_i_14 ),
        .I2(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I3(\SRL_SIG_reg[1][7]_1 [6]),
        .I4(\SRL_SIG_reg[1]_0 [6]),
        .O(tmp_86_reg_1247_reg_rep_3));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \tmp_366_reg_1291[0]_i_19 
       (.I0(DOADO[0]),
        .I1(\tmp_129_reg_1331[7]_i_14 ),
        .I2(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I3(\SRL_SIG_reg[1][7]_1 [5]),
        .I4(\SRL_SIG_reg[1]_0 [5]),
        .O(tmp_86_reg_1247_reg_rep_2));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_366_reg_1291[0]_i_20 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(DOADO[1]),
        .O(\mOutPtr_reg[1] ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_369_reg_1306[0]_i_19 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_127_reg_1301_reg[3] [1]),
        .O(\tmp_369_reg_1306[0]_i_19_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_369_reg_1306[0]_i_20 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_369_reg_1306[0]_i_28_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_127_reg_1301_reg[3] [2]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\tmp_127_reg_1301_reg[3] [1]),
        .O(\tmp_369_reg_1306[0]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_369_reg_1306[0]_i_21 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_127_reg_1301_reg[3] [2]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_127_reg_1301_reg[3] [1]),
        .I4(\tmp_127_reg_1301_reg[3] [0]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_369_reg_1306[0]_i_21_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_369_reg_1306[0]_i_23 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_127_reg_1301_reg[3] [0]),
        .O(\tmp_369_reg_1306[0]_i_23_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_369_reg_1306[0]_i_24 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\tmp_127_reg_1301_reg[3] [0]),
        .O(\mOutPtr_reg[1]_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_369_reg_1306[0]_i_25 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\tmp_127_reg_1301_reg[3] [0]),
        .O(\mOutPtr_reg[1]_6 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_369_reg_1306[0]_i_26 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_127_reg_1301_reg[3] [0]),
        .O(\mOutPtr_reg[1]_5 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_369_reg_1306[0]_i_27 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_127_reg_1301_reg[3] [1]),
        .O(\mOutPtr_reg[1]_4 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_369_reg_1306[0]_i_28 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_127_reg_1301_reg[3] [0]),
        .O(\tmp_369_reg_1306[0]_i_28_n_7 ));
  CARRY4 \tmp_369_reg_1306_reg[0]_i_4 
       (.CI(1'b0),
        .CO({tmp_86_reg_1247_reg_rep__0_1,\tmp_369_reg_1306_reg[0]_i_4_n_8 ,\tmp_369_reg_1306_reg[0]_i_4_n_9 ,\tmp_369_reg_1306_reg[0]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_369_reg_1306_reg[0] ,\tmp_369_reg_1306[0]_i_19_n_7 ,1'b0}),
        .O({tmp_86_reg_1247_reg_rep__0,\Conv1DMac_new_U0/tmp_370_fu_606_p1 }),
        .S({\tmp_369_reg_1306[0]_i_20_n_7 ,\tmp_369_reg_1306[0]_i_21_n_7 ,\tmp_369_reg_1306_reg[0]_0 ,\tmp_369_reg_1306[0]_i_23_n_7 }));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_372_reg_1321[0]_i_19 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_128_reg_1316_reg[3] [1]),
        .O(\tmp_372_reg_1321[0]_i_19_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_372_reg_1321[0]_i_20 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_372_reg_1321[0]_i_28_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_128_reg_1316_reg[3] [2]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\tmp_128_reg_1316_reg[3] [1]),
        .O(\tmp_372_reg_1321[0]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_372_reg_1321[0]_i_21 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_128_reg_1316_reg[3] [2]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_128_reg_1316_reg[3] [1]),
        .I4(\tmp_128_reg_1316_reg[3] [0]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_372_reg_1321[0]_i_21_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_372_reg_1321[0]_i_23 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_128_reg_1316_reg[3] [0]),
        .O(\tmp_372_reg_1321[0]_i_23_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_372_reg_1321[0]_i_24 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\tmp_128_reg_1316_reg[3] [0]),
        .O(\mOutPtr_reg[1]_15 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_372_reg_1321[0]_i_25 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\tmp_128_reg_1316_reg[3] [0]),
        .O(\mOutPtr_reg[1]_14 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_372_reg_1321[0]_i_26 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_128_reg_1316_reg[3] [0]),
        .O(\mOutPtr_reg[1]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_372_reg_1321[0]_i_27 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_128_reg_1316_reg[3] [1]),
        .O(\mOutPtr_reg[1]_12 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_372_reg_1321[0]_i_28 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_128_reg_1316_reg[3] [0]),
        .O(\tmp_372_reg_1321[0]_i_28_n_7 ));
  CARRY4 \tmp_372_reg_1321_reg[0]_i_4 
       (.CI(1'b0),
        .CO({tmp_86_reg_1247_reg_rep__1_2,\tmp_372_reg_1321_reg[0]_i_4_n_8 ,\tmp_372_reg_1321_reg[0]_i_4_n_9 ,\tmp_372_reg_1321_reg[0]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_372_reg_1321_reg[0] ,\tmp_372_reg_1321[0]_i_19_n_7 ,1'b0}),
        .O({tmp_86_reg_1247_reg_rep__1_0,\Conv1DMac_new_U0/tmp_373_fu_676_p1 }),
        .S({\tmp_372_reg_1321[0]_i_20_n_7 ,\tmp_372_reg_1321[0]_i_21_n_7 ,\tmp_372_reg_1321_reg[0]_0 ,\tmp_372_reg_1321[0]_i_23_n_7 }));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_375_reg_1336[0]_i_19 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_129_reg_1331_reg[3] [1]),
        .O(\tmp_375_reg_1336[0]_i_19_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_375_reg_1336[0]_i_20 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_375_reg_1336[0]_i_28_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_129_reg_1331_reg[3] [2]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\tmp_129_reg_1331_reg[3] [1]),
        .O(\tmp_375_reg_1336[0]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_375_reg_1336[0]_i_21 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_129_reg_1331_reg[3] [2]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_129_reg_1331_reg[3] [1]),
        .I4(\tmp_129_reg_1331_reg[3] [0]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_375_reg_1336[0]_i_21_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_375_reg_1336[0]_i_23 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_129_reg_1331_reg[3] [0]),
        .O(\tmp_375_reg_1336[0]_i_23_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_375_reg_1336[0]_i_24 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\tmp_129_reg_1331_reg[3] [0]),
        .O(\mOutPtr_reg[1]_23 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_375_reg_1336[0]_i_25 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\tmp_129_reg_1331_reg[3] [0]),
        .O(\mOutPtr_reg[1]_22 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_375_reg_1336[0]_i_26 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_129_reg_1331_reg[3] [0]),
        .O(\mOutPtr_reg[1]_21 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_375_reg_1336[0]_i_27 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_129_reg_1331_reg[3] [1]),
        .O(\mOutPtr_reg[1]_20 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_375_reg_1336[0]_i_28 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_129_reg_1331_reg[3] [0]),
        .O(\tmp_375_reg_1336[0]_i_28_n_7 ));
  CARRY4 \tmp_375_reg_1336_reg[0]_i_4 
       (.CI(1'b0),
        .CO({tmp_86_reg_1247_reg_2,\tmp_375_reg_1336_reg[0]_i_4_n_8 ,\tmp_375_reg_1336_reg[0]_i_4_n_9 ,\tmp_375_reg_1336_reg[0]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_375_reg_1336_reg[0] ,\tmp_375_reg_1336[0]_i_19_n_7 ,1'b0}),
        .O({tmp_86_reg_1247_reg_0,\Conv1DMac_new_U0/tmp_376_fu_746_p1 }),
        .S({\tmp_375_reg_1336[0]_i_20_n_7 ,\tmp_375_reg_1336[0]_i_21_n_7 ,\tmp_375_reg_1336_reg[0]_0 ,\tmp_375_reg_1336[0]_i_23_n_7 }));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_97_reg_1296[0]_i_10 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(DOADO[0]),
        .I2(DOADO[1]),
        .I3(\SRL_SIG_reg[1][0]_0 ),
        .O(\tmp_97_reg_1296[0]_i_10_n_7 ));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \tmp_97_reg_1296[0]_i_11 
       (.I0(DOADO[0]),
        .I1(\tmp_129_reg_1331[7]_i_14 ),
        .I2(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I3(\SRL_SIG_reg[1][7]_1 [0]),
        .I4(\SRL_SIG_reg[1]_0 [0]),
        .O(\tmp_97_reg_1296[0]_i_11_n_7 ));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \tmp_97_reg_1296[0]_i_13 
       (.I0(DOADO[0]),
        .I1(\tmp_129_reg_1331[7]_i_14 ),
        .I2(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I3(\SRL_SIG_reg[1][7]_1 [3]),
        .I4(\SRL_SIG_reg[1]_0 [3]),
        .O(\tmp_97_reg_1296[0]_i_13_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_97_reg_1296[0]_i_16 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(DOADO[4]),
        .O(\tmp_97_reg_1296[0]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_97_reg_1296[0]_i_17 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_97_reg_1296[0]_i_21_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(DOADO[5]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(DOADO[4]),
        .O(\tmp_97_reg_1296[0]_i_17_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_97_reg_1296[0]_i_18 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(DOADO[5]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(DOADO[4]),
        .I4(DOADO[3]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_97_reg_1296[0]_i_18_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_97_reg_1296[0]_i_2 
       (.I0(\tmp_97_reg_1296_reg[0]_i_3_n_13 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_n_12 ),
        .I2(\tmp_97_reg_1296_reg[0] [1]),
        .I3(\tmp_97_reg_1296[0]_i_4_n_7 ),
        .O(tmp_97_fu_564_p2));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_97_reg_1296[0]_i_20 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(DOADO[3]),
        .O(\tmp_97_reg_1296[0]_i_20_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_97_reg_1296[0]_i_21 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(DOADO[3]),
        .O(\tmp_97_reg_1296[0]_i_21_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_97_reg_1296[0]_i_4 
       (.I0(\tmp_97_reg_1296_reg[0] [0]),
        .I1(tmp_86_reg_1247_reg_rep[7]),
        .I2(tmp_86_reg_1247_reg_rep_0),
        .I3(tmp_86_reg_1247_reg_rep_1[0]),
        .I4(\tmp_97_reg_1296_reg[0]_i_3_n_14 ),
        .O(\tmp_97_reg_1296[0]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_97_reg_1296[0]_i_5 
       (.I0(\SRL_SIG_reg[1][3]_0 ),
        .I1(DOADO[0]),
        .I2(DOADO[2]),
        .I3(\SRL_SIG_reg[1][1]_0 ),
        .I4(DOADO[1]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_97_reg_1296[0]_i_5_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_97_reg_1296[0]_i_7 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(DOADO[1]),
        .O(\tmp_97_reg_1296[0]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_97_reg_1296[0]_i_8 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_97_reg_1296[0]_i_13_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(DOADO[2]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(DOADO[1]),
        .O(\tmp_97_reg_1296[0]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_97_reg_1296[0]_i_9 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(DOADO[2]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(DOADO[1]),
        .I4(\SRL_SIG_reg[1][2]_0 ),
        .I5(DOADO[0]),
        .O(\tmp_97_reg_1296[0]_i_9_n_7 ));
  CARRY4 \tmp_97_reg_1296_reg[0]_i_12 
       (.CI(1'b0),
        .CO({tmp_86_reg_1247_reg_rep_5,\tmp_97_reg_1296_reg[0]_i_12_n_8 ,\tmp_97_reg_1296_reg[0]_i_12_n_9 ,\tmp_97_reg_1296_reg[0]_i_12_n_10 }),
        .CYINIT(1'b0),
        .DI({DI,\tmp_97_reg_1296[0]_i_16_n_7 ,1'b0}),
        .O(tmp_86_reg_1247_reg_rep_1),
        .S({\tmp_97_reg_1296[0]_i_17_n_7 ,\tmp_97_reg_1296[0]_i_18_n_7 ,S,\tmp_97_reg_1296[0]_i_20_n_7 }));
  CARRY4 \tmp_97_reg_1296_reg[0]_i_3 
       (.CI(1'b0),
        .CO({CO,\tmp_97_reg_1296_reg[0]_i_3_n_8 ,\tmp_97_reg_1296_reg[0]_i_3_n_9 ,\tmp_97_reg_1296_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_97_reg_1296[0]_i_5_n_7 ,\tmp_366_reg_1291_reg[0] ,\tmp_97_reg_1296[0]_i_7_n_7 ,1'b0}),
        .O({tmp_86_reg_1247_reg_rep_0,\tmp_97_reg_1296_reg[0]_i_3_n_12 ,\tmp_97_reg_1296_reg[0]_i_3_n_13 ,\tmp_97_reg_1296_reg[0]_i_3_n_14 }),
        .S({\tmp_97_reg_1296[0]_i_8_n_7 ,\tmp_97_reg_1296[0]_i_9_n_7 ,\tmp_97_reg_1296[0]_i_10_n_7 ,\tmp_97_reg_1296[0]_i_11_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_s_reg_1286[3]_i_10 
       (.I0(\SRL_SIG_reg[1]_0 [3]),
        .I1(\SRL_SIG_reg[1][7]_1 [3]),
        .I2(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I3(\tmp_129_reg_1331[7]_i_14 ),
        .O(\SRL_SIG_reg[1][3]_0 ));
  LUT4 #(
    .INIT(16'hF770)) 
    \tmp_s_reg_1286[3]_i_11 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(DOADO[6]),
        .I2(O[1]),
        .I3(\tmp_s_reg_1286_reg[3]_0 [0]),
        .O(\tmp_s_reg_1286[3]_i_11_n_7 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_s_reg_1286[3]_i_12 
       (.I0(\SRL_SIG_reg[1]_0 [2]),
        .I1(\SRL_SIG_reg[1][7]_1 [2]),
        .I2(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I3(\tmp_129_reg_1331[7]_i_14 ),
        .O(\SRL_SIG_reg[1][2]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_s_reg_1286[3]_i_13 
       (.I0(\SRL_SIG_reg[1]_0 [1]),
        .I1(\SRL_SIG_reg[1][7]_1 [1]),
        .I2(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I3(\tmp_129_reg_1331[7]_i_14 ),
        .O(\SRL_SIG_reg[1][1]_0 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_s_reg_1286[3]_i_2 
       (.I0(\tmp_s_reg_1286_reg[3]_0 [1]),
        .I1(O[2]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(DOADO[6]),
        .I4(\tmp_s_reg_1286[3]_i_11_n_7 ),
        .O(\tmp_s_reg_1286[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h0EE0E00EE00EE00E)) 
    \tmp_s_reg_1286[3]_i_3 
       (.I0(\tmp_s_reg_1286_reg[3] [1]),
        .I1(O[0]),
        .I2(O[1]),
        .I3(\tmp_s_reg_1286_reg[3]_0 [0]),
        .I4(\SRL_SIG_reg[1][2]_0 ),
        .I5(DOADO[6]),
        .O(\tmp_s_reg_1286[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_s_reg_1286[3]_i_6 
       (.I0(\tmp_s_reg_1286[3]_i_2_n_7 ),
        .I1(\tmp_s_reg_1286[7]_i_15_n_7 ),
        .I2(DOADO[6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(O[3]),
        .I5(\tmp_s_reg_1286_reg[7] ),
        .O(\tmp_s_reg_1286[3]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_s_reg_1286[3]_i_7 
       (.I0(\tmp_s_reg_1286[3]_i_3_n_7 ),
        .I1(\tmp_s_reg_1286[3]_i_11_n_7 ),
        .I2(DOADO[6]),
        .I3(\SRL_SIG_reg[1][3]_0 ),
        .I4(O[2]),
        .I5(\tmp_s_reg_1286_reg[3]_0 [1]),
        .O(\tmp_s_reg_1286[3]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h7887788778878778)) 
    \tmp_s_reg_1286[3]_i_9 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(DOADO[6]),
        .I2(\tmp_s_reg_1286_reg[3] [1]),
        .I3(O[0]),
        .I4(\tmp_s_reg_1286_reg[3] [0]),
        .I5(tmp_86_reg_1247_reg_rep_1[3]),
        .O(\tmp_s_reg_1286[3]_i_9_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_s_reg_1286[7]_i_11 
       (.I0(\SRL_SIG_reg[1]_0 [6]),
        .I1(\SRL_SIG_reg[1][7]_1 [6]),
        .I2(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I3(\tmp_129_reg_1331[7]_i_14 ),
        .O(\SRL_SIG_reg[1][6]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_s_reg_1286[7]_i_12 
       (.I0(\SRL_SIG_reg[1]_0 [4]),
        .I1(\SRL_SIG_reg[1][7]_1 [4]),
        .I2(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I3(\tmp_129_reg_1331[7]_i_14 ),
        .O(\SRL_SIG_reg[1][4]_0 ));
  LUT4 #(
    .INIT(16'h8EEE)) 
    \tmp_s_reg_1286[7]_i_15 
       (.I0(O[2]),
        .I1(\tmp_s_reg_1286_reg[3]_0 [1]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(DOADO[6]),
        .O(\tmp_s_reg_1286[7]_i_15_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_s_reg_1286[7]_i_16 
       (.I0(\SRL_SIG_reg[1]_0 [7]),
        .I1(\SRL_SIG_reg[1][7]_1 [7]),
        .I2(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I3(\tmp_129_reg_1331[7]_i_14 ),
        .O(\SRL_SIG_reg[1][7]_0 ));
  LUT6 #(
    .INIT(64'h9955995595959955)) 
    \tmp_s_reg_1286[7]_i_17 
       (.I0(\tmp_s_reg_1286_reg[7]_0 [0]),
        .I1(DOADO[6]),
        .I2(\SRL_SIG_reg[1]_0 [5]),
        .I3(\SRL_SIG_reg[1][7]_1 [5]),
        .I4(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I5(\tmp_129_reg_1331[7]_i_14 ),
        .O(\tmp_s_reg_1286[7]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'h400004CC)) 
    \tmp_s_reg_1286[7]_i_2 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_s_reg_1286_reg[7]_0 [0]),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(DOADO[6]),
        .I4(\tmp_s_reg_1286_reg[7]_0 [1]),
        .O(\tmp_s_reg_1286[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h9393039303930000)) 
    \tmp_s_reg_1286[7]_i_3 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_s_reg_1286_reg[7]_0 [0]),
        .I2(DOADO[6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_s_reg_1286_reg[7] ),
        .I5(O[3]),
        .O(\tmp_s_reg_1286[7]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_s_reg_1286[7]_i_34 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(DOADO[3]),
        .O(\mOutPtr_reg[1]_3 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_s_reg_1286[7]_i_35 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(DOADO[3]),
        .O(\mOutPtr_reg[1]_2 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_s_reg_1286[7]_i_36 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(DOADO[3]),
        .O(\mOutPtr_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_s_reg_1286[7]_i_37 
       (.I0(\tmp_129_reg_1331[7]_i_14 ),
        .I1(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(DOADO[4]),
        .O(\mOutPtr_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_s_reg_1286[7]_i_4 
       (.I0(\tmp_s_reg_1286_reg[7] ),
        .I1(O[3]),
        .I2(\SRL_SIG_reg[1][4]_0 ),
        .I3(DOADO[6]),
        .I4(\tmp_s_reg_1286[7]_i_15_n_7 ),
        .O(\tmp_s_reg_1286[7]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h5D7F157F)) 
    \tmp_s_reg_1286[7]_i_5 
       (.I0(\tmp_s_reg_1286_reg[7]_1 ),
        .I1(DOADO[6]),
        .I2(\SRL_SIG_reg[1][7]_0 ),
        .I3(\tmp_s_reg_1286_reg[7]_0 [1]),
        .I4(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_s_reg_1286[7]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9969966669999666)) 
    \tmp_s_reg_1286[7]_i_6 
       (.I0(\tmp_s_reg_1286[7]_i_2_n_7 ),
        .I1(\tmp_s_reg_1286_reg[7]_1 ),
        .I2(DOADO[6]),
        .I3(\SRL_SIG_reg[1][7]_0 ),
        .I4(\tmp_s_reg_1286_reg[7]_0 [1]),
        .I5(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_s_reg_1286[7]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6696699996666999)) 
    \tmp_s_reg_1286[7]_i_7 
       (.I0(\tmp_s_reg_1286[7]_i_3_n_7 ),
        .I1(\tmp_s_reg_1286_reg[7]_0 [1]),
        .I2(DOADO[6]),
        .I3(\SRL_SIG_reg[1][6]_0 ),
        .I4(\tmp_s_reg_1286_reg[7]_0 [0]),
        .I5(\SRL_SIG_reg[1][5]_0 ),
        .O(\tmp_s_reg_1286[7]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h95A9A9A96A565656)) 
    \tmp_s_reg_1286[7]_i_8 
       (.I0(\tmp_s_reg_1286[7]_i_4_n_7 ),
        .I1(O[3]),
        .I2(\tmp_s_reg_1286_reg[7] ),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(DOADO[6]),
        .I5(\tmp_s_reg_1286[7]_i_17_n_7 ),
        .O(\tmp_s_reg_1286[7]_i_8_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_s_reg_1286[7]_i_9 
       (.I0(\SRL_SIG_reg[1]_0 [5]),
        .I1(\SRL_SIG_reg[1][7]_1 [5]),
        .I2(\tmp_97_reg_1296_reg[0]_i_3_0 ),
        .I3(\tmp_129_reg_1331[7]_i_14 ),
        .O(\SRL_SIG_reg[1][5]_0 ));
  CARRY4 \tmp_s_reg_1286_reg[3]_i_1 
       (.CI(\tmp_s_reg_1286_reg[3]_1 ),
        .CO({\tmp_s_reg_1286_reg[3]_i_1_n_7 ,\tmp_s_reg_1286_reg[3]_i_1_n_8 ,\tmp_s_reg_1286_reg[3]_i_1_n_9 ,\tmp_s_reg_1286_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_s_reg_1286[3]_i_2_n_7 ,\tmp_s_reg_1286[3]_i_3_n_7 ,\tmp_s_reg_1286_reg[3]_2 }),
        .O(tmp_86_reg_1247_reg_rep[3:0]),
        .S({\tmp_s_reg_1286[3]_i_6_n_7 ,\tmp_s_reg_1286[3]_i_7_n_7 ,\tmp_s_reg_1286_reg[3]_3 ,\tmp_s_reg_1286[3]_i_9_n_7 }));
  CARRY4 \tmp_s_reg_1286_reg[7]_i_1 
       (.CI(\tmp_s_reg_1286_reg[3]_i_1_n_7 ),
        .CO({\NLW_tmp_s_reg_1286_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_s_reg_1286_reg[7]_i_1_n_8 ,\tmp_s_reg_1286_reg[7]_i_1_n_9 ,\tmp_s_reg_1286_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_s_reg_1286[7]_i_2_n_7 ,\tmp_s_reg_1286[7]_i_3_n_7 ,\tmp_s_reg_1286[7]_i_4_n_7 }),
        .O(tmp_86_reg_1247_reg_rep[7:4]),
        .S({\tmp_s_reg_1286[7]_i_5_n_7 ,\tmp_s_reg_1286[7]_i_6_n_7 ,\tmp_s_reg_1286[7]_i_7_n_7 ,\tmp_s_reg_1286[7]_i_8_n_7 }));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_40
   (DIADI,
    ram_reg,
    ram_reg_0,
    E,
    D,
    ap_clk);
  output [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_11__6
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_12__9
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_13__8
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_14__7
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_15__8
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_16__7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_17__8
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_18__6
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_43
   (\tmp_333_reg_1299_reg[0]_i_1_0 ,
    tmp_44_reg_1225_reg_rep__1,
    \SRL_SIG_reg[1][2]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[1][4]_0 ,
    ram_reg,
    \mOutPtr_reg[1] ,
    tmp_44_reg_1225_reg_rep,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][6]_0 ,
    tmp_44_reg_1225_reg_rep_0,
    tmp_44_reg_1225_reg_rep_1,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    tmp_44_reg_1225_reg_rep_2,
    \mOutPtr_reg[1]_2 ,
    tmp_44_reg_1225_reg_rep_3,
    \mOutPtr_reg[1]_3 ,
    tmp_44_reg_1225_reg_rep_4,
    tmp_44_reg_1225_reg_rep__0,
    tmp_44_reg_1225_reg_rep__0_0,
    \mOutPtr_reg[1]_4 ,
    tmp_44_reg_1225_reg_rep__0_1,
    tmp_44_reg_1225_reg_rep__0_2,
    \mOutPtr_reg[1]_5 ,
    tmp_44_reg_1225_reg_rep__0_3,
    tmp_44_reg_1225_reg_rep__1_0,
    tmp_44_reg_1225_reg_rep__1_1,
    \mOutPtr_reg[1]_6 ,
    tmp_44_reg_1225_reg_rep__1_2,
    tmp_44_reg_1225_reg_rep__1_3,
    \mOutPtr_reg[1]_7 ,
    tmp_44_reg_1225_reg_rep__1_4,
    tmp_44_reg_1225_reg,
    tmp_44_reg_1225_reg_0,
    \mOutPtr_reg[1]_8 ,
    tmp_44_reg_1225_reg_1,
    tmp_44_reg_1225_reg_2,
    \mOutPtr_reg[1]_9 ,
    tmp_44_reg_1225_reg_3,
    tmp_44_reg_1225_reg_rep_5,
    O,
    tmp_44_reg_1225_reg_rep_6,
    tmp_44_reg_1225_reg_rep__0_4,
    tmp_44_reg_1225_reg_rep__0_5,
    tmp_44_reg_1225_reg_rep__0_6,
    tmp_44_reg_1225_reg_rep__0_7,
    \mOutPtr_reg[1]_10 ,
    \mOutPtr_reg[1]_11 ,
    tmp_44_reg_1225_reg_4,
    tmp_44_reg_1225_reg_5,
    tmp_44_reg_1225_reg_6,
    tmp_44_reg_1225_reg_7,
    tmp_44_reg_1225_reg_8,
    tmp_44_reg_1225_reg_9,
    tmp_44_reg_1225_reg_rep_7,
    tmp_44_reg_1225_reg_rep__1_5,
    tmp_44_reg_1225_reg_rep__1_6,
    tmp_44_reg_1225_reg_rep_8,
    tmp_44_reg_1225_reg_rep_9,
    tmp_44_reg_1225_reg_10,
    \mOutPtr_reg[1]_12 ,
    \mOutPtr_reg[1]_13 ,
    \mOutPtr_reg[1]_14 ,
    \mOutPtr_reg[1]_15 ,
    \mOutPtr_reg[1]_16 ,
    \mOutPtr_reg[1]_17 ,
    \mOutPtr_reg[1]_18 ,
    \mOutPtr_reg[1]_19 ,
    \mOutPtr_reg[1]_20 ,
    \mOutPtr_reg[1]_21 ,
    \mOutPtr_reg[1]_22 ,
    \mOutPtr_reg[1]_23 ,
    \mOutPtr_reg[1]_24 ,
    \mOutPtr_reg[1]_25 ,
    \mOutPtr_reg[1]_26 ,
    \mOutPtr_reg[1]_27 ,
    \mOutPtr_reg[1]_28 ,
    \mOutPtr_reg[1]_29 ,
    \mOutPtr_reg[1]_30 ,
    \mOutPtr_reg[1]_31 ,
    \mOutPtr_reg[1]_32 ,
    \mOutPtr_reg[1]_33 ,
    \mOutPtr_reg[1]_34 ,
    \tmp_333_reg_1299_reg[0] ,
    \tmp_333_reg_1299_reg[0]_0 ,
    \p_Val2_75_3_reg_1309_reg[7]_i_2 ,
    \p_Val2_75_1_reg_1279_reg[7]_i_2 ,
    D,
    \p_Val2_75_3_reg_1309[3]_i_16 ,
    \p_Val2_75_1_reg_1279[3]_i_31 ,
    DOADO,
    \tmp_s_reg_1264_reg[7] ,
    \tmp_s_reg_1264_reg[3] ,
    \tmp_s_reg_1264_reg[3]_0 ,
    CO,
    \tmp_s_reg_1264_reg[7]_0 ,
    \tmp_s_reg_1264_reg[7]_1 ,
    \tmp_67_reg_1294_reg[3] ,
    \tmp_67_reg_1294_reg[7] ,
    \tmp_67_reg_1294_reg[3]_0 ,
    \tmp_67_reg_1294_reg[7]_0 ,
    \tmp_67_reg_1294_reg[7]_1 ,
    \tmp_67_reg_1294_reg[7]_2 ,
    \tmp_67_reg_1294_reg[7]_3 ,
    DI,
    \tmp_327_reg_1269_reg[0] ,
    \tmp_s_reg_1264_reg[7]_2 ,
    \tmp_s_reg_1264_reg[7]_3 ,
    \tmp_s_reg_1264_reg[7]_4 ,
    \p_Val2_75_1_reg_1279[3]_i_8 ,
    \p_Val2_75_1_reg_1279[7]_i_4 ,
    \tmp_330_reg_1284[0]_i_5 ,
    S,
    \tmp_67_reg_1294_reg[3]_1 ,
    \tmp_67_reg_1294_reg[3]_2 ,
    \p_Val2_75_3_reg_1309[3]_i_8 ,
    \p_Val2_75_3_reg_1309[7]_i_4 ,
    \tmp_336_reg_1314[0]_i_5 ,
    \tmp_327_reg_1269_reg[0]_0 ,
    \tmp_s_reg_1264_reg[3]_1 ,
    E,
    ap_clk);
  output \tmp_333_reg_1299_reg[0]_i_1_0 ;
  output [8:0]tmp_44_reg_1225_reg_rep__1;
  output \SRL_SIG_reg[1][2]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output \SRL_SIG_reg[1][1]_0 ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[1][3]_0 ;
  output \SRL_SIG_reg[1][4]_0 ;
  output ram_reg;
  output \mOutPtr_reg[1] ;
  output [0:0]tmp_44_reg_1225_reg_rep;
  output \SRL_SIG_reg[1][7]_0 ;
  output \SRL_SIG_reg[1][6]_0 ;
  output [0:0]tmp_44_reg_1225_reg_rep_0;
  output [1:0]tmp_44_reg_1225_reg_rep_1;
  output [0:0]\mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[1]_1 ;
  output [1:0]tmp_44_reg_1225_reg_rep_2;
  output [0:0]\mOutPtr_reg[1]_2 ;
  output [0:0]tmp_44_reg_1225_reg_rep_3;
  output \mOutPtr_reg[1]_3 ;
  output tmp_44_reg_1225_reg_rep_4;
  output tmp_44_reg_1225_reg_rep__0;
  output [1:0]tmp_44_reg_1225_reg_rep__0_0;
  output [0:0]\mOutPtr_reg[1]_4 ;
  output tmp_44_reg_1225_reg_rep__0_1;
  output [1:0]tmp_44_reg_1225_reg_rep__0_2;
  output [0:0]\mOutPtr_reg[1]_5 ;
  output [0:0]tmp_44_reg_1225_reg_rep__0_3;
  output tmp_44_reg_1225_reg_rep__1_0;
  output [1:0]tmp_44_reg_1225_reg_rep__1_1;
  output [0:0]\mOutPtr_reg[1]_6 ;
  output tmp_44_reg_1225_reg_rep__1_2;
  output [1:0]tmp_44_reg_1225_reg_rep__1_3;
  output [0:0]\mOutPtr_reg[1]_7 ;
  output tmp_44_reg_1225_reg_rep__1_4;
  output tmp_44_reg_1225_reg;
  output [1:0]tmp_44_reg_1225_reg_0;
  output [0:0]\mOutPtr_reg[1]_8 ;
  output tmp_44_reg_1225_reg_1;
  output [1:0]tmp_44_reg_1225_reg_2;
  output [0:0]\mOutPtr_reg[1]_9 ;
  output [0:0]tmp_44_reg_1225_reg_3;
  output [0:0]tmp_44_reg_1225_reg_rep_5;
  output [2:0]O;
  output [3:0]tmp_44_reg_1225_reg_rep_6;
  output [0:0]tmp_44_reg_1225_reg_rep__0_4;
  output [1:0]tmp_44_reg_1225_reg_rep__0_5;
  output [0:0]tmp_44_reg_1225_reg_rep__0_6;
  output [1:0]tmp_44_reg_1225_reg_rep__0_7;
  output [0:0]\mOutPtr_reg[1]_10 ;
  output [3:0]\mOutPtr_reg[1]_11 ;
  output [0:0]tmp_44_reg_1225_reg_4;
  output [1:0]tmp_44_reg_1225_reg_5;
  output [0:0]tmp_44_reg_1225_reg_6;
  output [1:0]tmp_44_reg_1225_reg_7;
  output [0:0]tmp_44_reg_1225_reg_8;
  output [3:0]tmp_44_reg_1225_reg_9;
  output [1:0]tmp_44_reg_1225_reg_rep_7;
  output [1:0]tmp_44_reg_1225_reg_rep__1_5;
  output [1:0]tmp_44_reg_1225_reg_rep__1_6;
  output [0:0]tmp_44_reg_1225_reg_rep_8;
  output [0:0]tmp_44_reg_1225_reg_rep_9;
  output tmp_44_reg_1225_reg_10;
  output \mOutPtr_reg[1]_12 ;
  output \mOutPtr_reg[1]_13 ;
  output \mOutPtr_reg[1]_14 ;
  output \mOutPtr_reg[1]_15 ;
  output \mOutPtr_reg[1]_16 ;
  output \mOutPtr_reg[1]_17 ;
  output \mOutPtr_reg[1]_18 ;
  output \mOutPtr_reg[1]_19 ;
  output \mOutPtr_reg[1]_20 ;
  output \mOutPtr_reg[1]_21 ;
  output \mOutPtr_reg[1]_22 ;
  output \mOutPtr_reg[1]_23 ;
  output \mOutPtr_reg[1]_24 ;
  output \mOutPtr_reg[1]_25 ;
  output \mOutPtr_reg[1]_26 ;
  output \mOutPtr_reg[1]_27 ;
  output \mOutPtr_reg[1]_28 ;
  output \mOutPtr_reg[1]_29 ;
  output \mOutPtr_reg[1]_30 ;
  output \mOutPtr_reg[1]_31 ;
  output \mOutPtr_reg[1]_32 ;
  output \mOutPtr_reg[1]_33 ;
  output \mOutPtr_reg[1]_34 ;
  input [3:0]\tmp_333_reg_1299_reg[0] ;
  input [1:0]\tmp_333_reg_1299_reg[0]_0 ;
  input [7:0]\p_Val2_75_3_reg_1309_reg[7]_i_2 ;
  input [7:0]\p_Val2_75_1_reg_1279_reg[7]_i_2 ;
  input [7:0]D;
  input \p_Val2_75_3_reg_1309[3]_i_16 ;
  input \p_Val2_75_1_reg_1279[3]_i_31 ;
  input [6:0]DOADO;
  input [2:0]\tmp_s_reg_1264_reg[7] ;
  input [1:0]\tmp_s_reg_1264_reg[3] ;
  input [0:0]\tmp_s_reg_1264_reg[3]_0 ;
  input [0:0]CO;
  input [1:0]\tmp_s_reg_1264_reg[7]_0 ;
  input [0:0]\tmp_s_reg_1264_reg[7]_1 ;
  input [6:0]\tmp_67_reg_1294_reg[3] ;
  input [3:0]\tmp_67_reg_1294_reg[7] ;
  input [1:0]\tmp_67_reg_1294_reg[3]_0 ;
  input [1:0]\tmp_67_reg_1294_reg[7]_0 ;
  input [0:0]\tmp_67_reg_1294_reg[7]_1 ;
  input [1:0]\tmp_67_reg_1294_reg[7]_2 ;
  input [0:0]\tmp_67_reg_1294_reg[7]_3 ;
  input [3:0]DI;
  input [2:0]\tmp_327_reg_1269_reg[0] ;
  input [0:0]\tmp_s_reg_1264_reg[7]_2 ;
  input [0:0]\tmp_s_reg_1264_reg[7]_3 ;
  input [0:0]\tmp_s_reg_1264_reg[7]_4 ;
  input [0:0]\p_Val2_75_1_reg_1279[3]_i_8 ;
  input [0:0]\p_Val2_75_1_reg_1279[7]_i_4 ;
  input [1:0]\tmp_330_reg_1284[0]_i_5 ;
  input [2:0]S;
  input [0:0]\tmp_67_reg_1294_reg[3]_1 ;
  input [1:0]\tmp_67_reg_1294_reg[3]_2 ;
  input [0:0]\p_Val2_75_3_reg_1309[3]_i_8 ;
  input [0:0]\p_Val2_75_3_reg_1309[7]_i_4 ;
  input [1:0]\tmp_336_reg_1314[0]_i_5 ;
  input [0:0]\tmp_327_reg_1269_reg[0]_0 ;
  input \tmp_s_reg_1264_reg[3]_1 ;
  input [0:0]E;
  input ap_clk;

  wire [0:0]CO;
  wire [5:4]\Conv1DMac_new402_U0/tmp_334_fu_654_p1 ;
  wire [7:0]D;
  wire [3:0]DI;
  wire [6:0]DOADO;
  wire [0:0]E;
  wire [2:0]O;
  wire [2:0]S;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire \SRL_SIG_reg[1][2]_0 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][4]_0 ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire \mOutPtr_reg[1] ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire [0:0]\mOutPtr_reg[1]_10 ;
  wire [3:0]\mOutPtr_reg[1]_11 ;
  wire \mOutPtr_reg[1]_12 ;
  wire \mOutPtr_reg[1]_13 ;
  wire \mOutPtr_reg[1]_14 ;
  wire \mOutPtr_reg[1]_15 ;
  wire \mOutPtr_reg[1]_16 ;
  wire \mOutPtr_reg[1]_17 ;
  wire \mOutPtr_reg[1]_18 ;
  wire \mOutPtr_reg[1]_19 ;
  wire [0:0]\mOutPtr_reg[1]_2 ;
  wire \mOutPtr_reg[1]_20 ;
  wire \mOutPtr_reg[1]_21 ;
  wire \mOutPtr_reg[1]_22 ;
  wire \mOutPtr_reg[1]_23 ;
  wire \mOutPtr_reg[1]_24 ;
  wire \mOutPtr_reg[1]_25 ;
  wire \mOutPtr_reg[1]_26 ;
  wire \mOutPtr_reg[1]_27 ;
  wire \mOutPtr_reg[1]_28 ;
  wire \mOutPtr_reg[1]_29 ;
  wire \mOutPtr_reg[1]_3 ;
  wire \mOutPtr_reg[1]_30 ;
  wire \mOutPtr_reg[1]_31 ;
  wire \mOutPtr_reg[1]_32 ;
  wire \mOutPtr_reg[1]_33 ;
  wire \mOutPtr_reg[1]_34 ;
  wire [0:0]\mOutPtr_reg[1]_4 ;
  wire [0:0]\mOutPtr_reg[1]_5 ;
  wire [0:0]\mOutPtr_reg[1]_6 ;
  wire [0:0]\mOutPtr_reg[1]_7 ;
  wire [0:0]\mOutPtr_reg[1]_8 ;
  wire [0:0]\mOutPtr_reg[1]_9 ;
  wire \p_Val2_75_1_reg_1279[3]_i_13_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_14_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_15_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_17_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_19_n_7 ;
  wire \p_Val2_75_1_reg_1279[3]_i_31 ;
  wire [0:0]\p_Val2_75_1_reg_1279[3]_i_8 ;
  wire \p_Val2_75_1_reg_1279[7]_i_24_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_25_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_26_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_27_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_28_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_29_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_30_n_7 ;
  wire \p_Val2_75_1_reg_1279[7]_i_31_n_7 ;
  wire [0:0]\p_Val2_75_1_reg_1279[7]_i_4 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_10_n_10 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_10_n_8 ;
  wire \p_Val2_75_1_reg_1279_reg[3]_i_10_n_9 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_13_n_10 ;
  wire \p_Val2_75_1_reg_1279_reg[7]_i_14_n_10 ;
  wire [7:0]\p_Val2_75_1_reg_1279_reg[7]_i_2 ;
  wire \p_Val2_75_3_reg_1309[3]_i_13_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_14_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_15_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_16 ;
  wire \p_Val2_75_3_reg_1309[3]_i_18_n_7 ;
  wire \p_Val2_75_3_reg_1309[3]_i_19_n_7 ;
  wire [0:0]\p_Val2_75_3_reg_1309[3]_i_8 ;
  wire \p_Val2_75_3_reg_1309[7]_i_24_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_25_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_26_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_27_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_36_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_37_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_38_n_7 ;
  wire \p_Val2_75_3_reg_1309[7]_i_39_n_7 ;
  wire [0:0]\p_Val2_75_3_reg_1309[7]_i_4 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_10_n_10 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_10_n_8 ;
  wire \p_Val2_75_3_reg_1309_reg[3]_i_10_n_9 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_13_n_10 ;
  wire \p_Val2_75_3_reg_1309_reg[7]_i_15_n_10 ;
  wire [7:0]\p_Val2_75_3_reg_1309_reg[7]_i_2 ;
  wire ram_reg;
  wire \tmp_327_reg_1269[0]_i_4_n_7 ;
  wire [2:0]\tmp_327_reg_1269_reg[0] ;
  wire [0:0]\tmp_327_reg_1269_reg[0]_0 ;
  wire \tmp_327_reg_1269_reg[0]_i_1_n_10 ;
  wire \tmp_327_reg_1269_reg[0]_i_1_n_8 ;
  wire \tmp_327_reg_1269_reg[0]_i_1_n_9 ;
  wire [1:0]\tmp_330_reg_1284[0]_i_5 ;
  wire \tmp_333_reg_1299[0]_i_5_n_7 ;
  wire [3:0]\tmp_333_reg_1299_reg[0] ;
  wire [1:0]\tmp_333_reg_1299_reg[0]_0 ;
  wire \tmp_333_reg_1299_reg[0]_i_1_0 ;
  wire \tmp_333_reg_1299_reg[0]_i_1_n_10 ;
  wire \tmp_333_reg_1299_reg[0]_i_1_n_7 ;
  wire \tmp_333_reg_1299_reg[0]_i_1_n_8 ;
  wire \tmp_333_reg_1299_reg[0]_i_1_n_9 ;
  wire [1:0]\tmp_336_reg_1314[0]_i_5 ;
  wire tmp_44_reg_1225_reg;
  wire [1:0]tmp_44_reg_1225_reg_0;
  wire tmp_44_reg_1225_reg_1;
  wire tmp_44_reg_1225_reg_10;
  wire [1:0]tmp_44_reg_1225_reg_2;
  wire [0:0]tmp_44_reg_1225_reg_3;
  wire [0:0]tmp_44_reg_1225_reg_4;
  wire [1:0]tmp_44_reg_1225_reg_5;
  wire [0:0]tmp_44_reg_1225_reg_6;
  wire [1:0]tmp_44_reg_1225_reg_7;
  wire [0:0]tmp_44_reg_1225_reg_8;
  wire [3:0]tmp_44_reg_1225_reg_9;
  wire [0:0]tmp_44_reg_1225_reg_rep;
  wire [0:0]tmp_44_reg_1225_reg_rep_0;
  wire [1:0]tmp_44_reg_1225_reg_rep_1;
  wire [1:0]tmp_44_reg_1225_reg_rep_2;
  wire [0:0]tmp_44_reg_1225_reg_rep_3;
  wire tmp_44_reg_1225_reg_rep_4;
  wire [0:0]tmp_44_reg_1225_reg_rep_5;
  wire [3:0]tmp_44_reg_1225_reg_rep_6;
  wire [1:0]tmp_44_reg_1225_reg_rep_7;
  wire [0:0]tmp_44_reg_1225_reg_rep_8;
  wire [0:0]tmp_44_reg_1225_reg_rep_9;
  wire tmp_44_reg_1225_reg_rep__0;
  wire [1:0]tmp_44_reg_1225_reg_rep__0_0;
  wire tmp_44_reg_1225_reg_rep__0_1;
  wire [1:0]tmp_44_reg_1225_reg_rep__0_2;
  wire [0:0]tmp_44_reg_1225_reg_rep__0_3;
  wire [0:0]tmp_44_reg_1225_reg_rep__0_4;
  wire [1:0]tmp_44_reg_1225_reg_rep__0_5;
  wire [0:0]tmp_44_reg_1225_reg_rep__0_6;
  wire [1:0]tmp_44_reg_1225_reg_rep__0_7;
  wire [8:0]tmp_44_reg_1225_reg_rep__1;
  wire tmp_44_reg_1225_reg_rep__1_0;
  wire [1:0]tmp_44_reg_1225_reg_rep__1_1;
  wire tmp_44_reg_1225_reg_rep__1_2;
  wire [1:0]tmp_44_reg_1225_reg_rep__1_3;
  wire tmp_44_reg_1225_reg_rep__1_4;
  wire [1:0]tmp_44_reg_1225_reg_rep__1_5;
  wire [1:0]tmp_44_reg_1225_reg_rep__1_6;
  wire \tmp_67_reg_1294[3]_i_11_n_7 ;
  wire \tmp_67_reg_1294[3]_i_2_n_7 ;
  wire \tmp_67_reg_1294[3]_i_4_n_7 ;
  wire \tmp_67_reg_1294[3]_i_5_n_7 ;
  wire \tmp_67_reg_1294[3]_i_6_n_7 ;
  wire \tmp_67_reg_1294[3]_i_8_n_7 ;
  wire \tmp_67_reg_1294[7]_i_12_n_7 ;
  wire \tmp_67_reg_1294[7]_i_13_n_7 ;
  wire \tmp_67_reg_1294[7]_i_14_n_7 ;
  wire \tmp_67_reg_1294[7]_i_2_n_7 ;
  wire \tmp_67_reg_1294[7]_i_3_n_7 ;
  wire \tmp_67_reg_1294[7]_i_4_n_7 ;
  wire \tmp_67_reg_1294[7]_i_5_n_7 ;
  wire \tmp_67_reg_1294[7]_i_6_n_7 ;
  wire \tmp_67_reg_1294[7]_i_7_n_7 ;
  wire \tmp_67_reg_1294[7]_i_8_n_7 ;
  wire [6:0]\tmp_67_reg_1294_reg[3] ;
  wire [1:0]\tmp_67_reg_1294_reg[3]_0 ;
  wire [0:0]\tmp_67_reg_1294_reg[3]_1 ;
  wire [1:0]\tmp_67_reg_1294_reg[3]_2 ;
  wire \tmp_67_reg_1294_reg[3]_i_1_n_10 ;
  wire \tmp_67_reg_1294_reg[3]_i_1_n_7 ;
  wire \tmp_67_reg_1294_reg[3]_i_1_n_8 ;
  wire \tmp_67_reg_1294_reg[3]_i_1_n_9 ;
  wire [3:0]\tmp_67_reg_1294_reg[7] ;
  wire [1:0]\tmp_67_reg_1294_reg[7]_0 ;
  wire [0:0]\tmp_67_reg_1294_reg[7]_1 ;
  wire [1:0]\tmp_67_reg_1294_reg[7]_2 ;
  wire [0:0]\tmp_67_reg_1294_reg[7]_3 ;
  wire \tmp_67_reg_1294_reg[7]_i_1_n_10 ;
  wire \tmp_67_reg_1294_reg[7]_i_1_n_8 ;
  wire \tmp_67_reg_1294_reg[7]_i_1_n_9 ;
  wire \tmp_s_reg_1264[7]_i_18_n_7 ;
  wire \tmp_s_reg_1264[7]_i_2_n_7 ;
  wire \tmp_s_reg_1264[7]_i_3_n_7 ;
  wire \tmp_s_reg_1264[7]_i_5_n_7 ;
  wire \tmp_s_reg_1264[7]_i_6_n_7 ;
  wire \tmp_s_reg_1264[7]_i_7_n_7 ;
  wire [1:0]\tmp_s_reg_1264_reg[3] ;
  wire [0:0]\tmp_s_reg_1264_reg[3]_0 ;
  wire \tmp_s_reg_1264_reg[3]_1 ;
  wire [2:0]\tmp_s_reg_1264_reg[7] ;
  wire [1:0]\tmp_s_reg_1264_reg[7]_0 ;
  wire [0:0]\tmp_s_reg_1264_reg[7]_1 ;
  wire [0:0]\tmp_s_reg_1264_reg[7]_2 ;
  wire [0:0]\tmp_s_reg_1264_reg[7]_3 ;
  wire [0:0]\tmp_s_reg_1264_reg[7]_4 ;
  wire \tmp_s_reg_1264_reg[7]_i_1_n_10 ;
  wire \tmp_s_reg_1264_reg[7]_i_1_n_8 ;
  wire \tmp_s_reg_1264_reg[7]_i_1_n_9 ;
  wire [3:1]\NLW_p_Val2_75_1_reg_1279_reg[7]_i_13_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_75_1_reg_1279_reg[7]_i_13_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_75_1_reg_1279_reg[7]_i_14_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_75_1_reg_1279_reg[7]_i_14_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_75_3_reg_1309_reg[7]_i_13_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_75_3_reg_1309_reg[7]_i_13_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_75_3_reg_1309_reg[7]_i_15_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_75_3_reg_1309_reg[7]_i_15_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_327_reg_1269_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_333_reg_1299_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_67_reg_1294_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_s_reg_1264_reg[7]_i_1_CO_UNCONNECTED ;

  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[1]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[1]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[1]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[1]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[1]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[1]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \p_Val2_75_1_reg_1279[3]_i_13 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\p_Val2_75_1_reg_1279_reg[7]_i_2 [1]),
        .O(\p_Val2_75_1_reg_1279[3]_i_13_n_7 ));
  LUT5 #(
    .INIT(32'hA0A088A0)) 
    \p_Val2_75_1_reg_1279[3]_i_14 
       (.I0(\p_Val2_75_1_reg_1279_reg[7]_i_2 [1]),
        .I1(\SRL_SIG_reg[1]_0 [7]),
        .I2(D[7]),
        .I3(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I4(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .O(\p_Val2_75_1_reg_1279[3]_i_14_n_7 ));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \p_Val2_75_1_reg_1279[3]_i_15 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\p_Val2_75_1_reg_1279_reg[7]_i_2 [0]),
        .O(\p_Val2_75_1_reg_1279[3]_i_15_n_7 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \p_Val2_75_1_reg_1279[3]_i_17 
       (.I0(\SRL_SIG_reg[1][7]_0 ),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_2 [1]),
        .I2(\p_Val2_75_1_reg_1279_reg[7]_i_2 [2]),
        .I3(\SRL_SIG_reg[1][6]_0 ),
        .O(\p_Val2_75_1_reg_1279[3]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \p_Val2_75_1_reg_1279[3]_i_19 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\p_Val2_75_1_reg_1279_reg[7]_i_2 [0]),
        .O(\p_Val2_75_1_reg_1279[3]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \p_Val2_75_1_reg_1279[3]_i_30 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\p_Val2_75_1_reg_1279_reg[7]_i_2 [1]),
        .O(\mOutPtr_reg[1]_5 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \p_Val2_75_1_reg_1279[3]_i_32 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_2 [0]),
        .I2(\SRL_SIG_reg[1][4]_0 ),
        .I3(\p_Val2_75_1_reg_1279_reg[7]_i_2 [1]),
        .I4(\p_Val2_75_1_reg_1279_reg[7]_i_2 [2]),
        .I5(\SRL_SIG_reg[1][3]_0 ),
        .O(tmp_44_reg_1225_reg_rep__0_2[1]));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \p_Val2_75_1_reg_1279[3]_i_34 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\p_Val2_75_1_reg_1279_reg[7]_i_2 [0]),
        .O(tmp_44_reg_1225_reg_rep__0_2[0]));
  LUT5 #(
    .INIT(32'h55DF75FF)) 
    \p_Val2_75_1_reg_1279[3]_i_35 
       (.I0(\p_Val2_75_1_reg_1279_reg[7]_i_2 [7]),
        .I1(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(D[0]),
        .I4(\SRL_SIG_reg[1]_0 [0]),
        .O(tmp_44_reg_1225_reg_rep__0));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \p_Val2_75_1_reg_1279[3]_i_36 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\p_Val2_75_1_reg_1279_reg[7]_i_2 [6]),
        .O(\mOutPtr_reg[1]_14 ));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \p_Val2_75_1_reg_1279[3]_i_37 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\p_Val2_75_1_reg_1279_reg[7]_i_2 [5]),
        .O(\mOutPtr_reg[1]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \p_Val2_75_1_reg_1279[3]_i_38 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\p_Val2_75_1_reg_1279_reg[7]_i_2 [4]),
        .O(\mOutPtr_reg[1]_12 ));
  LUT6 #(
    .INIT(64'hACAA0C00A0AA0000)) 
    \p_Val2_75_1_reg_1279[3]_i_40 
       (.I0(D[4]),
        .I1(\SRL_SIG_reg[1]_0 [4]),
        .I2(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I3(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I4(D[5]),
        .I5(\SRL_SIG_reg[1]_0 [5]),
        .O(ram_reg));
  LUT4 #(
    .INIT(16'h0777)) 
    \p_Val2_75_1_reg_1279[7]_i_11 
       (.I0(\SRL_SIG_reg[1][6]_0 ),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_2 [7]),
        .I2(\SRL_SIG_reg[1][7]_0 ),
        .I3(\p_Val2_75_1_reg_1279_reg[7]_i_2 [6]),
        .O(tmp_44_reg_1225_reg_rep__0_3));
  LUT4 #(
    .INIT(16'h0888)) 
    \p_Val2_75_1_reg_1279[7]_i_24 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_2 [6]),
        .I2(\SRL_SIG_reg[1][4]_0 ),
        .I3(\p_Val2_75_1_reg_1279_reg[7]_i_2 [7]),
        .O(\p_Val2_75_1_reg_1279[7]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \p_Val2_75_1_reg_1279[7]_i_25 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_2 [5]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\p_Val2_75_1_reg_1279_reg[7]_i_2 [7]),
        .I4(\SRL_SIG_reg[1][4]_0 ),
        .I5(\p_Val2_75_1_reg_1279_reg[7]_i_2 [6]),
        .O(\p_Val2_75_1_reg_1279[7]_i_25_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \p_Val2_75_1_reg_1279[7]_i_26 
       (.I0(\SRL_SIG_reg[1][4]_0 ),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_2 [6]),
        .I2(\SRL_SIG_reg[1][5]_0 ),
        .I3(\p_Val2_75_1_reg_1279_reg[7]_i_2 [7]),
        .O(\p_Val2_75_1_reg_1279[7]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'h2540F03F4FBFCF3F)) 
    \p_Val2_75_1_reg_1279[7]_i_27 
       (.I0(\SRL_SIG_reg[1][3]_0 ),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_2 [5]),
        .I2(\SRL_SIG_reg[1][5]_0 ),
        .I3(\p_Val2_75_1_reg_1279_reg[7]_i_2 [6]),
        .I4(\p_Val2_75_1_reg_1279_reg[7]_i_2 [7]),
        .I5(\SRL_SIG_reg[1][4]_0 ),
        .O(\p_Val2_75_1_reg_1279[7]_i_27_n_7 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \p_Val2_75_1_reg_1279[7]_i_28 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_2 [6]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\p_Val2_75_1_reg_1279_reg[7]_i_2 [7]),
        .O(\p_Val2_75_1_reg_1279[7]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \p_Val2_75_1_reg_1279[7]_i_29 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_2 [5]),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(\p_Val2_75_1_reg_1279_reg[7]_i_2 [7]),
        .I4(\SRL_SIG_reg[1][1]_0 ),
        .I5(\p_Val2_75_1_reg_1279_reg[7]_i_2 [6]),
        .O(\p_Val2_75_1_reg_1279[7]_i_29_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \p_Val2_75_1_reg_1279[7]_i_30 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_2 [6]),
        .I2(\SRL_SIG_reg[1][2]_0 ),
        .I3(\p_Val2_75_1_reg_1279_reg[7]_i_2 [7]),
        .O(\p_Val2_75_1_reg_1279[7]_i_30_n_7 ));
  LUT6 #(
    .INIT(64'h2540F03F4FBFCF3F)) 
    \p_Val2_75_1_reg_1279[7]_i_31 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_2 [5]),
        .I2(\SRL_SIG_reg[1][2]_0 ),
        .I3(\p_Val2_75_1_reg_1279_reg[7]_i_2 [6]),
        .I4(\p_Val2_75_1_reg_1279_reg[7]_i_2 [7]),
        .I5(\SRL_SIG_reg[1][1]_0 ),
        .O(\p_Val2_75_1_reg_1279[7]_i_31_n_7 ));
  LUT5 #(
    .INIT(32'h55DF75FF)) 
    \p_Val2_75_1_reg_1279[7]_i_40 
       (.I0(\p_Val2_75_1_reg_1279_reg[7]_i_2 [7]),
        .I1(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(D[3]),
        .I4(\SRL_SIG_reg[1]_0 [3]),
        .O(tmp_44_reg_1225_reg_rep__0_1));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \p_Val2_75_1_reg_1279[7]_i_41 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\p_Val2_75_1_reg_1279_reg[7]_i_2 [4]),
        .O(\mOutPtr_reg[1]_27 ));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \p_Val2_75_1_reg_1279[7]_i_42 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\p_Val2_75_1_reg_1279_reg[7]_i_2 [3]),
        .O(\mOutPtr_reg[1]_26 ));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \p_Val2_75_1_reg_1279[7]_i_43 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\p_Val2_75_1_reg_1279_reg[7]_i_2 [2]),
        .O(\mOutPtr_reg[1]_25 ));
  CARRY4 \p_Val2_75_1_reg_1279_reg[3]_i_10 
       (.CI(1'b0),
        .CO({\mOutPtr_reg[1]_10 ,\p_Val2_75_1_reg_1279_reg[3]_i_10_n_8 ,\p_Val2_75_1_reg_1279_reg[3]_i_10_n_9 ,\p_Val2_75_1_reg_1279_reg[3]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_75_1_reg_1279[3]_i_13_n_7 ,\p_Val2_75_1_reg_1279[3]_i_14_n_7 ,\p_Val2_75_1_reg_1279[3]_i_15_n_7 ,1'b0}),
        .O(\mOutPtr_reg[1]_11 ),
        .S({\tmp_330_reg_1284[0]_i_5 [1],\p_Val2_75_1_reg_1279[3]_i_17_n_7 ,\tmp_330_reg_1284[0]_i_5 [0],\p_Val2_75_1_reg_1279[3]_i_19_n_7 }));
  CARRY4 \p_Val2_75_1_reg_1279_reg[7]_i_13 
       (.CI(\p_Val2_75_1_reg_1279[7]_i_4 ),
        .CO({\NLW_p_Val2_75_1_reg_1279_reg[7]_i_13_CO_UNCONNECTED [3],tmp_44_reg_1225_reg_rep__0_6,\NLW_p_Val2_75_1_reg_1279_reg[7]_i_13_CO_UNCONNECTED [1],\p_Val2_75_1_reg_1279_reg[7]_i_13_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Val2_75_1_reg_1279[7]_i_24_n_7 ,\p_Val2_75_1_reg_1279[7]_i_25_n_7 }),
        .O({\NLW_p_Val2_75_1_reg_1279_reg[7]_i_13_O_UNCONNECTED [3:2],tmp_44_reg_1225_reg_rep__0_7}),
        .S({1'b0,1'b1,\p_Val2_75_1_reg_1279[7]_i_26_n_7 ,\p_Val2_75_1_reg_1279[7]_i_27_n_7 }));
  CARRY4 \p_Val2_75_1_reg_1279_reg[7]_i_14 
       (.CI(\p_Val2_75_1_reg_1279[3]_i_8 ),
        .CO({\NLW_p_Val2_75_1_reg_1279_reg[7]_i_14_CO_UNCONNECTED [3],tmp_44_reg_1225_reg_rep__0_4,\NLW_p_Val2_75_1_reg_1279_reg[7]_i_14_CO_UNCONNECTED [1],\p_Val2_75_1_reg_1279_reg[7]_i_14_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Val2_75_1_reg_1279[7]_i_28_n_7 ,\p_Val2_75_1_reg_1279[7]_i_29_n_7 }),
        .O({\NLW_p_Val2_75_1_reg_1279_reg[7]_i_14_O_UNCONNECTED [3:2],tmp_44_reg_1225_reg_rep__0_5}),
        .S({1'b0,1'b1,\p_Val2_75_1_reg_1279[7]_i_30_n_7 ,\p_Val2_75_1_reg_1279[7]_i_31_n_7 }));
  LUT5 #(
    .INIT(32'h55DF75FF)) 
    \p_Val2_75_3_reg_1309[3]_i_13 
       (.I0(\p_Val2_75_3_reg_1309_reg[7]_i_2 [1]),
        .I1(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(D[7]),
        .I4(\SRL_SIG_reg[1]_0 [7]),
        .O(\p_Val2_75_3_reg_1309[3]_i_13_n_7 ));
  LUT5 #(
    .INIT(32'hCCAC0000)) 
    \p_Val2_75_3_reg_1309[3]_i_14 
       (.I0(\SRL_SIG_reg[1]_0 [7]),
        .I1(D[7]),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I4(\p_Val2_75_3_reg_1309_reg[7]_i_2 [1]),
        .O(\p_Val2_75_3_reg_1309[3]_i_14_n_7 ));
  LUT5 #(
    .INIT(32'h55DF75FF)) 
    \p_Val2_75_3_reg_1309[3]_i_15 
       (.I0(\p_Val2_75_3_reg_1309_reg[7]_i_2 [0]),
        .I1(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(D[7]),
        .I4(\SRL_SIG_reg[1]_0 [7]),
        .O(\p_Val2_75_3_reg_1309[3]_i_15_n_7 ));
  LUT4 #(
    .INIT(16'h8777)) 
    \p_Val2_75_3_reg_1309[3]_i_18 
       (.I0(\SRL_SIG_reg[1][7]_0 ),
        .I1(\p_Val2_75_3_reg_1309_reg[7]_i_2 [0]),
        .I2(\p_Val2_75_3_reg_1309_reg[7]_i_2 [1]),
        .I3(\SRL_SIG_reg[1][6]_0 ),
        .O(\p_Val2_75_3_reg_1309[3]_i_18_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \p_Val2_75_3_reg_1309[3]_i_19 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\p_Val2_75_3_reg_1309_reg[7]_i_2 [0]),
        .O(\p_Val2_75_3_reg_1309[3]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \p_Val2_75_3_reg_1309[3]_i_30 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\p_Val2_75_3_reg_1309_reg[7]_i_2 [1]),
        .O(\mOutPtr_reg[1]_9 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \p_Val2_75_3_reg_1309[3]_i_32 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\p_Val2_75_3_reg_1309_reg[7]_i_2 [0]),
        .I2(\SRL_SIG_reg[1][4]_0 ),
        .I3(\p_Val2_75_3_reg_1309_reg[7]_i_2 [1]),
        .I4(\p_Val2_75_3_reg_1309_reg[7]_i_2 [2]),
        .I5(\SRL_SIG_reg[1][3]_0 ),
        .O(tmp_44_reg_1225_reg_2[1]));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \p_Val2_75_3_reg_1309[3]_i_34 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\p_Val2_75_3_reg_1309_reg[7]_i_2 [0]),
        .O(tmp_44_reg_1225_reg_2[0]));
  LUT5 #(
    .INIT(32'h55DF75FF)) 
    \p_Val2_75_3_reg_1309[3]_i_35 
       (.I0(\p_Val2_75_3_reg_1309_reg[7]_i_2 [7]),
        .I1(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(D[0]),
        .I4(\SRL_SIG_reg[1]_0 [0]),
        .O(tmp_44_reg_1225_reg));
  LUT5 #(
    .INIT(32'h55DF75FF)) 
    \p_Val2_75_3_reg_1309[3]_i_36 
       (.I0(\p_Val2_75_3_reg_1309_reg[7]_i_2 [6]),
        .I1(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(D[0]),
        .I4(\SRL_SIG_reg[1]_0 [0]),
        .O(tmp_44_reg_1225_reg_10));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \p_Val2_75_3_reg_1309[3]_i_37 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\p_Val2_75_3_reg_1309_reg[7]_i_2 [5]),
        .O(\mOutPtr_reg[1]_16 ));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \p_Val2_75_3_reg_1309[3]_i_38 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\p_Val2_75_3_reg_1309_reg[7]_i_2 [4]),
        .O(\mOutPtr_reg[1]_15 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \p_Val2_75_3_reg_1309[7]_i_11 
       (.I0(\SRL_SIG_reg[1][6]_0 ),
        .I1(\p_Val2_75_3_reg_1309_reg[7]_i_2 [7]),
        .I2(\SRL_SIG_reg[1][7]_0 ),
        .I3(\p_Val2_75_3_reg_1309_reg[7]_i_2 [6]),
        .O(tmp_44_reg_1225_reg_3));
  LUT4 #(
    .INIT(16'h0888)) 
    \p_Val2_75_3_reg_1309[7]_i_24 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\p_Val2_75_3_reg_1309_reg[7]_i_2 [6]),
        .I2(\SRL_SIG_reg[1][4]_0 ),
        .I3(\p_Val2_75_3_reg_1309_reg[7]_i_2 [7]),
        .O(\p_Val2_75_3_reg_1309[7]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \p_Val2_75_3_reg_1309[7]_i_25 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\p_Val2_75_3_reg_1309_reg[7]_i_2 [5]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\p_Val2_75_3_reg_1309_reg[7]_i_2 [7]),
        .I4(\SRL_SIG_reg[1][4]_0 ),
        .I5(\p_Val2_75_3_reg_1309_reg[7]_i_2 [6]),
        .O(\p_Val2_75_3_reg_1309[7]_i_25_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \p_Val2_75_3_reg_1309[7]_i_26 
       (.I0(\SRL_SIG_reg[1][4]_0 ),
        .I1(\p_Val2_75_3_reg_1309_reg[7]_i_2 [6]),
        .I2(\SRL_SIG_reg[1][5]_0 ),
        .I3(\p_Val2_75_3_reg_1309_reg[7]_i_2 [7]),
        .O(\p_Val2_75_3_reg_1309[7]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'h2540F03F4FBFCF3F)) 
    \p_Val2_75_3_reg_1309[7]_i_27 
       (.I0(\SRL_SIG_reg[1][3]_0 ),
        .I1(\p_Val2_75_3_reg_1309_reg[7]_i_2 [5]),
        .I2(\SRL_SIG_reg[1][5]_0 ),
        .I3(\p_Val2_75_3_reg_1309_reg[7]_i_2 [6]),
        .I4(\p_Val2_75_3_reg_1309_reg[7]_i_2 [7]),
        .I5(\SRL_SIG_reg[1][4]_0 ),
        .O(\p_Val2_75_3_reg_1309[7]_i_27_n_7 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \p_Val2_75_3_reg_1309[7]_i_36 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\p_Val2_75_3_reg_1309_reg[7]_i_2 [6]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\p_Val2_75_3_reg_1309_reg[7]_i_2 [7]),
        .O(\p_Val2_75_3_reg_1309[7]_i_36_n_7 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \p_Val2_75_3_reg_1309[7]_i_37 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\p_Val2_75_3_reg_1309_reg[7]_i_2 [5]),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(\p_Val2_75_3_reg_1309_reg[7]_i_2 [7]),
        .I4(\SRL_SIG_reg[1][1]_0 ),
        .I5(\p_Val2_75_3_reg_1309_reg[7]_i_2 [6]),
        .O(\p_Val2_75_3_reg_1309[7]_i_37_n_7 ));
  LUT4 #(
    .INIT(16'h4F3F)) 
    \p_Val2_75_3_reg_1309[7]_i_38 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(\p_Val2_75_3_reg_1309_reg[7]_i_2 [6]),
        .I2(\SRL_SIG_reg[1][2]_0 ),
        .I3(\p_Val2_75_3_reg_1309_reg[7]_i_2 [7]),
        .O(\p_Val2_75_3_reg_1309[7]_i_38_n_7 ));
  LUT6 #(
    .INIT(64'h2540F03F4FBFCF3F)) 
    \p_Val2_75_3_reg_1309[7]_i_39 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\p_Val2_75_3_reg_1309_reg[7]_i_2 [5]),
        .I2(\SRL_SIG_reg[1][2]_0 ),
        .I3(\p_Val2_75_3_reg_1309_reg[7]_i_2 [6]),
        .I4(\p_Val2_75_3_reg_1309_reg[7]_i_2 [7]),
        .I5(\SRL_SIG_reg[1][1]_0 ),
        .O(\p_Val2_75_3_reg_1309[7]_i_39_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h55DF75FF)) 
    \p_Val2_75_3_reg_1309[7]_i_40 
       (.I0(\p_Val2_75_3_reg_1309_reg[7]_i_2 [7]),
        .I1(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(D[3]),
        .I4(\SRL_SIG_reg[1]_0 [3]),
        .O(tmp_44_reg_1225_reg_1));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \p_Val2_75_3_reg_1309[7]_i_41 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\p_Val2_75_3_reg_1309_reg[7]_i_2 [4]),
        .O(\mOutPtr_reg[1]_34 ));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \p_Val2_75_3_reg_1309[7]_i_42 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\p_Val2_75_3_reg_1309_reg[7]_i_2 [3]),
        .O(\mOutPtr_reg[1]_33 ));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \p_Val2_75_3_reg_1309[7]_i_43 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\p_Val2_75_3_reg_1309_reg[7]_i_2 [2]),
        .O(\mOutPtr_reg[1]_32 ));
  CARRY4 \p_Val2_75_3_reg_1309_reg[3]_i_10 
       (.CI(1'b0),
        .CO({tmp_44_reg_1225_reg_8,\p_Val2_75_3_reg_1309_reg[3]_i_10_n_8 ,\p_Val2_75_3_reg_1309_reg[3]_i_10_n_9 ,\p_Val2_75_3_reg_1309_reg[3]_i_10_n_10 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_75_3_reg_1309[3]_i_13_n_7 ,\p_Val2_75_3_reg_1309[3]_i_14_n_7 ,\p_Val2_75_3_reg_1309[3]_i_15_n_7 ,1'b0}),
        .O(tmp_44_reg_1225_reg_9),
        .S({\tmp_336_reg_1314[0]_i_5 ,\p_Val2_75_3_reg_1309[3]_i_18_n_7 ,\p_Val2_75_3_reg_1309[3]_i_19_n_7 }));
  CARRY4 \p_Val2_75_3_reg_1309_reg[7]_i_13 
       (.CI(\p_Val2_75_3_reg_1309[7]_i_4 ),
        .CO({\NLW_p_Val2_75_3_reg_1309_reg[7]_i_13_CO_UNCONNECTED [3],tmp_44_reg_1225_reg_6,\NLW_p_Val2_75_3_reg_1309_reg[7]_i_13_CO_UNCONNECTED [1],\p_Val2_75_3_reg_1309_reg[7]_i_13_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Val2_75_3_reg_1309[7]_i_24_n_7 ,\p_Val2_75_3_reg_1309[7]_i_25_n_7 }),
        .O({\NLW_p_Val2_75_3_reg_1309_reg[7]_i_13_O_UNCONNECTED [3:2],tmp_44_reg_1225_reg_7}),
        .S({1'b0,1'b1,\p_Val2_75_3_reg_1309[7]_i_26_n_7 ,\p_Val2_75_3_reg_1309[7]_i_27_n_7 }));
  CARRY4 \p_Val2_75_3_reg_1309_reg[7]_i_15 
       (.CI(\p_Val2_75_3_reg_1309[3]_i_8 ),
        .CO({\NLW_p_Val2_75_3_reg_1309_reg[7]_i_15_CO_UNCONNECTED [3],tmp_44_reg_1225_reg_4,\NLW_p_Val2_75_3_reg_1309_reg[7]_i_15_CO_UNCONNECTED [1],\p_Val2_75_3_reg_1309_reg[7]_i_15_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Val2_75_3_reg_1309[7]_i_36_n_7 ,\p_Val2_75_3_reg_1309[7]_i_37_n_7 }),
        .O({\NLW_p_Val2_75_3_reg_1309_reg[7]_i_15_O_UNCONNECTED [3:2],tmp_44_reg_1225_reg_5}),
        .S({1'b0,1'b1,\p_Val2_75_3_reg_1309[7]_i_38_n_7 ,\p_Val2_75_3_reg_1309[7]_i_39_n_7 }));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_203_1_reg_1289[0]_i_11 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\p_Val2_75_1_reg_1279_reg[7]_i_2 [0]),
        .O(tmp_44_reg_1225_reg_rep__0_0[0]));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_203_1_reg_1289[0]_i_7 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\p_Val2_75_1_reg_1279_reg[7]_i_2 [1]),
        .O(\mOutPtr_reg[1]_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_203_1_reg_1289[0]_i_9 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\p_Val2_75_1_reg_1279_reg[7]_i_2 [0]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\p_Val2_75_1_reg_1279_reg[7]_i_2 [1]),
        .I4(\p_Val2_75_1_reg_1279_reg[7]_i_2 [2]),
        .I5(\SRL_SIG_reg[1][0]_0 ),
        .O(tmp_44_reg_1225_reg_rep__0_0[1]));
  LUT5 #(
    .INIT(32'hFFFFFFBE)) 
    \tmp_203_2_reg_1304[0]_i_2 
       (.I0(\Conv1DMac_new402_U0/tmp_334_fu_654_p1 [4]),
        .I1(\tmp_333_reg_1299_reg[0] [0]),
        .I2(\tmp_333_reg_1299_reg[0]_0 [0]),
        .I3(tmp_44_reg_1225_reg_rep__1[8]),
        .I4(\Conv1DMac_new402_U0/tmp_334_fu_654_p1 [5]),
        .O(\tmp_333_reg_1299_reg[0]_i_1_0 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_203_3_reg_1319[0]_i_11 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\p_Val2_75_3_reg_1309_reg[7]_i_2 [0]),
        .O(tmp_44_reg_1225_reg_0[0]));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_203_3_reg_1319[0]_i_7 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\p_Val2_75_3_reg_1309_reg[7]_i_2 [1]),
        .O(\mOutPtr_reg[1]_8 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_203_3_reg_1319[0]_i_9 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\p_Val2_75_3_reg_1309_reg[7]_i_2 [0]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\p_Val2_75_3_reg_1309_reg[7]_i_2 [1]),
        .I4(\p_Val2_75_3_reg_1309_reg[7]_i_2 [2]),
        .I5(\SRL_SIG_reg[1][0]_0 ),
        .O(tmp_44_reg_1225_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_327_reg_1269[0]_i_16 
       (.I0(\SRL_SIG_reg[1]_0 [0]),
        .I1(D[0]),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_327_reg_1269[0]_i_17 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(DOADO[0]),
        .O(\mOutPtr_reg[1] ));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_327_reg_1269[0]_i_18 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(DOADO[1]),
        .O(\mOutPtr_reg[1]_22 ));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_327_reg_1269[0]_i_19 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(DOADO[0]),
        .O(\mOutPtr_reg[1]_21 ));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_327_reg_1269[0]_i_20 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[2]),
        .I3(\SRL_SIG_reg[1]_0 [2]),
        .I4(DOADO[2]),
        .O(\mOutPtr_reg[1]_17 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_327_reg_1269[0]_i_4 
       (.I0(\tmp_327_reg_1269_reg[0]_0 ),
        .I1(\tmp_s_reg_1264_reg[3] [0]),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(DOADO[6]),
        .O(\tmp_327_reg_1269[0]_i_4_n_7 ));
  CARRY4 \tmp_327_reg_1269_reg[0]_i_1 
       (.CI(1'b0),
        .CO({tmp_44_reg_1225_reg_rep_5,\tmp_327_reg_1269_reg[0]_i_1_n_8 ,\tmp_327_reg_1269_reg[0]_i_1_n_9 ,\tmp_327_reg_1269_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O({O,\NLW_tmp_327_reg_1269_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_327_reg_1269[0]_i_4_n_7 ,\tmp_327_reg_1269_reg[0] }));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_333_reg_1299[0]_i_19 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[1]),
        .I3(\SRL_SIG_reg[1]_0 [1]),
        .I4(\tmp_67_reg_1294_reg[3] [0]),
        .O(\mOutPtr_reg[1]_6 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_333_reg_1299[0]_i_21 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_67_reg_1294_reg[3] [2]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_67_reg_1294_reg[3] [1]),
        .I4(\tmp_67_reg_1294_reg[3] [0]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(tmp_44_reg_1225_reg_rep__1_1[1]));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_333_reg_1299[0]_i_23 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_67_reg_1294_reg[3] [0]),
        .O(tmp_44_reg_1225_reg_rep__1_1[0]));
  LUT5 #(
    .INIT(32'h55DF75FF)) 
    \tmp_333_reg_1299[0]_i_24 
       (.I0(\tmp_67_reg_1294_reg[3] [0]),
        .I1(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(D[7]),
        .I4(\SRL_SIG_reg[1]_0 [7]),
        .O(tmp_44_reg_1225_reg_rep__1_0));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_333_reg_1299[0]_i_25 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_67_reg_1294_reg[3] [1]),
        .O(\mOutPtr_reg[1]_29 ));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_333_reg_1299[0]_i_26 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_67_reg_1294_reg[3] [0]),
        .O(\mOutPtr_reg[1]_28 ));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_333_reg_1299[0]_i_27 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[2]),
        .I3(\SRL_SIG_reg[1]_0 [2]),
        .I4(\tmp_67_reg_1294_reg[3] [2]),
        .O(\mOutPtr_reg[1]_19 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_333_reg_1299[0]_i_5 
       (.I0(\tmp_333_reg_1299_reg[0]_0 [1]),
        .I1(\tmp_67_reg_1294_reg[3]_0 [0]),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(\tmp_67_reg_1294_reg[3] [6]),
        .O(\tmp_333_reg_1299[0]_i_5_n_7 ));
  CARRY4 \tmp_333_reg_1299_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\tmp_333_reg_1299_reg[0]_i_1_n_7 ,\tmp_333_reg_1299_reg[0]_i_1_n_8 ,\tmp_333_reg_1299_reg[0]_i_1_n_9 ,\tmp_333_reg_1299_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(\tmp_333_reg_1299_reg[0] ),
        .O({tmp_44_reg_1225_reg_rep__1[0],\Conv1DMac_new402_U0/tmp_334_fu_654_p1 ,\NLW_tmp_333_reg_1299_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_333_reg_1299[0]_i_5_n_7 ,S}));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_50_reg_1274[0]_i_10 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(DOADO[2]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(DOADO[1]),
        .I4(DOADO[0]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(tmp_44_reg_1225_reg_rep_1[1]));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_50_reg_1274[0]_i_12 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(DOADO[0]),
        .O(tmp_44_reg_1225_reg_rep_1[0]));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_50_reg_1274[0]_i_15 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[1]),
        .I3(\SRL_SIG_reg[1]_0 [1]),
        .I4(DOADO[3]),
        .O(\mOutPtr_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_50_reg_1274[0]_i_17 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(DOADO[5]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(DOADO[4]),
        .I4(DOADO[3]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(tmp_44_reg_1225_reg_rep_2[1]));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_50_reg_1274[0]_i_19 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(DOADO[3]),
        .O(tmp_44_reg_1225_reg_rep_2[0]));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_50_reg_1274[0]_i_8 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[1]),
        .I3(\SRL_SIG_reg[1]_0 [1]),
        .I4(DOADO[0]),
        .O(\mOutPtr_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \tmp_67_reg_1294[3]_i_10 
       (.I0(\SRL_SIG_reg[1][3]_0 ),
        .I1(\tmp_67_reg_1294_reg[3] [6]),
        .I2(\tmp_67_reg_1294_reg[7] [2]),
        .I3(\tmp_67_reg_1294_reg[7]_0 [1]),
        .O(tmp_44_reg_1225_reg_rep__1_4));
  LUT5 #(
    .INIT(32'h55DF75FF)) 
    \tmp_67_reg_1294[3]_i_11 
       (.I0(\tmp_67_reg_1294_reg[3] [6]),
        .I1(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(D[2]),
        .I4(\SRL_SIG_reg[1]_0 [2]),
        .O(\tmp_67_reg_1294[3]_i_11_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_67_reg_1294[3]_i_15 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[1]),
        .I3(\SRL_SIG_reg[1]_0 [1]),
        .I4(\tmp_67_reg_1294_reg[3] [3]),
        .O(\mOutPtr_reg[1]_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_67_reg_1294[3]_i_17 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_67_reg_1294_reg[3] [5]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_67_reg_1294_reg[3] [4]),
        .I4(\tmp_67_reg_1294_reg[3] [3]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(tmp_44_reg_1225_reg_rep__1_3[1]));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_67_reg_1294[3]_i_19 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_67_reg_1294_reg[3] [3]),
        .O(tmp_44_reg_1225_reg_rep__1_3[0]));
  LUT5 #(
    .INIT(32'h8EEE0000)) 
    \tmp_67_reg_1294[3]_i_2 
       (.I0(\tmp_67_reg_1294_reg[7] [1]),
        .I1(\tmp_67_reg_1294_reg[7]_0 [0]),
        .I2(\SRL_SIG_reg[1][2]_0 ),
        .I3(\tmp_67_reg_1294_reg[3] [6]),
        .I4(tmp_44_reg_1225_reg_rep__1_4),
        .O(\tmp_67_reg_1294[3]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h7007)) 
    \tmp_67_reg_1294[3]_i_4 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(\tmp_67_reg_1294_reg[3] [6]),
        .I2(\tmp_67_reg_1294_reg[7] [0]),
        .I3(\tmp_67_reg_1294_reg[3]_0 [1]),
        .O(\tmp_67_reg_1294[3]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_67_reg_1294[3]_i_5 
       (.I0(\tmp_67_reg_1294_reg[7] [0]),
        .I1(\tmp_67_reg_1294_reg[3]_0 [1]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_67_reg_1294_reg[3] [6]),
        .O(\tmp_67_reg_1294[3]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9999699969996666)) 
    \tmp_67_reg_1294[3]_i_6 
       (.I0(\tmp_67_reg_1294[3]_i_2_n_7 ),
        .I1(\tmp_67_reg_1294[7]_i_12_n_7 ),
        .I2(\tmp_67_reg_1294_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][3]_0 ),
        .I4(\tmp_67_reg_1294_reg[7]_0 [1]),
        .I5(\tmp_67_reg_1294_reg[7] [2]),
        .O(\tmp_67_reg_1294[3]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h9669966996696996)) 
    \tmp_67_reg_1294[3]_i_8 
       (.I0(\tmp_67_reg_1294[3]_i_4_n_7 ),
        .I1(\tmp_67_reg_1294[3]_i_11_n_7 ),
        .I2(\tmp_67_reg_1294_reg[7] [1]),
        .I3(\tmp_67_reg_1294_reg[7]_0 [0]),
        .I4(\tmp_67_reg_1294_reg[3]_0 [1]),
        .I5(\tmp_67_reg_1294_reg[7] [0]),
        .O(\tmp_67_reg_1294[3]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \tmp_67_reg_1294[7]_i_12 
       (.I0(\SRL_SIG_reg[1][4]_0 ),
        .I1(\tmp_67_reg_1294_reg[3] [6]),
        .I2(\tmp_67_reg_1294_reg[7] [3]),
        .I3(\tmp_67_reg_1294_reg[7]_1 ),
        .O(\tmp_67_reg_1294[7]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'hCCAC00003353FFFF)) 
    \tmp_67_reg_1294[7]_i_13 
       (.I0(\SRL_SIG_reg[1]_0 [7]),
        .I1(D[7]),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I4(\tmp_67_reg_1294_reg[3] [6]),
        .I5(\tmp_67_reg_1294_reg[7]_3 ),
        .O(\tmp_67_reg_1294[7]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'hCCAC00003353FFFF)) 
    \tmp_67_reg_1294[7]_i_14 
       (.I0(\SRL_SIG_reg[1]_0 [5]),
        .I1(D[5]),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I4(\tmp_67_reg_1294_reg[3] [6]),
        .I5(\tmp_67_reg_1294_reg[7]_2 [0]),
        .O(\tmp_67_reg_1294[7]_i_14_n_7 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \tmp_67_reg_1294[7]_i_17 
       (.I0(\SRL_SIG_reg[1][6]_0 ),
        .I1(\tmp_67_reg_1294_reg[3] [4]),
        .I2(\tmp_67_reg_1294_reg[3] [5]),
        .I3(\SRL_SIG_reg[1][7]_0 ),
        .O(tmp_44_reg_1225_reg_rep__1_6[1]));
  LUT6 #(
    .INIT(64'h4230F50F2DFFA5FF)) 
    \tmp_67_reg_1294[7]_i_18 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_67_reg_1294_reg[3] [3]),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(\tmp_67_reg_1294_reg[3] [5]),
        .I4(\SRL_SIG_reg[1][7]_0 ),
        .I5(\tmp_67_reg_1294_reg[3] [4]),
        .O(tmp_44_reg_1225_reg_rep__1_6[0]));
  LUT5 #(
    .INIT(32'h00820A0A)) 
    \tmp_67_reg_1294[7]_i_2 
       (.I0(\tmp_67_reg_1294_reg[7]_2 [0]),
        .I1(\SRL_SIG_reg[1][6]_0 ),
        .I2(\tmp_67_reg_1294_reg[7]_2 [1]),
        .I3(\SRL_SIG_reg[1][5]_0 ),
        .I4(\tmp_67_reg_1294_reg[3] [6]),
        .O(\tmp_67_reg_1294[7]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \tmp_67_reg_1294[7]_i_29 
       (.I0(\SRL_SIG_reg[1][6]_0 ),
        .I1(\tmp_67_reg_1294_reg[3] [1]),
        .I2(\tmp_67_reg_1294_reg[3] [2]),
        .I3(\SRL_SIG_reg[1][7]_0 ),
        .O(tmp_44_reg_1225_reg_rep__1_5[1]));
  LUT6 #(
    .INIT(64'h8E0000EE008E00EE)) 
    \tmp_67_reg_1294[7]_i_3 
       (.I0(\tmp_67_reg_1294_reg[7] [3]),
        .I1(\tmp_67_reg_1294_reg[7]_1 ),
        .I2(\SRL_SIG_reg[1][4]_0 ),
        .I3(\tmp_67_reg_1294_reg[7]_2 [0]),
        .I4(\tmp_67_reg_1294_reg[3] [6]),
        .I5(\SRL_SIG_reg[1][5]_0 ),
        .O(\tmp_67_reg_1294[7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h4230F50F2DFFA5FF)) 
    \tmp_67_reg_1294[7]_i_30 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_67_reg_1294_reg[3] [0]),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(\tmp_67_reg_1294_reg[3] [2]),
        .I4(\SRL_SIG_reg[1][7]_0 ),
        .I5(\tmp_67_reg_1294_reg[3] [1]),
        .O(tmp_44_reg_1225_reg_rep__1_5[0]));
  LUT5 #(
    .INIT(32'h55DF75FF)) 
    \tmp_67_reg_1294[7]_i_31 
       (.I0(\tmp_67_reg_1294_reg[3] [3]),
        .I1(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(D[7]),
        .I4(\SRL_SIG_reg[1]_0 [7]),
        .O(tmp_44_reg_1225_reg_rep__1_2));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_67_reg_1294[7]_i_32 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_67_reg_1294_reg[3] [4]),
        .O(\mOutPtr_reg[1]_31 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_67_reg_1294[7]_i_33 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_67_reg_1294_reg[3] [3]),
        .O(\mOutPtr_reg[1]_30 ));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_67_reg_1294[7]_i_34 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[2]),
        .I3(\SRL_SIG_reg[1]_0 [2]),
        .I4(\tmp_67_reg_1294_reg[3] [5]),
        .O(\mOutPtr_reg[1]_20 ));
  LUT5 #(
    .INIT(32'h8EEE0000)) 
    \tmp_67_reg_1294[7]_i_4 
       (.I0(\tmp_67_reg_1294_reg[7] [2]),
        .I1(\tmp_67_reg_1294_reg[7]_0 [1]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_67_reg_1294_reg[3] [6]),
        .I4(\tmp_67_reg_1294[7]_i_12_n_7 ),
        .O(\tmp_67_reg_1294[7]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h0B3FBF3F)) 
    \tmp_67_reg_1294[7]_i_5 
       (.I0(\SRL_SIG_reg[1][6]_0 ),
        .I1(\tmp_67_reg_1294_reg[7]_2 [1]),
        .I2(\tmp_67_reg_1294_reg[7]_3 ),
        .I3(\tmp_67_reg_1294_reg[3] [6]),
        .I4(\SRL_SIG_reg[1][7]_0 ),
        .O(\tmp_67_reg_1294[7]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h4BF0F0F00F4BC3C3)) 
    \tmp_67_reg_1294[7]_i_6 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_67_reg_1294_reg[7]_2 [0]),
        .I2(\tmp_67_reg_1294[7]_i_13_n_7 ),
        .I3(\SRL_SIG_reg[1][6]_0 ),
        .I4(\tmp_67_reg_1294_reg[3] [6]),
        .I5(\tmp_67_reg_1294_reg[7]_2 [1]),
        .O(\tmp_67_reg_1294[7]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h659A956A6A956A95)) 
    \tmp_67_reg_1294[7]_i_7 
       (.I0(\tmp_67_reg_1294[7]_i_3_n_7 ),
        .I1(\SRL_SIG_reg[1][6]_0 ),
        .I2(\tmp_67_reg_1294_reg[3] [6]),
        .I3(\tmp_67_reg_1294_reg[7]_2 [1]),
        .I4(\SRL_SIG_reg[1][5]_0 ),
        .I5(\tmp_67_reg_1294_reg[7]_2 [0]),
        .O(\tmp_67_reg_1294[7]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h9999699969996666)) 
    \tmp_67_reg_1294[7]_i_8 
       (.I0(\tmp_67_reg_1294[7]_i_4_n_7 ),
        .I1(\tmp_67_reg_1294[7]_i_14_n_7 ),
        .I2(\tmp_67_reg_1294_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_67_reg_1294_reg[7]_1 ),
        .I5(\tmp_67_reg_1294_reg[7] [3]),
        .O(\tmp_67_reg_1294[7]_i_8_n_7 ));
  CARRY4 \tmp_67_reg_1294_reg[3]_i_1 
       (.CI(\tmp_333_reg_1299_reg[0]_i_1_n_7 ),
        .CO({\tmp_67_reg_1294_reg[3]_i_1_n_7 ,\tmp_67_reg_1294_reg[3]_i_1_n_8 ,\tmp_67_reg_1294_reg[3]_i_1_n_9 ,\tmp_67_reg_1294_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_67_reg_1294[3]_i_2_n_7 ,\tmp_67_reg_1294_reg[3]_1 ,\tmp_67_reg_1294[3]_i_4_n_7 ,\tmp_67_reg_1294[3]_i_5_n_7 }),
        .O(tmp_44_reg_1225_reg_rep__1[4:1]),
        .S({\tmp_67_reg_1294[3]_i_6_n_7 ,\tmp_67_reg_1294_reg[3]_2 [1],\tmp_67_reg_1294[3]_i_8_n_7 ,\tmp_67_reg_1294_reg[3]_2 [0]}));
  CARRY4 \tmp_67_reg_1294_reg[7]_i_1 
       (.CI(\tmp_67_reg_1294_reg[3]_i_1_n_7 ),
        .CO({\NLW_tmp_67_reg_1294_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_67_reg_1294_reg[7]_i_1_n_8 ,\tmp_67_reg_1294_reg[7]_i_1_n_9 ,\tmp_67_reg_1294_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_67_reg_1294[7]_i_2_n_7 ,\tmp_67_reg_1294[7]_i_3_n_7 ,\tmp_67_reg_1294[7]_i_4_n_7 }),
        .O(tmp_44_reg_1225_reg_rep__1[8:5]),
        .S({\tmp_67_reg_1294[7]_i_5_n_7 ,\tmp_67_reg_1294[7]_i_6_n_7 ,\tmp_67_reg_1294[7]_i_7_n_7 ,\tmp_67_reg_1294[7]_i_8_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_s_reg_1264[3]_i_10 
       (.I0(\SRL_SIG_reg[1]_0 [2]),
        .I1(D[2]),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .O(\SRL_SIG_reg[1][2]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_s_reg_1264[3]_i_12 
       (.I0(\SRL_SIG_reg[1]_0 [1]),
        .I1(D[1]),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .O(\SRL_SIG_reg[1][1]_0 ));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_s_reg_1264[3]_i_13 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[2]),
        .I3(\SRL_SIG_reg[1]_0 [2]),
        .I4(DOADO[6]),
        .O(\mOutPtr_reg[1]_3 ));
  LUT6 #(
    .INIT(64'h0EE0E00EE00EE00E)) 
    \tmp_s_reg_1264[3]_i_3 
       (.I0(\tmp_s_reg_1264_reg[7] [0]),
        .I1(\tmp_s_reg_1264_reg[3] [1]),
        .I2(\tmp_s_reg_1264_reg[3]_0 ),
        .I3(\tmp_s_reg_1264_reg[7] [1]),
        .I4(\SRL_SIG_reg[1][2]_0 ),
        .I5(DOADO[6]),
        .O(tmp_44_reg_1225_reg_rep_3));
  LUT6 #(
    .INIT(64'h9999699969996666)) 
    \tmp_s_reg_1264[3]_i_7 
       (.I0(tmp_44_reg_1225_reg_rep_3),
        .I1(\tmp_s_reg_1264_reg[3]_1 ),
        .I2(\SRL_SIG_reg[1][2]_0 ),
        .I3(DOADO[6]),
        .I4(\tmp_s_reg_1264_reg[3]_0 ),
        .I5(\tmp_s_reg_1264_reg[7] [1]),
        .O(tmp_44_reg_1225_reg_rep_7[1]));
  LUT6 #(
    .INIT(64'h7887788778878778)) 
    \tmp_s_reg_1264[3]_i_9 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(DOADO[6]),
        .I2(\tmp_s_reg_1264_reg[3] [1]),
        .I3(\tmp_s_reg_1264_reg[7] [0]),
        .I4(\tmp_327_reg_1269_reg[0]_0 ),
        .I5(\tmp_s_reg_1264_reg[3] [0]),
        .O(tmp_44_reg_1225_reg_rep_7[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_s_reg_1264[7]_i_10 
       (.I0(\SRL_SIG_reg[1]_0 [6]),
        .I1(D[6]),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .O(\SRL_SIG_reg[1][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_s_reg_1264[7]_i_11 
       (.I0(\SRL_SIG_reg[1]_0 [5]),
        .I1(D[5]),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .O(\SRL_SIG_reg[1][5]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_s_reg_1264[7]_i_14 
       (.I0(\SRL_SIG_reg[1]_0 [4]),
        .I1(D[4]),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .O(\SRL_SIG_reg[1][4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_s_reg_1264[7]_i_15 
       (.I0(\SRL_SIG_reg[1]_0 [3]),
        .I1(D[3]),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .O(\SRL_SIG_reg[1][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_s_reg_1264[7]_i_17 
       (.I0(\SRL_SIG_reg[1]_0 [7]),
        .I1(D[7]),
        .I2(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I3(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .O(\SRL_SIG_reg[1][7]_0 ));
  LUT6 #(
    .INIT(64'hA0A088A05F5F775F)) 
    \tmp_s_reg_1264[7]_i_18 
       (.I0(DOADO[6]),
        .I1(\SRL_SIG_reg[1]_0 [7]),
        .I2(D[7]),
        .I3(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I4(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I5(\tmp_s_reg_1264_reg[7]_1 ),
        .O(\tmp_s_reg_1264[7]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'hA0A088A05F5F775F)) 
    \tmp_s_reg_1264[7]_i_19 
       (.I0(DOADO[6]),
        .I1(\SRL_SIG_reg[1]_0 [5]),
        .I2(D[5]),
        .I3(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I4(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I5(\tmp_s_reg_1264_reg[7]_0 [0]),
        .O(tmp_44_reg_1225_reg_rep_4));
  LUT5 #(
    .INIT(32'h000A820A)) 
    \tmp_s_reg_1264[7]_i_2 
       (.I0(\tmp_s_reg_1264_reg[7]_0 [0]),
        .I1(\SRL_SIG_reg[1][6]_0 ),
        .I2(\tmp_s_reg_1264_reg[7]_0 [1]),
        .I3(DOADO[6]),
        .I4(\SRL_SIG_reg[1][5]_0 ),
        .O(\tmp_s_reg_1264[7]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h40C0)) 
    \tmp_s_reg_1264[7]_i_20 
       (.I0(\SRL_SIG_reg[1][7]_0 ),
        .I1(DOADO[5]),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(DOADO[4]),
        .O(tmp_44_reg_1225_reg_rep));
  LUT6 #(
    .INIT(64'h4230F50F2DFFA5FF)) 
    \tmp_s_reg_1264[7]_i_23 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(DOADO[3]),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(DOADO[5]),
        .I4(\SRL_SIG_reg[1][7]_0 ),
        .I5(DOADO[4]),
        .O(tmp_44_reg_1225_reg_rep_9));
  LUT6 #(
    .INIT(64'h8E00008E00EE00EE)) 
    \tmp_s_reg_1264[7]_i_3 
       (.I0(\tmp_s_reg_1264_reg[7] [2]),
        .I1(CO),
        .I2(\SRL_SIG_reg[1][4]_0 ),
        .I3(\tmp_s_reg_1264_reg[7]_0 [0]),
        .I4(\SRL_SIG_reg[1][5]_0 ),
        .I5(DOADO[6]),
        .O(\tmp_s_reg_1264[7]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h40C0)) 
    \tmp_s_reg_1264[7]_i_32 
       (.I0(\SRL_SIG_reg[1][7]_0 ),
        .I1(DOADO[2]),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(DOADO[1]),
        .O(tmp_44_reg_1225_reg_rep_0));
  LUT6 #(
    .INIT(64'h4230F50F2DFFA5FF)) 
    \tmp_s_reg_1264[7]_i_35 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(DOADO[0]),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(DOADO[2]),
        .I4(\SRL_SIG_reg[1][7]_0 ),
        .I5(DOADO[1]),
        .O(tmp_44_reg_1225_reg_rep_8));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_s_reg_1264[7]_i_36 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(DOADO[3]),
        .O(\mOutPtr_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_s_reg_1264[7]_i_37 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(DOADO[4]),
        .O(\mOutPtr_reg[1]_24 ));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_s_reg_1264[7]_i_38 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(DOADO[3]),
        .O(\mOutPtr_reg[1]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_s_reg_1264[7]_i_39 
       (.I0(\p_Val2_75_3_reg_1309[3]_i_16 ),
        .I1(\p_Val2_75_1_reg_1279[3]_i_31 ),
        .I2(D[2]),
        .I3(\SRL_SIG_reg[1]_0 [2]),
        .I4(DOADO[5]),
        .O(\mOutPtr_reg[1]_18 ));
  LUT5 #(
    .INIT(32'h0BBF3F3F)) 
    \tmp_s_reg_1264[7]_i_5 
       (.I0(\SRL_SIG_reg[1][6]_0 ),
        .I1(\tmp_s_reg_1264_reg[7]_0 [1]),
        .I2(\tmp_s_reg_1264_reg[7]_1 ),
        .I3(\SRL_SIG_reg[1][7]_0 ),
        .I4(DOADO[6]),
        .O(\tmp_s_reg_1264[7]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h4BF0F0F00FC34BC3)) 
    \tmp_s_reg_1264[7]_i_6 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_s_reg_1264_reg[7]_0 [0]),
        .I2(\tmp_s_reg_1264[7]_i_18_n_7 ),
        .I3(DOADO[6]),
        .I4(\SRL_SIG_reg[1][6]_0 ),
        .I5(\tmp_s_reg_1264_reg[7]_0 [1]),
        .O(\tmp_s_reg_1264[7]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h59A6956A6A956A95)) 
    \tmp_s_reg_1264[7]_i_7 
       (.I0(\tmp_s_reg_1264[7]_i_3_n_7 ),
        .I1(DOADO[6]),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(\tmp_s_reg_1264_reg[7]_0 [1]),
        .I4(\SRL_SIG_reg[1][5]_0 ),
        .I5(\tmp_s_reg_1264_reg[7]_0 [0]),
        .O(\tmp_s_reg_1264[7]_i_7_n_7 ));
  CARRY4 \tmp_s_reg_1264_reg[7]_i_1 
       (.CI(\tmp_s_reg_1264_reg[7]_2 ),
        .CO({\NLW_tmp_s_reg_1264_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_s_reg_1264_reg[7]_i_1_n_8 ,\tmp_s_reg_1264_reg[7]_i_1_n_9 ,\tmp_s_reg_1264_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_s_reg_1264[7]_i_2_n_7 ,\tmp_s_reg_1264[7]_i_3_n_7 ,\tmp_s_reg_1264_reg[7]_3 }),
        .O(tmp_44_reg_1225_reg_rep_6),
        .S({\tmp_s_reg_1264[7]_i_5_n_7 ,\tmp_s_reg_1264[7]_i_6_n_7 ,\tmp_s_reg_1264[7]_i_7_n_7 ,\tmp_s_reg_1264_reg[7]_4 }));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_44
   (DIADI,
    ram_reg,
    ram_reg_0,
    E,
    D,
    ap_clk);
  output [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_11__5
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_12__8
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_13__7
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_14__6
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_15__7
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_16__6
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_17__7
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_18__5
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_47
   (tmp_76_fu_502_p2,
    tmp_70_reg_1189_reg_rep,
    tmp_70_reg_1189_reg_rep_0,
    tmp_203_1_fu_572_p2,
    D,
    tmp_70_reg_1189_reg_rep__0,
    tmp_70_reg_1189_reg_rep__0_0,
    tmp_203_2_fu_642_p2,
    tmp_70_reg_1189_reg_rep__1,
    tmp_70_reg_1189_reg_rep__1_0,
    tmp_70_reg_1189_reg_rep__1_1,
    tmp_203_3_fu_712_p2,
    tmp_70_reg_1189_reg,
    tmp_70_reg_1189_reg_0,
    tmp_70_reg_1189_reg_1,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[1][2]_0 ,
    \mOutPtr_reg[1] ,
    tmp_70_reg_1189_reg_rep_1,
    tmp_70_reg_1189_reg_rep_2,
    tmp_70_reg_1189_reg_rep_3,
    \SRL_SIG_reg[1][4]_0 ,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \mOutPtr_reg[1]_1 ,
    \mOutPtr_reg[1]_2 ,
    \mOutPtr_reg[1]_3 ,
    \mOutPtr_reg[1]_4 ,
    \mOutPtr_reg[1]_5 ,
    \mOutPtr_reg[1]_6 ,
    \mOutPtr_reg[1]_7 ,
    \mOutPtr_reg[1]_8 ,
    \mOutPtr_reg[1]_9 ,
    \mOutPtr_reg[1]_10 ,
    \mOutPtr_reg[1]_11 ,
    \mOutPtr_reg[1]_12 ,
    \mOutPtr_reg[1]_13 ,
    \mOutPtr_reg[1]_14 ,
    \mOutPtr_reg[1]_15 ,
    \mOutPtr_reg[1]_16 ,
    \mOutPtr_reg[1]_17 ,
    \mOutPtr_reg[1]_18 ,
    \mOutPtr_reg[1]_19 ,
    \mOutPtr_reg[1]_20 ,
    \mOutPtr_reg[1]_21 ,
    \mOutPtr_reg[1]_22 ,
    \mOutPtr_reg[1]_23 ,
    \mOutPtr_reg[1]_24 ,
    CO,
    O,
    tmp_70_reg_1189_reg_rep_4,
    tmp_70_reg_1189_reg_rep__0_1,
    tmp_70_reg_1189_reg_rep__0_2,
    tmp_70_reg_1189_reg_rep__1_2,
    tmp_70_reg_1189_reg_rep__1_3,
    tmp_70_reg_1189_reg_2,
    tmp_70_reg_1189_reg_3,
    \SRL_SIG_reg[1][0]_0 ,
    \tmp_76_reg_1238_reg[0] ,
    \tmp_76_reg_1238_reg[0]_0 ,
    \tmp_203_1_reg_1253_reg[0] ,
    \tmp_203_2_reg_1268_reg[0] ,
    \tmp_203_3_reg_1283_reg[0] ,
    DOADO,
    \tmp_94_reg_1273[7]_i_14 ,
    \tmp_340_reg_1233[0]_i_11_0 ,
    \SRL_SIG_reg[1][7]_1 ,
    \tmp_92_reg_1243_reg[3] ,
    \tmp_92_reg_1243_reg[3]_0 ,
    \tmp_92_reg_1243_reg[7] ,
    \tmp_92_reg_1243_reg[3]_1 ,
    \tmp_92_reg_1243_reg[7]_0 ,
    \tmp_92_reg_1243_reg[7]_1 ,
    \tmp_92_reg_1243_reg[7]_2 ,
    \tmp_93_reg_1258_reg[3] ,
    \tmp_93_reg_1258_reg[3]_0 ,
    \tmp_93_reg_1258_reg[7] ,
    \tmp_93_reg_1258_reg[3]_1 ,
    \tmp_93_reg_1258_reg[7]_0 ,
    \tmp_93_reg_1258_reg[7]_1 ,
    \tmp_93_reg_1258_reg[7]_2 ,
    \tmp_94_reg_1273_reg[3] ,
    \tmp_94_reg_1273_reg[3]_0 ,
    \tmp_94_reg_1273_reg[7] ,
    \tmp_94_reg_1273_reg[3]_1 ,
    \tmp_94_reg_1273_reg[7]_0 ,
    \tmp_94_reg_1273_reg[7]_1 ,
    \tmp_94_reg_1273_reg[7]_2 ,
    \tmp_340_reg_1233_reg[0] ,
    \tmp_340_reg_1233_reg[0]_0 ,
    S,
    DI,
    \tmp_s_reg_1228[3]_i_4 ,
    \tmp_s_reg_1228_reg[6] ,
    \tmp_s_reg_1228_reg[6]_0 ,
    \tmp_343_reg_1248_reg[0] ,
    \tmp_343_reg_1248_reg[0]_0 ,
    \tmp_343_reg_1248[0]_i_8 ,
    \tmp_343_reg_1248[0]_i_8_0 ,
    \tmp_92_reg_1243_reg[3]_2 ,
    \tmp_92_reg_1243_reg[3]_3 ,
    \tmp_92_reg_1243_reg[3]_4 ,
    \tmp_346_reg_1263_reg[0] ,
    \tmp_346_reg_1263_reg[0]_0 ,
    \tmp_346_reg_1263[0]_i_8 ,
    \tmp_346_reg_1263[0]_i_8_0 ,
    \tmp_93_reg_1258_reg[3]_2 ,
    \tmp_93_reg_1258_reg[3]_3 ,
    \tmp_93_reg_1258_reg[3]_4 ,
    \tmp_349_reg_1278_reg[0] ,
    \tmp_349_reg_1278_reg[0]_0 ,
    \tmp_349_reg_1278[0]_i_8 ,
    \tmp_349_reg_1278[0]_i_8_0 ,
    \tmp_94_reg_1273_reg[3]_2 ,
    \tmp_94_reg_1273_reg[3]_3 ,
    \tmp_94_reg_1273_reg[3]_4 ,
    E,
    ap_clk);
  output tmp_76_fu_502_p2;
  output [0:0]tmp_70_reg_1189_reg_rep;
  output [3:0]tmp_70_reg_1189_reg_rep_0;
  output tmp_203_1_fu_572_p2;
  output [7:0]D;
  output [0:0]tmp_70_reg_1189_reg_rep__0;
  output [3:0]tmp_70_reg_1189_reg_rep__0_0;
  output tmp_203_2_fu_642_p2;
  output [7:0]tmp_70_reg_1189_reg_rep__1;
  output [0:0]tmp_70_reg_1189_reg_rep__1_0;
  output [3:0]tmp_70_reg_1189_reg_rep__1_1;
  output tmp_203_3_fu_712_p2;
  output [7:0]tmp_70_reg_1189_reg;
  output [0:0]tmp_70_reg_1189_reg_0;
  output [3:0]tmp_70_reg_1189_reg_1;
  output \SRL_SIG_reg[1][3]_0 ;
  output \SRL_SIG_reg[1][1]_0 ;
  output \SRL_SIG_reg[1][2]_0 ;
  output \mOutPtr_reg[1] ;
  output tmp_70_reg_1189_reg_rep_1;
  output tmp_70_reg_1189_reg_rep_2;
  output tmp_70_reg_1189_reg_rep_3;
  output \SRL_SIG_reg[1][4]_0 ;
  output \mOutPtr_reg[1]_0 ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[1][6]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output \mOutPtr_reg[1]_1 ;
  output \mOutPtr_reg[1]_2 ;
  output \mOutPtr_reg[1]_3 ;
  output \mOutPtr_reg[1]_4 ;
  output \mOutPtr_reg[1]_5 ;
  output \mOutPtr_reg[1]_6 ;
  output \mOutPtr_reg[1]_7 ;
  output \mOutPtr_reg[1]_8 ;
  output \mOutPtr_reg[1]_9 ;
  output \mOutPtr_reg[1]_10 ;
  output \mOutPtr_reg[1]_11 ;
  output \mOutPtr_reg[1]_12 ;
  output \mOutPtr_reg[1]_13 ;
  output \mOutPtr_reg[1]_14 ;
  output \mOutPtr_reg[1]_15 ;
  output \mOutPtr_reg[1]_16 ;
  output \mOutPtr_reg[1]_17 ;
  output \mOutPtr_reg[1]_18 ;
  output \mOutPtr_reg[1]_19 ;
  output \mOutPtr_reg[1]_20 ;
  output \mOutPtr_reg[1]_21 ;
  output \mOutPtr_reg[1]_22 ;
  output \mOutPtr_reg[1]_23 ;
  output \mOutPtr_reg[1]_24 ;
  output [0:0]CO;
  output [3:0]O;
  output [2:0]tmp_70_reg_1189_reg_rep_4;
  output [0:0]tmp_70_reg_1189_reg_rep__0_1;
  output [0:0]tmp_70_reg_1189_reg_rep__0_2;
  output [0:0]tmp_70_reg_1189_reg_rep__1_2;
  output [0:0]tmp_70_reg_1189_reg_rep__1_3;
  output [0:0]tmp_70_reg_1189_reg_2;
  output [0:0]tmp_70_reg_1189_reg_3;
  output \SRL_SIG_reg[1][0]_0 ;
  input [1:0]\tmp_76_reg_1238_reg[0] ;
  input [0:0]\tmp_76_reg_1238_reg[0]_0 ;
  input [1:0]\tmp_203_1_reg_1253_reg[0] ;
  input [1:0]\tmp_203_2_reg_1268_reg[0] ;
  input [1:0]\tmp_203_3_reg_1283_reg[0] ;
  input [5:0]DOADO;
  input \tmp_94_reg_1273[7]_i_14 ;
  input \tmp_340_reg_1233[0]_i_11_0 ;
  input [7:0]\SRL_SIG_reg[1][7]_1 ;
  input [6:0]\tmp_92_reg_1243_reg[3] ;
  input [1:0]\tmp_92_reg_1243_reg[3]_0 ;
  input [3:0]\tmp_92_reg_1243_reg[7] ;
  input [1:0]\tmp_92_reg_1243_reg[3]_1 ;
  input [0:0]\tmp_92_reg_1243_reg[7]_0 ;
  input [1:0]\tmp_92_reg_1243_reg[7]_1 ;
  input [0:0]\tmp_92_reg_1243_reg[7]_2 ;
  input [6:0]\tmp_93_reg_1258_reg[3] ;
  input [1:0]\tmp_93_reg_1258_reg[3]_0 ;
  input [3:0]\tmp_93_reg_1258_reg[7] ;
  input [1:0]\tmp_93_reg_1258_reg[3]_1 ;
  input [0:0]\tmp_93_reg_1258_reg[7]_0 ;
  input [1:0]\tmp_93_reg_1258_reg[7]_1 ;
  input [0:0]\tmp_93_reg_1258_reg[7]_2 ;
  input [6:0]\tmp_94_reg_1273_reg[3] ;
  input [1:0]\tmp_94_reg_1273_reg[3]_0 ;
  input [3:0]\tmp_94_reg_1273_reg[7] ;
  input [1:0]\tmp_94_reg_1273_reg[3]_1 ;
  input [0:0]\tmp_94_reg_1273_reg[7]_0 ;
  input [1:0]\tmp_94_reg_1273_reg[7]_1 ;
  input [0:0]\tmp_94_reg_1273_reg[7]_2 ;
  input [0:0]\tmp_340_reg_1233_reg[0] ;
  input [1:0]\tmp_340_reg_1233_reg[0]_0 ;
  input [0:0]S;
  input [0:0]DI;
  input [0:0]\tmp_s_reg_1228[3]_i_4 ;
  input [0:0]\tmp_s_reg_1228_reg[6] ;
  input [0:0]\tmp_s_reg_1228_reg[6]_0 ;
  input [1:0]\tmp_343_reg_1248_reg[0] ;
  input [0:0]\tmp_343_reg_1248_reg[0]_0 ;
  input [1:0]\tmp_343_reg_1248[0]_i_8 ;
  input [0:0]\tmp_343_reg_1248[0]_i_8_0 ;
  input [0:0]\tmp_92_reg_1243_reg[3]_2 ;
  input [1:0]\tmp_92_reg_1243_reg[3]_3 ;
  input [0:0]\tmp_92_reg_1243_reg[3]_4 ;
  input [1:0]\tmp_346_reg_1263_reg[0] ;
  input [0:0]\tmp_346_reg_1263_reg[0]_0 ;
  input [1:0]\tmp_346_reg_1263[0]_i_8 ;
  input [0:0]\tmp_346_reg_1263[0]_i_8_0 ;
  input [0:0]\tmp_93_reg_1258_reg[3]_2 ;
  input [1:0]\tmp_93_reg_1258_reg[3]_3 ;
  input [0:0]\tmp_93_reg_1258_reg[3]_4 ;
  input [1:0]\tmp_349_reg_1278_reg[0] ;
  input [0:0]\tmp_349_reg_1278_reg[0]_0 ;
  input [1:0]\tmp_349_reg_1278[0]_i_8 ;
  input [0:0]\tmp_349_reg_1278[0]_i_8_0 ;
  input [0:0]\tmp_94_reg_1273_reg[3]_2 ;
  input [1:0]\tmp_94_reg_1273_reg[3]_3 ;
  input [0:0]\tmp_94_reg_1273_reg[3]_4 ;
  input [0:0]E;
  input ap_clk;

  wire [0:0]CO;
  wire [2:0]\Conv1DMac_new398_U0/tmp_344_fu_544_p1 ;
  wire [2:0]\Conv1DMac_new398_U0/tmp_347_fu_614_p1 ;
  wire [2:0]\Conv1DMac_new398_U0/tmp_350_fu_684_p1 ;
  wire [7:0]D;
  wire [0:0]DI;
  wire [5:0]DOADO;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]S;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire \SRL_SIG_reg[1][2]_0 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][4]_0 ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg[1]_10 ;
  wire \mOutPtr_reg[1]_11 ;
  wire \mOutPtr_reg[1]_12 ;
  wire \mOutPtr_reg[1]_13 ;
  wire \mOutPtr_reg[1]_14 ;
  wire \mOutPtr_reg[1]_15 ;
  wire \mOutPtr_reg[1]_16 ;
  wire \mOutPtr_reg[1]_17 ;
  wire \mOutPtr_reg[1]_18 ;
  wire \mOutPtr_reg[1]_19 ;
  wire \mOutPtr_reg[1]_2 ;
  wire \mOutPtr_reg[1]_20 ;
  wire \mOutPtr_reg[1]_21 ;
  wire \mOutPtr_reg[1]_22 ;
  wire \mOutPtr_reg[1]_23 ;
  wire \mOutPtr_reg[1]_24 ;
  wire \mOutPtr_reg[1]_3 ;
  wire \mOutPtr_reg[1]_4 ;
  wire \mOutPtr_reg[1]_5 ;
  wire \mOutPtr_reg[1]_6 ;
  wire \mOutPtr_reg[1]_7 ;
  wire \mOutPtr_reg[1]_8 ;
  wire \mOutPtr_reg[1]_9 ;
  wire tmp_203_1_fu_572_p2;
  wire \tmp_203_1_reg_1253[0]_i_2_n_7 ;
  wire [1:0]\tmp_203_1_reg_1253_reg[0] ;
  wire tmp_203_2_fu_642_p2;
  wire \tmp_203_2_reg_1268[0]_i_2_n_7 ;
  wire [1:0]\tmp_203_2_reg_1268_reg[0] ;
  wire tmp_203_3_fu_712_p2;
  wire \tmp_203_3_reg_1283[0]_i_2_n_7 ;
  wire [1:0]\tmp_203_3_reg_1283_reg[0] ;
  wire \tmp_340_reg_1233[0]_i_10_n_7 ;
  wire \tmp_340_reg_1233[0]_i_11_0 ;
  wire \tmp_340_reg_1233[0]_i_11_n_7 ;
  wire \tmp_340_reg_1233[0]_i_12_n_7 ;
  wire \tmp_340_reg_1233[0]_i_14_n_7 ;
  wire \tmp_340_reg_1233[0]_i_23_n_7 ;
  wire [0:0]\tmp_340_reg_1233_reg[0] ;
  wire [1:0]\tmp_340_reg_1233_reg[0]_0 ;
  wire \tmp_340_reg_1233_reg[0]_i_2_n_10 ;
  wire \tmp_340_reg_1233_reg[0]_i_2_n_7 ;
  wire \tmp_340_reg_1233_reg[0]_i_2_n_8 ;
  wire \tmp_340_reg_1233_reg[0]_i_2_n_9 ;
  wire \tmp_343_reg_1248[0]_i_19_n_7 ;
  wire \tmp_343_reg_1248[0]_i_20_n_7 ;
  wire \tmp_343_reg_1248[0]_i_21_n_7 ;
  wire \tmp_343_reg_1248[0]_i_23_n_7 ;
  wire \tmp_343_reg_1248[0]_i_29_n_7 ;
  wire [1:0]\tmp_343_reg_1248[0]_i_8 ;
  wire [0:0]\tmp_343_reg_1248[0]_i_8_0 ;
  wire [1:0]\tmp_343_reg_1248_reg[0] ;
  wire [0:0]\tmp_343_reg_1248_reg[0]_0 ;
  wire \tmp_343_reg_1248_reg[0]_i_4_n_10 ;
  wire \tmp_343_reg_1248_reg[0]_i_4_n_8 ;
  wire \tmp_343_reg_1248_reg[0]_i_4_n_9 ;
  wire \tmp_346_reg_1263[0]_i_19_n_7 ;
  wire \tmp_346_reg_1263[0]_i_20_n_7 ;
  wire \tmp_346_reg_1263[0]_i_21_n_7 ;
  wire \tmp_346_reg_1263[0]_i_23_n_7 ;
  wire \tmp_346_reg_1263[0]_i_28_n_7 ;
  wire [1:0]\tmp_346_reg_1263[0]_i_8 ;
  wire [0:0]\tmp_346_reg_1263[0]_i_8_0 ;
  wire [1:0]\tmp_346_reg_1263_reg[0] ;
  wire [0:0]\tmp_346_reg_1263_reg[0]_0 ;
  wire \tmp_346_reg_1263_reg[0]_i_4_n_10 ;
  wire \tmp_346_reg_1263_reg[0]_i_4_n_8 ;
  wire \tmp_346_reg_1263_reg[0]_i_4_n_9 ;
  wire \tmp_349_reg_1278[0]_i_19_n_7 ;
  wire \tmp_349_reg_1278[0]_i_20_n_7 ;
  wire \tmp_349_reg_1278[0]_i_21_n_7 ;
  wire \tmp_349_reg_1278[0]_i_23_n_7 ;
  wire \tmp_349_reg_1278[0]_i_28_n_7 ;
  wire [1:0]\tmp_349_reg_1278[0]_i_8 ;
  wire [0:0]\tmp_349_reg_1278[0]_i_8_0 ;
  wire [1:0]\tmp_349_reg_1278_reg[0] ;
  wire [0:0]\tmp_349_reg_1278_reg[0]_0 ;
  wire \tmp_349_reg_1278_reg[0]_i_4_n_10 ;
  wire \tmp_349_reg_1278_reg[0]_i_4_n_8 ;
  wire \tmp_349_reg_1278_reg[0]_i_4_n_9 ;
  wire [7:0]tmp_70_reg_1189_reg;
  wire [0:0]tmp_70_reg_1189_reg_0;
  wire [3:0]tmp_70_reg_1189_reg_1;
  wire [0:0]tmp_70_reg_1189_reg_2;
  wire [0:0]tmp_70_reg_1189_reg_3;
  wire [0:0]tmp_70_reg_1189_reg_rep;
  wire [3:0]tmp_70_reg_1189_reg_rep_0;
  wire tmp_70_reg_1189_reg_rep_1;
  wire tmp_70_reg_1189_reg_rep_2;
  wire tmp_70_reg_1189_reg_rep_3;
  wire [2:0]tmp_70_reg_1189_reg_rep_4;
  wire [0:0]tmp_70_reg_1189_reg_rep__0;
  wire [3:0]tmp_70_reg_1189_reg_rep__0_0;
  wire [0:0]tmp_70_reg_1189_reg_rep__0_1;
  wire [0:0]tmp_70_reg_1189_reg_rep__0_2;
  wire [7:0]tmp_70_reg_1189_reg_rep__1;
  wire [0:0]tmp_70_reg_1189_reg_rep__1_0;
  wire [3:0]tmp_70_reg_1189_reg_rep__1_1;
  wire [0:0]tmp_70_reg_1189_reg_rep__1_2;
  wire [0:0]tmp_70_reg_1189_reg_rep__1_3;
  wire tmp_76_fu_502_p2;
  wire \tmp_76_reg_1238[0]_i_10_n_7 ;
  wire \tmp_76_reg_1238[0]_i_11_n_7 ;
  wire \tmp_76_reg_1238[0]_i_12_n_7 ;
  wire \tmp_76_reg_1238[0]_i_4_n_7 ;
  wire \tmp_76_reg_1238[0]_i_5_n_7 ;
  wire \tmp_76_reg_1238[0]_i_7_n_7 ;
  wire \tmp_76_reg_1238[0]_i_8_n_7 ;
  wire \tmp_76_reg_1238[0]_i_9_n_7 ;
  wire [1:0]\tmp_76_reg_1238_reg[0] ;
  wire [0:0]\tmp_76_reg_1238_reg[0]_0 ;
  wire \tmp_76_reg_1238_reg[0]_i_3_n_10 ;
  wire \tmp_76_reg_1238_reg[0]_i_3_n_12 ;
  wire \tmp_76_reg_1238_reg[0]_i_3_n_13 ;
  wire \tmp_76_reg_1238_reg[0]_i_3_n_14 ;
  wire \tmp_76_reg_1238_reg[0]_i_3_n_8 ;
  wire \tmp_76_reg_1238_reg[0]_i_3_n_9 ;
  wire \tmp_92_reg_1243[3]_i_11_n_7 ;
  wire \tmp_92_reg_1243[3]_i_18_n_7 ;
  wire \tmp_92_reg_1243[3]_i_19_n_7 ;
  wire \tmp_92_reg_1243[3]_i_20_n_7 ;
  wire \tmp_92_reg_1243[3]_i_22_n_7 ;
  wire \tmp_92_reg_1243[3]_i_23_n_7 ;
  wire \tmp_92_reg_1243[3]_i_2_n_7 ;
  wire \tmp_92_reg_1243[3]_i_3_n_7 ;
  wire \tmp_92_reg_1243[3]_i_6_n_7 ;
  wire \tmp_92_reg_1243[3]_i_7_n_7 ;
  wire \tmp_92_reg_1243[3]_i_9_n_7 ;
  wire \tmp_92_reg_1243[7]_i_15_n_7 ;
  wire \tmp_92_reg_1243[7]_i_17_n_7 ;
  wire \tmp_92_reg_1243[7]_i_2_n_7 ;
  wire \tmp_92_reg_1243[7]_i_3_n_7 ;
  wire \tmp_92_reg_1243[7]_i_4_n_7 ;
  wire \tmp_92_reg_1243[7]_i_5_n_7 ;
  wire \tmp_92_reg_1243[7]_i_6_n_7 ;
  wire \tmp_92_reg_1243[7]_i_7_n_7 ;
  wire \tmp_92_reg_1243[7]_i_8_n_7 ;
  wire [6:0]\tmp_92_reg_1243_reg[3] ;
  wire [1:0]\tmp_92_reg_1243_reg[3]_0 ;
  wire [1:0]\tmp_92_reg_1243_reg[3]_1 ;
  wire [0:0]\tmp_92_reg_1243_reg[3]_2 ;
  wire [1:0]\tmp_92_reg_1243_reg[3]_3 ;
  wire [0:0]\tmp_92_reg_1243_reg[3]_4 ;
  wire \tmp_92_reg_1243_reg[3]_i_14_n_10 ;
  wire \tmp_92_reg_1243_reg[3]_i_14_n_8 ;
  wire \tmp_92_reg_1243_reg[3]_i_14_n_9 ;
  wire \tmp_92_reg_1243_reg[3]_i_1_n_10 ;
  wire \tmp_92_reg_1243_reg[3]_i_1_n_7 ;
  wire \tmp_92_reg_1243_reg[3]_i_1_n_8 ;
  wire \tmp_92_reg_1243_reg[3]_i_1_n_9 ;
  wire [3:0]\tmp_92_reg_1243_reg[7] ;
  wire [0:0]\tmp_92_reg_1243_reg[7]_0 ;
  wire [1:0]\tmp_92_reg_1243_reg[7]_1 ;
  wire [0:0]\tmp_92_reg_1243_reg[7]_2 ;
  wire \tmp_92_reg_1243_reg[7]_i_1_n_10 ;
  wire \tmp_92_reg_1243_reg[7]_i_1_n_8 ;
  wire \tmp_92_reg_1243_reg[7]_i_1_n_9 ;
  wire \tmp_93_reg_1258[3]_i_10_n_7 ;
  wire \tmp_93_reg_1258[3]_i_15_n_7 ;
  wire \tmp_93_reg_1258[3]_i_16_n_7 ;
  wire \tmp_93_reg_1258[3]_i_17_n_7 ;
  wire \tmp_93_reg_1258[3]_i_19_n_7 ;
  wire \tmp_93_reg_1258[3]_i_20_n_7 ;
  wire \tmp_93_reg_1258[3]_i_2_n_7 ;
  wire \tmp_93_reg_1258[3]_i_3_n_7 ;
  wire \tmp_93_reg_1258[3]_i_6_n_7 ;
  wire \tmp_93_reg_1258[3]_i_7_n_7 ;
  wire \tmp_93_reg_1258[3]_i_9_n_7 ;
  wire \tmp_93_reg_1258[7]_i_12_n_7 ;
  wire \tmp_93_reg_1258[7]_i_13_n_7 ;
  wire \tmp_93_reg_1258[7]_i_2_n_7 ;
  wire \tmp_93_reg_1258[7]_i_3_n_7 ;
  wire \tmp_93_reg_1258[7]_i_4_n_7 ;
  wire \tmp_93_reg_1258[7]_i_5_n_7 ;
  wire \tmp_93_reg_1258[7]_i_6_n_7 ;
  wire \tmp_93_reg_1258[7]_i_7_n_7 ;
  wire \tmp_93_reg_1258[7]_i_8_n_7 ;
  wire [6:0]\tmp_93_reg_1258_reg[3] ;
  wire [1:0]\tmp_93_reg_1258_reg[3]_0 ;
  wire [1:0]\tmp_93_reg_1258_reg[3]_1 ;
  wire [0:0]\tmp_93_reg_1258_reg[3]_2 ;
  wire [1:0]\tmp_93_reg_1258_reg[3]_3 ;
  wire [0:0]\tmp_93_reg_1258_reg[3]_4 ;
  wire \tmp_93_reg_1258_reg[3]_i_11_n_10 ;
  wire \tmp_93_reg_1258_reg[3]_i_11_n_8 ;
  wire \tmp_93_reg_1258_reg[3]_i_11_n_9 ;
  wire \tmp_93_reg_1258_reg[3]_i_1_n_10 ;
  wire \tmp_93_reg_1258_reg[3]_i_1_n_7 ;
  wire \tmp_93_reg_1258_reg[3]_i_1_n_8 ;
  wire \tmp_93_reg_1258_reg[3]_i_1_n_9 ;
  wire [3:0]\tmp_93_reg_1258_reg[7] ;
  wire [0:0]\tmp_93_reg_1258_reg[7]_0 ;
  wire [1:0]\tmp_93_reg_1258_reg[7]_1 ;
  wire [0:0]\tmp_93_reg_1258_reg[7]_2 ;
  wire \tmp_93_reg_1258_reg[7]_i_1_n_10 ;
  wire \tmp_93_reg_1258_reg[7]_i_1_n_8 ;
  wire \tmp_93_reg_1258_reg[7]_i_1_n_9 ;
  wire \tmp_94_reg_1273[3]_i_10_n_7 ;
  wire \tmp_94_reg_1273[3]_i_15_n_7 ;
  wire \tmp_94_reg_1273[3]_i_16_n_7 ;
  wire \tmp_94_reg_1273[3]_i_17_n_7 ;
  wire \tmp_94_reg_1273[3]_i_19_n_7 ;
  wire \tmp_94_reg_1273[3]_i_20_n_7 ;
  wire \tmp_94_reg_1273[3]_i_2_n_7 ;
  wire \tmp_94_reg_1273[3]_i_3_n_7 ;
  wire \tmp_94_reg_1273[3]_i_6_n_7 ;
  wire \tmp_94_reg_1273[3]_i_7_n_7 ;
  wire \tmp_94_reg_1273[3]_i_9_n_7 ;
  wire \tmp_94_reg_1273[7]_i_12_n_7 ;
  wire \tmp_94_reg_1273[7]_i_13_n_7 ;
  wire \tmp_94_reg_1273[7]_i_14 ;
  wire \tmp_94_reg_1273[7]_i_2_n_7 ;
  wire \tmp_94_reg_1273[7]_i_3_n_7 ;
  wire \tmp_94_reg_1273[7]_i_4_n_7 ;
  wire \tmp_94_reg_1273[7]_i_5_n_7 ;
  wire \tmp_94_reg_1273[7]_i_6_n_7 ;
  wire \tmp_94_reg_1273[7]_i_7_n_7 ;
  wire \tmp_94_reg_1273[7]_i_8_n_7 ;
  wire [6:0]\tmp_94_reg_1273_reg[3] ;
  wire [1:0]\tmp_94_reg_1273_reg[3]_0 ;
  wire [1:0]\tmp_94_reg_1273_reg[3]_1 ;
  wire [0:0]\tmp_94_reg_1273_reg[3]_2 ;
  wire [1:0]\tmp_94_reg_1273_reg[3]_3 ;
  wire [0:0]\tmp_94_reg_1273_reg[3]_4 ;
  wire \tmp_94_reg_1273_reg[3]_i_11_n_10 ;
  wire \tmp_94_reg_1273_reg[3]_i_11_n_8 ;
  wire \tmp_94_reg_1273_reg[3]_i_11_n_9 ;
  wire \tmp_94_reg_1273_reg[3]_i_1_n_10 ;
  wire \tmp_94_reg_1273_reg[3]_i_1_n_7 ;
  wire \tmp_94_reg_1273_reg[3]_i_1_n_8 ;
  wire \tmp_94_reg_1273_reg[3]_i_1_n_9 ;
  wire [3:0]\tmp_94_reg_1273_reg[7] ;
  wire [0:0]\tmp_94_reg_1273_reg[7]_0 ;
  wire [1:0]\tmp_94_reg_1273_reg[7]_1 ;
  wire [0:0]\tmp_94_reg_1273_reg[7]_2 ;
  wire \tmp_94_reg_1273_reg[7]_i_1_n_10 ;
  wire \tmp_94_reg_1273_reg[7]_i_1_n_8 ;
  wire \tmp_94_reg_1273_reg[7]_i_1_n_9 ;
  wire [0:0]\tmp_s_reg_1228[3]_i_4 ;
  wire \tmp_s_reg_1228[6]_i_10_n_7 ;
  wire \tmp_s_reg_1228[6]_i_11_n_7 ;
  wire \tmp_s_reg_1228[6]_i_12_n_7 ;
  wire \tmp_s_reg_1228[6]_i_14_n_7 ;
  wire \tmp_s_reg_1228[6]_i_15_n_7 ;
  wire \tmp_s_reg_1228[6]_i_16_n_7 ;
  wire \tmp_s_reg_1228[6]_i_22_n_7 ;
  wire \tmp_s_reg_1228[6]_i_23_n_7 ;
  wire \tmp_s_reg_1228[6]_i_24_n_7 ;
  wire \tmp_s_reg_1228[6]_i_6_n_7 ;
  wire \tmp_s_reg_1228[6]_i_8_n_7 ;
  wire [0:0]\tmp_s_reg_1228_reg[6] ;
  wire [0:0]\tmp_s_reg_1228_reg[6]_0 ;
  wire \tmp_s_reg_1228_reg[6]_i_2_n_10 ;
  wire \tmp_s_reg_1228_reg[6]_i_2_n_9 ;
  wire \tmp_s_reg_1228_reg[6]_i_4_n_10 ;
  wire \tmp_s_reg_1228_reg[6]_i_4_n_7 ;
  wire \tmp_s_reg_1228_reg[6]_i_4_n_8 ;
  wire \tmp_s_reg_1228_reg[6]_i_4_n_9 ;
  wire [3:3]\NLW_tmp_92_reg_1243_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_93_reg_1258_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_94_reg_1273_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_s_reg_1228_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_s_reg_1228_reg[6]_i_2_O_UNCONNECTED ;

  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][7]_1 [0]),
        .Q(\SRL_SIG_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][7]_1 [1]),
        .Q(\SRL_SIG_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][7]_1 [2]),
        .Q(\SRL_SIG_reg[1]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][7]_1 [3]),
        .Q(\SRL_SIG_reg[1]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][7]_1 [4]),
        .Q(\SRL_SIG_reg[1]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][7]_1 [5]),
        .Q(\SRL_SIG_reg[1]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][7]_1 [6]),
        .Q(\SRL_SIG_reg[1]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[1][7]_1 [7]),
        .Q(\SRL_SIG_reg[1]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_203_1_reg_1253[0]_i_1 
       (.I0(\Conv1DMac_new398_U0/tmp_344_fu_544_p1 [1]),
        .I1(\Conv1DMac_new398_U0/tmp_344_fu_544_p1 [2]),
        .I2(\tmp_203_1_reg_1253_reg[0] [1]),
        .I3(\tmp_203_1_reg_1253[0]_i_2_n_7 ),
        .O(tmp_203_1_fu_572_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_203_1_reg_1253[0]_i_2 
       (.I0(\tmp_203_1_reg_1253_reg[0] [0]),
        .I1(D[7]),
        .I2(tmp_70_reg_1189_reg_rep__0),
        .I3(tmp_70_reg_1189_reg_rep__0_0[0]),
        .I4(\Conv1DMac_new398_U0/tmp_344_fu_544_p1 [0]),
        .O(\tmp_203_1_reg_1253[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_203_2_reg_1268[0]_i_1 
       (.I0(\Conv1DMac_new398_U0/tmp_347_fu_614_p1 [1]),
        .I1(\Conv1DMac_new398_U0/tmp_347_fu_614_p1 [2]),
        .I2(\tmp_203_2_reg_1268_reg[0] [1]),
        .I3(\tmp_203_2_reg_1268[0]_i_2_n_7 ),
        .O(tmp_203_2_fu_642_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_203_2_reg_1268[0]_i_2 
       (.I0(\tmp_203_2_reg_1268_reg[0] [0]),
        .I1(tmp_70_reg_1189_reg_rep__1[7]),
        .I2(tmp_70_reg_1189_reg_rep__1_0),
        .I3(tmp_70_reg_1189_reg_rep__1_1[0]),
        .I4(\Conv1DMac_new398_U0/tmp_347_fu_614_p1 [0]),
        .O(\tmp_203_2_reg_1268[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_203_3_reg_1283[0]_i_1 
       (.I0(\Conv1DMac_new398_U0/tmp_350_fu_684_p1 [1]),
        .I1(\Conv1DMac_new398_U0/tmp_350_fu_684_p1 [2]),
        .I2(\tmp_203_3_reg_1283_reg[0] [1]),
        .I3(\tmp_203_3_reg_1283[0]_i_2_n_7 ),
        .O(tmp_203_3_fu_712_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_203_3_reg_1283[0]_i_2 
       (.I0(\tmp_203_3_reg_1283_reg[0] [0]),
        .I1(tmp_70_reg_1189_reg[7]),
        .I2(tmp_70_reg_1189_reg_0),
        .I3(tmp_70_reg_1189_reg_1[0]),
        .I4(\Conv1DMac_new398_U0/tmp_350_fu_684_p1 [0]),
        .O(\tmp_203_3_reg_1283[0]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_340_reg_1233[0]_i_10 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [1]),
        .I3(\SRL_SIG_reg[1]_0 [1]),
        .I4(DOADO[3]),
        .O(\tmp_340_reg_1233[0]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'h963C663C96CC96CC)) 
    \tmp_340_reg_1233[0]_i_11 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_340_reg_1233[0]_i_23_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(DOADO[4]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(DOADO[5]),
        .O(\tmp_340_reg_1233[0]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \tmp_340_reg_1233[0]_i_12 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(DOADO[4]),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(DOADO[5]),
        .I4(DOADO[3]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_340_reg_1233[0]_i_12_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_340_reg_1233[0]_i_14 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(DOADO[3]),
        .O(\tmp_340_reg_1233[0]_i_14_n_7 ));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_340_reg_1233[0]_i_23 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(DOADO[3]),
        .O(\tmp_340_reg_1233[0]_i_23_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \tmp_340_reg_1233[0]_i_24 
       (.I0(DOADO[0]),
        .I1(\tmp_94_reg_1273[7]_i_14 ),
        .I2(\tmp_340_reg_1233[0]_i_11_0 ),
        .I3(\SRL_SIG_reg[1][7]_1 [7]),
        .I4(\SRL_SIG_reg[1]_0 [7]),
        .O(tmp_70_reg_1189_reg_rep_3));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \tmp_340_reg_1233[0]_i_25 
       (.I0(DOADO[0]),
        .I1(\tmp_94_reg_1273[7]_i_14 ),
        .I2(\tmp_340_reg_1233[0]_i_11_0 ),
        .I3(\SRL_SIG_reg[1][7]_1 [6]),
        .I4(\SRL_SIG_reg[1]_0 [6]),
        .O(tmp_70_reg_1189_reg_rep_2));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \tmp_340_reg_1233[0]_i_26 
       (.I0(DOADO[0]),
        .I1(\tmp_94_reg_1273[7]_i_14 ),
        .I2(\tmp_340_reg_1233[0]_i_11_0 ),
        .I3(\SRL_SIG_reg[1][7]_1 [5]),
        .I4(\SRL_SIG_reg[1]_0 [5]),
        .O(tmp_70_reg_1189_reg_rep_1));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_340_reg_1233[0]_i_27 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(DOADO[1]),
        .O(\mOutPtr_reg[1] ));
  CARRY4 \tmp_340_reg_1233_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_340_reg_1233_reg[0]_i_2_n_7 ,\tmp_340_reg_1233_reg[0]_i_2_n_8 ,\tmp_340_reg_1233_reg[0]_i_2_n_9 ,\tmp_340_reg_1233_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_340_reg_1233_reg[0]_0 ,\tmp_340_reg_1233[0]_i_10_n_7 ,1'b0}),
        .O(tmp_70_reg_1189_reg_rep_0),
        .S({\tmp_340_reg_1233[0]_i_11_n_7 ,\tmp_340_reg_1233[0]_i_12_n_7 ,S,\tmp_340_reg_1233[0]_i_14_n_7 }));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_343_reg_1248[0]_i_19 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_92_reg_1243_reg[3] [1]),
        .O(\tmp_343_reg_1248[0]_i_19_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_343_reg_1248[0]_i_20 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_343_reg_1248[0]_i_29_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_92_reg_1243_reg[3] [2]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\tmp_92_reg_1243_reg[3] [1]),
        .O(\tmp_343_reg_1248[0]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_343_reg_1248[0]_i_21 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_92_reg_1243_reg[3] [2]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_92_reg_1243_reg[3] [1]),
        .I4(\tmp_92_reg_1243_reg[3] [0]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_343_reg_1248[0]_i_21_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_343_reg_1248[0]_i_23 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_92_reg_1243_reg[3] [0]),
        .O(\tmp_343_reg_1248[0]_i_23_n_7 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_343_reg_1248[0]_i_24 
       (.I0(\SRL_SIG_reg[1]_0 [0]),
        .I1(\SRL_SIG_reg[1][7]_1 [0]),
        .I2(\tmp_340_reg_1233[0]_i_11_0 ),
        .I3(\tmp_94_reg_1273[7]_i_14 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_343_reg_1248[0]_i_25 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\tmp_92_reg_1243_reg[3] [0]),
        .O(\mOutPtr_reg[1]_4 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_343_reg_1248[0]_i_26 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\tmp_92_reg_1243_reg[3] [0]),
        .O(\mOutPtr_reg[1]_3 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_343_reg_1248[0]_i_27 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_92_reg_1243_reg[3] [0]),
        .O(\mOutPtr_reg[1]_2 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_343_reg_1248[0]_i_28 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_92_reg_1243_reg[3] [1]),
        .O(\mOutPtr_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_343_reg_1248[0]_i_29 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_92_reg_1243_reg[3] [0]),
        .O(\tmp_343_reg_1248[0]_i_29_n_7 ));
  CARRY4 \tmp_343_reg_1248_reg[0]_i_4 
       (.CI(1'b0),
        .CO({tmp_70_reg_1189_reg_rep__0_1,\tmp_343_reg_1248_reg[0]_i_4_n_8 ,\tmp_343_reg_1248_reg[0]_i_4_n_9 ,\tmp_343_reg_1248_reg[0]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_343_reg_1248_reg[0] ,\tmp_343_reg_1248[0]_i_19_n_7 ,1'b0}),
        .O({tmp_70_reg_1189_reg_rep__0,\Conv1DMac_new398_U0/tmp_344_fu_544_p1 }),
        .S({\tmp_343_reg_1248[0]_i_20_n_7 ,\tmp_343_reg_1248[0]_i_21_n_7 ,\tmp_343_reg_1248_reg[0]_0 ,\tmp_343_reg_1248[0]_i_23_n_7 }));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_346_reg_1263[0]_i_19 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_93_reg_1258_reg[3] [1]),
        .O(\tmp_346_reg_1263[0]_i_19_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_346_reg_1263[0]_i_20 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_346_reg_1263[0]_i_28_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_93_reg_1258_reg[3] [2]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\tmp_93_reg_1258_reg[3] [1]),
        .O(\tmp_346_reg_1263[0]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_346_reg_1263[0]_i_21 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_93_reg_1258_reg[3] [2]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_93_reg_1258_reg[3] [1]),
        .I4(\tmp_93_reg_1258_reg[3] [0]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_346_reg_1263[0]_i_21_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_346_reg_1263[0]_i_23 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_93_reg_1258_reg[3] [0]),
        .O(\tmp_346_reg_1263[0]_i_23_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_346_reg_1263[0]_i_24 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\tmp_93_reg_1258_reg[3] [0]),
        .O(\mOutPtr_reg[1]_12 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_346_reg_1263[0]_i_25 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\tmp_93_reg_1258_reg[3] [0]),
        .O(\mOutPtr_reg[1]_11 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_346_reg_1263[0]_i_26 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_93_reg_1258_reg[3] [0]),
        .O(\mOutPtr_reg[1]_10 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_346_reg_1263[0]_i_27 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_93_reg_1258_reg[3] [1]),
        .O(\mOutPtr_reg[1]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_346_reg_1263[0]_i_28 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_93_reg_1258_reg[3] [0]),
        .O(\tmp_346_reg_1263[0]_i_28_n_7 ));
  CARRY4 \tmp_346_reg_1263_reg[0]_i_4 
       (.CI(1'b0),
        .CO({tmp_70_reg_1189_reg_rep__1_2,\tmp_346_reg_1263_reg[0]_i_4_n_8 ,\tmp_346_reg_1263_reg[0]_i_4_n_9 ,\tmp_346_reg_1263_reg[0]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_346_reg_1263_reg[0] ,\tmp_346_reg_1263[0]_i_19_n_7 ,1'b0}),
        .O({tmp_70_reg_1189_reg_rep__1_0,\Conv1DMac_new398_U0/tmp_347_fu_614_p1 }),
        .S({\tmp_346_reg_1263[0]_i_20_n_7 ,\tmp_346_reg_1263[0]_i_21_n_7 ,\tmp_346_reg_1263_reg[0]_0 ,\tmp_346_reg_1263[0]_i_23_n_7 }));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_349_reg_1278[0]_i_19 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_94_reg_1273_reg[3] [1]),
        .O(\tmp_349_reg_1278[0]_i_19_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_349_reg_1278[0]_i_20 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_349_reg_1278[0]_i_28_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_94_reg_1273_reg[3] [2]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\tmp_94_reg_1273_reg[3] [1]),
        .O(\tmp_349_reg_1278[0]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_349_reg_1278[0]_i_21 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_94_reg_1273_reg[3] [2]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_94_reg_1273_reg[3] [1]),
        .I4(\tmp_94_reg_1273_reg[3] [0]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_349_reg_1278[0]_i_21_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_349_reg_1278[0]_i_23 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_94_reg_1273_reg[3] [0]),
        .O(\tmp_349_reg_1278[0]_i_23_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_349_reg_1278[0]_i_24 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\tmp_94_reg_1273_reg[3] [0]),
        .O(\mOutPtr_reg[1]_20 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_349_reg_1278[0]_i_25 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\tmp_94_reg_1273_reg[3] [0]),
        .O(\mOutPtr_reg[1]_19 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_349_reg_1278[0]_i_26 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_94_reg_1273_reg[3] [0]),
        .O(\mOutPtr_reg[1]_18 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_349_reg_1278[0]_i_27 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_94_reg_1273_reg[3] [1]),
        .O(\mOutPtr_reg[1]_17 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_349_reg_1278[0]_i_28 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_94_reg_1273_reg[3] [0]),
        .O(\tmp_349_reg_1278[0]_i_28_n_7 ));
  CARRY4 \tmp_349_reg_1278_reg[0]_i_4 
       (.CI(1'b0),
        .CO({tmp_70_reg_1189_reg_2,\tmp_349_reg_1278_reg[0]_i_4_n_8 ,\tmp_349_reg_1278_reg[0]_i_4_n_9 ,\tmp_349_reg_1278_reg[0]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_349_reg_1278_reg[0] ,\tmp_349_reg_1278[0]_i_19_n_7 ,1'b0}),
        .O({tmp_70_reg_1189_reg_0,\Conv1DMac_new398_U0/tmp_350_fu_684_p1 }),
        .S({\tmp_349_reg_1278[0]_i_20_n_7 ,\tmp_349_reg_1278[0]_i_21_n_7 ,\tmp_349_reg_1278_reg[0]_0 ,\tmp_349_reg_1278[0]_i_23_n_7 }));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_76_reg_1238[0]_i_10 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(DOADO[0]),
        .I2(DOADO[1]),
        .I3(\SRL_SIG_reg[1][0]_0 ),
        .O(\tmp_76_reg_1238[0]_i_10_n_7 ));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \tmp_76_reg_1238[0]_i_11 
       (.I0(DOADO[0]),
        .I1(\tmp_94_reg_1273[7]_i_14 ),
        .I2(\tmp_340_reg_1233[0]_i_11_0 ),
        .I3(\SRL_SIG_reg[1][7]_1 [0]),
        .I4(\SRL_SIG_reg[1]_0 [0]),
        .O(\tmp_76_reg_1238[0]_i_11_n_7 ));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    \tmp_76_reg_1238[0]_i_12 
       (.I0(DOADO[0]),
        .I1(\tmp_94_reg_1273[7]_i_14 ),
        .I2(\tmp_340_reg_1233[0]_i_11_0 ),
        .I3(\SRL_SIG_reg[1][7]_1 [3]),
        .I4(\SRL_SIG_reg[1]_0 [3]),
        .O(\tmp_76_reg_1238[0]_i_12_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_76_reg_1238[0]_i_2 
       (.I0(\tmp_76_reg_1238_reg[0]_i_3_n_13 ),
        .I1(\tmp_76_reg_1238_reg[0]_i_3_n_12 ),
        .I2(\tmp_76_reg_1238_reg[0] [1]),
        .I3(\tmp_76_reg_1238[0]_i_4_n_7 ),
        .O(tmp_76_fu_502_p2));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \tmp_76_reg_1238[0]_i_4 
       (.I0(\tmp_76_reg_1238_reg[0] [0]),
        .I1(\tmp_76_reg_1238_reg[0]_0 ),
        .I2(tmp_70_reg_1189_reg_rep),
        .I3(tmp_70_reg_1189_reg_rep_0[0]),
        .I4(\tmp_76_reg_1238_reg[0]_i_3_n_14 ),
        .O(\tmp_76_reg_1238[0]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_76_reg_1238[0]_i_5 
       (.I0(\SRL_SIG_reg[1][3]_0 ),
        .I1(DOADO[0]),
        .I2(DOADO[2]),
        .I3(\SRL_SIG_reg[1][1]_0 ),
        .I4(DOADO[1]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_76_reg_1238[0]_i_5_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_76_reg_1238[0]_i_7 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(DOADO[1]),
        .O(\tmp_76_reg_1238[0]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_76_reg_1238[0]_i_8 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_76_reg_1238[0]_i_12_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(DOADO[2]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(DOADO[1]),
        .O(\tmp_76_reg_1238[0]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_76_reg_1238[0]_i_9 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(DOADO[2]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(DOADO[1]),
        .I4(\SRL_SIG_reg[1][2]_0 ),
        .I5(DOADO[0]),
        .O(\tmp_76_reg_1238[0]_i_9_n_7 ));
  CARRY4 \tmp_76_reg_1238_reg[0]_i_3 
       (.CI(1'b0),
        .CO({CO,\tmp_76_reg_1238_reg[0]_i_3_n_8 ,\tmp_76_reg_1238_reg[0]_i_3_n_9 ,\tmp_76_reg_1238_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_76_reg_1238[0]_i_5_n_7 ,\tmp_340_reg_1233_reg[0] ,\tmp_76_reg_1238[0]_i_7_n_7 ,1'b0}),
        .O({tmp_70_reg_1189_reg_rep,\tmp_76_reg_1238_reg[0]_i_3_n_12 ,\tmp_76_reg_1238_reg[0]_i_3_n_13 ,\tmp_76_reg_1238_reg[0]_i_3_n_14 }),
        .S({\tmp_76_reg_1238[0]_i_8_n_7 ,\tmp_76_reg_1238[0]_i_9_n_7 ,\tmp_76_reg_1238[0]_i_10_n_7 ,\tmp_76_reg_1238[0]_i_11_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_92_reg_1243[3]_i_10 
       (.I0(\SRL_SIG_reg[1]_0 [3]),
        .I1(\SRL_SIG_reg[1][7]_1 [3]),
        .I2(\tmp_340_reg_1233[0]_i_11_0 ),
        .I3(\tmp_94_reg_1273[7]_i_14 ),
        .O(\SRL_SIG_reg[1][3]_0 ));
  LUT4 #(
    .INIT(16'hF770)) 
    \tmp_92_reg_1243[3]_i_11 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_92_reg_1243_reg[3] [6]),
        .I2(\tmp_92_reg_1243_reg[7] [1]),
        .I3(\tmp_92_reg_1243_reg[3]_1 [0]),
        .O(\tmp_92_reg_1243[3]_i_11_n_7 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_92_reg_1243[3]_i_12 
       (.I0(\SRL_SIG_reg[1]_0 [2]),
        .I1(\SRL_SIG_reg[1][7]_1 [2]),
        .I2(\tmp_340_reg_1233[0]_i_11_0 ),
        .I3(\tmp_94_reg_1273[7]_i_14 ),
        .O(\SRL_SIG_reg[1][2]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_92_reg_1243[3]_i_13 
       (.I0(\SRL_SIG_reg[1]_0 [1]),
        .I1(\SRL_SIG_reg[1][7]_1 [1]),
        .I2(\tmp_340_reg_1233[0]_i_11_0 ),
        .I3(\tmp_94_reg_1273[7]_i_14 ),
        .O(\SRL_SIG_reg[1][1]_0 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_92_reg_1243[3]_i_18 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_92_reg_1243_reg[3] [4]),
        .O(\tmp_92_reg_1243[3]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_92_reg_1243[3]_i_19 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_92_reg_1243[3]_i_23_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_92_reg_1243_reg[3] [5]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\tmp_92_reg_1243_reg[3] [4]),
        .O(\tmp_92_reg_1243[3]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_92_reg_1243[3]_i_2 
       (.I0(\tmp_92_reg_1243_reg[3]_1 [1]),
        .I1(\tmp_92_reg_1243_reg[7] [2]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_92_reg_1243_reg[3] [6]),
        .I4(\tmp_92_reg_1243[3]_i_11_n_7 ),
        .O(\tmp_92_reg_1243[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_92_reg_1243[3]_i_20 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_92_reg_1243_reg[3] [5]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_92_reg_1243_reg[3] [4]),
        .I4(\tmp_92_reg_1243_reg[3] [3]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_92_reg_1243[3]_i_20_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_92_reg_1243[3]_i_22 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_92_reg_1243_reg[3] [3]),
        .O(\tmp_92_reg_1243[3]_i_22_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_92_reg_1243[3]_i_23 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_92_reg_1243_reg[3] [3]),
        .O(\tmp_92_reg_1243[3]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'h0EE0E00EE00EE00E)) 
    \tmp_92_reg_1243[3]_i_3 
       (.I0(\tmp_92_reg_1243_reg[3]_0 [1]),
        .I1(\tmp_92_reg_1243_reg[7] [0]),
        .I2(\tmp_92_reg_1243_reg[7] [1]),
        .I3(\tmp_92_reg_1243_reg[3]_1 [0]),
        .I4(\SRL_SIG_reg[1][2]_0 ),
        .I5(\tmp_92_reg_1243_reg[3] [6]),
        .O(\tmp_92_reg_1243[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_92_reg_1243[3]_i_6 
       (.I0(\tmp_92_reg_1243[3]_i_2_n_7 ),
        .I1(\tmp_92_reg_1243[7]_i_15_n_7 ),
        .I2(\tmp_92_reg_1243_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_92_reg_1243_reg[7] [3]),
        .I5(\tmp_92_reg_1243_reg[7]_0 ),
        .O(\tmp_92_reg_1243[3]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_92_reg_1243[3]_i_7 
       (.I0(\tmp_92_reg_1243[3]_i_3_n_7 ),
        .I1(\tmp_92_reg_1243[3]_i_11_n_7 ),
        .I2(\tmp_92_reg_1243_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][3]_0 ),
        .I4(\tmp_92_reg_1243_reg[7] [2]),
        .I5(\tmp_92_reg_1243_reg[3]_1 [1]),
        .O(\tmp_92_reg_1243[3]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h7887788778878778)) 
    \tmp_92_reg_1243[3]_i_9 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(\tmp_92_reg_1243_reg[3] [6]),
        .I2(\tmp_92_reg_1243_reg[3]_0 [1]),
        .I3(\tmp_92_reg_1243_reg[7] [0]),
        .I4(\tmp_92_reg_1243_reg[3]_0 [0]),
        .I5(tmp_70_reg_1189_reg_rep__0_0[3]),
        .O(\tmp_92_reg_1243[3]_i_9_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_92_reg_1243[7]_i_11 
       (.I0(\SRL_SIG_reg[1]_0 [6]),
        .I1(\SRL_SIG_reg[1][7]_1 [6]),
        .I2(\tmp_340_reg_1233[0]_i_11_0 ),
        .I3(\tmp_94_reg_1273[7]_i_14 ),
        .O(\SRL_SIG_reg[1][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_92_reg_1243[7]_i_12 
       (.I0(\SRL_SIG_reg[1]_0 [4]),
        .I1(\SRL_SIG_reg[1][7]_1 [4]),
        .I2(\tmp_340_reg_1233[0]_i_11_0 ),
        .I3(\tmp_94_reg_1273[7]_i_14 ),
        .O(\SRL_SIG_reg[1][4]_0 ));
  LUT4 #(
    .INIT(16'h8EEE)) 
    \tmp_92_reg_1243[7]_i_15 
       (.I0(\tmp_92_reg_1243_reg[7] [2]),
        .I1(\tmp_92_reg_1243_reg[3]_1 [1]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_92_reg_1243_reg[3] [6]),
        .O(\tmp_92_reg_1243[7]_i_15_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_92_reg_1243[7]_i_16 
       (.I0(\SRL_SIG_reg[1]_0 [7]),
        .I1(\SRL_SIG_reg[1][7]_1 [7]),
        .I2(\tmp_340_reg_1233[0]_i_11_0 ),
        .I3(\tmp_94_reg_1273[7]_i_14 ),
        .O(\SRL_SIG_reg[1][7]_0 ));
  LUT6 #(
    .INIT(64'h9955995595959955)) 
    \tmp_92_reg_1243[7]_i_17 
       (.I0(\tmp_92_reg_1243_reg[7]_1 [0]),
        .I1(\tmp_92_reg_1243_reg[3] [6]),
        .I2(\SRL_SIG_reg[1]_0 [5]),
        .I3(\SRL_SIG_reg[1][7]_1 [5]),
        .I4(\tmp_340_reg_1233[0]_i_11_0 ),
        .I5(\tmp_94_reg_1273[7]_i_14 ),
        .O(\tmp_92_reg_1243[7]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'h400004CC)) 
    \tmp_92_reg_1243[7]_i_2 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_92_reg_1243_reg[7]_1 [0]),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(\tmp_92_reg_1243_reg[3] [6]),
        .I4(\tmp_92_reg_1243_reg[7]_1 [1]),
        .O(\tmp_92_reg_1243[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h9393039303930000)) 
    \tmp_92_reg_1243[7]_i_3 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_92_reg_1243_reg[7]_1 [0]),
        .I2(\tmp_92_reg_1243_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_92_reg_1243_reg[7]_0 ),
        .I5(\tmp_92_reg_1243_reg[7] [3]),
        .O(\tmp_92_reg_1243[7]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_92_reg_1243[7]_i_34 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\tmp_92_reg_1243_reg[3] [3]),
        .O(\mOutPtr_reg[1]_8 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_92_reg_1243[7]_i_35 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\tmp_92_reg_1243_reg[3] [3]),
        .O(\mOutPtr_reg[1]_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_92_reg_1243[7]_i_36 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_92_reg_1243_reg[3] [3]),
        .O(\mOutPtr_reg[1]_6 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_92_reg_1243[7]_i_37 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_92_reg_1243_reg[3] [4]),
        .O(\mOutPtr_reg[1]_5 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_92_reg_1243[7]_i_4 
       (.I0(\tmp_92_reg_1243_reg[7]_0 ),
        .I1(\tmp_92_reg_1243_reg[7] [3]),
        .I2(\SRL_SIG_reg[1][4]_0 ),
        .I3(\tmp_92_reg_1243_reg[3] [6]),
        .I4(\tmp_92_reg_1243[7]_i_15_n_7 ),
        .O(\tmp_92_reg_1243[7]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h5D7F157F)) 
    \tmp_92_reg_1243[7]_i_5 
       (.I0(\tmp_92_reg_1243_reg[7]_2 ),
        .I1(\tmp_92_reg_1243_reg[3] [6]),
        .I2(\SRL_SIG_reg[1][7]_0 ),
        .I3(\tmp_92_reg_1243_reg[7]_1 [1]),
        .I4(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_92_reg_1243[7]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9969966669999666)) 
    \tmp_92_reg_1243[7]_i_6 
       (.I0(\tmp_92_reg_1243[7]_i_2_n_7 ),
        .I1(\tmp_92_reg_1243_reg[7]_2 ),
        .I2(\tmp_92_reg_1243_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][7]_0 ),
        .I4(\tmp_92_reg_1243_reg[7]_1 [1]),
        .I5(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_92_reg_1243[7]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6696699996666999)) 
    \tmp_92_reg_1243[7]_i_7 
       (.I0(\tmp_92_reg_1243[7]_i_3_n_7 ),
        .I1(\tmp_92_reg_1243_reg[7]_1 [1]),
        .I2(\tmp_92_reg_1243_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][6]_0 ),
        .I4(\tmp_92_reg_1243_reg[7]_1 [0]),
        .I5(\SRL_SIG_reg[1][5]_0 ),
        .O(\tmp_92_reg_1243[7]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h95A9A9A96A565656)) 
    \tmp_92_reg_1243[7]_i_8 
       (.I0(\tmp_92_reg_1243[7]_i_4_n_7 ),
        .I1(\tmp_92_reg_1243_reg[7] [3]),
        .I2(\tmp_92_reg_1243_reg[7]_0 ),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_92_reg_1243_reg[3] [6]),
        .I5(\tmp_92_reg_1243[7]_i_17_n_7 ),
        .O(\tmp_92_reg_1243[7]_i_8_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_92_reg_1243[7]_i_9 
       (.I0(\SRL_SIG_reg[1]_0 [5]),
        .I1(\SRL_SIG_reg[1][7]_1 [5]),
        .I2(\tmp_340_reg_1233[0]_i_11_0 ),
        .I3(\tmp_94_reg_1273[7]_i_14 ),
        .O(\SRL_SIG_reg[1][5]_0 ));
  CARRY4 \tmp_92_reg_1243_reg[3]_i_1 
       (.CI(\tmp_92_reg_1243_reg[3]_2 ),
        .CO({\tmp_92_reg_1243_reg[3]_i_1_n_7 ,\tmp_92_reg_1243_reg[3]_i_1_n_8 ,\tmp_92_reg_1243_reg[3]_i_1_n_9 ,\tmp_92_reg_1243_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_92_reg_1243[3]_i_2_n_7 ,\tmp_92_reg_1243[3]_i_3_n_7 ,\tmp_92_reg_1243_reg[3]_3 }),
        .O(D[3:0]),
        .S({\tmp_92_reg_1243[3]_i_6_n_7 ,\tmp_92_reg_1243[3]_i_7_n_7 ,\tmp_92_reg_1243_reg[3]_4 ,\tmp_92_reg_1243[3]_i_9_n_7 }));
  CARRY4 \tmp_92_reg_1243_reg[3]_i_14 
       (.CI(1'b0),
        .CO({tmp_70_reg_1189_reg_rep__0_2,\tmp_92_reg_1243_reg[3]_i_14_n_8 ,\tmp_92_reg_1243_reg[3]_i_14_n_9 ,\tmp_92_reg_1243_reg[3]_i_14_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_343_reg_1248[0]_i_8 ,\tmp_92_reg_1243[3]_i_18_n_7 ,1'b0}),
        .O(tmp_70_reg_1189_reg_rep__0_0),
        .S({\tmp_92_reg_1243[3]_i_19_n_7 ,\tmp_92_reg_1243[3]_i_20_n_7 ,\tmp_343_reg_1248[0]_i_8_0 ,\tmp_92_reg_1243[3]_i_22_n_7 }));
  CARRY4 \tmp_92_reg_1243_reg[7]_i_1 
       (.CI(\tmp_92_reg_1243_reg[3]_i_1_n_7 ),
        .CO({\NLW_tmp_92_reg_1243_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_92_reg_1243_reg[7]_i_1_n_8 ,\tmp_92_reg_1243_reg[7]_i_1_n_9 ,\tmp_92_reg_1243_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_92_reg_1243[7]_i_2_n_7 ,\tmp_92_reg_1243[7]_i_3_n_7 ,\tmp_92_reg_1243[7]_i_4_n_7 }),
        .O(D[7:4]),
        .S({\tmp_92_reg_1243[7]_i_5_n_7 ,\tmp_92_reg_1243[7]_i_6_n_7 ,\tmp_92_reg_1243[7]_i_7_n_7 ,\tmp_92_reg_1243[7]_i_8_n_7 }));
  LUT4 #(
    .INIT(16'hF770)) 
    \tmp_93_reg_1258[3]_i_10 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_93_reg_1258_reg[3] [6]),
        .I2(\tmp_93_reg_1258_reg[7] [1]),
        .I3(\tmp_93_reg_1258_reg[3]_1 [0]),
        .O(\tmp_93_reg_1258[3]_i_10_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_93_reg_1258[3]_i_15 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_93_reg_1258_reg[3] [4]),
        .O(\tmp_93_reg_1258[3]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_93_reg_1258[3]_i_16 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_93_reg_1258[3]_i_20_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_93_reg_1258_reg[3] [5]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\tmp_93_reg_1258_reg[3] [4]),
        .O(\tmp_93_reg_1258[3]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_93_reg_1258[3]_i_17 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_93_reg_1258_reg[3] [5]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_93_reg_1258_reg[3] [4]),
        .I4(\tmp_93_reg_1258_reg[3] [3]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_93_reg_1258[3]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_93_reg_1258[3]_i_19 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_93_reg_1258_reg[3] [3]),
        .O(\tmp_93_reg_1258[3]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_93_reg_1258[3]_i_2 
       (.I0(\tmp_93_reg_1258_reg[3]_1 [1]),
        .I1(\tmp_93_reg_1258_reg[7] [2]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_93_reg_1258_reg[3] [6]),
        .I4(\tmp_93_reg_1258[3]_i_10_n_7 ),
        .O(\tmp_93_reg_1258[3]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_93_reg_1258[3]_i_20 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_93_reg_1258_reg[3] [3]),
        .O(\tmp_93_reg_1258[3]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h0EE0E00EE00EE00E)) 
    \tmp_93_reg_1258[3]_i_3 
       (.I0(\tmp_93_reg_1258_reg[3]_0 [1]),
        .I1(\tmp_93_reg_1258_reg[7] [0]),
        .I2(\tmp_93_reg_1258_reg[7] [1]),
        .I3(\tmp_93_reg_1258_reg[3]_1 [0]),
        .I4(\SRL_SIG_reg[1][2]_0 ),
        .I5(\tmp_93_reg_1258_reg[3] [6]),
        .O(\tmp_93_reg_1258[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_93_reg_1258[3]_i_6 
       (.I0(\tmp_93_reg_1258[3]_i_2_n_7 ),
        .I1(\tmp_93_reg_1258[7]_i_12_n_7 ),
        .I2(\tmp_93_reg_1258_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_93_reg_1258_reg[7] [3]),
        .I5(\tmp_93_reg_1258_reg[7]_0 ),
        .O(\tmp_93_reg_1258[3]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_93_reg_1258[3]_i_7 
       (.I0(\tmp_93_reg_1258[3]_i_3_n_7 ),
        .I1(\tmp_93_reg_1258[3]_i_10_n_7 ),
        .I2(\tmp_93_reg_1258_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][3]_0 ),
        .I4(\tmp_93_reg_1258_reg[7] [2]),
        .I5(\tmp_93_reg_1258_reg[3]_1 [1]),
        .O(\tmp_93_reg_1258[3]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h7887788778878778)) 
    \tmp_93_reg_1258[3]_i_9 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(\tmp_93_reg_1258_reg[3] [6]),
        .I2(\tmp_93_reg_1258_reg[3]_0 [1]),
        .I3(\tmp_93_reg_1258_reg[7] [0]),
        .I4(\tmp_93_reg_1258_reg[3]_0 [0]),
        .I5(tmp_70_reg_1189_reg_rep__1_1[3]),
        .O(\tmp_93_reg_1258[3]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'h8EEE)) 
    \tmp_93_reg_1258[7]_i_12 
       (.I0(\tmp_93_reg_1258_reg[7] [2]),
        .I1(\tmp_93_reg_1258_reg[3]_1 [1]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_93_reg_1258_reg[3] [6]),
        .O(\tmp_93_reg_1258[7]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h9955995595959955)) 
    \tmp_93_reg_1258[7]_i_13 
       (.I0(\tmp_93_reg_1258_reg[7]_1 [0]),
        .I1(\tmp_93_reg_1258_reg[3] [6]),
        .I2(\SRL_SIG_reg[1]_0 [5]),
        .I3(\SRL_SIG_reg[1][7]_1 [5]),
        .I4(\tmp_340_reg_1233[0]_i_11_0 ),
        .I5(\tmp_94_reg_1273[7]_i_14 ),
        .O(\tmp_93_reg_1258[7]_i_13_n_7 ));
  LUT5 #(
    .INIT(32'h400004CC)) 
    \tmp_93_reg_1258[7]_i_2 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_93_reg_1258_reg[7]_1 [0]),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(\tmp_93_reg_1258_reg[3] [6]),
        .I4(\tmp_93_reg_1258_reg[7]_1 [1]),
        .O(\tmp_93_reg_1258[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h9393039303930000)) 
    \tmp_93_reg_1258[7]_i_3 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_93_reg_1258_reg[7]_1 [0]),
        .I2(\tmp_93_reg_1258_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_93_reg_1258_reg[7]_0 ),
        .I5(\tmp_93_reg_1258_reg[7] [3]),
        .O(\tmp_93_reg_1258[7]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_93_reg_1258[7]_i_30 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\tmp_93_reg_1258_reg[3] [3]),
        .O(\mOutPtr_reg[1]_16 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_93_reg_1258[7]_i_31 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\tmp_93_reg_1258_reg[3] [3]),
        .O(\mOutPtr_reg[1]_15 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_93_reg_1258[7]_i_32 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_93_reg_1258_reg[3] [3]),
        .O(\mOutPtr_reg[1]_14 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_93_reg_1258[7]_i_33 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_93_reg_1258_reg[3] [4]),
        .O(\mOutPtr_reg[1]_13 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_93_reg_1258[7]_i_4 
       (.I0(\tmp_93_reg_1258_reg[7]_0 ),
        .I1(\tmp_93_reg_1258_reg[7] [3]),
        .I2(\SRL_SIG_reg[1][4]_0 ),
        .I3(\tmp_93_reg_1258_reg[3] [6]),
        .I4(\tmp_93_reg_1258[7]_i_12_n_7 ),
        .O(\tmp_93_reg_1258[7]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h5D7F157F)) 
    \tmp_93_reg_1258[7]_i_5 
       (.I0(\tmp_93_reg_1258_reg[7]_2 ),
        .I1(\tmp_93_reg_1258_reg[3] [6]),
        .I2(\SRL_SIG_reg[1][7]_0 ),
        .I3(\tmp_93_reg_1258_reg[7]_1 [1]),
        .I4(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_93_reg_1258[7]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9969966669999666)) 
    \tmp_93_reg_1258[7]_i_6 
       (.I0(\tmp_93_reg_1258[7]_i_2_n_7 ),
        .I1(\tmp_93_reg_1258_reg[7]_2 ),
        .I2(\tmp_93_reg_1258_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][7]_0 ),
        .I4(\tmp_93_reg_1258_reg[7]_1 [1]),
        .I5(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_93_reg_1258[7]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6696699996666999)) 
    \tmp_93_reg_1258[7]_i_7 
       (.I0(\tmp_93_reg_1258[7]_i_3_n_7 ),
        .I1(\tmp_93_reg_1258_reg[7]_1 [1]),
        .I2(\tmp_93_reg_1258_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][6]_0 ),
        .I4(\tmp_93_reg_1258_reg[7]_1 [0]),
        .I5(\SRL_SIG_reg[1][5]_0 ),
        .O(\tmp_93_reg_1258[7]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h95A9A9A96A565656)) 
    \tmp_93_reg_1258[7]_i_8 
       (.I0(\tmp_93_reg_1258[7]_i_4_n_7 ),
        .I1(\tmp_93_reg_1258_reg[7] [3]),
        .I2(\tmp_93_reg_1258_reg[7]_0 ),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_93_reg_1258_reg[3] [6]),
        .I5(\tmp_93_reg_1258[7]_i_13_n_7 ),
        .O(\tmp_93_reg_1258[7]_i_8_n_7 ));
  CARRY4 \tmp_93_reg_1258_reg[3]_i_1 
       (.CI(\tmp_93_reg_1258_reg[3]_2 ),
        .CO({\tmp_93_reg_1258_reg[3]_i_1_n_7 ,\tmp_93_reg_1258_reg[3]_i_1_n_8 ,\tmp_93_reg_1258_reg[3]_i_1_n_9 ,\tmp_93_reg_1258_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_93_reg_1258[3]_i_2_n_7 ,\tmp_93_reg_1258[3]_i_3_n_7 ,\tmp_93_reg_1258_reg[3]_3 }),
        .O(tmp_70_reg_1189_reg_rep__1[3:0]),
        .S({\tmp_93_reg_1258[3]_i_6_n_7 ,\tmp_93_reg_1258[3]_i_7_n_7 ,\tmp_93_reg_1258_reg[3]_4 ,\tmp_93_reg_1258[3]_i_9_n_7 }));
  CARRY4 \tmp_93_reg_1258_reg[3]_i_11 
       (.CI(1'b0),
        .CO({tmp_70_reg_1189_reg_rep__1_3,\tmp_93_reg_1258_reg[3]_i_11_n_8 ,\tmp_93_reg_1258_reg[3]_i_11_n_9 ,\tmp_93_reg_1258_reg[3]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_346_reg_1263[0]_i_8 ,\tmp_93_reg_1258[3]_i_15_n_7 ,1'b0}),
        .O(tmp_70_reg_1189_reg_rep__1_1),
        .S({\tmp_93_reg_1258[3]_i_16_n_7 ,\tmp_93_reg_1258[3]_i_17_n_7 ,\tmp_346_reg_1263[0]_i_8_0 ,\tmp_93_reg_1258[3]_i_19_n_7 }));
  CARRY4 \tmp_93_reg_1258_reg[7]_i_1 
       (.CI(\tmp_93_reg_1258_reg[3]_i_1_n_7 ),
        .CO({\NLW_tmp_93_reg_1258_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_93_reg_1258_reg[7]_i_1_n_8 ,\tmp_93_reg_1258_reg[7]_i_1_n_9 ,\tmp_93_reg_1258_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_93_reg_1258[7]_i_2_n_7 ,\tmp_93_reg_1258[7]_i_3_n_7 ,\tmp_93_reg_1258[7]_i_4_n_7 }),
        .O(tmp_70_reg_1189_reg_rep__1[7:4]),
        .S({\tmp_93_reg_1258[7]_i_5_n_7 ,\tmp_93_reg_1258[7]_i_6_n_7 ,\tmp_93_reg_1258[7]_i_7_n_7 ,\tmp_93_reg_1258[7]_i_8_n_7 }));
  LUT4 #(
    .INIT(16'hF770)) 
    \tmp_94_reg_1273[3]_i_10 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_94_reg_1273_reg[3] [6]),
        .I2(\tmp_94_reg_1273_reg[7] [1]),
        .I3(\tmp_94_reg_1273_reg[3]_1 [0]),
        .O(\tmp_94_reg_1273[3]_i_10_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_94_reg_1273[3]_i_15 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_94_reg_1273_reg[3] [4]),
        .O(\tmp_94_reg_1273[3]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h666696663CCC3CCC)) 
    \tmp_94_reg_1273[3]_i_16 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\tmp_94_reg_1273[3]_i_20_n_7 ),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_94_reg_1273_reg[3] [5]),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(\tmp_94_reg_1273_reg[3] [4]),
        .O(\tmp_94_reg_1273[3]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_94_reg_1273[3]_i_17 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\tmp_94_reg_1273_reg[3] [5]),
        .I2(\SRL_SIG_reg[1][1]_0 ),
        .I3(\tmp_94_reg_1273_reg[3] [4]),
        .I4(\tmp_94_reg_1273_reg[3] [3]),
        .I5(\SRL_SIG_reg[1][2]_0 ),
        .O(\tmp_94_reg_1273[3]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_94_reg_1273[3]_i_19 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [0]),
        .I3(\SRL_SIG_reg[1]_0 [0]),
        .I4(\tmp_94_reg_1273_reg[3] [3]),
        .O(\tmp_94_reg_1273[3]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_94_reg_1273[3]_i_2 
       (.I0(\tmp_94_reg_1273_reg[3]_1 [1]),
        .I1(\tmp_94_reg_1273_reg[7] [2]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_94_reg_1273_reg[3] [6]),
        .I4(\tmp_94_reg_1273[3]_i_10_n_7 ),
        .O(\tmp_94_reg_1273[3]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_94_reg_1273[3]_i_20 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_94_reg_1273_reg[3] [3]),
        .O(\tmp_94_reg_1273[3]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h0EE0E00EE00EE00E)) 
    \tmp_94_reg_1273[3]_i_3 
       (.I0(\tmp_94_reg_1273_reg[3]_0 [1]),
        .I1(\tmp_94_reg_1273_reg[7] [0]),
        .I2(\tmp_94_reg_1273_reg[7] [1]),
        .I3(\tmp_94_reg_1273_reg[3]_1 [0]),
        .I4(\SRL_SIG_reg[1][2]_0 ),
        .I5(\tmp_94_reg_1273_reg[3] [6]),
        .O(\tmp_94_reg_1273[3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_94_reg_1273[3]_i_6 
       (.I0(\tmp_94_reg_1273[3]_i_2_n_7 ),
        .I1(\tmp_94_reg_1273[7]_i_12_n_7 ),
        .I2(\tmp_94_reg_1273_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_94_reg_1273_reg[7] [3]),
        .I5(\tmp_94_reg_1273_reg[7]_0 ),
        .O(\tmp_94_reg_1273[3]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696666999)) 
    \tmp_94_reg_1273[3]_i_7 
       (.I0(\tmp_94_reg_1273[3]_i_3_n_7 ),
        .I1(\tmp_94_reg_1273[3]_i_10_n_7 ),
        .I2(\tmp_94_reg_1273_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][3]_0 ),
        .I4(\tmp_94_reg_1273_reg[7] [2]),
        .I5(\tmp_94_reg_1273_reg[3]_1 [1]),
        .O(\tmp_94_reg_1273[3]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h7887788778878778)) 
    \tmp_94_reg_1273[3]_i_9 
       (.I0(\SRL_SIG_reg[1][1]_0 ),
        .I1(\tmp_94_reg_1273_reg[3] [6]),
        .I2(\tmp_94_reg_1273_reg[3]_0 [1]),
        .I3(\tmp_94_reg_1273_reg[7] [0]),
        .I4(\tmp_94_reg_1273_reg[3]_0 [0]),
        .I5(tmp_70_reg_1189_reg_1[3]),
        .O(\tmp_94_reg_1273[3]_i_9_n_7 ));
  LUT4 #(
    .INIT(16'h8EEE)) 
    \tmp_94_reg_1273[7]_i_12 
       (.I0(\tmp_94_reg_1273_reg[7] [2]),
        .I1(\tmp_94_reg_1273_reg[3]_1 [1]),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(\tmp_94_reg_1273_reg[3] [6]),
        .O(\tmp_94_reg_1273[7]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h9955995595959955)) 
    \tmp_94_reg_1273[7]_i_13 
       (.I0(\tmp_94_reg_1273_reg[7]_1 [0]),
        .I1(\tmp_94_reg_1273_reg[3] [6]),
        .I2(\SRL_SIG_reg[1]_0 [5]),
        .I3(\SRL_SIG_reg[1][7]_1 [5]),
        .I4(\tmp_340_reg_1233[0]_i_11_0 ),
        .I5(\tmp_94_reg_1273[7]_i_14 ),
        .O(\tmp_94_reg_1273[7]_i_13_n_7 ));
  LUT5 #(
    .INIT(32'h400004CC)) 
    \tmp_94_reg_1273[7]_i_2 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_94_reg_1273_reg[7]_1 [0]),
        .I2(\SRL_SIG_reg[1][6]_0 ),
        .I3(\tmp_94_reg_1273_reg[3] [6]),
        .I4(\tmp_94_reg_1273_reg[7]_1 [1]),
        .O(\tmp_94_reg_1273[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h9393039303930000)) 
    \tmp_94_reg_1273[7]_i_3 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(\tmp_94_reg_1273_reg[7]_1 [0]),
        .I2(\tmp_94_reg_1273_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_94_reg_1273_reg[7]_0 ),
        .I5(\tmp_94_reg_1273_reg[7] [3]),
        .O(\tmp_94_reg_1273[7]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_94_reg_1273[7]_i_30 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [7]),
        .I3(\SRL_SIG_reg[1]_0 [7]),
        .I4(\tmp_94_reg_1273_reg[3] [3]),
        .O(\mOutPtr_reg[1]_24 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_94_reg_1273[7]_i_31 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(\tmp_94_reg_1273_reg[3] [3]),
        .O(\mOutPtr_reg[1]_23 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_94_reg_1273[7]_i_32 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(\tmp_94_reg_1273_reg[3] [3]),
        .O(\mOutPtr_reg[1]_22 ));
  LUT5 #(
    .INIT(32'hF4B00000)) 
    \tmp_94_reg_1273[7]_i_33 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [3]),
        .I3(\SRL_SIG_reg[1]_0 [3]),
        .I4(\tmp_94_reg_1273_reg[3] [4]),
        .O(\mOutPtr_reg[1]_21 ));
  LUT5 #(
    .INIT(32'h69990000)) 
    \tmp_94_reg_1273[7]_i_4 
       (.I0(\tmp_94_reg_1273_reg[7]_0 ),
        .I1(\tmp_94_reg_1273_reg[7] [3]),
        .I2(\SRL_SIG_reg[1][4]_0 ),
        .I3(\tmp_94_reg_1273_reg[3] [6]),
        .I4(\tmp_94_reg_1273[7]_i_12_n_7 ),
        .O(\tmp_94_reg_1273[7]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'h5D7F157F)) 
    \tmp_94_reg_1273[7]_i_5 
       (.I0(\tmp_94_reg_1273_reg[7]_2 ),
        .I1(\tmp_94_reg_1273_reg[3] [6]),
        .I2(\SRL_SIG_reg[1][7]_0 ),
        .I3(\tmp_94_reg_1273_reg[7]_1 [1]),
        .I4(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_94_reg_1273[7]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h9969966669999666)) 
    \tmp_94_reg_1273[7]_i_6 
       (.I0(\tmp_94_reg_1273[7]_i_2_n_7 ),
        .I1(\tmp_94_reg_1273_reg[7]_2 ),
        .I2(\tmp_94_reg_1273_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][7]_0 ),
        .I4(\tmp_94_reg_1273_reg[7]_1 [1]),
        .I5(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_94_reg_1273[7]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h6696699996666999)) 
    \tmp_94_reg_1273[7]_i_7 
       (.I0(\tmp_94_reg_1273[7]_i_3_n_7 ),
        .I1(\tmp_94_reg_1273_reg[7]_1 [1]),
        .I2(\tmp_94_reg_1273_reg[3] [6]),
        .I3(\SRL_SIG_reg[1][6]_0 ),
        .I4(\tmp_94_reg_1273_reg[7]_1 [0]),
        .I5(\SRL_SIG_reg[1][5]_0 ),
        .O(\tmp_94_reg_1273[7]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h95A9A9A96A565656)) 
    \tmp_94_reg_1273[7]_i_8 
       (.I0(\tmp_94_reg_1273[7]_i_4_n_7 ),
        .I1(\tmp_94_reg_1273_reg[7] [3]),
        .I2(\tmp_94_reg_1273_reg[7]_0 ),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(\tmp_94_reg_1273_reg[3] [6]),
        .I5(\tmp_94_reg_1273[7]_i_13_n_7 ),
        .O(\tmp_94_reg_1273[7]_i_8_n_7 ));
  CARRY4 \tmp_94_reg_1273_reg[3]_i_1 
       (.CI(\tmp_94_reg_1273_reg[3]_2 ),
        .CO({\tmp_94_reg_1273_reg[3]_i_1_n_7 ,\tmp_94_reg_1273_reg[3]_i_1_n_8 ,\tmp_94_reg_1273_reg[3]_i_1_n_9 ,\tmp_94_reg_1273_reg[3]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_94_reg_1273[3]_i_2_n_7 ,\tmp_94_reg_1273[3]_i_3_n_7 ,\tmp_94_reg_1273_reg[3]_3 }),
        .O(tmp_70_reg_1189_reg[3:0]),
        .S({\tmp_94_reg_1273[3]_i_6_n_7 ,\tmp_94_reg_1273[3]_i_7_n_7 ,\tmp_94_reg_1273_reg[3]_4 ,\tmp_94_reg_1273[3]_i_9_n_7 }));
  CARRY4 \tmp_94_reg_1273_reg[3]_i_11 
       (.CI(1'b0),
        .CO({tmp_70_reg_1189_reg_3,\tmp_94_reg_1273_reg[3]_i_11_n_8 ,\tmp_94_reg_1273_reg[3]_i_11_n_9 ,\tmp_94_reg_1273_reg[3]_i_11_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_349_reg_1278[0]_i_8 ,\tmp_94_reg_1273[3]_i_15_n_7 ,1'b0}),
        .O(tmp_70_reg_1189_reg_1),
        .S({\tmp_94_reg_1273[3]_i_16_n_7 ,\tmp_94_reg_1273[3]_i_17_n_7 ,\tmp_349_reg_1278[0]_i_8_0 ,\tmp_94_reg_1273[3]_i_19_n_7 }));
  CARRY4 \tmp_94_reg_1273_reg[7]_i_1 
       (.CI(\tmp_94_reg_1273_reg[3]_i_1_n_7 ),
        .CO({\NLW_tmp_94_reg_1273_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_94_reg_1273_reg[7]_i_1_n_8 ,\tmp_94_reg_1273_reg[7]_i_1_n_9 ,\tmp_94_reg_1273_reg[7]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_94_reg_1273[7]_i_2_n_7 ,\tmp_94_reg_1273[7]_i_3_n_7 ,\tmp_94_reg_1273[7]_i_4_n_7 }),
        .O(tmp_70_reg_1189_reg[7:4]),
        .S({\tmp_94_reg_1273[7]_i_5_n_7 ,\tmp_94_reg_1273[7]_i_6_n_7 ,\tmp_94_reg_1273[7]_i_7_n_7 ,\tmp_94_reg_1273[7]_i_8_n_7 }));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \tmp_s_reg_1228[6]_i_10 
       (.I0(\SRL_SIG_reg[1][6]_0 ),
        .I1(DOADO[3]),
        .I2(DOADO[5]),
        .I3(\SRL_SIG_reg[1][4]_0 ),
        .I4(DOADO[4]),
        .I5(\SRL_SIG_reg[1][5]_0 ),
        .O(\tmp_s_reg_1228[6]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \tmp_s_reg_1228[6]_i_11 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(DOADO[3]),
        .I2(DOADO[5]),
        .I3(\SRL_SIG_reg[1][3]_0 ),
        .I4(DOADO[4]),
        .I5(\SRL_SIG_reg[1][4]_0 ),
        .O(\tmp_s_reg_1228[6]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    \tmp_s_reg_1228[6]_i_12 
       (.I0(\SRL_SIG_reg[1][4]_0 ),
        .I1(DOADO[3]),
        .I2(DOADO[5]),
        .I3(\SRL_SIG_reg[1][2]_0 ),
        .I4(DOADO[4]),
        .I5(\SRL_SIG_reg[1][3]_0 ),
        .O(\tmp_s_reg_1228[6]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'h956A6A6A6A959595)) 
    \tmp_s_reg_1228[6]_i_14 
       (.I0(\tmp_s_reg_1228[6]_i_10_n_7 ),
        .I1(\SRL_SIG_reg[1][7]_0 ),
        .I2(DOADO[3]),
        .I3(DOADO[5]),
        .I4(\SRL_SIG_reg[1][5]_0 ),
        .I5(\tmp_s_reg_1228[6]_i_22_n_7 ),
        .O(\tmp_s_reg_1228[6]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp_s_reg_1228[6]_i_15 
       (.I0(\tmp_s_reg_1228[6]_i_11_n_7 ),
        .I1(\tmp_s_reg_1228[6]_i_23_n_7 ),
        .I2(\SRL_SIG_reg[1][5]_0 ),
        .I3(DOADO[4]),
        .I4(\SRL_SIG_reg[1][4]_0 ),
        .I5(DOADO[5]),
        .O(\tmp_s_reg_1228[6]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp_s_reg_1228[6]_i_16 
       (.I0(\tmp_s_reg_1228[6]_i_12_n_7 ),
        .I1(\tmp_s_reg_1228[6]_i_24_n_7 ),
        .I2(\SRL_SIG_reg[1][4]_0 ),
        .I3(DOADO[4]),
        .I4(\SRL_SIG_reg[1][3]_0 ),
        .I5(DOADO[5]),
        .O(\tmp_s_reg_1228[6]_i_16_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_s_reg_1228[6]_i_22 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(DOADO[4]),
        .O(\tmp_s_reg_1228[6]_i_22_n_7 ));
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_s_reg_1228[6]_i_23 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [6]),
        .I3(\SRL_SIG_reg[1]_0 [6]),
        .I4(DOADO[3]),
        .O(\tmp_s_reg_1228[6]_i_23_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_s_reg_1228[6]_i_24 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [5]),
        .I3(\SRL_SIG_reg[1]_0 [5]),
        .I4(DOADO[3]),
        .O(\tmp_s_reg_1228[6]_i_24_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h0B4FFFFF)) 
    \tmp_s_reg_1228[6]_i_25 
       (.I0(\tmp_94_reg_1273[7]_i_14 ),
        .I1(\tmp_340_reg_1233[0]_i_11_0 ),
        .I2(\SRL_SIG_reg[1][7]_1 [4]),
        .I3(\SRL_SIG_reg[1]_0 [4]),
        .I4(DOADO[3]),
        .O(\mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h7FFF077707770777)) 
    \tmp_s_reg_1228[6]_i_6 
       (.I0(\SRL_SIG_reg[1][7]_0 ),
        .I1(DOADO[3]),
        .I2(DOADO[5]),
        .I3(\SRL_SIG_reg[1][5]_0 ),
        .I4(DOADO[4]),
        .I5(\SRL_SIG_reg[1][6]_0 ),
        .O(\tmp_s_reg_1228[6]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h70EAE5150F3FCF3F)) 
    \tmp_s_reg_1228[6]_i_8 
       (.I0(\SRL_SIG_reg[1][5]_0 ),
        .I1(DOADO[3]),
        .I2(\SRL_SIG_reg[1][7]_0 ),
        .I3(DOADO[4]),
        .I4(\SRL_SIG_reg[1][6]_0 ),
        .I5(DOADO[5]),
        .O(\tmp_s_reg_1228[6]_i_8_n_7 ));
  CARRY4 \tmp_s_reg_1228_reg[6]_i_2 
       (.CI(\tmp_s_reg_1228_reg[6]_i_4_n_7 ),
        .CO({\NLW_tmp_s_reg_1228_reg[6]_i_2_CO_UNCONNECTED [3:2],\tmp_s_reg_1228_reg[6]_i_2_n_9 ,\tmp_s_reg_1228_reg[6]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_s_reg_1228_reg[6] ,\tmp_s_reg_1228[6]_i_6_n_7 }),
        .O({\NLW_tmp_s_reg_1228_reg[6]_i_2_O_UNCONNECTED [3],tmp_70_reg_1189_reg_rep_4}),
        .S({1'b0,1'b1,\tmp_s_reg_1228_reg[6]_0 ,\tmp_s_reg_1228[6]_i_8_n_7 }));
  CARRY4 \tmp_s_reg_1228_reg[6]_i_4 
       (.CI(\tmp_340_reg_1233_reg[0]_i_2_n_7 ),
        .CO({\tmp_s_reg_1228_reg[6]_i_4_n_7 ,\tmp_s_reg_1228_reg[6]_i_4_n_8 ,\tmp_s_reg_1228_reg[6]_i_4_n_9 ,\tmp_s_reg_1228_reg[6]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\tmp_s_reg_1228[6]_i_10_n_7 ,\tmp_s_reg_1228[6]_i_11_n_7 ,\tmp_s_reg_1228[6]_i_12_n_7 ,DI}),
        .O(O),
        .S({\tmp_s_reg_1228[6]_i_14_n_7 ,\tmp_s_reg_1228[6]_i_15_n_7 ,\tmp_s_reg_1228[6]_i_16_n_7 ,\tmp_s_reg_1228[3]_i_4 }));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_48
   (DIADI,
    ram_reg,
    ram_reg_0,
    E,
    D,
    ap_clk);
  output [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_11__4
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_12__7
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_13__6
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_14__5
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_15__6
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_16__5
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_17__6
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_18__4
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_49
   (D,
    \tmp_V_3_reg_5197_reg[0] ,
    \tmp_V_3_reg_5197_reg[0]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \tmp_V_3_reg_5197_reg[0] ;
  input \tmp_V_3_reg_5197_reg[0]_0 ;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \tmp_V_3_reg_5197_reg[0] ;
  wire \tmp_V_3_reg_5197_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_62_reg_5669[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\tmp_V_3_reg_5197_reg[0] ),
        .I3(\tmp_V_3_reg_5197_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_62_reg_5669[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\tmp_V_3_reg_5197_reg[0] ),
        .I3(\tmp_V_3_reg_5197_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_62_reg_5669[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\tmp_V_3_reg_5197_reg[0] ),
        .I3(\tmp_V_3_reg_5197_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_62_reg_5669[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\tmp_V_3_reg_5197_reg[0] ),
        .I3(\tmp_V_3_reg_5197_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_62_reg_5669[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\tmp_V_3_reg_5197_reg[0] ),
        .I3(\tmp_V_3_reg_5197_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_62_reg_5669[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\tmp_V_3_reg_5197_reg[0] ),
        .I3(\tmp_V_3_reg_5197_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_62_reg_5669[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\tmp_V_3_reg_5197_reg[0] ),
        .I3(\tmp_V_3_reg_5197_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_62_reg_5669[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\tmp_V_3_reg_5197_reg[0] ),
        .I3(\tmp_V_3_reg_5197_reg[0]_0 ),
        .O(D[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE
   (d0,
    featurePC_0_V_ce1,
    ADDRARDADDR,
    DIADI,
    DIBDI,
    ap_rst_n_inv,
    start_once_reg,
    Q,
    \ap_CS_fsm_reg[235]_0 ,
    grouperPE_U0_ap_ready,
    grouperPE_U0_inStream_V_V_read,
    grouperPE_U0_features_V_V_read,
    ap_CS_fsm_state184,
    ap_CS_fsm_state189,
    ap_CS_fsm_state138,
    ap_CS_fsm_state185,
    ap_CS_fsm_state193,
    ap_CS_fsm_state139,
    ap_CS_fsm_state145,
    ap_CS_fsm_state144,
    ap_CS_fsm_state178,
    ap_CS_fsm_state137,
    ap_CS_fsm_state136,
    ap_CS_fsm_state148,
    ap_CS_fsm_state147,
    ap_CS_fsm_state154,
    ap_CS_fsm_state142,
    ap_CS_fsm_state155,
    ap_CS_fsm_state163,
    ap_CS_fsm_state152,
    ap_CS_fsm_state166,
    ap_CS_fsm_state182,
    ap_CS_fsm_state150,
    ap_CS_fsm_state149,
    ap_CS_fsm_state140,
    ap_CS_fsm_state153,
    ap_CS_fsm_state156,
    ap_CS_fsm_state146,
    ap_CS_fsm_state194,
    ap_CS_fsm_state176,
    ap_CS_fsm_state177,
    ap_CS_fsm_state158,
    ap_CS_fsm_state157,
    ap_CS_fsm_state190,
    ap_CS_fsm_state168,
    ap_CS_fsm_state172,
    ap_CS_fsm_state160,
    ap_CS_fsm_state183,
    ap_CS_fsm_state159,
    ap_CS_fsm_state187,
    ap_CS_fsm_state171,
    ap_CS_fsm_state181,
    ap_CS_fsm_state191,
    ap_CS_fsm_state161,
    ap_CS_fsm_state164,
    ap_CS_fsm_state169,
    ap_CS_fsm_state170,
    ap_CS_fsm_state167,
    ap_CS_fsm_state162,
    ap_CS_fsm_state173,
    ap_CS_fsm_state174,
    ap_CS_fsm_state175,
    ap_CS_fsm_state165,
    ap_CS_fsm_state192,
    ap_CS_fsm_state179,
    ap_CS_fsm_state186,
    ap_CS_fsm_state180,
    ap_CS_fsm_state151,
    ap_CS_fsm_state195,
    ap_CS_fsm_state143,
    ap_CS_fsm_state188,
    ap_CS_fsm_state197,
    WEBWE,
    WEA,
    \points3_reg_3288_reg[6]_0 ,
    \arrayNo3_cast_reg_5677_reg[2]_0 ,
    D,
    indexedFeatures_0_V_ce0,
    sampledFeatures_0_V_ce0,
    ADDRBWRADDR,
    \arrayNo5_reg_6978_reg[0]_0 ,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter1_reg_1,
    ap_enable_reg_pp1_iter1_reg_2,
    \arrayNo4_cast1_mid2_reg_6935_reg[0]_0 ,
    \tmp_283_reg_6939_reg[4]_0 ,
    ce0,
    \channels3_mid2_reg_6944_reg[5]_0 ,
    addr0,
    internal_full_n_reg,
    \tmp_15_reg_7093_reg[0]_0 ,
    start_once_reg_reg_0,
    we0,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_CS_fsm_state196,
    ap_CS_fsm_state141,
    \featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg ,
    ap_clk,
    \ap_CS_fsm_reg[197]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    ap_rst_n,
    grouperPE_U0_ap_start,
    start_for_Conv1DBuffer_new397_U0_full_n,
    in_1_V_V_empty_n,
    E,
    \tmp_V_62_reg_5669_reg[7]_0 ,
    cnv_26_V_V_empty_n,
    cnv_27_V_V_full_n,
    DOADO,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][7]_1 ,
    q0,
    \SRL_SIG_reg[0][7]_2 ,
    \SRL_SIG_reg[0][7]_3 ,
    \SRL_SIG_reg[0][7]_4 ,
    \sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg ,
    \sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_0 ,
    \sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_1 ,
    \points_reg_3277_reg[9]_0 ,
    \tmp_V_3_reg_5197_reg[7]_0 ,
    \tmp_V_60_reg_5653_reg[7]_0 ,
    \tmp_V_58_reg_5637_reg[7]_0 ,
    \tmp_V_56_reg_5621_reg[7]_0 ,
    \tmp_V_54_reg_5605_reg[7]_0 ,
    \tmp_V_52_reg_5589_reg[7]_0 ,
    \tmp_V_50_reg_5573_reg[7]_0 ,
    \tmp_V_48_reg_5557_reg[7]_0 ,
    \tmp_V_46_reg_5541_reg[7]_0 ,
    \tmp_V_44_reg_5525_reg[7]_0 ,
    \tmp_V_42_reg_5509_reg[7]_0 ,
    \tmp_V_40_reg_5493_reg[7]_0 ,
    \tmp_V_38_reg_5477_reg[7]_0 ,
    \tmp_V_36_reg_5461_reg[7]_0 ,
    \tmp_V_34_reg_5445_reg[7]_0 ,
    \tmp_V_32_reg_5429_reg[7]_0 ,
    \tmp_V_30_reg_5413_reg[7]_0 ,
    \tmp_V_28_reg_5397_reg[7]_0 ,
    \tmp_V_26_reg_5381_reg[7]_0 ,
    \tmp_V_24_reg_5365_reg[7]_0 ,
    \tmp_V_22_reg_5349_reg[7]_0 ,
    \tmp_V_20_reg_5333_reg[7]_0 ,
    \tmp_V_18_reg_5317_reg[7]_0 ,
    \tmp_V_16_reg_5301_reg[7]_0 ,
    \tmp_V_14_reg_5285_reg[7]_0 ,
    \tmp_V_12_reg_5269_reg[7]_0 ,
    \tmp_V_10_reg_5253_reg[7]_0 ,
    \tmp_V_8_reg_5237_reg[7]_0 ,
    \tmp_V_6_reg_5221_reg[7]_0 ,
    \tmp_V_4_reg_5205_reg[7]_0 ,
    \tmp_V_2_reg_5189_reg[7]_0 ,
    \tmp_V_61_reg_5661_reg[7]_0 ,
    \tmp_V_59_reg_5645_reg[7]_0 ,
    \tmp_V_57_reg_5629_reg[7]_0 ,
    \tmp_V_55_reg_5613_reg[7]_0 ,
    \tmp_V_53_reg_5597_reg[7]_0 ,
    \tmp_V_51_reg_5581_reg[7]_0 ,
    \tmp_V_49_reg_5565_reg[7]_0 ,
    \tmp_V_47_reg_5549_reg[7]_0 ,
    \tmp_V_45_reg_5533_reg[7]_0 ,
    \tmp_V_43_reg_5517_reg[7]_0 ,
    \tmp_V_41_reg_5501_reg[7]_0 ,
    \tmp_V_39_reg_5485_reg[7]_0 ,
    \tmp_V_37_reg_5469_reg[7]_0 ,
    \tmp_V_35_reg_5453_reg[7]_0 ,
    \tmp_V_33_reg_5437_reg[7]_0 ,
    \tmp_V_31_reg_5421_reg[7]_0 ,
    \tmp_V_29_reg_5405_reg[7]_0 ,
    \tmp_V_27_reg_5389_reg[7]_0 ,
    \tmp_V_25_reg_5373_reg[7]_0 ,
    \tmp_V_23_reg_5357_reg[7]_0 ,
    \tmp_V_21_reg_5341_reg[7]_0 ,
    \tmp_V_19_reg_5325_reg[7]_0 ,
    \tmp_V_17_reg_5309_reg[7]_0 ,
    \tmp_V_15_reg_5293_reg[7]_0 ,
    \tmp_V_13_reg_5277_reg[7]_0 ,
    \tmp_V_11_reg_5261_reg[7]_0 ,
    \tmp_V_9_reg_5245_reg[7]_0 ,
    \tmp_V_5_reg_5213_reg[7]_0 ,
    \tmp_V_3_reg_5197_reg[7]_1 ,
    \tmp_V_1_reg_5181_reg[7]_0 );
  output [7:0]d0;
  output featurePC_0_V_ce1;
  output [11:0]ADDRARDADDR;
  output [7:0]DIADI;
  output [7:0]DIBDI;
  output ap_rst_n_inv;
  output start_once_reg;
  output [2:0]Q;
  output [10:0]\ap_CS_fsm_reg[235]_0 ;
  output grouperPE_U0_ap_ready;
  output grouperPE_U0_inStream_V_V_read;
  output grouperPE_U0_features_V_V_read;
  output ap_CS_fsm_state184;
  output ap_CS_fsm_state189;
  output ap_CS_fsm_state138;
  output ap_CS_fsm_state185;
  output ap_CS_fsm_state193;
  output ap_CS_fsm_state139;
  output ap_CS_fsm_state145;
  output ap_CS_fsm_state144;
  output ap_CS_fsm_state178;
  output ap_CS_fsm_state137;
  output ap_CS_fsm_state136;
  output ap_CS_fsm_state148;
  output ap_CS_fsm_state147;
  output ap_CS_fsm_state154;
  output ap_CS_fsm_state142;
  output ap_CS_fsm_state155;
  output ap_CS_fsm_state163;
  output ap_CS_fsm_state152;
  output ap_CS_fsm_state166;
  output ap_CS_fsm_state182;
  output ap_CS_fsm_state150;
  output ap_CS_fsm_state149;
  output ap_CS_fsm_state140;
  output ap_CS_fsm_state153;
  output ap_CS_fsm_state156;
  output ap_CS_fsm_state146;
  output ap_CS_fsm_state194;
  output ap_CS_fsm_state176;
  output ap_CS_fsm_state177;
  output ap_CS_fsm_state158;
  output ap_CS_fsm_state157;
  output ap_CS_fsm_state190;
  output ap_CS_fsm_state168;
  output ap_CS_fsm_state172;
  output ap_CS_fsm_state160;
  output ap_CS_fsm_state183;
  output ap_CS_fsm_state159;
  output ap_CS_fsm_state187;
  output ap_CS_fsm_state171;
  output ap_CS_fsm_state181;
  output ap_CS_fsm_state191;
  output ap_CS_fsm_state161;
  output ap_CS_fsm_state164;
  output ap_CS_fsm_state169;
  output ap_CS_fsm_state170;
  output ap_CS_fsm_state167;
  output ap_CS_fsm_state162;
  output ap_CS_fsm_state173;
  output ap_CS_fsm_state174;
  output ap_CS_fsm_state175;
  output ap_CS_fsm_state165;
  output ap_CS_fsm_state192;
  output ap_CS_fsm_state179;
  output ap_CS_fsm_state186;
  output ap_CS_fsm_state180;
  output ap_CS_fsm_state151;
  output ap_CS_fsm_state195;
  output ap_CS_fsm_state143;
  output ap_CS_fsm_state188;
  output ap_CS_fsm_state197;
  output [0:0]WEBWE;
  output [0:0]WEA;
  output [0:0]\points3_reg_3288_reg[6]_0 ;
  output [0:0]\arrayNo3_cast_reg_5677_reg[2]_0 ;
  output [7:0]D;
  output indexedFeatures_0_V_ce0;
  output sampledFeatures_0_V_ce0;
  output [10:0]ADDRBWRADDR;
  output [0:0]\arrayNo5_reg_6978_reg[0]_0 ;
  output [0:0]ap_enable_reg_pp1_iter1_reg_0;
  output [0:0]ap_enable_reg_pp1_iter1_reg_1;
  output [0:0]ap_enable_reg_pp1_iter1_reg_2;
  output [0:0]\arrayNo4_cast1_mid2_reg_6935_reg[0]_0 ;
  output [14:0]\tmp_283_reg_6939_reg[4]_0 ;
  output ce0;
  output [5:0]\channels3_mid2_reg_6944_reg[5]_0 ;
  output [0:0]addr0;
  output [0:0]internal_full_n_reg;
  output \tmp_15_reg_7093_reg[0]_0 ;
  output start_once_reg_reg_0;
  output we0;
  output ap_enable_reg_pp0_iter1_reg_0;
  output ap_enable_reg_pp0_iter1_reg_1;
  output ap_CS_fsm_state196;
  output ap_CS_fsm_state141;
  output [7:0]\featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg ;
  input ap_clk;
  input [0:0]\ap_CS_fsm_reg[197]_0 ;
  input \ap_CS_fsm_reg[1]_0 ;
  input ap_rst_n;
  input grouperPE_U0_ap_start;
  input start_for_Conv1DBuffer_new397_U0_full_n;
  input in_1_V_V_empty_n;
  input [0:0]E;
  input [0:0]\tmp_V_62_reg_5669_reg[7]_0 ;
  input cnv_26_V_V_empty_n;
  input cnv_27_V_V_full_n;
  input [7:0]DOADO;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input [7:0]\SRL_SIG_reg[0][7]_1 ;
  input [7:0]q0;
  input [7:0]\SRL_SIG_reg[0][7]_2 ;
  input [7:0]\SRL_SIG_reg[0][7]_3 ;
  input [7:0]\SRL_SIG_reg[0][7]_4 ;
  input [7:0]\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg ;
  input [7:0]\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_0 ;
  input [7:0]\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_1 ;
  input [0:0]\points_reg_3277_reg[9]_0 ;
  input [7:0]\tmp_V_3_reg_5197_reg[7]_0 ;
  input [0:0]\tmp_V_60_reg_5653_reg[7]_0 ;
  input [0:0]\tmp_V_58_reg_5637_reg[7]_0 ;
  input [0:0]\tmp_V_56_reg_5621_reg[7]_0 ;
  input [0:0]\tmp_V_54_reg_5605_reg[7]_0 ;
  input [0:0]\tmp_V_52_reg_5589_reg[7]_0 ;
  input [0:0]\tmp_V_50_reg_5573_reg[7]_0 ;
  input [0:0]\tmp_V_48_reg_5557_reg[7]_0 ;
  input [0:0]\tmp_V_46_reg_5541_reg[7]_0 ;
  input [0:0]\tmp_V_44_reg_5525_reg[7]_0 ;
  input [0:0]\tmp_V_42_reg_5509_reg[7]_0 ;
  input [0:0]\tmp_V_40_reg_5493_reg[7]_0 ;
  input [0:0]\tmp_V_38_reg_5477_reg[7]_0 ;
  input [0:0]\tmp_V_36_reg_5461_reg[7]_0 ;
  input [0:0]\tmp_V_34_reg_5445_reg[7]_0 ;
  input [0:0]\tmp_V_32_reg_5429_reg[7]_0 ;
  input [0:0]\tmp_V_30_reg_5413_reg[7]_0 ;
  input [0:0]\tmp_V_28_reg_5397_reg[7]_0 ;
  input [0:0]\tmp_V_26_reg_5381_reg[7]_0 ;
  input [0:0]\tmp_V_24_reg_5365_reg[7]_0 ;
  input [0:0]\tmp_V_22_reg_5349_reg[7]_0 ;
  input [0:0]\tmp_V_20_reg_5333_reg[7]_0 ;
  input [0:0]\tmp_V_18_reg_5317_reg[7]_0 ;
  input [0:0]\tmp_V_16_reg_5301_reg[7]_0 ;
  input [0:0]\tmp_V_14_reg_5285_reg[7]_0 ;
  input [0:0]\tmp_V_12_reg_5269_reg[7]_0 ;
  input [0:0]\tmp_V_10_reg_5253_reg[7]_0 ;
  input [0:0]\tmp_V_8_reg_5237_reg[7]_0 ;
  input [0:0]\tmp_V_6_reg_5221_reg[7]_0 ;
  input [0:0]\tmp_V_4_reg_5205_reg[7]_0 ;
  input [0:0]\tmp_V_2_reg_5189_reg[7]_0 ;
  input [0:0]\tmp_V_61_reg_5661_reg[7]_0 ;
  input [0:0]\tmp_V_59_reg_5645_reg[7]_0 ;
  input [0:0]\tmp_V_57_reg_5629_reg[7]_0 ;
  input [0:0]\tmp_V_55_reg_5613_reg[7]_0 ;
  input [0:0]\tmp_V_53_reg_5597_reg[7]_0 ;
  input [0:0]\tmp_V_51_reg_5581_reg[7]_0 ;
  input [0:0]\tmp_V_49_reg_5565_reg[7]_0 ;
  input [0:0]\tmp_V_47_reg_5549_reg[7]_0 ;
  input [0:0]\tmp_V_45_reg_5533_reg[7]_0 ;
  input [0:0]\tmp_V_43_reg_5517_reg[7]_0 ;
  input [0:0]\tmp_V_41_reg_5501_reg[7]_0 ;
  input [0:0]\tmp_V_39_reg_5485_reg[7]_0 ;
  input [0:0]\tmp_V_37_reg_5469_reg[7]_0 ;
  input [0:0]\tmp_V_35_reg_5453_reg[7]_0 ;
  input [0:0]\tmp_V_33_reg_5437_reg[7]_0 ;
  input [0:0]\tmp_V_31_reg_5421_reg[7]_0 ;
  input [0:0]\tmp_V_29_reg_5405_reg[7]_0 ;
  input [0:0]\tmp_V_27_reg_5389_reg[7]_0 ;
  input [0:0]\tmp_V_25_reg_5373_reg[7]_0 ;
  input [0:0]\tmp_V_23_reg_5357_reg[7]_0 ;
  input [0:0]\tmp_V_21_reg_5341_reg[7]_0 ;
  input [0:0]\tmp_V_19_reg_5325_reg[7]_0 ;
  input [0:0]\tmp_V_17_reg_5309_reg[7]_0 ;
  input [0:0]\tmp_V_15_reg_5293_reg[7]_0 ;
  input [0:0]\tmp_V_13_reg_5277_reg[7]_0 ;
  input [0:0]\tmp_V_11_reg_5261_reg[7]_0 ;
  input [0:0]\tmp_V_9_reg_5245_reg[7]_0 ;
  input [0:0]\tmp_V_5_reg_5213_reg[7]_0 ;
  input [0:0]\tmp_V_3_reg_5197_reg[7]_1 ;
  input [0:0]\tmp_V_1_reg_5181_reg[7]_0 ;

  wire [11:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [2:0]Q;
  wire \SRL_SIG[0][0]_i_2_n_7 ;
  wire \SRL_SIG[0][0]_i_3_n_7 ;
  wire \SRL_SIG[0][1]_i_2_n_7 ;
  wire \SRL_SIG[0][1]_i_3_n_7 ;
  wire \SRL_SIG[0][2]_i_2_n_7 ;
  wire \SRL_SIG[0][2]_i_3_n_7 ;
  wire \SRL_SIG[0][3]_i_2_n_7 ;
  wire \SRL_SIG[0][3]_i_3_n_7 ;
  wire \SRL_SIG[0][4]_i_2_n_7 ;
  wire \SRL_SIG[0][4]_i_3_n_7 ;
  wire \SRL_SIG[0][5]_i_2_n_7 ;
  wire \SRL_SIG[0][5]_i_3_n_7 ;
  wire \SRL_SIG[0][6]_i_2_n_7 ;
  wire \SRL_SIG[0][6]_i_3_n_7 ;
  wire \SRL_SIG[0][7]_i_3_n_7 ;
  wire \SRL_SIG[0][7]_i_4_n_7 ;
  wire \SRL_SIG[0][7]_i_5_n_7 ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_1 ;
  wire [7:0]\SRL_SIG_reg[0][7]_2 ;
  wire [7:0]\SRL_SIG_reg[0][7]_3 ;
  wire [7:0]\SRL_SIG_reg[0][7]_4 ;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [0:0]addr0;
  wire \ap_CS_fsm[133]_i_2_n_7 ;
  wire \ap_CS_fsm[133]_i_3_n_7 ;
  wire \ap_CS_fsm[228]_i_2_n_7 ;
  wire \ap_CS_fsm[228]_i_3_n_7 ;
  wire \ap_CS_fsm[229]_i_1_n_7 ;
  wire \ap_CS_fsm[229]_i_3_n_7 ;
  wire \ap_CS_fsm[229]_i_4_n_7 ;
  wire \ap_CS_fsm[229]_i_5_n_7 ;
  wire \ap_CS_fsm[231]_i_2_n_7 ;
  wire \ap_CS_fsm[233]_i_2_n_7 ;
  wire \ap_CS_fsm[233]_i_3_n_7 ;
  wire \ap_CS_fsm[235]_i_2_n_7 ;
  wire \ap_CS_fsm[236]_i_3_n_7 ;
  wire \ap_CS_fsm[237]_i_2_n_7 ;
  wire \ap_CS_fsm[238]_i_3_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire [0:0]\ap_CS_fsm_reg[197]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [10:0]\ap_CS_fsm_reg[235]_0 ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state102;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state110;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state114;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state117;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state122;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state128;
  wire ap_CS_fsm_state128_0;
  wire ap_CS_fsm_state129;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state130;
  wire ap_CS_fsm_state131;
  wire ap_CS_fsm_state132;
  wire ap_CS_fsm_state134;
  wire ap_CS_fsm_state136;
  wire ap_CS_fsm_state137;
  wire ap_CS_fsm_state138;
  wire ap_CS_fsm_state139;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state140;
  wire ap_CS_fsm_state141;
  wire ap_CS_fsm_state142;
  wire ap_CS_fsm_state143;
  wire ap_CS_fsm_state144;
  wire ap_CS_fsm_state145;
  wire ap_CS_fsm_state146;
  wire ap_CS_fsm_state147;
  wire ap_CS_fsm_state148;
  wire ap_CS_fsm_state149;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state150;
  wire ap_CS_fsm_state151;
  wire ap_CS_fsm_state152;
  wire ap_CS_fsm_state153;
  wire ap_CS_fsm_state154;
  wire ap_CS_fsm_state155;
  wire ap_CS_fsm_state156;
  wire ap_CS_fsm_state157;
  wire ap_CS_fsm_state158;
  wire ap_CS_fsm_state159;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state160;
  wire ap_CS_fsm_state161;
  wire ap_CS_fsm_state162;
  wire ap_CS_fsm_state163;
  wire ap_CS_fsm_state164;
  wire ap_CS_fsm_state165;
  wire ap_CS_fsm_state166;
  wire ap_CS_fsm_state167;
  wire ap_CS_fsm_state168;
  wire ap_CS_fsm_state169;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state170;
  wire ap_CS_fsm_state171;
  wire ap_CS_fsm_state172;
  wire ap_CS_fsm_state173;
  wire ap_CS_fsm_state174;
  wire ap_CS_fsm_state175;
  wire ap_CS_fsm_state176;
  wire ap_CS_fsm_state177;
  wire ap_CS_fsm_state178;
  wire ap_CS_fsm_state179;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state180;
  wire ap_CS_fsm_state181;
  wire ap_CS_fsm_state182;
  wire ap_CS_fsm_state183;
  wire ap_CS_fsm_state184;
  wire ap_CS_fsm_state185;
  wire ap_CS_fsm_state186;
  wire ap_CS_fsm_state187;
  wire ap_CS_fsm_state188;
  wire ap_CS_fsm_state189;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state190;
  wire ap_CS_fsm_state191;
  wire ap_CS_fsm_state192;
  wire ap_CS_fsm_state193;
  wire ap_CS_fsm_state194;
  wire ap_CS_fsm_state195;
  wire ap_CS_fsm_state196;
  wire ap_CS_fsm_state197;
  wire ap_CS_fsm_state198;
  wire ap_CS_fsm_state199;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state200;
  wire ap_CS_fsm_state201;
  wire ap_CS_fsm_state202;
  wire ap_CS_fsm_state203;
  wire ap_CS_fsm_state204;
  wire ap_CS_fsm_state205;
  wire ap_CS_fsm_state206;
  wire ap_CS_fsm_state207;
  wire ap_CS_fsm_state208;
  wire ap_CS_fsm_state209;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state210;
  wire ap_CS_fsm_state211;
  wire ap_CS_fsm_state212;
  wire ap_CS_fsm_state213;
  wire ap_CS_fsm_state214;
  wire ap_CS_fsm_state215;
  wire ap_CS_fsm_state216;
  wire ap_CS_fsm_state217;
  wire ap_CS_fsm_state218;
  wire ap_CS_fsm_state219;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state220;
  wire ap_CS_fsm_state221;
  wire ap_CS_fsm_state222;
  wire ap_CS_fsm_state223;
  wire ap_CS_fsm_state224;
  wire ap_CS_fsm_state225;
  wire ap_CS_fsm_state226;
  wire ap_CS_fsm_state227;
  wire ap_CS_fsm_state228;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state231;
  wire ap_CS_fsm_state232;
  wire ap_CS_fsm_state233;
  wire ap_CS_fsm_state236;
  wire ap_CS_fsm_state237;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state240;
  wire ap_CS_fsm_state243;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state98;
  wire ap_CS_fsm_state99;
  wire [238:0]ap_NS_fsm;
  wire ap_NS_fsm110_out;
  wire ap_NS_fsm113_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__13_n_7;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_7;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_7;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_1_n_7;
  wire [0:0]ap_enable_reg_pp1_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp1_iter1_reg_1;
  wire [0:0]ap_enable_reg_pp1_iter1_reg_2;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_7;
  wire ap_enable_reg_pp2_iter1_i_1_n_7;
  wire ap_enable_reg_pp2_iter1_reg_n_7;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_i_1_n_7;
  wire ap_enable_reg_pp3_iter1_i_1_n_7;
  wire ap_enable_reg_pp3_iter1_reg_n_7;
  wire [4:0]ap_phi_mux_neighbors2_phi_fu_3337_p4;
  wire [7:0]ap_phi_mux_samples4_phi_fu_3315_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [2:0]arrayNo3_cast_fu_3473_p4;
  wire [2:0]arrayNo3_cast_reg_5677;
  wire [0:0]\arrayNo3_cast_reg_5677_reg[2]_0 ;
  wire [2:0]arrayNo4_cast1_mid2_reg_6935;
  wire arrayNo4_cast1_mid2_reg_69350;
  wire \arrayNo4_cast1_mid2_reg_6935[0]_i_2_n_7 ;
  wire \arrayNo4_cast1_mid2_reg_6935[0]_i_3_n_7 ;
  wire \arrayNo4_cast1_mid2_reg_6935[0]_i_4_n_7 ;
  wire \arrayNo4_cast1_mid2_reg_6935[2]_i_2_n_7 ;
  wire [0:0]\arrayNo4_cast1_mid2_reg_6935_reg[0]_0 ;
  wire [7:0]arrayNo4_cast1_mid2_s_fu_4669_p3;
  wire [7:0]arrayNo4_cast1_mid2_s_reg_6930_reg__0;
  wire [2:0]arrayNo5_reg_6978;
  wire [0:0]\arrayNo5_reg_6978_reg[0]_0 ;
  wire \arrayNo7_cast_mid2_reg_7077[0]_i_2_n_7 ;
  wire \arrayNo7_cast_mid2_reg_7077[1]_i_2_n_7 ;
  wire [1:0]arrayNo7_cast_mid2_reg_7077_reg__0;
  wire [1:0]arrayNo7_cast_mid2_v_fu_5005_p4;
  wire ce0;
  wire \channels2_reg_3366[6]_i_1_n_7 ;
  wire \channels2_reg_3366[6]_i_2_n_7 ;
  wire \channels2_reg_3366[6]_i_4_n_7 ;
  wire [6:6]channels2_reg_3366_reg__0;
  wire [5:0]channels2_reg_3366_reg__0__0;
  wire [6:0]channels3_mid2_fu_4721_p3;
  wire [6:0]channels3_mid2_reg_6944;
  wire [5:0]\channels3_mid2_reg_6944_reg[5]_0 ;
  wire [6:0]channels3_reg_3344;
  wire \channels3_reg_3344[1]_i_1_n_7 ;
  wire \channels3_reg_3344[2]_i_1_n_7 ;
  wire \channels3_reg_3344[6]_i_4_n_7 ;
  wire \channels4_reg_3410[6]_i_1_n_7 ;
  wire \channels4_reg_3410[6]_i_3_n_7 ;
  wire [6:0]channels4_reg_3410_reg__0;
  wire \channels5_reg_3421[0]_i_1_n_7 ;
  wire \channels5_reg_3421[1]_i_1_n_7 ;
  wire \channels5_reg_3421[1]_i_2_n_7 ;
  wire \channels5_reg_3421[2]_i_1_n_7 ;
  wire \channels5_reg_3421[3]_i_1_n_7 ;
  wire \channels5_reg_3421[4]_i_1_n_7 ;
  wire \channels5_reg_3421[4]_i_2_n_7 ;
  wire \channels5_reg_3421[5]_i_1_n_7 ;
  wire \channels5_reg_3421[5]_i_2_n_7 ;
  wire \channels5_reg_3421[6]_i_1_n_7 ;
  wire \channels5_reg_3421[6]_i_2_n_7 ;
  wire [6:0]channels5_reg_3421_reg;
  wire [6:0]channels_1_fu_4909_p2;
  wire [6:0]channels_3_fu_4742_p2;
  wire [6:0]channels_fu_5053_p2;
  wire clear;
  wire cnv_26_V_V_empty_n;
  wire cnv_27_V_V_full_n;
  wire [7:0]d0;
  wire exitcond_flatten1_fu_4637_p2;
  wire \exitcond_flatten1_reg_6921[0]_i_1_n_7 ;
  wire \exitcond_flatten1_reg_6921_reg_n_7_[0] ;
  wire featurePC_0_V_U_n_23;
  wire featurePC_0_V_U_n_25;
  wire featurePC_0_V_U_n_26;
  wire [5:0]featurePC_0_V_addr_3_reg_5686_reg__0;
  wire featurePC_0_V_ce1;
  wire [7:0]featurePC_0_V_q1;
  wire [7:0]\featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg ;
  wire grouperPE_U0_ap_ready;
  wire grouperPE_U0_ap_start;
  wire grouperPE_U0_features_V_V_read;
  wire grouperPE_U0_inStream_V_V_read;
  wire grp_LFSR_fu_3432_ap_start_reg;
  wire grp_LFSR_fu_3432_n_11;
  wire grp_LFSR_fu_3432_n_20;
  wire grp_LFSR_fu_3432_n_21;
  wire grp_LFSR_fu_3432_n_23;
  wire grp_LFSR_fu_3432_n_8;
  wire [6:0]grp_LFSR_fu_3432_sampleStream_V_din;
  wire if_read1;
  wire in_1_V_V_empty_n;
  wire indexedFeatures_0_V_ce0;
  wire \indvar_flatten1_reg_3300[0]_i_2_n_7 ;
  wire [17:0]indvar_flatten1_reg_3300_reg;
  wire \indvar_flatten1_reg_3300_reg[0]_i_1_n_10 ;
  wire \indvar_flatten1_reg_3300_reg[0]_i_1_n_11 ;
  wire \indvar_flatten1_reg_3300_reg[0]_i_1_n_12 ;
  wire \indvar_flatten1_reg_3300_reg[0]_i_1_n_13 ;
  wire \indvar_flatten1_reg_3300_reg[0]_i_1_n_14 ;
  wire \indvar_flatten1_reg_3300_reg[0]_i_1_n_7 ;
  wire \indvar_flatten1_reg_3300_reg[0]_i_1_n_8 ;
  wire \indvar_flatten1_reg_3300_reg[0]_i_1_n_9 ;
  wire \indvar_flatten1_reg_3300_reg[12]_i_1_n_10 ;
  wire \indvar_flatten1_reg_3300_reg[12]_i_1_n_11 ;
  wire \indvar_flatten1_reg_3300_reg[12]_i_1_n_12 ;
  wire \indvar_flatten1_reg_3300_reg[12]_i_1_n_13 ;
  wire \indvar_flatten1_reg_3300_reg[12]_i_1_n_14 ;
  wire \indvar_flatten1_reg_3300_reg[12]_i_1_n_7 ;
  wire \indvar_flatten1_reg_3300_reg[12]_i_1_n_8 ;
  wire \indvar_flatten1_reg_3300_reg[12]_i_1_n_9 ;
  wire \indvar_flatten1_reg_3300_reg[16]_i_1_n_10 ;
  wire \indvar_flatten1_reg_3300_reg[16]_i_1_n_13 ;
  wire \indvar_flatten1_reg_3300_reg[16]_i_1_n_14 ;
  wire \indvar_flatten1_reg_3300_reg[4]_i_1_n_10 ;
  wire \indvar_flatten1_reg_3300_reg[4]_i_1_n_11 ;
  wire \indvar_flatten1_reg_3300_reg[4]_i_1_n_12 ;
  wire \indvar_flatten1_reg_3300_reg[4]_i_1_n_13 ;
  wire \indvar_flatten1_reg_3300_reg[4]_i_1_n_14 ;
  wire \indvar_flatten1_reg_3300_reg[4]_i_1_n_7 ;
  wire \indvar_flatten1_reg_3300_reg[4]_i_1_n_8 ;
  wire \indvar_flatten1_reg_3300_reg[4]_i_1_n_9 ;
  wire \indvar_flatten1_reg_3300_reg[8]_i_1_n_10 ;
  wire \indvar_flatten1_reg_3300_reg[8]_i_1_n_11 ;
  wire \indvar_flatten1_reg_3300_reg[8]_i_1_n_12 ;
  wire \indvar_flatten1_reg_3300_reg[8]_i_1_n_13 ;
  wire \indvar_flatten1_reg_3300_reg[8]_i_1_n_14 ;
  wire \indvar_flatten1_reg_3300_reg[8]_i_1_n_7 ;
  wire \indvar_flatten1_reg_3300_reg[8]_i_1_n_8 ;
  wire \indvar_flatten1_reg_3300_reg[8]_i_1_n_9 ;
  wire [11:0]indvar_flatten2_reg_3377;
  wire [11:0]indvar_flatten_next2_fu_4971_p2;
  wire [11:0]indvar_flatten_next2_reg_7061;
  wire \indvar_flatten_next2_reg_7061_reg[11]_i_1_n_10 ;
  wire \indvar_flatten_next2_reg_7061_reg[11]_i_1_n_9 ;
  wire \indvar_flatten_next2_reg_7061_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_next2_reg_7061_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_next2_reg_7061_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_next2_reg_7061_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_next2_reg_7061_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_next2_reg_7061_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_next2_reg_7061_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_next2_reg_7061_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_3322[0]_i_2_n_7 ;
  wire \indvar_flatten_reg_3322[8]_i_2_n_7 ;
  wire [11:0]indvar_flatten_reg_3322_reg;
  wire \indvar_flatten_reg_3322_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_3322_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_reg_3322_reg[0]_i_1_n_12 ;
  wire \indvar_flatten_reg_3322_reg[0]_i_1_n_13 ;
  wire \indvar_flatten_reg_3322_reg[0]_i_1_n_14 ;
  wire \indvar_flatten_reg_3322_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_3322_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_3322_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_3322_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_3322_reg[4]_i_1_n_11 ;
  wire \indvar_flatten_reg_3322_reg[4]_i_1_n_12 ;
  wire \indvar_flatten_reg_3322_reg[4]_i_1_n_13 ;
  wire \indvar_flatten_reg_3322_reg[4]_i_1_n_14 ;
  wire \indvar_flatten_reg_3322_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_3322_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_3322_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_3322_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_3322_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_3322_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_3322_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_3322_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_3322_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_3322_reg[8]_i_1_n_9 ;
  wire [0:0]internal_full_n_reg;
  wire \mOutPtr[1]_i_10_n_7 ;
  wire \mOutPtr[1]_i_11_n_7 ;
  wire \mOutPtr[1]_i_12_n_7 ;
  wire \mOutPtr[1]_i_13_n_7 ;
  wire \mOutPtr[1]_i_14_n_7 ;
  wire \mOutPtr[1]_i_15_n_7 ;
  wire \mOutPtr[1]_i_16_n_7 ;
  wire \mOutPtr[1]_i_17_n_7 ;
  wire \mOutPtr[1]_i_18_n_7 ;
  wire \mOutPtr[1]_i_19_n_7 ;
  wire \mOutPtr[1]_i_20_n_7 ;
  wire \mOutPtr[1]_i_5_n_7 ;
  wire \mOutPtr[1]_i_6_n_7 ;
  wire \mOutPtr[1]_i_7_n_7 ;
  wire \mOutPtr[1]_i_8_n_7 ;
  wire \mOutPtr[1]_i_9_n_7 ;
  wire [4:0]neighbors2_reg_3333;
  wire neighbors3_mid2_reg_7066;
  wire \neighbors3_mid2_reg_7066[4]_i_3_n_7 ;
  wire \neighbors3_mid2_reg_7066[4]_i_4_n_7 ;
  wire \neighbors3_mid2_reg_7066[4]_i_5_n_7 ;
  wire \neighbors3_mid2_reg_7066_reg_n_7_[0] ;
  wire \neighbors3_mid2_reg_7066_reg_n_7_[1] ;
  wire \neighbors3_mid2_reg_7066_reg_n_7_[2] ;
  wire \neighbors3_mid2_reg_7066_reg_n_7_[3] ;
  wire \neighbors3_mid2_reg_7066_reg_n_7_[4] ;
  wire [4:0]neighbors3_reg_3399;
  wire [4:0]neighbors_1_fu_5153_p2;
  wire [2:0]p_0_in;
  wire p_0_in1_in;
  wire [14:6]p_1_in__0;
  wire [0:0]\points3_reg_3288_reg[6]_0 ;
  wire \points3_reg_3288_reg_n_7_[0] ;
  wire \points3_reg_3288_reg_n_7_[1] ;
  wire \points3_reg_3288_reg_n_7_[2] ;
  wire \points3_reg_3288_reg_n_7_[3] ;
  wire \points3_reg_3288_reg_n_7_[4] ;
  wire \points3_reg_3288_reg_n_7_[5] ;
  wire [9:0]points_1_fu_3455_p2;
  wire [9:0]points_1_reg_5167;
  wire points_1_reg_51670;
  wire \points_1_reg_5167[9]_i_3_n_7 ;
  wire [8:0]points_2_fu_3467_p2;
  wire [8:0]points_2_reg_5176;
  wire points_2_reg_51760;
  wire \points_2_reg_5176[2]_i_1_n_7 ;
  wire \points_2_reg_5176[3]_i_1_n_7 ;
  wire \points_2_reg_5176[4]_i_1_n_7 ;
  wire \points_2_reg_5176[5]_i_1_n_7 ;
  wire \points_2_reg_5176[6]_i_1_n_7 ;
  wire \points_2_reg_5176[8]_i_3_n_7 ;
  wire [9:0]points_reg_3277;
  wire [0:0]\points_reg_3277_reg[9]_0 ;
  wire push;
  wire [7:0]q0;
  wire ram_reg_0_0_i_13_n_7;
  wire ram_reg_0_0_i_23_n_7;
  wire ram_reg_0_0_i_24_n_7;
  wire ram_reg_0_0_i_3_n_10;
  wire ram_reg_0_0_i_3_n_7;
  wire ram_reg_0_0_i_3_n_8;
  wire ram_reg_0_0_i_3_n_9;
  wire ram_reg_0_0_i_4_n_10;
  wire ram_reg_0_0_i_4_n_7;
  wire ram_reg_0_0_i_4_n_8;
  wire ram_reg_0_0_i_4_n_9;
  wire ram_reg_i_100_n_7;
  wire ram_reg_i_101_n_7;
  wire ram_reg_i_103_n_7;
  wire ram_reg_i_104_n_7;
  wire ram_reg_i_105_n_7;
  wire ram_reg_i_106_n_7;
  wire ram_reg_i_107_n_7;
  wire ram_reg_i_108_n_7;
  wire ram_reg_i_109_n_7;
  wire ram_reg_i_110_n_7;
  wire ram_reg_i_111_n_7;
  wire ram_reg_i_112_n_7;
  wire ram_reg_i_113_n_7;
  wire ram_reg_i_114_n_7;
  wire ram_reg_i_115_n_7;
  wire ram_reg_i_116_n_7;
  wire ram_reg_i_117_n_7;
  wire ram_reg_i_118_n_7;
  wire ram_reg_i_119_n_7;
  wire ram_reg_i_120_n_7;
  wire ram_reg_i_121_n_7;
  wire ram_reg_i_122_n_7;
  wire ram_reg_i_123_n_7;
  wire ram_reg_i_124_n_7;
  wire ram_reg_i_125_n_7;
  wire ram_reg_i_126_n_7;
  wire ram_reg_i_127_n_7;
  wire ram_reg_i_128_n_7;
  wire ram_reg_i_129_n_7;
  wire ram_reg_i_130_n_7;
  wire ram_reg_i_131_n_7;
  wire ram_reg_i_132_n_7;
  wire ram_reg_i_133_n_7;
  wire ram_reg_i_134_n_7;
  wire ram_reg_i_135_n_7;
  wire ram_reg_i_136_n_7;
  wire ram_reg_i_137_n_7;
  wire ram_reg_i_138_n_7;
  wire ram_reg_i_139_n_7;
  wire ram_reg_i_140_n_7;
  wire ram_reg_i_141_n_7;
  wire ram_reg_i_142_n_7;
  wire ram_reg_i_143_n_7;
  wire ram_reg_i_144_n_7;
  wire ram_reg_i_145_n_7;
  wire ram_reg_i_146_n_7;
  wire ram_reg_i_147_n_7;
  wire ram_reg_i_148_n_7;
  wire ram_reg_i_149_n_7;
  wire ram_reg_i_150_n_7;
  wire ram_reg_i_151_n_7;
  wire ram_reg_i_152_n_7;
  wire ram_reg_i_153_n_7;
  wire ram_reg_i_154_n_7;
  wire ram_reg_i_155_n_7;
  wire ram_reg_i_156_n_7;
  wire ram_reg_i_157_n_7;
  wire ram_reg_i_158_n_7;
  wire ram_reg_i_159_n_7;
  wire ram_reg_i_15__0_n_7;
  wire ram_reg_i_160_n_7;
  wire ram_reg_i_161_n_7;
  wire ram_reg_i_162_n_7;
  wire ram_reg_i_163_n_7;
  wire ram_reg_i_164_n_7;
  wire ram_reg_i_165_n_7;
  wire ram_reg_i_166_n_7;
  wire ram_reg_i_167_n_7;
  wire ram_reg_i_168_n_7;
  wire ram_reg_i_169_n_7;
  wire ram_reg_i_16__0_n_7;
  wire ram_reg_i_170_n_7;
  wire ram_reg_i_171_n_7;
  wire ram_reg_i_172_n_7;
  wire ram_reg_i_173_n_7;
  wire ram_reg_i_174_n_7;
  wire ram_reg_i_175_n_7;
  wire ram_reg_i_176_n_7;
  wire ram_reg_i_177_n_7;
  wire ram_reg_i_178_n_7;
  wire ram_reg_i_179_n_7;
  wire ram_reg_i_17__0_n_7;
  wire ram_reg_i_180_n_7;
  wire ram_reg_i_181_n_7;
  wire ram_reg_i_182_n_7;
  wire ram_reg_i_183_n_7;
  wire ram_reg_i_184_n_7;
  wire ram_reg_i_185_n_7;
  wire ram_reg_i_186_n_7;
  wire ram_reg_i_187_n_7;
  wire ram_reg_i_188_n_7;
  wire ram_reg_i_189_n_7;
  wire ram_reg_i_18__0_n_7;
  wire ram_reg_i_190_n_7;
  wire ram_reg_i_191_n_7;
  wire ram_reg_i_192_n_7;
  wire ram_reg_i_193_n_7;
  wire ram_reg_i_194_n_7;
  wire ram_reg_i_195_n_7;
  wire ram_reg_i_196_n_7;
  wire ram_reg_i_197_n_7;
  wire ram_reg_i_198_n_7;
  wire ram_reg_i_199_n_7;
  wire ram_reg_i_19__0_n_7;
  wire ram_reg_i_200_n_7;
  wire ram_reg_i_201_n_7;
  wire ram_reg_i_202_n_7;
  wire ram_reg_i_203_n_7;
  wire ram_reg_i_204_n_7;
  wire ram_reg_i_205_n_7;
  wire ram_reg_i_206_n_7;
  wire ram_reg_i_207_n_7;
  wire ram_reg_i_208_n_7;
  wire ram_reg_i_209_n_7;
  wire ram_reg_i_20__0_n_7;
  wire ram_reg_i_210_n_7;
  wire ram_reg_i_211_n_7;
  wire ram_reg_i_212_n_7;
  wire ram_reg_i_213_n_7;
  wire ram_reg_i_214_n_7;
  wire ram_reg_i_215_n_7;
  wire ram_reg_i_216_n_7;
  wire ram_reg_i_217_n_7;
  wire ram_reg_i_218_n_7;
  wire ram_reg_i_219_n_7;
  wire ram_reg_i_21__1_n_7;
  wire ram_reg_i_220_n_7;
  wire ram_reg_i_221_n_7;
  wire ram_reg_i_222_n_7;
  wire ram_reg_i_223_n_7;
  wire ram_reg_i_224_n_7;
  wire ram_reg_i_225_n_7;
  wire ram_reg_i_226_n_7;
  wire ram_reg_i_227_n_7;
  wire ram_reg_i_228_n_7;
  wire ram_reg_i_229_n_7;
  wire ram_reg_i_22__0_n_7;
  wire ram_reg_i_22__4_n_7;
  wire ram_reg_i_230_n_7;
  wire ram_reg_i_231_n_7;
  wire ram_reg_i_232_n_7;
  wire ram_reg_i_233_n_7;
  wire ram_reg_i_234_n_7;
  wire ram_reg_i_235_n_7;
  wire ram_reg_i_236_n_7;
  wire ram_reg_i_237_n_7;
  wire ram_reg_i_238_n_7;
  wire ram_reg_i_239_n_7;
  wire ram_reg_i_23__0_n_7;
  wire ram_reg_i_240_n_7;
  wire ram_reg_i_241_n_7;
  wire ram_reg_i_242_n_7;
  wire ram_reg_i_243_n_7;
  wire ram_reg_i_244_n_7;
  wire ram_reg_i_245_n_7;
  wire ram_reg_i_246_n_7;
  wire ram_reg_i_247_n_7;
  wire ram_reg_i_248_n_7;
  wire ram_reg_i_249_n_7;
  wire ram_reg_i_24__0_n_7;
  wire ram_reg_i_24__5_n_10;
  wire ram_reg_i_24__5_n_7;
  wire ram_reg_i_24__5_n_8;
  wire ram_reg_i_24__5_n_9;
  wire ram_reg_i_250_n_7;
  wire ram_reg_i_251_n_7;
  wire ram_reg_i_252_n_7;
  wire ram_reg_i_253_n_7;
  wire ram_reg_i_254_n_7;
  wire ram_reg_i_255_n_7;
  wire ram_reg_i_256_n_7;
  wire ram_reg_i_257_n_7;
  wire ram_reg_i_258_n_7;
  wire ram_reg_i_259_n_7;
  wire ram_reg_i_25__0_n_7;
  wire ram_reg_i_260_n_7;
  wire ram_reg_i_261_n_7;
  wire ram_reg_i_262_n_7;
  wire ram_reg_i_263_n_7;
  wire ram_reg_i_264_n_7;
  wire ram_reg_i_265_n_7;
  wire ram_reg_i_266_n_7;
  wire ram_reg_i_267_n_7;
  wire ram_reg_i_268_n_7;
  wire ram_reg_i_269_n_7;
  wire ram_reg_i_26_n_7;
  wire ram_reg_i_270_n_7;
  wire ram_reg_i_271_n_7;
  wire ram_reg_i_272_n_7;
  wire ram_reg_i_273_n_7;
  wire ram_reg_i_274_n_7;
  wire ram_reg_i_275_n_7;
  wire ram_reg_i_276_n_7;
  wire ram_reg_i_277_n_7;
  wire ram_reg_i_278_n_7;
  wire ram_reg_i_279_n_7;
  wire ram_reg_i_27_n_7;
  wire ram_reg_i_280_n_7;
  wire ram_reg_i_281_n_7;
  wire ram_reg_i_282_n_7;
  wire ram_reg_i_283_n_7;
  wire ram_reg_i_284_n_7;
  wire ram_reg_i_285_n_7;
  wire ram_reg_i_286_n_7;
  wire ram_reg_i_287_n_7;
  wire ram_reg_i_288_n_7;
  wire ram_reg_i_289_n_7;
  wire ram_reg_i_28__0_n_7;
  wire ram_reg_i_290_n_7;
  wire ram_reg_i_291_n_7;
  wire ram_reg_i_292_n_7;
  wire ram_reg_i_293_n_7;
  wire ram_reg_i_294_n_7;
  wire ram_reg_i_295_n_7;
  wire ram_reg_i_29__0_n_7;
  wire ram_reg_i_2__0_n_7;
  wire ram_reg_i_2__13_n_7;
  wire ram_reg_i_30__0_n_7;
  wire ram_reg_i_31__0_n_7;
  wire ram_reg_i_32__0_n_7;
  wire ram_reg_i_33__0_n_7;
  wire ram_reg_i_34__2_n_7;
  wire ram_reg_i_35__0_n_7;
  wire ram_reg_i_36__5_n_7;
  wire ram_reg_i_37__0_n_7;
  wire ram_reg_i_38__0_n_7;
  wire ram_reg_i_39__0_n_7;
  wire ram_reg_i_40__0_n_7;
  wire ram_reg_i_41__0_n_7;
  wire ram_reg_i_42__0_n_7;
  wire ram_reg_i_43__0_n_7;
  wire ram_reg_i_44__0_n_7;
  wire ram_reg_i_44_n_7;
  wire ram_reg_i_47_n_7;
  wire ram_reg_i_48_n_7;
  wire ram_reg_i_49_n_7;
  wire ram_reg_i_50_n_10;
  wire ram_reg_i_51_n_10;
  wire ram_reg_i_51_n_7;
  wire ram_reg_i_51_n_8;
  wire ram_reg_i_51_n_9;
  wire ram_reg_i_52_n_7;
  wire ram_reg_i_53_n_7;
  wire ram_reg_i_54_n_7;
  wire ram_reg_i_55_n_7;
  wire ram_reg_i_56_n_7;
  wire ram_reg_i_57_n_7;
  wire ram_reg_i_58_n_7;
  wire ram_reg_i_59_n_7;
  wire ram_reg_i_60_n_7;
  wire ram_reg_i_61_n_7;
  wire ram_reg_i_62_n_7;
  wire ram_reg_i_63_n_7;
  wire ram_reg_i_64_n_7;
  wire ram_reg_i_65_n_7;
  wire ram_reg_i_66_n_7;
  wire ram_reg_i_67_n_7;
  wire ram_reg_i_68_n_7;
  wire ram_reg_i_69_n_7;
  wire ram_reg_i_70_n_7;
  wire ram_reg_i_71_n_7;
  wire ram_reg_i_72_n_7;
  wire ram_reg_i_73_n_7;
  wire ram_reg_i_74_n_7;
  wire ram_reg_i_75_n_7;
  wire ram_reg_i_76_n_7;
  wire ram_reg_i_77_n_7;
  wire ram_reg_i_78_n_7;
  wire ram_reg_i_79_n_7;
  wire ram_reg_i_80_n_7;
  wire ram_reg_i_81_n_7;
  wire ram_reg_i_82_n_7;
  wire ram_reg_i_83_n_7;
  wire ram_reg_i_84_n_7;
  wire ram_reg_i_85_n_7;
  wire ram_reg_i_86_n_7;
  wire ram_reg_i_87_n_7;
  wire ram_reg_i_88_n_7;
  wire ram_reg_i_89_n_7;
  wire ram_reg_i_90_n_7;
  wire ram_reg_i_91_n_7;
  wire ram_reg_i_92_n_7;
  wire ram_reg_i_93_n_7;
  wire ram_reg_i_94_n_7;
  wire ram_reg_i_95_n_7;
  wire ram_reg_i_96_n_7;
  wire ram_reg_i_97_n_7;
  wire ram_reg_i_98_n_7;
  wire ram_reg_i_99_n_7;
  wire [7:0]reg_3437;
  wire reg_34370;
  wire sampStore_0_U_n_15;
  wire sampStore_0_U_n_16;
  wire sampStore_0_ce0;
  wire [7:0]sampStore_0_q0;
  wire sampStore_0_we0;
  wire sampStore_1_U_n_15;
  wire sampStore_1_U_n_16;
  wire sampStore_1_U_n_17;
  wire sampStore_1_U_n_18;
  wire sampStore_1_ce0;
  wire [7:0]sampStore_1_q0;
  wire sampStore_1_we0;
  wire sampStore_2_U_n_15;
  wire sampStore_2_U_n_16;
  wire sampStore_2_U_n_17;
  wire sampStore_2_ce0;
  wire [7:0]sampStore_2_q0;
  wire sampStore_2_we0;
  wire sampStore_3_U_n_15;
  wire sampStore_3_ce0;
  wire [7:0]sampStore_3_q0;
  wire sampStore_3_we0;
  wire [31:0]sampleStream_V_dout;
  wire sampleStream_V_empty_n;
  wire sampleStream_V_fifo_U_n_11;
  wire sampleStream_V_fifo_U_n_21;
  wire sampleStream_V_fifo_U_n_22;
  wire sampleStream_V_full_n;
  wire sampleStream_V_write;
  wire [7:0]sample_val_fu_4859_p6;
  wire sampledFeatures_0_V_ce0;
  wire [7:0]\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg ;
  wire [7:0]\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_0 ;
  wire [7:0]\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_1 ;
  wire [7:0]samples4_reg_3311;
  wire \samples5_reg_3355_reg_n_7_[0] ;
  wire \samples5_reg_3355_reg_n_7_[1] ;
  wire \samples5_reg_3355_reg_n_7_[2] ;
  wire \samples5_reg_3355_reg_n_7_[3] ;
  wire \samples5_reg_3355_reg_n_7_[4] ;
  wire [6:0]samples6_reg_3388;
  wire [7:0]samples_1_fu_4817_p2;
  wire [7:0]samples_1_reg_6973;
  wire \samples_1_reg_6973[7]_i_2_n_7 ;
  wire sel;
  wire start_for_Conv1DBuffer_new397_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_7;
  wire start_once_reg_reg_0;
  wire [8:4]tmp_150_cast_fu_4769_p1;
  wire [10:6]tmp_157_fu_4848_p3;
  wire [10:6]tmp_158_cast_reg_7008;
  wire [1:0]tmp_159_reg_7013_reg__0;
  wire tmp_15_fu_5047_p2;
  wire \tmp_15_reg_7093[0]_i_1_n_7 ;
  wire \tmp_15_reg_7093_reg[0]_0 ;
  wire \tmp_15_reg_7093_reg_n_7_[0] ;
  wire [11:6]tmp_162_cast_reg_7018;
  wire [8:4]tmp_164_fu_5023_p3;
  wire [10:6]tmp_168_cast_reg_7088;
  wire [11:6]tmp_169_fu_4923_p2;
  wire [10:6]tmp_170_fu_4936_p2;
  wire [10:0]tmp_170_reg_7052;
  wire tmp_170_reg_70520;
  wire \tmp_170_reg_7052[9]_i_2_n_7 ;
  wire \tmp_170_reg_7052_reg[9]_i_1_n_10 ;
  wire \tmp_170_reg_7052_reg[9]_i_1_n_7 ;
  wire \tmp_170_reg_7052_reg[9]_i_1_n_8 ;
  wire \tmp_170_reg_7052_reg[9]_i_1_n_9 ;
  wire [8:4]tmp_171_fu_5093_p2;
  wire [14:6]tmp_173_cast_reg_7122;
  wire \tmp_173_cast_reg_7122[13]_i_2_n_7 ;
  wire \tmp_173_cast_reg_7122_reg[13]_i_1_n_10 ;
  wire \tmp_173_cast_reg_7122_reg[13]_i_1_n_7 ;
  wire \tmp_173_cast_reg_7122_reg[13]_i_1_n_8 ;
  wire \tmp_173_cast_reg_7122_reg[13]_i_1_n_9 ;
  wire [10:6]tmp_174_fu_5063_p2;
  wire tmp_19_fu_5110_p2;
  wire \tmp_19_reg_7127[0]_i_1_n_7 ;
  wire \tmp_19_reg_7127_reg_n_7_[0] ;
  wire \tmp_283_reg_6939[2]_i_2_n_7 ;
  wire \tmp_283_reg_6939[3]_i_1_n_7 ;
  wire \tmp_283_reg_6939[4]_i_2_n_7 ;
  wire \tmp_283_reg_6939[4]_i_3_n_7 ;
  wire \tmp_283_reg_6939[4]_i_4_n_7 ;
  wire [14:0]\tmp_283_reg_6939_reg[4]_0 ;
  wire [4:0]tmp_5_mid2_fu_4729_p3;
  wire [4:0]tmp_5_mid2_reg_6949;
  wire \tmp_5_mid2_reg_6949[1]_i_2_n_7 ;
  wire \tmp_5_mid2_reg_6949[2]_i_2_n_7 ;
  wire \tmp_5_mid2_reg_6949[3]_i_2_n_7 ;
  wire \tmp_5_mid2_reg_6949[3]_i_3_n_7 ;
  wire \tmp_5_mid2_reg_6949[3]_i_4_n_7 ;
  wire \tmp_5_mid2_reg_6949[4]_i_2_n_7 ;
  wire \tmp_5_mid2_reg_6949[4]_i_4_n_7 ;
  wire \tmp_5_mid2_reg_6949[4]_i_5_n_7 ;
  wire [7:0]tmp_V_10_reg_5253;
  wire [0:0]\tmp_V_10_reg_5253_reg[7]_0 ;
  wire [7:0]tmp_V_11_reg_5261;
  wire [0:0]\tmp_V_11_reg_5261_reg[7]_0 ;
  wire [7:0]tmp_V_12_reg_5269;
  wire [0:0]\tmp_V_12_reg_5269_reg[7]_0 ;
  wire [7:0]tmp_V_13_reg_5277;
  wire [0:0]\tmp_V_13_reg_5277_reg[7]_0 ;
  wire [7:0]tmp_V_14_reg_5285;
  wire [0:0]\tmp_V_14_reg_5285_reg[7]_0 ;
  wire [7:0]tmp_V_15_reg_5293;
  wire [0:0]\tmp_V_15_reg_5293_reg[7]_0 ;
  wire [7:0]tmp_V_16_reg_5301;
  wire [0:0]\tmp_V_16_reg_5301_reg[7]_0 ;
  wire [7:0]tmp_V_17_reg_5309;
  wire [0:0]\tmp_V_17_reg_5309_reg[7]_0 ;
  wire [7:0]tmp_V_18_reg_5317;
  wire [0:0]\tmp_V_18_reg_5317_reg[7]_0 ;
  wire [7:0]tmp_V_19_reg_5325;
  wire [0:0]\tmp_V_19_reg_5325_reg[7]_0 ;
  wire [7:0]tmp_V_1_reg_5181;
  wire [0:0]\tmp_V_1_reg_5181_reg[7]_0 ;
  wire [7:0]tmp_V_20_reg_5333;
  wire [0:0]\tmp_V_20_reg_5333_reg[7]_0 ;
  wire [7:0]tmp_V_21_reg_5341;
  wire [0:0]\tmp_V_21_reg_5341_reg[7]_0 ;
  wire [7:0]tmp_V_22_reg_5349;
  wire [0:0]\tmp_V_22_reg_5349_reg[7]_0 ;
  wire [7:0]tmp_V_23_reg_5357;
  wire [0:0]\tmp_V_23_reg_5357_reg[7]_0 ;
  wire [7:0]tmp_V_24_reg_5365;
  wire [0:0]\tmp_V_24_reg_5365_reg[7]_0 ;
  wire [7:0]tmp_V_25_reg_5373;
  wire [0:0]\tmp_V_25_reg_5373_reg[7]_0 ;
  wire [7:0]tmp_V_26_reg_5381;
  wire [0:0]\tmp_V_26_reg_5381_reg[7]_0 ;
  wire [7:0]tmp_V_27_reg_5389;
  wire [0:0]\tmp_V_27_reg_5389_reg[7]_0 ;
  wire [7:0]tmp_V_28_reg_5397;
  wire [0:0]\tmp_V_28_reg_5397_reg[7]_0 ;
  wire [7:0]tmp_V_29_reg_5405;
  wire [0:0]\tmp_V_29_reg_5405_reg[7]_0 ;
  wire [7:0]tmp_V_2_reg_5189;
  wire [0:0]\tmp_V_2_reg_5189_reg[7]_0 ;
  wire [7:0]tmp_V_30_reg_5413;
  wire [0:0]\tmp_V_30_reg_5413_reg[7]_0 ;
  wire [7:0]tmp_V_31_reg_5421;
  wire [0:0]\tmp_V_31_reg_5421_reg[7]_0 ;
  wire [7:0]tmp_V_32_reg_5429;
  wire [0:0]\tmp_V_32_reg_5429_reg[7]_0 ;
  wire [7:0]tmp_V_33_reg_5437;
  wire [0:0]\tmp_V_33_reg_5437_reg[7]_0 ;
  wire [7:0]tmp_V_34_reg_5445;
  wire [0:0]\tmp_V_34_reg_5445_reg[7]_0 ;
  wire [7:0]tmp_V_35_reg_5453;
  wire [0:0]\tmp_V_35_reg_5453_reg[7]_0 ;
  wire [7:0]tmp_V_36_reg_5461;
  wire [0:0]\tmp_V_36_reg_5461_reg[7]_0 ;
  wire [7:0]tmp_V_37_reg_5469;
  wire [0:0]\tmp_V_37_reg_5469_reg[7]_0 ;
  wire [7:0]tmp_V_38_reg_5477;
  wire [0:0]\tmp_V_38_reg_5477_reg[7]_0 ;
  wire [7:0]tmp_V_39_reg_5485;
  wire [0:0]\tmp_V_39_reg_5485_reg[7]_0 ;
  wire [7:0]tmp_V_3_reg_5197;
  wire [7:0]\tmp_V_3_reg_5197_reg[7]_0 ;
  wire [0:0]\tmp_V_3_reg_5197_reg[7]_1 ;
  wire [7:0]tmp_V_40_reg_5493;
  wire [0:0]\tmp_V_40_reg_5493_reg[7]_0 ;
  wire [7:0]tmp_V_41_reg_5501;
  wire [0:0]\tmp_V_41_reg_5501_reg[7]_0 ;
  wire [7:0]tmp_V_42_reg_5509;
  wire [0:0]\tmp_V_42_reg_5509_reg[7]_0 ;
  wire [7:0]tmp_V_43_reg_5517;
  wire [0:0]\tmp_V_43_reg_5517_reg[7]_0 ;
  wire [7:0]tmp_V_44_reg_5525;
  wire [0:0]\tmp_V_44_reg_5525_reg[7]_0 ;
  wire [7:0]tmp_V_45_reg_5533;
  wire [0:0]\tmp_V_45_reg_5533_reg[7]_0 ;
  wire [7:0]tmp_V_46_reg_5541;
  wire [0:0]\tmp_V_46_reg_5541_reg[7]_0 ;
  wire [7:0]tmp_V_47_reg_5549;
  wire [0:0]\tmp_V_47_reg_5549_reg[7]_0 ;
  wire [7:0]tmp_V_48_reg_5557;
  wire [0:0]\tmp_V_48_reg_5557_reg[7]_0 ;
  wire [7:0]tmp_V_49_reg_5565;
  wire [0:0]\tmp_V_49_reg_5565_reg[7]_0 ;
  wire [7:0]tmp_V_4_reg_5205;
  wire [0:0]\tmp_V_4_reg_5205_reg[7]_0 ;
  wire [7:0]tmp_V_50_reg_5573;
  wire [0:0]\tmp_V_50_reg_5573_reg[7]_0 ;
  wire [7:0]tmp_V_51_reg_5581;
  wire [0:0]\tmp_V_51_reg_5581_reg[7]_0 ;
  wire [7:0]tmp_V_52_reg_5589;
  wire [0:0]\tmp_V_52_reg_5589_reg[7]_0 ;
  wire [7:0]tmp_V_53_reg_5597;
  wire [0:0]\tmp_V_53_reg_5597_reg[7]_0 ;
  wire [7:0]tmp_V_54_reg_5605;
  wire [0:0]\tmp_V_54_reg_5605_reg[7]_0 ;
  wire [7:0]tmp_V_55_reg_5613;
  wire [0:0]\tmp_V_55_reg_5613_reg[7]_0 ;
  wire [7:0]tmp_V_56_reg_5621;
  wire [0:0]\tmp_V_56_reg_5621_reg[7]_0 ;
  wire [7:0]tmp_V_57_reg_5629;
  wire [0:0]\tmp_V_57_reg_5629_reg[7]_0 ;
  wire [7:0]tmp_V_58_reg_5637;
  wire [0:0]\tmp_V_58_reg_5637_reg[7]_0 ;
  wire [7:0]tmp_V_59_reg_5645;
  wire [0:0]\tmp_V_59_reg_5645_reg[7]_0 ;
  wire [7:0]tmp_V_5_reg_5213;
  wire [0:0]\tmp_V_5_reg_5213_reg[7]_0 ;
  wire [7:0]tmp_V_60_reg_5653;
  wire [0:0]\tmp_V_60_reg_5653_reg[7]_0 ;
  wire [7:0]tmp_V_61_reg_5661;
  wire [0:0]\tmp_V_61_reg_5661_reg[7]_0 ;
  wire [7:0]tmp_V_62_reg_5669;
  wire [0:0]\tmp_V_62_reg_5669_reg[7]_0 ;
  wire [7:0]tmp_V_6_reg_5221;
  wire [0:0]\tmp_V_6_reg_5221_reg[7]_0 ;
  wire [7:0]tmp_V_7_reg_5229;
  wire [7:0]tmp_V_8_reg_5237;
  wire [0:0]\tmp_V_8_reg_5237_reg[7]_0 ;
  wire [7:0]tmp_V_9_reg_5245;
  wire [0:0]\tmp_V_9_reg_5245_reg[7]_0 ;
  wire we0;
  wire [3:1]\NLW_indvar_flatten1_reg_3300_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten1_reg_3300_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_next2_reg_7061_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_next2_reg_7061_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_reg_3322_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_ram_reg_0_0_i_2_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_0_i_2_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_0_i_4_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_23__5_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_23__5_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_24__5_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_50_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_50_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_51_O_UNCONNECTED;
  wire [3:0]\NLW_tmp_170_reg_7052_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_170_reg_7052_reg[10]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_170_reg_7052_reg[9]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_173_cast_reg_7122_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_173_cast_reg_7122_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_173_cast_reg_7122_reg[14]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG[0][0]_i_2 
       (.I0(DOADO[0]),
        .I1(\SRL_SIG_reg[0][7] [0]),
        .I2(arrayNo7_cast_mid2_reg_7077_reg__0[1]),
        .I3(\SRL_SIG_reg[0][7]_0 [0]),
        .I4(arrayNo7_cast_mid2_reg_7077_reg__0[0]),
        .I5(\SRL_SIG_reg[0][7]_1 [0]),
        .O(\SRL_SIG[0][0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG[0][0]_i_3 
       (.I0(q0[0]),
        .I1(\SRL_SIG_reg[0][7]_2 [0]),
        .I2(arrayNo7_cast_mid2_reg_7077_reg__0[1]),
        .I3(\SRL_SIG_reg[0][7]_3 [0]),
        .I4(arrayNo7_cast_mid2_reg_7077_reg__0[0]),
        .I5(\SRL_SIG_reg[0][7]_4 [0]),
        .O(\SRL_SIG[0][0]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG[0][1]_i_2 
       (.I0(DOADO[1]),
        .I1(\SRL_SIG_reg[0][7] [1]),
        .I2(arrayNo7_cast_mid2_reg_7077_reg__0[1]),
        .I3(\SRL_SIG_reg[0][7]_0 [1]),
        .I4(arrayNo7_cast_mid2_reg_7077_reg__0[0]),
        .I5(\SRL_SIG_reg[0][7]_1 [1]),
        .O(\SRL_SIG[0][1]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG[0][1]_i_3 
       (.I0(q0[1]),
        .I1(\SRL_SIG_reg[0][7]_2 [1]),
        .I2(arrayNo7_cast_mid2_reg_7077_reg__0[1]),
        .I3(\SRL_SIG_reg[0][7]_3 [1]),
        .I4(arrayNo7_cast_mid2_reg_7077_reg__0[0]),
        .I5(\SRL_SIG_reg[0][7]_4 [1]),
        .O(\SRL_SIG[0][1]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG[0][2]_i_2 
       (.I0(DOADO[2]),
        .I1(\SRL_SIG_reg[0][7] [2]),
        .I2(arrayNo7_cast_mid2_reg_7077_reg__0[1]),
        .I3(\SRL_SIG_reg[0][7]_0 [2]),
        .I4(arrayNo7_cast_mid2_reg_7077_reg__0[0]),
        .I5(\SRL_SIG_reg[0][7]_1 [2]),
        .O(\SRL_SIG[0][2]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG[0][2]_i_3 
       (.I0(q0[2]),
        .I1(\SRL_SIG_reg[0][7]_2 [2]),
        .I2(arrayNo7_cast_mid2_reg_7077_reg__0[1]),
        .I3(\SRL_SIG_reg[0][7]_3 [2]),
        .I4(arrayNo7_cast_mid2_reg_7077_reg__0[0]),
        .I5(\SRL_SIG_reg[0][7]_4 [2]),
        .O(\SRL_SIG[0][2]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(DOADO[3]),
        .I1(\SRL_SIG_reg[0][7] [3]),
        .I2(arrayNo7_cast_mid2_reg_7077_reg__0[1]),
        .I3(\SRL_SIG_reg[0][7]_0 [3]),
        .I4(arrayNo7_cast_mid2_reg_7077_reg__0[0]),
        .I5(\SRL_SIG_reg[0][7]_1 [3]),
        .O(\SRL_SIG[0][3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG[0][3]_i_3 
       (.I0(q0[3]),
        .I1(\SRL_SIG_reg[0][7]_2 [3]),
        .I2(arrayNo7_cast_mid2_reg_7077_reg__0[1]),
        .I3(\SRL_SIG_reg[0][7]_3 [3]),
        .I4(arrayNo7_cast_mid2_reg_7077_reg__0[0]),
        .I5(\SRL_SIG_reg[0][7]_4 [3]),
        .O(\SRL_SIG[0][3]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG[0][4]_i_2 
       (.I0(DOADO[4]),
        .I1(\SRL_SIG_reg[0][7] [4]),
        .I2(arrayNo7_cast_mid2_reg_7077_reg__0[1]),
        .I3(\SRL_SIG_reg[0][7]_0 [4]),
        .I4(arrayNo7_cast_mid2_reg_7077_reg__0[0]),
        .I5(\SRL_SIG_reg[0][7]_1 [4]),
        .O(\SRL_SIG[0][4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG[0][4]_i_3 
       (.I0(q0[4]),
        .I1(\SRL_SIG_reg[0][7]_2 [4]),
        .I2(arrayNo7_cast_mid2_reg_7077_reg__0[1]),
        .I3(\SRL_SIG_reg[0][7]_3 [4]),
        .I4(arrayNo7_cast_mid2_reg_7077_reg__0[0]),
        .I5(\SRL_SIG_reg[0][7]_4 [4]),
        .O(\SRL_SIG[0][4]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG[0][5]_i_2 
       (.I0(DOADO[5]),
        .I1(\SRL_SIG_reg[0][7] [5]),
        .I2(arrayNo7_cast_mid2_reg_7077_reg__0[1]),
        .I3(\SRL_SIG_reg[0][7]_0 [5]),
        .I4(arrayNo7_cast_mid2_reg_7077_reg__0[0]),
        .I5(\SRL_SIG_reg[0][7]_1 [5]),
        .O(\SRL_SIG[0][5]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG[0][5]_i_3 
       (.I0(q0[5]),
        .I1(\SRL_SIG_reg[0][7]_2 [5]),
        .I2(arrayNo7_cast_mid2_reg_7077_reg__0[1]),
        .I3(\SRL_SIG_reg[0][7]_3 [5]),
        .I4(arrayNo7_cast_mid2_reg_7077_reg__0[0]),
        .I5(\SRL_SIG_reg[0][7]_4 [5]),
        .O(\SRL_SIG[0][5]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG[0][6]_i_2 
       (.I0(DOADO[6]),
        .I1(\SRL_SIG_reg[0][7] [6]),
        .I2(arrayNo7_cast_mid2_reg_7077_reg__0[1]),
        .I3(\SRL_SIG_reg[0][7]_0 [6]),
        .I4(arrayNo7_cast_mid2_reg_7077_reg__0[0]),
        .I5(\SRL_SIG_reg[0][7]_1 [6]),
        .O(\SRL_SIG[0][6]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG[0][6]_i_3 
       (.I0(q0[6]),
        .I1(\SRL_SIG_reg[0][7]_2 [6]),
        .I2(arrayNo7_cast_mid2_reg_7077_reg__0[1]),
        .I3(\SRL_SIG_reg[0][7]_3 [6]),
        .I4(arrayNo7_cast_mid2_reg_7077_reg__0[0]),
        .I5(\SRL_SIG_reg[0][7]_4 [6]),
        .O(\SRL_SIG[0][6]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'hAAAA0080)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(cnv_27_V_V_full_n),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1_reg_n_7),
        .I3(\tmp_15_reg_7093_reg_n_7_[0] ),
        .I4(\SRL_SIG[0][7]_i_3_n_7 ),
        .O(internal_full_n_reg));
  LUT4 #(
    .INIT(16'h0080)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(cnv_27_V_V_full_n),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter1_reg_n_7),
        .I3(\tmp_19_reg_7127_reg_n_7_[0] ),
        .O(\SRL_SIG[0][7]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(DOADO[7]),
        .I1(\SRL_SIG_reg[0][7] [7]),
        .I2(arrayNo7_cast_mid2_reg_7077_reg__0[1]),
        .I3(\SRL_SIG_reg[0][7]_0 [7]),
        .I4(arrayNo7_cast_mid2_reg_7077_reg__0[0]),
        .I5(\SRL_SIG_reg[0][7]_1 [7]),
        .O(\SRL_SIG[0][7]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG[0][7]_i_5 
       (.I0(q0[7]),
        .I1(\SRL_SIG_reg[0][7]_2 [7]),
        .I2(arrayNo7_cast_mid2_reg_7077_reg__0[1]),
        .I3(\SRL_SIG_reg[0][7]_3 [7]),
        .I4(arrayNo7_cast_mid2_reg_7077_reg__0[0]),
        .I5(\SRL_SIG_reg[0][7]_4 [7]),
        .O(\SRL_SIG[0][7]_i_5_n_7 ));
  MUXF7 \SRL_SIG_reg[0][0]_i_1 
       (.I0(\SRL_SIG[0][0]_i_2_n_7 ),
        .I1(\SRL_SIG[0][0]_i_3_n_7 ),
        .O(D[0]),
        .S(\SRL_SIG[0][7]_i_3_n_7 ));
  MUXF7 \SRL_SIG_reg[0][1]_i_1 
       (.I0(\SRL_SIG[0][1]_i_2_n_7 ),
        .I1(\SRL_SIG[0][1]_i_3_n_7 ),
        .O(D[1]),
        .S(\SRL_SIG[0][7]_i_3_n_7 ));
  MUXF7 \SRL_SIG_reg[0][2]_i_1 
       (.I0(\SRL_SIG[0][2]_i_2_n_7 ),
        .I1(\SRL_SIG[0][2]_i_3_n_7 ),
        .O(D[2]),
        .S(\SRL_SIG[0][7]_i_3_n_7 ));
  MUXF7 \SRL_SIG_reg[0][3]_i_1 
       (.I0(\SRL_SIG[0][3]_i_2_n_7 ),
        .I1(\SRL_SIG[0][3]_i_3_n_7 ),
        .O(D[3]),
        .S(\SRL_SIG[0][7]_i_3_n_7 ));
  MUXF7 \SRL_SIG_reg[0][4]_i_1 
       (.I0(\SRL_SIG[0][4]_i_2_n_7 ),
        .I1(\SRL_SIG[0][4]_i_3_n_7 ),
        .O(D[4]),
        .S(\SRL_SIG[0][7]_i_3_n_7 ));
  MUXF7 \SRL_SIG_reg[0][5]_i_1 
       (.I0(\SRL_SIG[0][5]_i_2_n_7 ),
        .I1(\SRL_SIG[0][5]_i_3_n_7 ),
        .O(D[5]),
        .S(\SRL_SIG[0][7]_i_3_n_7 ));
  MUXF7 \SRL_SIG_reg[0][6]_i_1 
       (.I0(\SRL_SIG[0][6]_i_2_n_7 ),
        .I1(\SRL_SIG[0][6]_i_3_n_7 ),
        .O(D[6]),
        .S(\SRL_SIG[0][7]_i_3_n_7 ));
  MUXF7 \SRL_SIG_reg[0][7]_i_2 
       (.I0(\SRL_SIG[0][7]_i_4_n_7 ),
        .I1(\SRL_SIG[0][7]_i_5_n_7 ),
        .O(D[7]),
        .S(\SRL_SIG[0][7]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'hBBBFAAAA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(grouperPE_U0_ap_ready),
        .I1(grouperPE_U0_ap_start),
        .I2(start_for_Conv1DBuffer_new397_U0_full_n),
        .I3(start_once_reg),
        .I4(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_CS_fsm_state237),
        .I1(\neighbors3_mid2_reg_7066[4]_i_3_n_7 ),
        .O(grouperPE_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \ap_CS_fsm[131]_i_1 
       (.I0(ap_CS_fsm_state131),
        .I1(\ap_CS_fsm[133]_i_2_n_7 ),
        .I2(in_1_V_V_empty_n),
        .I3(ap_CS_fsm_state132),
        .O(ap_NS_fsm[131]));
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[132]_i_1 
       (.I0(ap_CS_fsm_state132),
        .I1(in_1_V_V_empty_n),
        .I2(Q[1]),
        .O(ap_NS_fsm[132]));
  LUT6 #(
    .INIT(64'hFFFFFFFF222F2222)) 
    \ap_CS_fsm[133]_i_1 
       (.I0(ap_CS_fsm_state131),
        .I1(\ap_CS_fsm[133]_i_2_n_7 ),
        .I2(cnv_26_V_V_empty_n),
        .I3(\ap_CS_fsm[228]_i_2_n_7 ),
        .I4(ap_CS_fsm_state134),
        .I5(ap_CS_fsm_state228),
        .O(ap_NS_fsm[133]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[133]_i_2 
       (.I0(points_reg_3277[0]),
        .I1(points_reg_3277[3]),
        .I2(points_reg_3277[2]),
        .I3(points_reg_3277[8]),
        .I4(\ap_CS_fsm[133]_i_3_n_7 ),
        .O(\ap_CS_fsm[133]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[133]_i_3 
       (.I0(points_reg_3277[7]),
        .I1(points_reg_3277[1]),
        .I2(points_reg_3277[6]),
        .I3(points_reg_3277[9]),
        .I4(points_reg_3277[4]),
        .I5(points_reg_3277[5]),
        .O(\ap_CS_fsm[133]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h4F40)) 
    \ap_CS_fsm[134]_i_1 
       (.I0(\ap_CS_fsm[228]_i_2_n_7 ),
        .I1(ap_CS_fsm_state134),
        .I2(cnv_26_V_V_empty_n),
        .I3(Q[2]),
        .O(ap_NS_fsm[134]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hF222FAAA)) 
    \ap_CS_fsm[228]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten1_fu_4637_p2),
        .I2(ap_CS_fsm_state134),
        .I3(\ap_CS_fsm[228]_i_2_n_7 ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[228]));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[228]_i_2 
       (.I0(\points3_reg_3288_reg_n_7_[3] ),
        .I1(\points3_reg_3288_reg_n_7_[2] ),
        .I2(\points3_reg_3288_reg_n_7_[5] ),
        .I3(\ap_CS_fsm[228]_i_3_n_7 ),
        .O(\ap_CS_fsm[228]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[228]_i_3 
       (.I0(\points3_reg_3288_reg_n_7_[1] ),
        .I1(\points3_reg_3288_reg_n_7_[0] ),
        .I2(\points3_reg_3288_reg_n_7_[4] ),
        .I3(arrayNo3_cast_fu_3473_p4[2]),
        .I4(arrayNo3_cast_fu_3473_p4[0]),
        .I5(arrayNo3_cast_fu_3473_p4[1]),
        .O(\ap_CS_fsm[228]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[229]_i_1 
       (.I0(exitcond_flatten1_fu_4637_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[229]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[229]_i_2 
       (.I0(\ap_CS_fsm[229]_i_3_n_7 ),
        .I1(\ap_CS_fsm[229]_i_4_n_7 ),
        .I2(indvar_flatten1_reg_3300_reg[15]),
        .I3(indvar_flatten1_reg_3300_reg[1]),
        .I4(indvar_flatten1_reg_3300_reg[16]),
        .I5(indvar_flatten1_reg_3300_reg[14]),
        .O(exitcond_flatten1_fu_4637_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[229]_i_3 
       (.I0(indvar_flatten1_reg_3300_reg[7]),
        .I1(indvar_flatten1_reg_3300_reg[5]),
        .I2(indvar_flatten1_reg_3300_reg[8]),
        .I3(indvar_flatten1_reg_3300_reg[11]),
        .I4(indvar_flatten1_reg_3300_reg[6]),
        .I5(indvar_flatten1_reg_3300_reg[13]),
        .O(\ap_CS_fsm[229]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[229]_i_4 
       (.I0(indvar_flatten1_reg_3300_reg[4]),
        .I1(indvar_flatten1_reg_3300_reg[12]),
        .I2(indvar_flatten1_reg_3300_reg[9]),
        .I3(indvar_flatten1_reg_3300_reg[10]),
        .I4(\ap_CS_fsm[229]_i_5_n_7 ),
        .O(\ap_CS_fsm[229]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[229]_i_5 
       (.I0(indvar_flatten1_reg_3300_reg[3]),
        .I1(indvar_flatten1_reg_3300_reg[2]),
        .I2(indvar_flatten1_reg_3300_reg[17]),
        .I3(indvar_flatten1_reg_3300_reg[0]),
        .O(\ap_CS_fsm[229]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[230]_i_1 
       (.I0(ap_CS_fsm_state236),
        .I1(ap_CS_fsm_state231),
        .O(ap_NS_fsm[230]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    \ap_CS_fsm[231]_i_1 
       (.I0(ap_CS_fsm_state232),
        .I1(\ap_CS_fsm[231]_i_2_n_7 ),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(\samples5_reg_3355_reg_n_7_[4] ),
        .O(ap_NS_fsm[231]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[231]_i_2 
       (.I0(\samples5_reg_3355_reg_n_7_[2] ),
        .I1(\samples5_reg_3355_reg_n_7_[3] ),
        .I2(\samples5_reg_3355_reg_n_7_[0] ),
        .I3(\samples5_reg_3355_reg_n_7_[1] ),
        .O(\ap_CS_fsm[231]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    \ap_CS_fsm[232]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\ap_CS_fsm[233]_i_2_n_7 ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_state233),
        .O(ap_NS_fsm[232]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[233]_i_1 
       (.I0(\ap_CS_fsm[233]_i_2_n_7 ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[233]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \ap_CS_fsm[233]_i_2 
       (.I0(channels2_reg_3366_reg__0__0[2]),
        .I1(channels2_reg_3366_reg__0__0[4]),
        .I2(channels2_reg_3366_reg__0),
        .I3(\ap_CS_fsm[233]_i_3_n_7 ),
        .O(\ap_CS_fsm[233]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[233]_i_3 
       (.I0(channels2_reg_3366_reg__0__0[1]),
        .I1(channels2_reg_3366_reg__0__0[0]),
        .I2(channels2_reg_3366_reg__0__0[5]),
        .I3(channels2_reg_3366_reg__0__0[3]),
        .O(\ap_CS_fsm[233]_i_3_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[234]_i_1 
       (.I0(ap_CS_fsm_state243),
        .I1(ap_NS_fsm110_out),
        .O(ap_NS_fsm[234]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    \ap_CS_fsm[235]_i_1 
       (.I0(p_0_in1_in),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(\ap_CS_fsm[235]_i_2_n_7 ),
        .I3(tmp_15_fu_5047_p2),
        .I4(ap_CS_fsm_pp2_stage0),
        .O(ap_NS_fsm[235]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[235]_i_2 
       (.I0(\tmp_15_reg_7093_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp2_iter1_reg_n_7),
        .I2(cnv_27_V_V_full_n),
        .O(\ap_CS_fsm[235]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h8080808080008080)) 
    \ap_CS_fsm[236]_i_1 
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(tmp_15_fu_5047_p2),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(cnv_27_V_V_full_n),
        .I4(ap_enable_reg_pp2_iter1_reg_n_7),
        .I5(\tmp_15_reg_7093_reg_n_7_[0] ),
        .O(ap_NS_fsm[236]));
  LUT4 #(
    .INIT(16'h0010)) 
    \ap_CS_fsm[236]_i_2 
       (.I0(channels4_reg_3410_reg__0[2]),
        .I1(channels4_reg_3410_reg__0[4]),
        .I2(channels4_reg_3410_reg__0[6]),
        .I3(\ap_CS_fsm[236]_i_3_n_7 ),
        .O(tmp_15_fu_5047_p2));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[236]_i_3 
       (.I0(channels4_reg_3410_reg__0[1]),
        .I1(channels4_reg_3410_reg__0[0]),
        .I2(channels4_reg_3410_reg__0[5]),
        .I3(channels4_reg_3410_reg__0[3]),
        .O(\ap_CS_fsm[236]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \ap_CS_fsm[237]_i_1 
       (.I0(ap_CS_fsm_state240),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(\ap_CS_fsm[237]_i_2_n_7 ),
        .I3(ap_CS_fsm_pp3_stage0),
        .O(ap_NS_fsm[237]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[237]_i_2 
       (.I0(tmp_19_fu_5110_p2),
        .I1(\tmp_19_reg_7127_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp3_iter1_reg_n_7),
        .I3(cnv_27_V_V_full_n),
        .O(\ap_CS_fsm[237]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFB00000000000000)) 
    \ap_CS_fsm[238]_i_1 
       (.I0(cnv_27_V_V_full_n),
        .I1(ap_enable_reg_pp3_iter1_reg_n_7),
        .I2(\tmp_19_reg_7127_reg_n_7_[0] ),
        .I3(tmp_19_fu_5110_p2),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(ap_CS_fsm_pp3_stage0),
        .O(ap_NS_fsm[238]));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[238]_i_2 
       (.I0(channels5_reg_3421_reg[3]),
        .I1(channels5_reg_3421_reg[4]),
        .I2(channels5_reg_3421_reg[2]),
        .I3(\ap_CS_fsm[238]_i_3_n_7 ),
        .O(tmp_19_fu_5110_p2));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[238]_i_3 
       (.I0(channels5_reg_3421_reg[0]),
        .I1(channels5_reg_3421_reg[1]),
        .I2(channels5_reg_3421_reg[6]),
        .I3(channels5_reg_3421_reg[5]),
        .O(\ap_CS_fsm[238]_i_3_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state100),
        .Q(ap_CS_fsm_state101),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state101),
        .Q(ap_CS_fsm_state102),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state102),
        .Q(ap_CS_fsm_state103),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state103),
        .Q(ap_CS_fsm_state104),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state104),
        .Q(ap_CS_fsm_state105),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state105),
        .Q(ap_CS_fsm_state106),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state106),
        .Q(ap_CS_fsm_state107),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state107),
        .Q(ap_CS_fsm_state108),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state108),
        .Q(ap_CS_fsm_state109),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state109),
        .Q(ap_CS_fsm_state110),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state110),
        .Q(ap_CS_fsm_state111),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state111),
        .Q(ap_CS_fsm_state112),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state112),
        .Q(ap_CS_fsm_state113),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state113),
        .Q(ap_CS_fsm_state114),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state114),
        .Q(ap_CS_fsm_state115),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state115),
        .Q(ap_CS_fsm_state116),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state116),
        .Q(ap_CS_fsm_state117),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state117),
        .Q(ap_CS_fsm_state118),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state118),
        .Q(ap_CS_fsm_state119),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state119),
        .Q(ap_CS_fsm_state120),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state120),
        .Q(ap_CS_fsm_state121),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state121),
        .Q(ap_CS_fsm_state122),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state122),
        .Q(ap_CS_fsm_state123),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state123),
        .Q(ap_CS_fsm_state124),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state124),
        .Q(ap_CS_fsm_state125),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state125),
        .Q(ap_CS_fsm_state126),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state126),
        .Q(ap_CS_fsm_state127),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state127),
        .Q(ap_CS_fsm_state128),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[128] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state128),
        .Q(ap_CS_fsm_state129),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[129] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state129),
        .Q(ap_CS_fsm_state130),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[130] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[130]),
        .Q(ap_CS_fsm_state131),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[131] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[131]),
        .Q(ap_CS_fsm_state132),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[132] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[132]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[133] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[133]),
        .Q(ap_CS_fsm_state134),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[134] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[134]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[135] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(Q[2]),
        .Q(ap_CS_fsm_state136),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[136] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state136),
        .Q(ap_CS_fsm_state137),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[137] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state137),
        .Q(ap_CS_fsm_state138),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[138] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state138),
        .Q(ap_CS_fsm_state139),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[139] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state139),
        .Q(ap_CS_fsm_state140),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[140] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state140),
        .Q(ap_CS_fsm_state141),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[141] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state141),
        .Q(ap_CS_fsm_state142),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[142] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state142),
        .Q(ap_CS_fsm_state143),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[143] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state143),
        .Q(ap_CS_fsm_state144),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[144] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state144),
        .Q(ap_CS_fsm_state145),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[145] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state145),
        .Q(ap_CS_fsm_state146),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[146] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state146),
        .Q(ap_CS_fsm_state147),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[147] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state147),
        .Q(ap_CS_fsm_state148),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[148] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state148),
        .Q(ap_CS_fsm_state149),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[149] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state149),
        .Q(ap_CS_fsm_state150),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[150] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state150),
        .Q(ap_CS_fsm_state151),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[151] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state151),
        .Q(ap_CS_fsm_state152),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[152] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state152),
        .Q(ap_CS_fsm_state153),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[153] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state153),
        .Q(ap_CS_fsm_state154),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[154] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state154),
        .Q(ap_CS_fsm_state155),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[155] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state155),
        .Q(ap_CS_fsm_state156),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[156] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state156),
        .Q(ap_CS_fsm_state157),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[157] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state157),
        .Q(ap_CS_fsm_state158),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[158] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state158),
        .Q(ap_CS_fsm_state159),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[159] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state159),
        .Q(ap_CS_fsm_state160),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[160] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state160),
        .Q(ap_CS_fsm_state161),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[161] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state161),
        .Q(ap_CS_fsm_state162),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[162] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state162),
        .Q(ap_CS_fsm_state163),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[163] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state163),
        .Q(ap_CS_fsm_state164),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[164] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state164),
        .Q(ap_CS_fsm_state165),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[165] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state165),
        .Q(ap_CS_fsm_state166),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[166] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state166),
        .Q(ap_CS_fsm_state167),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[167] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state167),
        .Q(ap_CS_fsm_state168),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[168] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state168),
        .Q(ap_CS_fsm_state169),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[169] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state169),
        .Q(ap_CS_fsm_state170),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[170] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state170),
        .Q(ap_CS_fsm_state171),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[171] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state171),
        .Q(ap_CS_fsm_state172),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[172] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state172),
        .Q(ap_CS_fsm_state173),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[173] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state173),
        .Q(ap_CS_fsm_state174),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[174] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state174),
        .Q(ap_CS_fsm_state175),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[175] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state175),
        .Q(ap_CS_fsm_state176),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[176] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state176),
        .Q(ap_CS_fsm_state177),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[177] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state177),
        .Q(ap_CS_fsm_state178),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[178] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state178),
        .Q(ap_CS_fsm_state179),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[179] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state179),
        .Q(ap_CS_fsm_state180),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[180] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state180),
        .Q(ap_CS_fsm_state181),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[181] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state181),
        .Q(ap_CS_fsm_state182),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[182] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state182),
        .Q(ap_CS_fsm_state183),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[183] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state183),
        .Q(ap_CS_fsm_state184),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[184] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state184),
        .Q(ap_CS_fsm_state185),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[185] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state185),
        .Q(ap_CS_fsm_state186),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[186] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state186),
        .Q(ap_CS_fsm_state187),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[187] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state187),
        .Q(ap_CS_fsm_state188),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[188] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state188),
        .Q(ap_CS_fsm_state189),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[189] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state189),
        .Q(ap_CS_fsm_state190),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[190] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state190),
        .Q(ap_CS_fsm_state191),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[191] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state191),
        .Q(ap_CS_fsm_state192),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[192] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state192),
        .Q(ap_CS_fsm_state193),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[193] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state193),
        .Q(ap_CS_fsm_state194),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[194] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state194),
        .Q(ap_CS_fsm_state195),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[195] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state195),
        .Q(ap_CS_fsm_state196),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[196] 
       (.C(ap_clk),
        .CE(cnv_26_V_V_empty_n),
        .D(ap_CS_fsm_state196),
        .Q(ap_CS_fsm_state197),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[197] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[197]_0 ),
        .Q(ap_CS_fsm_state198),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[198] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state198),
        .Q(ap_CS_fsm_state199),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[199] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state199),
        .Q(ap_CS_fsm_state200),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[200] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state200),
        .Q(ap_CS_fsm_state201),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[201] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state201),
        .Q(ap_CS_fsm_state202),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[202] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state202),
        .Q(ap_CS_fsm_state203),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[203] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state203),
        .Q(ap_CS_fsm_state204),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[204] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state204),
        .Q(ap_CS_fsm_state205),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[205] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state205),
        .Q(ap_CS_fsm_state206),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[206] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state206),
        .Q(ap_CS_fsm_state207),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[207] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state207),
        .Q(ap_CS_fsm_state208),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[208] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state208),
        .Q(ap_CS_fsm_state209),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[209] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state209),
        .Q(ap_CS_fsm_state210),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[210] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state210),
        .Q(ap_CS_fsm_state211),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[211] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state211),
        .Q(ap_CS_fsm_state212),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[212] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state212),
        .Q(ap_CS_fsm_state213),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[213] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state213),
        .Q(ap_CS_fsm_state214),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[214] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state214),
        .Q(ap_CS_fsm_state215),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[215] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state215),
        .Q(ap_CS_fsm_state216),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[216] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state216),
        .Q(ap_CS_fsm_state217),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[217] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state217),
        .Q(ap_CS_fsm_state218),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[218] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state218),
        .Q(ap_CS_fsm_state219),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[219] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state219),
        .Q(ap_CS_fsm_state220),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[220] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state220),
        .Q(ap_CS_fsm_state221),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[221] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state221),
        .Q(ap_CS_fsm_state222),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[222] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state222),
        .Q(ap_CS_fsm_state223),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[223] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state223),
        .Q(ap_CS_fsm_state224),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[224] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state224),
        .Q(ap_CS_fsm_state225),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[225] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state225),
        .Q(ap_CS_fsm_state226),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[226] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state226),
        .Q(ap_CS_fsm_state227),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[227] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state227),
        .Q(ap_CS_fsm_state228),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[228] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[228]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[229] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[229]_i_1_n_7 ),
        .Q(ap_CS_fsm_state231),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[230] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[230]),
        .Q(ap_CS_fsm_state232),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[231] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[231]),
        .Q(ap_CS_fsm_state233),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[232] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[232]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[233] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[233]),
        .Q(ap_CS_fsm_state236),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[234] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[234]),
        .Q(ap_CS_fsm_state237),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[235] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[235]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[236] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[236]),
        .Q(ap_CS_fsm_state240),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[237] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[237]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[238] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[238]),
        .Q(ap_CS_fsm_state243),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state29),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state36),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state37),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state38),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state39),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state40),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state43),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state44),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state45),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state46),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state47),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state48),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state49),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state50),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state51),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state52),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state53),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state54),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state55),
        .Q(ap_CS_fsm_state56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state56),
        .Q(ap_CS_fsm_state57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state57),
        .Q(ap_CS_fsm_state58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state58),
        .Q(ap_CS_fsm_state59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state59),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state60),
        .Q(ap_CS_fsm_state61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state61),
        .Q(ap_CS_fsm_state62),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state62),
        .Q(ap_CS_fsm_state63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state63),
        .Q(ap_CS_fsm_state64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state64),
        .Q(ap_CS_fsm_state65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state65),
        .Q(ap_CS_fsm_state66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state66),
        .Q(ap_CS_fsm_state67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state67),
        .Q(ap_CS_fsm_state68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state68),
        .Q(ap_CS_fsm_state69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state69),
        .Q(ap_CS_fsm_state70),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state70),
        .Q(ap_CS_fsm_state71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state71),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state72),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state73),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state74),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state75),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state76),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state77),
        .Q(ap_CS_fsm_state78),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state78),
        .Q(ap_CS_fsm_state79),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state79),
        .Q(ap_CS_fsm_state80),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state80),
        .Q(ap_CS_fsm_state81),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state81),
        .Q(ap_CS_fsm_state82),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state82),
        .Q(ap_CS_fsm_state83),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state83),
        .Q(ap_CS_fsm_state84),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state84),
        .Q(ap_CS_fsm_state85),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state85),
        .Q(ap_CS_fsm_state86),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state86),
        .Q(ap_CS_fsm_state87),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state87),
        .Q(ap_CS_fsm_state88),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state88),
        .Q(ap_CS_fsm_state89),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state89),
        .Q(ap_CS_fsm_state90),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state90),
        .Q(ap_CS_fsm_state91),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state91),
        .Q(ap_CS_fsm_state92),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state92),
        .Q(ap_CS_fsm_state93),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state93),
        .Q(ap_CS_fsm_state94),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state94),
        .Q(ap_CS_fsm_state95),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state95),
        .Q(ap_CS_fsm_state96),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state96),
        .Q(ap_CS_fsm_state97),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state97),
        .Q(ap_CS_fsm_state98),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state98),
        .Q(ap_CS_fsm_state99),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state99),
        .Q(ap_CS_fsm_state100),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(sampleStream_V_empty_n),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0FFF088800000000)) 
    ap_enable_reg_pp0_iter0_i_1__13
       (.I0(ap_CS_fsm_state134),
        .I1(\ap_CS_fsm[228]_i_2_n_7 ),
        .I2(exitcond_flatten1_fu_4637_p2),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__13_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__13_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(exitcond_flatten1_fu_4637_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_7),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(\ap_CS_fsm[233]_i_2_n_7 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_CS_fsm_state233),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_7),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[233]_i_2_n_7 ),
        .O(ap_enable_reg_pp1_iter1_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_7),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7F7F70000000000)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(tmp_15_fu_5047_p2),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(\ap_CS_fsm[235]_i_2_n_7 ),
        .I3(p_0_in1_in),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp2_iter0_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_7),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h40404F4000000000)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(p_0_in1_in),
        .I1(ap_enable_reg_pp2_iter1_reg_n_7),
        .I2(\ap_CS_fsm[235]_i_2_n_7 ),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(tmp_15_fu_5047_p2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp2_iter1_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_7),
        .Q(ap_enable_reg_pp2_iter1_reg_n_7),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(\channels5_reg_3421[1]_i_2_n_7 ),
        .I2(tmp_19_fu_5110_p2),
        .I3(ap_CS_fsm_state240),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp3_iter0_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter0_i_1_n_7),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h40404F4000000000)) 
    ap_enable_reg_pp3_iter1_i_1
       (.I0(ap_CS_fsm_state240),
        .I1(ap_enable_reg_pp3_iter1_reg_n_7),
        .I2(\channels5_reg_3421[1]_i_2_n_7 ),
        .I3(ap_enable_reg_pp3_iter0),
        .I4(tmp_19_fu_5110_p2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp3_iter1_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter1_i_1_n_7),
        .Q(ap_enable_reg_pp3_iter1_reg_n_7),
        .R(1'b0));
  FDRE \arrayNo3_cast_reg_5677_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[197]_0 ),
        .D(arrayNo3_cast_fu_3473_p4[0]),
        .Q(arrayNo3_cast_reg_5677[0]),
        .R(1'b0));
  FDRE \arrayNo3_cast_reg_5677_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[197]_0 ),
        .D(arrayNo3_cast_fu_3473_p4[1]),
        .Q(arrayNo3_cast_reg_5677[1]),
        .R(1'b0));
  FDRE \arrayNo3_cast_reg_5677_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[197]_0 ),
        .D(arrayNo3_cast_fu_3473_p4[2]),
        .Q(arrayNo3_cast_reg_5677[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h551555D5AAEAAA2A)) 
    \arrayNo4_cast1_mid2_reg_6935[0]_i_1 
       (.I0(samples4_reg_3311[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I4(arrayNo4_cast1_mid2_s_reg_6930_reg__0[5]),
        .I5(\arrayNo4_cast1_mid2_reg_6935[0]_i_2_n_7 ),
        .O(arrayNo4_cast1_mid2_s_fu_4669_p3[5]));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \arrayNo4_cast1_mid2_reg_6935[0]_i_2 
       (.I0(samples4_reg_3311[4]),
        .I1(\tmp_5_mid2_reg_6949[4]_i_2_n_7 ),
        .I2(arrayNo4_cast1_mid2_s_reg_6930_reg__0[4]),
        .I3(\arrayNo4_cast1_mid2_reg_6935[0]_i_3_n_7 ),
        .I4(\tmp_283_reg_6939[2]_i_2_n_7 ),
        .I5(\arrayNo4_cast1_mid2_reg_6935[0]_i_4_n_7 ),
        .O(\arrayNo4_cast1_mid2_reg_6935[0]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \arrayNo4_cast1_mid2_reg_6935[0]_i_3 
       (.I0(arrayNo4_cast1_mid2_s_reg_6930_reg__0[2]),
        .I1(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(samples4_reg_3311[2]),
        .O(\arrayNo4_cast1_mid2_reg_6935[0]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \arrayNo4_cast1_mid2_reg_6935[0]_i_4 
       (.I0(arrayNo4_cast1_mid2_s_reg_6930_reg__0[3]),
        .I1(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(samples4_reg_3311[3]),
        .O(\arrayNo4_cast1_mid2_reg_6935[0]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h551555D5AAEAAA2A)) 
    \arrayNo4_cast1_mid2_reg_6935[1]_i_1 
       (.I0(samples4_reg_3311[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I4(arrayNo4_cast1_mid2_s_reg_6930_reg__0[6]),
        .I5(\arrayNo4_cast1_mid2_reg_6935[2]_i_2_n_7 ),
        .O(arrayNo4_cast1_mid2_s_fu_4669_p3[6]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \arrayNo4_cast1_mid2_reg_6935[2]_i_1 
       (.I0(samples4_reg_3311[7]),
        .I1(arrayNo4_cast1_mid2_s_reg_6930_reg__0[7]),
        .I2(\arrayNo4_cast1_mid2_reg_6935[2]_i_2_n_7 ),
        .I3(arrayNo4_cast1_mid2_s_reg_6930_reg__0[6]),
        .I4(\tmp_5_mid2_reg_6949[4]_i_2_n_7 ),
        .I5(samples4_reg_3311[6]),
        .O(arrayNo4_cast1_mid2_s_fu_4669_p3[7]));
  LUT6 #(
    .INIT(64'hAAEAAA2A00000000)) 
    \arrayNo4_cast1_mid2_reg_6935[2]_i_2 
       (.I0(samples4_reg_3311[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I4(arrayNo4_cast1_mid2_s_reg_6930_reg__0[5]),
        .I5(\arrayNo4_cast1_mid2_reg_6935[0]_i_2_n_7 ),
        .O(\arrayNo4_cast1_mid2_reg_6935[2]_i_2_n_7 ));
  FDRE \arrayNo4_cast1_mid2_reg_6935_reg[0] 
       (.C(ap_clk),
        .CE(arrayNo4_cast1_mid2_reg_69350),
        .D(arrayNo4_cast1_mid2_s_fu_4669_p3[5]),
        .Q(arrayNo4_cast1_mid2_reg_6935[0]),
        .R(1'b0));
  FDRE \arrayNo4_cast1_mid2_reg_6935_reg[1] 
       (.C(ap_clk),
        .CE(arrayNo4_cast1_mid2_reg_69350),
        .D(arrayNo4_cast1_mid2_s_fu_4669_p3[6]),
        .Q(arrayNo4_cast1_mid2_reg_6935[1]),
        .R(1'b0));
  FDRE \arrayNo4_cast1_mid2_reg_6935_reg[2] 
       (.C(ap_clk),
        .CE(arrayNo4_cast1_mid2_reg_69350),
        .D(arrayNo4_cast1_mid2_s_fu_4669_p3[7]),
        .Q(arrayNo4_cast1_mid2_reg_6935[2]),
        .R(1'b0));
  FDRE \arrayNo4_cast1_mid2_s_reg_6930_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(arrayNo4_cast1_mid2_s_fu_4669_p3[0]),
        .Q(arrayNo4_cast1_mid2_s_reg_6930_reg__0[0]),
        .R(1'b0));
  FDRE \arrayNo4_cast1_mid2_s_reg_6930_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(arrayNo4_cast1_mid2_s_fu_4669_p3[1]),
        .Q(arrayNo4_cast1_mid2_s_reg_6930_reg__0[1]),
        .R(1'b0));
  FDRE \arrayNo4_cast1_mid2_s_reg_6930_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(arrayNo4_cast1_mid2_s_fu_4669_p3[2]),
        .Q(arrayNo4_cast1_mid2_s_reg_6930_reg__0[2]),
        .R(1'b0));
  FDRE \arrayNo4_cast1_mid2_s_reg_6930_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\tmp_283_reg_6939[3]_i_1_n_7 ),
        .Q(arrayNo4_cast1_mid2_s_reg_6930_reg__0[3]),
        .R(1'b0));
  FDRE \arrayNo4_cast1_mid2_s_reg_6930_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(arrayNo4_cast1_mid2_s_fu_4669_p3[4]),
        .Q(arrayNo4_cast1_mid2_s_reg_6930_reg__0[4]),
        .R(1'b0));
  FDRE \arrayNo4_cast1_mid2_s_reg_6930_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(arrayNo4_cast1_mid2_s_fu_4669_p3[5]),
        .Q(arrayNo4_cast1_mid2_s_reg_6930_reg__0[5]),
        .R(1'b0));
  FDRE \arrayNo4_cast1_mid2_s_reg_6930_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(arrayNo4_cast1_mid2_s_fu_4669_p3[6]),
        .Q(arrayNo4_cast1_mid2_s_reg_6930_reg__0[6]),
        .R(1'b0));
  FDRE \arrayNo4_cast1_mid2_s_reg_6930_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(arrayNo4_cast1_mid2_s_fu_4669_p3[7]),
        .Q(arrayNo4_cast1_mid2_s_reg_6930_reg__0[7]),
        .R(1'b0));
  FDRE \arrayNo5_reg_6978_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[231]),
        .D(p_0_in[0]),
        .Q(arrayNo5_reg_6978[0]),
        .R(1'b0));
  FDRE \arrayNo5_reg_6978_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[231]),
        .D(p_0_in[1]),
        .Q(arrayNo5_reg_6978[1]),
        .R(1'b0));
  FDRE \arrayNo5_reg_6978_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[231]),
        .D(p_0_in[2]),
        .Q(arrayNo5_reg_6978[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \arrayNo7_cast_mid2_reg_7077[0]_i_1 
       (.I0(samples6_reg_3388[5]),
        .I1(samples6_reg_3388[3]),
        .I2(samples6_reg_3388[2]),
        .I3(\arrayNo7_cast_mid2_reg_7077[0]_i_2_n_7 ),
        .I4(samples6_reg_3388[1]),
        .I5(samples6_reg_3388[4]),
        .O(arrayNo7_cast_mid2_v_fu_5005_p4[0]));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \arrayNo7_cast_mid2_reg_7077[0]_i_2 
       (.I0(neighbors3_reg_3399[1]),
        .I1(neighbors3_reg_3399[2]),
        .I2(neighbors3_reg_3399[3]),
        .I3(neighbors3_reg_3399[0]),
        .I4(neighbors3_reg_3399[4]),
        .I5(samples6_reg_3388[0]),
        .O(\arrayNo7_cast_mid2_reg_7077[0]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \arrayNo7_cast_mid2_reg_7077[1]_i_1 
       (.I0(samples6_reg_3388[6]),
        .I1(samples6_reg_3388[4]),
        .I2(\arrayNo7_cast_mid2_reg_7077[1]_i_2_n_7 ),
        .I3(samples6_reg_3388[5]),
        .O(arrayNo7_cast_mid2_v_fu_5005_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \arrayNo7_cast_mid2_reg_7077[1]_i_2 
       (.I0(samples6_reg_3388[3]),
        .I1(samples6_reg_3388[2]),
        .I2(\arrayNo7_cast_mid2_reg_7077[0]_i_2_n_7 ),
        .I3(samples6_reg_3388[1]),
        .O(\arrayNo7_cast_mid2_reg_7077[1]_i_2_n_7 ));
  FDRE \arrayNo7_cast_mid2_reg_7077_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(arrayNo7_cast_mid2_v_fu_5005_p4[0]),
        .Q(arrayNo7_cast_mid2_reg_7077_reg__0[0]),
        .R(1'b0));
  FDRE \arrayNo7_cast_mid2_reg_7077_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(arrayNo7_cast_mid2_v_fu_5005_p4[1]),
        .Q(arrayNo7_cast_mid2_reg_7077_reg__0[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \channels2_reg_3366[0]_i_1 
       (.I0(channels2_reg_3366_reg__0__0[0]),
        .O(channels_1_fu_4909_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \channels2_reg_3366[1]_i_1 
       (.I0(channels2_reg_3366_reg__0__0[0]),
        .I1(channels2_reg_3366_reg__0__0[1]),
        .O(channels_1_fu_4909_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \channels2_reg_3366[2]_i_1 
       (.I0(channels2_reg_3366_reg__0__0[2]),
        .I1(channels2_reg_3366_reg__0__0[1]),
        .I2(channels2_reg_3366_reg__0__0[0]),
        .O(channels_1_fu_4909_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \channels2_reg_3366[3]_i_1 
       (.I0(channels2_reg_3366_reg__0__0[3]),
        .I1(channels2_reg_3366_reg__0__0[0]),
        .I2(channels2_reg_3366_reg__0__0[1]),
        .I3(channels2_reg_3366_reg__0__0[2]),
        .O(channels_1_fu_4909_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \channels2_reg_3366[4]_i_1 
       (.I0(channels2_reg_3366_reg__0__0[4]),
        .I1(channels2_reg_3366_reg__0__0[2]),
        .I2(channels2_reg_3366_reg__0__0[1]),
        .I3(channels2_reg_3366_reg__0__0[0]),
        .I4(channels2_reg_3366_reg__0__0[3]),
        .O(channels_1_fu_4909_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \channels2_reg_3366[5]_i_1 
       (.I0(channels2_reg_3366_reg__0__0[5]),
        .I1(channels2_reg_3366_reg__0__0[3]),
        .I2(channels2_reg_3366_reg__0__0[0]),
        .I3(channels2_reg_3366_reg__0__0[1]),
        .I4(channels2_reg_3366_reg__0__0[2]),
        .I5(channels2_reg_3366_reg__0__0[4]),
        .O(channels_1_fu_4909_p2[5]));
  LUT4 #(
    .INIT(16'hF700)) 
    \channels2_reg_3366[6]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm[233]_i_2_n_7 ),
        .I3(ap_CS_fsm_state233),
        .O(\channels2_reg_3366[6]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'h08)) 
    \channels2_reg_3366[6]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm[233]_i_2_n_7 ),
        .O(\channels2_reg_3366[6]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \channels2_reg_3366[6]_i_3 
       (.I0(channels2_reg_3366_reg__0),
        .I1(\channels2_reg_3366[6]_i_4_n_7 ),
        .I2(channels2_reg_3366_reg__0__0[5]),
        .O(channels_1_fu_4909_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \channels2_reg_3366[6]_i_4 
       (.I0(channels2_reg_3366_reg__0__0[4]),
        .I1(channels2_reg_3366_reg__0__0[2]),
        .I2(channels2_reg_3366_reg__0__0[1]),
        .I3(channels2_reg_3366_reg__0__0[0]),
        .I4(channels2_reg_3366_reg__0__0[3]),
        .O(\channels2_reg_3366[6]_i_4_n_7 ));
  FDRE \channels2_reg_3366_reg[0] 
       (.C(ap_clk),
        .CE(\channels2_reg_3366[6]_i_2_n_7 ),
        .D(channels_1_fu_4909_p2[0]),
        .Q(channels2_reg_3366_reg__0__0[0]),
        .R(\channels2_reg_3366[6]_i_1_n_7 ));
  FDRE \channels2_reg_3366_reg[1] 
       (.C(ap_clk),
        .CE(\channels2_reg_3366[6]_i_2_n_7 ),
        .D(channels_1_fu_4909_p2[1]),
        .Q(channels2_reg_3366_reg__0__0[1]),
        .R(\channels2_reg_3366[6]_i_1_n_7 ));
  FDRE \channels2_reg_3366_reg[2] 
       (.C(ap_clk),
        .CE(\channels2_reg_3366[6]_i_2_n_7 ),
        .D(channels_1_fu_4909_p2[2]),
        .Q(channels2_reg_3366_reg__0__0[2]),
        .R(\channels2_reg_3366[6]_i_1_n_7 ));
  FDRE \channels2_reg_3366_reg[3] 
       (.C(ap_clk),
        .CE(\channels2_reg_3366[6]_i_2_n_7 ),
        .D(channels_1_fu_4909_p2[3]),
        .Q(channels2_reg_3366_reg__0__0[3]),
        .R(\channels2_reg_3366[6]_i_1_n_7 ));
  FDRE \channels2_reg_3366_reg[4] 
       (.C(ap_clk),
        .CE(\channels2_reg_3366[6]_i_2_n_7 ),
        .D(channels_1_fu_4909_p2[4]),
        .Q(channels2_reg_3366_reg__0__0[4]),
        .R(\channels2_reg_3366[6]_i_1_n_7 ));
  FDRE \channels2_reg_3366_reg[5] 
       (.C(ap_clk),
        .CE(\channels2_reg_3366[6]_i_2_n_7 ),
        .D(channels_1_fu_4909_p2[5]),
        .Q(channels2_reg_3366_reg__0__0[5]),
        .R(\channels2_reg_3366[6]_i_1_n_7 ));
  FDRE \channels2_reg_3366_reg[6] 
       (.C(ap_clk),
        .CE(\channels2_reg_3366[6]_i_2_n_7 ),
        .D(channels_1_fu_4909_p2[6]),
        .Q(channels2_reg_3366_reg__0),
        .R(\channels2_reg_3366[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \channels3_mid2_reg_6944[0]_i_1 
       (.I0(channels3_reg_3344[0]),
        .I1(featurePC_0_V_U_n_23),
        .O(channels3_mid2_fu_4721_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \channels3_mid2_reg_6944[1]_i_1 
       (.I0(channels3_reg_3344[1]),
        .I1(featurePC_0_V_U_n_23),
        .O(channels3_mid2_fu_4721_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \channels3_mid2_reg_6944[2]_i_1 
       (.I0(channels3_reg_3344[2]),
        .I1(featurePC_0_V_U_n_23),
        .O(channels3_mid2_fu_4721_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \channels3_mid2_reg_6944[3]_i_1 
       (.I0(channels3_reg_3344[3]),
        .I1(featurePC_0_V_U_n_23),
        .O(channels3_mid2_fu_4721_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \channels3_mid2_reg_6944[4]_i_1 
       (.I0(channels3_reg_3344[4]),
        .I1(featurePC_0_V_U_n_23),
        .O(channels3_mid2_fu_4721_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \channels3_mid2_reg_6944[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(exitcond_flatten1_fu_4637_p2),
        .O(arrayNo4_cast1_mid2_reg_69350));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \channels3_mid2_reg_6944[6]_i_2 
       (.I0(channels3_reg_3344[6]),
        .I1(featurePC_0_V_U_n_23),
        .O(channels3_mid2_fu_4721_p3[6]));
  FDRE \channels3_mid2_reg_6944_reg[0] 
       (.C(ap_clk),
        .CE(arrayNo4_cast1_mid2_reg_69350),
        .D(channels3_mid2_fu_4721_p3[0]),
        .Q(channels3_mid2_reg_6944[0]),
        .R(1'b0));
  FDRE \channels3_mid2_reg_6944_reg[1] 
       (.C(ap_clk),
        .CE(arrayNo4_cast1_mid2_reg_69350),
        .D(channels3_mid2_fu_4721_p3[1]),
        .Q(channels3_mid2_reg_6944[1]),
        .R(1'b0));
  FDRE \channels3_mid2_reg_6944_reg[2] 
       (.C(ap_clk),
        .CE(arrayNo4_cast1_mid2_reg_69350),
        .D(channels3_mid2_fu_4721_p3[2]),
        .Q(channels3_mid2_reg_6944[2]),
        .R(1'b0));
  FDRE \channels3_mid2_reg_6944_reg[3] 
       (.C(ap_clk),
        .CE(arrayNo4_cast1_mid2_reg_69350),
        .D(channels3_mid2_fu_4721_p3[3]),
        .Q(channels3_mid2_reg_6944[3]),
        .R(1'b0));
  FDRE \channels3_mid2_reg_6944_reg[4] 
       (.C(ap_clk),
        .CE(arrayNo4_cast1_mid2_reg_69350),
        .D(channels3_mid2_fu_4721_p3[4]),
        .Q(channels3_mid2_reg_6944[4]),
        .R(1'b0));
  FDRE \channels3_mid2_reg_6944_reg[5] 
       (.C(ap_clk),
        .CE(arrayNo4_cast1_mid2_reg_69350),
        .D(channels3_mid2_fu_4721_p3[5]),
        .Q(channels3_mid2_reg_6944[5]),
        .R(1'b0));
  FDRE \channels3_mid2_reg_6944_reg[6] 
       (.C(ap_clk),
        .CE(arrayNo4_cast1_mid2_reg_69350),
        .D(channels3_mid2_fu_4721_p3[6]),
        .Q(channels3_mid2_reg_6944[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \channels3_reg_3344[0]_i_1 
       (.I0(channels3_reg_3344[0]),
        .I1(featurePC_0_V_U_n_23),
        .O(channels_3_fu_4742_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \channels3_reg_3344[1]_i_1 
       (.I0(channels3_reg_3344[1]),
        .I1(featurePC_0_V_U_n_23),
        .I2(channels3_reg_3344[0]),
        .O(\channels3_reg_3344[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \channels3_reg_3344[2]_i_1 
       (.I0(channels3_reg_3344[2]),
        .I1(channels3_reg_3344[0]),
        .I2(featurePC_0_V_U_n_23),
        .I3(channels3_reg_3344[1]),
        .O(\channels3_reg_3344[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \channels3_reg_3344[3]_i_1 
       (.I0(channels3_reg_3344[3]),
        .I1(channels3_reg_3344[1]),
        .I2(featurePC_0_V_U_n_23),
        .I3(channels3_reg_3344[0]),
        .I4(channels3_reg_3344[2]),
        .O(channels_3_fu_4742_p2[3]));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \channels3_reg_3344[4]_i_1 
       (.I0(channels3_reg_3344[4]),
        .I1(channels3_reg_3344[2]),
        .I2(channels3_reg_3344[0]),
        .I3(featurePC_0_V_U_n_23),
        .I4(channels3_reg_3344[1]),
        .I5(channels3_reg_3344[3]),
        .O(channels_3_fu_4742_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \channels3_reg_3344[5]_i_1 
       (.I0(channels3_mid2_fu_4721_p3[5]),
        .I1(\channels3_reg_3344[6]_i_4_n_7 ),
        .O(channels_3_fu_4742_p2[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \channels3_reg_3344[6]_i_1 
       (.I0(ap_CS_fsm_state134),
        .I1(\ap_CS_fsm[228]_i_2_n_7 ),
        .O(clear));
  LUT3 #(
    .INIT(8'h08)) 
    \channels3_reg_3344[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_flatten1_fu_4637_p2),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \channels3_reg_3344[6]_i_3 
       (.I0(channels3_reg_3344[6]),
        .I1(\channels3_reg_3344[6]_i_4_n_7 ),
        .I2(channels3_reg_3344[5]),
        .I3(featurePC_0_V_U_n_23),
        .O(channels_3_fu_4742_p2[6]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \channels3_reg_3344[6]_i_4 
       (.I0(channels3_reg_3344[4]),
        .I1(channels3_reg_3344[2]),
        .I2(channels3_reg_3344[0]),
        .I3(featurePC_0_V_U_n_23),
        .I4(channels3_reg_3344[1]),
        .I5(channels3_reg_3344[3]),
        .O(\channels3_reg_3344[6]_i_4_n_7 ));
  FDRE \channels3_reg_3344_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(channels_3_fu_4742_p2[0]),
        .Q(channels3_reg_3344[0]),
        .R(clear));
  FDRE \channels3_reg_3344_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\channels3_reg_3344[1]_i_1_n_7 ),
        .Q(channels3_reg_3344[1]),
        .R(clear));
  FDRE \channels3_reg_3344_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\channels3_reg_3344[2]_i_1_n_7 ),
        .Q(channels3_reg_3344[2]),
        .R(clear));
  FDRE \channels3_reg_3344_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(channels_3_fu_4742_p2[3]),
        .Q(channels3_reg_3344[3]),
        .R(clear));
  FDRE \channels3_reg_3344_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(channels_3_fu_4742_p2[4]),
        .Q(channels3_reg_3344[4]),
        .R(clear));
  FDRE \channels3_reg_3344_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(channels_3_fu_4742_p2[5]),
        .Q(channels3_reg_3344[5]),
        .R(clear));
  FDRE \channels3_reg_3344_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(channels_3_fu_4742_p2[6]),
        .Q(channels3_reg_3344[6]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \channels4_reg_3410[0]_i_1 
       (.I0(channels4_reg_3410_reg__0[0]),
        .O(channels_fu_5053_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \channels4_reg_3410[1]_i_1 
       (.I0(channels4_reg_3410_reg__0[0]),
        .I1(channels4_reg_3410_reg__0[1]),
        .O(channels_fu_5053_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \channels4_reg_3410[2]_i_1 
       (.I0(channels4_reg_3410_reg__0[2]),
        .I1(channels4_reg_3410_reg__0[1]),
        .I2(channels4_reg_3410_reg__0[0]),
        .O(channels_fu_5053_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \channels4_reg_3410[3]_i_1 
       (.I0(channels4_reg_3410_reg__0[3]),
        .I1(channels4_reg_3410_reg__0[0]),
        .I2(channels4_reg_3410_reg__0[1]),
        .I3(channels4_reg_3410_reg__0[2]),
        .O(channels_fu_5053_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \channels4_reg_3410[4]_i_1 
       (.I0(channels4_reg_3410_reg__0[4]),
        .I1(channels4_reg_3410_reg__0[2]),
        .I2(channels4_reg_3410_reg__0[1]),
        .I3(channels4_reg_3410_reg__0[0]),
        .I4(channels4_reg_3410_reg__0[3]),
        .O(channels_fu_5053_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \channels4_reg_3410[5]_i_1 
       (.I0(channels4_reg_3410_reg__0[5]),
        .I1(channels4_reg_3410_reg__0[3]),
        .I2(channels4_reg_3410_reg__0[0]),
        .I3(channels4_reg_3410_reg__0[1]),
        .I4(channels4_reg_3410_reg__0[2]),
        .I5(channels4_reg_3410_reg__0[4]),
        .O(channels_fu_5053_p2[5]));
  LUT6 #(
    .INIT(64'h00000000FB000000)) 
    \channels4_reg_3410[6]_i_1 
       (.I0(\tmp_15_reg_7093_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp2_iter1_reg_n_7),
        .I2(cnv_27_V_V_full_n),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(tmp_15_fu_5047_p2),
        .O(\channels4_reg_3410[6]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \channels4_reg_3410[6]_i_2 
       (.I0(channels4_reg_3410_reg__0[6]),
        .I1(\channels4_reg_3410[6]_i_3_n_7 ),
        .I2(channels4_reg_3410_reg__0[5]),
        .O(channels_fu_5053_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \channels4_reg_3410[6]_i_3 
       (.I0(channels4_reg_3410_reg__0[4]),
        .I1(channels4_reg_3410_reg__0[2]),
        .I2(channels4_reg_3410_reg__0[1]),
        .I3(channels4_reg_3410_reg__0[0]),
        .I4(channels4_reg_3410_reg__0[3]),
        .O(\channels4_reg_3410[6]_i_3_n_7 ));
  FDRE \channels4_reg_3410_reg[0] 
       (.C(ap_clk),
        .CE(\channels4_reg_3410[6]_i_1_n_7 ),
        .D(channels_fu_5053_p2[0]),
        .Q(channels4_reg_3410_reg__0[0]),
        .R(p_0_in1_in));
  FDRE \channels4_reg_3410_reg[1] 
       (.C(ap_clk),
        .CE(\channels4_reg_3410[6]_i_1_n_7 ),
        .D(channels_fu_5053_p2[1]),
        .Q(channels4_reg_3410_reg__0[1]),
        .R(p_0_in1_in));
  FDRE \channels4_reg_3410_reg[2] 
       (.C(ap_clk),
        .CE(\channels4_reg_3410[6]_i_1_n_7 ),
        .D(channels_fu_5053_p2[2]),
        .Q(channels4_reg_3410_reg__0[2]),
        .R(p_0_in1_in));
  FDRE \channels4_reg_3410_reg[3] 
       (.C(ap_clk),
        .CE(\channels4_reg_3410[6]_i_1_n_7 ),
        .D(channels_fu_5053_p2[3]),
        .Q(channels4_reg_3410_reg__0[3]),
        .R(p_0_in1_in));
  FDRE \channels4_reg_3410_reg[4] 
       (.C(ap_clk),
        .CE(\channels4_reg_3410[6]_i_1_n_7 ),
        .D(channels_fu_5053_p2[4]),
        .Q(channels4_reg_3410_reg__0[4]),
        .R(p_0_in1_in));
  FDRE \channels4_reg_3410_reg[5] 
       (.C(ap_clk),
        .CE(\channels4_reg_3410[6]_i_1_n_7 ),
        .D(channels_fu_5053_p2[5]),
        .Q(channels4_reg_3410_reg__0[5]),
        .R(p_0_in1_in));
  FDRE \channels4_reg_3410_reg[6] 
       (.C(ap_clk),
        .CE(\channels4_reg_3410[6]_i_1_n_7 ),
        .D(channels_fu_5053_p2[6]),
        .Q(channels4_reg_3410_reg__0[6]),
        .R(p_0_in1_in));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA5565)) 
    \channels5_reg_3421[0]_i_1 
       (.I0(channels5_reg_3421_reg[0]),
        .I1(\tmp_19_reg_7127_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp3_iter1_reg_n_7),
        .I3(cnv_27_V_V_full_n),
        .I4(ram_reg_0_0_i_13_n_7),
        .I5(tmp_19_fu_5110_p2),
        .O(\channels5_reg_3421[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA6AAAAAA)) 
    \channels5_reg_3421[1]_i_1 
       (.I0(channels5_reg_3421_reg[1]),
        .I1(channels5_reg_3421_reg[0]),
        .I2(tmp_19_fu_5110_p2),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(\channels5_reg_3421[1]_i_2_n_7 ),
        .O(\channels5_reg_3421[1]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'h04)) 
    \channels5_reg_3421[1]_i_2 
       (.I0(cnv_27_V_V_full_n),
        .I1(ap_enable_reg_pp3_iter1_reg_n_7),
        .I2(\tmp_19_reg_7127_reg_n_7_[0] ),
        .O(\channels5_reg_3421[1]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \channels5_reg_3421[2]_i_1 
       (.I0(channels5_reg_3421_reg[2]),
        .I1(channels5_reg_3421_reg[1]),
        .I2(\channels5_reg_3421[4]_i_2_n_7 ),
        .I3(channels5_reg_3421_reg[0]),
        .O(\channels5_reg_3421[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \channels5_reg_3421[3]_i_1 
       (.I0(channels5_reg_3421_reg[3]),
        .I1(channels5_reg_3421_reg[2]),
        .I2(channels5_reg_3421_reg[0]),
        .I3(\channels5_reg_3421[4]_i_2_n_7 ),
        .I4(channels5_reg_3421_reg[1]),
        .O(\channels5_reg_3421[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \channels5_reg_3421[4]_i_1 
       (.I0(channels5_reg_3421_reg[4]),
        .I1(channels5_reg_3421_reg[3]),
        .I2(channels5_reg_3421_reg[1]),
        .I3(\channels5_reg_3421[4]_i_2_n_7 ),
        .I4(channels5_reg_3421_reg[0]),
        .I5(channels5_reg_3421_reg[2]),
        .O(\channels5_reg_3421[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hBFBFBFBFBFFFBFBF)) 
    \channels5_reg_3421[4]_i_2 
       (.I0(tmp_19_fu_5110_p2),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(cnv_27_V_V_full_n),
        .I4(ap_enable_reg_pp3_iter1_reg_n_7),
        .I5(\tmp_19_reg_7127_reg_n_7_[0] ),
        .O(\channels5_reg_3421[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \channels5_reg_3421[5]_i_1 
       (.I0(channels5_reg_3421_reg[5]),
        .I1(channels5_reg_3421_reg[2]),
        .I2(\channels5_reg_3421[5]_i_2_n_7 ),
        .I3(channels5_reg_3421_reg[1]),
        .I4(channels5_reg_3421_reg[3]),
        .I5(channels5_reg_3421_reg[4]),
        .O(\channels5_reg_3421[5]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF04FFFFFFFF)) 
    \channels5_reg_3421[5]_i_2 
       (.I0(\tmp_19_reg_7127_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp3_iter1_reg_n_7),
        .I2(cnv_27_V_V_full_n),
        .I3(ram_reg_0_0_i_13_n_7),
        .I4(tmp_19_fu_5110_p2),
        .I5(channels5_reg_3421_reg[0]),
        .O(\channels5_reg_3421[5]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h0078)) 
    \channels5_reg_3421[6]_i_1 
       (.I0(\channels5_reg_3421[6]_i_2_n_7 ),
        .I1(channels5_reg_3421_reg[5]),
        .I2(channels5_reg_3421_reg[6]),
        .I3(ap_CS_fsm_state240),
        .O(\channels5_reg_3421[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \channels5_reg_3421[6]_i_2 
       (.I0(channels5_reg_3421_reg[4]),
        .I1(channels5_reg_3421_reg[3]),
        .I2(channels5_reg_3421_reg[1]),
        .I3(\channels5_reg_3421[4]_i_2_n_7 ),
        .I4(channels5_reg_3421_reg[0]),
        .I5(channels5_reg_3421_reg[2]),
        .O(\channels5_reg_3421[6]_i_2_n_7 ));
  FDRE \channels5_reg_3421_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\channels5_reg_3421[0]_i_1_n_7 ),
        .Q(channels5_reg_3421_reg[0]),
        .R(ap_CS_fsm_state240));
  FDRE \channels5_reg_3421_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\channels5_reg_3421[1]_i_1_n_7 ),
        .Q(channels5_reg_3421_reg[1]),
        .R(ap_CS_fsm_state240));
  FDRE \channels5_reg_3421_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\channels5_reg_3421[2]_i_1_n_7 ),
        .Q(channels5_reg_3421_reg[2]),
        .R(ap_CS_fsm_state240));
  FDRE \channels5_reg_3421_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\channels5_reg_3421[3]_i_1_n_7 ),
        .Q(channels5_reg_3421_reg[3]),
        .R(ap_CS_fsm_state240));
  FDRE \channels5_reg_3421_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\channels5_reg_3421[4]_i_1_n_7 ),
        .Q(channels5_reg_3421_reg[4]),
        .R(ap_CS_fsm_state240));
  FDRE \channels5_reg_3421_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\channels5_reg_3421[5]_i_1_n_7 ),
        .Q(channels5_reg_3421_reg[5]),
        .R(ap_CS_fsm_state240));
  FDRE \channels5_reg_3421_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\channels5_reg_3421[6]_i_1_n_7 ),
        .Q(channels5_reg_3421_reg[6]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeS2_mux_432rcU computeS2_mux_432rcU_U25
       (.DOADO(sampStore_3_q0),
        .Q(arrayNo5_reg_6978[1:0]),
        .sample_val_fu_4859_p6(sample_val_fu_4859_p6),
        .\tmp_159_reg_7013_reg[1] (sampStore_2_q0),
        .\tmp_159_reg_7013_reg[1]_0 (sampStore_1_q0),
        .\tmp_159_reg_7013_reg[1]_1 (sampStore_0_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeS2_mux_432sc4 computeS2_mux_432sc4_U26
       (.DOBDO(featurePC_0_V_q1),
        .Q(tmp_159_reg_7013_reg__0),
        .\featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg (\featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg ),
        .\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg (\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg ),
        .\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_0 (\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_0 ),
        .\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_1 (\sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_flatten1_reg_6921[0]_i_1 
       (.I0(exitcond_flatten1_fu_4637_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .O(\exitcond_flatten1_reg_6921[0]_i_1_n_7 ));
  FDRE \exitcond_flatten1_reg_6921_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten1_reg_6921[0]_i_1_n_7 ),
        .Q(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_featurebkb featurePC_0_V_U
       (.ADDRARDADDR(ADDRARDADDR[11:1]),
        .ADDRBWRADDR(ADDRBWRADDR[3:0]),
        .D(channels3_mid2_fu_4721_p3[5]),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DOBDO(featurePC_0_V_q1),
        .Q({arrayNo3_cast_fu_3473_p4[0],\points3_reg_3288_reg_n_7_[5] ,\points3_reg_3288_reg_n_7_[4] ,\points3_reg_3288_reg_n_7_[3] ,\points3_reg_3288_reg_n_7_[2] ,\points3_reg_3288_reg_n_7_[1] ,\points3_reg_3288_reg_n_7_[0] }),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .\channels3_reg_3344_reg[2] (featurePC_0_V_U_n_26),
        .d0(d0),
        .featurePC_0_V_ce1(featurePC_0_V_ce1),
        .indvar_flatten_reg_3322_reg(indvar_flatten_reg_3322_reg),
        .\indvar_flatten_reg_3322_reg[8]_0 (featurePC_0_V_U_n_25),
        .indvar_flatten_reg_3322_reg_8_sp_1(featurePC_0_V_U_n_23),
        .ram_reg(ram_reg_i_98_n_7),
        .ram_reg_0(\ap_CS_fsm_reg[197]_0 ),
        .ram_reg_1(arrayNo3_cast_reg_5677[0]),
        .ram_reg_10(channels2_reg_3366_reg__0__0[0]),
        .ram_reg_2(ram_reg_i_99_n_7),
        .ram_reg_3(ram_reg_i_44_n_7),
        .ram_reg_4(channels3_reg_3344),
        .ram_reg_5(featurePC_0_V_addr_3_reg_5686_reg__0),
        .ram_reg_6({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .ram_reg_7(ram_reg_i_47_n_7),
        .ram_reg_8(ram_reg_i_48_n_7),
        .ram_reg_9(ram_reg_i_49_n_7));
  FDRE \featurePC_0_V_addr_62_reg_5981_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[197]_0 ),
        .D(\points3_reg_3288_reg_n_7_[4] ),
        .Q(featurePC_0_V_addr_3_reg_5686_reg__0[4]),
        .R(1'b0));
  FDRE \featurePC_0_V_addr_62_reg_5981_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[197]_0 ),
        .D(\points3_reg_3288_reg_n_7_[5] ),
        .Q(featurePC_0_V_addr_3_reg_5686_reg__0[5]),
        .R(1'b0));
  FDRE \featurePC_0_V_addr_62_reg_5981_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[197]_0 ),
        .D(\points3_reg_3288_reg_n_7_[0] ),
        .Q(featurePC_0_V_addr_3_reg_5686_reg__0[0]),
        .R(1'b0));
  FDRE \featurePC_0_V_addr_62_reg_5981_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[197]_0 ),
        .D(\points3_reg_3288_reg_n_7_[1] ),
        .Q(featurePC_0_V_addr_3_reg_5686_reg__0[1]),
        .R(1'b0));
  FDRE \featurePC_0_V_addr_62_reg_5981_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[197]_0 ),
        .D(\points3_reg_3288_reg_n_7_[2] ),
        .Q(featurePC_0_V_addr_3_reg_5686_reg__0[2]),
        .R(1'b0));
  FDRE \featurePC_0_V_addr_62_reg_5981_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[197]_0 ),
        .D(\points3_reg_3288_reg_n_7_[3] ),
        .Q(featurePC_0_V_addr_3_reg_5686_reg__0[3]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_LFSR grp_LFSR_fu_3432
       (.D(ap_NS_fsm[1]),
        .E(grp_LFSR_fu_3432_n_21),
        .Q({ap_CS_fsm_state2,Q[0]}),
        .SR(ap_rst_n_inv),
        .WEBWE(sampleStream_V_write),
        .\ap_CS_fsm_reg[126]_0 (grp_LFSR_fu_3432_n_20),
        .\ap_CS_fsm_reg[127]_0 ({ap_CS_fsm_state128_0,grp_LFSR_fu_3432_n_11}),
        .\ap_CS_fsm_reg[1]_0 (push),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(grp_LFSR_fu_3432_n_23),
        .grp_LFSR_fu_3432_ap_start_reg(grp_LFSR_fu_3432_ap_start_reg),
        .grp_LFSR_fu_3432_ap_start_reg_reg(grp_LFSR_fu_3432_n_8),
        .\q_tmp_reg[0] (sampleStream_V_fifo_U_n_11),
        .sampleStream_V_full_n(sampleStream_V_full_n),
        .\tmp_267_reg_72_reg[6]_0 (grp_LFSR_fu_3432_sampleStream_V_din),
        .\usedw_reg[7] (sampleStream_V_fifo_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    grp_LFSR_fu_3432_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sampleStream_V_fifo_U_n_21),
        .Q(grp_LFSR_fu_3432_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten1_reg_3300[0]_i_2 
       (.I0(indvar_flatten1_reg_3300_reg[0]),
        .O(\indvar_flatten1_reg_3300[0]_i_2_n_7 ));
  FDRE \indvar_flatten1_reg_3300_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_3300_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten1_reg_3300_reg[0]),
        .R(clear));
  CARRY4 \indvar_flatten1_reg_3300_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten1_reg_3300_reg[0]_i_1_n_7 ,\indvar_flatten1_reg_3300_reg[0]_i_1_n_8 ,\indvar_flatten1_reg_3300_reg[0]_i_1_n_9 ,\indvar_flatten1_reg_3300_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten1_reg_3300_reg[0]_i_1_n_11 ,\indvar_flatten1_reg_3300_reg[0]_i_1_n_12 ,\indvar_flatten1_reg_3300_reg[0]_i_1_n_13 ,\indvar_flatten1_reg_3300_reg[0]_i_1_n_14 }),
        .S({indvar_flatten1_reg_3300_reg[3:1],\indvar_flatten1_reg_3300[0]_i_2_n_7 }));
  FDRE \indvar_flatten1_reg_3300_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_3300_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten1_reg_3300_reg[10]),
        .R(clear));
  FDRE \indvar_flatten1_reg_3300_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_3300_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten1_reg_3300_reg[11]),
        .R(clear));
  FDRE \indvar_flatten1_reg_3300_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_3300_reg[12]_i_1_n_14 ),
        .Q(indvar_flatten1_reg_3300_reg[12]),
        .R(clear));
  CARRY4 \indvar_flatten1_reg_3300_reg[12]_i_1 
       (.CI(\indvar_flatten1_reg_3300_reg[8]_i_1_n_7 ),
        .CO({\indvar_flatten1_reg_3300_reg[12]_i_1_n_7 ,\indvar_flatten1_reg_3300_reg[12]_i_1_n_8 ,\indvar_flatten1_reg_3300_reg[12]_i_1_n_9 ,\indvar_flatten1_reg_3300_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten1_reg_3300_reg[12]_i_1_n_11 ,\indvar_flatten1_reg_3300_reg[12]_i_1_n_12 ,\indvar_flatten1_reg_3300_reg[12]_i_1_n_13 ,\indvar_flatten1_reg_3300_reg[12]_i_1_n_14 }),
        .S(indvar_flatten1_reg_3300_reg[15:12]));
  FDRE \indvar_flatten1_reg_3300_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_3300_reg[12]_i_1_n_13 ),
        .Q(indvar_flatten1_reg_3300_reg[13]),
        .R(clear));
  FDRE \indvar_flatten1_reg_3300_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_3300_reg[12]_i_1_n_12 ),
        .Q(indvar_flatten1_reg_3300_reg[14]),
        .R(clear));
  FDRE \indvar_flatten1_reg_3300_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_3300_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten1_reg_3300_reg[15]),
        .R(clear));
  FDRE \indvar_flatten1_reg_3300_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_3300_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten1_reg_3300_reg[16]),
        .R(clear));
  CARRY4 \indvar_flatten1_reg_3300_reg[16]_i_1 
       (.CI(\indvar_flatten1_reg_3300_reg[12]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten1_reg_3300_reg[16]_i_1_CO_UNCONNECTED [3:1],\indvar_flatten1_reg_3300_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten1_reg_3300_reg[16]_i_1_O_UNCONNECTED [3:2],\indvar_flatten1_reg_3300_reg[16]_i_1_n_13 ,\indvar_flatten1_reg_3300_reg[16]_i_1_n_14 }),
        .S({1'b0,1'b0,indvar_flatten1_reg_3300_reg[17:16]}));
  FDRE \indvar_flatten1_reg_3300_reg[17] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_3300_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten1_reg_3300_reg[17]),
        .R(clear));
  FDRE \indvar_flatten1_reg_3300_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_3300_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten1_reg_3300_reg[1]),
        .R(clear));
  FDRE \indvar_flatten1_reg_3300_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_3300_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten1_reg_3300_reg[2]),
        .R(clear));
  FDRE \indvar_flatten1_reg_3300_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_3300_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten1_reg_3300_reg[3]),
        .R(clear));
  FDRE \indvar_flatten1_reg_3300_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_3300_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten1_reg_3300_reg[4]),
        .R(clear));
  CARRY4 \indvar_flatten1_reg_3300_reg[4]_i_1 
       (.CI(\indvar_flatten1_reg_3300_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten1_reg_3300_reg[4]_i_1_n_7 ,\indvar_flatten1_reg_3300_reg[4]_i_1_n_8 ,\indvar_flatten1_reg_3300_reg[4]_i_1_n_9 ,\indvar_flatten1_reg_3300_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten1_reg_3300_reg[4]_i_1_n_11 ,\indvar_flatten1_reg_3300_reg[4]_i_1_n_12 ,\indvar_flatten1_reg_3300_reg[4]_i_1_n_13 ,\indvar_flatten1_reg_3300_reg[4]_i_1_n_14 }),
        .S(indvar_flatten1_reg_3300_reg[7:4]));
  FDRE \indvar_flatten1_reg_3300_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_3300_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten1_reg_3300_reg[5]),
        .R(clear));
  FDRE \indvar_flatten1_reg_3300_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_3300_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten1_reg_3300_reg[6]),
        .R(clear));
  FDRE \indvar_flatten1_reg_3300_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_3300_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten1_reg_3300_reg[7]),
        .R(clear));
  FDRE \indvar_flatten1_reg_3300_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_3300_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten1_reg_3300_reg[8]),
        .R(clear));
  CARRY4 \indvar_flatten1_reg_3300_reg[8]_i_1 
       (.CI(\indvar_flatten1_reg_3300_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten1_reg_3300_reg[8]_i_1_n_7 ,\indvar_flatten1_reg_3300_reg[8]_i_1_n_8 ,\indvar_flatten1_reg_3300_reg[8]_i_1_n_9 ,\indvar_flatten1_reg_3300_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten1_reg_3300_reg[8]_i_1_n_11 ,\indvar_flatten1_reg_3300_reg[8]_i_1_n_12 ,\indvar_flatten1_reg_3300_reg[8]_i_1_n_13 ,\indvar_flatten1_reg_3300_reg[8]_i_1_n_14 }),
        .S(indvar_flatten1_reg_3300_reg[11:8]));
  FDRE \indvar_flatten1_reg_3300_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten1_reg_3300_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten1_reg_3300_reg[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \indvar_flatten2_reg_3377[11]_i_1 
       (.I0(ap_CS_fsm_state232),
        .I1(\ap_CS_fsm[231]_i_2_n_7 ),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(\samples5_reg_3355_reg_n_7_[4] ),
        .O(ap_NS_fsm110_out));
  FDRE \indvar_flatten2_reg_3377_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(indvar_flatten_next2_reg_7061[0]),
        .Q(indvar_flatten2_reg_3377[0]),
        .R(ap_NS_fsm110_out));
  FDRE \indvar_flatten2_reg_3377_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(indvar_flatten_next2_reg_7061[10]),
        .Q(indvar_flatten2_reg_3377[10]),
        .R(ap_NS_fsm110_out));
  FDRE \indvar_flatten2_reg_3377_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(indvar_flatten_next2_reg_7061[11]),
        .Q(indvar_flatten2_reg_3377[11]),
        .R(ap_NS_fsm110_out));
  FDRE \indvar_flatten2_reg_3377_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(indvar_flatten_next2_reg_7061[1]),
        .Q(indvar_flatten2_reg_3377[1]),
        .R(ap_NS_fsm110_out));
  FDRE \indvar_flatten2_reg_3377_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(indvar_flatten_next2_reg_7061[2]),
        .Q(indvar_flatten2_reg_3377[2]),
        .R(ap_NS_fsm110_out));
  FDRE \indvar_flatten2_reg_3377_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(indvar_flatten_next2_reg_7061[3]),
        .Q(indvar_flatten2_reg_3377[3]),
        .R(ap_NS_fsm110_out));
  FDRE \indvar_flatten2_reg_3377_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(indvar_flatten_next2_reg_7061[4]),
        .Q(indvar_flatten2_reg_3377[4]),
        .R(ap_NS_fsm110_out));
  FDRE \indvar_flatten2_reg_3377_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(indvar_flatten_next2_reg_7061[5]),
        .Q(indvar_flatten2_reg_3377[5]),
        .R(ap_NS_fsm110_out));
  FDRE \indvar_flatten2_reg_3377_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(indvar_flatten_next2_reg_7061[6]),
        .Q(indvar_flatten2_reg_3377[6]),
        .R(ap_NS_fsm110_out));
  FDRE \indvar_flatten2_reg_3377_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(indvar_flatten_next2_reg_7061[7]),
        .Q(indvar_flatten2_reg_3377[7]),
        .R(ap_NS_fsm110_out));
  FDRE \indvar_flatten2_reg_3377_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(indvar_flatten_next2_reg_7061[8]),
        .Q(indvar_flatten2_reg_3377[8]),
        .R(ap_NS_fsm110_out));
  FDRE \indvar_flatten2_reg_3377_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(indvar_flatten_next2_reg_7061[9]),
        .Q(indvar_flatten2_reg_3377[9]),
        .R(ap_NS_fsm110_out));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_next2_reg_7061[0]_i_1 
       (.I0(indvar_flatten2_reg_3377[0]),
        .O(indvar_flatten_next2_fu_4971_p2[0]));
  FDRE \indvar_flatten_next2_reg_7061_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state237),
        .D(indvar_flatten_next2_fu_4971_p2[0]),
        .Q(indvar_flatten_next2_reg_7061[0]),
        .R(1'b0));
  FDRE \indvar_flatten_next2_reg_7061_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state237),
        .D(indvar_flatten_next2_fu_4971_p2[10]),
        .Q(indvar_flatten_next2_reg_7061[10]),
        .R(1'b0));
  FDRE \indvar_flatten_next2_reg_7061_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state237),
        .D(indvar_flatten_next2_fu_4971_p2[11]),
        .Q(indvar_flatten_next2_reg_7061[11]),
        .R(1'b0));
  CARRY4 \indvar_flatten_next2_reg_7061_reg[11]_i_1 
       (.CI(\indvar_flatten_next2_reg_7061_reg[8]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten_next2_reg_7061_reg[11]_i_1_CO_UNCONNECTED [3:2],\indvar_flatten_next2_reg_7061_reg[11]_i_1_n_9 ,\indvar_flatten_next2_reg_7061_reg[11]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_next2_reg_7061_reg[11]_i_1_O_UNCONNECTED [3],indvar_flatten_next2_fu_4971_p2[11:9]}),
        .S({1'b0,indvar_flatten2_reg_3377[11:9]}));
  FDRE \indvar_flatten_next2_reg_7061_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state237),
        .D(indvar_flatten_next2_fu_4971_p2[1]),
        .Q(indvar_flatten_next2_reg_7061[1]),
        .R(1'b0));
  FDRE \indvar_flatten_next2_reg_7061_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state237),
        .D(indvar_flatten_next2_fu_4971_p2[2]),
        .Q(indvar_flatten_next2_reg_7061[2]),
        .R(1'b0));
  FDRE \indvar_flatten_next2_reg_7061_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state237),
        .D(indvar_flatten_next2_fu_4971_p2[3]),
        .Q(indvar_flatten_next2_reg_7061[3]),
        .R(1'b0));
  FDRE \indvar_flatten_next2_reg_7061_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state237),
        .D(indvar_flatten_next2_fu_4971_p2[4]),
        .Q(indvar_flatten_next2_reg_7061[4]),
        .R(1'b0));
  CARRY4 \indvar_flatten_next2_reg_7061_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_next2_reg_7061_reg[4]_i_1_n_7 ,\indvar_flatten_next2_reg_7061_reg[4]_i_1_n_8 ,\indvar_flatten_next2_reg_7061_reg[4]_i_1_n_9 ,\indvar_flatten_next2_reg_7061_reg[4]_i_1_n_10 }),
        .CYINIT(indvar_flatten2_reg_3377[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(indvar_flatten_next2_fu_4971_p2[4:1]),
        .S(indvar_flatten2_reg_3377[4:1]));
  FDRE \indvar_flatten_next2_reg_7061_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state237),
        .D(indvar_flatten_next2_fu_4971_p2[5]),
        .Q(indvar_flatten_next2_reg_7061[5]),
        .R(1'b0));
  FDRE \indvar_flatten_next2_reg_7061_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state237),
        .D(indvar_flatten_next2_fu_4971_p2[6]),
        .Q(indvar_flatten_next2_reg_7061[6]),
        .R(1'b0));
  FDRE \indvar_flatten_next2_reg_7061_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state237),
        .D(indvar_flatten_next2_fu_4971_p2[7]),
        .Q(indvar_flatten_next2_reg_7061[7]),
        .R(1'b0));
  FDRE \indvar_flatten_next2_reg_7061_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state237),
        .D(indvar_flatten_next2_fu_4971_p2[8]),
        .Q(indvar_flatten_next2_reg_7061[8]),
        .R(1'b0));
  CARRY4 \indvar_flatten_next2_reg_7061_reg[8]_i_1 
       (.CI(\indvar_flatten_next2_reg_7061_reg[4]_i_1_n_7 ),
        .CO({\indvar_flatten_next2_reg_7061_reg[8]_i_1_n_7 ,\indvar_flatten_next2_reg_7061_reg[8]_i_1_n_8 ,\indvar_flatten_next2_reg_7061_reg[8]_i_1_n_9 ,\indvar_flatten_next2_reg_7061_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(indvar_flatten_next2_fu_4971_p2[8:5]),
        .S(indvar_flatten2_reg_3377[8:5]));
  FDRE \indvar_flatten_next2_reg_7061_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state237),
        .D(indvar_flatten_next2_fu_4971_p2[9]),
        .Q(indvar_flatten_next2_reg_7061[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h1E)) 
    \indvar_flatten_reg_3322[0]_i_2 
       (.I0(\tmp_5_mid2_reg_6949[3]_i_2_n_7 ),
        .I1(indvar_flatten_reg_3322_reg[0]),
        .I2(featurePC_0_V_U_n_25),
        .O(\indvar_flatten_reg_3322[0]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_3322[8]_i_2 
       (.I0(indvar_flatten_reg_3322_reg[10]),
        .I1(\tmp_5_mid2_reg_6949[3]_i_2_n_7 ),
        .O(\indvar_flatten_reg_3322[8]_i_2_n_7 ));
  FDRE \indvar_flatten_reg_3322_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_3322_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten_reg_3322_reg[0]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_3322_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_3322_reg[0]_i_1_n_7 ,\indvar_flatten_reg_3322_reg[0]_i_1_n_8 ,\indvar_flatten_reg_3322_reg[0]_i_1_n_9 ,\indvar_flatten_reg_3322_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,featurePC_0_V_U_n_25}),
        .O({\indvar_flatten_reg_3322_reg[0]_i_1_n_11 ,\indvar_flatten_reg_3322_reg[0]_i_1_n_12 ,\indvar_flatten_reg_3322_reg[0]_i_1_n_13 ,\indvar_flatten_reg_3322_reg[0]_i_1_n_14 }),
        .S({indvar_flatten_reg_3322_reg[3:1],\indvar_flatten_reg_3322[0]_i_2_n_7 }));
  FDRE \indvar_flatten_reg_3322_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_3322_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_3322_reg[10]),
        .R(clear));
  FDRE \indvar_flatten_reg_3322_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_3322_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_3322_reg[11]),
        .R(clear));
  FDRE \indvar_flatten_reg_3322_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_3322_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten_reg_3322_reg[1]),
        .R(clear));
  FDRE \indvar_flatten_reg_3322_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_3322_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten_reg_3322_reg[2]),
        .R(clear));
  FDRE \indvar_flatten_reg_3322_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_3322_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten_reg_3322_reg[3]),
        .R(clear));
  FDRE \indvar_flatten_reg_3322_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_3322_reg[4]_i_1_n_14 ),
        .Q(indvar_flatten_reg_3322_reg[4]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_3322_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_3322_reg[0]_i_1_n_7 ),
        .CO({\indvar_flatten_reg_3322_reg[4]_i_1_n_7 ,\indvar_flatten_reg_3322_reg[4]_i_1_n_8 ,\indvar_flatten_reg_3322_reg[4]_i_1_n_9 ,\indvar_flatten_reg_3322_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_3322_reg[4]_i_1_n_11 ,\indvar_flatten_reg_3322_reg[4]_i_1_n_12 ,\indvar_flatten_reg_3322_reg[4]_i_1_n_13 ,\indvar_flatten_reg_3322_reg[4]_i_1_n_14 }),
        .S(indvar_flatten_reg_3322_reg[7:4]));
  FDRE \indvar_flatten_reg_3322_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_3322_reg[4]_i_1_n_13 ),
        .Q(indvar_flatten_reg_3322_reg[5]),
        .R(clear));
  FDRE \indvar_flatten_reg_3322_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_3322_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten_reg_3322_reg[6]),
        .R(clear));
  FDRE \indvar_flatten_reg_3322_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_3322_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten_reg_3322_reg[7]),
        .R(clear));
  FDRE \indvar_flatten_reg_3322_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_3322_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_3322_reg[8]),
        .R(clear));
  CARRY4 \indvar_flatten_reg_3322_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_3322_reg[4]_i_1_n_7 ),
        .CO({\NLW_indvar_flatten_reg_3322_reg[8]_i_1_CO_UNCONNECTED [3],\indvar_flatten_reg_3322_reg[8]_i_1_n_8 ,\indvar_flatten_reg_3322_reg[8]_i_1_n_9 ,\indvar_flatten_reg_3322_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_3322_reg[8]_i_1_n_11 ,\indvar_flatten_reg_3322_reg[8]_i_1_n_12 ,\indvar_flatten_reg_3322_reg[8]_i_1_n_13 ,\indvar_flatten_reg_3322_reg[8]_i_1_n_14 }),
        .S({indvar_flatten_reg_3322_reg[11],\indvar_flatten_reg_3322[8]_i_2_n_7 ,indvar_flatten_reg_3322_reg[9:8]}));
  FDRE \indvar_flatten_reg_3322_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvar_flatten_reg_3322_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_3322_reg[9]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h4555FFFF)) 
    \mOutPtr[0]_i_2__1 
       (.I0(\SRL_SIG[0][7]_i_3_n_7 ),
        .I1(\tmp_15_reg_7093_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_7),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(cnv_27_V_V_full_n),
        .O(\tmp_15_reg_7093_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \mOutPtr[1]_i_10 
       (.I0(ap_CS_fsm_state151),
        .I1(ap_CS_fsm_state195),
        .I2(cnv_26_V_V_empty_n),
        .I3(ap_CS_fsm_state143),
        .I4(ap_CS_fsm_state188),
        .O(\mOutPtr[1]_i_10_n_7 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \mOutPtr[1]_i_11 
       (.I0(ap_CS_fsm_state153),
        .I1(ap_CS_fsm_state156),
        .I2(cnv_26_V_V_empty_n),
        .I3(ap_CS_fsm_state146),
        .I4(ap_CS_fsm_state194),
        .O(\mOutPtr[1]_i_11_n_7 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \mOutPtr[1]_i_12 
       (.I0(ap_CS_fsm_state192),
        .I1(ap_CS_fsm_state179),
        .I2(cnv_26_V_V_empty_n),
        .I3(ap_CS_fsm_state186),
        .I4(ap_CS_fsm_state180),
        .O(\mOutPtr[1]_i_12_n_7 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \mOutPtr[1]_i_13 
       (.I0(ap_CS_fsm_state183),
        .I1(ap_CS_fsm_state159),
        .I2(cnv_26_V_V_empty_n),
        .I3(ap_CS_fsm_state187),
        .I4(ap_CS_fsm_state171),
        .O(\mOutPtr[1]_i_13_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \mOutPtr[1]_i_14 
       (.I0(ap_CS_fsm_state181),
        .I1(ap_CS_fsm_state191),
        .I2(cnv_26_V_V_empty_n),
        .I3(ap_CS_fsm_state161),
        .I4(ap_CS_fsm_state164),
        .I5(\mOutPtr[1]_i_18_n_7 ),
        .O(\mOutPtr[1]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \mOutPtr[1]_i_15 
       (.I0(ap_CS_fsm_state184),
        .I1(ap_CS_fsm_state189),
        .I2(cnv_26_V_V_empty_n),
        .I3(ap_CS_fsm_state138),
        .I4(ap_CS_fsm_state185),
        .I5(\mOutPtr[1]_i_19_n_7 ),
        .O(\mOutPtr[1]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \mOutPtr[1]_i_16 
       (.I0(ap_CS_fsm_state193),
        .I1(ap_CS_fsm_state139),
        .I2(cnv_26_V_V_empty_n),
        .I3(ap_CS_fsm_state145),
        .I4(ap_CS_fsm_state144),
        .I5(\mOutPtr[1]_i_20_n_7 ),
        .O(\mOutPtr[1]_i_16_n_7 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \mOutPtr[1]_i_17 
       (.I0(ap_CS_fsm_state173),
        .I1(ap_CS_fsm_state174),
        .I2(cnv_26_V_V_empty_n),
        .I3(ap_CS_fsm_state175),
        .I4(ap_CS_fsm_state165),
        .O(\mOutPtr[1]_i_17_n_7 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \mOutPtr[1]_i_18 
       (.I0(ap_CS_fsm_state169),
        .I1(ap_CS_fsm_state170),
        .I2(cnv_26_V_V_empty_n),
        .I3(ap_CS_fsm_state167),
        .I4(ap_CS_fsm_state162),
        .O(\mOutPtr[1]_i_18_n_7 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \mOutPtr[1]_i_19 
       (.I0(ap_CS_fsm_state190),
        .I1(ap_CS_fsm_state168),
        .I2(cnv_26_V_V_empty_n),
        .I3(ap_CS_fsm_state172),
        .I4(ap_CS_fsm_state160),
        .O(\mOutPtr[1]_i_19_n_7 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \mOutPtr[1]_i_20 
       (.I0(ap_CS_fsm_state178),
        .I1(ap_CS_fsm_state137),
        .I2(cnv_26_V_V_empty_n),
        .I3(Q[2]),
        .I4(ap_CS_fsm_state136),
        .O(\mOutPtr[1]_i_20_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__24 
       (.I0(start_once_reg),
        .I1(grouperPE_U0_ap_start),
        .I2(start_for_Conv1DBuffer_new397_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'hF0F0F080)) 
    \mOutPtr[1]_i_4__0 
       (.I0(ap_CS_fsm_state131),
        .I1(\ap_CS_fsm[133]_i_2_n_7 ),
        .I2(in_1_V_V_empty_n),
        .I3(ap_CS_fsm_state132),
        .I4(Q[1]),
        .O(grouperPE_U0_inStream_V_V_read));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[1]_i_4__1 
       (.I0(reg_34370),
        .I1(\mOutPtr[1]_i_5_n_7 ),
        .I2(\mOutPtr[1]_i_6_n_7 ),
        .I3(\mOutPtr[1]_i_7_n_7 ),
        .I4(\mOutPtr[1]_i_8_n_7 ),
        .I5(\mOutPtr[1]_i_9_n_7 ),
        .O(grouperPE_U0_features_V_V_read));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \mOutPtr[1]_i_5 
       (.I0(ap_CS_fsm_state176),
        .I1(ap_CS_fsm_state177),
        .I2(cnv_26_V_V_empty_n),
        .I3(ap_CS_fsm_state158),
        .I4(ap_CS_fsm_state157),
        .I5(\mOutPtr[1]_i_10_n_7 ),
        .O(\mOutPtr[1]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \mOutPtr[1]_i_6 
       (.I0(ap_CS_fsm_state182),
        .I1(ap_CS_fsm_state150),
        .I2(cnv_26_V_V_empty_n),
        .I3(ap_CS_fsm_state149),
        .I4(ap_CS_fsm_state140),
        .I5(\mOutPtr[1]_i_11_n_7 ),
        .O(\mOutPtr[1]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \mOutPtr[1]_i_7 
       (.I0(ap_CS_fsm_state155),
        .I1(ap_CS_fsm_state163),
        .I2(cnv_26_V_V_empty_n),
        .I3(ap_CS_fsm_state152),
        .I4(ap_CS_fsm_state166),
        .I5(\mOutPtr[1]_i_12_n_7 ),
        .O(\mOutPtr[1]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \mOutPtr[1]_i_8 
       (.I0(ap_CS_fsm_state148),
        .I1(ap_CS_fsm_state147),
        .I2(cnv_26_V_V_empty_n),
        .I3(ap_CS_fsm_state154),
        .I4(ap_CS_fsm_state142),
        .I5(\mOutPtr[1]_i_13_n_7 ),
        .O(\mOutPtr[1]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[1]_i_9 
       (.I0(\mOutPtr[1]_i_14_n_7 ),
        .I1(\mOutPtr[1]_i_15_n_7 ),
        .I2(\mOutPtr[1]_i_16_n_7 ),
        .I3(E),
        .I4(\tmp_V_62_reg_5669_reg[7]_0 ),
        .I5(\mOutPtr[1]_i_17_n_7 ),
        .O(\mOutPtr[1]_i_9_n_7 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \neighbors2_reg_3333[0]_i_1 
       (.I0(neighbors2_reg_3333[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I4(tmp_5_mid2_reg_6949[0]),
        .O(ap_phi_mux_neighbors2_phi_fu_3337_p4[0]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \neighbors2_reg_3333[1]_i_1 
       (.I0(neighbors2_reg_3333[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I4(tmp_5_mid2_reg_6949[1]),
        .O(ap_phi_mux_neighbors2_phi_fu_3337_p4[1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \neighbors2_reg_3333[2]_i_1 
       (.I0(tmp_5_mid2_reg_6949[2]),
        .I1(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(neighbors2_reg_3333[2]),
        .O(ap_phi_mux_neighbors2_phi_fu_3337_p4[2]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \neighbors2_reg_3333[3]_i_1 
       (.I0(tmp_5_mid2_reg_6949[3]),
        .I1(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(neighbors2_reg_3333[3]),
        .O(ap_phi_mux_neighbors2_phi_fu_3337_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \neighbors2_reg_3333[4]_i_1 
       (.I0(tmp_5_mid2_reg_6949[4]),
        .I1(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(neighbors2_reg_3333[4]),
        .O(ap_phi_mux_neighbors2_phi_fu_3337_p4[4]));
  FDRE \neighbors2_reg_3333_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_neighbors2_phi_fu_3337_p4[0]),
        .Q(neighbors2_reg_3333[0]),
        .R(clear));
  FDRE \neighbors2_reg_3333_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_neighbors2_phi_fu_3337_p4[1]),
        .Q(neighbors2_reg_3333[1]),
        .R(clear));
  FDRE \neighbors2_reg_3333_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_neighbors2_phi_fu_3337_p4[2]),
        .Q(neighbors2_reg_3333[2]),
        .R(clear));
  FDRE \neighbors2_reg_3333_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_neighbors2_phi_fu_3337_p4[3]),
        .Q(neighbors2_reg_3333[3]),
        .R(clear));
  FDRE \neighbors2_reg_3333_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_neighbors2_phi_fu_3337_p4[4]),
        .Q(neighbors2_reg_3333[4]),
        .R(clear));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \neighbors3_mid2_reg_7066[4]_i_1 
       (.I0(p_0_in1_in),
        .I1(neighbors3_reg_3399[1]),
        .I2(neighbors3_reg_3399[2]),
        .I3(neighbors3_reg_3399[3]),
        .I4(neighbors3_reg_3399[0]),
        .I5(neighbors3_reg_3399[4]),
        .O(neighbors3_mid2_reg_7066));
  LUT2 #(
    .INIT(4'h8)) 
    \neighbors3_mid2_reg_7066[4]_i_2 
       (.I0(ap_CS_fsm_state237),
        .I1(\neighbors3_mid2_reg_7066[4]_i_3_n_7 ),
        .O(p_0_in1_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \neighbors3_mid2_reg_7066[4]_i_3 
       (.I0(indvar_flatten2_reg_3377[4]),
        .I1(indvar_flatten2_reg_3377[11]),
        .I2(indvar_flatten2_reg_3377[2]),
        .I3(indvar_flatten2_reg_3377[10]),
        .I4(\neighbors3_mid2_reg_7066[4]_i_4_n_7 ),
        .I5(\neighbors3_mid2_reg_7066[4]_i_5_n_7 ),
        .O(\neighbors3_mid2_reg_7066[4]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \neighbors3_mid2_reg_7066[4]_i_4 
       (.I0(indvar_flatten2_reg_3377[7]),
        .I1(indvar_flatten2_reg_3377[0]),
        .I2(indvar_flatten2_reg_3377[9]),
        .I3(indvar_flatten2_reg_3377[6]),
        .O(\neighbors3_mid2_reg_7066[4]_i_4_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \neighbors3_mid2_reg_7066[4]_i_5 
       (.I0(indvar_flatten2_reg_3377[8]),
        .I1(indvar_flatten2_reg_3377[1]),
        .I2(indvar_flatten2_reg_3377[5]),
        .I3(indvar_flatten2_reg_3377[3]),
        .O(\neighbors3_mid2_reg_7066[4]_i_5_n_7 ));
  FDRE \neighbors3_mid2_reg_7066_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(neighbors3_reg_3399[0]),
        .Q(\neighbors3_mid2_reg_7066_reg_n_7_[0] ),
        .R(neighbors3_mid2_reg_7066));
  FDRE \neighbors3_mid2_reg_7066_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(neighbors3_reg_3399[1]),
        .Q(\neighbors3_mid2_reg_7066_reg_n_7_[1] ),
        .R(neighbors3_mid2_reg_7066));
  FDRE \neighbors3_mid2_reg_7066_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(neighbors3_reg_3399[2]),
        .Q(\neighbors3_mid2_reg_7066_reg_n_7_[2] ),
        .R(neighbors3_mid2_reg_7066));
  FDRE \neighbors3_mid2_reg_7066_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(neighbors3_reg_3399[3]),
        .Q(\neighbors3_mid2_reg_7066_reg_n_7_[3] ),
        .R(neighbors3_mid2_reg_7066));
  FDRE \neighbors3_mid2_reg_7066_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(neighbors3_reg_3399[4]),
        .Q(\neighbors3_mid2_reg_7066_reg_n_7_[4] ),
        .R(neighbors3_mid2_reg_7066));
  LUT1 #(
    .INIT(2'h1)) 
    \neighbors3_reg_3399[0]_i_1 
       (.I0(\neighbors3_mid2_reg_7066_reg_n_7_[0] ),
        .O(neighbors_1_fu_5153_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \neighbors3_reg_3399[1]_i_1 
       (.I0(\neighbors3_mid2_reg_7066_reg_n_7_[0] ),
        .I1(\neighbors3_mid2_reg_7066_reg_n_7_[1] ),
        .O(neighbors_1_fu_5153_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \neighbors3_reg_3399[2]_i_1 
       (.I0(\neighbors3_mid2_reg_7066_reg_n_7_[2] ),
        .I1(\neighbors3_mid2_reg_7066_reg_n_7_[1] ),
        .I2(\neighbors3_mid2_reg_7066_reg_n_7_[0] ),
        .O(neighbors_1_fu_5153_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \neighbors3_reg_3399[3]_i_1 
       (.I0(\neighbors3_mid2_reg_7066_reg_n_7_[3] ),
        .I1(\neighbors3_mid2_reg_7066_reg_n_7_[0] ),
        .I2(\neighbors3_mid2_reg_7066_reg_n_7_[1] ),
        .I3(\neighbors3_mid2_reg_7066_reg_n_7_[2] ),
        .O(neighbors_1_fu_5153_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \neighbors3_reg_3399[4]_i_1 
       (.I0(\neighbors3_mid2_reg_7066_reg_n_7_[4] ),
        .I1(\neighbors3_mid2_reg_7066_reg_n_7_[2] ),
        .I2(\neighbors3_mid2_reg_7066_reg_n_7_[1] ),
        .I3(\neighbors3_mid2_reg_7066_reg_n_7_[0] ),
        .I4(\neighbors3_mid2_reg_7066_reg_n_7_[3] ),
        .O(neighbors_1_fu_5153_p2[4]));
  FDRE \neighbors3_reg_3399_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(neighbors_1_fu_5153_p2[0]),
        .Q(neighbors3_reg_3399[0]),
        .R(ap_NS_fsm110_out));
  FDRE \neighbors3_reg_3399_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(neighbors_1_fu_5153_p2[1]),
        .Q(neighbors3_reg_3399[1]),
        .R(ap_NS_fsm110_out));
  FDRE \neighbors3_reg_3399_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(neighbors_1_fu_5153_p2[2]),
        .Q(neighbors3_reg_3399[2]),
        .R(ap_NS_fsm110_out));
  FDRE \neighbors3_reg_3399_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(neighbors_1_fu_5153_p2[3]),
        .Q(neighbors3_reg_3399[3]),
        .R(ap_NS_fsm110_out));
  FDRE \neighbors3_reg_3399_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(neighbors_1_fu_5153_p2[4]),
        .Q(neighbors3_reg_3399[4]),
        .R(ap_NS_fsm110_out));
  LUT2 #(
    .INIT(4'h2)) 
    \points3_reg_3288[8]_i_1 
       (.I0(ap_CS_fsm_state131),
        .I1(\ap_CS_fsm[133]_i_2_n_7 ),
        .O(ap_NS_fsm113_out));
  FDRE \points3_reg_3288_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state228),
        .D(points_2_reg_5176[0]),
        .Q(\points3_reg_3288_reg_n_7_[0] ),
        .R(ap_NS_fsm113_out));
  FDRE \points3_reg_3288_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state228),
        .D(points_2_reg_5176[1]),
        .Q(\points3_reg_3288_reg_n_7_[1] ),
        .R(ap_NS_fsm113_out));
  FDRE \points3_reg_3288_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state228),
        .D(points_2_reg_5176[2]),
        .Q(\points3_reg_3288_reg_n_7_[2] ),
        .R(ap_NS_fsm113_out));
  FDRE \points3_reg_3288_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state228),
        .D(points_2_reg_5176[3]),
        .Q(\points3_reg_3288_reg_n_7_[3] ),
        .R(ap_NS_fsm113_out));
  FDRE \points3_reg_3288_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state228),
        .D(points_2_reg_5176[4]),
        .Q(\points3_reg_3288_reg_n_7_[4] ),
        .R(ap_NS_fsm113_out));
  FDRE \points3_reg_3288_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state228),
        .D(points_2_reg_5176[5]),
        .Q(\points3_reg_3288_reg_n_7_[5] ),
        .R(ap_NS_fsm113_out));
  FDRE \points3_reg_3288_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state228),
        .D(points_2_reg_5176[6]),
        .Q(arrayNo3_cast_fu_3473_p4[0]),
        .R(ap_NS_fsm113_out));
  FDRE \points3_reg_3288_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state228),
        .D(points_2_reg_5176[7]),
        .Q(arrayNo3_cast_fu_3473_p4[1]),
        .R(ap_NS_fsm113_out));
  FDRE \points3_reg_3288_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state228),
        .D(points_2_reg_5176[8]),
        .Q(arrayNo3_cast_fu_3473_p4[2]),
        .R(ap_NS_fsm113_out));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \points_1_reg_5167[0]_i_1 
       (.I0(points_reg_3277[0]),
        .O(points_1_fu_3455_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \points_1_reg_5167[1]_i_1 
       (.I0(points_reg_3277[0]),
        .I1(points_reg_3277[1]),
        .O(points_1_fu_3455_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \points_1_reg_5167[2]_i_1 
       (.I0(points_reg_3277[2]),
        .I1(points_reg_3277[0]),
        .I2(points_reg_3277[1]),
        .O(points_1_fu_3455_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \points_1_reg_5167[3]_i_1 
       (.I0(points_reg_3277[3]),
        .I1(points_reg_3277[1]),
        .I2(points_reg_3277[0]),
        .I3(points_reg_3277[2]),
        .O(points_1_fu_3455_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \points_1_reg_5167[4]_i_1 
       (.I0(points_reg_3277[4]),
        .I1(points_reg_3277[2]),
        .I2(points_reg_3277[0]),
        .I3(points_reg_3277[1]),
        .I4(points_reg_3277[3]),
        .O(points_1_fu_3455_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \points_1_reg_5167[5]_i_1 
       (.I0(points_reg_3277[5]),
        .I1(points_reg_3277[3]),
        .I2(points_reg_3277[1]),
        .I3(points_reg_3277[0]),
        .I4(points_reg_3277[2]),
        .I5(points_reg_3277[4]),
        .O(points_1_fu_3455_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \points_1_reg_5167[6]_i_1 
       (.I0(points_reg_3277[6]),
        .I1(\points_1_reg_5167[9]_i_3_n_7 ),
        .O(points_1_fu_3455_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \points_1_reg_5167[7]_i_1 
       (.I0(\points_1_reg_5167[9]_i_3_n_7 ),
        .I1(points_reg_3277[6]),
        .I2(points_reg_3277[7]),
        .O(points_1_fu_3455_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \points_1_reg_5167[8]_i_1 
       (.I0(points_reg_3277[8]),
        .I1(\points_1_reg_5167[9]_i_3_n_7 ),
        .I2(points_reg_3277[6]),
        .I3(points_reg_3277[7]),
        .O(points_1_fu_3455_p2[8]));
  LUT3 #(
    .INIT(8'h8A)) 
    \points_1_reg_5167[9]_i_1 
       (.I0(ap_CS_fsm_state131),
        .I1(in_1_V_V_empty_n),
        .I2(\ap_CS_fsm[133]_i_2_n_7 ),
        .O(points_1_reg_51670));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \points_1_reg_5167[9]_i_2 
       (.I0(points_reg_3277[9]),
        .I1(points_reg_3277[7]),
        .I2(points_reg_3277[6]),
        .I3(\points_1_reg_5167[9]_i_3_n_7 ),
        .I4(points_reg_3277[8]),
        .O(points_1_fu_3455_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \points_1_reg_5167[9]_i_3 
       (.I0(points_reg_3277[4]),
        .I1(points_reg_3277[2]),
        .I2(points_reg_3277[0]),
        .I3(points_reg_3277[1]),
        .I4(points_reg_3277[3]),
        .I5(points_reg_3277[5]),
        .O(\points_1_reg_5167[9]_i_3_n_7 ));
  FDRE \points_1_reg_5167_reg[0] 
       (.C(ap_clk),
        .CE(points_1_reg_51670),
        .D(points_1_fu_3455_p2[0]),
        .Q(points_1_reg_5167[0]),
        .R(1'b0));
  FDRE \points_1_reg_5167_reg[1] 
       (.C(ap_clk),
        .CE(points_1_reg_51670),
        .D(points_1_fu_3455_p2[1]),
        .Q(points_1_reg_5167[1]),
        .R(1'b0));
  FDRE \points_1_reg_5167_reg[2] 
       (.C(ap_clk),
        .CE(points_1_reg_51670),
        .D(points_1_fu_3455_p2[2]),
        .Q(points_1_reg_5167[2]),
        .R(1'b0));
  FDRE \points_1_reg_5167_reg[3] 
       (.C(ap_clk),
        .CE(points_1_reg_51670),
        .D(points_1_fu_3455_p2[3]),
        .Q(points_1_reg_5167[3]),
        .R(1'b0));
  FDRE \points_1_reg_5167_reg[4] 
       (.C(ap_clk),
        .CE(points_1_reg_51670),
        .D(points_1_fu_3455_p2[4]),
        .Q(points_1_reg_5167[4]),
        .R(1'b0));
  FDRE \points_1_reg_5167_reg[5] 
       (.C(ap_clk),
        .CE(points_1_reg_51670),
        .D(points_1_fu_3455_p2[5]),
        .Q(points_1_reg_5167[5]),
        .R(1'b0));
  FDRE \points_1_reg_5167_reg[6] 
       (.C(ap_clk),
        .CE(points_1_reg_51670),
        .D(points_1_fu_3455_p2[6]),
        .Q(points_1_reg_5167[6]),
        .R(1'b0));
  FDRE \points_1_reg_5167_reg[7] 
       (.C(ap_clk),
        .CE(points_1_reg_51670),
        .D(points_1_fu_3455_p2[7]),
        .Q(points_1_reg_5167[7]),
        .R(1'b0));
  FDRE \points_1_reg_5167_reg[8] 
       (.C(ap_clk),
        .CE(points_1_reg_51670),
        .D(points_1_fu_3455_p2[8]),
        .Q(points_1_reg_5167[8]),
        .R(1'b0));
  FDRE \points_1_reg_5167_reg[9] 
       (.C(ap_clk),
        .CE(points_1_reg_51670),
        .D(points_1_fu_3455_p2[9]),
        .Q(points_1_reg_5167[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \points_2_reg_5176[0]_i_1 
       (.I0(\points3_reg_3288_reg_n_7_[0] ),
        .O(points_2_fu_3467_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \points_2_reg_5176[1]_i_1 
       (.I0(\points3_reg_3288_reg_n_7_[0] ),
        .I1(\points3_reg_3288_reg_n_7_[1] ),
        .O(points_2_fu_3467_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \points_2_reg_5176[2]_i_1 
       (.I0(\points3_reg_3288_reg_n_7_[2] ),
        .I1(\points3_reg_3288_reg_n_7_[1] ),
        .I2(\points3_reg_3288_reg_n_7_[0] ),
        .O(\points_2_reg_5176[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \points_2_reg_5176[3]_i_1 
       (.I0(\points3_reg_3288_reg_n_7_[3] ),
        .I1(\points3_reg_3288_reg_n_7_[2] ),
        .I2(\points3_reg_3288_reg_n_7_[0] ),
        .I3(\points3_reg_3288_reg_n_7_[1] ),
        .O(\points_2_reg_5176[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \points_2_reg_5176[4]_i_1 
       (.I0(\points3_reg_3288_reg_n_7_[4] ),
        .I1(\points3_reg_3288_reg_n_7_[3] ),
        .I2(\points3_reg_3288_reg_n_7_[1] ),
        .I3(\points3_reg_3288_reg_n_7_[0] ),
        .I4(\points3_reg_3288_reg_n_7_[2] ),
        .O(\points_2_reg_5176[4]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \points_2_reg_5176[5]_i_1 
       (.I0(\points3_reg_3288_reg_n_7_[5] ),
        .I1(\points3_reg_3288_reg_n_7_[4] ),
        .I2(\points3_reg_3288_reg_n_7_[2] ),
        .I3(\points3_reg_3288_reg_n_7_[0] ),
        .I4(\points3_reg_3288_reg_n_7_[1] ),
        .I5(\points3_reg_3288_reg_n_7_[3] ),
        .O(\points_2_reg_5176[5]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \points_2_reg_5176[6]_i_1 
       (.I0(arrayNo3_cast_fu_3473_p4[0]),
        .I1(\points_2_reg_5176[8]_i_3_n_7 ),
        .O(\points_2_reg_5176[6]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \points_2_reg_5176[7]_i_1 
       (.I0(\points_2_reg_5176[8]_i_3_n_7 ),
        .I1(arrayNo3_cast_fu_3473_p4[0]),
        .I2(arrayNo3_cast_fu_3473_p4[1]),
        .O(points_2_fu_3467_p2[7]));
  LUT3 #(
    .INIT(8'hA8)) 
    \points_2_reg_5176[8]_i_1 
       (.I0(ap_CS_fsm_state134),
        .I1(\ap_CS_fsm[228]_i_2_n_7 ),
        .I2(cnv_26_V_V_empty_n),
        .O(points_2_reg_51760));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \points_2_reg_5176[8]_i_2 
       (.I0(arrayNo3_cast_fu_3473_p4[2]),
        .I1(\points_2_reg_5176[8]_i_3_n_7 ),
        .I2(arrayNo3_cast_fu_3473_p4[0]),
        .I3(arrayNo3_cast_fu_3473_p4[1]),
        .O(points_2_fu_3467_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \points_2_reg_5176[8]_i_3 
       (.I0(\points3_reg_3288_reg_n_7_[4] ),
        .I1(\points3_reg_3288_reg_n_7_[2] ),
        .I2(\points3_reg_3288_reg_n_7_[0] ),
        .I3(\points3_reg_3288_reg_n_7_[1] ),
        .I4(\points3_reg_3288_reg_n_7_[3] ),
        .I5(\points3_reg_3288_reg_n_7_[5] ),
        .O(\points_2_reg_5176[8]_i_3_n_7 ));
  FDRE \points_2_reg_5176_reg[0] 
       (.C(ap_clk),
        .CE(points_2_reg_51760),
        .D(points_2_fu_3467_p2[0]),
        .Q(points_2_reg_5176[0]),
        .R(1'b0));
  FDRE \points_2_reg_5176_reg[1] 
       (.C(ap_clk),
        .CE(points_2_reg_51760),
        .D(points_2_fu_3467_p2[1]),
        .Q(points_2_reg_5176[1]),
        .R(1'b0));
  FDRE \points_2_reg_5176_reg[2] 
       (.C(ap_clk),
        .CE(points_2_reg_51760),
        .D(\points_2_reg_5176[2]_i_1_n_7 ),
        .Q(points_2_reg_5176[2]),
        .R(1'b0));
  FDRE \points_2_reg_5176_reg[3] 
       (.C(ap_clk),
        .CE(points_2_reg_51760),
        .D(\points_2_reg_5176[3]_i_1_n_7 ),
        .Q(points_2_reg_5176[3]),
        .R(1'b0));
  FDRE \points_2_reg_5176_reg[4] 
       (.C(ap_clk),
        .CE(points_2_reg_51760),
        .D(\points_2_reg_5176[4]_i_1_n_7 ),
        .Q(points_2_reg_5176[4]),
        .R(1'b0));
  FDRE \points_2_reg_5176_reg[5] 
       (.C(ap_clk),
        .CE(points_2_reg_51760),
        .D(\points_2_reg_5176[5]_i_1_n_7 ),
        .Q(points_2_reg_5176[5]),
        .R(1'b0));
  FDRE \points_2_reg_5176_reg[6] 
       (.C(ap_clk),
        .CE(points_2_reg_51760),
        .D(\points_2_reg_5176[6]_i_1_n_7 ),
        .Q(points_2_reg_5176[6]),
        .R(1'b0));
  FDRE \points_2_reg_5176_reg[7] 
       (.C(ap_clk),
        .CE(points_2_reg_51760),
        .D(points_2_fu_3467_p2[7]),
        .Q(points_2_reg_5176[7]),
        .R(1'b0));
  FDRE \points_2_reg_5176_reg[8] 
       (.C(ap_clk),
        .CE(points_2_reg_51760),
        .D(points_2_fu_3467_p2[8]),
        .Q(points_2_reg_5176[8]),
        .R(1'b0));
  FDRE \points_reg_3277_reg[0] 
       (.C(ap_clk),
        .CE(\points_reg_3277_reg[9]_0 ),
        .D(points_1_reg_5167[0]),
        .Q(points_reg_3277[0]),
        .R(if_read1));
  FDRE \points_reg_3277_reg[1] 
       (.C(ap_clk),
        .CE(\points_reg_3277_reg[9]_0 ),
        .D(points_1_reg_5167[1]),
        .Q(points_reg_3277[1]),
        .R(if_read1));
  FDRE \points_reg_3277_reg[2] 
       (.C(ap_clk),
        .CE(\points_reg_3277_reg[9]_0 ),
        .D(points_1_reg_5167[2]),
        .Q(points_reg_3277[2]),
        .R(if_read1));
  FDRE \points_reg_3277_reg[3] 
       (.C(ap_clk),
        .CE(\points_reg_3277_reg[9]_0 ),
        .D(points_1_reg_5167[3]),
        .Q(points_reg_3277[3]),
        .R(if_read1));
  FDRE \points_reg_3277_reg[4] 
       (.C(ap_clk),
        .CE(\points_reg_3277_reg[9]_0 ),
        .D(points_1_reg_5167[4]),
        .Q(points_reg_3277[4]),
        .R(if_read1));
  FDRE \points_reg_3277_reg[5] 
       (.C(ap_clk),
        .CE(\points_reg_3277_reg[9]_0 ),
        .D(points_1_reg_5167[5]),
        .Q(points_reg_3277[5]),
        .R(if_read1));
  FDRE \points_reg_3277_reg[6] 
       (.C(ap_clk),
        .CE(\points_reg_3277_reg[9]_0 ),
        .D(points_1_reg_5167[6]),
        .Q(points_reg_3277[6]),
        .R(if_read1));
  FDRE \points_reg_3277_reg[7] 
       (.C(ap_clk),
        .CE(\points_reg_3277_reg[9]_0 ),
        .D(points_1_reg_5167[7]),
        .Q(points_reg_3277[7]),
        .R(if_read1));
  FDRE \points_reg_3277_reg[8] 
       (.C(ap_clk),
        .CE(\points_reg_3277_reg[9]_0 ),
        .D(points_1_reg_5167[8]),
        .Q(points_reg_3277[8]),
        .R(if_read1));
  FDRE \points_reg_3277_reg[9] 
       (.C(ap_clk),
        .CE(\points_reg_3277_reg[9]_0 ),
        .D(points_1_reg_5167[9]),
        .Q(points_reg_3277[9]),
        .R(if_read1));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F888F8F)) 
    ram_reg_0_0_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ram_reg_0_0_i_13_n_7),
        .I3(cnv_27_V_V_full_n),
        .I4(ap_enable_reg_pp3_iter1_reg_n_7),
        .I5(\tmp_19_reg_7127_reg_n_7_[0] ),
        .O(indexedFeatures_0_V_ce0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_0_i_10
       (.I0(channels3_mid2_reg_6944[1]),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(channels5_reg_3421_reg[1]),
        .O(\channels3_mid2_reg_6944_reg[5]_0 [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_0_i_11
       (.I0(channels3_mid2_reg_6944[0]),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(channels5_reg_3421_reg[0]),
        .O(\channels3_mid2_reg_6944_reg[5]_0 [0]));
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_0_0_i_12
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(arrayNo4_cast1_mid2_reg_6935[2]),
        .I3(arrayNo4_cast1_mid2_reg_6935[1]),
        .I4(arrayNo4_cast1_mid2_reg_6935[0]),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_0_i_13
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_enable_reg_pp3_iter0),
        .O(ram_reg_0_0_i_13_n_7));
  LUT6 #(
    .INIT(64'hFF6A6A6A006A6A6A)) 
    ram_reg_0_0_i_14
       (.I0(tmp_150_cast_fu_4769_p1[8]),
        .I1(ram_reg_0_0_i_24_n_7),
        .I2(tmp_150_cast_fu_4769_p1[7]),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(tmp_173_cast_reg_7122[14]),
        .O(p_1_in__0[14]));
  LUT5 #(
    .INIT(32'hF6660666)) 
    ram_reg_0_0_i_15
       (.I0(tmp_150_cast_fu_4769_p1[7]),
        .I1(ram_reg_0_0_i_24_n_7),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter0),
        .I4(tmp_173_cast_reg_7122[13]),
        .O(p_1_in__0[13]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    ram_reg_0_0_i_16
       (.I0(tmp_150_cast_fu_4769_p1[6]),
        .I1(tmp_5_mid2_reg_6949[4]),
        .I2(tmp_150_cast_fu_4769_p1[4]),
        .I3(tmp_150_cast_fu_4769_p1[5]),
        .I4(ram_reg_0_0_i_13_n_7),
        .I5(tmp_173_cast_reg_7122[12]),
        .O(p_1_in__0[12]));
  LUT6 #(
    .INIT(64'hFF6A6A6A006A6A6A)) 
    ram_reg_0_0_i_17
       (.I0(tmp_150_cast_fu_4769_p1[5]),
        .I1(tmp_150_cast_fu_4769_p1[4]),
        .I2(tmp_5_mid2_reg_6949[4]),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(tmp_173_cast_reg_7122[11]),
        .O(p_1_in__0[11]));
  LUT5 #(
    .INIT(32'hF6660666)) 
    ram_reg_0_0_i_18
       (.I0(tmp_5_mid2_reg_6949[4]),
        .I1(tmp_150_cast_fu_4769_p1[4]),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter0),
        .I4(tmp_173_cast_reg_7122[10]),
        .O(p_1_in__0[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_0_i_19
       (.I0(tmp_5_mid2_reg_6949[0]),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(tmp_173_cast_reg_7122[6]),
        .O(p_1_in__0[6]));
  LUT5 #(
    .INIT(32'hEC000000)) 
    ram_reg_0_0_i_1__0
       (.I0(arrayNo4_cast1_mid2_reg_6935[0]),
        .I1(arrayNo4_cast1_mid2_reg_6935[2]),
        .I2(arrayNo4_cast1_mid2_reg_6935[1]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\arrayNo4_cast1_mid2_reg_6935_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_reg_0_0_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(arrayNo4_cast1_mid2_reg_6935[2]),
        .I3(arrayNo4_cast1_mid2_reg_6935[1]),
        .I4(arrayNo4_cast1_mid2_reg_6935[0]),
        .O(we0));
  LUT5 #(
    .INIT(32'h00000800)) 
    ram_reg_0_0_i_1__2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(arrayNo4_cast1_mid2_reg_6935[2]),
        .I3(arrayNo4_cast1_mid2_reg_6935[1]),
        .I4(arrayNo4_cast1_mid2_reg_6935[0]),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_0_i_2
       (.CI(ram_reg_0_0_i_3_n_7),
        .CO(NLW_ram_reg_0_0_i_2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_0_i_2_O_UNCONNECTED[3:1],\tmp_283_reg_6939_reg[4]_0 [14]}),
        .S({1'b0,1'b0,1'b0,p_1_in__0[14]}));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_0_i_20
       (.I0(tmp_5_mid2_reg_6949[3]),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(tmp_173_cast_reg_7122[9]),
        .O(p_1_in__0[9]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_0_i_21
       (.I0(tmp_5_mid2_reg_6949[2]),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(tmp_173_cast_reg_7122[8]),
        .O(p_1_in__0[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_0_i_22
       (.I0(tmp_5_mid2_reg_6949[1]),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(tmp_173_cast_reg_7122[7]),
        .O(p_1_in__0[7]));
  LUT6 #(
    .INIT(64'h5A3333335ACCCCCC)) 
    ram_reg_0_0_i_23
       (.I0(tmp_173_cast_reg_7122[6]),
        .I1(tmp_5_mid2_reg_6949[0]),
        .I2(channels5_reg_3421_reg[6]),
        .I3(ap_enable_reg_pp3_iter0),
        .I4(ap_CS_fsm_pp3_stage0),
        .I5(channels3_mid2_reg_6944[6]),
        .O(ram_reg_0_0_i_23_n_7));
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_0_0_i_24
       (.I0(tmp_150_cast_fu_4769_p1[6]),
        .I1(tmp_5_mid2_reg_6949[4]),
        .I2(tmp_150_cast_fu_4769_p1[4]),
        .I3(tmp_150_cast_fu_4769_p1[5]),
        .O(ram_reg_0_0_i_24_n_7));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_0_i_3
       (.CI(ram_reg_0_0_i_4_n_7),
        .CO({ram_reg_0_0_i_3_n_7,ram_reg_0_0_i_3_n_8,ram_reg_0_0_i_3_n_9,ram_reg_0_0_i_3_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\tmp_283_reg_6939_reg[4]_0 [13:10]),
        .S(p_1_in__0[13:10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_0_i_4
       (.CI(1'b0),
        .CO({ram_reg_0_0_i_4_n_7,ram_reg_0_0_i_4_n_8,ram_reg_0_0_i_4_n_9,ram_reg_0_0_i_4_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in__0[6]}),
        .O({\tmp_283_reg_6939_reg[4]_0 [9:7],NLW_ram_reg_0_0_i_4_O_UNCONNECTED[0]}),
        .S({p_1_in__0[9:7],ram_reg_0_0_i_23_n_7}));
  LUT6 #(
    .INIT(64'h5A3333335ACCCCCC)) 
    ram_reg_0_0_i_5
       (.I0(tmp_173_cast_reg_7122[6]),
        .I1(tmp_5_mid2_reg_6949[0]),
        .I2(channels5_reg_3421_reg[6]),
        .I3(ap_enable_reg_pp3_iter0),
        .I4(ap_CS_fsm_pp3_stage0),
        .I5(channels3_mid2_reg_6944[6]),
        .O(\tmp_283_reg_6939_reg[4]_0 [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_0_i_6
       (.I0(channels3_mid2_reg_6944[5]),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(channels5_reg_3421_reg[5]),
        .O(\channels3_mid2_reg_6944_reg[5]_0 [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_0_i_7
       (.I0(channels3_mid2_reg_6944[4]),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(channels5_reg_3421_reg[4]),
        .O(\channels3_mid2_reg_6944_reg[5]_0 [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_0_i_8
       (.I0(channels3_mid2_reg_6944[3]),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(channels5_reg_3421_reg[3]),
        .O(\channels3_mid2_reg_6944_reg[5]_0 [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_0_i_9
       (.I0(channels3_mid2_reg_6944[2]),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(channels5_reg_3421_reg[2]),
        .O(\channels3_mid2_reg_6944_reg[5]_0 [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_2_i_1
       (.I0(channels3_mid2_reg_6944[5]),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(channels5_reg_3421_reg[5]),
        .O(\tmp_283_reg_6939_reg[4]_0 [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_2_i_2
       (.I0(channels3_mid2_reg_6944[4]),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(channels5_reg_3421_reg[4]),
        .O(\tmp_283_reg_6939_reg[4]_0 [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_2_i_3
       (.I0(channels3_mid2_reg_6944[3]),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(channels5_reg_3421_reg[3]),
        .O(\tmp_283_reg_6939_reg[4]_0 [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_2_i_4
       (.I0(channels3_mid2_reg_6944[2]),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(channels5_reg_3421_reg[2]),
        .O(\tmp_283_reg_6939_reg[4]_0 [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_2_i_5
       (.I0(channels3_mid2_reg_6944[1]),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(channels5_reg_3421_reg[1]),
        .O(\tmp_283_reg_6939_reg[4]_0 [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_2_i_6
       (.I0(channels3_mid2_reg_6944[0]),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(channels5_reg_3421_reg[0]),
        .O(\tmp_283_reg_6939_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F888F8F)) 
    ram_reg_0_6_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ram_reg_0_0_i_13_n_7),
        .I3(cnv_27_V_V_full_n),
        .I4(ap_enable_reg_pp3_iter1_reg_n_7),
        .I5(\tmp_19_reg_7127_reg_n_7_[0] ),
        .O(ce0));
  LUT6 #(
    .INIT(64'h5A3333335ACCCCCC)) 
    ram_reg_0_6_i_2
       (.I0(tmp_173_cast_reg_7122[6]),
        .I1(tmp_5_mid2_reg_6949[0]),
        .I2(channels5_reg_3421_reg[6]),
        .I3(ap_enable_reg_pp3_iter0),
        .I4(ap_CS_fsm_pp3_stage0),
        .I5(channels3_mid2_reg_6944[6]),
        .O(addr0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_100
       (.I0(ram_reg_i_29__0_n_7),
        .I1(ram_reg_i_47_n_7),
        .O(ram_reg_i_100_n_7));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_101
       (.I0(ap_CS_fsm_state218),
        .I1(ap_CS_fsm_state217),
        .I2(ap_CS_fsm_state219),
        .I3(ap_CS_fsm_state220),
        .I4(ap_CS_fsm_state215),
        .I5(ap_CS_fsm_state216),
        .O(ram_reg_i_101_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_102
       (.I0(tmp_162_cast_reg_7018[6]),
        .I1(channels2_reg_3366_reg__0),
        .O(tmp_169_fu_4923_p2[6]));
  LUT4 #(
    .INIT(16'h00A2)) 
    ram_reg_i_103
       (.I0(ram_reg_i_191_n_7),
        .I1(ap_CS_fsm_state220),
        .I2(tmp_V_46_reg_5541[7]),
        .I3(ram_reg_i_112_n_7),
        .O(ram_reg_i_103_n_7));
  LUT6 #(
    .INIT(64'h0F000FFF0F220F22)) 
    ram_reg_i_104
       (.I0(ap_CS_fsm_state212),
        .I1(tmp_V_30_reg_5413[7]),
        .I2(tmp_V_34_reg_5445[7]),
        .I3(ap_CS_fsm_state214),
        .I4(tmp_V_32_reg_5429[7]),
        .I5(ap_CS_fsm_state213),
        .O(ram_reg_i_104_n_7));
  LUT6 #(
    .INIT(64'hBBBABABABBBBBBBB)) 
    ram_reg_i_105
       (.I0(ram_reg_i_108_n_7),
        .I1(ram_reg_i_192_n_7),
        .I2(ram_reg_i_193_n_7),
        .I3(ap_CS_fsm_state208),
        .I4(tmp_V_22_reg_5349[7]),
        .I5(ram_reg_i_111_n_7),
        .O(ram_reg_i_105_n_7));
  LUT6 #(
    .INIT(64'h00008808AAAAAAAA)) 
    ram_reg_i_106
       (.I0(ram_reg_i_194_n_7),
        .I1(ram_reg_i_195_n_7),
        .I2(ram_reg_i_123_n_7),
        .I3(ram_reg_i_196_n_7),
        .I4(ram_reg_i_197_n_7),
        .I5(ram_reg_i_100_n_7),
        .O(ram_reg_i_106_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_107
       (.I0(ap_CS_fsm_state224),
        .I1(tmp_V_54_reg_5605[6]),
        .I2(tmp_V_56_reg_5621[6]),
        .I3(ap_CS_fsm_state225),
        .I4(ap_CS_fsm_state226),
        .I5(tmp_V_58_reg_5637[6]),
        .O(ram_reg_i_107_n_7));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_108
       (.I0(ap_CS_fsm_state212),
        .I1(ap_CS_fsm_state214),
        .I2(ap_CS_fsm_state213),
        .O(ram_reg_i_108_n_7));
  LUT6 #(
    .INIT(64'h33330F5533330F00)) 
    ram_reg_i_109
       (.I0(tmp_V_24_reg_5365[6]),
        .I1(tmp_V_28_reg_5397[6]),
        .I2(tmp_V_26_reg_5381[6]),
        .I3(ap_CS_fsm_state210),
        .I4(ap_CS_fsm_state211),
        .I5(ap_CS_fsm_state209),
        .O(ram_reg_i_109_n_7));
  LUT6 #(
    .INIT(64'h000BFFFFFFFFFFFF)) 
    ram_reg_i_10__0
       (.I0(ap_CS_fsm_state205),
        .I1(ram_reg_i_15__0_n_7),
        .I2(ram_reg_i_47_n_7),
        .I3(ram_reg_i_48_n_7),
        .I4(ram_reg_i_16__0_n_7),
        .I5(ram_reg_i_49_n_7),
        .O(ADDRBWRADDR[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_10__3
       (.I0(channels4_reg_3410_reg__0[2]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(tmp_170_reg_7052[2]),
        .O(\ap_CS_fsm_reg[235]_0 [2]));
  LUT6 #(
    .INIT(64'hEFEFEFEEEFEFEFEF)) 
    ram_reg_i_11
       (.I0(ram_reg_i_17__0_n_7),
        .I1(ram_reg_i_18__0_n_7),
        .I2(ap_CS_fsm_state224),
        .I3(ram_reg_i_19__0_n_7),
        .I4(ram_reg_i_20__0_n_7),
        .I5(ram_reg_i_21__1_n_7),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'h55400040)) 
    ram_reg_i_110
       (.I0(ap_CS_fsm_state208),
        .I1(tmp_V_18_reg_5317[6]),
        .I2(ap_CS_fsm_state206),
        .I3(ap_CS_fsm_state207),
        .I4(tmp_V_20_reg_5333[6]),
        .O(ram_reg_i_110_n_7));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_111
       (.I0(ap_CS_fsm_state209),
        .I1(ap_CS_fsm_state211),
        .I2(ap_CS_fsm_state210),
        .O(ram_reg_i_111_n_7));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_112
       (.I0(ram_reg_i_101_n_7),
        .I1(ap_CS_fsm_state222),
        .I2(ap_CS_fsm_state223),
        .I3(ap_CS_fsm_state221),
        .O(ram_reg_i_112_n_7));
  LUT6 #(
    .INIT(64'h2222000022022202)) 
    ram_reg_i_113
       (.I0(ram_reg_i_198_n_7),
        .I1(ram_reg_i_199_n_7),
        .I2(ap_CS_fsm_state218),
        .I3(tmp_V_42_reg_5509[6]),
        .I4(tmp_V_44_reg_5525[6]),
        .I5(ap_CS_fsm_state219),
        .O(ram_reg_i_113_n_7));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    ram_reg_i_114
       (.I0(ap_CS_fsm_state221),
        .I1(tmp_V_52_reg_5589[6]),
        .I2(ap_CS_fsm_state223),
        .I3(ap_CS_fsm_state222),
        .I4(tmp_V_50_reg_5573[6]),
        .I5(tmp_V_48_reg_5557[6]),
        .O(ram_reg_i_114_n_7));
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAA00C0)) 
    ram_reg_i_115
       (.I0(tmp_V_16_reg_5301[6]),
        .I1(tmp_V_12_reg_5269[6]),
        .I2(ap_CS_fsm_state203),
        .I3(ap_CS_fsm_state204),
        .I4(ap_CS_fsm_state205),
        .I5(tmp_V_14_reg_5285[6]),
        .O(ram_reg_i_115_n_7));
  LUT6 #(
    .INIT(64'h8A8A8A8080808A80)) 
    ram_reg_i_116
       (.I0(ram_reg_i_200_n_7),
        .I1(tmp_V_4_reg_5205[6]),
        .I2(ap_CS_fsm_state199),
        .I3(reg_3437[6]),
        .I4(ap_CS_fsm_state198),
        .I5(tmp_V_2_reg_5189[6]),
        .O(ram_reg_i_116_n_7));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_117
       (.I0(ap_CS_fsm_state203),
        .I1(ap_CS_fsm_state205),
        .I2(ap_CS_fsm_state204),
        .O(ram_reg_i_117_n_7));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_i_118
       (.I0(tmp_V_6_reg_5221[6]),
        .I1(ap_CS_fsm_state200),
        .I2(tmp_V_8_reg_5237[6]),
        .I3(ap_CS_fsm_state201),
        .I4(ap_CS_fsm_state202),
        .I5(tmp_V_10_reg_5253[6]),
        .O(ram_reg_i_118_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_119
       (.I0(ap_CS_fsm_state224),
        .I1(tmp_V_54_reg_5605[5]),
        .I2(tmp_V_56_reg_5621[5]),
        .I3(ap_CS_fsm_state225),
        .I4(ap_CS_fsm_state226),
        .I5(tmp_V_58_reg_5637[5]),
        .O(ram_reg_i_119_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_11__1
       (.I0(channels4_reg_3410_reg__0[1]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(tmp_170_reg_7052[1]),
        .O(\ap_CS_fsm_reg[235]_0 [1]));
  LUT6 #(
    .INIT(64'h55550F3355550F00)) 
    ram_reg_i_120
       (.I0(tmp_V_28_reg_5397[5]),
        .I1(tmp_V_24_reg_5365[5]),
        .I2(tmp_V_26_reg_5381[5]),
        .I3(ap_CS_fsm_state210),
        .I4(ap_CS_fsm_state211),
        .I5(ap_CS_fsm_state209),
        .O(ram_reg_i_120_n_7));
  LUT5 #(
    .INIT(32'h55400040)) 
    ram_reg_i_121
       (.I0(ap_CS_fsm_state208),
        .I1(tmp_V_18_reg_5317[5]),
        .I2(ap_CS_fsm_state206),
        .I3(ap_CS_fsm_state207),
        .I4(tmp_V_20_reg_5333[5]),
        .O(ram_reg_i_121_n_7));
  LUT6 #(
    .INIT(64'hBABABABFBFBFBABF)) 
    ram_reg_i_122
       (.I0(ram_reg_i_28__0_n_7),
        .I1(tmp_V_4_reg_5205[5]),
        .I2(ap_CS_fsm_state199),
        .I3(reg_3437[5]),
        .I4(ap_CS_fsm_state198),
        .I5(tmp_V_2_reg_5189[5]),
        .O(ram_reg_i_122_n_7));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_123
       (.I0(ap_CS_fsm_state204),
        .I1(ap_CS_fsm_state205),
        .I2(ap_CS_fsm_state203),
        .O(ram_reg_i_123_n_7));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_i_124
       (.I0(tmp_V_6_reg_5221[5]),
        .I1(ap_CS_fsm_state200),
        .I2(tmp_V_8_reg_5237[5]),
        .I3(ap_CS_fsm_state201),
        .I4(ap_CS_fsm_state202),
        .I5(tmp_V_10_reg_5253[5]),
        .O(ram_reg_i_124_n_7));
  LUT6 #(
    .INIT(64'hFFFFAAC00000AAC0)) 
    ram_reg_i_125
       (.I0(tmp_V_14_reg_5285[5]),
        .I1(tmp_V_12_reg_5269[5]),
        .I2(ap_CS_fsm_state203),
        .I3(ap_CS_fsm_state204),
        .I4(ap_CS_fsm_state205),
        .I5(tmp_V_16_reg_5301[5]),
        .O(ram_reg_i_125_n_7));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    ram_reg_i_126
       (.I0(ram_reg_i_112_n_7),
        .I1(tmp_V_46_reg_5541[5]),
        .I2(ap_CS_fsm_state220),
        .I3(ram_reg_i_201_n_7),
        .I4(ram_reg_i_202_n_7),
        .O(ram_reg_i_126_n_7));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    ram_reg_i_127
       (.I0(ram_reg_i_112_n_7),
        .I1(tmp_V_46_reg_5541[4]),
        .I2(ap_CS_fsm_state220),
        .I3(ram_reg_i_203_n_7),
        .I4(ram_reg_i_204_n_7),
        .O(ram_reg_i_127_n_7));
  LUT6 #(
    .INIT(64'h0F000FFF0F220F22)) 
    ram_reg_i_128
       (.I0(ap_CS_fsm_state212),
        .I1(tmp_V_30_reg_5413[4]),
        .I2(tmp_V_34_reg_5445[4]),
        .I3(ap_CS_fsm_state214),
        .I4(tmp_V_32_reg_5429[4]),
        .I5(ap_CS_fsm_state213),
        .O(ram_reg_i_128_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCFCDD)) 
    ram_reg_i_129
       (.I0(ram_reg_i_205_n_7),
        .I1(ram_reg_i_206_n_7),
        .I2(tmp_V_24_reg_5365[4]),
        .I3(ap_CS_fsm_state209),
        .I4(ap_CS_fsm_state210),
        .I5(ap_CS_fsm_state211),
        .O(ram_reg_i_129_n_7));
  LUT6 #(
    .INIT(64'hFFFFEEEFEEEEEEEE)) 
    ram_reg_i_12__0
       (.I0(ram_reg_i_22__0_n_7),
        .I1(ram_reg_i_18__0_n_7),
        .I2(ram_reg_i_23__0_n_7),
        .I3(ram_reg_i_24__0_n_7),
        .I4(ram_reg_i_25__0_n_7),
        .I5(ram_reg_i_49_n_7),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_12__4
       (.I0(channels4_reg_3410_reg__0[0]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(tmp_170_reg_7052[0]),
        .O(\ap_CS_fsm_reg[235]_0 [0]));
  LUT5 #(
    .INIT(32'h4500FFFF)) 
    ram_reg_i_130
       (.I0(ram_reg_i_207_n_7),
        .I1(ram_reg_i_208_n_7),
        .I2(ram_reg_i_123_n_7),
        .I3(ram_reg_i_209_n_7),
        .I4(ram_reg_i_100_n_7),
        .O(ram_reg_i_130_n_7));
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    ram_reg_i_131
       (.I0(ram_reg_i_112_n_7),
        .I1(tmp_V_46_reg_5541[3]),
        .I2(ap_CS_fsm_state220),
        .I3(ram_reg_i_210_n_7),
        .I4(ram_reg_i_211_n_7),
        .O(ram_reg_i_131_n_7));
  LUT6 #(
    .INIT(64'hBABABFBABABFBFBF)) 
    ram_reg_i_132
       (.I0(ram_reg_i_28__0_n_7),
        .I1(tmp_V_4_reg_5205[3]),
        .I2(ap_CS_fsm_state199),
        .I3(ap_CS_fsm_state198),
        .I4(tmp_V_2_reg_5189[3]),
        .I5(reg_3437[3]),
        .O(ram_reg_i_132_n_7));
  MUXF7 ram_reg_i_133
       (.I0(ram_reg_i_212_n_7),
        .I1(ram_reg_i_213_n_7),
        .O(ram_reg_i_133_n_7),
        .S(ram_reg_i_123_n_7));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    ram_reg_i_134
       (.I0(ap_CS_fsm_state221),
        .I1(tmp_V_52_reg_5589[3]),
        .I2(ap_CS_fsm_state223),
        .I3(ap_CS_fsm_state222),
        .I4(tmp_V_50_reg_5573[3]),
        .I5(tmp_V_48_reg_5557[3]),
        .O(ram_reg_i_134_n_7));
  LUT4 #(
    .INIT(16'h00A2)) 
    ram_reg_i_135
       (.I0(ram_reg_i_214_n_7),
        .I1(ap_CS_fsm_state220),
        .I2(tmp_V_46_reg_5541[2]),
        .I3(ram_reg_i_112_n_7),
        .O(ram_reg_i_135_n_7));
  LUT6 #(
    .INIT(64'h0F000FFF0F220F22)) 
    ram_reg_i_136
       (.I0(ap_CS_fsm_state212),
        .I1(tmp_V_30_reg_5413[2]),
        .I2(tmp_V_34_reg_5445[2]),
        .I3(ap_CS_fsm_state214),
        .I4(tmp_V_32_reg_5429[2]),
        .I5(ap_CS_fsm_state213),
        .O(ram_reg_i_136_n_7));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCFCDD)) 
    ram_reg_i_137
       (.I0(ram_reg_i_215_n_7),
        .I1(ram_reg_i_216_n_7),
        .I2(tmp_V_24_reg_5365[2]),
        .I3(ap_CS_fsm_state209),
        .I4(ap_CS_fsm_state210),
        .I5(ap_CS_fsm_state211),
        .O(ram_reg_i_137_n_7));
  LUT6 #(
    .INIT(64'h00000000555DDD5D)) 
    ram_reg_i_138
       (.I0(ram_reg_i_100_n_7),
        .I1(ram_reg_i_217_n_7),
        .I2(ram_reg_i_218_n_7),
        .I3(ram_reg_i_117_n_7),
        .I4(ram_reg_i_219_n_7),
        .I5(ram_reg_i_220_n_7),
        .O(ram_reg_i_138_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_139
       (.I0(ap_CS_fsm_state224),
        .I1(tmp_V_54_reg_5605[1]),
        .I2(tmp_V_56_reg_5621[1]),
        .I3(ap_CS_fsm_state225),
        .I4(ap_CS_fsm_state226),
        .I5(tmp_V_58_reg_5637[1]),
        .O(ram_reg_i_139_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFAFE)) 
    ram_reg_i_13__0
       (.I0(ram_reg_i_26_n_7),
        .I1(ap_CS_fsm_state224),
        .I2(ap_CS_fsm_state226),
        .I3(ap_CS_fsm_state225),
        .I4(ap_CS_fsm_state227),
        .I5(ap_CS_fsm_state228),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    ram_reg_i_14
       (.I0(ram_reg_i_27_n_7),
        .I1(ram_reg_i_28__0_n_7),
        .I2(ram_reg_i_29__0_n_7),
        .I3(ap_CS_fsm_state215),
        .I4(ram_reg_i_30__0_n_7),
        .I5(ram_reg_i_31__0_n_7),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'h33330F5533330F00)) 
    ram_reg_i_140
       (.I0(tmp_V_24_reg_5365[1]),
        .I1(tmp_V_28_reg_5397[1]),
        .I2(tmp_V_26_reg_5381[1]),
        .I3(ap_CS_fsm_state210),
        .I4(ap_CS_fsm_state211),
        .I5(ap_CS_fsm_state209),
        .O(ram_reg_i_140_n_7));
  LUT5 #(
    .INIT(32'h55400040)) 
    ram_reg_i_141
       (.I0(ap_CS_fsm_state208),
        .I1(tmp_V_18_reg_5317[1]),
        .I2(ap_CS_fsm_state206),
        .I3(ap_CS_fsm_state207),
        .I4(tmp_V_20_reg_5333[1]),
        .O(ram_reg_i_141_n_7));
  LUT6 #(
    .INIT(64'h2222000022022202)) 
    ram_reg_i_142
       (.I0(ram_reg_i_221_n_7),
        .I1(ram_reg_i_222_n_7),
        .I2(ap_CS_fsm_state218),
        .I3(tmp_V_42_reg_5509[1]),
        .I4(tmp_V_44_reg_5525[1]),
        .I5(ap_CS_fsm_state219),
        .O(ram_reg_i_142_n_7));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    ram_reg_i_143
       (.I0(ap_CS_fsm_state221),
        .I1(tmp_V_52_reg_5589[1]),
        .I2(ap_CS_fsm_state223),
        .I3(ap_CS_fsm_state222),
        .I4(tmp_V_50_reg_5573[1]),
        .I5(tmp_V_48_reg_5557[1]),
        .O(ram_reg_i_143_n_7));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_i_144
       (.I0(tmp_V_6_reg_5221[1]),
        .I1(ap_CS_fsm_state200),
        .I2(tmp_V_8_reg_5237[1]),
        .I3(ap_CS_fsm_state201),
        .I4(ap_CS_fsm_state202),
        .I5(tmp_V_10_reg_5253[1]),
        .O(ram_reg_i_144_n_7));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    ram_reg_i_145
       (.I0(ram_reg_i_200_n_7),
        .I1(tmp_V_4_reg_5205[1]),
        .I2(ap_CS_fsm_state199),
        .I3(ap_CS_fsm_state198),
        .I4(tmp_V_2_reg_5189[1]),
        .I5(reg_3437[1]),
        .O(ram_reg_i_145_n_7));
  LUT6 #(
    .INIT(64'h5555003F5555FF3F)) 
    ram_reg_i_146
       (.I0(tmp_V_16_reg_5301[1]),
        .I1(tmp_V_12_reg_5269[1]),
        .I2(ap_CS_fsm_state203),
        .I3(ap_CS_fsm_state204),
        .I4(ap_CS_fsm_state205),
        .I5(tmp_V_14_reg_5285[1]),
        .O(ram_reg_i_146_n_7));
  LUT6 #(
    .INIT(64'h4500FFFF45004500)) 
    ram_reg_i_147
       (.I0(ram_reg_i_112_n_7),
        .I1(tmp_V_46_reg_5541[0]),
        .I2(ap_CS_fsm_state220),
        .I3(ram_reg_i_223_n_7),
        .I4(ram_reg_i_224_n_7),
        .I5(ram_reg_i_100_n_7),
        .O(ram_reg_i_147_n_7));
  LUT6 #(
    .INIT(64'h30353F35303F3F3F)) 
    ram_reg_i_148
       (.I0(ap_CS_fsm_state221),
        .I1(tmp_V_52_reg_5589[0]),
        .I2(ap_CS_fsm_state223),
        .I3(ap_CS_fsm_state222),
        .I4(tmp_V_50_reg_5573[0]),
        .I5(tmp_V_48_reg_5557[0]),
        .O(ram_reg_i_148_n_7));
  LUT6 #(
    .INIT(64'h0F000FFF0F220F22)) 
    ram_reg_i_149
       (.I0(ap_CS_fsm_state212),
        .I1(tmp_V_30_reg_5413[0]),
        .I2(tmp_V_34_reg_5445[0]),
        .I3(ap_CS_fsm_state214),
        .I4(tmp_V_32_reg_5429[0]),
        .I5(ap_CS_fsm_state213),
        .O(ram_reg_i_149_n_7));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_i_15
       (.I0(tmp_169_fu_4923_p2[11]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(featurePC_0_V_addr_3_reg_5686_reg__0[5]),
        .I4(ram_reg_i_44_n_7),
        .I5(\points3_reg_3288_reg_n_7_[5] ),
        .O(ADDRARDADDR[11]));
  LUT6 #(
    .INIT(64'hBBBABABABBBBBBBB)) 
    ram_reg_i_150
       (.I0(ram_reg_i_108_n_7),
        .I1(ram_reg_i_225_n_7),
        .I2(ram_reg_i_226_n_7),
        .I3(ap_CS_fsm_state208),
        .I4(tmp_V_22_reg_5349[0]),
        .I5(ram_reg_i_111_n_7),
        .O(ram_reg_i_150_n_7));
  LUT6 #(
    .INIT(64'h000000000000FFD5)) 
    ram_reg_i_151
       (.I0(ram_reg_i_111_n_7),
        .I1(tmp_V_23_reg_5357[7]),
        .I2(ap_CS_fsm_state208),
        .I3(ram_reg_i_227_n_7),
        .I4(ram_reg_i_228_n_7),
        .I5(ram_reg_i_108_n_7),
        .O(ram_reg_i_151_n_7));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    ram_reg_i_152
       (.I0(ap_CS_fsm_state212),
        .I1(tmp_V_35_reg_5453[7]),
        .I2(ap_CS_fsm_state214),
        .I3(ap_CS_fsm_state213),
        .I4(tmp_V_33_reg_5437[7]),
        .I5(tmp_V_31_reg_5421[7]),
        .O(ram_reg_i_152_n_7));
  LUT5 #(
    .INIT(32'hAA20AAAA)) 
    ram_reg_i_153
       (.I0(ram_reg_i_29__0_n_7),
        .I1(ram_reg_i_229_n_7),
        .I2(ram_reg_i_123_n_7),
        .I3(ram_reg_i_230_n_7),
        .I4(ram_reg_i_231_n_7),
        .O(ram_reg_i_153_n_7));
  LUT6 #(
    .INIT(64'h5D7F00005D7F5D7F)) 
    ram_reg_i_154
       (.I0(ram_reg_i_16__0_n_7),
        .I1(ap_CS_fsm_state220),
        .I2(tmp_V_47_reg_5549[7]),
        .I3(ram_reg_i_232_n_7),
        .I4(ram_reg_i_233_n_7),
        .I5(ram_reg_i_112_n_7),
        .O(ram_reg_i_154_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_155
       (.I0(ap_CS_fsm_state224),
        .I1(tmp_V_55_reg_5613[6]),
        .I2(tmp_V_57_reg_5629[6]),
        .I3(ap_CS_fsm_state225),
        .I4(ap_CS_fsm_state226),
        .I5(tmp_V_59_reg_5645[6]),
        .O(ram_reg_i_155_n_7));
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAA00C0)) 
    ram_reg_i_156
       (.I0(tmp_V_17_reg_5309[6]),
        .I1(tmp_V_13_reg_5277[6]),
        .I2(ap_CS_fsm_state203),
        .I3(ap_CS_fsm_state204),
        .I4(ap_CS_fsm_state205),
        .I5(tmp_V_15_reg_5293[6]),
        .O(ram_reg_i_156_n_7));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    ram_reg_i_157
       (.I0(ram_reg_i_200_n_7),
        .I1(tmp_V_5_reg_5213[6]),
        .I2(ap_CS_fsm_state199),
        .I3(ap_CS_fsm_state198),
        .I4(tmp_V_3_reg_5197[6]),
        .I5(tmp_V_1_reg_5181[6]),
        .O(ram_reg_i_157_n_7));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_i_158
       (.I0(tmp_V_7_reg_5229[6]),
        .I1(ap_CS_fsm_state200),
        .I2(tmp_V_9_reg_5245[6]),
        .I3(ap_CS_fsm_state201),
        .I4(ap_CS_fsm_state202),
        .I5(tmp_V_11_reg_5261[6]),
        .O(ram_reg_i_158_n_7));
  LUT6 #(
    .INIT(64'h33330F5533330F00)) 
    ram_reg_i_159
       (.I0(tmp_V_25_reg_5373[6]),
        .I1(tmp_V_29_reg_5405[6]),
        .I2(tmp_V_27_reg_5389[6]),
        .I3(ap_CS_fsm_state210),
        .I4(ap_CS_fsm_state211),
        .I5(ap_CS_fsm_state209),
        .O(ram_reg_i_159_n_7));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_15__0
       (.I0(ap_CS_fsm_state207),
        .I1(ap_CS_fsm_state206),
        .I2(ap_CS_fsm_state208),
        .I3(ram_reg_i_32__0_n_7),
        .O(ram_reg_i_15__0_n_7));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_i_16
       (.I0(tmp_169_fu_4923_p2[10]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(featurePC_0_V_addr_3_reg_5686_reg__0[4]),
        .I4(ram_reg_i_44_n_7),
        .I5(\points3_reg_3288_reg_n_7_[4] ),
        .O(ADDRARDADDR[10]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'h55400040)) 
    ram_reg_i_160
       (.I0(ap_CS_fsm_state208),
        .I1(tmp_V_19_reg_5325[6]),
        .I2(ap_CS_fsm_state206),
        .I3(ap_CS_fsm_state207),
        .I4(tmp_V_21_reg_5341[6]),
        .O(ram_reg_i_160_n_7));
  LUT6 #(
    .INIT(64'h0055151500550404)) 
    ram_reg_i_161
       (.I0(ap_CS_fsm_state220),
        .I1(ap_CS_fsm_state218),
        .I2(tmp_V_43_reg_5517[6]),
        .I3(tmp_V_45_reg_5533[6]),
        .I4(ap_CS_fsm_state219),
        .I5(ram_reg_i_234_n_7),
        .O(ram_reg_i_161_n_7));
  LUT6 #(
    .INIT(64'h20202A20202A2A2A)) 
    ram_reg_i_162
       (.I0(ram_reg_i_49_n_7),
        .I1(tmp_V_53_reg_5597[6]),
        .I2(ap_CS_fsm_state223),
        .I3(ap_CS_fsm_state222),
        .I4(tmp_V_51_reg_5581[6]),
        .I5(tmp_V_49_reg_5565[6]),
        .O(ram_reg_i_162_n_7));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram_reg_i_163
       (.I0(ap_CS_fsm_state222),
        .I1(ap_CS_fsm_state223),
        .I2(ap_CS_fsm_state221),
        .I3(ram_reg_i_49_n_7),
        .O(ram_reg_i_163_n_7));
  LUT6 #(
    .INIT(64'h4F444F4F44444444)) 
    ram_reg_i_164
       (.I0(ram_reg_i_235_n_7),
        .I1(ram_reg_i_100_n_7),
        .I2(ram_reg_i_112_n_7),
        .I3(tmp_V_47_reg_5549[5]),
        .I4(ap_CS_fsm_state220),
        .I5(ram_reg_i_236_n_7),
        .O(ram_reg_i_164_n_7));
  LUT6 #(
    .INIT(64'h30353F35303F3F3F)) 
    ram_reg_i_165
       (.I0(ap_CS_fsm_state221),
        .I1(tmp_V_53_reg_5597[5]),
        .I2(ap_CS_fsm_state223),
        .I3(ap_CS_fsm_state222),
        .I4(tmp_V_51_reg_5581[5]),
        .I5(tmp_V_49_reg_5565[5]),
        .O(ram_reg_i_165_n_7));
  LUT6 #(
    .INIT(64'h0F000FFF0F220F22)) 
    ram_reg_i_166
       (.I0(ap_CS_fsm_state212),
        .I1(tmp_V_31_reg_5421[5]),
        .I2(tmp_V_35_reg_5453[5]),
        .I3(ap_CS_fsm_state214),
        .I4(tmp_V_33_reg_5437[5]),
        .I5(ap_CS_fsm_state213),
        .O(ram_reg_i_166_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    ram_reg_i_167
       (.I0(ram_reg_i_237_n_7),
        .I1(ap_CS_fsm_state209),
        .I2(ap_CS_fsm_state211),
        .I3(ap_CS_fsm_state210),
        .I4(ram_reg_i_238_n_7),
        .I5(ram_reg_i_108_n_7),
        .O(ram_reg_i_167_n_7));
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    ram_reg_i_168
       (.I0(ram_reg_i_239_n_7),
        .I1(ram_reg_i_112_n_7),
        .I2(tmp_V_47_reg_5549[4]),
        .I3(ap_CS_fsm_state220),
        .I4(ram_reg_i_240_n_7),
        .O(ram_reg_i_168_n_7));
  LUT6 #(
    .INIT(64'hF3F3F0F5F3F3FFF5)) 
    ram_reg_i_169
       (.I0(tmp_V_1_reg_5181[4]),
        .I1(tmp_V_5_reg_5213[4]),
        .I2(ram_reg_i_28__0_n_7),
        .I3(ap_CS_fsm_state198),
        .I4(ap_CS_fsm_state199),
        .I5(tmp_V_3_reg_5197[4]),
        .O(ram_reg_i_169_n_7));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_16__0
       (.I0(ap_CS_fsm_state221),
        .I1(ap_CS_fsm_state223),
        .I2(ap_CS_fsm_state222),
        .O(ram_reg_i_16__0_n_7));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_i_17
       (.I0(tmp_169_fu_4923_p2[9]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(featurePC_0_V_addr_3_reg_5686_reg__0[3]),
        .I4(ram_reg_i_44_n_7),
        .I5(\points3_reg_3288_reg_n_7_[3] ),
        .O(ADDRARDADDR[9]));
  MUXF7 ram_reg_i_170
       (.I0(ram_reg_i_241_n_7),
        .I1(ram_reg_i_242_n_7),
        .O(ram_reg_i_170_n_7),
        .S(ram_reg_i_123_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1101)) 
    ram_reg_i_171
       (.I0(ram_reg_i_108_n_7),
        .I1(ram_reg_i_243_n_7),
        .I2(ram_reg_i_111_n_7),
        .I3(ram_reg_i_244_n_7),
        .I4(ram_reg_i_245_n_7),
        .I5(ram_reg_i_47_n_7),
        .O(ram_reg_i_171_n_7));
  LUT4 #(
    .INIT(16'h00A2)) 
    ram_reg_i_172
       (.I0(ram_reg_i_246_n_7),
        .I1(ap_CS_fsm_state220),
        .I2(tmp_V_47_reg_5549[3]),
        .I3(ram_reg_i_112_n_7),
        .O(ram_reg_i_172_n_7));
  LUT6 #(
    .INIT(64'h0F000FFF0F220F22)) 
    ram_reg_i_173
       (.I0(ap_CS_fsm_state212),
        .I1(tmp_V_31_reg_5421[3]),
        .I2(tmp_V_35_reg_5453[3]),
        .I3(ap_CS_fsm_state214),
        .I4(tmp_V_33_reg_5437[3]),
        .I5(ap_CS_fsm_state213),
        .O(ram_reg_i_173_n_7));
  LUT6 #(
    .INIT(64'hBBBABABABBBBBBBB)) 
    ram_reg_i_174
       (.I0(ram_reg_i_108_n_7),
        .I1(ram_reg_i_247_n_7),
        .I2(ram_reg_i_248_n_7),
        .I3(ap_CS_fsm_state208),
        .I4(tmp_V_23_reg_5357[3]),
        .I5(ram_reg_i_111_n_7),
        .O(ram_reg_i_174_n_7));
  LUT6 #(
    .INIT(64'h000000A8AAAAAAAA)) 
    ram_reg_i_175
       (.I0(ram_reg_i_249_n_7),
        .I1(ram_reg_i_250_n_7),
        .I2(ram_reg_i_117_n_7),
        .I3(ram_reg_i_251_n_7),
        .I4(ram_reg_i_252_n_7),
        .I5(ram_reg_i_100_n_7),
        .O(ram_reg_i_175_n_7));
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    ram_reg_i_176
       (.I0(ram_reg_i_112_n_7),
        .I1(tmp_V_47_reg_5549[2]),
        .I2(ap_CS_fsm_state220),
        .I3(ram_reg_i_253_n_7),
        .I4(ram_reg_i_254_n_7),
        .O(ram_reg_i_176_n_7));
  LUT6 #(
    .INIT(64'h30353F35303F3F3F)) 
    ram_reg_i_177
       (.I0(ap_CS_fsm_state221),
        .I1(tmp_V_53_reg_5597[2]),
        .I2(ap_CS_fsm_state223),
        .I3(ap_CS_fsm_state222),
        .I4(tmp_V_51_reg_5581[2]),
        .I5(tmp_V_49_reg_5565[2]),
        .O(ram_reg_i_177_n_7));
  LUT6 #(
    .INIT(64'hBABABFBABABFBFBF)) 
    ram_reg_i_178
       (.I0(ram_reg_i_28__0_n_7),
        .I1(tmp_V_5_reg_5213[2]),
        .I2(ap_CS_fsm_state199),
        .I3(ap_CS_fsm_state198),
        .I4(tmp_V_3_reg_5197[2]),
        .I5(tmp_V_1_reg_5181[2]),
        .O(ram_reg_i_178_n_7));
  MUXF7 ram_reg_i_179
       (.I0(ram_reg_i_255_n_7),
        .I1(ram_reg_i_256_n_7),
        .O(ram_reg_i_179_n_7),
        .S(ram_reg_i_117_n_7));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_17__0
       (.I0(ap_CS_fsm_state225),
        .I1(ap_CS_fsm_state226),
        .O(ram_reg_i_17__0_n_7));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_i_18
       (.I0(tmp_169_fu_4923_p2[8]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(featurePC_0_V_addr_3_reg_5686_reg__0[2]),
        .I4(ram_reg_i_44_n_7),
        .I5(\points3_reg_3288_reg_n_7_[2] ),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'h5557555500000000)) 
    ram_reg_i_180
       (.I0(ram_reg_i_257_n_7),
        .I1(ap_CS_fsm_state219),
        .I2(ap_CS_fsm_state218),
        .I3(ap_CS_fsm_state220),
        .I4(ram_reg_i_258_n_7),
        .I5(ram_reg_i_16__0_n_7),
        .O(ram_reg_i_180_n_7));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    ram_reg_i_181
       (.I0(ap_CS_fsm_state221),
        .I1(tmp_V_53_reg_5597[1]),
        .I2(ap_CS_fsm_state223),
        .I3(ap_CS_fsm_state222),
        .I4(tmp_V_51_reg_5581[1]),
        .I5(tmp_V_49_reg_5565[1]),
        .O(ram_reg_i_181_n_7));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    ram_reg_i_182
       (.I0(ram_reg_i_108_n_7),
        .I1(ram_reg_i_259_n_7),
        .I2(ram_reg_i_111_n_7),
        .I3(ram_reg_i_260_n_7),
        .I4(ram_reg_i_261_n_7),
        .I5(ram_reg_i_47_n_7),
        .O(ram_reg_i_182_n_7));
  LUT6 #(
    .INIT(64'h2222222222222220)) 
    ram_reg_i_183
       (.I0(ram_reg_i_262_n_7),
        .I1(ram_reg_i_263_n_7),
        .I2(ap_CS_fsm_state203),
        .I3(ap_CS_fsm_state205),
        .I4(ap_CS_fsm_state204),
        .I5(ram_reg_i_264_n_7),
        .O(ram_reg_i_183_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_184
       (.I0(ap_CS_fsm_state224),
        .I1(tmp_V_55_reg_5613[0]),
        .I2(tmp_V_57_reg_5629[0]),
        .I3(ap_CS_fsm_state225),
        .I4(ap_CS_fsm_state226),
        .I5(tmp_V_59_reg_5645[0]),
        .O(ram_reg_i_184_n_7));
  LUT6 #(
    .INIT(64'h55550F3355550F00)) 
    ram_reg_i_185
       (.I0(tmp_V_29_reg_5405[0]),
        .I1(tmp_V_25_reg_5373[0]),
        .I2(tmp_V_27_reg_5389[0]),
        .I3(ap_CS_fsm_state210),
        .I4(ap_CS_fsm_state211),
        .I5(ap_CS_fsm_state209),
        .O(ram_reg_i_185_n_7));
  LUT5 #(
    .INIT(32'h55400040)) 
    ram_reg_i_186
       (.I0(ap_CS_fsm_state208),
        .I1(tmp_V_19_reg_5325[0]),
        .I2(ap_CS_fsm_state206),
        .I3(ap_CS_fsm_state207),
        .I4(tmp_V_21_reg_5341[0]),
        .O(ram_reg_i_186_n_7));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    ram_reg_i_187
       (.I0(ram_reg_i_112_n_7),
        .I1(tmp_V_47_reg_5549[0]),
        .I2(ap_CS_fsm_state220),
        .I3(ram_reg_i_265_n_7),
        .I4(ram_reg_i_266_n_7),
        .O(ram_reg_i_187_n_7));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_i_188
       (.I0(tmp_V_7_reg_5229[0]),
        .I1(ap_CS_fsm_state200),
        .I2(tmp_V_9_reg_5245[0]),
        .I3(ap_CS_fsm_state201),
        .I4(ap_CS_fsm_state202),
        .I5(tmp_V_11_reg_5261[0]),
        .O(ram_reg_i_188_n_7));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    ram_reg_i_189
       (.I0(ram_reg_i_200_n_7),
        .I1(tmp_V_5_reg_5213[0]),
        .I2(ap_CS_fsm_state199),
        .I3(ap_CS_fsm_state198),
        .I4(tmp_V_3_reg_5197[0]),
        .I5(tmp_V_1_reg_5181[0]),
        .O(ram_reg_i_189_n_7));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_18__0
       (.I0(ap_CS_fsm_state228),
        .I1(ap_CS_fsm_state227),
        .O(ram_reg_i_18__0_n_7));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_i_19
       (.I0(tmp_169_fu_4923_p2[7]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(featurePC_0_V_addr_3_reg_5686_reg__0[1]),
        .I4(ram_reg_i_44_n_7),
        .I5(\points3_reg_3288_reg_n_7_[1] ),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAA00C0)) 
    ram_reg_i_190
       (.I0(tmp_V_17_reg_5309[0]),
        .I1(tmp_V_13_reg_5277[0]),
        .I2(ap_CS_fsm_state203),
        .I3(ap_CS_fsm_state204),
        .I4(ap_CS_fsm_state205),
        .I5(tmp_V_15_reg_5293[0]),
        .O(ram_reg_i_190_n_7));
  LUT6 #(
    .INIT(64'hFFAAEAEAFFAAFBFB)) 
    ram_reg_i_191
       (.I0(ap_CS_fsm_state220),
        .I1(ap_CS_fsm_state218),
        .I2(tmp_V_42_reg_5509[7]),
        .I3(tmp_V_44_reg_5525[7]),
        .I4(ap_CS_fsm_state219),
        .I5(ram_reg_i_267_n_7),
        .O(ram_reg_i_191_n_7));
  LUT6 #(
    .INIT(64'h55550F3355550F00)) 
    ram_reg_i_192
       (.I0(tmp_V_28_reg_5397[7]),
        .I1(tmp_V_24_reg_5365[7]),
        .I2(tmp_V_26_reg_5381[7]),
        .I3(ap_CS_fsm_state210),
        .I4(ap_CS_fsm_state211),
        .I5(ap_CS_fsm_state209),
        .O(ram_reg_i_192_n_7));
  LUT5 #(
    .INIT(32'h55400040)) 
    ram_reg_i_193
       (.I0(ap_CS_fsm_state208),
        .I1(tmp_V_18_reg_5317[7]),
        .I2(ap_CS_fsm_state206),
        .I3(ap_CS_fsm_state207),
        .I4(tmp_V_20_reg_5333[7]),
        .O(ram_reg_i_193_n_7));
  LUT6 #(
    .INIT(64'h30353F35303F3F3F)) 
    ram_reg_i_194
       (.I0(ap_CS_fsm_state221),
        .I1(tmp_V_52_reg_5589[7]),
        .I2(ap_CS_fsm_state223),
        .I3(ap_CS_fsm_state222),
        .I4(tmp_V_50_reg_5573[7]),
        .I5(tmp_V_48_reg_5557[7]),
        .O(ram_reg_i_194_n_7));
  LUT6 #(
    .INIT(64'hBABABFBABABFBFBF)) 
    ram_reg_i_195
       (.I0(ram_reg_i_28__0_n_7),
        .I1(tmp_V_4_reg_5205[7]),
        .I2(ap_CS_fsm_state199),
        .I3(ap_CS_fsm_state198),
        .I4(tmp_V_2_reg_5189[7]),
        .I5(reg_3437[7]),
        .O(ram_reg_i_195_n_7));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_i_196
       (.I0(tmp_V_6_reg_5221[7]),
        .I1(ap_CS_fsm_state200),
        .I2(tmp_V_8_reg_5237[7]),
        .I3(ap_CS_fsm_state201),
        .I4(ap_CS_fsm_state202),
        .I5(tmp_V_10_reg_5253[7]),
        .O(ram_reg_i_196_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_197
       (.I0(ap_CS_fsm_state203),
        .I1(tmp_V_12_reg_5269[7]),
        .I2(tmp_V_14_reg_5285[7]),
        .I3(ap_CS_fsm_state204),
        .I4(ap_CS_fsm_state205),
        .I5(tmp_V_16_reg_5301[7]),
        .O(ram_reg_i_197_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFEFEEEEFFEF)) 
    ram_reg_i_198
       (.I0(ap_CS_fsm_state218),
        .I1(ap_CS_fsm_state219),
        .I2(ap_CS_fsm_state216),
        .I3(tmp_V_38_reg_5477[6]),
        .I4(ap_CS_fsm_state217),
        .I5(tmp_V_40_reg_5493[6]),
        .O(ram_reg_i_198_n_7));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    ram_reg_i_199
       (.I0(ap_CS_fsm_state219),
        .I1(ap_CS_fsm_state218),
        .I2(ap_CS_fsm_state216),
        .I3(ap_CS_fsm_state217),
        .I4(tmp_V_36_reg_5461[6]),
        .I5(ap_CS_fsm_state215),
        .O(ram_reg_i_199_n_7));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_i_19__0
       (.I0(ram_reg_i_16__0_n_7),
        .I1(ap_CS_fsm_state218),
        .I2(ap_CS_fsm_state217),
        .I3(ap_CS_fsm_state219),
        .I4(ap_CS_fsm_state220),
        .O(ram_reg_i_19__0_n_7));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_reg_i_1__0
       (.I0(arrayNo3_cast_fu_3473_p4[0]),
        .I1(ram_reg_i_98_n_7),
        .I2(\ap_CS_fsm_reg[197]_0 ),
        .I3(arrayNo3_cast_reg_5677[0]),
        .I4(ram_reg_i_99_n_7),
        .I5(ram_reg_i_44_n_7),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFFF040004000400)) 
    ram_reg_i_1__1
       (.I0(arrayNo3_cast_fu_3473_p4[0]),
        .I1(arrayNo3_cast_fu_3473_p4[1]),
        .I2(arrayNo3_cast_fu_3473_p4[2]),
        .I3(\ap_CS_fsm_reg[197]_0 ),
        .I4(ram_reg_i_2__13_n_7),
        .I5(ram_reg_i_44_n_7),
        .O(\points3_reg_3288_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hFEEEAAAA)) 
    ram_reg_i_1__2
       (.I0(ram_reg_i_2__0_n_7),
        .I1(arrayNo3_cast_reg_5677[2]),
        .I2(arrayNo3_cast_reg_5677[1]),
        .I3(arrayNo3_cast_reg_5677[0]),
        .I4(ram_reg_i_44_n_7),
        .O(\arrayNo3_cast_reg_5677_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    ram_reg_i_1__3
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\tmp_15_reg_7093_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp2_iter1_reg_n_7),
        .I4(cnv_27_V_V_full_n),
        .I5(ram_reg_i_22__4_n_7),
        .O(sampledFeatures_0_V_ce0));
  LUT5 #(
    .INIT(32'hC080C000)) 
    ram_reg_i_1__4
       (.I0(arrayNo5_reg_6978[0]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(arrayNo5_reg_6978[2]),
        .I4(arrayNo5_reg_6978[1]),
        .O(\arrayNo5_reg_6978_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_reg_i_1__5
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(arrayNo5_reg_6978[2]),
        .I3(arrayNo5_reg_6978[1]),
        .I4(arrayNo5_reg_6978[0]),
        .O(ap_enable_reg_pp1_iter1_reg_0));
  LUT5 #(
    .INIT(32'h00000800)) 
    ram_reg_i_1__6
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(arrayNo5_reg_6978[2]),
        .I3(arrayNo5_reg_6978[1]),
        .I4(arrayNo5_reg_6978[0]),
        .O(ap_enable_reg_pp1_iter1_reg_2));
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(WEBWE),
        .O(featurePC_0_V_ce1));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    ram_reg_i_20
       (.I0(tmp_162_cast_reg_7018[6]),
        .I1(channels2_reg_3366_reg__0),
        .I2(ram_reg_i_52_n_7),
        .I3(featurePC_0_V_addr_3_reg_5686_reg__0[0]),
        .I4(ram_reg_i_44_n_7),
        .I5(\points3_reg_3288_reg_n_7_[0] ),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_200
       (.I0(ap_CS_fsm_state203),
        .I1(ap_CS_fsm_state205),
        .I2(ap_CS_fsm_state204),
        .I3(ap_CS_fsm_state201),
        .I4(ap_CS_fsm_state202),
        .I5(ap_CS_fsm_state200),
        .O(ram_reg_i_200_n_7));
  LUT6 #(
    .INIT(64'h2222000022022202)) 
    ram_reg_i_201
       (.I0(ram_reg_i_268_n_7),
        .I1(ram_reg_i_269_n_7),
        .I2(ap_CS_fsm_state218),
        .I3(tmp_V_42_reg_5509[5]),
        .I4(tmp_V_44_reg_5525[5]),
        .I5(ap_CS_fsm_state219),
        .O(ram_reg_i_201_n_7));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    ram_reg_i_202
       (.I0(ap_CS_fsm_state221),
        .I1(tmp_V_52_reg_5589[5]),
        .I2(ap_CS_fsm_state223),
        .I3(ap_CS_fsm_state222),
        .I4(tmp_V_50_reg_5573[5]),
        .I5(tmp_V_48_reg_5557[5]),
        .O(ram_reg_i_202_n_7));
  LUT6 #(
    .INIT(64'h2022202220002022)) 
    ram_reg_i_203
       (.I0(ram_reg_i_270_n_7),
        .I1(ram_reg_i_271_n_7),
        .I2(tmp_V_44_reg_5525[4]),
        .I3(ap_CS_fsm_state219),
        .I4(ap_CS_fsm_state218),
        .I5(tmp_V_42_reg_5509[4]),
        .O(ram_reg_i_203_n_7));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    ram_reg_i_204
       (.I0(ap_CS_fsm_state221),
        .I1(tmp_V_52_reg_5589[4]),
        .I2(ap_CS_fsm_state223),
        .I3(ap_CS_fsm_state222),
        .I4(tmp_V_50_reg_5573[4]),
        .I5(tmp_V_48_reg_5557[4]),
        .O(ram_reg_i_204_n_7));
  LUT6 #(
    .INIT(64'h55555555303F3F3F)) 
    ram_reg_i_205
       (.I0(tmp_V_22_reg_5349[4]),
        .I1(tmp_V_20_reg_5333[4]),
        .I2(ap_CS_fsm_state207),
        .I3(ap_CS_fsm_state206),
        .I4(tmp_V_18_reg_5317[4]),
        .I5(ap_CS_fsm_state208),
        .O(ram_reg_i_205_n_7));
  LUT6 #(
    .INIT(64'hFFFFFEEEEEEEFEEE)) 
    ram_reg_i_206
       (.I0(ram_reg_i_48_n_7),
        .I1(ap_CS_fsm_state212),
        .I2(tmp_V_26_reg_5381[4]),
        .I3(ap_CS_fsm_state210),
        .I4(ap_CS_fsm_state211),
        .I5(tmp_V_28_reg_5397[4]),
        .O(ram_reg_i_206_n_7));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    ram_reg_i_207
       (.I0(ram_reg_i_200_n_7),
        .I1(tmp_V_4_reg_5205[4]),
        .I2(ap_CS_fsm_state199),
        .I3(ap_CS_fsm_state198),
        .I4(tmp_V_2_reg_5189[4]),
        .I5(reg_3437[4]),
        .O(ram_reg_i_207_n_7));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_i_208
       (.I0(tmp_V_6_reg_5221[4]),
        .I1(ap_CS_fsm_state200),
        .I2(tmp_V_8_reg_5237[4]),
        .I3(ap_CS_fsm_state201),
        .I4(ap_CS_fsm_state202),
        .I5(tmp_V_10_reg_5253[4]),
        .O(ram_reg_i_208_n_7));
  LUT6 #(
    .INIT(64'h5555003F5555FF3F)) 
    ram_reg_i_209
       (.I0(tmp_V_16_reg_5301[4]),
        .I1(tmp_V_12_reg_5269[4]),
        .I2(ap_CS_fsm_state203),
        .I3(ap_CS_fsm_state204),
        .I4(ap_CS_fsm_state205),
        .I5(tmp_V_14_reg_5285[4]),
        .O(ram_reg_i_209_n_7));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    ram_reg_i_20__0
       (.I0(ram_reg_i_100_n_7),
        .I1(ap_CS_fsm_state202),
        .I2(ap_CS_fsm_state201),
        .I3(ap_CS_fsm_state203),
        .I4(ap_CS_fsm_state204),
        .I5(ap_CS_fsm_state205),
        .O(ram_reg_i_20__0_n_7));
  LUT6 #(
    .INIT(64'hBFBFBF80BFBFBFBF)) 
    ram_reg_i_21
       (.I0(channels2_reg_3366_reg__0__0[5]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_i_47_n_7),
        .I4(ram_reg_i_48_n_7),
        .I5(ram_reg_i_49_n_7),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hFFAAEAEAFFAAFBFB)) 
    ram_reg_i_210
       (.I0(ap_CS_fsm_state220),
        .I1(ap_CS_fsm_state218),
        .I2(tmp_V_42_reg_5509[3]),
        .I3(tmp_V_44_reg_5525[3]),
        .I4(ap_CS_fsm_state219),
        .I5(ram_reg_i_272_n_7),
        .O(ram_reg_i_210_n_7));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    ram_reg_i_211
       (.I0(ram_reg_i_108_n_7),
        .I1(ram_reg_i_273_n_7),
        .I2(ram_reg_i_111_n_7),
        .I3(ram_reg_i_274_n_7),
        .I4(ram_reg_i_275_n_7),
        .I5(ram_reg_i_47_n_7),
        .O(ram_reg_i_211_n_7));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram_reg_i_212
       (.I0(tmp_V_14_reg_5285[3]),
        .I1(tmp_V_12_reg_5269[3]),
        .I2(ap_CS_fsm_state205),
        .I3(ap_CS_fsm_state204),
        .I4(tmp_V_16_reg_5301[3]),
        .O(ram_reg_i_212_n_7));
  LUT6 #(
    .INIT(64'hCCAACCF0CCAACC00)) 
    ram_reg_i_213
       (.I0(tmp_V_8_reg_5237[3]),
        .I1(tmp_V_10_reg_5253[3]),
        .I2(tmp_V_6_reg_5221[3]),
        .I3(ap_CS_fsm_state202),
        .I4(ap_CS_fsm_state201),
        .I5(ap_CS_fsm_state200),
        .O(ram_reg_i_213_n_7));
  LUT6 #(
    .INIT(64'hFFAAEAEAFFAAFBFB)) 
    ram_reg_i_214
       (.I0(ap_CS_fsm_state220),
        .I1(ap_CS_fsm_state218),
        .I2(tmp_V_42_reg_5509[2]),
        .I3(tmp_V_44_reg_5525[2]),
        .I4(ap_CS_fsm_state219),
        .I5(ram_reg_i_276_n_7),
        .O(ram_reg_i_214_n_7));
  LUT6 #(
    .INIT(64'h55555555303F3F3F)) 
    ram_reg_i_215
       (.I0(tmp_V_22_reg_5349[2]),
        .I1(tmp_V_20_reg_5333[2]),
        .I2(ap_CS_fsm_state207),
        .I3(ap_CS_fsm_state206),
        .I4(tmp_V_18_reg_5317[2]),
        .I5(ap_CS_fsm_state208),
        .O(ram_reg_i_215_n_7));
  LUT6 #(
    .INIT(64'hFFFFFEEEEEEEFEEE)) 
    ram_reg_i_216
       (.I0(ram_reg_i_48_n_7),
        .I1(ap_CS_fsm_state212),
        .I2(tmp_V_26_reg_5381[2]),
        .I3(ap_CS_fsm_state210),
        .I4(ap_CS_fsm_state211),
        .I5(tmp_V_28_reg_5397[2]),
        .O(ram_reg_i_216_n_7));
  LUT6 #(
    .INIT(64'hBABABFBABABFBFBF)) 
    ram_reg_i_217
       (.I0(ram_reg_i_28__0_n_7),
        .I1(tmp_V_4_reg_5205[2]),
        .I2(ap_CS_fsm_state199),
        .I3(ap_CS_fsm_state198),
        .I4(tmp_V_2_reg_5189[2]),
        .I5(reg_3437[2]),
        .O(ram_reg_i_217_n_7));
  LUT6 #(
    .INIT(64'hCCAACCF0CCAACC00)) 
    ram_reg_i_218
       (.I0(tmp_V_8_reg_5237[2]),
        .I1(tmp_V_10_reg_5253[2]),
        .I2(tmp_V_6_reg_5221[2]),
        .I3(ap_CS_fsm_state202),
        .I4(ap_CS_fsm_state201),
        .I5(ap_CS_fsm_state200),
        .O(ram_reg_i_218_n_7));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram_reg_i_219
       (.I0(tmp_V_14_reg_5285[2]),
        .I1(tmp_V_12_reg_5269[2]),
        .I2(ap_CS_fsm_state205),
        .I3(ap_CS_fsm_state204),
        .I4(tmp_V_16_reg_5301[2]),
        .O(ram_reg_i_219_n_7));
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_i_21__0
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(arrayNo5_reg_6978[2]),
        .I3(arrayNo5_reg_6978[1]),
        .I4(arrayNo5_reg_6978[0]),
        .O(ap_enable_reg_pp1_iter1_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    ram_reg_i_21__1
       (.I0(ap_CS_fsm_state212),
        .I1(ap_CS_fsm_state211),
        .I2(ap_CS_fsm_state210),
        .I3(ap_CS_fsm_state209),
        .I4(ram_reg_i_47_n_7),
        .I5(ram_reg_i_48_n_7),
        .O(ram_reg_i_21__1_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_22
       (.I0(channels2_reg_3366_reg__0__0[4]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ADDRBWRADDR[3]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    ram_reg_i_220
       (.I0(ap_CS_fsm_state221),
        .I1(tmp_V_52_reg_5589[2]),
        .I2(ap_CS_fsm_state223),
        .I3(ap_CS_fsm_state222),
        .I4(tmp_V_50_reg_5573[2]),
        .I5(tmp_V_48_reg_5557[2]),
        .O(ram_reg_i_220_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFEFEEEEFFEF)) 
    ram_reg_i_221
       (.I0(ap_CS_fsm_state218),
        .I1(ap_CS_fsm_state219),
        .I2(ap_CS_fsm_state216),
        .I3(tmp_V_38_reg_5477[1]),
        .I4(ap_CS_fsm_state217),
        .I5(tmp_V_40_reg_5493[1]),
        .O(ram_reg_i_221_n_7));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    ram_reg_i_222
       (.I0(ap_CS_fsm_state219),
        .I1(ap_CS_fsm_state218),
        .I2(ap_CS_fsm_state216),
        .I3(ap_CS_fsm_state217),
        .I4(tmp_V_36_reg_5461[1]),
        .I5(ap_CS_fsm_state215),
        .O(ram_reg_i_222_n_7));
  LUT6 #(
    .INIT(64'hFFAAEAEAFFAAFBFB)) 
    ram_reg_i_223
       (.I0(ap_CS_fsm_state220),
        .I1(ap_CS_fsm_state218),
        .I2(tmp_V_42_reg_5509[0]),
        .I3(tmp_V_44_reg_5525[0]),
        .I4(ap_CS_fsm_state219),
        .I5(ram_reg_i_277_n_7),
        .O(ram_reg_i_223_n_7));
  LUT6 #(
    .INIT(64'h222222202222222A)) 
    ram_reg_i_224
       (.I0(ram_reg_i_278_n_7),
        .I1(ram_reg_i_279_n_7),
        .I2(ap_CS_fsm_state203),
        .I3(ap_CS_fsm_state205),
        .I4(ap_CS_fsm_state204),
        .I5(ram_reg_i_280_n_7),
        .O(ram_reg_i_224_n_7));
  LUT6 #(
    .INIT(64'h55550F3355550F00)) 
    ram_reg_i_225
       (.I0(tmp_V_28_reg_5397[0]),
        .I1(tmp_V_24_reg_5365[0]),
        .I2(tmp_V_26_reg_5381[0]),
        .I3(ap_CS_fsm_state210),
        .I4(ap_CS_fsm_state211),
        .I5(ap_CS_fsm_state209),
        .O(ram_reg_i_225_n_7));
  LUT5 #(
    .INIT(32'h55400040)) 
    ram_reg_i_226
       (.I0(ap_CS_fsm_state208),
        .I1(tmp_V_18_reg_5317[0]),
        .I2(ap_CS_fsm_state206),
        .I3(ap_CS_fsm_state207),
        .I4(tmp_V_20_reg_5333[0]),
        .O(ram_reg_i_226_n_7));
  LUT5 #(
    .INIT(32'h55400040)) 
    ram_reg_i_227
       (.I0(ap_CS_fsm_state208),
        .I1(tmp_V_19_reg_5325[7]),
        .I2(ap_CS_fsm_state206),
        .I3(ap_CS_fsm_state207),
        .I4(tmp_V_21_reg_5341[7]),
        .O(ram_reg_i_227_n_7));
  LUT6 #(
    .INIT(64'h55550F3355550F00)) 
    ram_reg_i_228
       (.I0(tmp_V_29_reg_5405[7]),
        .I1(tmp_V_25_reg_5373[7]),
        .I2(tmp_V_27_reg_5389[7]),
        .I3(ap_CS_fsm_state210),
        .I4(ap_CS_fsm_state211),
        .I5(ap_CS_fsm_state209),
        .O(ram_reg_i_228_n_7));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_i_229
       (.I0(tmp_V_7_reg_5229[7]),
        .I1(ap_CS_fsm_state200),
        .I2(tmp_V_9_reg_5245[7]),
        .I3(ap_CS_fsm_state201),
        .I4(ap_CS_fsm_state202),
        .I5(tmp_V_11_reg_5261[7]),
        .O(ram_reg_i_229_n_7));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_22__0
       (.I0(ap_CS_fsm_state224),
        .I1(ap_CS_fsm_state226),
        .I2(ap_CS_fsm_state225),
        .O(ram_reg_i_22__0_n_7));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22__4
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter0),
        .O(ram_reg_i_22__4_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_23
       (.I0(channels2_reg_3366_reg__0__0[3]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ADDRBWRADDR[2]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h8A8A8A8080808A80)) 
    ram_reg_i_230
       (.I0(ram_reg_i_200_n_7),
        .I1(tmp_V_5_reg_5213[7]),
        .I2(ap_CS_fsm_state199),
        .I3(tmp_V_1_reg_5181[7]),
        .I4(ap_CS_fsm_state198),
        .I5(tmp_V_3_reg_5197[7]),
        .O(ram_reg_i_230_n_7));
  LUT6 #(
    .INIT(64'h5555003F5555FF3F)) 
    ram_reg_i_231
       (.I0(tmp_V_17_reg_5309[7]),
        .I1(tmp_V_13_reg_5277[7]),
        .I2(ap_CS_fsm_state203),
        .I3(ap_CS_fsm_state204),
        .I4(ap_CS_fsm_state205),
        .I5(tmp_V_15_reg_5293[7]),
        .O(ram_reg_i_231_n_7));
  LUT6 #(
    .INIT(64'h2222000022022202)) 
    ram_reg_i_232
       (.I0(ram_reg_i_281_n_7),
        .I1(ram_reg_i_282_n_7),
        .I2(ap_CS_fsm_state218),
        .I3(tmp_V_43_reg_5517[7]),
        .I4(tmp_V_45_reg_5533[7]),
        .I5(ap_CS_fsm_state219),
        .O(ram_reg_i_232_n_7));
  LUT6 #(
    .INIT(64'h3355330F33553300)) 
    ram_reg_i_233
       (.I0(tmp_V_51_reg_5581[7]),
        .I1(tmp_V_53_reg_5597[7]),
        .I2(tmp_V_49_reg_5565[7]),
        .I3(ap_CS_fsm_state223),
        .I4(ap_CS_fsm_state222),
        .I5(ap_CS_fsm_state221),
        .O(ram_reg_i_233_n_7));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    ram_reg_i_234
       (.I0(ap_CS_fsm_state215),
        .I1(tmp_V_37_reg_5469[6]),
        .I2(ap_CS_fsm_state217),
        .I3(tmp_V_41_reg_5501[6]),
        .I4(tmp_V_39_reg_5485[6]),
        .I5(ap_CS_fsm_state216),
        .O(ram_reg_i_234_n_7));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    ram_reg_i_235
       (.I0(ram_reg_i_283_n_7),
        .I1(ap_CS_fsm_state203),
        .I2(ap_CS_fsm_state205),
        .I3(ap_CS_fsm_state204),
        .I4(ram_reg_i_284_n_7),
        .I5(ram_reg_i_285_n_7),
        .O(ram_reg_i_235_n_7));
  LUT6 #(
    .INIT(64'hFFAAEAEAFFAAFBFB)) 
    ram_reg_i_236
       (.I0(ap_CS_fsm_state220),
        .I1(ap_CS_fsm_state218),
        .I2(tmp_V_43_reg_5517[5]),
        .I3(tmp_V_45_reg_5533[5]),
        .I4(ap_CS_fsm_state219),
        .I5(ram_reg_i_286_n_7),
        .O(ram_reg_i_236_n_7));
  LUT6 #(
    .INIT(64'h0000FFFF1D3F1D3F)) 
    ram_reg_i_237
       (.I0(ap_CS_fsm_state206),
        .I1(ap_CS_fsm_state207),
        .I2(tmp_V_21_reg_5341[5]),
        .I3(tmp_V_19_reg_5325[5]),
        .I4(tmp_V_23_reg_5357[5]),
        .I5(ap_CS_fsm_state208),
        .O(ram_reg_i_237_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_238
       (.I0(tmp_V_25_reg_5373[5]),
        .I1(ap_CS_fsm_state209),
        .I2(tmp_V_27_reg_5389[5]),
        .I3(ap_CS_fsm_state210),
        .I4(ap_CS_fsm_state211),
        .I5(tmp_V_29_reg_5405[5]),
        .O(ram_reg_i_238_n_7));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    ram_reg_i_239
       (.I0(ap_CS_fsm_state221),
        .I1(tmp_V_53_reg_5597[4]),
        .I2(ap_CS_fsm_state223),
        .I3(ap_CS_fsm_state222),
        .I4(tmp_V_51_reg_5581[4]),
        .I5(tmp_V_49_reg_5565[4]),
        .O(ram_reg_i_239_n_7));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    ram_reg_i_23__0
       (.I0(ap_CS_fsm_state210),
        .I1(ap_CS_fsm_state209),
        .I2(ap_CS_fsm_state207),
        .I3(ap_CS_fsm_state208),
        .I4(ap_CS_fsm_state211),
        .I5(ap_CS_fsm_state212),
        .O(ram_reg_i_23__0_n_7));
  CARRY4 ram_reg_i_23__5
       (.CI(ram_reg_i_24__5_n_7),
        .CO(NLW_ram_reg_i_23__5_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_23__5_O_UNCONNECTED[3:1],tmp_174_fu_5063_p2[10]}),
        .S({1'b0,1'b0,1'b0,tmp_168_cast_reg_7088[10]}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_24
       (.I0(channels2_reg_3366_reg__0__0[2]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ADDRBWRADDR[1]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h2222000022022202)) 
    ram_reg_i_240
       (.I0(ram_reg_i_287_n_7),
        .I1(ram_reg_i_288_n_7),
        .I2(ap_CS_fsm_state218),
        .I3(tmp_V_43_reg_5517[4]),
        .I4(tmp_V_45_reg_5533[4]),
        .I5(ap_CS_fsm_state219),
        .O(ram_reg_i_240_n_7));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram_reg_i_241
       (.I0(tmp_V_15_reg_5293[4]),
        .I1(tmp_V_13_reg_5277[4]),
        .I2(ap_CS_fsm_state205),
        .I3(ap_CS_fsm_state204),
        .I4(tmp_V_17_reg_5309[4]),
        .O(ram_reg_i_241_n_7));
  LUT6 #(
    .INIT(64'hCCAACCF0CCAACC00)) 
    ram_reg_i_242
       (.I0(tmp_V_9_reg_5245[4]),
        .I1(tmp_V_11_reg_5261[4]),
        .I2(tmp_V_7_reg_5229[4]),
        .I3(ap_CS_fsm_state202),
        .I4(ap_CS_fsm_state201),
        .I5(ap_CS_fsm_state200),
        .O(ram_reg_i_242_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_243
       (.I0(tmp_V_25_reg_5373[4]),
        .I1(ap_CS_fsm_state209),
        .I2(tmp_V_27_reg_5389[4]),
        .I3(ap_CS_fsm_state210),
        .I4(ap_CS_fsm_state211),
        .I5(tmp_V_29_reg_5405[4]),
        .O(ram_reg_i_243_n_7));
  LUT6 #(
    .INIT(64'h0000FFFF1D3F1D3F)) 
    ram_reg_i_244
       (.I0(ap_CS_fsm_state206),
        .I1(ap_CS_fsm_state207),
        .I2(tmp_V_21_reg_5341[4]),
        .I3(tmp_V_19_reg_5325[4]),
        .I4(tmp_V_23_reg_5357[4]),
        .I5(ap_CS_fsm_state208),
        .O(ram_reg_i_244_n_7));
  LUT6 #(
    .INIT(64'h0F000FFF0F220F22)) 
    ram_reg_i_245
       (.I0(ap_CS_fsm_state212),
        .I1(tmp_V_31_reg_5421[4]),
        .I2(tmp_V_35_reg_5453[4]),
        .I3(ap_CS_fsm_state214),
        .I4(tmp_V_33_reg_5437[4]),
        .I5(ap_CS_fsm_state213),
        .O(ram_reg_i_245_n_7));
  LUT6 #(
    .INIT(64'hFFAAEAEAFFAAFBFB)) 
    ram_reg_i_246
       (.I0(ap_CS_fsm_state220),
        .I1(ap_CS_fsm_state218),
        .I2(tmp_V_43_reg_5517[3]),
        .I3(tmp_V_45_reg_5533[3]),
        .I4(ap_CS_fsm_state219),
        .I5(ram_reg_i_289_n_7),
        .O(ram_reg_i_246_n_7));
  LUT6 #(
    .INIT(64'h55550F3355550F00)) 
    ram_reg_i_247
       (.I0(tmp_V_29_reg_5405[3]),
        .I1(tmp_V_25_reg_5373[3]),
        .I2(tmp_V_27_reg_5389[3]),
        .I3(ap_CS_fsm_state210),
        .I4(ap_CS_fsm_state211),
        .I5(ap_CS_fsm_state209),
        .O(ram_reg_i_247_n_7));
  LUT5 #(
    .INIT(32'h55400040)) 
    ram_reg_i_248
       (.I0(ap_CS_fsm_state208),
        .I1(tmp_V_19_reg_5325[3]),
        .I2(ap_CS_fsm_state206),
        .I3(ap_CS_fsm_state207),
        .I4(tmp_V_21_reg_5341[3]),
        .O(ram_reg_i_248_n_7));
  LUT6 #(
    .INIT(64'h30353F35303F3F3F)) 
    ram_reg_i_249
       (.I0(ap_CS_fsm_state221),
        .I1(tmp_V_53_reg_5597[3]),
        .I2(ap_CS_fsm_state223),
        .I3(ap_CS_fsm_state222),
        .I4(tmp_V_51_reg_5581[3]),
        .I5(tmp_V_49_reg_5565[3]),
        .O(ram_reg_i_249_n_7));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_24__0
       (.I0(ram_reg_i_15__0_n_7),
        .I1(ram_reg_i_47_n_7),
        .I2(ap_CS_fsm_state213),
        .I3(ap_CS_fsm_state214),
        .O(ram_reg_i_24__0_n_7));
  CARRY4 ram_reg_i_24__5
       (.CI(1'b0),
        .CO({ram_reg_i_24__5_n_7,ram_reg_i_24__5_n_8,ram_reg_i_24__5_n_9,ram_reg_i_24__5_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_168_cast_reg_7088[6]}),
        .O({tmp_174_fu_5063_p2[9:7],NLW_ram_reg_i_24__5_O_UNCONNECTED[0]}),
        .S({tmp_168_cast_reg_7088[9:7],tmp_174_fu_5063_p2[6]}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_25
       (.I0(channels2_reg_3366_reg__0__0[1]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ADDRBWRADDR[0]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_i_250
       (.I0(tmp_V_7_reg_5229[3]),
        .I1(ap_CS_fsm_state200),
        .I2(tmp_V_9_reg_5245[3]),
        .I3(ap_CS_fsm_state201),
        .I4(ap_CS_fsm_state202),
        .I5(tmp_V_11_reg_5261[3]),
        .O(ram_reg_i_250_n_7));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    ram_reg_i_251
       (.I0(ram_reg_i_200_n_7),
        .I1(tmp_V_5_reg_5213[3]),
        .I2(ap_CS_fsm_state199),
        .I3(ap_CS_fsm_state198),
        .I4(tmp_V_3_reg_5197[3]),
        .I5(tmp_V_1_reg_5181[3]),
        .O(ram_reg_i_251_n_7));
  LUT6 #(
    .INIT(64'hAAAAFFC0AAAA00C0)) 
    ram_reg_i_252
       (.I0(tmp_V_17_reg_5309[3]),
        .I1(tmp_V_13_reg_5277[3]),
        .I2(ap_CS_fsm_state203),
        .I3(ap_CS_fsm_state204),
        .I4(ap_CS_fsm_state205),
        .I5(tmp_V_15_reg_5293[3]),
        .O(ram_reg_i_252_n_7));
  LUT6 #(
    .INIT(64'hFFAAEAEAFFAAFBFB)) 
    ram_reg_i_253
       (.I0(ap_CS_fsm_state220),
        .I1(ap_CS_fsm_state218),
        .I2(tmp_V_43_reg_5517[2]),
        .I3(tmp_V_45_reg_5533[2]),
        .I4(ap_CS_fsm_state219),
        .I5(ram_reg_i_290_n_7),
        .O(ram_reg_i_253_n_7));
  LUT6 #(
    .INIT(64'h000000000000EEFE)) 
    ram_reg_i_254
       (.I0(ram_reg_i_108_n_7),
        .I1(ram_reg_i_291_n_7),
        .I2(ram_reg_i_111_n_7),
        .I3(ram_reg_i_292_n_7),
        .I4(ram_reg_i_293_n_7),
        .I5(ram_reg_i_47_n_7),
        .O(ram_reg_i_254_n_7));
  LUT6 #(
    .INIT(64'hCCAACCF0CCAACC00)) 
    ram_reg_i_255
       (.I0(tmp_V_9_reg_5245[2]),
        .I1(tmp_V_11_reg_5261[2]),
        .I2(tmp_V_7_reg_5229[2]),
        .I3(ap_CS_fsm_state202),
        .I4(ap_CS_fsm_state201),
        .I5(ap_CS_fsm_state200),
        .O(ram_reg_i_255_n_7));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram_reg_i_256
       (.I0(tmp_V_15_reg_5293[2]),
        .I1(tmp_V_13_reg_5277[2]),
        .I2(ap_CS_fsm_state205),
        .I3(ap_CS_fsm_state204),
        .I4(tmp_V_17_reg_5309[2]),
        .O(ram_reg_i_256_n_7));
  LUT6 #(
    .INIT(64'h4444477777774777)) 
    ram_reg_i_257
       (.I0(tmp_V_47_reg_5549[1]),
        .I1(ap_CS_fsm_state220),
        .I2(ap_CS_fsm_state218),
        .I3(tmp_V_43_reg_5517[1]),
        .I4(ap_CS_fsm_state219),
        .I5(tmp_V_45_reg_5533[1]),
        .O(ram_reg_i_257_n_7));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    ram_reg_i_258
       (.I0(ap_CS_fsm_state215),
        .I1(tmp_V_37_reg_5469[1]),
        .I2(ap_CS_fsm_state217),
        .I3(tmp_V_41_reg_5501[1]),
        .I4(tmp_V_39_reg_5485[1]),
        .I5(ap_CS_fsm_state216),
        .O(ram_reg_i_258_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_259
       (.I0(tmp_V_25_reg_5373[1]),
        .I1(ap_CS_fsm_state209),
        .I2(tmp_V_27_reg_5389[1]),
        .I3(ap_CS_fsm_state210),
        .I4(ap_CS_fsm_state211),
        .I5(tmp_V_29_reg_5405[1]),
        .O(ram_reg_i_259_n_7));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    ram_reg_i_25__0
       (.I0(ram_reg_i_33__0_n_7),
        .I1(ram_reg_i_100_n_7),
        .I2(ram_reg_i_34__2_n_7),
        .I3(ram_reg_i_112_n_7),
        .I4(ap_CS_fsm_state223),
        .O(ram_reg_i_25__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_25__5
       (.I0(tmp_168_cast_reg_7088[6]),
        .I1(channels4_reg_3410_reg__0[6]),
        .O(tmp_174_fu_5063_p2[6]));
  LUT6 #(
    .INIT(64'h0888888808880888)) 
    ram_reg_i_26
       (.I0(ram_reg_i_35__0_n_7),
        .I1(ram_reg_i_49_n_7),
        .I2(ram_reg_i_36__5_n_7),
        .I3(ram_reg_i_47_n_7),
        .I4(ap_CS_fsm_state223),
        .I5(ap_CS_fsm_state222),
        .O(ram_reg_i_26_n_7));
  LUT6 #(
    .INIT(64'h0000FFFF1D3F1D3F)) 
    ram_reg_i_260
       (.I0(ap_CS_fsm_state206),
        .I1(ap_CS_fsm_state207),
        .I2(tmp_V_21_reg_5341[1]),
        .I3(tmp_V_19_reg_5325[1]),
        .I4(tmp_V_23_reg_5357[1]),
        .I5(ap_CS_fsm_state208),
        .O(ram_reg_i_260_n_7));
  LUT6 #(
    .INIT(64'h0F000FFF0F220F22)) 
    ram_reg_i_261
       (.I0(ap_CS_fsm_state212),
        .I1(tmp_V_31_reg_5421[1]),
        .I2(tmp_V_35_reg_5453[1]),
        .I3(ap_CS_fsm_state214),
        .I4(tmp_V_33_reg_5437[1]),
        .I5(ap_CS_fsm_state213),
        .O(ram_reg_i_261_n_7));
  LUT6 #(
    .INIT(64'h5555003F5555FF3F)) 
    ram_reg_i_262
       (.I0(tmp_V_17_reg_5309[1]),
        .I1(tmp_V_13_reg_5277[1]),
        .I2(ap_CS_fsm_state203),
        .I3(ap_CS_fsm_state204),
        .I4(ap_CS_fsm_state205),
        .I5(tmp_V_15_reg_5293[1]),
        .O(ram_reg_i_262_n_7));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    ram_reg_i_263
       (.I0(ram_reg_i_200_n_7),
        .I1(tmp_V_5_reg_5213[1]),
        .I2(ap_CS_fsm_state199),
        .I3(ap_CS_fsm_state198),
        .I4(tmp_V_3_reg_5197[1]),
        .I5(tmp_V_1_reg_5181[1]),
        .O(ram_reg_i_263_n_7));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_i_264
       (.I0(tmp_V_7_reg_5229[1]),
        .I1(ap_CS_fsm_state200),
        .I2(tmp_V_9_reg_5245[1]),
        .I3(ap_CS_fsm_state201),
        .I4(ap_CS_fsm_state202),
        .I5(tmp_V_11_reg_5261[1]),
        .O(ram_reg_i_264_n_7));
  LUT6 #(
    .INIT(64'h2222000022022202)) 
    ram_reg_i_265
       (.I0(ram_reg_i_294_n_7),
        .I1(ram_reg_i_295_n_7),
        .I2(ap_CS_fsm_state218),
        .I3(tmp_V_43_reg_5517[0]),
        .I4(tmp_V_45_reg_5533[0]),
        .I5(ap_CS_fsm_state219),
        .O(ram_reg_i_265_n_7));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    ram_reg_i_266
       (.I0(ap_CS_fsm_state221),
        .I1(tmp_V_53_reg_5597[0]),
        .I2(ap_CS_fsm_state223),
        .I3(ap_CS_fsm_state222),
        .I4(tmp_V_51_reg_5581[0]),
        .I5(tmp_V_49_reg_5565[0]),
        .O(ram_reg_i_266_n_7));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    ram_reg_i_267
       (.I0(ap_CS_fsm_state215),
        .I1(tmp_V_36_reg_5461[7]),
        .I2(ap_CS_fsm_state217),
        .I3(tmp_V_40_reg_5493[7]),
        .I4(tmp_V_38_reg_5477[7]),
        .I5(ap_CS_fsm_state216),
        .O(ram_reg_i_267_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFEFEEEEFFEF)) 
    ram_reg_i_268
       (.I0(ap_CS_fsm_state218),
        .I1(ap_CS_fsm_state219),
        .I2(ap_CS_fsm_state216),
        .I3(tmp_V_38_reg_5477[5]),
        .I4(ap_CS_fsm_state217),
        .I5(tmp_V_40_reg_5493[5]),
        .O(ram_reg_i_268_n_7));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    ram_reg_i_269
       (.I0(ap_CS_fsm_state219),
        .I1(ap_CS_fsm_state218),
        .I2(ap_CS_fsm_state216),
        .I3(ap_CS_fsm_state217),
        .I4(tmp_V_36_reg_5461[5]),
        .I5(ap_CS_fsm_state215),
        .O(ram_reg_i_269_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_27
       (.I0(ap_CS_fsm_state221),
        .I1(ap_CS_fsm_state220),
        .I2(ram_reg_i_37__0_n_7),
        .I3(\ap_CS_fsm_reg[197]_0 ),
        .I4(ram_reg_i_38__0_n_7),
        .I5(ram_reg_i_18__0_n_7),
        .O(ram_reg_i_27_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFEFEEEEFFEF)) 
    ram_reg_i_270
       (.I0(ap_CS_fsm_state218),
        .I1(ap_CS_fsm_state219),
        .I2(ap_CS_fsm_state216),
        .I3(tmp_V_38_reg_5477[4]),
        .I4(ap_CS_fsm_state217),
        .I5(tmp_V_40_reg_5493[4]),
        .O(ram_reg_i_270_n_7));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    ram_reg_i_271
       (.I0(ap_CS_fsm_state219),
        .I1(ap_CS_fsm_state218),
        .I2(ap_CS_fsm_state216),
        .I3(ap_CS_fsm_state217),
        .I4(tmp_V_36_reg_5461[4]),
        .I5(ap_CS_fsm_state215),
        .O(ram_reg_i_271_n_7));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    ram_reg_i_272
       (.I0(ap_CS_fsm_state215),
        .I1(tmp_V_36_reg_5461[3]),
        .I2(ap_CS_fsm_state217),
        .I3(tmp_V_40_reg_5493[3]),
        .I4(tmp_V_38_reg_5477[3]),
        .I5(ap_CS_fsm_state216),
        .O(ram_reg_i_272_n_7));
  LUT6 #(
    .INIT(64'hCACFCAC0CAC0CAC0)) 
    ram_reg_i_273
       (.I0(tmp_V_26_reg_5381[3]),
        .I1(tmp_V_28_reg_5397[3]),
        .I2(ap_CS_fsm_state211),
        .I3(ap_CS_fsm_state210),
        .I4(tmp_V_24_reg_5365[3]),
        .I5(ap_CS_fsm_state209),
        .O(ram_reg_i_273_n_7));
  LUT6 #(
    .INIT(64'h0000FFFF1D3F1D3F)) 
    ram_reg_i_274
       (.I0(ap_CS_fsm_state206),
        .I1(ap_CS_fsm_state207),
        .I2(tmp_V_20_reg_5333[3]),
        .I3(tmp_V_18_reg_5317[3]),
        .I4(tmp_V_22_reg_5349[3]),
        .I5(ap_CS_fsm_state208),
        .O(ram_reg_i_274_n_7));
  LUT6 #(
    .INIT(64'h0F000FFF0F220F22)) 
    ram_reg_i_275
       (.I0(ap_CS_fsm_state212),
        .I1(tmp_V_30_reg_5413[3]),
        .I2(tmp_V_34_reg_5445[3]),
        .I3(ap_CS_fsm_state214),
        .I4(tmp_V_32_reg_5429[3]),
        .I5(ap_CS_fsm_state213),
        .O(ram_reg_i_275_n_7));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    ram_reg_i_276
       (.I0(ap_CS_fsm_state215),
        .I1(tmp_V_36_reg_5461[2]),
        .I2(ap_CS_fsm_state217),
        .I3(tmp_V_40_reg_5493[2]),
        .I4(tmp_V_38_reg_5477[2]),
        .I5(ap_CS_fsm_state216),
        .O(ram_reg_i_276_n_7));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    ram_reg_i_277
       (.I0(ap_CS_fsm_state215),
        .I1(tmp_V_36_reg_5461[0]),
        .I2(ap_CS_fsm_state217),
        .I3(tmp_V_40_reg_5493[0]),
        .I4(tmp_V_38_reg_5477[0]),
        .I5(ap_CS_fsm_state216),
        .O(ram_reg_i_277_n_7));
  LUT6 #(
    .INIT(64'hBABABABFBFBFBABF)) 
    ram_reg_i_278
       (.I0(ram_reg_i_28__0_n_7),
        .I1(tmp_V_4_reg_5205[0]),
        .I2(ap_CS_fsm_state199),
        .I3(reg_3437[0]),
        .I4(ap_CS_fsm_state198),
        .I5(tmp_V_2_reg_5189[0]),
        .O(ram_reg_i_278_n_7));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram_reg_i_279
       (.I0(tmp_V_14_reg_5285[0]),
        .I1(tmp_V_12_reg_5269[0]),
        .I2(ap_CS_fsm_state205),
        .I3(ap_CS_fsm_state204),
        .I4(tmp_V_16_reg_5301[0]),
        .O(ram_reg_i_279_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE0EF202)) 
    ram_reg_i_27__0
       (.I0(ram_reg_i_53_n_7),
        .I1(ap_CS_fsm_state227),
        .I2(ap_CS_fsm_state228),
        .I3(tmp_V_62_reg_5669[7]),
        .I4(tmp_V_60_reg_5653[7]),
        .I5(ram_reg_i_54_n_7),
        .O(DIADI[7]));
  LUT6 #(
    .INIT(64'hAAAA0200AAAAAAAA)) 
    ram_reg_i_28
       (.I0(ram_reg_i_55_n_7),
        .I1(ram_reg_i_47_n_7),
        .I2(ram_reg_i_56_n_7),
        .I3(ram_reg_i_57_n_7),
        .I4(ram_reg_i_58_n_7),
        .I5(ram_reg_i_59_n_7),
        .O(DIADI[6]));
  LUT6 #(
    .INIT(64'hCCAACCF0CCAACC00)) 
    ram_reg_i_280
       (.I0(tmp_V_8_reg_5237[0]),
        .I1(tmp_V_10_reg_5253[0]),
        .I2(tmp_V_6_reg_5221[0]),
        .I3(ap_CS_fsm_state202),
        .I4(ap_CS_fsm_state201),
        .I5(ap_CS_fsm_state200),
        .O(ram_reg_i_280_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFEFEEEEFFEF)) 
    ram_reg_i_281
       (.I0(ap_CS_fsm_state218),
        .I1(ap_CS_fsm_state219),
        .I2(ap_CS_fsm_state216),
        .I3(tmp_V_39_reg_5485[7]),
        .I4(ap_CS_fsm_state217),
        .I5(tmp_V_41_reg_5501[7]),
        .O(ram_reg_i_281_n_7));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    ram_reg_i_282
       (.I0(ap_CS_fsm_state219),
        .I1(ap_CS_fsm_state218),
        .I2(ap_CS_fsm_state216),
        .I3(ap_CS_fsm_state217),
        .I4(tmp_V_37_reg_5469[7]),
        .I5(ap_CS_fsm_state215),
        .O(ram_reg_i_282_n_7));
  LUT6 #(
    .INIT(64'hBABABABFBFBFBABF)) 
    ram_reg_i_283
       (.I0(ram_reg_i_28__0_n_7),
        .I1(tmp_V_5_reg_5213[5]),
        .I2(ap_CS_fsm_state199),
        .I3(tmp_V_1_reg_5181[5]),
        .I4(ap_CS_fsm_state198),
        .I5(tmp_V_3_reg_5197[5]),
        .O(ram_reg_i_283_n_7));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_i_284
       (.I0(tmp_V_7_reg_5229[5]),
        .I1(ap_CS_fsm_state200),
        .I2(tmp_V_9_reg_5245[5]),
        .I3(ap_CS_fsm_state201),
        .I4(ap_CS_fsm_state202),
        .I5(tmp_V_11_reg_5261[5]),
        .O(ram_reg_i_284_n_7));
  LUT6 #(
    .INIT(64'hFFFFAAC00000AAC0)) 
    ram_reg_i_285
       (.I0(tmp_V_15_reg_5293[5]),
        .I1(tmp_V_13_reg_5277[5]),
        .I2(ap_CS_fsm_state203),
        .I3(ap_CS_fsm_state204),
        .I4(ap_CS_fsm_state205),
        .I5(tmp_V_17_reg_5309[5]),
        .O(ram_reg_i_285_n_7));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    ram_reg_i_286
       (.I0(ap_CS_fsm_state215),
        .I1(tmp_V_37_reg_5469[5]),
        .I2(ap_CS_fsm_state217),
        .I3(tmp_V_41_reg_5501[5]),
        .I4(tmp_V_39_reg_5485[5]),
        .I5(ap_CS_fsm_state216),
        .O(ram_reg_i_286_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFEFEEEEFFEF)) 
    ram_reg_i_287
       (.I0(ap_CS_fsm_state218),
        .I1(ap_CS_fsm_state219),
        .I2(ap_CS_fsm_state216),
        .I3(tmp_V_39_reg_5485[4]),
        .I4(ap_CS_fsm_state217),
        .I5(tmp_V_41_reg_5501[4]),
        .O(ram_reg_i_287_n_7));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    ram_reg_i_288
       (.I0(ap_CS_fsm_state219),
        .I1(ap_CS_fsm_state218),
        .I2(ap_CS_fsm_state216),
        .I3(ap_CS_fsm_state217),
        .I4(tmp_V_37_reg_5469[4]),
        .I5(ap_CS_fsm_state215),
        .O(ram_reg_i_288_n_7));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    ram_reg_i_289
       (.I0(ap_CS_fsm_state215),
        .I1(tmp_V_37_reg_5469[3]),
        .I2(ap_CS_fsm_state217),
        .I3(tmp_V_41_reg_5501[3]),
        .I4(tmp_V_39_reg_5485[3]),
        .I5(ap_CS_fsm_state216),
        .O(ram_reg_i_289_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_28__0
       (.I0(ap_CS_fsm_state201),
        .I1(ap_CS_fsm_state202),
        .I2(ap_CS_fsm_state200),
        .I3(ap_CS_fsm_state204),
        .I4(ap_CS_fsm_state205),
        .I5(ap_CS_fsm_state203),
        .O(ram_reg_i_28__0_n_7));
  LUT6 #(
    .INIT(64'hFFFFAAABAAAAAAAA)) 
    ram_reg_i_29
       (.I0(ram_reg_i_60_n_7),
        .I1(ram_reg_i_47_n_7),
        .I2(ram_reg_i_61_n_7),
        .I3(ram_reg_i_62_n_7),
        .I4(ram_reg_i_63_n_7),
        .I5(ram_reg_i_49_n_7),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'h00F00FFF07F707F7)) 
    ram_reg_i_290
       (.I0(ap_CS_fsm_state215),
        .I1(tmp_V_37_reg_5469[2]),
        .I2(ap_CS_fsm_state217),
        .I3(tmp_V_41_reg_5501[2]),
        .I4(tmp_V_39_reg_5485[2]),
        .I5(ap_CS_fsm_state216),
        .O(ram_reg_i_290_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_291
       (.I0(tmp_V_25_reg_5373[2]),
        .I1(ap_CS_fsm_state209),
        .I2(tmp_V_27_reg_5389[2]),
        .I3(ap_CS_fsm_state210),
        .I4(ap_CS_fsm_state211),
        .I5(tmp_V_29_reg_5405[2]),
        .O(ram_reg_i_291_n_7));
  LUT6 #(
    .INIT(64'h0000FFFF1D3F1D3F)) 
    ram_reg_i_292
       (.I0(ap_CS_fsm_state206),
        .I1(ap_CS_fsm_state207),
        .I2(tmp_V_21_reg_5341[2]),
        .I3(tmp_V_19_reg_5325[2]),
        .I4(tmp_V_23_reg_5357[2]),
        .I5(ap_CS_fsm_state208),
        .O(ram_reg_i_292_n_7));
  LUT6 #(
    .INIT(64'h0F000FFF0F220F22)) 
    ram_reg_i_293
       (.I0(ap_CS_fsm_state212),
        .I1(tmp_V_31_reg_5421[2]),
        .I2(tmp_V_35_reg_5453[2]),
        .I3(ap_CS_fsm_state214),
        .I4(tmp_V_33_reg_5437[2]),
        .I5(ap_CS_fsm_state213),
        .O(ram_reg_i_293_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFEFEEEEFFEF)) 
    ram_reg_i_294
       (.I0(ap_CS_fsm_state218),
        .I1(ap_CS_fsm_state219),
        .I2(ap_CS_fsm_state216),
        .I3(tmp_V_39_reg_5485[0]),
        .I4(ap_CS_fsm_state217),
        .I5(tmp_V_41_reg_5501[0]),
        .O(ram_reg_i_294_n_7));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    ram_reg_i_295
       (.I0(ap_CS_fsm_state219),
        .I1(ap_CS_fsm_state218),
        .I2(ap_CS_fsm_state216),
        .I3(ap_CS_fsm_state217),
        .I4(tmp_V_37_reg_5469[0]),
        .I5(ap_CS_fsm_state215),
        .O(ram_reg_i_295_n_7));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_29__0
       (.I0(ram_reg_i_32__0_n_7),
        .I1(ap_CS_fsm_state208),
        .I2(ap_CS_fsm_state206),
        .I3(ap_CS_fsm_state207),
        .I4(ap_CS_fsm_state214),
        .I5(ap_CS_fsm_state213),
        .O(ram_reg_i_29__0_n_7));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'hC0C08000)) 
    ram_reg_i_2__0
       (.I0(arrayNo3_cast_fu_3473_p4[0]),
        .I1(cnv_26_V_V_empty_n),
        .I2(ap_CS_fsm_state197),
        .I3(arrayNo3_cast_fu_3473_p4[1]),
        .I4(arrayNo3_cast_fu_3473_p4[2]),
        .O(ram_reg_i_2__0_n_7));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_2__12
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(channels2_reg_3366_reg__0__0[0]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_2__13
       (.I0(arrayNo3_cast_reg_5677[0]),
        .I1(arrayNo3_cast_reg_5677[1]),
        .I2(arrayNo3_cast_reg_5677[2]),
        .O(ram_reg_i_2__13_n_7));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__5
       (.I0(tmp_174_fu_5063_p2[10]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(tmp_170_reg_7052[10]),
        .O(\ap_CS_fsm_reg[235]_0 [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE0EF202)) 
    ram_reg_i_30
       (.I0(ram_reg_i_64_n_7),
        .I1(ap_CS_fsm_state227),
        .I2(ap_CS_fsm_state228),
        .I3(tmp_V_62_reg_5669[4]),
        .I4(tmp_V_60_reg_5653[4]),
        .I5(ram_reg_i_65_n_7),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_30__0
       (.I0(ap_CS_fsm_state217),
        .I1(ap_CS_fsm_state216),
        .I2(ap_CS_fsm_state218),
        .I3(ap_CS_fsm_state219),
        .O(ram_reg_i_30__0_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE0EF202)) 
    ram_reg_i_31
       (.I0(ram_reg_i_66_n_7),
        .I1(ap_CS_fsm_state227),
        .I2(ap_CS_fsm_state228),
        .I3(tmp_V_62_reg_5669[3]),
        .I4(tmp_V_60_reg_5653[3]),
        .I5(ram_reg_i_67_n_7),
        .O(DIADI[3]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_31__0
       (.I0(ap_CS_fsm_state224),
        .I1(ap_CS_fsm_state226),
        .I2(ap_CS_fsm_state225),
        .O(ram_reg_i_31__0_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE0EF202)) 
    ram_reg_i_32
       (.I0(ram_reg_i_68_n_7),
        .I1(ap_CS_fsm_state227),
        .I2(ap_CS_fsm_state228),
        .I3(tmp_V_62_reg_5669[2]),
        .I4(tmp_V_60_reg_5653[2]),
        .I5(ram_reg_i_69_n_7),
        .O(DIADI[2]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_32__0
       (.I0(ap_CS_fsm_state209),
        .I1(ap_CS_fsm_state210),
        .I2(ap_CS_fsm_state211),
        .I3(ap_CS_fsm_state212),
        .O(ram_reg_i_32__0_n_7));
  LUT6 #(
    .INIT(64'hAAAA0200AAAAAAAA)) 
    ram_reg_i_33
       (.I0(ram_reg_i_70_n_7),
        .I1(ram_reg_i_47_n_7),
        .I2(ram_reg_i_71_n_7),
        .I3(ram_reg_i_72_n_7),
        .I4(ram_reg_i_73_n_7),
        .I5(ram_reg_i_74_n_7),
        .O(DIADI[1]));
  LUT6 #(
    .INIT(64'h7070707770707070)) 
    ram_reg_i_33__0
       (.I0(ram_reg_i_200_n_7),
        .I1(ap_CS_fsm_state199),
        .I2(ap_CS_fsm_state205),
        .I3(ap_CS_fsm_state203),
        .I4(ap_CS_fsm_state204),
        .I5(ram_reg_i_39__0_n_7),
        .O(ram_reg_i_33__0_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE0EF202)) 
    ram_reg_i_34
       (.I0(ram_reg_i_75_n_7),
        .I1(ap_CS_fsm_state227),
        .I2(ap_CS_fsm_state228),
        .I3(tmp_V_62_reg_5669[0]),
        .I4(tmp_V_60_reg_5653[0]),
        .I5(ram_reg_i_76_n_7),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    ram_reg_i_34__2
       (.I0(ap_CS_fsm_state216),
        .I1(ap_CS_fsm_state215),
        .I2(ap_CS_fsm_state218),
        .I3(ap_CS_fsm_state217),
        .I4(ap_CS_fsm_state220),
        .I5(ap_CS_fsm_state219),
        .O(ram_reg_i_34__2_n_7));
  LUT6 #(
    .INIT(64'hFFFEAAFEFFAEAAAE)) 
    ram_reg_i_35
       (.I0(ram_reg_i_77_n_7),
        .I1(ram_reg_i_78_n_7),
        .I2(ap_CS_fsm_state227),
        .I3(ap_CS_fsm_state228),
        .I4(reg_3437[7]),
        .I5(tmp_V_61_reg_5661[7]),
        .O(DIBDI[7]));
  LUT6 #(
    .INIT(64'hFCFCFCFCFDFDFFFC)) 
    ram_reg_i_35__0
       (.I0(ram_reg_i_40__0_n_7),
        .I1(ap_CS_fsm_state214),
        .I2(ram_reg_i_47_n_7),
        .I3(ram_reg_i_41__0_n_7),
        .I4(ram_reg_i_15__0_n_7),
        .I5(ap_CS_fsm_state213),
        .O(ram_reg_i_35__0_n_7));
  LUT6 #(
    .INIT(64'h888A8888AAAAAAAA)) 
    ram_reg_i_36
       (.I0(ram_reg_i_79_n_7),
        .I1(ram_reg_i_80_n_7),
        .I2(ram_reg_i_47_n_7),
        .I3(ram_reg_i_81_n_7),
        .I4(ram_reg_i_82_n_7),
        .I5(ram_reg_i_83_n_7),
        .O(DIBDI[6]));
  LUT6 #(
    .INIT(64'h0B0B0A0BFFFFFFFF)) 
    ram_reg_i_36__5
       (.I0(ap_CS_fsm_state219),
        .I1(ap_CS_fsm_state218),
        .I2(ap_CS_fsm_state220),
        .I3(ap_CS_fsm_state216),
        .I4(ap_CS_fsm_state217),
        .I5(ram_reg_i_16__0_n_7),
        .O(ram_reg_i_36__5_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE0EF202)) 
    ram_reg_i_37
       (.I0(ram_reg_i_84_n_7),
        .I1(ap_CS_fsm_state227),
        .I2(ap_CS_fsm_state228),
        .I3(reg_3437[5]),
        .I4(tmp_V_61_reg_5661[5]),
        .I5(ram_reg_i_85_n_7),
        .O(DIBDI[5]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_37__0
       (.I0(ap_CS_fsm_state199),
        .I1(ap_CS_fsm_state198),
        .O(ram_reg_i_37__0_n_7));
  LUT6 #(
    .INIT(64'hFFFEAAFEFFAEAAAE)) 
    ram_reg_i_38
       (.I0(ram_reg_i_86_n_7),
        .I1(ram_reg_i_87_n_7),
        .I2(ap_CS_fsm_state227),
        .I3(ap_CS_fsm_state228),
        .I4(reg_3437[4]),
        .I5(tmp_V_61_reg_5661[4]),
        .O(DIBDI[4]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_38__0
       (.I0(ap_CS_fsm_state222),
        .I1(ap_CS_fsm_state223),
        .O(ram_reg_i_38__0_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE0EF202)) 
    ram_reg_i_39
       (.I0(ram_reg_i_88_n_7),
        .I1(ap_CS_fsm_state227),
        .I2(ap_CS_fsm_state228),
        .I3(reg_3437[3]),
        .I4(tmp_V_61_reg_5661[3]),
        .I5(ram_reg_i_89_n_7),
        .O(DIBDI[3]));
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_i_39__0
       (.I0(ap_CS_fsm_state202),
        .I1(ap_CS_fsm_state201),
        .I2(ap_CS_fsm_state200),
        .O(ram_reg_i_39__0_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__0
       (.I0(featurePC_0_V_addr_3_reg_5686_reg__0[5]),
        .I1(ram_reg_i_44_n_7),
        .I2(\points3_reg_3288_reg_n_7_[5] ),
        .O(ADDRBWRADDR[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__5
       (.I0(tmp_174_fu_5063_p2[9]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(tmp_170_reg_7052[9]),
        .O(\ap_CS_fsm_reg[235]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE0EF202)) 
    ram_reg_i_40
       (.I0(ram_reg_i_90_n_7),
        .I1(ap_CS_fsm_state227),
        .I2(ap_CS_fsm_state228),
        .I3(reg_3437[2]),
        .I4(tmp_V_61_reg_5661[2]),
        .I5(ram_reg_i_91_n_7),
        .O(DIBDI[2]));
  LUT6 #(
    .INIT(64'hAFABAFAA00000000)) 
    ram_reg_i_40__0
       (.I0(ram_reg_i_117_n_7),
        .I1(ap_CS_fsm_state200),
        .I2(ap_CS_fsm_state202),
        .I3(ap_CS_fsm_state201),
        .I4(ram_reg_i_42__0_n_7),
        .I5(ram_reg_i_43__0_n_7),
        .O(ram_reg_i_40__0_n_7));
  LUT6 #(
    .INIT(64'hFFFEAAFEFFAEAAAE)) 
    ram_reg_i_41
       (.I0(ram_reg_i_92_n_7),
        .I1(ram_reg_i_93_n_7),
        .I2(ap_CS_fsm_state227),
        .I3(ap_CS_fsm_state228),
        .I4(reg_3437[1]),
        .I5(tmp_V_61_reg_5661[1]),
        .O(DIBDI[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FF000D)) 
    ram_reg_i_41__0
       (.I0(ram_reg_i_44__0_n_7),
        .I1(ap_CS_fsm_state208),
        .I2(ap_CS_fsm_state209),
        .I3(ap_CS_fsm_state211),
        .I4(ap_CS_fsm_state210),
        .I5(ap_CS_fsm_state212),
        .O(ram_reg_i_41__0_n_7));
  LUT6 #(
    .INIT(64'hFFFFAAABAAAAAAAA)) 
    ram_reg_i_42
       (.I0(ram_reg_i_94_n_7),
        .I1(ram_reg_i_47_n_7),
        .I2(ram_reg_i_95_n_7),
        .I3(ram_reg_i_96_n_7),
        .I4(ram_reg_i_97_n_7),
        .I5(ram_reg_i_49_n_7),
        .O(DIBDI[0]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_42__0
       (.I0(ap_CS_fsm_state199),
        .I1(ap_CS_fsm_state198),
        .O(ram_reg_i_42__0_n_7));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_43__0
       (.I0(ap_CS_fsm_state205),
        .I1(ap_CS_fsm_state204),
        .O(ram_reg_i_43__0_n_7));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    ram_reg_i_44
       (.I0(ap_CS_fsm_state198),
        .I1(ap_CS_fsm_state199),
        .I2(ram_reg_i_49_n_7),
        .I3(ram_reg_i_28__0_n_7),
        .I4(ram_reg_i_100_n_7),
        .O(ram_reg_i_44_n_7));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_44__0
       (.I0(ap_CS_fsm_state207),
        .I1(ap_CS_fsm_state206),
        .O(ram_reg_i_44__0_n_7));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram_reg_i_47
       (.I0(ap_CS_fsm_state222),
        .I1(ap_CS_fsm_state223),
        .I2(ap_CS_fsm_state221),
        .I3(ram_reg_i_101_n_7),
        .O(ram_reg_i_47_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_48
       (.I0(ap_CS_fsm_state213),
        .I1(ap_CS_fsm_state214),
        .O(ram_reg_i_48_n_7));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_49
       (.I0(ap_CS_fsm_state227),
        .I1(ap_CS_fsm_state228),
        .I2(ap_CS_fsm_state225),
        .I3(ap_CS_fsm_state226),
        .I4(ap_CS_fsm_state224),
        .O(ram_reg_i_49_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__0
       (.I0(featurePC_0_V_addr_3_reg_5686_reg__0[4]),
        .I1(ram_reg_i_44_n_7),
        .I2(\points3_reg_3288_reg_n_7_[4] ),
        .O(ADDRBWRADDR[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__5
       (.I0(tmp_174_fu_5063_p2[8]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(tmp_170_reg_7052[8]),
        .O(\ap_CS_fsm_reg[235]_0 [8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_50
       (.CI(ram_reg_i_51_n_7),
        .CO({NLW_ram_reg_i_50_CO_UNCONNECTED[3:1],ram_reg_i_50_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_50_O_UNCONNECTED[3:2],tmp_169_fu_4923_p2[11:10]}),
        .S({1'b0,1'b0,tmp_162_cast_reg_7018[11:10]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_i_51
       (.CI(1'b0),
        .CO({ram_reg_i_51_n_7,ram_reg_i_51_n_8,ram_reg_i_51_n_9,ram_reg_i_51_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_162_cast_reg_7018[6]}),
        .O({tmp_169_fu_4923_p2[9:7],NLW_ram_reg_i_51_O_UNCONNECTED[0]}),
        .S({tmp_162_cast_reg_7018[9:7],tmp_169_fu_4923_p2[6]}));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_52
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .O(ram_reg_i_52_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_53
       (.I0(ap_CS_fsm_state224),
        .I1(tmp_V_54_reg_5605[7]),
        .I2(tmp_V_56_reg_5621[7]),
        .I3(ap_CS_fsm_state225),
        .I4(ap_CS_fsm_state226),
        .I5(tmp_V_58_reg_5637[7]),
        .O(ram_reg_i_53_n_7));
  LUT6 #(
    .INIT(64'h888A8888AAAAAAAA)) 
    ram_reg_i_54
       (.I0(ram_reg_i_49_n_7),
        .I1(ram_reg_i_103_n_7),
        .I2(ram_reg_i_47_n_7),
        .I3(ram_reg_i_104_n_7),
        .I4(ram_reg_i_105_n_7),
        .I5(ram_reg_i_106_n_7),
        .O(ram_reg_i_54_n_7));
  LUT6 #(
    .INIT(64'hFFFEFFAEAAFEAAAE)) 
    ram_reg_i_55
       (.I0(ram_reg_i_49_n_7),
        .I1(ram_reg_i_107_n_7),
        .I2(ap_CS_fsm_state227),
        .I3(ap_CS_fsm_state228),
        .I4(tmp_V_60_reg_5653[6]),
        .I5(tmp_V_62_reg_5669[6]),
        .O(ram_reg_i_55_n_7));
  LUT6 #(
    .INIT(64'h0F000FFF0F220F22)) 
    ram_reg_i_56
       (.I0(ap_CS_fsm_state212),
        .I1(tmp_V_30_reg_5413[6]),
        .I2(tmp_V_34_reg_5445[6]),
        .I3(ap_CS_fsm_state214),
        .I4(tmp_V_32_reg_5429[6]),
        .I5(ap_CS_fsm_state213),
        .O(ram_reg_i_56_n_7));
  LUT6 #(
    .INIT(64'hBBBABABABBBBBBBB)) 
    ram_reg_i_57
       (.I0(ram_reg_i_108_n_7),
        .I1(ram_reg_i_109_n_7),
        .I2(ram_reg_i_110_n_7),
        .I3(ap_CS_fsm_state208),
        .I4(tmp_V_22_reg_5349[6]),
        .I5(ram_reg_i_111_n_7),
        .O(ram_reg_i_57_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFF4540FFFF)) 
    ram_reg_i_58
       (.I0(ram_reg_i_112_n_7),
        .I1(tmp_V_46_reg_5541[6]),
        .I2(ap_CS_fsm_state220),
        .I3(ram_reg_i_113_n_7),
        .I4(ram_reg_i_49_n_7),
        .I5(ram_reg_i_114_n_7),
        .O(ram_reg_i_58_n_7));
  LUT5 #(
    .INIT(32'h1110FFFF)) 
    ram_reg_i_59
       (.I0(ram_reg_i_115_n_7),
        .I1(ram_reg_i_116_n_7),
        .I2(ram_reg_i_117_n_7),
        .I3(ram_reg_i_118_n_7),
        .I4(ram_reg_i_100_n_7),
        .O(ram_reg_i_59_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__0
       (.I0(featurePC_0_V_addr_3_reg_5686_reg__0[3]),
        .I1(ram_reg_i_44_n_7),
        .I2(\points3_reg_3288_reg_n_7_[3] ),
        .O(ADDRBWRADDR[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__5
       (.I0(tmp_174_fu_5063_p2[7]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(tmp_170_reg_7052[7]),
        .O(\ap_CS_fsm_reg[235]_0 [7]));
  LUT5 #(
    .INIT(32'h6FFF6000)) 
    ram_reg_i_6
       (.I0(tmp_168_cast_reg_7088[6]),
        .I1(channels4_reg_3410_reg__0[6]),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(tmp_170_reg_7052[6]),
        .O(\ap_CS_fsm_reg[235]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'hCACFCAC0)) 
    ram_reg_i_60
       (.I0(tmp_V_60_reg_5653[5]),
        .I1(tmp_V_62_reg_5669[5]),
        .I2(ap_CS_fsm_state228),
        .I3(ap_CS_fsm_state227),
        .I4(ram_reg_i_119_n_7),
        .O(ram_reg_i_60_n_7));
  LUT6 #(
    .INIT(64'h0F000FFF0F220F22)) 
    ram_reg_i_61
       (.I0(ap_CS_fsm_state212),
        .I1(tmp_V_30_reg_5413[5]),
        .I2(tmp_V_34_reg_5445[5]),
        .I3(ap_CS_fsm_state214),
        .I4(tmp_V_32_reg_5429[5]),
        .I5(ap_CS_fsm_state213),
        .O(ram_reg_i_61_n_7));
  LUT6 #(
    .INIT(64'h4445454544444444)) 
    ram_reg_i_62
       (.I0(ram_reg_i_108_n_7),
        .I1(ram_reg_i_120_n_7),
        .I2(ram_reg_i_121_n_7),
        .I3(ap_CS_fsm_state208),
        .I4(tmp_V_22_reg_5349[5]),
        .I5(ram_reg_i_111_n_7),
        .O(ram_reg_i_62_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5D0000)) 
    ram_reg_i_63
       (.I0(ram_reg_i_122_n_7),
        .I1(ram_reg_i_123_n_7),
        .I2(ram_reg_i_124_n_7),
        .I3(ram_reg_i_125_n_7),
        .I4(ram_reg_i_100_n_7),
        .I5(ram_reg_i_126_n_7),
        .O(ram_reg_i_63_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_64
       (.I0(ap_CS_fsm_state224),
        .I1(tmp_V_54_reg_5605[4]),
        .I2(tmp_V_56_reg_5621[4]),
        .I3(ap_CS_fsm_state225),
        .I4(ap_CS_fsm_state226),
        .I5(tmp_V_58_reg_5637[4]),
        .O(ram_reg_i_64_n_7));
  LUT6 #(
    .INIT(64'h888A8888AAAAAAAA)) 
    ram_reg_i_65
       (.I0(ram_reg_i_49_n_7),
        .I1(ram_reg_i_127_n_7),
        .I2(ram_reg_i_47_n_7),
        .I3(ram_reg_i_128_n_7),
        .I4(ram_reg_i_129_n_7),
        .I5(ram_reg_i_130_n_7),
        .O(ram_reg_i_65_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_66
       (.I0(ap_CS_fsm_state224),
        .I1(tmp_V_54_reg_5605[3]),
        .I2(tmp_V_56_reg_5621[3]),
        .I3(ap_CS_fsm_state225),
        .I4(ap_CS_fsm_state226),
        .I5(tmp_V_58_reg_5637[3]),
        .O(ram_reg_i_66_n_7));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8A888A8)) 
    ram_reg_i_67
       (.I0(ram_reg_i_49_n_7),
        .I1(ram_reg_i_131_n_7),
        .I2(ram_reg_i_100_n_7),
        .I3(ram_reg_i_132_n_7),
        .I4(ram_reg_i_133_n_7),
        .I5(ram_reg_i_134_n_7),
        .O(ram_reg_i_67_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_68
       (.I0(ap_CS_fsm_state224),
        .I1(tmp_V_54_reg_5605[2]),
        .I2(tmp_V_56_reg_5621[2]),
        .I3(ap_CS_fsm_state225),
        .I4(ap_CS_fsm_state226),
        .I5(tmp_V_58_reg_5637[2]),
        .O(ram_reg_i_68_n_7));
  LUT6 #(
    .INIT(64'h888A8888AAAAAAAA)) 
    ram_reg_i_69
       (.I0(ram_reg_i_49_n_7),
        .I1(ram_reg_i_135_n_7),
        .I2(ram_reg_i_47_n_7),
        .I3(ram_reg_i_136_n_7),
        .I4(ram_reg_i_137_n_7),
        .I5(ram_reg_i_138_n_7),
        .O(ram_reg_i_69_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__1
       (.I0(featurePC_0_V_addr_3_reg_5686_reg__0[2]),
        .I1(ram_reg_i_44_n_7),
        .I2(\points3_reg_3288_reg_n_7_[2] ),
        .O(ADDRBWRADDR[7]));
  LUT6 #(
    .INIT(64'hFFFEFFAEAAFEAAAE)) 
    ram_reg_i_70
       (.I0(ram_reg_i_49_n_7),
        .I1(ram_reg_i_139_n_7),
        .I2(ap_CS_fsm_state227),
        .I3(ap_CS_fsm_state228),
        .I4(tmp_V_60_reg_5653[1]),
        .I5(tmp_V_62_reg_5669[1]),
        .O(ram_reg_i_70_n_7));
  LUT6 #(
    .INIT(64'h0F000FFF0F220F22)) 
    ram_reg_i_71
       (.I0(ap_CS_fsm_state212),
        .I1(tmp_V_30_reg_5413[1]),
        .I2(tmp_V_34_reg_5445[1]),
        .I3(ap_CS_fsm_state214),
        .I4(tmp_V_32_reg_5429[1]),
        .I5(ap_CS_fsm_state213),
        .O(ram_reg_i_71_n_7));
  LUT6 #(
    .INIT(64'hBBBABABABBBBBBBB)) 
    ram_reg_i_72
       (.I0(ram_reg_i_108_n_7),
        .I1(ram_reg_i_140_n_7),
        .I2(ram_reg_i_141_n_7),
        .I3(ap_CS_fsm_state208),
        .I4(tmp_V_22_reg_5349[1]),
        .I5(ram_reg_i_111_n_7),
        .O(ram_reg_i_72_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFF4540FFFF)) 
    ram_reg_i_73
       (.I0(ram_reg_i_112_n_7),
        .I1(tmp_V_46_reg_5541[1]),
        .I2(ap_CS_fsm_state220),
        .I3(ram_reg_i_142_n_7),
        .I4(ram_reg_i_49_n_7),
        .I5(ram_reg_i_143_n_7),
        .O(ram_reg_i_73_n_7));
  LUT5 #(
    .INIT(32'h0B00FFFF)) 
    ram_reg_i_74
       (.I0(ram_reg_i_144_n_7),
        .I1(ram_reg_i_123_n_7),
        .I2(ram_reg_i_145_n_7),
        .I3(ram_reg_i_146_n_7),
        .I4(ram_reg_i_100_n_7),
        .O(ram_reg_i_74_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_75
       (.I0(ap_CS_fsm_state224),
        .I1(tmp_V_54_reg_5605[0]),
        .I2(tmp_V_56_reg_5621[0]),
        .I3(ap_CS_fsm_state225),
        .I4(ap_CS_fsm_state226),
        .I5(tmp_V_58_reg_5637[0]),
        .O(ram_reg_i_75_n_7));
  LUT6 #(
    .INIT(64'h8A8A8AAA8A8A8A8A)) 
    ram_reg_i_76
       (.I0(ram_reg_i_49_n_7),
        .I1(ram_reg_i_147_n_7),
        .I2(ram_reg_i_148_n_7),
        .I3(ram_reg_i_47_n_7),
        .I4(ram_reg_i_149_n_7),
        .I5(ram_reg_i_150_n_7),
        .O(ram_reg_i_76_n_7));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    ram_reg_i_77
       (.I0(ram_reg_i_151_n_7),
        .I1(ram_reg_i_152_n_7),
        .I2(ram_reg_i_47_n_7),
        .I3(ram_reg_i_153_n_7),
        .I4(ram_reg_i_49_n_7),
        .I5(ram_reg_i_154_n_7),
        .O(ram_reg_i_77_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_78
       (.I0(ap_CS_fsm_state224),
        .I1(tmp_V_55_reg_5613[7]),
        .I2(tmp_V_57_reg_5629[7]),
        .I3(ap_CS_fsm_state225),
        .I4(ap_CS_fsm_state226),
        .I5(tmp_V_59_reg_5645[7]),
        .O(ram_reg_i_78_n_7));
  LUT6 #(
    .INIT(64'hFFFEFFAEAAFEAAAE)) 
    ram_reg_i_79
       (.I0(ram_reg_i_49_n_7),
        .I1(ram_reg_i_155_n_7),
        .I2(ap_CS_fsm_state227),
        .I3(ap_CS_fsm_state228),
        .I4(tmp_V_61_reg_5661[6]),
        .I5(reg_3437[6]),
        .O(ram_reg_i_79_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__1
       (.I0(featurePC_0_V_addr_3_reg_5686_reg__0[1]),
        .I1(ram_reg_i_44_n_7),
        .I2(\points3_reg_3288_reg_n_7_[1] ),
        .O(ADDRBWRADDR[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__5
       (.I0(channels4_reg_3410_reg__0[5]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(tmp_170_reg_7052[5]),
        .O(\ap_CS_fsm_reg[235]_0 [5]));
  LUT5 #(
    .INIT(32'hA8A8A8AA)) 
    ram_reg_i_80
       (.I0(ram_reg_i_100_n_7),
        .I1(ram_reg_i_156_n_7),
        .I2(ram_reg_i_157_n_7),
        .I3(ram_reg_i_117_n_7),
        .I4(ram_reg_i_158_n_7),
        .O(ram_reg_i_80_n_7));
  LUT6 #(
    .INIT(64'h0F000FFF0F220F22)) 
    ram_reg_i_81
       (.I0(ap_CS_fsm_state212),
        .I1(tmp_V_31_reg_5421[6]),
        .I2(tmp_V_35_reg_5453[6]),
        .I3(ap_CS_fsm_state214),
        .I4(tmp_V_33_reg_5437[6]),
        .I5(ap_CS_fsm_state213),
        .O(ram_reg_i_81_n_7));
  LUT6 #(
    .INIT(64'hBBBABABABBBBBBBB)) 
    ram_reg_i_82
       (.I0(ram_reg_i_108_n_7),
        .I1(ram_reg_i_159_n_7),
        .I2(ram_reg_i_160_n_7),
        .I3(ap_CS_fsm_state208),
        .I4(tmp_V_23_reg_5357[6]),
        .I5(ram_reg_i_111_n_7),
        .O(ram_reg_i_82_n_7));
  LUT6 #(
    .INIT(64'hFFBA0000FFBAFFBA)) 
    ram_reg_i_83
       (.I0(ram_reg_i_112_n_7),
        .I1(tmp_V_47_reg_5549[6]),
        .I2(ap_CS_fsm_state220),
        .I3(ram_reg_i_161_n_7),
        .I4(ram_reg_i_162_n_7),
        .I5(ram_reg_i_163_n_7),
        .O(ram_reg_i_83_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_84
       (.I0(ap_CS_fsm_state224),
        .I1(tmp_V_55_reg_5613[5]),
        .I2(tmp_V_57_reg_5629[5]),
        .I3(ap_CS_fsm_state225),
        .I4(ap_CS_fsm_state226),
        .I5(tmp_V_59_reg_5645[5]),
        .O(ram_reg_i_84_n_7));
  LUT6 #(
    .INIT(64'h8A8A8AAA8A8A8A8A)) 
    ram_reg_i_85
       (.I0(ram_reg_i_49_n_7),
        .I1(ram_reg_i_164_n_7),
        .I2(ram_reg_i_165_n_7),
        .I3(ram_reg_i_47_n_7),
        .I4(ram_reg_i_166_n_7),
        .I5(ram_reg_i_167_n_7),
        .O(ram_reg_i_85_n_7));
  LUT6 #(
    .INIT(64'hAA8A8888AAAAAAAA)) 
    ram_reg_i_86
       (.I0(ram_reg_i_49_n_7),
        .I1(ram_reg_i_168_n_7),
        .I2(ram_reg_i_169_n_7),
        .I3(ram_reg_i_170_n_7),
        .I4(ram_reg_i_100_n_7),
        .I5(ram_reg_i_171_n_7),
        .O(ram_reg_i_86_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_87
       (.I0(ap_CS_fsm_state224),
        .I1(tmp_V_55_reg_5613[4]),
        .I2(tmp_V_57_reg_5629[4]),
        .I3(ap_CS_fsm_state225),
        .I4(ap_CS_fsm_state226),
        .I5(tmp_V_59_reg_5645[4]),
        .O(ram_reg_i_87_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_88
       (.I0(ap_CS_fsm_state224),
        .I1(tmp_V_55_reg_5613[3]),
        .I2(tmp_V_57_reg_5629[3]),
        .I3(ap_CS_fsm_state225),
        .I4(ap_CS_fsm_state226),
        .I5(tmp_V_59_reg_5645[3]),
        .O(ram_reg_i_88_n_7));
  LUT6 #(
    .INIT(64'h888A8888AAAAAAAA)) 
    ram_reg_i_89
       (.I0(ram_reg_i_49_n_7),
        .I1(ram_reg_i_172_n_7),
        .I2(ram_reg_i_47_n_7),
        .I3(ram_reg_i_173_n_7),
        .I4(ram_reg_i_174_n_7),
        .I5(ram_reg_i_175_n_7),
        .O(ram_reg_i_89_n_7));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__0
       (.I0(featurePC_0_V_addr_3_reg_5686_reg__0[0]),
        .I1(ram_reg_i_44_n_7),
        .I2(\points3_reg_3288_reg_n_7_[0] ),
        .O(ADDRBWRADDR[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8__2
       (.I0(channels4_reg_3410_reg__0[4]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(tmp_170_reg_7052[4]),
        .O(\ap_CS_fsm_reg[235]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_90
       (.I0(ap_CS_fsm_state224),
        .I1(tmp_V_55_reg_5613[2]),
        .I2(tmp_V_57_reg_5629[2]),
        .I3(ap_CS_fsm_state225),
        .I4(ap_CS_fsm_state226),
        .I5(tmp_V_59_reg_5645[2]),
        .O(ram_reg_i_90_n_7));
  LUT6 #(
    .INIT(64'hAAAA8AAA8A8A8A8A)) 
    ram_reg_i_91
       (.I0(ram_reg_i_49_n_7),
        .I1(ram_reg_i_176_n_7),
        .I2(ram_reg_i_177_n_7),
        .I3(ram_reg_i_178_n_7),
        .I4(ram_reg_i_179_n_7),
        .I5(ram_reg_i_100_n_7),
        .O(ram_reg_i_91_n_7));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAA8AAA8)) 
    ram_reg_i_92
       (.I0(ram_reg_i_49_n_7),
        .I1(ram_reg_i_180_n_7),
        .I2(ram_reg_i_181_n_7),
        .I3(ram_reg_i_182_n_7),
        .I4(ram_reg_i_183_n_7),
        .I5(ram_reg_i_100_n_7),
        .O(ram_reg_i_92_n_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_93
       (.I0(ap_CS_fsm_state224),
        .I1(tmp_V_55_reg_5613[1]),
        .I2(tmp_V_57_reg_5629[1]),
        .I3(ap_CS_fsm_state225),
        .I4(ap_CS_fsm_state226),
        .I5(tmp_V_59_reg_5645[1]),
        .O(ram_reg_i_93_n_7));
  LUT5 #(
    .INIT(32'hCACFCAC0)) 
    ram_reg_i_94
       (.I0(tmp_V_61_reg_5661[0]),
        .I1(reg_3437[0]),
        .I2(ap_CS_fsm_state228),
        .I3(ap_CS_fsm_state227),
        .I4(ram_reg_i_184_n_7),
        .O(ram_reg_i_94_n_7));
  LUT6 #(
    .INIT(64'h0F000FFF0F220F22)) 
    ram_reg_i_95
       (.I0(ap_CS_fsm_state212),
        .I1(tmp_V_31_reg_5421[0]),
        .I2(tmp_V_35_reg_5453[0]),
        .I3(ap_CS_fsm_state214),
        .I4(tmp_V_33_reg_5437[0]),
        .I5(ap_CS_fsm_state213),
        .O(ram_reg_i_95_n_7));
  LUT6 #(
    .INIT(64'h4445454544444444)) 
    ram_reg_i_96
       (.I0(ram_reg_i_108_n_7),
        .I1(ram_reg_i_185_n_7),
        .I2(ram_reg_i_186_n_7),
        .I3(ap_CS_fsm_state208),
        .I4(tmp_V_23_reg_5357[0]),
        .I5(ram_reg_i_111_n_7),
        .O(ram_reg_i_96_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFABAAAAAAAA)) 
    ram_reg_i_97
       (.I0(ram_reg_i_187_n_7),
        .I1(ram_reg_i_188_n_7),
        .I2(ram_reg_i_117_n_7),
        .I3(ram_reg_i_189_n_7),
        .I4(ram_reg_i_190_n_7),
        .I5(ram_reg_i_100_n_7),
        .O(ram_reg_i_97_n_7));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_98
       (.I0(arrayNo3_cast_fu_3473_p4[1]),
        .I1(arrayNo3_cast_fu_3473_p4[2]),
        .O(ram_reg_i_98_n_7));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_99
       (.I0(arrayNo3_cast_reg_5677[2]),
        .I1(arrayNo3_cast_reg_5677[1]),
        .O(ram_reg_i_99_n_7));
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram_reg_i_9__11
       (.I0(ram_reg_i_47_n_7),
        .I1(ap_CS_fsm_state213),
        .I2(ap_CS_fsm_state214),
        .I3(ram_reg_i_49_n_7),
        .O(ADDRBWRADDR[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9__4
       (.I0(channels4_reg_3410_reg__0[3]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(tmp_170_reg_7052[3]),
        .O(\ap_CS_fsm_reg[235]_0 [3]));
  LUT4 #(
    .INIT(16'hBA00)) 
    \reg_3437[7]_i_1 
       (.I0(ap_CS_fsm_state197),
        .I1(\ap_CS_fsm[228]_i_2_n_7 ),
        .I2(ap_CS_fsm_state134),
        .I3(cnv_26_V_V_empty_n),
        .O(reg_34370));
  FDRE \reg_3437_reg[0] 
       (.C(ap_clk),
        .CE(reg_34370),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(reg_3437[0]),
        .R(1'b0));
  FDRE \reg_3437_reg[1] 
       (.C(ap_clk),
        .CE(reg_34370),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(reg_3437[1]),
        .R(1'b0));
  FDRE \reg_3437_reg[2] 
       (.C(ap_clk),
        .CE(reg_34370),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(reg_3437[2]),
        .R(1'b0));
  FDRE \reg_3437_reg[3] 
       (.C(ap_clk),
        .CE(reg_34370),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(reg_3437[3]),
        .R(1'b0));
  FDRE \reg_3437_reg[4] 
       (.C(ap_clk),
        .CE(reg_34370),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(reg_3437[4]),
        .R(1'b0));
  FDRE \reg_3437_reg[5] 
       (.C(ap_clk),
        .CE(reg_34370),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(reg_3437[5]),
        .R(1'b0));
  FDRE \reg_3437_reg[6] 
       (.C(ap_clk),
        .CE(reg_34370),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(reg_3437[6]),
        .R(1'b0));
  FDRE \reg_3437_reg[7] 
       (.C(ap_clk),
        .CE(reg_34370),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(reg_3437[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_sampStoncg sampStore_0_U
       (.Q(sampleStream_V_dout),
        .\ap_CS_fsm_reg[28] (sampStore_0_U_n_16),
        .\ap_CS_fsm_reg[4] (sampStore_0_U_n_15),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state18(ap_CS_fsm_state18),
        .ap_CS_fsm_state19(ap_CS_fsm_state19),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_CS_fsm_state21(ap_CS_fsm_state21),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state23(ap_CS_fsm_state23),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state26(ap_CS_fsm_state26),
        .ap_CS_fsm_state27(ap_CS_fsm_state27),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_CS_fsm_state33(ap_CS_fsm_state33),
        .ap_CS_fsm_state34(ap_CS_fsm_state34),
        .ap_CS_fsm_state4(ap_CS_fsm_state4),
        .ap_CS_fsm_state5(ap_CS_fsm_state5),
        .ap_CS_fsm_state6(ap_CS_fsm_state6),
        .ap_CS_fsm_state7(ap_CS_fsm_state7),
        .ap_CS_fsm_state8(ap_CS_fsm_state8),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_clk(ap_clk),
        .ram_reg(sampStore_0_q0),
        .ram_reg_0({ap_CS_fsm_state232,ap_CS_fsm_state3}),
        .ram_reg_1({\samples5_reg_3355_reg_n_7_[4] ,\samples5_reg_3355_reg_n_7_[3] ,\samples5_reg_3355_reg_n_7_[1] ,\samples5_reg_3355_reg_n_7_[0] }),
        .ram_reg_2(sampStore_2_U_n_15),
        .sampStore_0_ce0(sampStore_0_ce0),
        .sampStore_0_we0(sampStore_0_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_sampStoncg_23 sampStore_1_U
       (.Q(sampleStream_V_dout),
        .\ap_CS_fsm_reg[42] (sampStore_1_U_n_18),
        .\ap_CS_fsm_reg[45] (sampStore_1_U_n_17),
        .\ap_CS_fsm_reg[50] (sampStore_1_U_n_16),
        .\ap_CS_fsm_reg[63] (sampStore_1_U_n_15),
        .ap_CS_fsm_state36(ap_CS_fsm_state36),
        .ap_CS_fsm_state37(ap_CS_fsm_state37),
        .ap_CS_fsm_state38(ap_CS_fsm_state38),
        .ap_CS_fsm_state39(ap_CS_fsm_state39),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_CS_fsm_state41(ap_CS_fsm_state41),
        .ap_CS_fsm_state42(ap_CS_fsm_state42),
        .ap_CS_fsm_state43(ap_CS_fsm_state43),
        .ap_CS_fsm_state44(ap_CS_fsm_state44),
        .ap_CS_fsm_state45(ap_CS_fsm_state45),
        .ap_CS_fsm_state46(ap_CS_fsm_state46),
        .ap_CS_fsm_state47(ap_CS_fsm_state47),
        .ap_CS_fsm_state48(ap_CS_fsm_state48),
        .ap_CS_fsm_state49(ap_CS_fsm_state49),
        .ap_CS_fsm_state50(ap_CS_fsm_state50),
        .ap_CS_fsm_state51(ap_CS_fsm_state51),
        .ap_CS_fsm_state52(ap_CS_fsm_state52),
        .ap_CS_fsm_state53(ap_CS_fsm_state53),
        .ap_CS_fsm_state54(ap_CS_fsm_state54),
        .ap_CS_fsm_state55(ap_CS_fsm_state55),
        .ap_CS_fsm_state56(ap_CS_fsm_state56),
        .ap_CS_fsm_state57(ap_CS_fsm_state57),
        .ap_CS_fsm_state58(ap_CS_fsm_state58),
        .ap_CS_fsm_state59(ap_CS_fsm_state59),
        .ap_CS_fsm_state60(ap_CS_fsm_state60),
        .ap_CS_fsm_state61(ap_CS_fsm_state61),
        .ap_CS_fsm_state62(ap_CS_fsm_state62),
        .ap_CS_fsm_state63(ap_CS_fsm_state63),
        .ap_CS_fsm_state64(ap_CS_fsm_state64),
        .ap_CS_fsm_state65(ap_CS_fsm_state65),
        .ap_CS_fsm_state66(ap_CS_fsm_state66),
        .ap_clk(ap_clk),
        .ram_reg(sampStore_1_q0),
        .ram_reg_0({\samples5_reg_3355_reg_n_7_[4] ,\samples5_reg_3355_reg_n_7_[3] ,\samples5_reg_3355_reg_n_7_[2] ,\samples5_reg_3355_reg_n_7_[1] ,\samples5_reg_3355_reg_n_7_[0] }),
        .ram_reg_1(ap_CS_fsm_state232),
        .sampStore_1_ce0(sampStore_1_ce0),
        .sampStore_1_we0(sampStore_1_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_sampStoncg_24 sampStore_2_U
       (.Q(sampleStream_V_dout),
        .\ap_CS_fsm_reg[67] (sampStore_2_U_n_17),
        .\ap_CS_fsm_reg[91] (sampStore_2_U_n_16),
        .ap_CS_fsm_state68(ap_CS_fsm_state68),
        .ap_CS_fsm_state69(ap_CS_fsm_state69),
        .ap_CS_fsm_state70(ap_CS_fsm_state70),
        .ap_CS_fsm_state71(ap_CS_fsm_state71),
        .ap_CS_fsm_state72(ap_CS_fsm_state72),
        .ap_CS_fsm_state73(ap_CS_fsm_state73),
        .ap_CS_fsm_state74(ap_CS_fsm_state74),
        .ap_CS_fsm_state75(ap_CS_fsm_state75),
        .ap_CS_fsm_state76(ap_CS_fsm_state76),
        .ap_CS_fsm_state77(ap_CS_fsm_state77),
        .ap_CS_fsm_state78(ap_CS_fsm_state78),
        .ap_CS_fsm_state79(ap_CS_fsm_state79),
        .ap_CS_fsm_state80(ap_CS_fsm_state80),
        .ap_CS_fsm_state81(ap_CS_fsm_state81),
        .ap_CS_fsm_state82(ap_CS_fsm_state82),
        .ap_CS_fsm_state83(ap_CS_fsm_state83),
        .ap_CS_fsm_state84(ap_CS_fsm_state84),
        .ap_CS_fsm_state85(ap_CS_fsm_state85),
        .ap_CS_fsm_state86(ap_CS_fsm_state86),
        .ap_CS_fsm_state87(ap_CS_fsm_state87),
        .ap_CS_fsm_state88(ap_CS_fsm_state88),
        .ap_CS_fsm_state89(ap_CS_fsm_state89),
        .ap_CS_fsm_state90(ap_CS_fsm_state90),
        .ap_CS_fsm_state91(ap_CS_fsm_state91),
        .ap_CS_fsm_state92(ap_CS_fsm_state92),
        .ap_CS_fsm_state93(ap_CS_fsm_state93),
        .ap_CS_fsm_state94(ap_CS_fsm_state94),
        .ap_CS_fsm_state95(ap_CS_fsm_state95),
        .ap_CS_fsm_state96(ap_CS_fsm_state96),
        .ap_CS_fsm_state97(ap_CS_fsm_state97),
        .ap_CS_fsm_state98(ap_CS_fsm_state98),
        .ap_clk(ap_clk),
        .ram_reg(sampStore_2_q0),
        .ram_reg_0(ap_CS_fsm_state232),
        .ram_reg_1({\samples5_reg_3355_reg_n_7_[4] ,\samples5_reg_3355_reg_n_7_[3] ,\samples5_reg_3355_reg_n_7_[2] ,\samples5_reg_3355_reg_n_7_[1] ,\samples5_reg_3355_reg_n_7_[0] }),
        .sampStore_2_ce0(sampStore_2_ce0),
        .sampStore_2_we0(sampStore_2_we0),
        .\samples5_reg_3355_reg[2] (sampStore_2_U_n_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_sampStoncg_25 sampStore_3_U
       (.DOADO(sampStore_3_q0),
        .Q(sampleStream_V_dout),
        .\ap_CS_fsm_reg[105] (sampStore_3_U_n_15),
        .ap_CS_fsm_state100(ap_CS_fsm_state100),
        .ap_CS_fsm_state101(ap_CS_fsm_state101),
        .ap_CS_fsm_state102(ap_CS_fsm_state102),
        .ap_CS_fsm_state103(ap_CS_fsm_state103),
        .ap_CS_fsm_state104(ap_CS_fsm_state104),
        .ap_CS_fsm_state105(ap_CS_fsm_state105),
        .ap_CS_fsm_state106(ap_CS_fsm_state106),
        .ap_CS_fsm_state107(ap_CS_fsm_state107),
        .ap_CS_fsm_state108(ap_CS_fsm_state108),
        .ap_CS_fsm_state109(ap_CS_fsm_state109),
        .ap_CS_fsm_state110(ap_CS_fsm_state110),
        .ap_CS_fsm_state111(ap_CS_fsm_state111),
        .ap_CS_fsm_state112(ap_CS_fsm_state112),
        .ap_CS_fsm_state113(ap_CS_fsm_state113),
        .ap_CS_fsm_state114(ap_CS_fsm_state114),
        .ap_CS_fsm_state115(ap_CS_fsm_state115),
        .ap_CS_fsm_state116(ap_CS_fsm_state116),
        .ap_CS_fsm_state117(ap_CS_fsm_state117),
        .ap_CS_fsm_state118(ap_CS_fsm_state118),
        .ap_CS_fsm_state119(ap_CS_fsm_state119),
        .ap_CS_fsm_state120(ap_CS_fsm_state120),
        .ap_CS_fsm_state121(ap_CS_fsm_state121),
        .ap_CS_fsm_state122(ap_CS_fsm_state122),
        .ap_CS_fsm_state123(ap_CS_fsm_state123),
        .ap_CS_fsm_state124(ap_CS_fsm_state124),
        .ap_CS_fsm_state125(ap_CS_fsm_state125),
        .ap_CS_fsm_state126(ap_CS_fsm_state126),
        .ap_CS_fsm_state127(ap_CS_fsm_state127),
        .ap_CS_fsm_state128(ap_CS_fsm_state128),
        .ap_CS_fsm_state129(ap_CS_fsm_state129),
        .ap_CS_fsm_state130(ap_CS_fsm_state130),
        .ap_CS_fsm_state99(ap_CS_fsm_state99),
        .ap_clk(ap_clk),
        .ram_reg(ap_CS_fsm_state232),
        .ram_reg_0({\samples5_reg_3355_reg_n_7_[4] ,\samples5_reg_3355_reg_n_7_[3] ,\samples5_reg_3355_reg_n_7_[2] ,\samples5_reg_3355_reg_n_7_[1] ,\samples5_reg_3355_reg_n_7_[0] }),
        .sampStore_3_ce0(sampStore_3_ce0),
        .sampStore_3_we0(sampStore_3_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d256_A sampleStream_V_fifo_U
       (.D(grp_LFSR_fu_3432_sampleStream_V_din),
        .E(push),
        .Q({ap_CS_fsm_state232,Q[1],ap_CS_fsm_state131,ap_CS_fsm_state3,ap_CS_fsm_state2,Q[0]}),
        .SR(if_read1),
        .SS(ap_rst_n_inv),
        .WEBWE(sampleStream_V_write),
        .\ap_CS_fsm_reg[130] ({ap_NS_fsm[130],ap_NS_fsm[2]}),
        .\ap_CS_fsm_reg[130]_0 (\ap_CS_fsm[133]_i_2_n_7 ),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state110(ap_CS_fsm_state110),
        .ap_CS_fsm_state111(ap_CS_fsm_state111),
        .ap_CS_fsm_state112(ap_CS_fsm_state112),
        .ap_CS_fsm_state113(ap_CS_fsm_state113),
        .ap_CS_fsm_state114(ap_CS_fsm_state114),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state121(ap_CS_fsm_state121),
        .ap_CS_fsm_state122(ap_CS_fsm_state122),
        .ap_CS_fsm_state123(ap_CS_fsm_state123),
        .ap_CS_fsm_state124(ap_CS_fsm_state124),
        .ap_CS_fsm_state125(ap_CS_fsm_state125),
        .ap_CS_fsm_state126(ap_CS_fsm_state126),
        .ap_CS_fsm_state127(ap_CS_fsm_state127),
        .ap_CS_fsm_state128(ap_CS_fsm_state128),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state130(ap_CS_fsm_state130),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state18(ap_CS_fsm_state18),
        .ap_CS_fsm_state19(ap_CS_fsm_state19),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_CS_fsm_state21(ap_CS_fsm_state21),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state23(ap_CS_fsm_state23),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_CS_fsm_state33(ap_CS_fsm_state33),
        .ap_CS_fsm_state35(ap_CS_fsm_state35),
        .ap_CS_fsm_state37(ap_CS_fsm_state37),
        .ap_CS_fsm_state38(ap_CS_fsm_state38),
        .ap_CS_fsm_state42(ap_CS_fsm_state42),
        .ap_CS_fsm_state66(ap_CS_fsm_state66),
        .ap_CS_fsm_state67(ap_CS_fsm_state67),
        .ap_CS_fsm_state71(ap_CS_fsm_state71),
        .ap_CS_fsm_state72(ap_CS_fsm_state72),
        .ap_CS_fsm_state73(ap_CS_fsm_state73),
        .ap_CS_fsm_state74(ap_CS_fsm_state74),
        .ap_CS_fsm_state75(ap_CS_fsm_state75),
        .ap_CS_fsm_state76(ap_CS_fsm_state76),
        .ap_CS_fsm_state77(ap_CS_fsm_state77),
        .ap_CS_fsm_state78(ap_CS_fsm_state78),
        .ap_CS_fsm_state79(ap_CS_fsm_state79),
        .ap_CS_fsm_state81(ap_CS_fsm_state81),
        .ap_CS_fsm_state82(ap_CS_fsm_state82),
        .ap_CS_fsm_state83(ap_CS_fsm_state83),
        .ap_CS_fsm_state85(ap_CS_fsm_state85),
        .ap_CS_fsm_state86(ap_CS_fsm_state86),
        .ap_CS_fsm_state87(ap_CS_fsm_state87),
        .ap_CS_fsm_state90(ap_CS_fsm_state90),
        .ap_CS_fsm_state91(ap_CS_fsm_state91),
        .ap_CS_fsm_state95(ap_CS_fsm_state95),
        .ap_CS_fsm_state96(ap_CS_fsm_state96),
        .ap_CS_fsm_state97(ap_CS_fsm_state97),
        .ap_CS_fsm_state98(ap_CS_fsm_state98),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_buf_reg[31]_0 (sampleStream_V_dout),
        .dout_valid_reg_0(sampleStream_V_fifo_U_n_22),
        .full_n_reg_0(sampleStream_V_fifo_U_n_11),
        .grouperPE_U0_ap_start(grouperPE_U0_ap_start),
        .grp_LFSR_fu_3432_ap_start_reg(grp_LFSR_fu_3432_ap_start_reg),
        .grp_LFSR_fu_3432_ap_start_reg_reg({ap_CS_fsm_state128_0,grp_LFSR_fu_3432_n_11}),
        .grp_LFSR_fu_3432_ap_start_reg_reg_0(start_once_reg),
        .in_1_V_V_empty_n(in_1_V_V_empty_n),
        .internal_empty_n_reg(sampleStream_V_fifo_U_n_21),
        .ram_reg(sampStore_3_U_n_15),
        .ram_reg_0(sampStore_0_U_n_16),
        .ram_reg_1(sampStore_0_U_n_15),
        .ram_reg_2(sampStore_1_U_n_16),
        .ram_reg_3(sampStore_1_U_n_15),
        .ram_reg_4(sampStore_1_U_n_17),
        .ram_reg_5(sampStore_1_U_n_18),
        .ram_reg_6(sampStore_2_U_n_17),
        .ram_reg_7(sampStore_2_U_n_16),
        .sampStore_0_ce0(sampStore_0_ce0),
        .sampStore_0_we0(sampStore_0_we0),
        .sampStore_1_ce0(sampStore_1_ce0),
        .sampStore_1_we0(sampStore_1_we0),
        .sampStore_2_ce0(sampStore_2_ce0),
        .sampStore_2_we0(sampStore_2_we0),
        .sampStore_3_ce0(sampStore_3_ce0),
        .sampStore_3_we0(sampStore_3_we0),
        .sampleStream_V_empty_n(sampleStream_V_empty_n),
        .sampleStream_V_full_n(sampleStream_V_full_n),
        .show_ahead_reg_0(grp_LFSR_fu_3432_n_23),
        .start_for_Conv1DBuffer_new397_U0_full_n(start_for_Conv1DBuffer_new397_U0_full_n),
        .\usedw_reg[4]_0 (grp_LFSR_fu_3432_n_8),
        .\usedw_reg[4]_1 (grp_LFSR_fu_3432_n_20),
        .\usedw_reg[7]_0 (grp_LFSR_fu_3432_n_21));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \samples4_reg_3311[0]_i_1 
       (.I0(samples4_reg_3311[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I4(arrayNo4_cast1_mid2_s_reg_6930_reg__0[0]),
        .O(ap_phi_mux_samples4_phi_fu_3315_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \samples4_reg_3311[1]_i_1 
       (.I0(samples4_reg_3311[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I4(arrayNo4_cast1_mid2_s_reg_6930_reg__0[1]),
        .O(ap_phi_mux_samples4_phi_fu_3315_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \samples4_reg_3311[2]_i_1 
       (.I0(samples4_reg_3311[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I4(arrayNo4_cast1_mid2_s_reg_6930_reg__0[2]),
        .O(ap_phi_mux_samples4_phi_fu_3315_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \samples4_reg_3311[3]_i_1 
       (.I0(samples4_reg_3311[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I4(arrayNo4_cast1_mid2_s_reg_6930_reg__0[3]),
        .O(ap_phi_mux_samples4_phi_fu_3315_p4[3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \samples4_reg_3311[4]_i_1 
       (.I0(arrayNo4_cast1_mid2_s_reg_6930_reg__0[4]),
        .I1(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(samples4_reg_3311[4]),
        .O(ap_phi_mux_samples4_phi_fu_3315_p4[4]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \samples4_reg_3311[5]_i_1 
       (.I0(arrayNo4_cast1_mid2_s_reg_6930_reg__0[5]),
        .I1(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(samples4_reg_3311[5]),
        .O(ap_phi_mux_samples4_phi_fu_3315_p4[5]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \samples4_reg_3311[6]_i_1 
       (.I0(arrayNo4_cast1_mid2_s_reg_6930_reg__0[6]),
        .I1(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(samples4_reg_3311[6]),
        .O(ap_phi_mux_samples4_phi_fu_3315_p4[6]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \samples4_reg_3311[7]_i_1 
       (.I0(arrayNo4_cast1_mid2_s_reg_6930_reg__0[7]),
        .I1(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(samples4_reg_3311[7]),
        .O(ap_phi_mux_samples4_phi_fu_3315_p4[7]));
  FDRE \samples4_reg_3311_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_samples4_phi_fu_3315_p4[0]),
        .Q(samples4_reg_3311[0]),
        .R(clear));
  FDRE \samples4_reg_3311_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_samples4_phi_fu_3315_p4[1]),
        .Q(samples4_reg_3311[1]),
        .R(clear));
  FDRE \samples4_reg_3311_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_samples4_phi_fu_3315_p4[2]),
        .Q(samples4_reg_3311[2]),
        .R(clear));
  FDRE \samples4_reg_3311_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_samples4_phi_fu_3315_p4[3]),
        .Q(samples4_reg_3311[3]),
        .R(clear));
  FDRE \samples4_reg_3311_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_samples4_phi_fu_3315_p4[4]),
        .Q(samples4_reg_3311[4]),
        .R(clear));
  FDRE \samples4_reg_3311_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_samples4_phi_fu_3315_p4[5]),
        .Q(samples4_reg_3311[5]),
        .R(clear));
  FDRE \samples4_reg_3311_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_samples4_phi_fu_3315_p4[6]),
        .Q(samples4_reg_3311[6]),
        .R(clear));
  FDRE \samples4_reg_3311_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_samples4_phi_fu_3315_p4[7]),
        .Q(samples4_reg_3311[7]),
        .R(clear));
  FDRE \samples5_reg_3355_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state236),
        .D(samples_1_reg_6973[0]),
        .Q(\samples5_reg_3355_reg_n_7_[0] ),
        .R(ap_CS_fsm_state231));
  FDRE \samples5_reg_3355_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state236),
        .D(samples_1_reg_6973[1]),
        .Q(\samples5_reg_3355_reg_n_7_[1] ),
        .R(ap_CS_fsm_state231));
  FDRE \samples5_reg_3355_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state236),
        .D(samples_1_reg_6973[2]),
        .Q(\samples5_reg_3355_reg_n_7_[2] ),
        .R(ap_CS_fsm_state231));
  FDRE \samples5_reg_3355_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state236),
        .D(samples_1_reg_6973[3]),
        .Q(\samples5_reg_3355_reg_n_7_[3] ),
        .R(ap_CS_fsm_state231));
  FDRE \samples5_reg_3355_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state236),
        .D(samples_1_reg_6973[4]),
        .Q(\samples5_reg_3355_reg_n_7_[4] ),
        .R(ap_CS_fsm_state231));
  FDRE \samples5_reg_3355_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state236),
        .D(samples_1_reg_6973[5]),
        .Q(p_0_in[0]),
        .R(ap_CS_fsm_state231));
  FDRE \samples5_reg_3355_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state236),
        .D(samples_1_reg_6973[6]),
        .Q(p_0_in[1]),
        .R(ap_CS_fsm_state231));
  FDRE \samples5_reg_3355_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state236),
        .D(samples_1_reg_6973[7]),
        .Q(p_0_in[2]),
        .R(ap_CS_fsm_state231));
  FDRE \samples6_reg_3388_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(tmp_168_cast_reg_7088[6]),
        .Q(samples6_reg_3388[0]),
        .R(ap_NS_fsm110_out));
  FDRE \samples6_reg_3388_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(tmp_168_cast_reg_7088[7]),
        .Q(samples6_reg_3388[1]),
        .R(ap_NS_fsm110_out));
  FDRE \samples6_reg_3388_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(tmp_168_cast_reg_7088[8]),
        .Q(samples6_reg_3388[2]),
        .R(ap_NS_fsm110_out));
  FDRE \samples6_reg_3388_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(tmp_168_cast_reg_7088[9]),
        .Q(samples6_reg_3388[3]),
        .R(ap_NS_fsm110_out));
  FDRE \samples6_reg_3388_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(tmp_168_cast_reg_7088[10]),
        .Q(samples6_reg_3388[4]),
        .R(ap_NS_fsm110_out));
  FDRE \samples6_reg_3388_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(arrayNo7_cast_mid2_reg_7077_reg__0[0]),
        .Q(samples6_reg_3388[5]),
        .R(ap_NS_fsm110_out));
  FDRE \samples6_reg_3388_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state243),
        .D(arrayNo7_cast_mid2_reg_7077_reg__0[1]),
        .Q(samples6_reg_3388[6]),
        .R(ap_NS_fsm110_out));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \samples_1_reg_6973[0]_i_1 
       (.I0(\samples5_reg_3355_reg_n_7_[0] ),
        .O(samples_1_fu_4817_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \samples_1_reg_6973[1]_i_1 
       (.I0(\samples5_reg_3355_reg_n_7_[1] ),
        .I1(\samples5_reg_3355_reg_n_7_[0] ),
        .O(samples_1_fu_4817_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \samples_1_reg_6973[2]_i_1 
       (.I0(\samples5_reg_3355_reg_n_7_[2] ),
        .I1(\samples5_reg_3355_reg_n_7_[0] ),
        .I2(\samples5_reg_3355_reg_n_7_[1] ),
        .O(samples_1_fu_4817_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \samples_1_reg_6973[3]_i_1 
       (.I0(\samples5_reg_3355_reg_n_7_[3] ),
        .I1(\samples5_reg_3355_reg_n_7_[1] ),
        .I2(\samples5_reg_3355_reg_n_7_[0] ),
        .I3(\samples5_reg_3355_reg_n_7_[2] ),
        .O(samples_1_fu_4817_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \samples_1_reg_6973[4]_i_1 
       (.I0(\samples5_reg_3355_reg_n_7_[4] ),
        .I1(\samples5_reg_3355_reg_n_7_[2] ),
        .I2(\samples5_reg_3355_reg_n_7_[0] ),
        .I3(\samples5_reg_3355_reg_n_7_[1] ),
        .I4(\samples5_reg_3355_reg_n_7_[3] ),
        .O(samples_1_fu_4817_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \samples_1_reg_6973[5]_i_1 
       (.I0(p_0_in[0]),
        .I1(\samples5_reg_3355_reg_n_7_[3] ),
        .I2(\samples5_reg_3355_reg_n_7_[1] ),
        .I3(\samples5_reg_3355_reg_n_7_[0] ),
        .I4(\samples5_reg_3355_reg_n_7_[2] ),
        .I5(\samples5_reg_3355_reg_n_7_[4] ),
        .O(samples_1_fu_4817_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \samples_1_reg_6973[6]_i_1 
       (.I0(p_0_in[1]),
        .I1(\samples_1_reg_6973[7]_i_2_n_7 ),
        .O(samples_1_fu_4817_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \samples_1_reg_6973[7]_i_1 
       (.I0(p_0_in[2]),
        .I1(\samples_1_reg_6973[7]_i_2_n_7 ),
        .I2(p_0_in[1]),
        .O(samples_1_fu_4817_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \samples_1_reg_6973[7]_i_2 
       (.I0(p_0_in[0]),
        .I1(\samples5_reg_3355_reg_n_7_[3] ),
        .I2(\samples5_reg_3355_reg_n_7_[1] ),
        .I3(\samples5_reg_3355_reg_n_7_[0] ),
        .I4(\samples5_reg_3355_reg_n_7_[2] ),
        .I5(\samples5_reg_3355_reg_n_7_[4] ),
        .O(\samples_1_reg_6973[7]_i_2_n_7 ));
  FDRE \samples_1_reg_6973_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state232),
        .D(samples_1_fu_4817_p2[0]),
        .Q(samples_1_reg_6973[0]),
        .R(1'b0));
  FDRE \samples_1_reg_6973_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state232),
        .D(samples_1_fu_4817_p2[1]),
        .Q(samples_1_reg_6973[1]),
        .R(1'b0));
  FDRE \samples_1_reg_6973_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state232),
        .D(samples_1_fu_4817_p2[2]),
        .Q(samples_1_reg_6973[2]),
        .R(1'b0));
  FDRE \samples_1_reg_6973_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state232),
        .D(samples_1_fu_4817_p2[3]),
        .Q(samples_1_reg_6973[3]),
        .R(1'b0));
  FDRE \samples_1_reg_6973_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state232),
        .D(samples_1_fu_4817_p2[4]),
        .Q(samples_1_reg_6973[4]),
        .R(1'b0));
  FDRE \samples_1_reg_6973_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state232),
        .D(samples_1_fu_4817_p2[5]),
        .Q(samples_1_reg_6973[5]),
        .R(1'b0));
  FDRE \samples_1_reg_6973_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state232),
        .D(samples_1_fu_4817_p2[6]),
        .Q(samples_1_reg_6973[6]),
        .R(1'b0));
  FDRE \samples_1_reg_6973_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state232),
        .D(samples_1_fu_4817_p2[7]),
        .Q(samples_1_reg_6973[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__0
       (.I0(grouperPE_U0_ap_ready),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new397_U0_full_n),
        .I3(grouperPE_U0_ap_start),
        .O(start_once_reg_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  FDRE \tmp_158_cast_reg_7008_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state233),
        .D(tmp_157_fu_4848_p3[10]),
        .Q(tmp_158_cast_reg_7008[10]),
        .R(1'b0));
  FDRE \tmp_158_cast_reg_7008_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state233),
        .D(tmp_157_fu_4848_p3[6]),
        .Q(tmp_158_cast_reg_7008[6]),
        .R(1'b0));
  FDRE \tmp_158_cast_reg_7008_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state233),
        .D(tmp_157_fu_4848_p3[7]),
        .Q(tmp_158_cast_reg_7008[7]),
        .R(1'b0));
  FDRE \tmp_158_cast_reg_7008_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state233),
        .D(tmp_157_fu_4848_p3[8]),
        .Q(tmp_158_cast_reg_7008[8]),
        .R(1'b0));
  FDRE \tmp_158_cast_reg_7008_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state233),
        .D(tmp_157_fu_4848_p3[9]),
        .Q(tmp_158_cast_reg_7008[9]),
        .R(1'b0));
  FDRE \tmp_159_reg_7013_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state233),
        .D(sample_val_fu_4859_p6[6]),
        .Q(tmp_159_reg_7013_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_159_reg_7013_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state233),
        .D(sample_val_fu_4859_p6[7]),
        .Q(tmp_159_reg_7013_reg__0[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'hBBBB8088)) 
    \tmp_15_reg_7093[0]_i_1 
       (.I0(tmp_15_fu_5047_p2),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(cnv_27_V_V_full_n),
        .I3(ap_enable_reg_pp2_iter1_reg_n_7),
        .I4(\tmp_15_reg_7093_reg_n_7_[0] ),
        .O(\tmp_15_reg_7093[0]_i_1_n_7 ));
  FDRE \tmp_15_reg_7093_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_15_reg_7093[0]_i_1_n_7 ),
        .Q(\tmp_15_reg_7093_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \tmp_162_cast_reg_7018_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state233),
        .D(sample_val_fu_4859_p6[4]),
        .Q(tmp_162_cast_reg_7018[10]),
        .R(1'b0));
  FDRE \tmp_162_cast_reg_7018_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state233),
        .D(sample_val_fu_4859_p6[5]),
        .Q(tmp_162_cast_reg_7018[11]),
        .R(1'b0));
  FDRE \tmp_162_cast_reg_7018_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state233),
        .D(sample_val_fu_4859_p6[0]),
        .Q(tmp_162_cast_reg_7018[6]),
        .R(1'b0));
  FDRE \tmp_162_cast_reg_7018_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state233),
        .D(sample_val_fu_4859_p6[1]),
        .Q(tmp_162_cast_reg_7018[7]),
        .R(1'b0));
  FDRE \tmp_162_cast_reg_7018_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state233),
        .D(sample_val_fu_4859_p6[2]),
        .Q(tmp_162_cast_reg_7018[8]),
        .R(1'b0));
  FDRE \tmp_162_cast_reg_7018_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state233),
        .D(sample_val_fu_4859_p6[3]),
        .Q(tmp_162_cast_reg_7018[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \tmp_168_cast_reg_7088[10]_i_1 
       (.I0(samples6_reg_3388[4]),
        .I1(samples6_reg_3388[1]),
        .I2(\arrayNo7_cast_mid2_reg_7077[0]_i_2_n_7 ),
        .I3(samples6_reg_3388[2]),
        .I4(samples6_reg_3388[3]),
        .O(tmp_164_fu_5023_p3[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA6)) 
    \tmp_168_cast_reg_7088[6]_i_1 
       (.I0(samples6_reg_3388[0]),
        .I1(neighbors3_reg_3399[4]),
        .I2(neighbors3_reg_3399[0]),
        .I3(neighbors3_reg_3399[3]),
        .I4(neighbors3_reg_3399[2]),
        .I5(neighbors3_reg_3399[1]),
        .O(tmp_164_fu_5023_p3[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_168_cast_reg_7088[7]_i_1 
       (.I0(samples6_reg_3388[1]),
        .I1(\arrayNo7_cast_mid2_reg_7077[0]_i_2_n_7 ),
        .O(tmp_164_fu_5023_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \tmp_168_cast_reg_7088[8]_i_1 
       (.I0(samples6_reg_3388[2]),
        .I1(\arrayNo7_cast_mid2_reg_7077[0]_i_2_n_7 ),
        .I2(samples6_reg_3388[1]),
        .O(tmp_164_fu_5023_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \tmp_168_cast_reg_7088[9]_i_1 
       (.I0(samples6_reg_3388[1]),
        .I1(\arrayNo7_cast_mid2_reg_7077[0]_i_2_n_7 ),
        .I2(samples6_reg_3388[2]),
        .I3(samples6_reg_3388[3]),
        .O(tmp_164_fu_5023_p3[7]));
  FDRE \tmp_168_cast_reg_7088_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_164_fu_5023_p3[8]),
        .Q(tmp_168_cast_reg_7088[10]),
        .R(1'b0));
  FDRE \tmp_168_cast_reg_7088_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_164_fu_5023_p3[4]),
        .Q(tmp_168_cast_reg_7088[6]),
        .R(1'b0));
  FDRE \tmp_168_cast_reg_7088_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_164_fu_5023_p3[5]),
        .Q(tmp_168_cast_reg_7088[7]),
        .R(1'b0));
  FDRE \tmp_168_cast_reg_7088_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_164_fu_5023_p3[6]),
        .Q(tmp_168_cast_reg_7088[8]),
        .R(1'b0));
  FDRE \tmp_168_cast_reg_7088_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in1_in),
        .D(tmp_164_fu_5023_p3[7]),
        .Q(tmp_168_cast_reg_7088[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_170_reg_7052[10]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\ap_CS_fsm[233]_i_2_n_7 ),
        .O(tmp_170_reg_70520));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_170_reg_7052[6]_i_1 
       (.I0(tmp_158_cast_reg_7008[6]),
        .I1(channels2_reg_3366_reg__0),
        .O(tmp_170_fu_4936_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_170_reg_7052[9]_i_2 
       (.I0(tmp_158_cast_reg_7008[6]),
        .I1(channels2_reg_3366_reg__0),
        .O(\tmp_170_reg_7052[9]_i_2_n_7 ));
  FDRE \tmp_170_reg_7052_reg[0] 
       (.C(ap_clk),
        .CE(tmp_170_reg_70520),
        .D(channels2_reg_3366_reg__0__0[0]),
        .Q(tmp_170_reg_7052[0]),
        .R(1'b0));
  FDRE \tmp_170_reg_7052_reg[10] 
       (.C(ap_clk),
        .CE(tmp_170_reg_70520),
        .D(tmp_170_fu_4936_p2[10]),
        .Q(tmp_170_reg_7052[10]),
        .R(1'b0));
  CARRY4 \tmp_170_reg_7052_reg[10]_i_2 
       (.CI(\tmp_170_reg_7052_reg[9]_i_1_n_7 ),
        .CO(\NLW_tmp_170_reg_7052_reg[10]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_170_reg_7052_reg[10]_i_2_O_UNCONNECTED [3:1],tmp_170_fu_4936_p2[10]}),
        .S({1'b0,1'b0,1'b0,tmp_158_cast_reg_7008[10]}));
  FDRE \tmp_170_reg_7052_reg[1] 
       (.C(ap_clk),
        .CE(tmp_170_reg_70520),
        .D(channels2_reg_3366_reg__0__0[1]),
        .Q(tmp_170_reg_7052[1]),
        .R(1'b0));
  FDRE \tmp_170_reg_7052_reg[2] 
       (.C(ap_clk),
        .CE(tmp_170_reg_70520),
        .D(channels2_reg_3366_reg__0__0[2]),
        .Q(tmp_170_reg_7052[2]),
        .R(1'b0));
  FDRE \tmp_170_reg_7052_reg[3] 
       (.C(ap_clk),
        .CE(tmp_170_reg_70520),
        .D(channels2_reg_3366_reg__0__0[3]),
        .Q(tmp_170_reg_7052[3]),
        .R(1'b0));
  FDRE \tmp_170_reg_7052_reg[4] 
       (.C(ap_clk),
        .CE(tmp_170_reg_70520),
        .D(channels2_reg_3366_reg__0__0[4]),
        .Q(tmp_170_reg_7052[4]),
        .R(1'b0));
  FDRE \tmp_170_reg_7052_reg[5] 
       (.C(ap_clk),
        .CE(tmp_170_reg_70520),
        .D(channels2_reg_3366_reg__0__0[5]),
        .Q(tmp_170_reg_7052[5]),
        .R(1'b0));
  FDRE \tmp_170_reg_7052_reg[6] 
       (.C(ap_clk),
        .CE(tmp_170_reg_70520),
        .D(tmp_170_fu_4936_p2[6]),
        .Q(tmp_170_reg_7052[6]),
        .R(1'b0));
  FDRE \tmp_170_reg_7052_reg[7] 
       (.C(ap_clk),
        .CE(tmp_170_reg_70520),
        .D(tmp_170_fu_4936_p2[7]),
        .Q(tmp_170_reg_7052[7]),
        .R(1'b0));
  FDRE \tmp_170_reg_7052_reg[8] 
       (.C(ap_clk),
        .CE(tmp_170_reg_70520),
        .D(tmp_170_fu_4936_p2[8]),
        .Q(tmp_170_reg_7052[8]),
        .R(1'b0));
  FDRE \tmp_170_reg_7052_reg[9] 
       (.C(ap_clk),
        .CE(tmp_170_reg_70520),
        .D(tmp_170_fu_4936_p2[9]),
        .Q(tmp_170_reg_7052[9]),
        .R(1'b0));
  CARRY4 \tmp_170_reg_7052_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\tmp_170_reg_7052_reg[9]_i_1_n_7 ,\tmp_170_reg_7052_reg[9]_i_1_n_8 ,\tmp_170_reg_7052_reg[9]_i_1_n_9 ,\tmp_170_reg_7052_reg[9]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_158_cast_reg_7008[6]}),
        .O({tmp_170_fu_4936_p2[9:7],\NLW_tmp_170_reg_7052_reg[9]_i_1_O_UNCONNECTED [0]}),
        .S({tmp_158_cast_reg_7008[9:7],\tmp_170_reg_7052[9]_i_2_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_173_cast_reg_7122[10]_i_1 
       (.I0(tmp_168_cast_reg_7088[6]),
        .I1(\neighbors3_mid2_reg_7066_reg_n_7_[4] ),
        .O(tmp_171_fu_5093_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_173_cast_reg_7122[13]_i_2 
       (.I0(tmp_168_cast_reg_7088[6]),
        .I1(\neighbors3_mid2_reg_7066_reg_n_7_[4] ),
        .O(\tmp_173_cast_reg_7122[13]_i_2_n_7 ));
  FDRE \tmp_173_cast_reg_7122_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state240),
        .D(tmp_171_fu_5093_p2[4]),
        .Q(tmp_173_cast_reg_7122[10]),
        .R(1'b0));
  FDRE \tmp_173_cast_reg_7122_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state240),
        .D(tmp_171_fu_5093_p2[5]),
        .Q(tmp_173_cast_reg_7122[11]),
        .R(1'b0));
  FDRE \tmp_173_cast_reg_7122_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state240),
        .D(tmp_171_fu_5093_p2[6]),
        .Q(tmp_173_cast_reg_7122[12]),
        .R(1'b0));
  FDRE \tmp_173_cast_reg_7122_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state240),
        .D(tmp_171_fu_5093_p2[7]),
        .Q(tmp_173_cast_reg_7122[13]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_173_cast_reg_7122_reg[13]_i_1 
       (.CI(1'b0),
        .CO({\tmp_173_cast_reg_7122_reg[13]_i_1_n_7 ,\tmp_173_cast_reg_7122_reg[13]_i_1_n_8 ,\tmp_173_cast_reg_7122_reg[13]_i_1_n_9 ,\tmp_173_cast_reg_7122_reg[13]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_168_cast_reg_7088[6]}),
        .O({tmp_171_fu_5093_p2[7:5],\NLW_tmp_173_cast_reg_7122_reg[13]_i_1_O_UNCONNECTED [0]}),
        .S({tmp_168_cast_reg_7088[9:7],\tmp_173_cast_reg_7122[13]_i_2_n_7 }));
  FDRE \tmp_173_cast_reg_7122_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state240),
        .D(tmp_171_fu_5093_p2[8]),
        .Q(tmp_173_cast_reg_7122[14]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_173_cast_reg_7122_reg[14]_i_1 
       (.CI(\tmp_173_cast_reg_7122_reg[13]_i_1_n_7 ),
        .CO(\NLW_tmp_173_cast_reg_7122_reg[14]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_173_cast_reg_7122_reg[14]_i_1_O_UNCONNECTED [3:1],tmp_171_fu_5093_p2[8]}),
        .S({1'b0,1'b0,1'b0,tmp_168_cast_reg_7088[10]}));
  FDRE \tmp_173_cast_reg_7122_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state240),
        .D(\neighbors3_mid2_reg_7066_reg_n_7_[0] ),
        .Q(tmp_173_cast_reg_7122[6]),
        .R(1'b0));
  FDRE \tmp_173_cast_reg_7122_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state240),
        .D(\neighbors3_mid2_reg_7066_reg_n_7_[1] ),
        .Q(tmp_173_cast_reg_7122[7]),
        .R(1'b0));
  FDRE \tmp_173_cast_reg_7122_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state240),
        .D(\neighbors3_mid2_reg_7066_reg_n_7_[2] ),
        .Q(tmp_173_cast_reg_7122[8]),
        .R(1'b0));
  FDRE \tmp_173_cast_reg_7122_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state240),
        .D(\neighbors3_mid2_reg_7066_reg_n_7_[3] ),
        .Q(tmp_173_cast_reg_7122[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'hB8B8B0B8)) 
    \tmp_19_reg_7127[0]_i_1 
       (.I0(tmp_19_fu_5110_p2),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(\tmp_19_reg_7127_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp3_iter1_reg_n_7),
        .I4(cnv_27_V_V_full_n),
        .O(\tmp_19_reg_7127[0]_i_1_n_7 ));
  FDRE \tmp_19_reg_7127_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_19_reg_7127[0]_i_1_n_7 ),
        .Q(\tmp_19_reg_7127_reg_n_7_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9999A99999995999)) 
    \tmp_283_reg_6939[0]_i_1 
       (.I0(featurePC_0_V_U_n_25),
        .I1(samples4_reg_3311[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I5(arrayNo4_cast1_mid2_s_reg_6930_reg__0[0]),
        .O(arrayNo4_cast1_mid2_s_fu_4669_p3[0]));
  LUT6 #(
    .INIT(64'hCCAACCAA3C553CAA)) 
    \tmp_283_reg_6939[1]_i_1 
       (.I0(samples4_reg_3311[1]),
        .I1(arrayNo4_cast1_mid2_s_reg_6930_reg__0[1]),
        .I2(arrayNo4_cast1_mid2_s_reg_6930_reg__0[0]),
        .I3(\tmp_5_mid2_reg_6949[4]_i_2_n_7 ),
        .I4(samples4_reg_3311[0]),
        .I5(featurePC_0_V_U_n_25),
        .O(arrayNo4_cast1_mid2_s_fu_4669_p3[1]));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \tmp_283_reg_6939[2]_i_1 
       (.I0(samples4_reg_3311[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I4(arrayNo4_cast1_mid2_s_reg_6930_reg__0[2]),
        .I5(\tmp_283_reg_6939[2]_i_2_n_7 ),
        .O(arrayNo4_cast1_mid2_s_fu_4669_p3[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF3F553FFF)) 
    \tmp_283_reg_6939[2]_i_2 
       (.I0(samples4_reg_3311[1]),
        .I1(arrayNo4_cast1_mid2_s_reg_6930_reg__0[1]),
        .I2(arrayNo4_cast1_mid2_s_reg_6930_reg__0[0]),
        .I3(\tmp_5_mid2_reg_6949[4]_i_2_n_7 ),
        .I4(samples4_reg_3311[0]),
        .I5(featurePC_0_V_U_n_25),
        .O(\tmp_283_reg_6939[2]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h551555D5AAEAAA2A)) 
    \tmp_283_reg_6939[3]_i_1 
       (.I0(samples4_reg_3311[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I4(arrayNo4_cast1_mid2_s_reg_6930_reg__0[3]),
        .I5(\tmp_283_reg_6939[4]_i_2_n_7 ),
        .O(\tmp_283_reg_6939[3]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \tmp_283_reg_6939[4]_i_1 
       (.I0(samples4_reg_3311[4]),
        .I1(arrayNo4_cast1_mid2_s_reg_6930_reg__0[4]),
        .I2(arrayNo4_cast1_mid2_s_reg_6930_reg__0[3]),
        .I3(\tmp_5_mid2_reg_6949[4]_i_2_n_7 ),
        .I4(samples4_reg_3311[3]),
        .I5(\tmp_283_reg_6939[4]_i_2_n_7 ),
        .O(arrayNo4_cast1_mid2_s_fu_4669_p3[4]));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \tmp_283_reg_6939[4]_i_2 
       (.I0(samples4_reg_3311[2]),
        .I1(\tmp_5_mid2_reg_6949[4]_i_2_n_7 ),
        .I2(arrayNo4_cast1_mid2_s_reg_6930_reg__0[2]),
        .I3(\tmp_283_reg_6939[4]_i_3_n_7 ),
        .I4(\tmp_5_mid2_reg_6949[3]_i_2_n_7 ),
        .I5(\tmp_283_reg_6939[4]_i_4_n_7 ),
        .O(\tmp_283_reg_6939[4]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \tmp_283_reg_6939[4]_i_3 
       (.I0(arrayNo4_cast1_mid2_s_reg_6930_reg__0[0]),
        .I1(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(samples4_reg_3311[0]),
        .O(\tmp_283_reg_6939[4]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \tmp_283_reg_6939[4]_i_4 
       (.I0(arrayNo4_cast1_mid2_s_reg_6930_reg__0[1]),
        .I1(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(samples4_reg_3311[1]),
        .O(\tmp_283_reg_6939[4]_i_4_n_7 ));
  FDRE \tmp_283_reg_6939_reg[0] 
       (.C(ap_clk),
        .CE(arrayNo4_cast1_mid2_reg_69350),
        .D(arrayNo4_cast1_mid2_s_fu_4669_p3[0]),
        .Q(tmp_150_cast_fu_4769_p1[4]),
        .R(1'b0));
  FDRE \tmp_283_reg_6939_reg[1] 
       (.C(ap_clk),
        .CE(arrayNo4_cast1_mid2_reg_69350),
        .D(arrayNo4_cast1_mid2_s_fu_4669_p3[1]),
        .Q(tmp_150_cast_fu_4769_p1[5]),
        .R(1'b0));
  FDRE \tmp_283_reg_6939_reg[2] 
       (.C(ap_clk),
        .CE(arrayNo4_cast1_mid2_reg_69350),
        .D(arrayNo4_cast1_mid2_s_fu_4669_p3[2]),
        .Q(tmp_150_cast_fu_4769_p1[6]),
        .R(1'b0));
  FDRE \tmp_283_reg_6939_reg[3] 
       (.C(ap_clk),
        .CE(arrayNo4_cast1_mid2_reg_69350),
        .D(\tmp_283_reg_6939[3]_i_1_n_7 ),
        .Q(tmp_150_cast_fu_4769_p1[7]),
        .R(1'b0));
  FDRE \tmp_283_reg_6939_reg[4] 
       (.C(ap_clk),
        .CE(arrayNo4_cast1_mid2_reg_69350),
        .D(arrayNo4_cast1_mid2_s_fu_4669_p3[4]),
        .Q(tmp_150_cast_fu_4769_p1[8]),
        .R(1'b0));
  FDRE \tmp_285_reg_6983_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[231]),
        .D(\samples5_reg_3355_reg_n_7_[0] ),
        .Q(tmp_157_fu_4848_p3[6]),
        .R(1'b0));
  FDRE \tmp_285_reg_6983_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[231]),
        .D(\samples5_reg_3355_reg_n_7_[1] ),
        .Q(tmp_157_fu_4848_p3[7]),
        .R(1'b0));
  FDRE \tmp_285_reg_6983_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[231]),
        .D(\samples5_reg_3355_reg_n_7_[2] ),
        .Q(tmp_157_fu_4848_p3[8]),
        .R(1'b0));
  FDRE \tmp_285_reg_6983_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[231]),
        .D(\samples5_reg_3355_reg_n_7_[3] ),
        .Q(tmp_157_fu_4848_p3[9]),
        .R(1'b0));
  FDRE \tmp_285_reg_6983_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[231]),
        .D(\samples5_reg_3355_reg_n_7_[4] ),
        .Q(tmp_157_fu_4848_p3[10]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h00009A95)) 
    \tmp_5_mid2_reg_6949[0]_i_1 
       (.I0(featurePC_0_V_U_n_26),
        .I1(tmp_5_mid2_reg_6949[0]),
        .I2(\tmp_5_mid2_reg_6949[4]_i_2_n_7 ),
        .I3(neighbors2_reg_3333[0]),
        .I4(\tmp_5_mid2_reg_6949[3]_i_2_n_7 ),
        .O(tmp_5_mid2_fu_4729_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h8A80757F)) 
    \tmp_5_mid2_reg_6949[1]_i_1 
       (.I0(featurePC_0_V_U_n_25),
        .I1(tmp_5_mid2_reg_6949[1]),
        .I2(\tmp_5_mid2_reg_6949[4]_i_2_n_7 ),
        .I3(neighbors2_reg_3333[1]),
        .I4(\tmp_5_mid2_reg_6949[1]_i_2_n_7 ),
        .O(tmp_5_mid2_fu_4729_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'hFFFFBABF)) 
    \tmp_5_mid2_reg_6949[1]_i_2 
       (.I0(featurePC_0_V_U_n_26),
        .I1(tmp_5_mid2_reg_6949[0]),
        .I2(\tmp_5_mid2_reg_6949[4]_i_2_n_7 ),
        .I3(neighbors2_reg_3333[0]),
        .I4(\tmp_5_mid2_reg_6949[3]_i_2_n_7 ),
        .O(\tmp_5_mid2_reg_6949[1]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'h47FFB800)) 
    \tmp_5_mid2_reg_6949[2]_i_1 
       (.I0(tmp_5_mid2_reg_6949[2]),
        .I1(\tmp_5_mid2_reg_6949[4]_i_2_n_7 ),
        .I2(neighbors2_reg_3333[2]),
        .I3(featurePC_0_V_U_n_25),
        .I4(\tmp_5_mid2_reg_6949[2]_i_2_n_7 ),
        .O(tmp_5_mid2_fu_4729_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    \tmp_5_mid2_reg_6949[2]_i_2 
       (.I0(featurePC_0_V_U_n_25),
        .I1(tmp_5_mid2_reg_6949[1]),
        .I2(\tmp_5_mid2_reg_6949[4]_i_2_n_7 ),
        .I3(neighbors2_reg_3333[1]),
        .I4(\tmp_5_mid2_reg_6949[1]_i_2_n_7 ),
        .O(\tmp_5_mid2_reg_6949[2]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \tmp_5_mid2_reg_6949[3]_i_1 
       (.I0(\tmp_5_mid2_reg_6949[4]_i_5_n_7 ),
        .I1(\tmp_5_mid2_reg_6949[3]_i_2_n_7 ),
        .I2(tmp_5_mid2_reg_6949[3]),
        .I3(\tmp_5_mid2_reg_6949[4]_i_2_n_7 ),
        .I4(neighbors2_reg_3333[3]),
        .O(tmp_5_mid2_fu_4729_p3[3]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_5_mid2_reg_6949[3]_i_2 
       (.I0(indvar_flatten_reg_3322_reg[0]),
        .I1(indvar_flatten_reg_3322_reg[11]),
        .I2(indvar_flatten_reg_3322_reg[9]),
        .I3(indvar_flatten_reg_3322_reg[8]),
        .I4(\tmp_5_mid2_reg_6949[3]_i_3_n_7 ),
        .I5(\tmp_5_mid2_reg_6949[3]_i_4_n_7 ),
        .O(\tmp_5_mid2_reg_6949[3]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \tmp_5_mid2_reg_6949[3]_i_3 
       (.I0(indvar_flatten_reg_3322_reg[10]),
        .I1(indvar_flatten_reg_3322_reg[3]),
        .I2(indvar_flatten_reg_3322_reg[1]),
        .I3(indvar_flatten_reg_3322_reg[2]),
        .O(\tmp_5_mid2_reg_6949[3]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_mid2_reg_6949[3]_i_4 
       (.I0(indvar_flatten_reg_3322_reg[5]),
        .I1(indvar_flatten_reg_3322_reg[6]),
        .I2(indvar_flatten_reg_3322_reg[4]),
        .I3(indvar_flatten_reg_3322_reg[7]),
        .O(\tmp_5_mid2_reg_6949[3]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h47FFB800B800B800)) 
    \tmp_5_mid2_reg_6949[4]_i_1 
       (.I0(tmp_5_mid2_reg_6949[4]),
        .I1(\tmp_5_mid2_reg_6949[4]_i_2_n_7 ),
        .I2(neighbors2_reg_3333[4]),
        .I3(featurePC_0_V_U_n_25),
        .I4(\tmp_5_mid2_reg_6949[4]_i_4_n_7 ),
        .I5(\tmp_5_mid2_reg_6949[4]_i_5_n_7 ),
        .O(tmp_5_mid2_fu_4729_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \tmp_5_mid2_reg_6949[4]_i_2 
       (.I0(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\tmp_5_mid2_reg_6949[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \tmp_5_mid2_reg_6949[4]_i_4 
       (.I0(neighbors2_reg_3333[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_flatten1_reg_6921_reg_n_7_[0] ),
        .I4(tmp_5_mid2_reg_6949[3]),
        .I5(\tmp_5_mid2_reg_6949[3]_i_2_n_7 ),
        .O(\tmp_5_mid2_reg_6949[4]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'hB8000000)) 
    \tmp_5_mid2_reg_6949[4]_i_5 
       (.I0(tmp_5_mid2_reg_6949[2]),
        .I1(\tmp_5_mid2_reg_6949[4]_i_2_n_7 ),
        .I2(neighbors2_reg_3333[2]),
        .I3(featurePC_0_V_U_n_25),
        .I4(\tmp_5_mid2_reg_6949[2]_i_2_n_7 ),
        .O(\tmp_5_mid2_reg_6949[4]_i_5_n_7 ));
  FDRE \tmp_5_mid2_reg_6949_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(tmp_5_mid2_fu_4729_p3[0]),
        .Q(tmp_5_mid2_reg_6949[0]),
        .R(1'b0));
  FDRE \tmp_5_mid2_reg_6949_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(tmp_5_mid2_fu_4729_p3[1]),
        .Q(tmp_5_mid2_reg_6949[1]),
        .R(1'b0));
  FDRE \tmp_5_mid2_reg_6949_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(tmp_5_mid2_fu_4729_p3[2]),
        .Q(tmp_5_mid2_reg_6949[2]),
        .R(1'b0));
  FDRE \tmp_5_mid2_reg_6949_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(tmp_5_mid2_fu_4729_p3[3]),
        .Q(tmp_5_mid2_reg_6949[3]),
        .R(1'b0));
  FDRE \tmp_5_mid2_reg_6949_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(tmp_5_mid2_fu_4729_p3[4]),
        .Q(tmp_5_mid2_reg_6949[4]),
        .R(1'b0));
  FDRE \tmp_V_10_reg_5253_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_10_reg_5253_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_10_reg_5253[0]),
        .R(1'b0));
  FDRE \tmp_V_10_reg_5253_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_10_reg_5253_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_10_reg_5253[1]),
        .R(1'b0));
  FDRE \tmp_V_10_reg_5253_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_10_reg_5253_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_10_reg_5253[2]),
        .R(1'b0));
  FDRE \tmp_V_10_reg_5253_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_10_reg_5253_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_10_reg_5253[3]),
        .R(1'b0));
  FDRE \tmp_V_10_reg_5253_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_10_reg_5253_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_10_reg_5253[4]),
        .R(1'b0));
  FDRE \tmp_V_10_reg_5253_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_10_reg_5253_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_10_reg_5253[5]),
        .R(1'b0));
  FDRE \tmp_V_10_reg_5253_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_10_reg_5253_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_10_reg_5253[6]),
        .R(1'b0));
  FDRE \tmp_V_10_reg_5253_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_10_reg_5253_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_10_reg_5253[7]),
        .R(1'b0));
  FDRE \tmp_V_11_reg_5261_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_11_reg_5261_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_11_reg_5261[0]),
        .R(1'b0));
  FDRE \tmp_V_11_reg_5261_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_11_reg_5261_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_11_reg_5261[1]),
        .R(1'b0));
  FDRE \tmp_V_11_reg_5261_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_11_reg_5261_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_11_reg_5261[2]),
        .R(1'b0));
  FDRE \tmp_V_11_reg_5261_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_11_reg_5261_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_11_reg_5261[3]),
        .R(1'b0));
  FDRE \tmp_V_11_reg_5261_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_11_reg_5261_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_11_reg_5261[4]),
        .R(1'b0));
  FDRE \tmp_V_11_reg_5261_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_11_reg_5261_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_11_reg_5261[5]),
        .R(1'b0));
  FDRE \tmp_V_11_reg_5261_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_11_reg_5261_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_11_reg_5261[6]),
        .R(1'b0));
  FDRE \tmp_V_11_reg_5261_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_11_reg_5261_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_11_reg_5261[7]),
        .R(1'b0));
  FDRE \tmp_V_12_reg_5269_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_12_reg_5269_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_12_reg_5269[0]),
        .R(1'b0));
  FDRE \tmp_V_12_reg_5269_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_12_reg_5269_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_12_reg_5269[1]),
        .R(1'b0));
  FDRE \tmp_V_12_reg_5269_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_12_reg_5269_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_12_reg_5269[2]),
        .R(1'b0));
  FDRE \tmp_V_12_reg_5269_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_12_reg_5269_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_12_reg_5269[3]),
        .R(1'b0));
  FDRE \tmp_V_12_reg_5269_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_12_reg_5269_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_12_reg_5269[4]),
        .R(1'b0));
  FDRE \tmp_V_12_reg_5269_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_12_reg_5269_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_12_reg_5269[5]),
        .R(1'b0));
  FDRE \tmp_V_12_reg_5269_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_12_reg_5269_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_12_reg_5269[6]),
        .R(1'b0));
  FDRE \tmp_V_12_reg_5269_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_12_reg_5269_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_12_reg_5269[7]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_5277_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_13_reg_5277_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_13_reg_5277[0]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_5277_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_13_reg_5277_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_13_reg_5277[1]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_5277_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_13_reg_5277_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_13_reg_5277[2]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_5277_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_13_reg_5277_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_13_reg_5277[3]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_5277_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_13_reg_5277_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_13_reg_5277[4]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_5277_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_13_reg_5277_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_13_reg_5277[5]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_5277_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_13_reg_5277_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_13_reg_5277[6]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_5277_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_13_reg_5277_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_13_reg_5277[7]),
        .R(1'b0));
  FDRE \tmp_V_14_reg_5285_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_14_reg_5285_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_14_reg_5285[0]),
        .R(1'b0));
  FDRE \tmp_V_14_reg_5285_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_14_reg_5285_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_14_reg_5285[1]),
        .R(1'b0));
  FDRE \tmp_V_14_reg_5285_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_14_reg_5285_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_14_reg_5285[2]),
        .R(1'b0));
  FDRE \tmp_V_14_reg_5285_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_14_reg_5285_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_14_reg_5285[3]),
        .R(1'b0));
  FDRE \tmp_V_14_reg_5285_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_14_reg_5285_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_14_reg_5285[4]),
        .R(1'b0));
  FDRE \tmp_V_14_reg_5285_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_14_reg_5285_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_14_reg_5285[5]),
        .R(1'b0));
  FDRE \tmp_V_14_reg_5285_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_14_reg_5285_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_14_reg_5285[6]),
        .R(1'b0));
  FDRE \tmp_V_14_reg_5285_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_14_reg_5285_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_14_reg_5285[7]),
        .R(1'b0));
  FDRE \tmp_V_15_reg_5293_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_15_reg_5293_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_15_reg_5293[0]),
        .R(1'b0));
  FDRE \tmp_V_15_reg_5293_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_15_reg_5293_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_15_reg_5293[1]),
        .R(1'b0));
  FDRE \tmp_V_15_reg_5293_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_15_reg_5293_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_15_reg_5293[2]),
        .R(1'b0));
  FDRE \tmp_V_15_reg_5293_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_15_reg_5293_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_15_reg_5293[3]),
        .R(1'b0));
  FDRE \tmp_V_15_reg_5293_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_15_reg_5293_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_15_reg_5293[4]),
        .R(1'b0));
  FDRE \tmp_V_15_reg_5293_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_15_reg_5293_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_15_reg_5293[5]),
        .R(1'b0));
  FDRE \tmp_V_15_reg_5293_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_15_reg_5293_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_15_reg_5293[6]),
        .R(1'b0));
  FDRE \tmp_V_15_reg_5293_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_15_reg_5293_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_15_reg_5293[7]),
        .R(1'b0));
  FDRE \tmp_V_16_reg_5301_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_16_reg_5301_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_16_reg_5301[0]),
        .R(1'b0));
  FDRE \tmp_V_16_reg_5301_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_16_reg_5301_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_16_reg_5301[1]),
        .R(1'b0));
  FDRE \tmp_V_16_reg_5301_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_16_reg_5301_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_16_reg_5301[2]),
        .R(1'b0));
  FDRE \tmp_V_16_reg_5301_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_16_reg_5301_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_16_reg_5301[3]),
        .R(1'b0));
  FDRE \tmp_V_16_reg_5301_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_16_reg_5301_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_16_reg_5301[4]),
        .R(1'b0));
  FDRE \tmp_V_16_reg_5301_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_16_reg_5301_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_16_reg_5301[5]),
        .R(1'b0));
  FDRE \tmp_V_16_reg_5301_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_16_reg_5301_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_16_reg_5301[6]),
        .R(1'b0));
  FDRE \tmp_V_16_reg_5301_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_16_reg_5301_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_16_reg_5301[7]),
        .R(1'b0));
  FDRE \tmp_V_17_reg_5309_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_17_reg_5309_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_17_reg_5309[0]),
        .R(1'b0));
  FDRE \tmp_V_17_reg_5309_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_17_reg_5309_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_17_reg_5309[1]),
        .R(1'b0));
  FDRE \tmp_V_17_reg_5309_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_17_reg_5309_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_17_reg_5309[2]),
        .R(1'b0));
  FDRE \tmp_V_17_reg_5309_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_17_reg_5309_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_17_reg_5309[3]),
        .R(1'b0));
  FDRE \tmp_V_17_reg_5309_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_17_reg_5309_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_17_reg_5309[4]),
        .R(1'b0));
  FDRE \tmp_V_17_reg_5309_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_17_reg_5309_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_17_reg_5309[5]),
        .R(1'b0));
  FDRE \tmp_V_17_reg_5309_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_17_reg_5309_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_17_reg_5309[6]),
        .R(1'b0));
  FDRE \tmp_V_17_reg_5309_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_17_reg_5309_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_17_reg_5309[7]),
        .R(1'b0));
  FDRE \tmp_V_18_reg_5317_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_18_reg_5317_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_18_reg_5317[0]),
        .R(1'b0));
  FDRE \tmp_V_18_reg_5317_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_18_reg_5317_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_18_reg_5317[1]),
        .R(1'b0));
  FDRE \tmp_V_18_reg_5317_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_18_reg_5317_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_18_reg_5317[2]),
        .R(1'b0));
  FDRE \tmp_V_18_reg_5317_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_18_reg_5317_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_18_reg_5317[3]),
        .R(1'b0));
  FDRE \tmp_V_18_reg_5317_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_18_reg_5317_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_18_reg_5317[4]),
        .R(1'b0));
  FDRE \tmp_V_18_reg_5317_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_18_reg_5317_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_18_reg_5317[5]),
        .R(1'b0));
  FDRE \tmp_V_18_reg_5317_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_18_reg_5317_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_18_reg_5317[6]),
        .R(1'b0));
  FDRE \tmp_V_18_reg_5317_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_18_reg_5317_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_18_reg_5317[7]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_5325_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_19_reg_5325_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_19_reg_5325[0]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_5325_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_19_reg_5325_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_19_reg_5325[1]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_5325_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_19_reg_5325_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_19_reg_5325[2]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_5325_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_19_reg_5325_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_19_reg_5325[3]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_5325_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_19_reg_5325_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_19_reg_5325[4]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_5325_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_19_reg_5325_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_19_reg_5325[5]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_5325_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_19_reg_5325_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_19_reg_5325[6]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_5325_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_19_reg_5325_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_19_reg_5325[7]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_5181_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_1_reg_5181_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_1_reg_5181[0]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_5181_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_1_reg_5181_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_1_reg_5181[1]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_5181_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_1_reg_5181_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_1_reg_5181[2]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_5181_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_1_reg_5181_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_1_reg_5181[3]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_5181_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_1_reg_5181_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_1_reg_5181[4]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_5181_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_1_reg_5181_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_1_reg_5181[5]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_5181_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_1_reg_5181_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_1_reg_5181[6]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_5181_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_1_reg_5181_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_1_reg_5181[7]),
        .R(1'b0));
  FDRE \tmp_V_20_reg_5333_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_20_reg_5333_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_20_reg_5333[0]),
        .R(1'b0));
  FDRE \tmp_V_20_reg_5333_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_20_reg_5333_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_20_reg_5333[1]),
        .R(1'b0));
  FDRE \tmp_V_20_reg_5333_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_20_reg_5333_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_20_reg_5333[2]),
        .R(1'b0));
  FDRE \tmp_V_20_reg_5333_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_20_reg_5333_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_20_reg_5333[3]),
        .R(1'b0));
  FDRE \tmp_V_20_reg_5333_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_20_reg_5333_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_20_reg_5333[4]),
        .R(1'b0));
  FDRE \tmp_V_20_reg_5333_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_20_reg_5333_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_20_reg_5333[5]),
        .R(1'b0));
  FDRE \tmp_V_20_reg_5333_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_20_reg_5333_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_20_reg_5333[6]),
        .R(1'b0));
  FDRE \tmp_V_20_reg_5333_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_20_reg_5333_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_20_reg_5333[7]),
        .R(1'b0));
  FDRE \tmp_V_21_reg_5341_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_21_reg_5341_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_21_reg_5341[0]),
        .R(1'b0));
  FDRE \tmp_V_21_reg_5341_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_21_reg_5341_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_21_reg_5341[1]),
        .R(1'b0));
  FDRE \tmp_V_21_reg_5341_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_21_reg_5341_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_21_reg_5341[2]),
        .R(1'b0));
  FDRE \tmp_V_21_reg_5341_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_21_reg_5341_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_21_reg_5341[3]),
        .R(1'b0));
  FDRE \tmp_V_21_reg_5341_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_21_reg_5341_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_21_reg_5341[4]),
        .R(1'b0));
  FDRE \tmp_V_21_reg_5341_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_21_reg_5341_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_21_reg_5341[5]),
        .R(1'b0));
  FDRE \tmp_V_21_reg_5341_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_21_reg_5341_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_21_reg_5341[6]),
        .R(1'b0));
  FDRE \tmp_V_21_reg_5341_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_21_reg_5341_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_21_reg_5341[7]),
        .R(1'b0));
  FDRE \tmp_V_22_reg_5349_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_22_reg_5349_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_22_reg_5349[0]),
        .R(1'b0));
  FDRE \tmp_V_22_reg_5349_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_22_reg_5349_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_22_reg_5349[1]),
        .R(1'b0));
  FDRE \tmp_V_22_reg_5349_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_22_reg_5349_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_22_reg_5349[2]),
        .R(1'b0));
  FDRE \tmp_V_22_reg_5349_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_22_reg_5349_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_22_reg_5349[3]),
        .R(1'b0));
  FDRE \tmp_V_22_reg_5349_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_22_reg_5349_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_22_reg_5349[4]),
        .R(1'b0));
  FDRE \tmp_V_22_reg_5349_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_22_reg_5349_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_22_reg_5349[5]),
        .R(1'b0));
  FDRE \tmp_V_22_reg_5349_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_22_reg_5349_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_22_reg_5349[6]),
        .R(1'b0));
  FDRE \tmp_V_22_reg_5349_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_22_reg_5349_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_22_reg_5349[7]),
        .R(1'b0));
  FDRE \tmp_V_23_reg_5357_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_23_reg_5357_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_23_reg_5357[0]),
        .R(1'b0));
  FDRE \tmp_V_23_reg_5357_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_23_reg_5357_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_23_reg_5357[1]),
        .R(1'b0));
  FDRE \tmp_V_23_reg_5357_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_23_reg_5357_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_23_reg_5357[2]),
        .R(1'b0));
  FDRE \tmp_V_23_reg_5357_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_23_reg_5357_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_23_reg_5357[3]),
        .R(1'b0));
  FDRE \tmp_V_23_reg_5357_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_23_reg_5357_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_23_reg_5357[4]),
        .R(1'b0));
  FDRE \tmp_V_23_reg_5357_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_23_reg_5357_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_23_reg_5357[5]),
        .R(1'b0));
  FDRE \tmp_V_23_reg_5357_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_23_reg_5357_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_23_reg_5357[6]),
        .R(1'b0));
  FDRE \tmp_V_23_reg_5357_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_23_reg_5357_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_23_reg_5357[7]),
        .R(1'b0));
  FDRE \tmp_V_24_reg_5365_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_24_reg_5365_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_24_reg_5365[0]),
        .R(1'b0));
  FDRE \tmp_V_24_reg_5365_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_24_reg_5365_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_24_reg_5365[1]),
        .R(1'b0));
  FDRE \tmp_V_24_reg_5365_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_24_reg_5365_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_24_reg_5365[2]),
        .R(1'b0));
  FDRE \tmp_V_24_reg_5365_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_24_reg_5365_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_24_reg_5365[3]),
        .R(1'b0));
  FDRE \tmp_V_24_reg_5365_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_24_reg_5365_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_24_reg_5365[4]),
        .R(1'b0));
  FDRE \tmp_V_24_reg_5365_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_24_reg_5365_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_24_reg_5365[5]),
        .R(1'b0));
  FDRE \tmp_V_24_reg_5365_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_24_reg_5365_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_24_reg_5365[6]),
        .R(1'b0));
  FDRE \tmp_V_24_reg_5365_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_24_reg_5365_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_24_reg_5365[7]),
        .R(1'b0));
  FDRE \tmp_V_25_reg_5373_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_25_reg_5373_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_25_reg_5373[0]),
        .R(1'b0));
  FDRE \tmp_V_25_reg_5373_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_25_reg_5373_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_25_reg_5373[1]),
        .R(1'b0));
  FDRE \tmp_V_25_reg_5373_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_25_reg_5373_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_25_reg_5373[2]),
        .R(1'b0));
  FDRE \tmp_V_25_reg_5373_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_25_reg_5373_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_25_reg_5373[3]),
        .R(1'b0));
  FDRE \tmp_V_25_reg_5373_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_25_reg_5373_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_25_reg_5373[4]),
        .R(1'b0));
  FDRE \tmp_V_25_reg_5373_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_25_reg_5373_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_25_reg_5373[5]),
        .R(1'b0));
  FDRE \tmp_V_25_reg_5373_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_25_reg_5373_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_25_reg_5373[6]),
        .R(1'b0));
  FDRE \tmp_V_25_reg_5373_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_25_reg_5373_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_25_reg_5373[7]),
        .R(1'b0));
  FDRE \tmp_V_26_reg_5381_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_26_reg_5381_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_26_reg_5381[0]),
        .R(1'b0));
  FDRE \tmp_V_26_reg_5381_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_26_reg_5381_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_26_reg_5381[1]),
        .R(1'b0));
  FDRE \tmp_V_26_reg_5381_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_26_reg_5381_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_26_reg_5381[2]),
        .R(1'b0));
  FDRE \tmp_V_26_reg_5381_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_26_reg_5381_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_26_reg_5381[3]),
        .R(1'b0));
  FDRE \tmp_V_26_reg_5381_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_26_reg_5381_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_26_reg_5381[4]),
        .R(1'b0));
  FDRE \tmp_V_26_reg_5381_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_26_reg_5381_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_26_reg_5381[5]),
        .R(1'b0));
  FDRE \tmp_V_26_reg_5381_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_26_reg_5381_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_26_reg_5381[6]),
        .R(1'b0));
  FDRE \tmp_V_26_reg_5381_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_26_reg_5381_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_26_reg_5381[7]),
        .R(1'b0));
  FDRE \tmp_V_27_reg_5389_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_27_reg_5389_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_27_reg_5389[0]),
        .R(1'b0));
  FDRE \tmp_V_27_reg_5389_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_27_reg_5389_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_27_reg_5389[1]),
        .R(1'b0));
  FDRE \tmp_V_27_reg_5389_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_27_reg_5389_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_27_reg_5389[2]),
        .R(1'b0));
  FDRE \tmp_V_27_reg_5389_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_27_reg_5389_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_27_reg_5389[3]),
        .R(1'b0));
  FDRE \tmp_V_27_reg_5389_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_27_reg_5389_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_27_reg_5389[4]),
        .R(1'b0));
  FDRE \tmp_V_27_reg_5389_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_27_reg_5389_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_27_reg_5389[5]),
        .R(1'b0));
  FDRE \tmp_V_27_reg_5389_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_27_reg_5389_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_27_reg_5389[6]),
        .R(1'b0));
  FDRE \tmp_V_27_reg_5389_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_27_reg_5389_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_27_reg_5389[7]),
        .R(1'b0));
  FDRE \tmp_V_28_reg_5397_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_28_reg_5397_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_28_reg_5397[0]),
        .R(1'b0));
  FDRE \tmp_V_28_reg_5397_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_28_reg_5397_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_28_reg_5397[1]),
        .R(1'b0));
  FDRE \tmp_V_28_reg_5397_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_28_reg_5397_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_28_reg_5397[2]),
        .R(1'b0));
  FDRE \tmp_V_28_reg_5397_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_28_reg_5397_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_28_reg_5397[3]),
        .R(1'b0));
  FDRE \tmp_V_28_reg_5397_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_28_reg_5397_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_28_reg_5397[4]),
        .R(1'b0));
  FDRE \tmp_V_28_reg_5397_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_28_reg_5397_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_28_reg_5397[5]),
        .R(1'b0));
  FDRE \tmp_V_28_reg_5397_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_28_reg_5397_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_28_reg_5397[6]),
        .R(1'b0));
  FDRE \tmp_V_28_reg_5397_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_28_reg_5397_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_28_reg_5397[7]),
        .R(1'b0));
  FDRE \tmp_V_29_reg_5405_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_29_reg_5405_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_29_reg_5405[0]),
        .R(1'b0));
  FDRE \tmp_V_29_reg_5405_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_29_reg_5405_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_29_reg_5405[1]),
        .R(1'b0));
  FDRE \tmp_V_29_reg_5405_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_29_reg_5405_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_29_reg_5405[2]),
        .R(1'b0));
  FDRE \tmp_V_29_reg_5405_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_29_reg_5405_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_29_reg_5405[3]),
        .R(1'b0));
  FDRE \tmp_V_29_reg_5405_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_29_reg_5405_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_29_reg_5405[4]),
        .R(1'b0));
  FDRE \tmp_V_29_reg_5405_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_29_reg_5405_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_29_reg_5405[5]),
        .R(1'b0));
  FDRE \tmp_V_29_reg_5405_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_29_reg_5405_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_29_reg_5405[6]),
        .R(1'b0));
  FDRE \tmp_V_29_reg_5405_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_29_reg_5405_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_29_reg_5405[7]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_5189_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_2_reg_5189_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_2_reg_5189[0]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_5189_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_2_reg_5189_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_2_reg_5189[1]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_5189_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_2_reg_5189_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_2_reg_5189[2]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_5189_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_2_reg_5189_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_2_reg_5189[3]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_5189_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_2_reg_5189_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_2_reg_5189[4]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_5189_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_2_reg_5189_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_2_reg_5189[5]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_5189_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_2_reg_5189_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_2_reg_5189[6]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_5189_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_2_reg_5189_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_2_reg_5189[7]),
        .R(1'b0));
  FDRE \tmp_V_30_reg_5413_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_30_reg_5413_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_30_reg_5413[0]),
        .R(1'b0));
  FDRE \tmp_V_30_reg_5413_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_30_reg_5413_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_30_reg_5413[1]),
        .R(1'b0));
  FDRE \tmp_V_30_reg_5413_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_30_reg_5413_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_30_reg_5413[2]),
        .R(1'b0));
  FDRE \tmp_V_30_reg_5413_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_30_reg_5413_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_30_reg_5413[3]),
        .R(1'b0));
  FDRE \tmp_V_30_reg_5413_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_30_reg_5413_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_30_reg_5413[4]),
        .R(1'b0));
  FDRE \tmp_V_30_reg_5413_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_30_reg_5413_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_30_reg_5413[5]),
        .R(1'b0));
  FDRE \tmp_V_30_reg_5413_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_30_reg_5413_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_30_reg_5413[6]),
        .R(1'b0));
  FDRE \tmp_V_30_reg_5413_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_30_reg_5413_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_30_reg_5413[7]),
        .R(1'b0));
  FDRE \tmp_V_31_reg_5421_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_31_reg_5421_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_31_reg_5421[0]),
        .R(1'b0));
  FDRE \tmp_V_31_reg_5421_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_31_reg_5421_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_31_reg_5421[1]),
        .R(1'b0));
  FDRE \tmp_V_31_reg_5421_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_31_reg_5421_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_31_reg_5421[2]),
        .R(1'b0));
  FDRE \tmp_V_31_reg_5421_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_31_reg_5421_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_31_reg_5421[3]),
        .R(1'b0));
  FDRE \tmp_V_31_reg_5421_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_31_reg_5421_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_31_reg_5421[4]),
        .R(1'b0));
  FDRE \tmp_V_31_reg_5421_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_31_reg_5421_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_31_reg_5421[5]),
        .R(1'b0));
  FDRE \tmp_V_31_reg_5421_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_31_reg_5421_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_31_reg_5421[6]),
        .R(1'b0));
  FDRE \tmp_V_31_reg_5421_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_31_reg_5421_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_31_reg_5421[7]),
        .R(1'b0));
  FDRE \tmp_V_32_reg_5429_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_32_reg_5429_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_32_reg_5429[0]),
        .R(1'b0));
  FDRE \tmp_V_32_reg_5429_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_32_reg_5429_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_32_reg_5429[1]),
        .R(1'b0));
  FDRE \tmp_V_32_reg_5429_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_32_reg_5429_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_32_reg_5429[2]),
        .R(1'b0));
  FDRE \tmp_V_32_reg_5429_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_32_reg_5429_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_32_reg_5429[3]),
        .R(1'b0));
  FDRE \tmp_V_32_reg_5429_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_32_reg_5429_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_32_reg_5429[4]),
        .R(1'b0));
  FDRE \tmp_V_32_reg_5429_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_32_reg_5429_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_32_reg_5429[5]),
        .R(1'b0));
  FDRE \tmp_V_32_reg_5429_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_32_reg_5429_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_32_reg_5429[6]),
        .R(1'b0));
  FDRE \tmp_V_32_reg_5429_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_32_reg_5429_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_32_reg_5429[7]),
        .R(1'b0));
  FDRE \tmp_V_33_reg_5437_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_33_reg_5437_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_33_reg_5437[0]),
        .R(1'b0));
  FDRE \tmp_V_33_reg_5437_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_33_reg_5437_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_33_reg_5437[1]),
        .R(1'b0));
  FDRE \tmp_V_33_reg_5437_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_33_reg_5437_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_33_reg_5437[2]),
        .R(1'b0));
  FDRE \tmp_V_33_reg_5437_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_33_reg_5437_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_33_reg_5437[3]),
        .R(1'b0));
  FDRE \tmp_V_33_reg_5437_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_33_reg_5437_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_33_reg_5437[4]),
        .R(1'b0));
  FDRE \tmp_V_33_reg_5437_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_33_reg_5437_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_33_reg_5437[5]),
        .R(1'b0));
  FDRE \tmp_V_33_reg_5437_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_33_reg_5437_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_33_reg_5437[6]),
        .R(1'b0));
  FDRE \tmp_V_33_reg_5437_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_33_reg_5437_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_33_reg_5437[7]),
        .R(1'b0));
  FDRE \tmp_V_34_reg_5445_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_34_reg_5445_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_34_reg_5445[0]),
        .R(1'b0));
  FDRE \tmp_V_34_reg_5445_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_34_reg_5445_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_34_reg_5445[1]),
        .R(1'b0));
  FDRE \tmp_V_34_reg_5445_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_34_reg_5445_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_34_reg_5445[2]),
        .R(1'b0));
  FDRE \tmp_V_34_reg_5445_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_34_reg_5445_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_34_reg_5445[3]),
        .R(1'b0));
  FDRE \tmp_V_34_reg_5445_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_34_reg_5445_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_34_reg_5445[4]),
        .R(1'b0));
  FDRE \tmp_V_34_reg_5445_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_34_reg_5445_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_34_reg_5445[5]),
        .R(1'b0));
  FDRE \tmp_V_34_reg_5445_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_34_reg_5445_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_34_reg_5445[6]),
        .R(1'b0));
  FDRE \tmp_V_34_reg_5445_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_34_reg_5445_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_34_reg_5445[7]),
        .R(1'b0));
  FDRE \tmp_V_35_reg_5453_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_35_reg_5453_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_35_reg_5453[0]),
        .R(1'b0));
  FDRE \tmp_V_35_reg_5453_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_35_reg_5453_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_35_reg_5453[1]),
        .R(1'b0));
  FDRE \tmp_V_35_reg_5453_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_35_reg_5453_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_35_reg_5453[2]),
        .R(1'b0));
  FDRE \tmp_V_35_reg_5453_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_35_reg_5453_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_35_reg_5453[3]),
        .R(1'b0));
  FDRE \tmp_V_35_reg_5453_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_35_reg_5453_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_35_reg_5453[4]),
        .R(1'b0));
  FDRE \tmp_V_35_reg_5453_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_35_reg_5453_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_35_reg_5453[5]),
        .R(1'b0));
  FDRE \tmp_V_35_reg_5453_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_35_reg_5453_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_35_reg_5453[6]),
        .R(1'b0));
  FDRE \tmp_V_35_reg_5453_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_35_reg_5453_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_35_reg_5453[7]),
        .R(1'b0));
  FDRE \tmp_V_36_reg_5461_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_36_reg_5461_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_36_reg_5461[0]),
        .R(1'b0));
  FDRE \tmp_V_36_reg_5461_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_36_reg_5461_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_36_reg_5461[1]),
        .R(1'b0));
  FDRE \tmp_V_36_reg_5461_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_36_reg_5461_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_36_reg_5461[2]),
        .R(1'b0));
  FDRE \tmp_V_36_reg_5461_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_36_reg_5461_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_36_reg_5461[3]),
        .R(1'b0));
  FDRE \tmp_V_36_reg_5461_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_36_reg_5461_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_36_reg_5461[4]),
        .R(1'b0));
  FDRE \tmp_V_36_reg_5461_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_36_reg_5461_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_36_reg_5461[5]),
        .R(1'b0));
  FDRE \tmp_V_36_reg_5461_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_36_reg_5461_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_36_reg_5461[6]),
        .R(1'b0));
  FDRE \tmp_V_36_reg_5461_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_36_reg_5461_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_36_reg_5461[7]),
        .R(1'b0));
  FDRE \tmp_V_37_reg_5469_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_37_reg_5469_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_37_reg_5469[0]),
        .R(1'b0));
  FDRE \tmp_V_37_reg_5469_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_37_reg_5469_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_37_reg_5469[1]),
        .R(1'b0));
  FDRE \tmp_V_37_reg_5469_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_37_reg_5469_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_37_reg_5469[2]),
        .R(1'b0));
  FDRE \tmp_V_37_reg_5469_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_37_reg_5469_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_37_reg_5469[3]),
        .R(1'b0));
  FDRE \tmp_V_37_reg_5469_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_37_reg_5469_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_37_reg_5469[4]),
        .R(1'b0));
  FDRE \tmp_V_37_reg_5469_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_37_reg_5469_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_37_reg_5469[5]),
        .R(1'b0));
  FDRE \tmp_V_37_reg_5469_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_37_reg_5469_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_37_reg_5469[6]),
        .R(1'b0));
  FDRE \tmp_V_37_reg_5469_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_37_reg_5469_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_37_reg_5469[7]),
        .R(1'b0));
  FDRE \tmp_V_38_reg_5477_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_38_reg_5477_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_38_reg_5477[0]),
        .R(1'b0));
  FDRE \tmp_V_38_reg_5477_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_38_reg_5477_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_38_reg_5477[1]),
        .R(1'b0));
  FDRE \tmp_V_38_reg_5477_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_38_reg_5477_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_38_reg_5477[2]),
        .R(1'b0));
  FDRE \tmp_V_38_reg_5477_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_38_reg_5477_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_38_reg_5477[3]),
        .R(1'b0));
  FDRE \tmp_V_38_reg_5477_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_38_reg_5477_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_38_reg_5477[4]),
        .R(1'b0));
  FDRE \tmp_V_38_reg_5477_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_38_reg_5477_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_38_reg_5477[5]),
        .R(1'b0));
  FDRE \tmp_V_38_reg_5477_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_38_reg_5477_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_38_reg_5477[6]),
        .R(1'b0));
  FDRE \tmp_V_38_reg_5477_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_38_reg_5477_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_38_reg_5477[7]),
        .R(1'b0));
  FDRE \tmp_V_39_reg_5485_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_39_reg_5485_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_39_reg_5485[0]),
        .R(1'b0));
  FDRE \tmp_V_39_reg_5485_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_39_reg_5485_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_39_reg_5485[1]),
        .R(1'b0));
  FDRE \tmp_V_39_reg_5485_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_39_reg_5485_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_39_reg_5485[2]),
        .R(1'b0));
  FDRE \tmp_V_39_reg_5485_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_39_reg_5485_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_39_reg_5485[3]),
        .R(1'b0));
  FDRE \tmp_V_39_reg_5485_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_39_reg_5485_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_39_reg_5485[4]),
        .R(1'b0));
  FDRE \tmp_V_39_reg_5485_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_39_reg_5485_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_39_reg_5485[5]),
        .R(1'b0));
  FDRE \tmp_V_39_reg_5485_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_39_reg_5485_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_39_reg_5485[6]),
        .R(1'b0));
  FDRE \tmp_V_39_reg_5485_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_39_reg_5485_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_39_reg_5485[7]),
        .R(1'b0));
  FDRE \tmp_V_3_reg_5197_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_3_reg_5197_reg[7]_1 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_3_reg_5197[0]),
        .R(1'b0));
  FDRE \tmp_V_3_reg_5197_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_3_reg_5197_reg[7]_1 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_3_reg_5197[1]),
        .R(1'b0));
  FDRE \tmp_V_3_reg_5197_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_3_reg_5197_reg[7]_1 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_3_reg_5197[2]),
        .R(1'b0));
  FDRE \tmp_V_3_reg_5197_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_3_reg_5197_reg[7]_1 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_3_reg_5197[3]),
        .R(1'b0));
  FDRE \tmp_V_3_reg_5197_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_3_reg_5197_reg[7]_1 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_3_reg_5197[4]),
        .R(1'b0));
  FDRE \tmp_V_3_reg_5197_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_3_reg_5197_reg[7]_1 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_3_reg_5197[5]),
        .R(1'b0));
  FDRE \tmp_V_3_reg_5197_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_3_reg_5197_reg[7]_1 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_3_reg_5197[6]),
        .R(1'b0));
  FDRE \tmp_V_3_reg_5197_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_3_reg_5197_reg[7]_1 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_3_reg_5197[7]),
        .R(1'b0));
  FDRE \tmp_V_40_reg_5493_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_40_reg_5493_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_40_reg_5493[0]),
        .R(1'b0));
  FDRE \tmp_V_40_reg_5493_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_40_reg_5493_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_40_reg_5493[1]),
        .R(1'b0));
  FDRE \tmp_V_40_reg_5493_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_40_reg_5493_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_40_reg_5493[2]),
        .R(1'b0));
  FDRE \tmp_V_40_reg_5493_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_40_reg_5493_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_40_reg_5493[3]),
        .R(1'b0));
  FDRE \tmp_V_40_reg_5493_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_40_reg_5493_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_40_reg_5493[4]),
        .R(1'b0));
  FDRE \tmp_V_40_reg_5493_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_40_reg_5493_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_40_reg_5493[5]),
        .R(1'b0));
  FDRE \tmp_V_40_reg_5493_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_40_reg_5493_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_40_reg_5493[6]),
        .R(1'b0));
  FDRE \tmp_V_40_reg_5493_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_40_reg_5493_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_40_reg_5493[7]),
        .R(1'b0));
  FDRE \tmp_V_41_reg_5501_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_41_reg_5501_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_41_reg_5501[0]),
        .R(1'b0));
  FDRE \tmp_V_41_reg_5501_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_41_reg_5501_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_41_reg_5501[1]),
        .R(1'b0));
  FDRE \tmp_V_41_reg_5501_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_41_reg_5501_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_41_reg_5501[2]),
        .R(1'b0));
  FDRE \tmp_V_41_reg_5501_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_41_reg_5501_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_41_reg_5501[3]),
        .R(1'b0));
  FDRE \tmp_V_41_reg_5501_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_41_reg_5501_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_41_reg_5501[4]),
        .R(1'b0));
  FDRE \tmp_V_41_reg_5501_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_41_reg_5501_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_41_reg_5501[5]),
        .R(1'b0));
  FDRE \tmp_V_41_reg_5501_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_41_reg_5501_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_41_reg_5501[6]),
        .R(1'b0));
  FDRE \tmp_V_41_reg_5501_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_41_reg_5501_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_41_reg_5501[7]),
        .R(1'b0));
  FDRE \tmp_V_42_reg_5509_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_42_reg_5509_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_42_reg_5509[0]),
        .R(1'b0));
  FDRE \tmp_V_42_reg_5509_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_42_reg_5509_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_42_reg_5509[1]),
        .R(1'b0));
  FDRE \tmp_V_42_reg_5509_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_42_reg_5509_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_42_reg_5509[2]),
        .R(1'b0));
  FDRE \tmp_V_42_reg_5509_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_42_reg_5509_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_42_reg_5509[3]),
        .R(1'b0));
  FDRE \tmp_V_42_reg_5509_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_42_reg_5509_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_42_reg_5509[4]),
        .R(1'b0));
  FDRE \tmp_V_42_reg_5509_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_42_reg_5509_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_42_reg_5509[5]),
        .R(1'b0));
  FDRE \tmp_V_42_reg_5509_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_42_reg_5509_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_42_reg_5509[6]),
        .R(1'b0));
  FDRE \tmp_V_42_reg_5509_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_42_reg_5509_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_42_reg_5509[7]),
        .R(1'b0));
  FDRE \tmp_V_43_reg_5517_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_43_reg_5517_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_43_reg_5517[0]),
        .R(1'b0));
  FDRE \tmp_V_43_reg_5517_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_43_reg_5517_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_43_reg_5517[1]),
        .R(1'b0));
  FDRE \tmp_V_43_reg_5517_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_43_reg_5517_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_43_reg_5517[2]),
        .R(1'b0));
  FDRE \tmp_V_43_reg_5517_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_43_reg_5517_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_43_reg_5517[3]),
        .R(1'b0));
  FDRE \tmp_V_43_reg_5517_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_43_reg_5517_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_43_reg_5517[4]),
        .R(1'b0));
  FDRE \tmp_V_43_reg_5517_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_43_reg_5517_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_43_reg_5517[5]),
        .R(1'b0));
  FDRE \tmp_V_43_reg_5517_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_43_reg_5517_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_43_reg_5517[6]),
        .R(1'b0));
  FDRE \tmp_V_43_reg_5517_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_43_reg_5517_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_43_reg_5517[7]),
        .R(1'b0));
  FDRE \tmp_V_44_reg_5525_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_44_reg_5525_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_44_reg_5525[0]),
        .R(1'b0));
  FDRE \tmp_V_44_reg_5525_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_44_reg_5525_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_44_reg_5525[1]),
        .R(1'b0));
  FDRE \tmp_V_44_reg_5525_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_44_reg_5525_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_44_reg_5525[2]),
        .R(1'b0));
  FDRE \tmp_V_44_reg_5525_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_44_reg_5525_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_44_reg_5525[3]),
        .R(1'b0));
  FDRE \tmp_V_44_reg_5525_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_44_reg_5525_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_44_reg_5525[4]),
        .R(1'b0));
  FDRE \tmp_V_44_reg_5525_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_44_reg_5525_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_44_reg_5525[5]),
        .R(1'b0));
  FDRE \tmp_V_44_reg_5525_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_44_reg_5525_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_44_reg_5525[6]),
        .R(1'b0));
  FDRE \tmp_V_44_reg_5525_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_44_reg_5525_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_44_reg_5525[7]),
        .R(1'b0));
  FDRE \tmp_V_45_reg_5533_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_45_reg_5533_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_45_reg_5533[0]),
        .R(1'b0));
  FDRE \tmp_V_45_reg_5533_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_45_reg_5533_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_45_reg_5533[1]),
        .R(1'b0));
  FDRE \tmp_V_45_reg_5533_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_45_reg_5533_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_45_reg_5533[2]),
        .R(1'b0));
  FDRE \tmp_V_45_reg_5533_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_45_reg_5533_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_45_reg_5533[3]),
        .R(1'b0));
  FDRE \tmp_V_45_reg_5533_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_45_reg_5533_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_45_reg_5533[4]),
        .R(1'b0));
  FDRE \tmp_V_45_reg_5533_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_45_reg_5533_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_45_reg_5533[5]),
        .R(1'b0));
  FDRE \tmp_V_45_reg_5533_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_45_reg_5533_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_45_reg_5533[6]),
        .R(1'b0));
  FDRE \tmp_V_45_reg_5533_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_45_reg_5533_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_45_reg_5533[7]),
        .R(1'b0));
  FDRE \tmp_V_46_reg_5541_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_46_reg_5541_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_46_reg_5541[0]),
        .R(1'b0));
  FDRE \tmp_V_46_reg_5541_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_46_reg_5541_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_46_reg_5541[1]),
        .R(1'b0));
  FDRE \tmp_V_46_reg_5541_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_46_reg_5541_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_46_reg_5541[2]),
        .R(1'b0));
  FDRE \tmp_V_46_reg_5541_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_46_reg_5541_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_46_reg_5541[3]),
        .R(1'b0));
  FDRE \tmp_V_46_reg_5541_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_46_reg_5541_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_46_reg_5541[4]),
        .R(1'b0));
  FDRE \tmp_V_46_reg_5541_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_46_reg_5541_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_46_reg_5541[5]),
        .R(1'b0));
  FDRE \tmp_V_46_reg_5541_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_46_reg_5541_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_46_reg_5541[6]),
        .R(1'b0));
  FDRE \tmp_V_46_reg_5541_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_46_reg_5541_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_46_reg_5541[7]),
        .R(1'b0));
  FDRE \tmp_V_47_reg_5549_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_47_reg_5549_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_47_reg_5549[0]),
        .R(1'b0));
  FDRE \tmp_V_47_reg_5549_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_47_reg_5549_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_47_reg_5549[1]),
        .R(1'b0));
  FDRE \tmp_V_47_reg_5549_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_47_reg_5549_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_47_reg_5549[2]),
        .R(1'b0));
  FDRE \tmp_V_47_reg_5549_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_47_reg_5549_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_47_reg_5549[3]),
        .R(1'b0));
  FDRE \tmp_V_47_reg_5549_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_47_reg_5549_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_47_reg_5549[4]),
        .R(1'b0));
  FDRE \tmp_V_47_reg_5549_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_47_reg_5549_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_47_reg_5549[5]),
        .R(1'b0));
  FDRE \tmp_V_47_reg_5549_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_47_reg_5549_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_47_reg_5549[6]),
        .R(1'b0));
  FDRE \tmp_V_47_reg_5549_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_47_reg_5549_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_47_reg_5549[7]),
        .R(1'b0));
  FDRE \tmp_V_48_reg_5557_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_48_reg_5557_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_48_reg_5557[0]),
        .R(1'b0));
  FDRE \tmp_V_48_reg_5557_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_48_reg_5557_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_48_reg_5557[1]),
        .R(1'b0));
  FDRE \tmp_V_48_reg_5557_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_48_reg_5557_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_48_reg_5557[2]),
        .R(1'b0));
  FDRE \tmp_V_48_reg_5557_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_48_reg_5557_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_48_reg_5557[3]),
        .R(1'b0));
  FDRE \tmp_V_48_reg_5557_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_48_reg_5557_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_48_reg_5557[4]),
        .R(1'b0));
  FDRE \tmp_V_48_reg_5557_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_48_reg_5557_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_48_reg_5557[5]),
        .R(1'b0));
  FDRE \tmp_V_48_reg_5557_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_48_reg_5557_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_48_reg_5557[6]),
        .R(1'b0));
  FDRE \tmp_V_48_reg_5557_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_48_reg_5557_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_48_reg_5557[7]),
        .R(1'b0));
  FDRE \tmp_V_49_reg_5565_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_49_reg_5565_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_49_reg_5565[0]),
        .R(1'b0));
  FDRE \tmp_V_49_reg_5565_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_49_reg_5565_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_49_reg_5565[1]),
        .R(1'b0));
  FDRE \tmp_V_49_reg_5565_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_49_reg_5565_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_49_reg_5565[2]),
        .R(1'b0));
  FDRE \tmp_V_49_reg_5565_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_49_reg_5565_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_49_reg_5565[3]),
        .R(1'b0));
  FDRE \tmp_V_49_reg_5565_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_49_reg_5565_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_49_reg_5565[4]),
        .R(1'b0));
  FDRE \tmp_V_49_reg_5565_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_49_reg_5565_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_49_reg_5565[5]),
        .R(1'b0));
  FDRE \tmp_V_49_reg_5565_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_49_reg_5565_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_49_reg_5565[6]),
        .R(1'b0));
  FDRE \tmp_V_49_reg_5565_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_49_reg_5565_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_49_reg_5565[7]),
        .R(1'b0));
  FDRE \tmp_V_4_reg_5205_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_4_reg_5205_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_4_reg_5205[0]),
        .R(1'b0));
  FDRE \tmp_V_4_reg_5205_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_4_reg_5205_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_4_reg_5205[1]),
        .R(1'b0));
  FDRE \tmp_V_4_reg_5205_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_4_reg_5205_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_4_reg_5205[2]),
        .R(1'b0));
  FDRE \tmp_V_4_reg_5205_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_4_reg_5205_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_4_reg_5205[3]),
        .R(1'b0));
  FDRE \tmp_V_4_reg_5205_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_4_reg_5205_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_4_reg_5205[4]),
        .R(1'b0));
  FDRE \tmp_V_4_reg_5205_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_4_reg_5205_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_4_reg_5205[5]),
        .R(1'b0));
  FDRE \tmp_V_4_reg_5205_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_4_reg_5205_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_4_reg_5205[6]),
        .R(1'b0));
  FDRE \tmp_V_4_reg_5205_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_4_reg_5205_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_4_reg_5205[7]),
        .R(1'b0));
  FDRE \tmp_V_50_reg_5573_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_50_reg_5573_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_50_reg_5573[0]),
        .R(1'b0));
  FDRE \tmp_V_50_reg_5573_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_50_reg_5573_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_50_reg_5573[1]),
        .R(1'b0));
  FDRE \tmp_V_50_reg_5573_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_50_reg_5573_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_50_reg_5573[2]),
        .R(1'b0));
  FDRE \tmp_V_50_reg_5573_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_50_reg_5573_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_50_reg_5573[3]),
        .R(1'b0));
  FDRE \tmp_V_50_reg_5573_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_50_reg_5573_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_50_reg_5573[4]),
        .R(1'b0));
  FDRE \tmp_V_50_reg_5573_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_50_reg_5573_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_50_reg_5573[5]),
        .R(1'b0));
  FDRE \tmp_V_50_reg_5573_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_50_reg_5573_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_50_reg_5573[6]),
        .R(1'b0));
  FDRE \tmp_V_50_reg_5573_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_50_reg_5573_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_50_reg_5573[7]),
        .R(1'b0));
  FDRE \tmp_V_51_reg_5581_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_51_reg_5581_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_51_reg_5581[0]),
        .R(1'b0));
  FDRE \tmp_V_51_reg_5581_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_51_reg_5581_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_51_reg_5581[1]),
        .R(1'b0));
  FDRE \tmp_V_51_reg_5581_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_51_reg_5581_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_51_reg_5581[2]),
        .R(1'b0));
  FDRE \tmp_V_51_reg_5581_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_51_reg_5581_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_51_reg_5581[3]),
        .R(1'b0));
  FDRE \tmp_V_51_reg_5581_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_51_reg_5581_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_51_reg_5581[4]),
        .R(1'b0));
  FDRE \tmp_V_51_reg_5581_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_51_reg_5581_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_51_reg_5581[5]),
        .R(1'b0));
  FDRE \tmp_V_51_reg_5581_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_51_reg_5581_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_51_reg_5581[6]),
        .R(1'b0));
  FDRE \tmp_V_51_reg_5581_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_51_reg_5581_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_51_reg_5581[7]),
        .R(1'b0));
  FDRE \tmp_V_52_reg_5589_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_52_reg_5589_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_52_reg_5589[0]),
        .R(1'b0));
  FDRE \tmp_V_52_reg_5589_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_52_reg_5589_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_52_reg_5589[1]),
        .R(1'b0));
  FDRE \tmp_V_52_reg_5589_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_52_reg_5589_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_52_reg_5589[2]),
        .R(1'b0));
  FDRE \tmp_V_52_reg_5589_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_52_reg_5589_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_52_reg_5589[3]),
        .R(1'b0));
  FDRE \tmp_V_52_reg_5589_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_52_reg_5589_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_52_reg_5589[4]),
        .R(1'b0));
  FDRE \tmp_V_52_reg_5589_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_52_reg_5589_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_52_reg_5589[5]),
        .R(1'b0));
  FDRE \tmp_V_52_reg_5589_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_52_reg_5589_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_52_reg_5589[6]),
        .R(1'b0));
  FDRE \tmp_V_52_reg_5589_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_52_reg_5589_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_52_reg_5589[7]),
        .R(1'b0));
  FDRE \tmp_V_53_reg_5597_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_53_reg_5597_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_53_reg_5597[0]),
        .R(1'b0));
  FDRE \tmp_V_53_reg_5597_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_53_reg_5597_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_53_reg_5597[1]),
        .R(1'b0));
  FDRE \tmp_V_53_reg_5597_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_53_reg_5597_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_53_reg_5597[2]),
        .R(1'b0));
  FDRE \tmp_V_53_reg_5597_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_53_reg_5597_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_53_reg_5597[3]),
        .R(1'b0));
  FDRE \tmp_V_53_reg_5597_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_53_reg_5597_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_53_reg_5597[4]),
        .R(1'b0));
  FDRE \tmp_V_53_reg_5597_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_53_reg_5597_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_53_reg_5597[5]),
        .R(1'b0));
  FDRE \tmp_V_53_reg_5597_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_53_reg_5597_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_53_reg_5597[6]),
        .R(1'b0));
  FDRE \tmp_V_53_reg_5597_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_53_reg_5597_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_53_reg_5597[7]),
        .R(1'b0));
  FDRE \tmp_V_54_reg_5605_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_54_reg_5605_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_54_reg_5605[0]),
        .R(1'b0));
  FDRE \tmp_V_54_reg_5605_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_54_reg_5605_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_54_reg_5605[1]),
        .R(1'b0));
  FDRE \tmp_V_54_reg_5605_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_54_reg_5605_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_54_reg_5605[2]),
        .R(1'b0));
  FDRE \tmp_V_54_reg_5605_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_54_reg_5605_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_54_reg_5605[3]),
        .R(1'b0));
  FDRE \tmp_V_54_reg_5605_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_54_reg_5605_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_54_reg_5605[4]),
        .R(1'b0));
  FDRE \tmp_V_54_reg_5605_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_54_reg_5605_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_54_reg_5605[5]),
        .R(1'b0));
  FDRE \tmp_V_54_reg_5605_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_54_reg_5605_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_54_reg_5605[6]),
        .R(1'b0));
  FDRE \tmp_V_54_reg_5605_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_54_reg_5605_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_54_reg_5605[7]),
        .R(1'b0));
  FDRE \tmp_V_55_reg_5613_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_55_reg_5613_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_55_reg_5613[0]),
        .R(1'b0));
  FDRE \tmp_V_55_reg_5613_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_55_reg_5613_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_55_reg_5613[1]),
        .R(1'b0));
  FDRE \tmp_V_55_reg_5613_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_55_reg_5613_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_55_reg_5613[2]),
        .R(1'b0));
  FDRE \tmp_V_55_reg_5613_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_55_reg_5613_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_55_reg_5613[3]),
        .R(1'b0));
  FDRE \tmp_V_55_reg_5613_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_55_reg_5613_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_55_reg_5613[4]),
        .R(1'b0));
  FDRE \tmp_V_55_reg_5613_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_55_reg_5613_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_55_reg_5613[5]),
        .R(1'b0));
  FDRE \tmp_V_55_reg_5613_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_55_reg_5613_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_55_reg_5613[6]),
        .R(1'b0));
  FDRE \tmp_V_55_reg_5613_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_55_reg_5613_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_55_reg_5613[7]),
        .R(1'b0));
  FDRE \tmp_V_56_reg_5621_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_56_reg_5621_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_56_reg_5621[0]),
        .R(1'b0));
  FDRE \tmp_V_56_reg_5621_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_56_reg_5621_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_56_reg_5621[1]),
        .R(1'b0));
  FDRE \tmp_V_56_reg_5621_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_56_reg_5621_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_56_reg_5621[2]),
        .R(1'b0));
  FDRE \tmp_V_56_reg_5621_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_56_reg_5621_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_56_reg_5621[3]),
        .R(1'b0));
  FDRE \tmp_V_56_reg_5621_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_56_reg_5621_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_56_reg_5621[4]),
        .R(1'b0));
  FDRE \tmp_V_56_reg_5621_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_56_reg_5621_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_56_reg_5621[5]),
        .R(1'b0));
  FDRE \tmp_V_56_reg_5621_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_56_reg_5621_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_56_reg_5621[6]),
        .R(1'b0));
  FDRE \tmp_V_56_reg_5621_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_56_reg_5621_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_56_reg_5621[7]),
        .R(1'b0));
  FDRE \tmp_V_57_reg_5629_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_57_reg_5629_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_57_reg_5629[0]),
        .R(1'b0));
  FDRE \tmp_V_57_reg_5629_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_57_reg_5629_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_57_reg_5629[1]),
        .R(1'b0));
  FDRE \tmp_V_57_reg_5629_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_57_reg_5629_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_57_reg_5629[2]),
        .R(1'b0));
  FDRE \tmp_V_57_reg_5629_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_57_reg_5629_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_57_reg_5629[3]),
        .R(1'b0));
  FDRE \tmp_V_57_reg_5629_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_57_reg_5629_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_57_reg_5629[4]),
        .R(1'b0));
  FDRE \tmp_V_57_reg_5629_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_57_reg_5629_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_57_reg_5629[5]),
        .R(1'b0));
  FDRE \tmp_V_57_reg_5629_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_57_reg_5629_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_57_reg_5629[6]),
        .R(1'b0));
  FDRE \tmp_V_57_reg_5629_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_57_reg_5629_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_57_reg_5629[7]),
        .R(1'b0));
  FDRE \tmp_V_58_reg_5637_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_58_reg_5637_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_58_reg_5637[0]),
        .R(1'b0));
  FDRE \tmp_V_58_reg_5637_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_58_reg_5637_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_58_reg_5637[1]),
        .R(1'b0));
  FDRE \tmp_V_58_reg_5637_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_58_reg_5637_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_58_reg_5637[2]),
        .R(1'b0));
  FDRE \tmp_V_58_reg_5637_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_58_reg_5637_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_58_reg_5637[3]),
        .R(1'b0));
  FDRE \tmp_V_58_reg_5637_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_58_reg_5637_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_58_reg_5637[4]),
        .R(1'b0));
  FDRE \tmp_V_58_reg_5637_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_58_reg_5637_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_58_reg_5637[5]),
        .R(1'b0));
  FDRE \tmp_V_58_reg_5637_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_58_reg_5637_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_58_reg_5637[6]),
        .R(1'b0));
  FDRE \tmp_V_58_reg_5637_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_58_reg_5637_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_58_reg_5637[7]),
        .R(1'b0));
  FDRE \tmp_V_59_reg_5645_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_59_reg_5645_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_59_reg_5645[0]),
        .R(1'b0));
  FDRE \tmp_V_59_reg_5645_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_59_reg_5645_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_59_reg_5645[1]),
        .R(1'b0));
  FDRE \tmp_V_59_reg_5645_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_59_reg_5645_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_59_reg_5645[2]),
        .R(1'b0));
  FDRE \tmp_V_59_reg_5645_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_59_reg_5645_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_59_reg_5645[3]),
        .R(1'b0));
  FDRE \tmp_V_59_reg_5645_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_59_reg_5645_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_59_reg_5645[4]),
        .R(1'b0));
  FDRE \tmp_V_59_reg_5645_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_59_reg_5645_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_59_reg_5645[5]),
        .R(1'b0));
  FDRE \tmp_V_59_reg_5645_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_59_reg_5645_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_59_reg_5645[6]),
        .R(1'b0));
  FDRE \tmp_V_59_reg_5645_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_59_reg_5645_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_59_reg_5645[7]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_5213_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_5_reg_5213_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_5_reg_5213[0]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_5213_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_5_reg_5213_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_5_reg_5213[1]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_5213_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_5_reg_5213_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_5_reg_5213[2]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_5213_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_5_reg_5213_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_5_reg_5213[3]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_5213_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_5_reg_5213_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_5_reg_5213[4]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_5213_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_5_reg_5213_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_5_reg_5213[5]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_5213_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_5_reg_5213_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_5_reg_5213[6]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_5213_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_5_reg_5213_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_5_reg_5213[7]),
        .R(1'b0));
  FDRE \tmp_V_60_reg_5653_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_60_reg_5653_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_60_reg_5653[0]),
        .R(1'b0));
  FDRE \tmp_V_60_reg_5653_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_60_reg_5653_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_60_reg_5653[1]),
        .R(1'b0));
  FDRE \tmp_V_60_reg_5653_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_60_reg_5653_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_60_reg_5653[2]),
        .R(1'b0));
  FDRE \tmp_V_60_reg_5653_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_60_reg_5653_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_60_reg_5653[3]),
        .R(1'b0));
  FDRE \tmp_V_60_reg_5653_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_60_reg_5653_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_60_reg_5653[4]),
        .R(1'b0));
  FDRE \tmp_V_60_reg_5653_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_60_reg_5653_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_60_reg_5653[5]),
        .R(1'b0));
  FDRE \tmp_V_60_reg_5653_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_60_reg_5653_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_60_reg_5653[6]),
        .R(1'b0));
  FDRE \tmp_V_60_reg_5653_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_60_reg_5653_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_60_reg_5653[7]),
        .R(1'b0));
  FDRE \tmp_V_61_reg_5661_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_61_reg_5661_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_61_reg_5661[0]),
        .R(1'b0));
  FDRE \tmp_V_61_reg_5661_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_61_reg_5661_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_61_reg_5661[1]),
        .R(1'b0));
  FDRE \tmp_V_61_reg_5661_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_61_reg_5661_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_61_reg_5661[2]),
        .R(1'b0));
  FDRE \tmp_V_61_reg_5661_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_61_reg_5661_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_61_reg_5661[3]),
        .R(1'b0));
  FDRE \tmp_V_61_reg_5661_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_61_reg_5661_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_61_reg_5661[4]),
        .R(1'b0));
  FDRE \tmp_V_61_reg_5661_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_61_reg_5661_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_61_reg_5661[5]),
        .R(1'b0));
  FDRE \tmp_V_61_reg_5661_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_61_reg_5661_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_61_reg_5661[6]),
        .R(1'b0));
  FDRE \tmp_V_61_reg_5661_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_61_reg_5661_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_61_reg_5661[7]),
        .R(1'b0));
  FDRE \tmp_V_62_reg_5669_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_62_reg_5669_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_62_reg_5669[0]),
        .R(1'b0));
  FDRE \tmp_V_62_reg_5669_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_62_reg_5669_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_62_reg_5669[1]),
        .R(1'b0));
  FDRE \tmp_V_62_reg_5669_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_62_reg_5669_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_62_reg_5669[2]),
        .R(1'b0));
  FDRE \tmp_V_62_reg_5669_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_62_reg_5669_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_62_reg_5669[3]),
        .R(1'b0));
  FDRE \tmp_V_62_reg_5669_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_62_reg_5669_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_62_reg_5669[4]),
        .R(1'b0));
  FDRE \tmp_V_62_reg_5669_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_62_reg_5669_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_62_reg_5669[5]),
        .R(1'b0));
  FDRE \tmp_V_62_reg_5669_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_62_reg_5669_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_62_reg_5669[6]),
        .R(1'b0));
  FDRE \tmp_V_62_reg_5669_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_62_reg_5669_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_62_reg_5669[7]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_5221_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_6_reg_5221_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_6_reg_5221[0]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_5221_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_6_reg_5221_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_6_reg_5221[1]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_5221_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_6_reg_5221_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_6_reg_5221[2]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_5221_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_6_reg_5221_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_6_reg_5221[3]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_5221_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_6_reg_5221_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_6_reg_5221[4]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_5221_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_6_reg_5221_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_6_reg_5221[5]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_5221_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_6_reg_5221_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_6_reg_5221[6]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_5221_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_6_reg_5221_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_6_reg_5221[7]),
        .R(1'b0));
  FDRE \tmp_V_7_reg_5229_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_7_reg_5229[0]),
        .R(1'b0));
  FDRE \tmp_V_7_reg_5229_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_7_reg_5229[1]),
        .R(1'b0));
  FDRE \tmp_V_7_reg_5229_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_7_reg_5229[2]),
        .R(1'b0));
  FDRE \tmp_V_7_reg_5229_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_7_reg_5229[3]),
        .R(1'b0));
  FDRE \tmp_V_7_reg_5229_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_7_reg_5229[4]),
        .R(1'b0));
  FDRE \tmp_V_7_reg_5229_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_7_reg_5229[5]),
        .R(1'b0));
  FDRE \tmp_V_7_reg_5229_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_7_reg_5229[6]),
        .R(1'b0));
  FDRE \tmp_V_7_reg_5229_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_7_reg_5229[7]),
        .R(1'b0));
  FDRE \tmp_V_8_reg_5237_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_8_reg_5237_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_8_reg_5237[0]),
        .R(1'b0));
  FDRE \tmp_V_8_reg_5237_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_8_reg_5237_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_8_reg_5237[1]),
        .R(1'b0));
  FDRE \tmp_V_8_reg_5237_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_8_reg_5237_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_8_reg_5237[2]),
        .R(1'b0));
  FDRE \tmp_V_8_reg_5237_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_8_reg_5237_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_8_reg_5237[3]),
        .R(1'b0));
  FDRE \tmp_V_8_reg_5237_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_8_reg_5237_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_8_reg_5237[4]),
        .R(1'b0));
  FDRE \tmp_V_8_reg_5237_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_8_reg_5237_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_8_reg_5237[5]),
        .R(1'b0));
  FDRE \tmp_V_8_reg_5237_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_8_reg_5237_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_8_reg_5237[6]),
        .R(1'b0));
  FDRE \tmp_V_8_reg_5237_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_8_reg_5237_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_8_reg_5237[7]),
        .R(1'b0));
  FDRE \tmp_V_9_reg_5245_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_V_9_reg_5245_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [0]),
        .Q(tmp_V_9_reg_5245[0]),
        .R(1'b0));
  FDRE \tmp_V_9_reg_5245_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_V_9_reg_5245_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [1]),
        .Q(tmp_V_9_reg_5245[1]),
        .R(1'b0));
  FDRE \tmp_V_9_reg_5245_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_V_9_reg_5245_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [2]),
        .Q(tmp_V_9_reg_5245[2]),
        .R(1'b0));
  FDRE \tmp_V_9_reg_5245_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_V_9_reg_5245_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [3]),
        .Q(tmp_V_9_reg_5245[3]),
        .R(1'b0));
  FDRE \tmp_V_9_reg_5245_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_V_9_reg_5245_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [4]),
        .Q(tmp_V_9_reg_5245[4]),
        .R(1'b0));
  FDRE \tmp_V_9_reg_5245_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_V_9_reg_5245_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [5]),
        .Q(tmp_V_9_reg_5245[5]),
        .R(1'b0));
  FDRE \tmp_V_9_reg_5245_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_V_9_reg_5245_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [6]),
        .Q(tmp_V_9_reg_5245[6]),
        .R(1'b0));
  FDRE \tmp_V_9_reg_5245_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_V_9_reg_5245_reg[7]_0 ),
        .D(\tmp_V_3_reg_5197_reg[7]_0 [7]),
        .Q(tmp_V_9_reg_5245[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_featurebkb
   (d0,
    DOBDO,
    indvar_flatten_reg_3322_reg_8_sp_1,
    D,
    \indvar_flatten_reg_3322_reg[8]_0 ,
    \channels3_reg_3344_reg[2] ,
    ap_clk,
    featurePC_0_V_ce1,
    ADDRARDADDR,
    DIADI,
    DIBDI,
    Q,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ap_enable_reg_pp0_iter0,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ADDRBWRADDR,
    indvar_flatten_reg_3322_reg,
    WEBWE,
    ram_reg_10,
    ap_enable_reg_pp1_iter0);
  output [7:0]d0;
  output [7:0]DOBDO;
  output indvar_flatten_reg_3322_reg_8_sp_1;
  output [0:0]D;
  output \indvar_flatten_reg_3322_reg[8]_0 ;
  output \channels3_reg_3344_reg[2] ;
  input ap_clk;
  input featurePC_0_V_ce1;
  input [10:0]ADDRARDADDR;
  input [7:0]DIADI;
  input [7:0]DIBDI;
  input [6:0]Q;
  input ram_reg;
  input [0:0]ram_reg_0;
  input [0:0]ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input [6:0]ram_reg_4;
  input [5:0]ram_reg_5;
  input [1:0]ram_reg_6;
  input ap_enable_reg_pp0_iter0;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input [3:0]ADDRBWRADDR;
  input [11:0]indvar_flatten_reg_3322_reg;
  input [0:0]WEBWE;
  input [0:0]ram_reg_10;
  input ap_enable_reg_pp1_iter0;

  wire [10:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOBDO;
  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp1_iter0;
  wire \channels3_reg_3344_reg[2] ;
  wire [7:0]d0;
  wire featurePC_0_V_ce1;
  wire [11:0]indvar_flatten_reg_3322_reg;
  wire \indvar_flatten_reg_3322_reg[8]_0 ;
  wire indvar_flatten_reg_3322_reg_8_sn_1;
  wire ram_reg;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [0:0]ram_reg_10;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [6:0]ram_reg_4;
  wire [5:0]ram_reg_5;
  wire [1:0]ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;

  assign indvar_flatten_reg_3322_reg_8_sp_1 = indvar_flatten_reg_3322_reg_8_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_featurebkb_ram grouperPE_featurebkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .\channels3_reg_3344_reg[2] (\channels3_reg_3344_reg[2] ),
        .d0(d0),
        .featurePC_0_V_ce1(featurePC_0_V_ce1),
        .indvar_flatten_reg_3322_reg(indvar_flatten_reg_3322_reg),
        .\indvar_flatten_reg_3322_reg[8]_0 (\indvar_flatten_reg_3322_reg[8]_0 ),
        .indvar_flatten_reg_3322_reg_8_sp_1(indvar_flatten_reg_3322_reg_8_sn_1),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_10(ram_reg_9),
        .ram_reg_11(ram_reg_10),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .ram_reg_9(ram_reg_8));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_featurebkb_ram
   (d0,
    DOBDO,
    indvar_flatten_reg_3322_reg_8_sp_1,
    D,
    \indvar_flatten_reg_3322_reg[8]_0 ,
    \channels3_reg_3344_reg[2] ,
    ap_clk,
    featurePC_0_V_ce1,
    ADDRARDADDR,
    DIADI,
    DIBDI,
    Q,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ap_enable_reg_pp0_iter0,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ADDRBWRADDR,
    indvar_flatten_reg_3322_reg,
    WEBWE,
    ram_reg_11,
    ap_enable_reg_pp1_iter0);
  output [7:0]d0;
  output [7:0]DOBDO;
  output indvar_flatten_reg_3322_reg_8_sp_1;
  output [0:0]D;
  output \indvar_flatten_reg_3322_reg[8]_0 ;
  output \channels3_reg_3344_reg[2] ;
  input ap_clk;
  input featurePC_0_V_ce1;
  input [10:0]ADDRARDADDR;
  input [7:0]DIADI;
  input [7:0]DIBDI;
  input [6:0]Q;
  input ram_reg_0;
  input [0:0]ram_reg_1;
  input [0:0]ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input [6:0]ram_reg_5;
  input [5:0]ram_reg_6;
  input [1:0]ram_reg_7;
  input ap_enable_reg_pp0_iter0;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input [3:0]ADDRBWRADDR;
  input [11:0]indvar_flatten_reg_3322_reg;
  input [0:0]WEBWE;
  input [0:0]ram_reg_11;
  input ap_enable_reg_pp1_iter0;

  wire [10:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOBDO;
  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp1_iter0;
  wire \channels3_reg_3344_reg[2] ;
  wire [7:0]d0;
  wire [11:1]featurePC_0_V_address0;
  wire featurePC_0_V_ce1;
  wire featurePC_0_V_we0;
  wire [11:0]indvar_flatten_reg_3322_reg;
  wire \indvar_flatten_reg_3322_reg[8]_0 ;
  wire indvar_flatten_reg_3322_reg_8_sn_1;
  wire ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_10;
  wire [0:0]ram_reg_11;
  wire [0:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [6:0]ram_reg_5;
  wire [5:0]ram_reg_6;
  wire [1:0]ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_14__10_n_7;
  wire ram_reg_i_1__16_n_7;
  wire ram_reg_i_26__5_n_7;
  wire ram_reg_i_46_n_7;
  wire \tmp_5_mid2_reg_6949[0]_i_3_n_7 ;
  wire \tmp_5_mid2_reg_6949[4]_i_6_n_7 ;
  wire \tmp_5_mid2_reg_6949[4]_i_7_n_7 ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  assign indvar_flatten_reg_3322_reg_8_sp_1 = indvar_flatten_reg_3322_reg_8_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \channels3_mid2_reg_6944[5]_i_1 
       (.I0(ram_reg_5[5]),
        .I1(indvar_flatten_reg_3322_reg_8_sn_1),
        .O(D));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({1'b1,featurePC_0_V_address0,ram_reg_i_14__10_n_7,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRARDADDR,ram_reg_i_26__5_n_7,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[31:8],d0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_i_1__16_n_7),
        .ENBWREN(featurePC_0_V_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({featurePC_0_V_we0,featurePC_0_V_we0,featurePC_0_V_we0,featurePC_0_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,featurePC_0_V_we0,featurePC_0_V_we0,featurePC_0_V_we0,featurePC_0_V_we0}));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_10
       (.I0(ram_reg_5[4]),
        .I1(indvar_flatten_reg_3322_reg_8_sn_1),
        .I2(ram_reg_7[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ADDRBWRADDR[3]),
        .O(featurePC_0_V_address0[4]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_11__11
       (.I0(ram_reg_5[3]),
        .I1(indvar_flatten_reg_3322_reg_8_sn_1),
        .I2(ram_reg_7[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ADDRBWRADDR[2]),
        .O(featurePC_0_V_address0[3]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_12
       (.I0(ram_reg_5[2]),
        .I1(indvar_flatten_reg_3322_reg_8_sn_1),
        .I2(ram_reg_7[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ADDRBWRADDR[1]),
        .O(featurePC_0_V_address0[2]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_13
       (.I0(ram_reg_5[1]),
        .I1(indvar_flatten_reg_3322_reg_8_sn_1),
        .I2(ram_reg_7[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ADDRBWRADDR[0]),
        .O(featurePC_0_V_address0[1]));
  LUT4 #(
    .INIT(16'h2000)) 
    ram_reg_i_14__10
       (.I0(ram_reg_5[0]),
        .I1(indvar_flatten_reg_3322_reg_8_sn_1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_7[0]),
        .O(ram_reg_i_14__10_n_7));
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_i_1__16
       (.I0(WEBWE),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ram_reg_7[0]),
        .O(ram_reg_i_1__16_n_7));
  LUT3 #(
    .INIT(8'hBF)) 
    ram_reg_i_26__5
       (.I0(ram_reg_11),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ram_reg_7[1]),
        .O(ram_reg_i_26__5_n_7));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    ram_reg_i_3
       (.I0(Q[5]),
        .I1(ram_reg_4),
        .I2(ram_reg_6[5]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_7[0]),
        .O(featurePC_0_V_address0[11]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    ram_reg_i_4
       (.I0(Q[4]),
        .I1(ram_reg_4),
        .I2(ram_reg_6[4]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_7[0]),
        .O(featurePC_0_V_address0[10]));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    ram_reg_i_43
       (.I0(Q[6]),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(ram_reg_2),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(featurePC_0_V_we0));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_45
       (.I0(\indvar_flatten_reg_3322_reg[8]_0 ),
        .I1(\channels3_reg_3344_reg[2] ),
        .O(indvar_flatten_reg_3322_reg_8_sn_1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_46
       (.I0(ram_reg_7[0]),
        .I1(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_46_n_7));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    ram_reg_i_5
       (.I0(Q[3]),
        .I1(ram_reg_4),
        .I2(ram_reg_6[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_7[0]),
        .O(featurePC_0_V_address0[9]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    ram_reg_i_6__0
       (.I0(Q[2]),
        .I1(ram_reg_4),
        .I2(ram_reg_6[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_7[0]),
        .O(featurePC_0_V_address0[8]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    ram_reg_i_7__0
       (.I0(Q[1]),
        .I1(ram_reg_4),
        .I2(ram_reg_6[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_7[0]),
        .O(featurePC_0_V_address0[7]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    ram_reg_i_8
       (.I0(ram_reg_5[6]),
        .I1(indvar_flatten_reg_3322_reg_8_sn_1),
        .I2(ram_reg_i_46_n_7),
        .I3(ram_reg_6[0]),
        .I4(ram_reg_4),
        .I5(Q[0]),
        .O(featurePC_0_V_address0[6]));
  LUT6 #(
    .INIT(64'hBFBFBF80BFBFBFBF)) 
    ram_reg_i_9
       (.I0(D),
        .I1(ram_reg_7[0]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_8),
        .I4(ram_reg_9),
        .I5(ram_reg_10),
        .O(featurePC_0_V_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \tmp_5_mid2_reg_6949[0]_i_2 
       (.I0(\tmp_5_mid2_reg_6949[0]_i_3_n_7 ),
        .I1(ram_reg_5[2]),
        .I2(ram_reg_5[6]),
        .I3(ram_reg_5[5]),
        .O(\channels3_reg_3344_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_mid2_reg_6949[0]_i_3 
       (.I0(ram_reg_5[3]),
        .I1(ram_reg_5[4]),
        .I2(ram_reg_5[0]),
        .I3(ram_reg_5[1]),
        .O(\tmp_5_mid2_reg_6949[0]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \tmp_5_mid2_reg_6949[4]_i_3 
       (.I0(\tmp_5_mid2_reg_6949[4]_i_6_n_7 ),
        .I1(indvar_flatten_reg_3322_reg[8]),
        .I2(indvar_flatten_reg_3322_reg[9]),
        .I3(indvar_flatten_reg_3322_reg[2]),
        .I4(indvar_flatten_reg_3322_reg[4]),
        .I5(\tmp_5_mid2_reg_6949[4]_i_7_n_7 ),
        .O(\indvar_flatten_reg_3322_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_mid2_reg_6949[4]_i_6 
       (.I0(indvar_flatten_reg_3322_reg[11]),
        .I1(indvar_flatten_reg_3322_reg[6]),
        .I2(indvar_flatten_reg_3322_reg[0]),
        .I3(indvar_flatten_reg_3322_reg[7]),
        .O(\tmp_5_mid2_reg_6949[4]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \tmp_5_mid2_reg_6949[4]_i_7 
       (.I0(indvar_flatten_reg_3322_reg[1]),
        .I1(indvar_flatten_reg_3322_reg[5]),
        .I2(indvar_flatten_reg_3322_reg[10]),
        .I3(indvar_flatten_reg_3322_reg[3]),
        .O(\tmp_5_mid2_reg_6949[4]_i_7_n_7 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_sampStoncg
   (ram_reg,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[28] ,
    ap_clk,
    sampStore_0_ce0,
    Q,
    sampStore_0_we0,
    ap_CS_fsm_state34,
    ram_reg_0,
    ap_CS_fsm_state33,
    ram_reg_1,
    ap_CS_fsm_state21,
    ap_CS_fsm_state12,
    ap_CS_fsm_state11,
    ap_CS_fsm_state7,
    ap_CS_fsm_state8,
    ap_CS_fsm_state5,
    ap_CS_fsm_state6,
    ap_CS_fsm_state10,
    ap_CS_fsm_state9,
    ram_reg_2,
    ap_CS_fsm_state4,
    ap_CS_fsm_state29,
    ap_CS_fsm_state14,
    ap_CS_fsm_state27,
    ap_CS_fsm_state23,
    ap_CS_fsm_state22,
    ap_CS_fsm_state24,
    ap_CS_fsm_state25,
    ap_CS_fsm_state26,
    ap_CS_fsm_state32,
    ap_CS_fsm_state20,
    ap_CS_fsm_state19,
    ap_CS_fsm_state31,
    ap_CS_fsm_state30,
    ap_CS_fsm_state28,
    ap_CS_fsm_state17,
    ap_CS_fsm_state18,
    ap_CS_fsm_state15,
    ap_CS_fsm_state16,
    ap_CS_fsm_state13);
  output [7:0]ram_reg;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[28] ;
  input ap_clk;
  input sampStore_0_ce0;
  input [31:0]Q;
  input sampStore_0_we0;
  input ap_CS_fsm_state34;
  input [1:0]ram_reg_0;
  input ap_CS_fsm_state33;
  input [3:0]ram_reg_1;
  input ap_CS_fsm_state21;
  input ap_CS_fsm_state12;
  input ap_CS_fsm_state11;
  input ap_CS_fsm_state7;
  input ap_CS_fsm_state8;
  input ap_CS_fsm_state5;
  input ap_CS_fsm_state6;
  input ap_CS_fsm_state10;
  input ap_CS_fsm_state9;
  input ram_reg_2;
  input ap_CS_fsm_state4;
  input ap_CS_fsm_state29;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state27;
  input ap_CS_fsm_state23;
  input ap_CS_fsm_state22;
  input ap_CS_fsm_state24;
  input ap_CS_fsm_state25;
  input ap_CS_fsm_state26;
  input ap_CS_fsm_state32;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state19;
  input ap_CS_fsm_state31;
  input ap_CS_fsm_state30;
  input ap_CS_fsm_state28;
  input ap_CS_fsm_state17;
  input ap_CS_fsm_state18;
  input ap_CS_fsm_state15;
  input ap_CS_fsm_state16;
  input ap_CS_fsm_state13;

  wire [31:0]Q;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire [7:0]ram_reg;
  wire [1:0]ram_reg_0;
  wire [3:0]ram_reg_1;
  wire ram_reg_2;
  wire sampStore_0_ce0;
  wire sampStore_0_we0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_sampStoncg_ram_28 grouperPE_sampStoncg_ram_U
       (.Q(Q),
        .\ap_CS_fsm_reg[28] (\ap_CS_fsm_reg[28] ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_CS_fsm_state10(ap_CS_fsm_state10),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state12(ap_CS_fsm_state12),
        .ap_CS_fsm_state13(ap_CS_fsm_state13),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state18(ap_CS_fsm_state18),
        .ap_CS_fsm_state19(ap_CS_fsm_state19),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_CS_fsm_state21(ap_CS_fsm_state21),
        .ap_CS_fsm_state22(ap_CS_fsm_state22),
        .ap_CS_fsm_state23(ap_CS_fsm_state23),
        .ap_CS_fsm_state24(ap_CS_fsm_state24),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_CS_fsm_state26(ap_CS_fsm_state26),
        .ap_CS_fsm_state27(ap_CS_fsm_state27),
        .ap_CS_fsm_state28(ap_CS_fsm_state28),
        .ap_CS_fsm_state29(ap_CS_fsm_state29),
        .ap_CS_fsm_state30(ap_CS_fsm_state30),
        .ap_CS_fsm_state31(ap_CS_fsm_state31),
        .ap_CS_fsm_state32(ap_CS_fsm_state32),
        .ap_CS_fsm_state33(ap_CS_fsm_state33),
        .ap_CS_fsm_state34(ap_CS_fsm_state34),
        .ap_CS_fsm_state4(ap_CS_fsm_state4),
        .ap_CS_fsm_state5(ap_CS_fsm_state5),
        .ap_CS_fsm_state6(ap_CS_fsm_state6),
        .ap_CS_fsm_state7(ap_CS_fsm_state7),
        .ap_CS_fsm_state8(ap_CS_fsm_state8),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .sampStore_0_ce0(sampStore_0_ce0),
        .sampStore_0_we0(sampStore_0_we0));
endmodule

(* ORIG_REF_NAME = "grouperPE_sampStoncg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_sampStoncg_23
   (ram_reg,
    \ap_CS_fsm_reg[63] ,
    \ap_CS_fsm_reg[50] ,
    \ap_CS_fsm_reg[45] ,
    \ap_CS_fsm_reg[42] ,
    ap_clk,
    sampStore_1_ce0,
    Q,
    sampStore_1_we0,
    ap_CS_fsm_state64,
    ap_CS_fsm_state63,
    ap_CS_fsm_state65,
    ap_CS_fsm_state36,
    ram_reg_0,
    ram_reg_1,
    ap_CS_fsm_state66,
    ap_CS_fsm_state53,
    ap_CS_fsm_state62,
    ap_CS_fsm_state61,
    ap_CS_fsm_state60,
    ap_CS_fsm_state59,
    ap_CS_fsm_state56,
    ap_CS_fsm_state54,
    ap_CS_fsm_state55,
    ap_CS_fsm_state57,
    ap_CS_fsm_state58,
    ap_CS_fsm_state52,
    ap_CS_fsm_state51,
    ap_CS_fsm_state41,
    ap_CS_fsm_state47,
    ap_CS_fsm_state48,
    ap_CS_fsm_state49,
    ap_CS_fsm_state50,
    ap_CS_fsm_state44,
    ap_CS_fsm_state43,
    ap_CS_fsm_state42,
    ap_CS_fsm_state37,
    ap_CS_fsm_state38,
    ap_CS_fsm_state39,
    ap_CS_fsm_state40,
    ap_CS_fsm_state46,
    ap_CS_fsm_state45);
  output [7:0]ram_reg;
  output \ap_CS_fsm_reg[63] ;
  output \ap_CS_fsm_reg[50] ;
  output \ap_CS_fsm_reg[45] ;
  output \ap_CS_fsm_reg[42] ;
  input ap_clk;
  input sampStore_1_ce0;
  input [31:0]Q;
  input sampStore_1_we0;
  input ap_CS_fsm_state64;
  input ap_CS_fsm_state63;
  input ap_CS_fsm_state65;
  input ap_CS_fsm_state36;
  input [4:0]ram_reg_0;
  input [0:0]ram_reg_1;
  input ap_CS_fsm_state66;
  input ap_CS_fsm_state53;
  input ap_CS_fsm_state62;
  input ap_CS_fsm_state61;
  input ap_CS_fsm_state60;
  input ap_CS_fsm_state59;
  input ap_CS_fsm_state56;
  input ap_CS_fsm_state54;
  input ap_CS_fsm_state55;
  input ap_CS_fsm_state57;
  input ap_CS_fsm_state58;
  input ap_CS_fsm_state52;
  input ap_CS_fsm_state51;
  input ap_CS_fsm_state41;
  input ap_CS_fsm_state47;
  input ap_CS_fsm_state48;
  input ap_CS_fsm_state49;
  input ap_CS_fsm_state50;
  input ap_CS_fsm_state44;
  input ap_CS_fsm_state43;
  input ap_CS_fsm_state42;
  input ap_CS_fsm_state37;
  input ap_CS_fsm_state38;
  input ap_CS_fsm_state39;
  input ap_CS_fsm_state40;
  input ap_CS_fsm_state46;
  input ap_CS_fsm_state45;

  wire [31:0]Q;
  wire \ap_CS_fsm_reg[42] ;
  wire \ap_CS_fsm_reg[45] ;
  wire \ap_CS_fsm_reg[50] ;
  wire \ap_CS_fsm_reg[63] ;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_clk;
  wire [7:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire sampStore_1_ce0;
  wire sampStore_1_we0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_sampStoncg_ram_27 grouperPE_sampStoncg_ram_U
       (.Q(Q),
        .\ap_CS_fsm_reg[42] (\ap_CS_fsm_reg[42] ),
        .\ap_CS_fsm_reg[45] (\ap_CS_fsm_reg[45] ),
        .\ap_CS_fsm_reg[50] (\ap_CS_fsm_reg[50] ),
        .\ap_CS_fsm_reg[63] (\ap_CS_fsm_reg[63] ),
        .ap_CS_fsm_state36(ap_CS_fsm_state36),
        .ap_CS_fsm_state37(ap_CS_fsm_state37),
        .ap_CS_fsm_state38(ap_CS_fsm_state38),
        .ap_CS_fsm_state39(ap_CS_fsm_state39),
        .ap_CS_fsm_state40(ap_CS_fsm_state40),
        .ap_CS_fsm_state41(ap_CS_fsm_state41),
        .ap_CS_fsm_state42(ap_CS_fsm_state42),
        .ap_CS_fsm_state43(ap_CS_fsm_state43),
        .ap_CS_fsm_state44(ap_CS_fsm_state44),
        .ap_CS_fsm_state45(ap_CS_fsm_state45),
        .ap_CS_fsm_state46(ap_CS_fsm_state46),
        .ap_CS_fsm_state47(ap_CS_fsm_state47),
        .ap_CS_fsm_state48(ap_CS_fsm_state48),
        .ap_CS_fsm_state49(ap_CS_fsm_state49),
        .ap_CS_fsm_state50(ap_CS_fsm_state50),
        .ap_CS_fsm_state51(ap_CS_fsm_state51),
        .ap_CS_fsm_state52(ap_CS_fsm_state52),
        .ap_CS_fsm_state53(ap_CS_fsm_state53),
        .ap_CS_fsm_state54(ap_CS_fsm_state54),
        .ap_CS_fsm_state55(ap_CS_fsm_state55),
        .ap_CS_fsm_state56(ap_CS_fsm_state56),
        .ap_CS_fsm_state57(ap_CS_fsm_state57),
        .ap_CS_fsm_state58(ap_CS_fsm_state58),
        .ap_CS_fsm_state59(ap_CS_fsm_state59),
        .ap_CS_fsm_state60(ap_CS_fsm_state60),
        .ap_CS_fsm_state61(ap_CS_fsm_state61),
        .ap_CS_fsm_state62(ap_CS_fsm_state62),
        .ap_CS_fsm_state63(ap_CS_fsm_state63),
        .ap_CS_fsm_state64(ap_CS_fsm_state64),
        .ap_CS_fsm_state65(ap_CS_fsm_state65),
        .ap_CS_fsm_state66(ap_CS_fsm_state66),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .sampStore_1_ce0(sampStore_1_ce0),
        .sampStore_1_we0(sampStore_1_we0));
endmodule

(* ORIG_REF_NAME = "grouperPE_sampStoncg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_sampStoncg_24
   (ram_reg,
    \samples5_reg_3355_reg[2] ,
    \ap_CS_fsm_reg[91] ,
    \ap_CS_fsm_reg[67] ,
    ap_clk,
    sampStore_2_ce0,
    Q,
    sampStore_2_we0,
    ap_CS_fsm_state98,
    ram_reg_0,
    ap_CS_fsm_state97,
    ram_reg_1,
    ap_CS_fsm_state85,
    ap_CS_fsm_state88,
    ap_CS_fsm_state86,
    ap_CS_fsm_state87,
    ap_CS_fsm_state89,
    ap_CS_fsm_state90,
    ap_CS_fsm_state83,
    ap_CS_fsm_state84,
    ap_CS_fsm_state91,
    ap_CS_fsm_state93,
    ap_CS_fsm_state94,
    ap_CS_fsm_state92,
    ap_CS_fsm_state68,
    ap_CS_fsm_state80,
    ap_CS_fsm_state76,
    ap_CS_fsm_state75,
    ap_CS_fsm_state71,
    ap_CS_fsm_state72,
    ap_CS_fsm_state69,
    ap_CS_fsm_state70,
    ap_CS_fsm_state74,
    ap_CS_fsm_state73,
    ap_CS_fsm_state96,
    ap_CS_fsm_state95,
    ap_CS_fsm_state81,
    ap_CS_fsm_state82,
    ap_CS_fsm_state79,
    ap_CS_fsm_state78,
    ap_CS_fsm_state77);
  output [7:0]ram_reg;
  output \samples5_reg_3355_reg[2] ;
  output \ap_CS_fsm_reg[91] ;
  output \ap_CS_fsm_reg[67] ;
  input ap_clk;
  input sampStore_2_ce0;
  input [31:0]Q;
  input sampStore_2_we0;
  input ap_CS_fsm_state98;
  input [0:0]ram_reg_0;
  input ap_CS_fsm_state97;
  input [4:0]ram_reg_1;
  input ap_CS_fsm_state85;
  input ap_CS_fsm_state88;
  input ap_CS_fsm_state86;
  input ap_CS_fsm_state87;
  input ap_CS_fsm_state89;
  input ap_CS_fsm_state90;
  input ap_CS_fsm_state83;
  input ap_CS_fsm_state84;
  input ap_CS_fsm_state91;
  input ap_CS_fsm_state93;
  input ap_CS_fsm_state94;
  input ap_CS_fsm_state92;
  input ap_CS_fsm_state68;
  input ap_CS_fsm_state80;
  input ap_CS_fsm_state76;
  input ap_CS_fsm_state75;
  input ap_CS_fsm_state71;
  input ap_CS_fsm_state72;
  input ap_CS_fsm_state69;
  input ap_CS_fsm_state70;
  input ap_CS_fsm_state74;
  input ap_CS_fsm_state73;
  input ap_CS_fsm_state96;
  input ap_CS_fsm_state95;
  input ap_CS_fsm_state81;
  input ap_CS_fsm_state82;
  input ap_CS_fsm_state79;
  input ap_CS_fsm_state78;
  input ap_CS_fsm_state77;

  wire [31:0]Q;
  wire \ap_CS_fsm_reg[67] ;
  wire \ap_CS_fsm_reg[91] ;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state98;
  wire ap_clk;
  wire [7:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [4:0]ram_reg_1;
  wire sampStore_2_ce0;
  wire sampStore_2_we0;
  wire \samples5_reg_3355_reg[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_sampStoncg_ram_26 grouperPE_sampStoncg_ram_U
       (.Q(Q),
        .\ap_CS_fsm_reg[67] (\ap_CS_fsm_reg[67] ),
        .\ap_CS_fsm_reg[91] (\ap_CS_fsm_reg[91] ),
        .ap_CS_fsm_state68(ap_CS_fsm_state68),
        .ap_CS_fsm_state69(ap_CS_fsm_state69),
        .ap_CS_fsm_state70(ap_CS_fsm_state70),
        .ap_CS_fsm_state71(ap_CS_fsm_state71),
        .ap_CS_fsm_state72(ap_CS_fsm_state72),
        .ap_CS_fsm_state73(ap_CS_fsm_state73),
        .ap_CS_fsm_state74(ap_CS_fsm_state74),
        .ap_CS_fsm_state75(ap_CS_fsm_state75),
        .ap_CS_fsm_state76(ap_CS_fsm_state76),
        .ap_CS_fsm_state77(ap_CS_fsm_state77),
        .ap_CS_fsm_state78(ap_CS_fsm_state78),
        .ap_CS_fsm_state79(ap_CS_fsm_state79),
        .ap_CS_fsm_state80(ap_CS_fsm_state80),
        .ap_CS_fsm_state81(ap_CS_fsm_state81),
        .ap_CS_fsm_state82(ap_CS_fsm_state82),
        .ap_CS_fsm_state83(ap_CS_fsm_state83),
        .ap_CS_fsm_state84(ap_CS_fsm_state84),
        .ap_CS_fsm_state85(ap_CS_fsm_state85),
        .ap_CS_fsm_state86(ap_CS_fsm_state86),
        .ap_CS_fsm_state87(ap_CS_fsm_state87),
        .ap_CS_fsm_state88(ap_CS_fsm_state88),
        .ap_CS_fsm_state89(ap_CS_fsm_state89),
        .ap_CS_fsm_state90(ap_CS_fsm_state90),
        .ap_CS_fsm_state91(ap_CS_fsm_state91),
        .ap_CS_fsm_state92(ap_CS_fsm_state92),
        .ap_CS_fsm_state93(ap_CS_fsm_state93),
        .ap_CS_fsm_state94(ap_CS_fsm_state94),
        .ap_CS_fsm_state95(ap_CS_fsm_state95),
        .ap_CS_fsm_state96(ap_CS_fsm_state96),
        .ap_CS_fsm_state97(ap_CS_fsm_state97),
        .ap_CS_fsm_state98(ap_CS_fsm_state98),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .sampStore_2_ce0(sampStore_2_ce0),
        .sampStore_2_we0(sampStore_2_we0),
        .\samples5_reg_3355_reg[2] (\samples5_reg_3355_reg[2] ));
endmodule

(* ORIG_REF_NAME = "grouperPE_sampStoncg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_sampStoncg_25
   (DOADO,
    \ap_CS_fsm_reg[105] ,
    ap_clk,
    sampStore_3_ce0,
    Q,
    sampStore_3_we0,
    ap_CS_fsm_state106,
    ap_CS_fsm_state108,
    ap_CS_fsm_state107,
    ap_CS_fsm_state116,
    ap_CS_fsm_state115,
    ap_CS_fsm_state99,
    ap_CS_fsm_state109,
    ap_CS_fsm_state117,
    ap_CS_fsm_state129,
    ap_CS_fsm_state130,
    ram_reg,
    ram_reg_0,
    ap_CS_fsm_state111,
    ap_CS_fsm_state112,
    ap_CS_fsm_state113,
    ap_CS_fsm_state114,
    ap_CS_fsm_state128,
    ap_CS_fsm_state110,
    ap_CS_fsm_state121,
    ap_CS_fsm_state122,
    ap_CS_fsm_state120,
    ap_CS_fsm_state119,
    ap_CS_fsm_state118,
    ap_CS_fsm_state105,
    ap_CS_fsm_state103,
    ap_CS_fsm_state104,
    ap_CS_fsm_state101,
    ap_CS_fsm_state102,
    ap_CS_fsm_state100,
    ap_CS_fsm_state127,
    ap_CS_fsm_state123,
    ap_CS_fsm_state125,
    ap_CS_fsm_state126,
    ap_CS_fsm_state124);
  output [7:0]DOADO;
  output \ap_CS_fsm_reg[105] ;
  input ap_clk;
  input sampStore_3_ce0;
  input [31:0]Q;
  input sampStore_3_we0;
  input ap_CS_fsm_state106;
  input ap_CS_fsm_state108;
  input ap_CS_fsm_state107;
  input ap_CS_fsm_state116;
  input ap_CS_fsm_state115;
  input ap_CS_fsm_state99;
  input ap_CS_fsm_state109;
  input ap_CS_fsm_state117;
  input ap_CS_fsm_state129;
  input ap_CS_fsm_state130;
  input [0:0]ram_reg;
  input [4:0]ram_reg_0;
  input ap_CS_fsm_state111;
  input ap_CS_fsm_state112;
  input ap_CS_fsm_state113;
  input ap_CS_fsm_state114;
  input ap_CS_fsm_state128;
  input ap_CS_fsm_state110;
  input ap_CS_fsm_state121;
  input ap_CS_fsm_state122;
  input ap_CS_fsm_state120;
  input ap_CS_fsm_state119;
  input ap_CS_fsm_state118;
  input ap_CS_fsm_state105;
  input ap_CS_fsm_state103;
  input ap_CS_fsm_state104;
  input ap_CS_fsm_state101;
  input ap_CS_fsm_state102;
  input ap_CS_fsm_state100;
  input ap_CS_fsm_state127;
  input ap_CS_fsm_state123;
  input ap_CS_fsm_state125;
  input ap_CS_fsm_state126;
  input ap_CS_fsm_state124;

  wire [7:0]DOADO;
  wire [31:0]Q;
  wire \ap_CS_fsm_reg[105] ;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state102;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state110;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state114;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state117;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state122;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state128;
  wire ap_CS_fsm_state129;
  wire ap_CS_fsm_state130;
  wire ap_CS_fsm_state99;
  wire ap_clk;
  wire [0:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire sampStore_3_ce0;
  wire sampStore_3_we0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_sampStoncg_ram grouperPE_sampStoncg_ram_U
       (.DOADO(DOADO),
        .Q(Q),
        .\ap_CS_fsm_reg[105] (\ap_CS_fsm_reg[105] ),
        .ap_CS_fsm_state100(ap_CS_fsm_state100),
        .ap_CS_fsm_state101(ap_CS_fsm_state101),
        .ap_CS_fsm_state102(ap_CS_fsm_state102),
        .ap_CS_fsm_state103(ap_CS_fsm_state103),
        .ap_CS_fsm_state104(ap_CS_fsm_state104),
        .ap_CS_fsm_state105(ap_CS_fsm_state105),
        .ap_CS_fsm_state106(ap_CS_fsm_state106),
        .ap_CS_fsm_state107(ap_CS_fsm_state107),
        .ap_CS_fsm_state108(ap_CS_fsm_state108),
        .ap_CS_fsm_state109(ap_CS_fsm_state109),
        .ap_CS_fsm_state110(ap_CS_fsm_state110),
        .ap_CS_fsm_state111(ap_CS_fsm_state111),
        .ap_CS_fsm_state112(ap_CS_fsm_state112),
        .ap_CS_fsm_state113(ap_CS_fsm_state113),
        .ap_CS_fsm_state114(ap_CS_fsm_state114),
        .ap_CS_fsm_state115(ap_CS_fsm_state115),
        .ap_CS_fsm_state116(ap_CS_fsm_state116),
        .ap_CS_fsm_state117(ap_CS_fsm_state117),
        .ap_CS_fsm_state118(ap_CS_fsm_state118),
        .ap_CS_fsm_state119(ap_CS_fsm_state119),
        .ap_CS_fsm_state120(ap_CS_fsm_state120),
        .ap_CS_fsm_state121(ap_CS_fsm_state121),
        .ap_CS_fsm_state122(ap_CS_fsm_state122),
        .ap_CS_fsm_state123(ap_CS_fsm_state123),
        .ap_CS_fsm_state124(ap_CS_fsm_state124),
        .ap_CS_fsm_state125(ap_CS_fsm_state125),
        .ap_CS_fsm_state126(ap_CS_fsm_state126),
        .ap_CS_fsm_state127(ap_CS_fsm_state127),
        .ap_CS_fsm_state128(ap_CS_fsm_state128),
        .ap_CS_fsm_state129(ap_CS_fsm_state129),
        .ap_CS_fsm_state130(ap_CS_fsm_state130),
        .ap_CS_fsm_state99(ap_CS_fsm_state99),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .sampStore_3_ce0(sampStore_3_ce0),
        .sampStore_3_we0(sampStore_3_we0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_sampStoncg_ram
   (DOADO,
    \ap_CS_fsm_reg[105] ,
    ap_clk,
    sampStore_3_ce0,
    Q,
    sampStore_3_we0,
    ap_CS_fsm_state106,
    ap_CS_fsm_state108,
    ap_CS_fsm_state107,
    ap_CS_fsm_state116,
    ap_CS_fsm_state115,
    ap_CS_fsm_state99,
    ap_CS_fsm_state109,
    ap_CS_fsm_state117,
    ap_CS_fsm_state129,
    ap_CS_fsm_state130,
    ram_reg_0,
    ram_reg_1,
    ap_CS_fsm_state111,
    ap_CS_fsm_state112,
    ap_CS_fsm_state113,
    ap_CS_fsm_state114,
    ap_CS_fsm_state128,
    ap_CS_fsm_state110,
    ap_CS_fsm_state121,
    ap_CS_fsm_state122,
    ap_CS_fsm_state120,
    ap_CS_fsm_state119,
    ap_CS_fsm_state118,
    ap_CS_fsm_state105,
    ap_CS_fsm_state103,
    ap_CS_fsm_state104,
    ap_CS_fsm_state101,
    ap_CS_fsm_state102,
    ap_CS_fsm_state100,
    ap_CS_fsm_state127,
    ap_CS_fsm_state123,
    ap_CS_fsm_state125,
    ap_CS_fsm_state126,
    ap_CS_fsm_state124);
  output [7:0]DOADO;
  output \ap_CS_fsm_reg[105] ;
  input ap_clk;
  input sampStore_3_ce0;
  input [31:0]Q;
  input sampStore_3_we0;
  input ap_CS_fsm_state106;
  input ap_CS_fsm_state108;
  input ap_CS_fsm_state107;
  input ap_CS_fsm_state116;
  input ap_CS_fsm_state115;
  input ap_CS_fsm_state99;
  input ap_CS_fsm_state109;
  input ap_CS_fsm_state117;
  input ap_CS_fsm_state129;
  input ap_CS_fsm_state130;
  input [0:0]ram_reg_0;
  input [4:0]ram_reg_1;
  input ap_CS_fsm_state111;
  input ap_CS_fsm_state112;
  input ap_CS_fsm_state113;
  input ap_CS_fsm_state114;
  input ap_CS_fsm_state128;
  input ap_CS_fsm_state110;
  input ap_CS_fsm_state121;
  input ap_CS_fsm_state122;
  input ap_CS_fsm_state120;
  input ap_CS_fsm_state119;
  input ap_CS_fsm_state118;
  input ap_CS_fsm_state105;
  input ap_CS_fsm_state103;
  input ap_CS_fsm_state104;
  input ap_CS_fsm_state101;
  input ap_CS_fsm_state102;
  input ap_CS_fsm_state100;
  input ap_CS_fsm_state127;
  input ap_CS_fsm_state123;
  input ap_CS_fsm_state125;
  input ap_CS_fsm_state126;
  input ap_CS_fsm_state124;

  wire [7:0]DOADO;
  wire [31:0]Q;
  wire \ap_CS_fsm_reg[105] ;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state102;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state110;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state114;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state117;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state122;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state128;
  wire ap_CS_fsm_state129;
  wire ap_CS_fsm_state130;
  wire ap_CS_fsm_state99;
  wire ap_clk;
  wire [0:0]ram_reg_0;
  wire [4:0]ram_reg_1;
  wire ram_reg_i_10__2_n_7;
  wire ram_reg_i_11__2_n_7;
  wire ram_reg_i_12__3_n_7;
  wire ram_reg_i_13__3_n_7;
  wire ram_reg_i_14__2_n_7;
  wire ram_reg_i_15__3_n_7;
  wire ram_reg_i_19__10_n_7;
  wire ram_reg_i_20__4_n_7;
  wire ram_reg_i_21__5_n_7;
  wire ram_reg_i_22__3_n_7;
  wire ram_reg_i_23__3_n_7;
  wire ram_reg_i_24__4_n_7;
  wire ram_reg_i_25__3_n_7;
  wire ram_reg_i_26__1_n_7;
  wire ram_reg_i_27__4_n_7;
  wire ram_reg_i_28__4_n_7;
  wire ram_reg_i_29__4_n_7;
  wire ram_reg_i_2__4_n_7;
  wire ram_reg_i_30__5_n_7;
  wire ram_reg_i_31__3_n_7;
  wire ram_reg_i_33__4_n_7;
  wire ram_reg_i_34__1_n_7;
  wire ram_reg_i_35__4_n_7;
  wire ram_reg_i_36__3_n_7;
  wire ram_reg_i_37__2_n_7;
  wire ram_reg_i_3__4_n_7;
  wire ram_reg_i_4__4_n_7;
  wire ram_reg_i_5__4_n_7;
  wire ram_reg_i_6__5_n_7;
  wire ram_reg_i_8__5_n_7;
  wire ram_reg_i_9__3_n_7;
  wire ram_reg_n_10;
  wire ram_reg_n_11;
  wire ram_reg_n_12;
  wire ram_reg_n_13;
  wire ram_reg_n_14;
  wire ram_reg_n_25;
  wire ram_reg_n_26;
  wire ram_reg_n_27;
  wire ram_reg_n_28;
  wire ram_reg_n_29;
  wire ram_reg_n_30;
  wire ram_reg_n_31;
  wire ram_reg_n_32;
  wire ram_reg_n_33;
  wire ram_reg_n_34;
  wire ram_reg_n_35;
  wire ram_reg_n_36;
  wire ram_reg_n_37;
  wire ram_reg_n_38;
  wire ram_reg_n_39;
  wire ram_reg_n_40;
  wire ram_reg_n_7;
  wire ram_reg_n_8;
  wire ram_reg_n_9;
  wire sampStore_3_ce0;
  wire sampStore_3_we0;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,1'b1,1'b1,1'b1,ram_reg_i_2__4_n_7,ram_reg_i_3__4_n_7,ram_reg_i_4__4_n_7,ram_reg_i_5__4_n_7,ram_reg_i_6__5_n_7,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ram_reg_i_2__4_n_7,ram_reg_i_3__4_n_7,ram_reg_i_4__4_n_7,ram_reg_i_5__4_n_7,ram_reg_i_6__5_n_7,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b1,1'b1,Q[31:18]}),
        .DIPADIP(Q[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({ram_reg_n_7,ram_reg_n_8,ram_reg_n_9,ram_reg_n_10,ram_reg_n_11,ram_reg_n_12,ram_reg_n_13,ram_reg_n_14,DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],ram_reg_n_25,ram_reg_n_26,ram_reg_n_27,ram_reg_n_28,ram_reg_n_29,ram_reg_n_30,ram_reg_n_31,ram_reg_n_32,ram_reg_n_33,ram_reg_n_34,ram_reg_n_35,ram_reg_n_36,ram_reg_n_37,ram_reg_n_38}),
        .DOPADOP({ram_reg_n_39,ram_reg_n_40}),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sampStore_3_ce0),
        .ENBWREN(sampStore_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({sampStore_3_we0,sampStore_3_we0}),
        .WEBWE({1'b0,1'b0,sampStore_3_we0,sampStore_3_we0}));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_10__2
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state107),
        .I2(ram_reg_i_20__4_n_7),
        .O(ram_reg_i_10__2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_11__2
       (.I0(ap_CS_fsm_state123),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state124),
        .O(ram_reg_i_11__2_n_7));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_i_12__3
       (.I0(ram_reg_i_11__2_n_7),
        .I1(ap_CS_fsm_state121),
        .I2(ap_CS_fsm_state122),
        .I3(ap_CS_fsm_state119),
        .I4(ap_CS_fsm_state120),
        .O(ram_reg_i_12__3_n_7));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    ram_reg_i_13__3
       (.I0(ram_reg_i_10__2_n_7),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state103),
        .I3(ap_CS_fsm_state104),
        .I4(ap_CS_fsm_state105),
        .I5(ram_reg_i_21__5_n_7),
        .O(ram_reg_i_13__3_n_7));
  LUT6 #(
    .INIT(64'hF0E0F0E0F0E000E0)) 
    ram_reg_i_14__2
       (.I0(ram_reg_i_22__3_n_7),
        .I1(ap_CS_fsm_state117),
        .I2(ram_reg_i_8__5_n_7),
        .I3(ram_reg_i_19__10_n_7),
        .I4(ram_reg_i_23__3_n_7),
        .I5(ram_reg_i_24__4_n_7),
        .O(ram_reg_i_14__2_n_7));
  LUT6 #(
    .INIT(64'h00000000AABA0000)) 
    ram_reg_i_15__3
       (.I0(ram_reg_i_25__3_n_7),
        .I1(ram_reg_i_20__4_n_7),
        .I2(ram_reg_i_26__1_n_7),
        .I3(ram_reg_i_27__4_n_7),
        .I4(ram_reg_i_8__5_n_7),
        .I5(ram_reg_i_28__4_n_7),
        .O(ram_reg_i_15__3_n_7));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_i_16__2
       (.I0(ap_CS_fsm_state106),
        .I1(ap_CS_fsm_state108),
        .I2(ap_CS_fsm_state107),
        .I3(ram_reg_i_29__4_n_7),
        .I4(ram_reg_i_30__5_n_7),
        .I5(ram_reg_i_31__3_n_7),
        .O(\ap_CS_fsm_reg[105] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_19__10
       (.I0(ram_reg_i_11__2_n_7),
        .I1(ap_CS_fsm_state121),
        .I2(ap_CS_fsm_state122),
        .I3(ap_CS_fsm_state119),
        .I4(ap_CS_fsm_state120),
        .I5(ap_CS_fsm_state118),
        .O(ram_reg_i_19__10_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_20__4
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state113),
        .I3(ap_CS_fsm_state114),
        .I4(ap_CS_fsm_state110),
        .I5(ap_CS_fsm_state109),
        .O(ram_reg_i_20__4_n_7));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_21__5
       (.I0(ap_CS_fsm_state114),
        .I1(ap_CS_fsm_state113),
        .I2(ap_CS_fsm_state112),
        .I3(ap_CS_fsm_state111),
        .O(ram_reg_i_21__5_n_7));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h0000FFF1)) 
    ram_reg_i_22__3
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state113),
        .I3(ap_CS_fsm_state114),
        .I4(ram_reg_i_33__4_n_7),
        .O(ram_reg_i_22__3_n_7));
  LUT6 #(
    .INIT(64'hA8A8A8AAA8A8A8A8)) 
    ram_reg_i_23__3
       (.I0(ram_reg_i_11__2_n_7),
        .I1(ap_CS_fsm_state121),
        .I2(ap_CS_fsm_state122),
        .I3(ap_CS_fsm_state120),
        .I4(ap_CS_fsm_state119),
        .I5(ap_CS_fsm_state118),
        .O(ram_reg_i_23__3_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_24__4
       (.I0(ap_CS_fsm_state125),
        .I1(ap_CS_fsm_state126),
        .O(ram_reg_i_24__4_n_7));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    ram_reg_i_25__3
       (.I0(ram_reg_i_19__10_n_7),
        .I1(ram_reg_i_34__1_n_7),
        .I2(ap_CS_fsm_state116),
        .I3(ap_CS_fsm_state117),
        .O(ram_reg_i_25__3_n_7));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_26__1
       (.I0(ap_CS_fsm_state117),
        .I1(ap_CS_fsm_state116),
        .I2(ap_CS_fsm_state115),
        .O(ram_reg_i_26__1_n_7));
  LUT5 #(
    .INIT(32'h0000FF0E)) 
    ram_reg_i_27__4
       (.I0(ap_CS_fsm_state105),
        .I1(ram_reg_i_35__4_n_7),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state107),
        .I4(ap_CS_fsm_state108),
        .O(ram_reg_i_27__4_n_7));
  LUT6 #(
    .INIT(64'hA8AAAAAAA8AAA8AA)) 
    ram_reg_i_28__4
       (.I0(ram_reg_i_36__3_n_7),
        .I1(ap_CS_fsm_state122),
        .I2(ap_CS_fsm_state121),
        .I3(ram_reg_i_11__2_n_7),
        .I4(ap_CS_fsm_state120),
        .I5(ap_CS_fsm_state119),
        .O(ram_reg_i_28__4_n_7));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_29__4
       (.I0(ap_CS_fsm_state100),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state102),
        .I3(ap_CS_fsm_state103),
        .I4(ap_CS_fsm_state104),
        .I5(ap_CS_fsm_state105),
        .O(ram_reg_i_29__4_n_7));
  LUT4 #(
    .INIT(16'h0DDD)) 
    ram_reg_i_2__4
       (.I0(ram_reg_0),
        .I1(ram_reg_1[4]),
        .I2(ram_reg_i_8__5_n_7),
        .I3(ram_reg_i_9__3_n_7),
        .O(ram_reg_i_2__4_n_7));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_30__5
       (.I0(ap_CS_fsm_state118),
        .I1(ap_CS_fsm_state120),
        .I2(ap_CS_fsm_state119),
        .O(ram_reg_i_30__5_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_31__3
       (.I0(ap_CS_fsm_state116),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state99),
        .I3(ap_CS_fsm_state109),
        .I4(ap_CS_fsm_state117),
        .I5(ap_CS_fsm_state129),
        .O(ram_reg_i_31__3_n_7));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    ram_reg_i_33__4
       (.I0(ap_CS_fsm_state116),
        .I1(ap_CS_fsm_state115),
        .I2(ram_reg_i_20__4_n_7),
        .I3(ram_reg_i_37__2_n_7),
        .I4(ap_CS_fsm_state108),
        .I5(ap_CS_fsm_state107),
        .O(ram_reg_i_33__4_n_7));
  LUT6 #(
    .INIT(64'hFF0DFF0C00000000)) 
    ram_reg_i_34__1
       (.I0(ap_CS_fsm_state111),
        .I1(ap_CS_fsm_state112),
        .I2(ap_CS_fsm_state113),
        .I3(ap_CS_fsm_state114),
        .I4(ap_CS_fsm_state110),
        .I5(ram_reg_i_26__1_n_7),
        .O(ram_reg_i_34__1_n_7));
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    ram_reg_i_35__4
       (.I0(ap_CS_fsm_state100),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state102),
        .I3(ap_CS_fsm_state103),
        .I4(ap_CS_fsm_state104),
        .O(ram_reg_i_35__4_n_7));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h0C0E0C0F)) 
    ram_reg_i_36__3
       (.I0(ap_CS_fsm_state123),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state124),
        .I4(ap_CS_fsm_state122),
        .O(ram_reg_i_36__3_n_7));
  LUT6 #(
    .INIT(64'h000000000000FFF1)) 
    ram_reg_i_37__2
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state103),
        .I3(ap_CS_fsm_state104),
        .I4(ap_CS_fsm_state106),
        .I5(ap_CS_fsm_state105),
        .O(ram_reg_i_37__2_n_7));
  LUT6 #(
    .INIT(64'h4FFF4F004FFF4FFF)) 
    ram_reg_i_3__4
       (.I0(ram_reg_i_10__2_n_7),
        .I1(ram_reg_i_9__3_n_7),
        .I2(ram_reg_i_11__2_n_7),
        .I3(ram_reg_i_8__5_n_7),
        .I4(ram_reg_1[3]),
        .I5(ram_reg_0),
        .O(ram_reg_i_3__4_n_7));
  LUT6 #(
    .INIT(64'hBAFFBA00BAFFBAFF)) 
    ram_reg_i_4__4
       (.I0(ram_reg_i_12__3_n_7),
        .I1(ram_reg_i_13__3_n_7),
        .I2(ram_reg_i_9__3_n_7),
        .I3(ram_reg_i_8__5_n_7),
        .I4(ram_reg_1[2]),
        .I5(ram_reg_0),
        .O(ram_reg_i_4__4_n_7));
  LUT5 #(
    .INIT(32'hFFFFFE32)) 
    ram_reg_i_5__4
       (.I0(ap_CS_fsm_state130),
        .I1(ram_reg_0),
        .I2(ap_CS_fsm_state129),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_i_14__2_n_7),
        .O(ram_reg_i_5__4_n_7));
  LUT6 #(
    .INIT(64'hFEFFFEFEAEAFAEAE)) 
    ram_reg_i_6__5
       (.I0(ram_reg_i_15__3_n_7),
        .I1(ap_CS_fsm_state130),
        .I2(ram_reg_0),
        .I3(ap_CS_fsm_state129),
        .I4(ap_CS_fsm_state128),
        .I5(ram_reg_1[0]),
        .O(ram_reg_i_6__5_n_7));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_8__5
       (.I0(ap_CS_fsm_state130),
        .I1(ram_reg_0),
        .I2(ap_CS_fsm_state127),
        .I3(ap_CS_fsm_state129),
        .I4(ap_CS_fsm_state128),
        .O(ram_reg_i_8__5_n_7));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_9__3
       (.I0(ap_CS_fsm_state115),
        .I1(ap_CS_fsm_state116),
        .I2(ap_CS_fsm_state117),
        .I3(ram_reg_i_19__10_n_7),
        .O(ram_reg_i_9__3_n_7));
endmodule

(* ORIG_REF_NAME = "grouperPE_sampStoncg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_sampStoncg_ram_26
   (ram_reg_0,
    \samples5_reg_3355_reg[2] ,
    \ap_CS_fsm_reg[91] ,
    \ap_CS_fsm_reg[67] ,
    ap_clk,
    sampStore_2_ce0,
    Q,
    sampStore_2_we0,
    ap_CS_fsm_state98,
    ram_reg_1,
    ap_CS_fsm_state97,
    ram_reg_2,
    ap_CS_fsm_state85,
    ap_CS_fsm_state88,
    ap_CS_fsm_state86,
    ap_CS_fsm_state87,
    ap_CS_fsm_state89,
    ap_CS_fsm_state90,
    ap_CS_fsm_state83,
    ap_CS_fsm_state84,
    ap_CS_fsm_state91,
    ap_CS_fsm_state93,
    ap_CS_fsm_state94,
    ap_CS_fsm_state92,
    ap_CS_fsm_state68,
    ap_CS_fsm_state80,
    ap_CS_fsm_state76,
    ap_CS_fsm_state75,
    ap_CS_fsm_state71,
    ap_CS_fsm_state72,
    ap_CS_fsm_state69,
    ap_CS_fsm_state70,
    ap_CS_fsm_state74,
    ap_CS_fsm_state73,
    ap_CS_fsm_state96,
    ap_CS_fsm_state95,
    ap_CS_fsm_state81,
    ap_CS_fsm_state82,
    ap_CS_fsm_state79,
    ap_CS_fsm_state78,
    ap_CS_fsm_state77);
  output [7:0]ram_reg_0;
  output \samples5_reg_3355_reg[2] ;
  output \ap_CS_fsm_reg[91] ;
  output \ap_CS_fsm_reg[67] ;
  input ap_clk;
  input sampStore_2_ce0;
  input [31:0]Q;
  input sampStore_2_we0;
  input ap_CS_fsm_state98;
  input [0:0]ram_reg_1;
  input ap_CS_fsm_state97;
  input [4:0]ram_reg_2;
  input ap_CS_fsm_state85;
  input ap_CS_fsm_state88;
  input ap_CS_fsm_state86;
  input ap_CS_fsm_state87;
  input ap_CS_fsm_state89;
  input ap_CS_fsm_state90;
  input ap_CS_fsm_state83;
  input ap_CS_fsm_state84;
  input ap_CS_fsm_state91;
  input ap_CS_fsm_state93;
  input ap_CS_fsm_state94;
  input ap_CS_fsm_state92;
  input ap_CS_fsm_state68;
  input ap_CS_fsm_state80;
  input ap_CS_fsm_state76;
  input ap_CS_fsm_state75;
  input ap_CS_fsm_state71;
  input ap_CS_fsm_state72;
  input ap_CS_fsm_state69;
  input ap_CS_fsm_state70;
  input ap_CS_fsm_state74;
  input ap_CS_fsm_state73;
  input ap_CS_fsm_state96;
  input ap_CS_fsm_state95;
  input ap_CS_fsm_state81;
  input ap_CS_fsm_state82;
  input ap_CS_fsm_state79;
  input ap_CS_fsm_state78;
  input ap_CS_fsm_state77;

  wire [31:0]Q;
  wire \ap_CS_fsm_reg[67] ;
  wire \ap_CS_fsm_reg[91] ;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state98;
  wire ap_clk;
  wire [7:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [4:0]ram_reg_2;
  wire ram_reg_i_10__11_n_7;
  wire ram_reg_i_11__0_n_7;
  wire ram_reg_i_12__5_n_7;
  wire ram_reg_i_13__4_n_7;
  wire ram_reg_i_14__1_n_7;
  wire ram_reg_i_15__4_n_7;
  wire ram_reg_i_16__3_n_7;
  wire ram_reg_i_17__3_n_7;
  wire ram_reg_i_18__10_n_7;
  wire ram_reg_i_19__3_n_7;
  wire ram_reg_i_25__4_n_7;
  wire ram_reg_i_26__3_n_7;
  wire ram_reg_i_27__3_n_7;
  wire ram_reg_i_28__2_n_7;
  wire ram_reg_i_29__3_n_7;
  wire ram_reg_i_2__3_n_7;
  wire ram_reg_i_30__3_n_7;
  wire ram_reg_i_31__4_n_7;
  wire ram_reg_i_32__3_n_7;
  wire ram_reg_i_36__1_n_7;
  wire ram_reg_i_37__4_n_7;
  wire ram_reg_i_38__3_n_7;
  wire ram_reg_i_39__3_n_7;
  wire ram_reg_i_3__3_n_7;
  wire ram_reg_i_4__3_n_7;
  wire ram_reg_i_5__3_n_7;
  wire ram_reg_i_6__4_n_7;
  wire ram_reg_i_8__4_n_7;
  wire ram_reg_i_9__2_n_7;
  wire ram_reg_n_10;
  wire ram_reg_n_11;
  wire ram_reg_n_12;
  wire ram_reg_n_13;
  wire ram_reg_n_14;
  wire ram_reg_n_25;
  wire ram_reg_n_26;
  wire ram_reg_n_27;
  wire ram_reg_n_28;
  wire ram_reg_n_29;
  wire ram_reg_n_30;
  wire ram_reg_n_31;
  wire ram_reg_n_32;
  wire ram_reg_n_33;
  wire ram_reg_n_34;
  wire ram_reg_n_35;
  wire ram_reg_n_36;
  wire ram_reg_n_37;
  wire ram_reg_n_38;
  wire ram_reg_n_39;
  wire ram_reg_n_40;
  wire ram_reg_n_7;
  wire ram_reg_n_8;
  wire ram_reg_n_9;
  wire sampStore_2_ce0;
  wire sampStore_2_we0;
  wire \samples5_reg_3355_reg[2] ;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,1'b1,1'b1,1'b1,ram_reg_i_2__3_n_7,ram_reg_i_3__3_n_7,ram_reg_i_4__3_n_7,ram_reg_i_5__3_n_7,ram_reg_i_6__4_n_7,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ram_reg_i_2__3_n_7,ram_reg_i_3__3_n_7,ram_reg_i_4__3_n_7,ram_reg_i_5__3_n_7,ram_reg_i_6__4_n_7,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b1,1'b1,Q[31:18]}),
        .DIPADIP(Q[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({ram_reg_n_7,ram_reg_n_8,ram_reg_n_9,ram_reg_n_10,ram_reg_n_11,ram_reg_n_12,ram_reg_n_13,ram_reg_n_14,ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],ram_reg_n_25,ram_reg_n_26,ram_reg_n_27,ram_reg_n_28,ram_reg_n_29,ram_reg_n_30,ram_reg_n_31,ram_reg_n_32,ram_reg_n_33,ram_reg_n_34,ram_reg_n_35,ram_reg_n_36,ram_reg_n_37,ram_reg_n_38}),
        .DOPADOP({ram_reg_n_39,ram_reg_n_40}),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sampStore_2_ce0),
        .ENBWREN(sampStore_2_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({sampStore_2_we0,sampStore_2_we0}),
        .WEBWE({1'b0,1'b0,sampStore_2_we0,sampStore_2_we0}));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_10__11
       (.I0(ap_CS_fsm_state76),
        .I1(ap_CS_fsm_state75),
        .I2(ram_reg_i_25__4_n_7),
        .O(ram_reg_i_10__11_n_7));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_11__0
       (.I0(ap_CS_fsm_state91),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state94),
        .I3(ap_CS_fsm_state92),
        .O(ram_reg_i_11__0_n_7));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_12__5
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state90),
        .I3(ap_CS_fsm_state89),
        .O(ram_reg_i_12__5_n_7));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    ram_reg_i_13__4
       (.I0(ram_reg_i_10__11_n_7),
        .I1(ap_CS_fsm_state71),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state73),
        .I4(ap_CS_fsm_state74),
        .I5(ram_reg_i_26__3_n_7),
        .O(ram_reg_i_13__4_n_7));
  LUT6 #(
    .INIT(64'hF0E0F0E0F0E000E0)) 
    ram_reg_i_14__1
       (.I0(ram_reg_i_27__3_n_7),
        .I1(ap_CS_fsm_state85),
        .I2(ram_reg_i_8__4_n_7),
        .I3(ram_reg_i_17__3_n_7),
        .I4(ram_reg_i_28__2_n_7),
        .I5(ram_reg_i_29__3_n_7),
        .O(ram_reg_i_14__1_n_7));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_14__3
       (.I0(ram_reg_2[2]),
        .I1(ram_reg_1),
        .O(\samples5_reg_3355_reg[2] ));
  LUT5 #(
    .INIT(32'hAAFFAA0C)) 
    ram_reg_i_15__4
       (.I0(ram_reg_2[0]),
        .I1(ap_CS_fsm_state96),
        .I2(ap_CS_fsm_state97),
        .I3(ram_reg_1),
        .I4(ap_CS_fsm_state98),
        .O(ram_reg_i_15__4_n_7));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_16__3
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state93),
        .I2(ap_CS_fsm_state92),
        .O(ram_reg_i_16__3_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_i_17__3
       (.I0(ram_reg_i_11__0_n_7),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state87),
        .I3(ap_CS_fsm_state90),
        .I4(ap_CS_fsm_state89),
        .I5(ap_CS_fsm_state86),
        .O(ram_reg_i_17__3_n_7));
  LUT6 #(
    .INIT(64'h45444545FFFFFFFF)) 
    ram_reg_i_18__10
       (.I0(ap_CS_fsm_state90),
        .I1(ap_CS_fsm_state89),
        .I2(ap_CS_fsm_state88),
        .I3(ap_CS_fsm_state87),
        .I4(ap_CS_fsm_state86),
        .I5(ram_reg_i_11__0_n_7),
        .O(ram_reg_i_18__10_n_7));
  LUT6 #(
    .INIT(64'hAAAAFFAAAAAAFFAB)) 
    ram_reg_i_19__3
       (.I0(ram_reg_i_30__3_n_7),
        .I1(ram_reg_i_31__4_n_7),
        .I2(ap_CS_fsm_state83),
        .I3(ap_CS_fsm_state84),
        .I4(ap_CS_fsm_state85),
        .I5(ram_reg_i_25__4_n_7),
        .O(ram_reg_i_19__3_n_7));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_i_20__3
       (.I0(ap_CS_fsm_state68),
        .I1(ram_reg_i_32__3_n_7),
        .I2(ap_CS_fsm_state80),
        .I3(ap_CS_fsm_state84),
        .I4(ap_CS_fsm_state88),
        .I5(ap_CS_fsm_state89),
        .O(\ap_CS_fsm_reg[67] ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_21__4
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state94),
        .I2(ap_CS_fsm_state93),
        .O(\ap_CS_fsm_reg[91] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_25__4
       (.I0(ap_CS_fsm_state79),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state82),
        .I4(ap_CS_fsm_state78),
        .I5(ap_CS_fsm_state77),
        .O(ram_reg_i_25__4_n_7));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_26__3
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state80),
        .I3(ap_CS_fsm_state79),
        .O(ram_reg_i_26__3_n_7));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h0000FF01)) 
    ram_reg_i_27__3
       (.I0(ap_CS_fsm_state76),
        .I1(ap_CS_fsm_state75),
        .I2(ram_reg_i_36__1_n_7),
        .I3(ram_reg_i_25__4_n_7),
        .I4(ram_reg_i_37__4_n_7),
        .O(ram_reg_i_27__3_n_7));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA0020)) 
    ram_reg_i_28__2
       (.I0(ram_reg_i_11__0_n_7),
        .I1(ap_CS_fsm_state88),
        .I2(ap_CS_fsm_state86),
        .I3(ap_CS_fsm_state87),
        .I4(ap_CS_fsm_state89),
        .I5(ap_CS_fsm_state90),
        .O(ram_reg_i_28__2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_29__3
       (.I0(ap_CS_fsm_state93),
        .I1(ap_CS_fsm_state94),
        .O(ram_reg_i_29__3_n_7));
  LUT4 #(
    .INIT(16'h0DDD)) 
    ram_reg_i_2__3
       (.I0(ram_reg_1),
        .I1(ram_reg_2[4]),
        .I2(ram_reg_i_8__4_n_7),
        .I3(ram_reg_i_9__2_n_7),
        .O(ram_reg_i_2__3_n_7));
  LUT6 #(
    .INIT(64'hFF0DFF0C00000000)) 
    ram_reg_i_30__3
       (.I0(ap_CS_fsm_state79),
        .I1(ap_CS_fsm_state80),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state82),
        .I4(ap_CS_fsm_state78),
        .I5(ram_reg_i_38__3_n_7),
        .O(ram_reg_i_30__3_n_7));
  LUT5 #(
    .INIT(32'h0000FF0E)) 
    ram_reg_i_31__4
       (.I0(ap_CS_fsm_state73),
        .I1(ram_reg_i_39__3_n_7),
        .I2(ap_CS_fsm_state74),
        .I3(ap_CS_fsm_state75),
        .I4(ap_CS_fsm_state76),
        .O(ram_reg_i_31__4_n_7));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_32__3
       (.I0(ap_CS_fsm_state69),
        .I1(ap_CS_fsm_state70),
        .O(ram_reg_i_32__3_n_7));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    ram_reg_i_36__1
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state69),
        .I3(ap_CS_fsm_state70),
        .I4(ap_CS_fsm_state74),
        .I5(ap_CS_fsm_state73),
        .O(ram_reg_i_36__1_n_7));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    ram_reg_i_37__4
       (.I0(ap_CS_fsm_state84),
        .I1(ap_CS_fsm_state83),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state82),
        .I4(ap_CS_fsm_state79),
        .I5(ap_CS_fsm_state80),
        .O(ram_reg_i_37__4_n_7));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_38__3
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state83),
        .O(ram_reg_i_38__3_n_7));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    ram_reg_i_39__3
       (.I0(ap_CS_fsm_state68),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state70),
        .I3(ap_CS_fsm_state71),
        .I4(ap_CS_fsm_state72),
        .O(ram_reg_i_39__3_n_7));
  LUT6 #(
    .INIT(64'h4FFF4F004FFF4FFF)) 
    ram_reg_i_3__3
       (.I0(ram_reg_i_10__11_n_7),
        .I1(ram_reg_i_9__2_n_7),
        .I2(ram_reg_i_11__0_n_7),
        .I3(ram_reg_i_8__4_n_7),
        .I4(ram_reg_2[3]),
        .I5(ram_reg_1),
        .O(ram_reg_i_3__3_n_7));
  LUT6 #(
    .INIT(64'h8F88FFFF8F880000)) 
    ram_reg_i_4__3
       (.I0(ram_reg_i_12__5_n_7),
        .I1(ram_reg_i_11__0_n_7),
        .I2(ram_reg_i_13__4_n_7),
        .I3(ram_reg_i_9__2_n_7),
        .I4(ram_reg_i_8__4_n_7),
        .I5(\samples5_reg_3355_reg[2] ),
        .O(ram_reg_i_4__3_n_7));
  LUT5 #(
    .INIT(32'hFFFFFE32)) 
    ram_reg_i_5__3
       (.I0(ap_CS_fsm_state98),
        .I1(ram_reg_1),
        .I2(ap_CS_fsm_state97),
        .I3(ram_reg_2[1]),
        .I4(ram_reg_i_14__1_n_7),
        .O(ram_reg_i_5__3_n_7));
  LUT6 #(
    .INIT(64'hEFFFAAAAEAFAAAAA)) 
    ram_reg_i_6__4
       (.I0(ram_reg_i_15__4_n_7),
        .I1(ram_reg_i_16__3_n_7),
        .I2(ram_reg_i_17__3_n_7),
        .I3(ram_reg_i_18__10_n_7),
        .I4(ram_reg_i_8__4_n_7),
        .I5(ram_reg_i_19__3_n_7),
        .O(ram_reg_i_6__4_n_7));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_8__4
       (.I0(ap_CS_fsm_state98),
        .I1(ram_reg_1),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state97),
        .I4(ap_CS_fsm_state96),
        .O(ram_reg_i_8__4_n_7));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_9__2
       (.I0(ap_CS_fsm_state83),
        .I1(ap_CS_fsm_state84),
        .I2(ap_CS_fsm_state85),
        .I3(ram_reg_i_17__3_n_7),
        .O(ram_reg_i_9__2_n_7));
endmodule

(* ORIG_REF_NAME = "grouperPE_sampStoncg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_sampStoncg_ram_27
   (ram_reg_0,
    \ap_CS_fsm_reg[63] ,
    \ap_CS_fsm_reg[50] ,
    \ap_CS_fsm_reg[45] ,
    \ap_CS_fsm_reg[42] ,
    ap_clk,
    sampStore_1_ce0,
    Q,
    sampStore_1_we0,
    ap_CS_fsm_state64,
    ap_CS_fsm_state63,
    ap_CS_fsm_state65,
    ap_CS_fsm_state36,
    ram_reg_1,
    ram_reg_2,
    ap_CS_fsm_state66,
    ap_CS_fsm_state53,
    ap_CS_fsm_state62,
    ap_CS_fsm_state61,
    ap_CS_fsm_state60,
    ap_CS_fsm_state59,
    ap_CS_fsm_state56,
    ap_CS_fsm_state54,
    ap_CS_fsm_state55,
    ap_CS_fsm_state57,
    ap_CS_fsm_state58,
    ap_CS_fsm_state52,
    ap_CS_fsm_state51,
    ap_CS_fsm_state41,
    ap_CS_fsm_state47,
    ap_CS_fsm_state48,
    ap_CS_fsm_state49,
    ap_CS_fsm_state50,
    ap_CS_fsm_state44,
    ap_CS_fsm_state43,
    ap_CS_fsm_state42,
    ap_CS_fsm_state37,
    ap_CS_fsm_state38,
    ap_CS_fsm_state39,
    ap_CS_fsm_state40,
    ap_CS_fsm_state46,
    ap_CS_fsm_state45);
  output [7:0]ram_reg_0;
  output \ap_CS_fsm_reg[63] ;
  output \ap_CS_fsm_reg[50] ;
  output \ap_CS_fsm_reg[45] ;
  output \ap_CS_fsm_reg[42] ;
  input ap_clk;
  input sampStore_1_ce0;
  input [31:0]Q;
  input sampStore_1_we0;
  input ap_CS_fsm_state64;
  input ap_CS_fsm_state63;
  input ap_CS_fsm_state65;
  input ap_CS_fsm_state36;
  input [4:0]ram_reg_1;
  input [0:0]ram_reg_2;
  input ap_CS_fsm_state66;
  input ap_CS_fsm_state53;
  input ap_CS_fsm_state62;
  input ap_CS_fsm_state61;
  input ap_CS_fsm_state60;
  input ap_CS_fsm_state59;
  input ap_CS_fsm_state56;
  input ap_CS_fsm_state54;
  input ap_CS_fsm_state55;
  input ap_CS_fsm_state57;
  input ap_CS_fsm_state58;
  input ap_CS_fsm_state52;
  input ap_CS_fsm_state51;
  input ap_CS_fsm_state41;
  input ap_CS_fsm_state47;
  input ap_CS_fsm_state48;
  input ap_CS_fsm_state49;
  input ap_CS_fsm_state50;
  input ap_CS_fsm_state44;
  input ap_CS_fsm_state43;
  input ap_CS_fsm_state42;
  input ap_CS_fsm_state37;
  input ap_CS_fsm_state38;
  input ap_CS_fsm_state39;
  input ap_CS_fsm_state40;
  input ap_CS_fsm_state46;
  input ap_CS_fsm_state45;

  wire [31:0]Q;
  wire \ap_CS_fsm_reg[42] ;
  wire \ap_CS_fsm_reg[45] ;
  wire \ap_CS_fsm_reg[50] ;
  wire \ap_CS_fsm_reg[63] ;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_clk;
  wire [7:0]ram_reg_0;
  wire [4:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire ram_reg_i_10__1_n_7;
  wire ram_reg_i_11__9_n_7;
  wire ram_reg_i_13__2_n_7;
  wire ram_reg_i_14__0_n_7;
  wire ram_reg_i_15__2_n_7;
  wire ram_reg_i_16__1_n_7;
  wire ram_reg_i_17__2_n_7;
  wire ram_reg_i_18__2_n_7;
  wire ram_reg_i_19__2_n_7;
  wire ram_reg_i_24__2_n_7;
  wire ram_reg_i_25__2_n_7;
  wire ram_reg_i_26__0_n_7;
  wire ram_reg_i_27__2_n_7;
  wire ram_reg_i_28__1_n_7;
  wire ram_reg_i_29__2_n_7;
  wire ram_reg_i_2__2_n_7;
  wire ram_reg_i_30__2_n_7;
  wire ram_reg_i_31__2_n_7;
  wire ram_reg_i_32__2_n_7;
  wire ram_reg_i_33__2_n_7;
  wire ram_reg_i_34__4_n_7;
  wire ram_reg_i_35__3_n_7;
  wire ram_reg_i_36__0_n_7;
  wire ram_reg_i_37__1_n_7;
  wire ram_reg_i_38__1_n_7;
  wire ram_reg_i_39__1_n_7;
  wire ram_reg_i_3__2_n_7;
  wire ram_reg_i_40__1_n_7;
  wire ram_reg_i_4__2_n_7;
  wire ram_reg_i_5__2_n_7;
  wire ram_reg_i_6__3_n_7;
  wire ram_reg_i_8__1_n_7;
  wire ram_reg_i_9__1_n_7;
  wire ram_reg_n_10;
  wire ram_reg_n_11;
  wire ram_reg_n_12;
  wire ram_reg_n_13;
  wire ram_reg_n_14;
  wire ram_reg_n_25;
  wire ram_reg_n_26;
  wire ram_reg_n_27;
  wire ram_reg_n_28;
  wire ram_reg_n_29;
  wire ram_reg_n_30;
  wire ram_reg_n_31;
  wire ram_reg_n_32;
  wire ram_reg_n_33;
  wire ram_reg_n_34;
  wire ram_reg_n_35;
  wire ram_reg_n_36;
  wire ram_reg_n_37;
  wire ram_reg_n_38;
  wire ram_reg_n_39;
  wire ram_reg_n_40;
  wire ram_reg_n_7;
  wire ram_reg_n_8;
  wire ram_reg_n_9;
  wire sampStore_1_ce0;
  wire sampStore_1_we0;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,1'b1,1'b1,1'b1,ram_reg_i_2__2_n_7,ram_reg_i_3__2_n_7,ram_reg_i_4__2_n_7,ram_reg_i_5__2_n_7,ram_reg_i_6__3_n_7,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ram_reg_i_2__2_n_7,ram_reg_i_3__2_n_7,ram_reg_i_4__2_n_7,ram_reg_i_5__2_n_7,ram_reg_i_6__3_n_7,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b1,1'b1,Q[31:18]}),
        .DIPADIP(Q[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({ram_reg_n_7,ram_reg_n_8,ram_reg_n_9,ram_reg_n_10,ram_reg_n_11,ram_reg_n_12,ram_reg_n_13,ram_reg_n_14,ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],ram_reg_n_25,ram_reg_n_26,ram_reg_n_27,ram_reg_n_28,ram_reg_n_29,ram_reg_n_30,ram_reg_n_31,ram_reg_n_32,ram_reg_n_33,ram_reg_n_34,ram_reg_n_35,ram_reg_n_36,ram_reg_n_37,ram_reg_n_38}),
        .DOPADOP({ram_reg_n_39,ram_reg_n_40}),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sampStore_1_ce0),
        .ENBWREN(sampStore_1_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({sampStore_1_we0,sampStore_1_we0}),
        .WEBWE({1'b0,1'b0,sampStore_1_we0,sampStore_1_we0}));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_10__1
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state60),
        .I3(ap_CS_fsm_state59),
        .O(ram_reg_i_10__1_n_7));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_11__9
       (.I0(\ap_CS_fsm_reg[45] ),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state43),
        .O(ram_reg_i_11__9_n_7));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_12__2
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state53),
        .I3(ram_reg_i_25__2_n_7),
        .O(\ap_CS_fsm_reg[50] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0010)) 
    ram_reg_i_13__2
       (.I0(ram_reg_i_26__0_n_7),
        .I1(ap_CS_fsm_state36),
        .I2(ram_reg_i_27__2_n_7),
        .I3(ap_CS_fsm_state41),
        .I4(ram_reg_i_8__1_n_7),
        .I5(\ap_CS_fsm_reg[45] ),
        .O(ram_reg_i_13__2_n_7));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    ram_reg_i_14__0
       (.I0(ap_CS_fsm_state44),
        .I1(ap_CS_fsm_state43),
        .I2(ap_CS_fsm_state41),
        .I3(ap_CS_fsm_state42),
        .I4(ap_CS_fsm_state39),
        .I5(ap_CS_fsm_state40),
        .O(ram_reg_i_14__0_n_7));
  LUT6 #(
    .INIT(64'h0F0F00010F0F0000)) 
    ram_reg_i_15__2
       (.I0(ram_reg_i_28__1_n_7),
        .I1(ap_CS_fsm_state53),
        .I2(ram_reg_i_10__1_n_7),
        .I3(ap_CS_fsm_state54),
        .I4(ram_reg_i_29__2_n_7),
        .I5(ram_reg_i_30__2_n_7),
        .O(ram_reg_i_15__2_n_7));
  LUT6 #(
    .INIT(64'hF0E0F0E0F0E000E0)) 
    ram_reg_i_16__1
       (.I0(ram_reg_i_31__2_n_7),
        .I1(ap_CS_fsm_state53),
        .I2(ram_reg_i_9__1_n_7),
        .I3(ram_reg_i_24__2_n_7),
        .I4(ram_reg_i_32__2_n_7),
        .I5(ram_reg_i_33__2_n_7),
        .O(ram_reg_i_16__1_n_7));
  LUT5 #(
    .INIT(32'h0000FF0E)) 
    ram_reg_i_17__2
       (.I0(ap_CS_fsm_state41),
        .I1(ram_reg_i_34__4_n_7),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state44),
        .O(ram_reg_i_17__2_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABABBBA)) 
    ram_reg_i_18__2
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state61),
        .I2(ap_CS_fsm_state60),
        .I3(ram_reg_i_35__3_n_7),
        .I4(ap_CS_fsm_state59),
        .I5(ram_reg_i_36__0_n_7),
        .O(ram_reg_i_18__2_n_7));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    ram_reg_i_19__2
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_2),
        .I2(ap_CS_fsm_state66),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state64),
        .O(ram_reg_i_19__2_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_20__2
       (.I0(ram_reg_i_37__1_n_7),
        .I1(ap_CS_fsm_state64),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state36),
        .I5(ram_reg_i_10__1_n_7),
        .O(\ap_CS_fsm_reg[63] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_21__3
       (.I0(ap_CS_fsm_state46),
        .I1(ap_CS_fsm_state45),
        .I2(ap_CS_fsm_state49),
        .I3(ap_CS_fsm_state50),
        .I4(ap_CS_fsm_state47),
        .I5(ap_CS_fsm_state48),
        .O(\ap_CS_fsm_reg[45] ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_22__1
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state44),
        .O(\ap_CS_fsm_reg[42] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_24__2
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state54),
        .I5(ram_reg_i_10__1_n_7),
        .O(ram_reg_i_24__2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_25__2
       (.I0(ap_CS_fsm_state54),
        .I1(ap_CS_fsm_state55),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state57),
        .I4(ap_CS_fsm_state58),
        .O(ram_reg_i_25__2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_26__0
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state44),
        .I2(ap_CS_fsm_state42),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state37),
        .O(ram_reg_i_26__0_n_7));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_27__2
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state40),
        .O(ram_reg_i_27__2_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_28__1
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state52),
        .O(ram_reg_i_28__1_n_7));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_29__2
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state57),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state55),
        .O(ram_reg_i_29__2_n_7));
  LUT4 #(
    .INIT(16'hB8BB)) 
    ram_reg_i_2__2
       (.I0(ram_reg_i_8__1_n_7),
        .I1(ram_reg_i_9__1_n_7),
        .I2(ram_reg_1[4]),
        .I3(ram_reg_2),
        .O(ram_reg_i_2__2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_30__2
       (.I0(ap_CS_fsm_state48),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state50),
        .I3(ap_CS_fsm_state49),
        .O(ram_reg_i_30__2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h0000FFF1)) 
    ram_reg_i_31__2
       (.I0(ap_CS_fsm_state47),
        .I1(ap_CS_fsm_state48),
        .I2(ap_CS_fsm_state49),
        .I3(ap_CS_fsm_state50),
        .I4(ram_reg_i_38__1_n_7),
        .O(ram_reg_i_31__2_n_7));
  LUT6 #(
    .INIT(64'h5555555555550010)) 
    ram_reg_i_32__2
       (.I0(ram_reg_i_10__1_n_7),
        .I1(ap_CS_fsm_state56),
        .I2(ap_CS_fsm_state54),
        .I3(ap_CS_fsm_state55),
        .I4(ap_CS_fsm_state57),
        .I5(ap_CS_fsm_state58),
        .O(ram_reg_i_32__2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_33__2
       (.I0(ap_CS_fsm_state61),
        .I1(ap_CS_fsm_state62),
        .O(ram_reg_i_33__2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    ram_reg_i_34__4
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state38),
        .I3(ap_CS_fsm_state39),
        .I4(ap_CS_fsm_state40),
        .O(ram_reg_i_34__4_n_7));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'hAAAAFFAE)) 
    ram_reg_i_35__3
       (.I0(ap_CS_fsm_state58),
        .I1(ap_CS_fsm_state54),
        .I2(ap_CS_fsm_state55),
        .I3(ap_CS_fsm_state56),
        .I4(ap_CS_fsm_state57),
        .O(ram_reg_i_35__3_n_7));
  LUT6 #(
    .INIT(64'h000000000000EEEC)) 
    ram_reg_i_36__0
       (.I0(ram_reg_i_39__1_n_7),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state51),
        .I3(\ap_CS_fsm_reg[45] ),
        .I4(ap_CS_fsm_state53),
        .I5(ram_reg_i_24__2_n_7),
        .O(ram_reg_i_36__0_n_7));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_37__1
       (.I0(ap_CS_fsm_state41),
        .I1(ap_CS_fsm_state40),
        .I2(ap_CS_fsm_state39),
        .O(ram_reg_i_37__1_n_7));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    ram_reg_i_38__1
       (.I0(ap_CS_fsm_state52),
        .I1(ap_CS_fsm_state51),
        .I2(\ap_CS_fsm_reg[45] ),
        .I3(ram_reg_i_40__1_n_7),
        .I4(ap_CS_fsm_state44),
        .I5(ap_CS_fsm_state43),
        .O(ram_reg_i_38__1_n_7));
  LUT6 #(
    .INIT(64'h00000000DDCDDDCC)) 
    ram_reg_i_39__1
       (.I0(ap_CS_fsm_state49),
        .I1(ap_CS_fsm_state50),
        .I2(ap_CS_fsm_state47),
        .I3(ap_CS_fsm_state48),
        .I4(ap_CS_fsm_state46),
        .I5(ap_CS_fsm_state51),
        .O(ram_reg_i_39__1_n_7));
  LUT6 #(
    .INIT(64'hEAFFEA00EAFFEAFF)) 
    ram_reg_i_3__2
       (.I0(ram_reg_i_10__1_n_7),
        .I1(ram_reg_i_11__9_n_7),
        .I2(\ap_CS_fsm_reg[50] ),
        .I3(ram_reg_i_9__1_n_7),
        .I4(ram_reg_1[3]),
        .I5(ram_reg_2),
        .O(ram_reg_i_3__2_n_7));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    ram_reg_i_40__1
       (.I0(ap_CS_fsm_state42),
        .I1(ap_CS_fsm_state41),
        .I2(ap_CS_fsm_state37),
        .I3(ap_CS_fsm_state38),
        .I4(ap_CS_fsm_state39),
        .I5(ap_CS_fsm_state40),
        .O(ram_reg_i_40__1_n_7));
  LUT6 #(
    .INIT(64'hF4FFF400F4FFF4FF)) 
    ram_reg_i_4__2
       (.I0(ram_reg_i_13__2_n_7),
        .I1(ram_reg_i_14__0_n_7),
        .I2(ram_reg_i_15__2_n_7),
        .I3(ram_reg_i_9__1_n_7),
        .I4(ram_reg_1[2]),
        .I5(ram_reg_2),
        .O(ram_reg_i_4__2_n_7));
  LUT5 #(
    .INIT(32'hFFFFFE0E)) 
    ram_reg_i_5__2
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state66),
        .I2(ram_reg_2),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_i_16__1_n_7),
        .O(ram_reg_i_5__2_n_7));
  LUT5 #(
    .INIT(32'hFFFFF100)) 
    ram_reg_i_6__3
       (.I0(ram_reg_i_17__2_n_7),
        .I1(ram_reg_i_13__2_n_7),
        .I2(ram_reg_i_18__2_n_7),
        .I3(ram_reg_i_9__1_n_7),
        .I4(ram_reg_i_19__2_n_7),
        .O(ram_reg_i_6__3_n_7));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_8__1
       (.I0(ap_CS_fsm_state51),
        .I1(ap_CS_fsm_state52),
        .I2(ap_CS_fsm_state53),
        .I3(ram_reg_i_24__2_n_7),
        .O(ram_reg_i_8__1_n_7));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_9__1
       (.I0(ram_reg_2),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state63),
        .O(ram_reg_i_9__1_n_7));
endmodule

(* ORIG_REF_NAME = "grouperPE_sampStoncg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_grouperPE_sampStoncg_ram_28
   (ram_reg_0,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[28] ,
    ap_clk,
    sampStore_0_ce0,
    Q,
    sampStore_0_we0,
    ap_CS_fsm_state34,
    ram_reg_1,
    ap_CS_fsm_state33,
    ram_reg_2,
    ap_CS_fsm_state21,
    ap_CS_fsm_state12,
    ap_CS_fsm_state11,
    ap_CS_fsm_state7,
    ap_CS_fsm_state8,
    ap_CS_fsm_state5,
    ap_CS_fsm_state6,
    ap_CS_fsm_state10,
    ap_CS_fsm_state9,
    ram_reg_3,
    ap_CS_fsm_state4,
    ap_CS_fsm_state29,
    ap_CS_fsm_state14,
    ap_CS_fsm_state27,
    ap_CS_fsm_state23,
    ap_CS_fsm_state22,
    ap_CS_fsm_state24,
    ap_CS_fsm_state25,
    ap_CS_fsm_state26,
    ap_CS_fsm_state32,
    ap_CS_fsm_state20,
    ap_CS_fsm_state19,
    ap_CS_fsm_state31,
    ap_CS_fsm_state30,
    ap_CS_fsm_state28,
    ap_CS_fsm_state17,
    ap_CS_fsm_state18,
    ap_CS_fsm_state15,
    ap_CS_fsm_state16,
    ap_CS_fsm_state13);
  output [7:0]ram_reg_0;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[28] ;
  input ap_clk;
  input sampStore_0_ce0;
  input [31:0]Q;
  input sampStore_0_we0;
  input ap_CS_fsm_state34;
  input [1:0]ram_reg_1;
  input ap_CS_fsm_state33;
  input [3:0]ram_reg_2;
  input ap_CS_fsm_state21;
  input ap_CS_fsm_state12;
  input ap_CS_fsm_state11;
  input ap_CS_fsm_state7;
  input ap_CS_fsm_state8;
  input ap_CS_fsm_state5;
  input ap_CS_fsm_state6;
  input ap_CS_fsm_state10;
  input ap_CS_fsm_state9;
  input ram_reg_3;
  input ap_CS_fsm_state4;
  input ap_CS_fsm_state29;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state27;
  input ap_CS_fsm_state23;
  input ap_CS_fsm_state22;
  input ap_CS_fsm_state24;
  input ap_CS_fsm_state25;
  input ap_CS_fsm_state26;
  input ap_CS_fsm_state32;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state19;
  input ap_CS_fsm_state31;
  input ap_CS_fsm_state30;
  input ap_CS_fsm_state28;
  input ap_CS_fsm_state17;
  input ap_CS_fsm_state18;
  input ap_CS_fsm_state15;
  input ap_CS_fsm_state16;
  input ap_CS_fsm_state13;

  wire [31:0]Q;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire ap_clk;
  wire [7:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [3:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_i_10__4_n_7;
  wire ram_reg_i_11__10_n_7;
  wire ram_reg_i_12__1_n_7;
  wire ram_reg_i_13__1_n_7;
  wire ram_reg_i_15__1_n_7;
  wire ram_reg_i_16__10_n_7;
  wire ram_reg_i_21__2_n_7;
  wire ram_reg_i_22__5_n_7;
  wire ram_reg_i_23__4_n_7;
  wire ram_reg_i_24__1_n_7;
  wire ram_reg_i_25__1_n_7;
  wire ram_reg_i_26__2_n_7;
  wire ram_reg_i_27__1_n_7;
  wire ram_reg_i_28__3_n_7;
  wire ram_reg_i_29__1_n_7;
  wire ram_reg_i_2__1_n_7;
  wire ram_reg_i_33__1_n_7;
  wire ram_reg_i_34__3_n_7;
  wire ram_reg_i_35__2_n_7;
  wire ram_reg_i_36__2_n_7;
  wire ram_reg_i_37__3_n_7;
  wire ram_reg_i_38__2_n_7;
  wire ram_reg_i_39__2_n_7;
  wire ram_reg_i_3__1_n_7;
  wire ram_reg_i_4__1_n_7;
  wire ram_reg_i_5__1_n_7;
  wire ram_reg_i_6__2_n_7;
  wire ram_reg_i_8__3_n_7;
  wire ram_reg_i_9__0_n_7;
  wire ram_reg_n_10;
  wire ram_reg_n_11;
  wire ram_reg_n_12;
  wire ram_reg_n_13;
  wire ram_reg_n_14;
  wire ram_reg_n_25;
  wire ram_reg_n_26;
  wire ram_reg_n_27;
  wire ram_reg_n_28;
  wire ram_reg_n_29;
  wire ram_reg_n_30;
  wire ram_reg_n_31;
  wire ram_reg_n_32;
  wire ram_reg_n_33;
  wire ram_reg_n_34;
  wire ram_reg_n_35;
  wire ram_reg_n_36;
  wire ram_reg_n_37;
  wire ram_reg_n_38;
  wire ram_reg_n_39;
  wire ram_reg_n_40;
  wire ram_reg_n_7;
  wire ram_reg_n_8;
  wire ram_reg_n_9;
  wire sampStore_0_ce0;
  wire sampStore_0_we0;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,1'b1,1'b1,1'b1,ram_reg_i_2__1_n_7,ram_reg_i_3__1_n_7,ram_reg_i_4__1_n_7,ram_reg_i_5__1_n_7,ram_reg_i_6__2_n_7,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ram_reg_i_2__1_n_7,ram_reg_i_3__1_n_7,ram_reg_i_4__1_n_7,ram_reg_i_5__1_n_7,ram_reg_i_6__2_n_7,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b1,1'b1,Q[31:18]}),
        .DIPADIP(Q[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({ram_reg_n_7,ram_reg_n_8,ram_reg_n_9,ram_reg_n_10,ram_reg_n_11,ram_reg_n_12,ram_reg_n_13,ram_reg_n_14,ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],ram_reg_n_25,ram_reg_n_26,ram_reg_n_27,ram_reg_n_28,ram_reg_n_29,ram_reg_n_30,ram_reg_n_31,ram_reg_n_32,ram_reg_n_33,ram_reg_n_34,ram_reg_n_35,ram_reg_n_36,ram_reg_n_37,ram_reg_n_38}),
        .DOPADOP({ram_reg_n_39,ram_reg_n_40}),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sampStore_0_ce0),
        .ENBWREN(sampStore_0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({sampStore_0_we0,sampStore_0_we0}),
        .WEBWE({1'b0,1'b0,sampStore_0_we0,sampStore_0_we0}));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_10__4
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .O(ram_reg_i_10__4_n_7));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_11__10
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_i_22__5_n_7),
        .O(ram_reg_i_11__10_n_7));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_12__1
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state23),
        .O(ram_reg_i_12__1_n_7));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    ram_reg_i_13__1
       (.I0(ram_reg_i_11__10_n_7),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state9),
        .I5(ram_reg_i_23__4_n_7),
        .O(ram_reg_i_13__1_n_7));
  LUT6 #(
    .INIT(64'hF0E0F0E0F0E000E0)) 
    ram_reg_i_15__1
       (.I0(ram_reg_i_24__1_n_7),
        .I1(ap_CS_fsm_state21),
        .I2(ram_reg_i_8__3_n_7),
        .I3(ram_reg_i_21__2_n_7),
        .I4(ram_reg_i_25__1_n_7),
        .I5(ram_reg_i_26__2_n_7),
        .O(ram_reg_i_15__1_n_7));
  LUT6 #(
    .INIT(64'hFFFFEEFE00000000)) 
    ram_reg_i_16__10
       (.I0(ram_reg_i_27__1_n_7),
        .I1(ram_reg_i_28__3_n_7),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state30),
        .I5(ram_reg_i_8__3_n_7),
        .O(ram_reg_i_16__10_n_7));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_17__1
       (.I0(ap_CS_fsm_state29),
        .I1(ram_reg_1[0]),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state27),
        .I4(ap_CS_fsm_state34),
        .I5(ram_reg_i_29__1_n_7),
        .O(\ap_CS_fsm_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_18__1
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state8),
        .I5(ap_CS_fsm_state9),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_21__2
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state26),
        .I4(ram_reg_i_10__4_n_7),
        .I5(ap_CS_fsm_state22),
        .O(ram_reg_i_21__2_n_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_22__5
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state18),
        .O(ram_reg_i_22__5_n_7));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_23__4
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state15),
        .O(ram_reg_i_23__4_n_7));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h0000FF01)) 
    ram_reg_i_24__1
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_i_33__1_n_7),
        .I3(ram_reg_i_22__5_n_7),
        .I4(ram_reg_i_34__3_n_7),
        .O(ram_reg_i_24__1_n_7));
  LUT6 #(
    .INIT(64'h5555555555550010)) 
    ram_reg_i_25__1
       (.I0(ram_reg_i_10__4_n_7),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state25),
        .I5(ap_CS_fsm_state26),
        .O(ram_reg_i_25__1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_26__2
       (.I0(ap_CS_fsm_state29),
        .I1(ap_CS_fsm_state30),
        .O(ram_reg_i_26__2_n_7));
  LUT6 #(
    .INIT(64'h00F400F400FF00F4)) 
    ram_reg_i_27__1
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state20),
        .I2(ram_reg_i_35__2_n_7),
        .I3(ram_reg_i_21__2_n_7),
        .I4(ram_reg_i_36__2_n_7),
        .I5(ram_reg_i_37__3_n_7),
        .O(ram_reg_i_27__1_n_7));
  LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
    ram_reg_i_28__3
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(ram_reg_i_10__4_n_7),
        .O(ram_reg_i_28__3_n_7));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_29__1
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state26),
        .O(ram_reg_i_29__1_n_7));
  LUT4 #(
    .INIT(16'h0DDD)) 
    ram_reg_i_2__1
       (.I0(ram_reg_1[1]),
        .I1(ram_reg_2[3]),
        .I2(ram_reg_i_8__3_n_7),
        .I3(ram_reg_i_9__0_n_7),
        .O(ram_reg_i_2__1_n_7));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    ram_reg_i_33__1
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state9),
        .O(ram_reg_i_33__1_n_7));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    ram_reg_i_34__3
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state16),
        .O(ram_reg_i_34__3_n_7));
  LUT6 #(
    .INIT(64'hFF0DFF0C00000000)) 
    ram_reg_i_35__2
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state14),
        .I5(ram_reg_i_38__2_n_7),
        .O(ram_reg_i_35__2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_36__2
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state21),
        .I3(ram_reg_i_22__5_n_7),
        .O(ram_reg_i_36__2_n_7));
  LUT5 #(
    .INIT(32'h0000FF0E)) 
    ram_reg_i_37__3
       (.I0(ap_CS_fsm_state9),
        .I1(ram_reg_i_39__2_n_7),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state12),
        .O(ram_reg_i_37__3_n_7));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_38__2
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state19),
        .O(ram_reg_i_38__2_n_7));
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    ram_reg_i_39__2
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state8),
        .O(ram_reg_i_39__2_n_7));
  LUT6 #(
    .INIT(64'hBAFFBA00BAFFBAFF)) 
    ram_reg_i_3__1
       (.I0(ram_reg_i_10__4_n_7),
        .I1(ram_reg_i_11__10_n_7),
        .I2(ram_reg_i_9__0_n_7),
        .I3(ram_reg_i_8__3_n_7),
        .I4(ram_reg_2[2]),
        .I5(ram_reg_1[1]),
        .O(ram_reg_i_3__1_n_7));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    ram_reg_i_4__1
       (.I0(ram_reg_i_10__4_n_7),
        .I1(ram_reg_i_12__1_n_7),
        .I2(ram_reg_i_13__1_n_7),
        .I3(ram_reg_i_9__0_n_7),
        .I4(ram_reg_i_8__3_n_7),
        .I5(ram_reg_3),
        .O(ram_reg_i_4__1_n_7));
  LUT5 #(
    .INIT(32'hFFFEAFAE)) 
    ram_reg_i_5__1
       (.I0(ram_reg_i_15__1_n_7),
        .I1(ap_CS_fsm_state34),
        .I2(ram_reg_1[1]),
        .I3(ap_CS_fsm_state33),
        .I4(ram_reg_2[1]),
        .O(ram_reg_i_5__1_n_7));
  LUT6 #(
    .INIT(64'hFEFFFEFEAEAFAEAE)) 
    ram_reg_i_6__2
       (.I0(ram_reg_i_16__10_n_7),
        .I1(ap_CS_fsm_state34),
        .I2(ram_reg_1[1]),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state32),
        .I5(ram_reg_2[0]),
        .O(ram_reg_i_6__2_n_7));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_8__3
       (.I0(ap_CS_fsm_state34),
        .I1(ram_reg_1[1]),
        .I2(ap_CS_fsm_state31),
        .I3(ap_CS_fsm_state33),
        .I4(ap_CS_fsm_state32),
        .O(ram_reg_i_8__3_n_7));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_9__0
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state21),
        .I3(ram_reg_i_21__2_n_7),
        .O(ram_reg_i_9__0_n_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loadPCL
   (\mOutPtr_reg[0] ,
    mOutPtr110_out,
    internal_empty_n_reg,
    Q,
    \mOutPtr_reg[0]_0 ,
    inStr_V_V_full_n,
    CloneStreamOnce_U0_out1_V_V_write,
    inStr_V_V_empty_n,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    loadPCL_U0_ap_start);
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output internal_empty_n_reg;
  output [0:0]Q;
  input \mOutPtr_reg[0]_0 ;
  input inStr_V_V_full_n;
  input CloneStreamOnce_U0_out1_V_V_write;
  input inStr_V_V_empty_n;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input loadPCL_U0_ap_start;

  wire CloneStreamOnce_U0_out1_V_V_write;
  wire [0:0]Q;
  wire \ap_CS_fsm[1]_i_2_n_7 ;
  wire \ap_CS_fsm[2]_i_2_n_7 ;
  wire \ap_CS_fsm[2]_i_3_n_7 ;
  wire \ap_CS_fsm[2]_i_4_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_7_[2] ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_7;
  wire ap_enable_reg_pp0_iter0_i_2_n_7;
  wire ap_enable_reg_pp0_iter1_i_1_n_7;
  wire ap_enable_reg_pp0_iter1_i_2_n_7;
  wire ap_enable_reg_pp0_iter1_i_3_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [10:0]i_1_fu_422_p2;
  wire i_reg_329;
  wire \i_reg_329[10]_i_2_n_7 ;
  wire \i_reg_329[10]_i_4_n_7 ;
  wire \i_reg_329[10]_i_5_n_7 ;
  wire [10:0]i_reg_329_reg__0;
  wire inStr_V_V_empty_n;
  wire inStr_V_V_full_n;
  wire internal_empty_n_reg;
  wire loadPCL_U0_ap_start;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_2_n_7 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \tmp_reg_484[0]_i_1_n_7 ;
  wire \tmp_reg_484_reg_n_7_[0] ;

  LUT4 #(
    .INIT(16'h2333)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_7_[2] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q),
        .I3(loadPCL_U0_ap_start),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hFFC0F5C0)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(loadPCL_U0_ap_start),
        .I2(Q),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[1]_i_2_n_7 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm[2]_i_2_n_7 ),
        .I1(inStr_V_V_full_n),
        .I2(\tmp_reg_484_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .O(\ap_CS_fsm[1]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h4440444400000000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2_n_7 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(inStr_V_V_full_n),
        .I3(\tmp_reg_484_reg_n_7_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_7),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(i_reg_329_reg__0[10]),
        .I1(i_reg_329_reg__0[9]),
        .I2(i_reg_329_reg__0[0]),
        .I3(\ap_CS_fsm[2]_i_3_n_7 ),
        .I4(\ap_CS_fsm[2]_i_4_n_7 ),
        .O(\ap_CS_fsm[2]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(i_reg_329_reg__0[6]),
        .I1(i_reg_329_reg__0[5]),
        .I2(i_reg_329_reg__0[8]),
        .I3(i_reg_329_reg__0[7]),
        .O(\ap_CS_fsm[2]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(i_reg_329_reg__0[2]),
        .I1(i_reg_329_reg__0[1]),
        .I2(i_reg_329_reg__0[4]),
        .I3(i_reg_329_reg__0[3]),
        .O(\ap_CS_fsm[2]_i_4_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_7_[2] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA888A888A8880000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(loadPCL_U0_ap_start),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter0_i_2_n_7),
        .I5(\ap_CS_fsm[2]_i_2_n_7 ),
        .O(ap_enable_reg_pp0_iter0_i_1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(inStr_V_V_full_n),
        .I1(\tmp_reg_484_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080AA0080800000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm[2]_i_2_n_7 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(ap_enable_reg_pp0_iter1_i_2_n_7),
        .I5(ap_enable_reg_pp0_iter1_i_3_n_7),
        .O(ap_enable_reg_pp0_iter1_i_1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_7),
        .I1(\tmp_reg_484_reg_n_7_[0] ),
        .I2(inStr_V_V_full_n),
        .O(ap_enable_reg_pp0_iter1_i_2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ap_enable_reg_pp0_iter1_i_3
       (.I0(Q),
        .I1(loadPCL_U0_ap_start),
        .O(ap_enable_reg_pp0_iter1_i_3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_7),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_329[0]_i_1 
       (.I0(i_reg_329_reg__0[0]),
        .O(i_1_fu_422_p2[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \i_reg_329[10]_i_1 
       (.I0(\i_reg_329[10]_i_4_n_7 ),
        .I1(loadPCL_U0_ap_start),
        .I2(Q),
        .O(i_reg_329));
  LUT6 #(
    .INIT(64'h8888880800000000)) 
    \i_reg_329[10]_i_2 
       (.I0(\ap_CS_fsm[2]_i_2_n_7 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(\tmp_reg_484_reg_n_7_[0] ),
        .I4(inStr_V_V_full_n),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\i_reg_329[10]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_329[10]_i_3 
       (.I0(\i_reg_329[10]_i_5_n_7 ),
        .I1(i_reg_329_reg__0[6]),
        .I2(i_reg_329_reg__0[9]),
        .I3(i_reg_329_reg__0[8]),
        .I4(i_reg_329_reg__0[7]),
        .I5(i_reg_329_reg__0[10]),
        .O(i_1_fu_422_p2[10]));
  LUT6 #(
    .INIT(64'h5755FFFFFFFFFFFF)) 
    \i_reg_329[10]_i_4 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(inStr_V_V_full_n),
        .I2(\tmp_reg_484_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\ap_CS_fsm[2]_i_2_n_7 ),
        .O(\i_reg_329[10]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_reg_329[10]_i_5 
       (.I0(i_reg_329_reg__0[4]),
        .I1(i_reg_329_reg__0[2]),
        .I2(i_reg_329_reg__0[0]),
        .I3(i_reg_329_reg__0[1]),
        .I4(i_reg_329_reg__0[3]),
        .I5(i_reg_329_reg__0[5]),
        .O(\i_reg_329[10]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_329[1]_i_1 
       (.I0(i_reg_329_reg__0[0]),
        .I1(i_reg_329_reg__0[1]),
        .O(i_1_fu_422_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_329[2]_i_1 
       (.I0(i_reg_329_reg__0[1]),
        .I1(i_reg_329_reg__0[0]),
        .I2(i_reg_329_reg__0[2]),
        .O(i_1_fu_422_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_329[3]_i_1 
       (.I0(i_reg_329_reg__0[2]),
        .I1(i_reg_329_reg__0[0]),
        .I2(i_reg_329_reg__0[1]),
        .I3(i_reg_329_reg__0[3]),
        .O(i_1_fu_422_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_329[4]_i_1 
       (.I0(i_reg_329_reg__0[3]),
        .I1(i_reg_329_reg__0[1]),
        .I2(i_reg_329_reg__0[0]),
        .I3(i_reg_329_reg__0[2]),
        .I4(i_reg_329_reg__0[4]),
        .O(i_1_fu_422_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_329[5]_i_1 
       (.I0(i_reg_329_reg__0[4]),
        .I1(i_reg_329_reg__0[2]),
        .I2(i_reg_329_reg__0[0]),
        .I3(i_reg_329_reg__0[1]),
        .I4(i_reg_329_reg__0[3]),
        .I5(i_reg_329_reg__0[5]),
        .O(i_1_fu_422_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_329[6]_i_1 
       (.I0(\i_reg_329[10]_i_5_n_7 ),
        .I1(i_reg_329_reg__0[6]),
        .O(i_1_fu_422_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_329[7]_i_1 
       (.I0(\i_reg_329[10]_i_5_n_7 ),
        .I1(i_reg_329_reg__0[6]),
        .I2(i_reg_329_reg__0[7]),
        .O(i_1_fu_422_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_329[8]_i_1 
       (.I0(\i_reg_329[10]_i_5_n_7 ),
        .I1(i_reg_329_reg__0[6]),
        .I2(i_reg_329_reg__0[7]),
        .I3(i_reg_329_reg__0[8]),
        .O(i_1_fu_422_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_329[9]_i_1 
       (.I0(\i_reg_329[10]_i_5_n_7 ),
        .I1(i_reg_329_reg__0[6]),
        .I2(i_reg_329_reg__0[7]),
        .I3(i_reg_329_reg__0[8]),
        .I4(i_reg_329_reg__0[9]),
        .O(i_1_fu_422_p2[9]));
  FDRE \i_reg_329_reg[0] 
       (.C(ap_clk),
        .CE(\i_reg_329[10]_i_2_n_7 ),
        .D(i_1_fu_422_p2[0]),
        .Q(i_reg_329_reg__0[0]),
        .R(i_reg_329));
  FDRE \i_reg_329_reg[10] 
       (.C(ap_clk),
        .CE(\i_reg_329[10]_i_2_n_7 ),
        .D(i_1_fu_422_p2[10]),
        .Q(i_reg_329_reg__0[10]),
        .R(i_reg_329));
  FDRE \i_reg_329_reg[1] 
       (.C(ap_clk),
        .CE(\i_reg_329[10]_i_2_n_7 ),
        .D(i_1_fu_422_p2[1]),
        .Q(i_reg_329_reg__0[1]),
        .R(i_reg_329));
  FDRE \i_reg_329_reg[2] 
       (.C(ap_clk),
        .CE(\i_reg_329[10]_i_2_n_7 ),
        .D(i_1_fu_422_p2[2]),
        .Q(i_reg_329_reg__0[2]),
        .R(i_reg_329));
  FDRE \i_reg_329_reg[3] 
       (.C(ap_clk),
        .CE(\i_reg_329[10]_i_2_n_7 ),
        .D(i_1_fu_422_p2[3]),
        .Q(i_reg_329_reg__0[3]),
        .R(i_reg_329));
  FDRE \i_reg_329_reg[4] 
       (.C(ap_clk),
        .CE(\i_reg_329[10]_i_2_n_7 ),
        .D(i_1_fu_422_p2[4]),
        .Q(i_reg_329_reg__0[4]),
        .R(i_reg_329));
  FDRE \i_reg_329_reg[5] 
       (.C(ap_clk),
        .CE(\i_reg_329[10]_i_2_n_7 ),
        .D(i_1_fu_422_p2[5]),
        .Q(i_reg_329_reg__0[5]),
        .R(i_reg_329));
  FDRE \i_reg_329_reg[6] 
       (.C(ap_clk),
        .CE(\i_reg_329[10]_i_2_n_7 ),
        .D(i_1_fu_422_p2[6]),
        .Q(i_reg_329_reg__0[6]),
        .R(i_reg_329));
  FDRE \i_reg_329_reg[7] 
       (.C(ap_clk),
        .CE(\i_reg_329[10]_i_2_n_7 ),
        .D(i_1_fu_422_p2[7]),
        .Q(i_reg_329_reg__0[7]),
        .R(i_reg_329));
  FDRE \i_reg_329_reg[8] 
       (.C(ap_clk),
        .CE(\i_reg_329[10]_i_2_n_7 ),
        .D(i_1_fu_422_p2[8]),
        .Q(i_reg_329_reg__0[8]),
        .R(i_reg_329));
  FDRE \i_reg_329_reg[9] 
       (.C(ap_clk),
        .CE(\i_reg_329[10]_i_2_n_7 ),
        .D(i_1_fu_422_p2[9]),
        .Q(i_reg_329_reg__0[9]),
        .R(i_reg_329));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr[0]_i_2_n_7 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'hBFFF400040004000)) 
    \mOutPtr[0]_i_2 
       (.I0(\tmp_reg_484_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(inStr_V_V_full_n),
        .I4(CloneStreamOnce_U0_out1_V_V_write),
        .I5(inStr_V_V_empty_n),
        .O(\mOutPtr[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \mOutPtr[1]_i_2 
       (.I0(CloneStreamOnce_U0_out1_V_V_write),
        .I1(inStr_V_V_empty_n),
        .I2(\tmp_reg_484_reg_n_7_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_7),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(inStr_V_V_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h0000000070000000)) 
    \mOutPtr[1]_i_3__1 
       (.I0(inStr_V_V_empty_n),
        .I1(CloneStreamOnce_U0_out1_V_V_write),
        .I2(inStr_V_V_full_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_7),
        .I5(\tmp_reg_484_reg_n_7_[0] ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'h00CCEFCC)) 
    \tmp_reg_484[0]_i_1 
       (.I0(inStr_V_V_full_n),
        .I1(\tmp_reg_484_reg_n_7_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[2]_i_2_n_7 ),
        .O(\tmp_reg_484[0]_i_1_n_7 ));
  FDRE \tmp_reg_484_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_484[0]_i_1_n_7 ),
        .Q(\tmp_reg_484_reg_n_7_[0] ),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "pmlp_computeS2_0_2,computeS2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "computeS2,Vivado 2018.3" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    input1_V_V_TVALID,
    input1_V_V_TREADY,
    input1_V_V_TDATA,
    s2_out_V_V_TVALID,
    s2_out_V_V_TREADY,
    s2_out_V_V_TDATA);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [3:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [3:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pmlp_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:input1_V_V:s2_out_V_V, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN pmlp_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input1_V_V TVALID" *) input input1_V_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input1_V_V TREADY" *) output input1_V_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input1_V_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input1_V_V, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 64}, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN pmlp_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [63:0]input1_V_V_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s2_out_V_V TVALID" *) output s2_out_V_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s2_out_V_V TREADY" *) input s2_out_V_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s2_out_V_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s2_out_V_V, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 64}, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN pmlp_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [63:0]s2_out_V_V_TDATA;

  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]input1_V_V_TDATA;
  wire input1_V_V_TREADY;
  wire input1_V_V_TVALID;
  wire interrupt;
  wire [63:0]s2_out_V_V_TDATA;
  wire s2_out_V_V_TREADY;
  wire s2_out_V_V_TVALID;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire [1:0]s_axi_control_BRESP;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire [1:0]s_axi_control_RRESP;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_computeS2 inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input1_V_V_TDATA(input1_V_V_TDATA),
        .input1_V_V_TREADY(input1_V_V_TREADY),
        .input1_V_V_TVALID(input1_V_V_TVALID),
        .interrupt(interrupt),
        .s2_out_V_V_TDATA(s2_out_V_V_TDATA),
        .s2_out_V_V_TREADY(s2_out_V_V_TREADY),
        .s2_out_V_V_TVALID(s2_out_V_V_TVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(s_axi_control_BRESP),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(s_axi_control_RRESP),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DB3i2
   (start_for_Conv1DBuffer_new_U0_full_n,
    Conv1DBuffer_new_U0_ap_start,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    StreamingDataWidthCo_U0_ap_start,
    start_once_reg,
    ap_rst_n_inv);
  output start_for_Conv1DBuffer_new_U0_full_n;
  output Conv1DBuffer_new_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input StreamingDataWidthCo_U0_ap_start;
  input start_once_reg;
  input ap_rst_n_inv;

  wire Conv1DBuffer_new_U0_ap_start;
  wire [0:0]Q;
  wire StreamingDataWidthCo_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__33_n_7;
  wire internal_full_n_i_1__33_n_7;
  wire internal_full_n_i_2__11_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Conv1DBuffer_new_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__33
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Conv1DBuffer_new_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__33_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__33_n_7),
        .Q(Conv1DBuffer_new_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__33
       (.I0(internal_full_n_i_2__11_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_Conv1DBuffer_new_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__33_n_7));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'h00700000)) 
    internal_full_n_i_2__11
       (.I0(Conv1DBuffer_new_U0_ap_start),
        .I1(Q),
        .I2(start_for_Conv1DBuffer_new_U0_full_n),
        .I3(start_once_reg),
        .I4(StreamingDataWidthCo_U0_ap_start),
        .O(internal_full_n_i_2__11_n_7));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'h88088888)) 
    internal_full_n_i_3__16
       (.I0(Q),
        .I1(Conv1DBuffer_new_U0_ap_start),
        .I2(StreamingDataWidthCo_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_Conv1DBuffer_new_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__33_n_7),
        .Q(start_for_Conv1DBuffer_new_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(Conv1DBuffer_new_U0_ap_start),
        .I1(Q),
        .I2(start_for_Conv1DBuffer_new_U0_full_n),
        .I3(start_once_reg),
        .I4(StreamingDataWidthCo_U0_ap_start),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(Conv1DBuffer_new_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DB7jG
   (start_for_Conv1DBuffer_new405_U0_full_n,
    Conv1DBuffer_new405_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    ap_ready,
    StreamingMaxPool_Pre_U0_ap_start,
    start_once_reg,
    start_once_reg_0,
    start_for_Conv1DMac_new406_U0_full_n,
    ap_rst_n_inv);
  output start_for_Conv1DBuffer_new405_U0_full_n;
  output Conv1DBuffer_new405_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input ap_ready;
  input StreamingMaxPool_Pre_U0_ap_start;
  input start_once_reg;
  input start_once_reg_0;
  input start_for_Conv1DMac_new406_U0_full_n;
  input ap_rst_n_inv;

  wire Conv1DBuffer_new405_U0_ap_start;
  wire StreamingMaxPool_Pre_U0_ap_start;
  wire ap_clk;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__38_n_7;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__38_n_7;
  wire internal_full_n_i_2__17_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Conv1DBuffer_new405_U0_full_n;
  wire start_for_Conv1DMac_new406_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__38
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Conv1DBuffer_new405_U0_ap_start),
        .I3(ap_ready),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__38_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__38_n_7),
        .Q(Conv1DBuffer_new405_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__38
       (.I0(internal_full_n_i_2__17_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_Conv1DBuffer_new405_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__38_n_7));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT5 #(
    .INIT(32'h00700000)) 
    internal_full_n_i_2__17
       (.I0(Conv1DBuffer_new405_U0_ap_start),
        .I1(ap_ready),
        .I2(start_for_Conv1DBuffer_new405_U0_full_n),
        .I3(start_once_reg),
        .I4(StreamingMaxPool_Pre_U0_ap_start),
        .O(internal_full_n_i_2__17_n_7));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT5 #(
    .INIT(32'h88088888)) 
    internal_full_n_i_3__20
       (.I0(ap_ready),
        .I1(Conv1DBuffer_new405_U0_ap_start),
        .I2(StreamingMaxPool_Pre_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_Conv1DBuffer_new405_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__38_n_7),
        .Q(start_for_Conv1DBuffer_new405_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(Conv1DBuffer_new405_U0_ap_start),
        .I1(ap_ready),
        .I2(start_for_Conv1DBuffer_new405_U0_full_n),
        .I3(start_once_reg),
        .I4(StreamingMaxPool_Pre_U0_ap_start),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_ready),
        .I3(Conv1DBuffer_new405_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \mOutPtr[1]_i_2__37 
       (.I0(Conv1DBuffer_new405_U0_ap_start),
        .I1(start_once_reg_0),
        .I2(start_for_Conv1DMac_new406_U0_full_n),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DBVhK
   (start_for_Conv1DBuffer_new397_U0_full_n,
    Conv1DBuffer_new397_U0_ap_start,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    start_once_reg,
    grouperPE_U0_ap_start,
    ap_rst_n_inv);
  output start_for_Conv1DBuffer_new397_U0_full_n;
  output Conv1DBuffer_new397_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input start_once_reg;
  input grouperPE_U0_ap_start;
  input ap_rst_n_inv;

  wire Conv1DBuffer_new397_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grouperPE_U0_ap_start;
  wire internal_empty_n_i_1__25_n_7;
  wire internal_full_n_i_1__25_n_7;
  wire internal_full_n_i_2_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Conv1DBuffer_new397_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__25
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Conv1DBuffer_new397_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__25_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_7),
        .Q(Conv1DBuffer_new397_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__25
       (.I0(internal_full_n_i_2_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_Conv1DBuffer_new397_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__25_n_7));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2
       (.I0(Conv1DBuffer_new397_U0_ap_start),
        .I1(Q),
        .I2(start_for_Conv1DBuffer_new397_U0_full_n),
        .I3(grouperPE_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_full_n_i_3__8
       (.I0(Q),
        .I1(Conv1DBuffer_new397_U0_ap_start),
        .I2(start_once_reg),
        .I3(grouperPE_U0_ap_start),
        .I4(start_for_Conv1DBuffer_new397_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__25_n_7),
        .Q(start_for_Conv1DBuffer_new397_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(Conv1DBuffer_new397_U0_ap_start),
        .I1(Q),
        .I2(start_for_Conv1DBuffer_new397_U0_full_n),
        .I3(grouperPE_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(Conv1DBuffer_new397_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DBZio
   (start_for_Conv1DBuffer_new401_U0_full_n,
    Conv1DBuffer_new401_U0_ap_start,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    StreamingDataWidthCo_1_U0_ap_start,
    start_once_reg,
    ap_rst_n_inv);
  output start_for_Conv1DBuffer_new401_U0_full_n;
  output Conv1DBuffer_new401_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input StreamingDataWidthCo_1_U0_ap_start;
  input start_once_reg;
  input ap_rst_n_inv;

  wire Conv1DBuffer_new401_U0_ap_start;
  wire [0:0]Q;
  wire StreamingDataWidthCo_1_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__29_n_7;
  wire internal_full_n_i_1__29_n_7;
  wire internal_full_n_i_2__5_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Conv1DBuffer_new401_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__29
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Conv1DBuffer_new401_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__29_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__29_n_7),
        .Q(Conv1DBuffer_new401_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__29
       (.I0(internal_full_n_i_2__5_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_Conv1DBuffer_new401_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__29_n_7));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'h00700000)) 
    internal_full_n_i_2__5
       (.I0(Conv1DBuffer_new401_U0_ap_start),
        .I1(Q),
        .I2(start_for_Conv1DBuffer_new401_U0_full_n),
        .I3(start_once_reg),
        .I4(StreamingDataWidthCo_1_U0_ap_start),
        .O(internal_full_n_i_2__5_n_7));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'h88088888)) 
    internal_full_n_i_3__12
       (.I0(Q),
        .I1(Conv1DBuffer_new401_U0_ap_start),
        .I2(StreamingDataWidthCo_1_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_Conv1DBuffer_new401_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__29_n_7),
        .Q(start_for_Conv1DBuffer_new401_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(Conv1DBuffer_new401_U0_ap_start),
        .I1(Q),
        .I2(start_for_Conv1DBuffer_new401_U0_full_n),
        .I3(start_once_reg),
        .I4(StreamingDataWidthCo_1_U0_ap_start),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(Conv1DBuffer_new401_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DBbbk
   (start_for_Conv1DBuffer_new_1_U0_full_n,
    Conv1DBuffer_new_1_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    ap_ready,
    StreamingDataWidthCo_3_U0_ap_start,
    start_once_reg,
    start_once_reg_0,
    start_for_Conv1DMac_new_1_U0_full_n,
    ap_rst_n_inv);
  output start_for_Conv1DBuffer_new_1_U0_full_n;
  output Conv1DBuffer_new_1_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input ap_ready;
  input StreamingDataWidthCo_3_U0_ap_start;
  input start_once_reg;
  input start_once_reg_0;
  input start_for_Conv1DMac_new_1_U0_full_n;
  input ap_rst_n_inv;

  wire Conv1DBuffer_new_1_U0_ap_start;
  wire StreamingDataWidthCo_3_U0_ap_start;
  wire ap_clk;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__42_n_7;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__42_n_7;
  wire internal_full_n_i_2__23_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Conv1DBuffer_new_1_U0_full_n;
  wire start_for_Conv1DMac_new_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__42
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Conv1DBuffer_new_1_U0_ap_start),
        .I3(ap_ready),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__42_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__42_n_7),
        .Q(Conv1DBuffer_new_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__42
       (.I0(internal_full_n_i_2__23_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__42_n_7));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'h00700000)) 
    internal_full_n_i_2__23
       (.I0(Conv1DBuffer_new_1_U0_ap_start),
        .I1(ap_ready),
        .I2(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I3(start_once_reg),
        .I4(StreamingDataWidthCo_3_U0_ap_start),
        .O(internal_full_n_i_2__23_n_7));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'h88088888)) 
    internal_full_n_i_3__24
       (.I0(ap_ready),
        .I1(Conv1DBuffer_new_1_U0_ap_start),
        .I2(StreamingDataWidthCo_3_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_Conv1DBuffer_new_1_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__42_n_7),
        .Q(start_for_Conv1DBuffer_new_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(Conv1DBuffer_new_1_U0_ap_start),
        .I1(ap_ready),
        .I2(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I3(start_once_reg),
        .I4(StreamingDataWidthCo_3_U0_ap_start),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_ready),
        .I3(Conv1DBuffer_new_1_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \mOutPtr[1]_i_2__41 
       (.I0(Conv1DBuffer_new_1_U0_ap_start),
        .I1(start_once_reg_0),
        .I2(start_for_Conv1DMac_new_1_U0_full_n),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DM0iy
   (start_for_Conv1DMac_new402_U0_full_n,
    Conv1DMac_new402_U0_ap_start,
    internal_full_n_reg_0,
    ap_clk,
    start_once_reg,
    Conv1DBuffer_new401_U0_ap_start,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    ap_rst_n_inv);
  output start_for_Conv1DMac_new402_U0_full_n;
  output Conv1DMac_new402_U0_ap_start;
  output internal_full_n_reg_0;
  input ap_clk;
  input start_once_reg;
  input Conv1DBuffer_new401_U0_ap_start;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input ap_rst_n_inv;

  wire Conv1DBuffer_new401_U0_ap_start;
  wire Conv1DMac_new402_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__30_n_7;
  wire internal_full_n_i_1__30_n_7;
  wire internal_full_n_i_2__6_n_7;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Conv1DMac_new402_U0_full_n;
  wire start_once_reg;

  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[1]_i_2__6 
       (.I0(start_for_Conv1DMac_new402_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DBuffer_new401_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__30
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Conv1DMac_new402_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__30_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__30_n_7),
        .Q(Conv1DMac_new402_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__30
       (.I0(internal_full_n_i_2__6_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_Conv1DMac_new402_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__30_n_7));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__6
       (.I0(Conv1DMac_new402_U0_ap_start),
        .I1(Q),
        .I2(start_for_Conv1DMac_new402_U0_full_n),
        .I3(Conv1DBuffer_new401_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__6_n_7));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_full_n_i_3__13
       (.I0(Q),
        .I1(Conv1DMac_new402_U0_ap_start),
        .I2(start_once_reg),
        .I3(Conv1DBuffer_new401_U0_ap_start),
        .I4(start_for_Conv1DMac_new402_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__30_n_7),
        .Q(start_for_Conv1DMac_new402_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(Conv1DMac_new402_U0_ap_start),
        .I1(Q),
        .I2(start_for_Conv1DMac_new402_U0_full_n),
        .I3(Conv1DBuffer_new401_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(Conv1DMac_new402_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DM4jc
   (start_for_Conv1DMac_new_U0_full_n,
    Conv1DMac_new_U0_ap_start,
    internal_full_n_reg_0,
    ap_clk,
    start_once_reg,
    Conv1DBuffer_new_U0_ap_start,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    ap_rst_n_inv);
  output start_for_Conv1DMac_new_U0_full_n;
  output Conv1DMac_new_U0_ap_start;
  output internal_full_n_reg_0;
  input ap_clk;
  input start_once_reg;
  input Conv1DBuffer_new_U0_ap_start;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input ap_rst_n_inv;

  wire Conv1DBuffer_new_U0_ap_start;
  wire Conv1DMac_new_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__34_n_7;
  wire internal_full_n_i_1__34_n_7;
  wire internal_full_n_i_2__12_n_7;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Conv1DMac_new_U0_full_n;
  wire start_once_reg;

  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[1]_i_2__10 
       (.I0(start_for_Conv1DMac_new_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DBuffer_new_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__34
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Conv1DMac_new_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__34_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__34_n_7),
        .Q(Conv1DMac_new_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__34
       (.I0(internal_full_n_i_2__12_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_Conv1DMac_new_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__34_n_7));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__12
       (.I0(Conv1DMac_new_U0_ap_start),
        .I1(Q),
        .I2(start_for_Conv1DMac_new_U0_full_n),
        .I3(Conv1DBuffer_new_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__12_n_7));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_full_n_i_3__17
       (.I0(Q),
        .I1(Conv1DMac_new_U0_ap_start),
        .I2(start_once_reg),
        .I3(Conv1DBuffer_new_U0_ap_start),
        .I4(start_for_Conv1DMac_new_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__34_n_7),
        .Q(start_for_Conv1DMac_new_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(Conv1DMac_new_U0_ap_start),
        .I1(Q),
        .I2(start_for_Conv1DMac_new_U0_full_n),
        .I3(Conv1DBuffer_new_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(Conv1DMac_new_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DM8jQ
   (start_for_Conv1DMac_new406_U0_full_n,
    Conv1DMac_new406_U0_ap_start,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    Conv1DBuffer_new405_U0_ap_start,
    start_once_reg,
    ap_rst_n_inv);
  output start_for_Conv1DMac_new406_U0_full_n;
  output Conv1DMac_new406_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input Conv1DBuffer_new405_U0_ap_start;
  input start_once_reg;
  input ap_rst_n_inv;

  wire Conv1DBuffer_new405_U0_ap_start;
  wire Conv1DMac_new406_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__39_n_7;
  wire internal_full_n_i_1__39_n_7;
  wire internal_full_n_i_2__18_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Conv1DMac_new406_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__39
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Conv1DMac_new406_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__39_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__39_n_7),
        .Q(Conv1DMac_new406_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__39
       (.I0(internal_full_n_i_2__18_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_Conv1DMac_new406_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__39_n_7));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'h00700000)) 
    internal_full_n_i_2__18
       (.I0(Conv1DMac_new406_U0_ap_start),
        .I1(Q),
        .I2(start_for_Conv1DMac_new406_U0_full_n),
        .I3(start_once_reg),
        .I4(Conv1DBuffer_new405_U0_ap_start),
        .O(internal_full_n_i_2__18_n_7));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'h88088888)) 
    internal_full_n_i_3__21
       (.I0(Q),
        .I1(Conv1DMac_new406_U0_ap_start),
        .I2(Conv1DBuffer_new405_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_Conv1DMac_new406_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__39_n_7),
        .Q(start_for_Conv1DMac_new406_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(Conv1DMac_new406_U0_ap_start),
        .I1(Q),
        .I2(start_for_Conv1DMac_new406_U0_full_n),
        .I3(start_once_reg),
        .I4(Conv1DBuffer_new405_U0_ap_start),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(Conv1DMac_new406_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DMWhU
   (start_for_Conv1DMac_new398_U0_full_n,
    Conv1DMac_new398_U0_ap_start,
    internal_full_n_reg_0,
    ap_clk,
    start_once_reg,
    Conv1DBuffer_new397_U0_ap_start,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    ap_rst_n_inv);
  output start_for_Conv1DMac_new398_U0_full_n;
  output Conv1DMac_new398_U0_ap_start;
  output internal_full_n_reg_0;
  input ap_clk;
  input start_once_reg;
  input Conv1DBuffer_new397_U0_ap_start;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input ap_rst_n_inv;

  wire Conv1DBuffer_new397_U0_ap_start;
  wire Conv1DMac_new398_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__26_n_7;
  wire internal_full_n_i_1__26_n_7;
  wire internal_full_n_i_2__0_n_7;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Conv1DMac_new398_U0_full_n;
  wire start_once_reg;

  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(start_for_Conv1DMac_new398_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DBuffer_new397_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__26
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Conv1DMac_new398_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__26_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__26_n_7),
        .Q(Conv1DMac_new398_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__26
       (.I0(internal_full_n_i_2__0_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_Conv1DMac_new398_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__26_n_7));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__0
       (.I0(Conv1DMac_new398_U0_ap_start),
        .I1(Q),
        .I2(start_for_Conv1DMac_new398_U0_full_n),
        .I3(Conv1DBuffer_new397_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__0_n_7));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_full_n_i_3__9
       (.I0(Q),
        .I1(Conv1DMac_new398_U0_ap_start),
        .I2(start_once_reg),
        .I3(Conv1DBuffer_new397_U0_ap_start),
        .I4(start_for_Conv1DMac_new398_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__26_n_7),
        .Q(start_for_Conv1DMac_new398_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(Conv1DMac_new398_U0_ap_start),
        .I1(Q),
        .I2(start_for_Conv1DMac_new398_U0_full_n),
        .I3(Conv1DBuffer_new397_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(Conv1DMac_new398_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Conv1DMbck
   (start_for_Conv1DMac_new_1_U0_full_n,
    Conv1DMac_new_1_U0_ap_start,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    Conv1DBuffer_new_1_U0_ap_start,
    start_once_reg,
    ap_rst_n_inv);
  output start_for_Conv1DMac_new_1_U0_full_n;
  output Conv1DMac_new_1_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input Conv1DBuffer_new_1_U0_ap_start;
  input start_once_reg;
  input ap_rst_n_inv;

  wire Conv1DBuffer_new_1_U0_ap_start;
  wire Conv1DMac_new_1_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__43_n_7;
  wire internal_full_n_i_1__43_n_7;
  wire internal_full_n_i_2__24_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Conv1DMac_new_1_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__43
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Conv1DMac_new_1_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__43_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__43_n_7),
        .Q(Conv1DMac_new_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__43
       (.I0(internal_full_n_i_2__24_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_Conv1DMac_new_1_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__43_n_7));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'h00700000)) 
    internal_full_n_i_2__24
       (.I0(Conv1DMac_new_1_U0_ap_start),
        .I1(Q),
        .I2(start_for_Conv1DMac_new_1_U0_full_n),
        .I3(start_once_reg),
        .I4(Conv1DBuffer_new_1_U0_ap_start),
        .O(internal_full_n_i_2__24_n_7));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'h88088888)) 
    internal_full_n_i_3__25
       (.I0(Q),
        .I1(Conv1DMac_new_1_U0_ap_start),
        .I2(Conv1DBuffer_new_1_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_Conv1DMac_new_1_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__43_n_7),
        .Q(start_for_Conv1DMac_new_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(Conv1DMac_new_1_U0_ap_start),
        .I1(Q),
        .I2(start_for_Conv1DMac_new_1_U0_full_n),
        .I3(start_once_reg),
        .I4(Conv1DBuffer_new_1_U0_ap_start),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(Conv1DMac_new_1_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Relu1D3Xh4
   (start_for_Relu1D399_U0_full_n,
    Relu1D399_U0_ap_start,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    ap_clk,
    start_once_reg,
    Conv1DMac_new398_U0_ap_start,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    ap_ready,
    start_once_reg_0,
    start_for_StreamingDataWidthCo_1_U0_full_n,
    ap_rst_n_inv);
  output start_for_Relu1D399_U0_full_n;
  output Relu1D399_U0_ap_start;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  input ap_clk;
  input start_once_reg;
  input Conv1DMac_new398_U0_ap_start;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input ap_ready;
  input start_once_reg_0;
  input start_for_StreamingDataWidthCo_1_U0_full_n;
  input ap_rst_n_inv;

  wire Conv1DMac_new398_U0_ap_start;
  wire Relu1D399_U0_ap_start;
  wire ap_clk;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__27_n_7;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__27_n_7;
  wire internal_full_n_i_2__1_n_7;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Relu1D399_U0_full_n;
  wire start_for_StreamingDataWidthCo_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  LUT3 #(
    .INIT(8'hE0)) 
    int_ap_idle_i_5
       (.I0(start_for_Relu1D399_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DMac_new398_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__27
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Relu1D399_U0_ap_start),
        .I3(ap_ready),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__27_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__27_n_7),
        .Q(Relu1D399_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__27
       (.I0(internal_full_n_i_2__1_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_Relu1D399_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__27_n_7));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__1
       (.I0(Relu1D399_U0_ap_start),
        .I1(ap_ready),
        .I2(start_for_Relu1D399_U0_full_n),
        .I3(Conv1DMac_new398_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_full_n_i_3__10
       (.I0(ap_ready),
        .I1(Relu1D399_U0_ap_start),
        .I2(start_once_reg),
        .I3(Conv1DMac_new398_U0_ap_start),
        .I4(start_for_Relu1D399_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__27_n_7),
        .Q(start_for_Relu1D399_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(Relu1D399_U0_ap_start),
        .I1(ap_ready),
        .I2(start_for_Relu1D399_U0_full_n),
        .I3(Conv1DMac_new398_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_ready),
        .I3(Relu1D399_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \mOutPtr[1]_i_2__27 
       (.I0(Relu1D399_U0_ap_start),
        .I1(start_once_reg_0),
        .I2(start_for_StreamingDataWidthCo_1_U0_full_n),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Relu1D41iI
   (start_for_Relu1D403_U0_full_n,
    Relu1D403_U0_ap_start,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_clk,
    start_once_reg,
    Conv1DMac_new402_U0_ap_start,
    start_for_StreamingDataWidthCo_U0_full_n,
    start_once_reg_0,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    ap_rst_n_inv);
  output start_for_Relu1D403_U0_full_n;
  output Relu1D403_U0_ap_start;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  input ap_clk;
  input start_once_reg;
  input Conv1DMac_new402_U0_ap_start;
  input start_for_StreamingDataWidthCo_U0_full_n;
  input start_once_reg_0;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input ap_rst_n_inv;

  wire Conv1DMac_new402_U0_ap_start;
  wire [0:0]Q;
  wire Relu1D403_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__31_n_7;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__31_n_7;
  wire internal_full_n_i_2__7_n_7;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Relu1D403_U0_full_n;
  wire start_for_StreamingDataWidthCo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h57)) 
    int_ap_idle_i_17
       (.I0(Relu1D403_U0_ap_start),
        .I1(start_for_StreamingDataWidthCo_U0_full_n),
        .I2(start_once_reg_0),
        .O(internal_empty_n_reg_0));
  LUT3 #(
    .INIT(8'hE0)) 
    int_ap_idle_i_8
       (.I0(start_for_Relu1D403_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DMac_new402_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__31
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Relu1D403_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__31_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__31_n_7),
        .Q(Relu1D403_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__31
       (.I0(internal_full_n_i_2__7_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_Relu1D403_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__31_n_7));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__7
       (.I0(Relu1D403_U0_ap_start),
        .I1(Q),
        .I2(start_for_Relu1D403_U0_full_n),
        .I3(Conv1DMac_new402_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__7_n_7));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_full_n_i_3__14
       (.I0(Q),
        .I1(Relu1D403_U0_ap_start),
        .I2(start_once_reg),
        .I3(Conv1DMac_new402_U0_ap_start),
        .I4(start_for_Relu1D403_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__31_n_7),
        .Q(start_for_Relu1D403_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(Relu1D403_U0_ap_start),
        .I1(Q),
        .I2(start_for_Relu1D403_U0_full_n),
        .I3(Conv1DMac_new402_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(Relu1D403_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \mOutPtr[1]_i_2__31 
       (.I0(Relu1D403_U0_ap_start),
        .I1(start_once_reg_0),
        .I2(start_for_StreamingDataWidthCo_U0_full_n),
        .O(internal_empty_n_reg_1));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Relu1D49j0
   (start_for_Relu1D407_U0_full_n,
    Relu1D407_U0_ap_start,
    internal_full_n_reg_0,
    ap_clk,
    start_once_reg,
    Conv1DMac_new406_U0_ap_start,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    ap_rst_n_inv);
  output start_for_Relu1D407_U0_full_n;
  output Relu1D407_U0_ap_start;
  output internal_full_n_reg_0;
  input ap_clk;
  input start_once_reg;
  input Conv1DMac_new406_U0_ap_start;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input ap_rst_n_inv;

  wire Conv1DMac_new406_U0_ap_start;
  wire [0:0]Q;
  wire Relu1D407_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__40_n_7;
  wire internal_full_n_i_1__40_n_7;
  wire internal_full_n_i_2__19_n_7;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Relu1D407_U0_full_n;
  wire start_once_reg;

  LUT3 #(
    .INIT(8'hE0)) 
    int_ap_idle_i_9
       (.I0(start_for_Relu1D407_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DMac_new406_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__40
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Relu1D407_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__40_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__40_n_7),
        .Q(Relu1D407_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__40
       (.I0(internal_full_n_i_2__19_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_Relu1D407_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__40_n_7));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__19
       (.I0(Relu1D407_U0_ap_start),
        .I1(Q),
        .I2(start_for_Relu1D407_U0_full_n),
        .I3(Conv1DMac_new406_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__19_n_7));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_full_n_i_3__22
       (.I0(Q),
        .I1(Relu1D407_U0_ap_start),
        .I2(start_once_reg),
        .I3(Conv1DMac_new406_U0_ap_start),
        .I4(start_for_Relu1D407_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__40_n_7),
        .Q(start_for_Relu1D407_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(Relu1D407_U0_ap_start),
        .I1(Q),
        .I2(start_for_Relu1D407_U0_full_n),
        .I3(Conv1DMac_new406_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(Relu1D407_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Relu1D_U0
   (start_for_Relu1D_U0_full_n,
    Relu1D_U0_ap_start,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    ap_clk,
    start_once_reg,
    Conv1DMac_new_U0_ap_start,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    ap_ready,
    start_once_reg_0,
    start_for_StreamingDataWidthCo_2_U0_full_n,
    ap_rst_n_inv);
  output start_for_Relu1D_U0_full_n;
  output Relu1D_U0_ap_start;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  input ap_clk;
  input start_once_reg;
  input Conv1DMac_new_U0_ap_start;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input ap_ready;
  input start_once_reg_0;
  input start_for_StreamingDataWidthCo_2_U0_full_n;
  input ap_rst_n_inv;

  wire Conv1DMac_new_U0_ap_start;
  wire Relu1D_U0_ap_start;
  wire ap_clk;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__35_n_7;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__35_n_7;
  wire internal_full_n_i_2__13_n_7;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Relu1D_U0_full_n;
  wire start_for_StreamingDataWidthCo_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  LUT3 #(
    .INIT(8'hE0)) 
    int_ap_idle_i_16
       (.I0(start_for_Relu1D_U0_full_n),
        .I1(start_once_reg),
        .I2(Conv1DMac_new_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__35
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Relu1D_U0_ap_start),
        .I3(ap_ready),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__35_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__35_n_7),
        .Q(Relu1D_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__35
       (.I0(internal_full_n_i_2__13_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_Relu1D_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__35_n_7));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__13
       (.I0(Relu1D_U0_ap_start),
        .I1(ap_ready),
        .I2(start_for_Relu1D_U0_full_n),
        .I3(Conv1DMac_new_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__13_n_7));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_full_n_i_3__18
       (.I0(ap_ready),
        .I1(Relu1D_U0_ap_start),
        .I2(start_once_reg),
        .I3(Conv1DMac_new_U0_ap_start),
        .I4(start_for_Relu1D_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__35_n_7),
        .Q(start_for_Relu1D_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(Relu1D_U0_ap_start),
        .I1(ap_ready),
        .I2(start_for_Relu1D_U0_full_n),
        .I3(Conv1DMac_new_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_ready),
        .I3(Relu1D_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \mOutPtr[1]_i_2__35 
       (.I0(Relu1D_U0_ap_start),
        .I1(start_once_reg_0),
        .I2(start_for_StreamingDataWidthCo_2_U0_full_n),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Relu1D_bdk
   (start_for_Relu1D_1_U0_full_n,
    Relu1D_1_U0_ap_start,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    start_once_reg,
    Conv1DMac_new_1_U0_ap_start,
    ap_rst_n_inv);
  output start_for_Relu1D_1_U0_full_n;
  output Relu1D_1_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input start_once_reg;
  input Conv1DMac_new_1_U0_ap_start;
  input ap_rst_n_inv;

  wire Conv1DMac_new_1_U0_ap_start;
  wire [0:0]Q;
  wire Relu1D_1_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__44_n_7;
  wire internal_full_n_i_1__44_n_7;
  wire internal_full_n_i_2__25_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Relu1D_1_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__44
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Relu1D_1_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__44_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__44_n_7),
        .Q(Relu1D_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__44
       (.I0(internal_full_n_i_2__25_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_Relu1D_1_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__44_n_7));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__25
       (.I0(Relu1D_1_U0_ap_start),
        .I1(Q),
        .I2(start_for_Relu1D_1_U0_full_n),
        .I3(Conv1DMac_new_1_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__25_n_7));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_full_n_i_3__26
       (.I0(Q),
        .I1(Relu1D_1_U0_ap_start),
        .I2(start_once_reg),
        .I3(Conv1DMac_new_1_U0_ap_start),
        .I4(start_for_Relu1D_1_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__44_n_7),
        .Q(start_for_Relu1D_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(Relu1D_1_U0_ap_start),
        .I1(Q),
        .I2(start_for_Relu1D_1_U0_full_n),
        .I3(Conv1DMac_new_1_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(Relu1D_1_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_ResizeSbfk
   (start_for_ResizeStream_U0_full_n,
    ResizeStream_U0_ap_start,
    ap_clk,
    ap_rst_n,
    ResizeStream_U0_ap_done,
    StreamingDataWidthCo_4_U0_ap_start,
    start_once_reg,
    ap_rst_n_inv);
  output start_for_ResizeStream_U0_full_n;
  output ResizeStream_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input ResizeStream_U0_ap_done;
  input StreamingDataWidthCo_4_U0_ap_start;
  input start_once_reg;
  input ap_rst_n_inv;

  wire ResizeStream_U0_ap_done;
  wire ResizeStream_U0_ap_start;
  wire StreamingDataWidthCo_4_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__46_n_7;
  wire internal_full_n_i_1__46_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr[1]_i_3__17_n_7 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_ResizeStream_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__46
       (.I0(ResizeStream_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__17_n_7 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__46_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__46_n_7),
        .Q(ResizeStream_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__46
       (.I0(\mOutPtr[1]_i_3__17_n_7 ),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_ResizeStream_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__46_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__46_n_7),
        .Q(start_for_ResizeStream_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(ResizeStream_U0_ap_start),
        .I1(ResizeStream_U0_ap_done),
        .I2(start_for_ResizeStream_U0_full_n),
        .I3(start_once_reg),
        .I4(StreamingDataWidthCo_4_U0_ap_start),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[1]_i_3__17_n_7 ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'h88088888)) 
    \mOutPtr[1]_i_2__44 
       (.I0(ResizeStream_U0_ap_done),
        .I1(ResizeStream_U0_ap_start),
        .I2(StreamingDataWidthCo_4_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_ResizeStream_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'h00700000)) 
    \mOutPtr[1]_i_3__17 
       (.I0(ResizeStream_U0_ap_start),
        .I1(ResizeStream_U0_ap_done),
        .I2(start_for_ResizeStream_U0_full_n),
        .I3(start_once_reg),
        .I4(StreamingDataWidthCo_4_U0_ap_start),
        .O(\mOutPtr[1]_i_3__17_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Streami2iS
   (start_for_StreamingDataWidthCo_U0_full_n,
    StreamingDataWidthCo_U0_ap_start,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_clk,
    start_for_Conv1DBuffer_new_U0_full_n,
    start_once_reg,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    Relu1D403_U0_ap_start,
    start_once_reg_0,
    ap_rst_n_inv);
  output start_for_StreamingDataWidthCo_U0_full_n;
  output StreamingDataWidthCo_U0_ap_start;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  input ap_clk;
  input start_for_Conv1DBuffer_new_U0_full_n;
  input start_once_reg;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input Relu1D403_U0_ap_start;
  input start_once_reg_0;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire Relu1D403_U0_ap_start;
  wire StreamingDataWidthCo_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__32_n_7;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__32_n_7;
  wire internal_full_n_i_2__9_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Conv1DBuffer_new_U0_full_n;
  wire start_for_StreamingDataWidthCo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h57)) 
    int_ap_idle_i_23
       (.I0(StreamingDataWidthCo_U0_ap_start),
        .I1(start_for_Conv1DBuffer_new_U0_full_n),
        .I2(start_once_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__32
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(StreamingDataWidthCo_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__32_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__32_n_7),
        .Q(StreamingDataWidthCo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__32
       (.I0(internal_full_n_i_2__9_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_StreamingDataWidthCo_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__32_n_7));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'h00700000)) 
    internal_full_n_i_2__9
       (.I0(StreamingDataWidthCo_U0_ap_start),
        .I1(Q),
        .I2(start_for_StreamingDataWidthCo_U0_full_n),
        .I3(start_once_reg_0),
        .I4(Relu1D403_U0_ap_start),
        .O(internal_full_n_i_2__9_n_7));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'h88088888)) 
    internal_full_n_i_3__15
       (.I0(Q),
        .I1(StreamingDataWidthCo_U0_ap_start),
        .I2(Relu1D403_U0_ap_start),
        .I3(start_once_reg_0),
        .I4(start_for_StreamingDataWidthCo_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__32_n_7),
        .Q(start_for_StreamingDataWidthCo_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(StreamingDataWidthCo_U0_ap_start),
        .I1(Q),
        .I2(start_for_StreamingDataWidthCo_U0_full_n),
        .I3(start_once_reg_0),
        .I4(Relu1D403_U0_ap_start),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(StreamingDataWidthCo_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \mOutPtr[1]_i_2__32 
       (.I0(StreamingDataWidthCo_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new_U0_full_n),
        .O(internal_empty_n_reg_1));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Streami5jm
   (start_for_StreamingDataWidthCo_2_U0_full_n,
    StreamingDataWidthCo_2_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    start_for_StreamingMaxPool_Pre_U0_full_n,
    start_once_reg,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    Relu1D_U0_ap_start,
    start_once_reg_0,
    ap_rst_n_inv);
  output start_for_StreamingDataWidthCo_2_U0_full_n;
  output StreamingDataWidthCo_2_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input start_for_StreamingMaxPool_Pre_U0_full_n;
  input start_once_reg;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input Relu1D_U0_ap_start;
  input start_once_reg_0;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire Relu1D_U0_ap_start;
  wire StreamingDataWidthCo_2_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__36_n_7;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__36_n_7;
  wire internal_full_n_i_2__15_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_StreamingDataWidthCo_2_U0_full_n;
  wire start_for_StreamingMaxPool_Pre_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  LUT3 #(
    .INIT(8'h57)) 
    int_ap_idle_i_19
       (.I0(StreamingDataWidthCo_2_U0_ap_start),
        .I1(start_for_StreamingMaxPool_Pre_U0_full_n),
        .I2(start_once_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__36
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(StreamingDataWidthCo_2_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__36_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__36_n_7),
        .Q(StreamingDataWidthCo_2_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__36
       (.I0(internal_full_n_i_2__15_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_StreamingDataWidthCo_2_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__36_n_7));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT5 #(
    .INIT(32'h00700000)) 
    internal_full_n_i_2__15
       (.I0(StreamingDataWidthCo_2_U0_ap_start),
        .I1(Q),
        .I2(start_for_StreamingDataWidthCo_2_U0_full_n),
        .I3(start_once_reg_0),
        .I4(Relu1D_U0_ap_start),
        .O(internal_full_n_i_2__15_n_7));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT5 #(
    .INIT(32'h88088888)) 
    internal_full_n_i_3__19
       (.I0(Q),
        .I1(StreamingDataWidthCo_2_U0_ap_start),
        .I2(Relu1D_U0_ap_start),
        .I3(start_once_reg_0),
        .I4(start_for_StreamingDataWidthCo_2_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__36_n_7),
        .Q(start_for_StreamingDataWidthCo_2_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(StreamingDataWidthCo_2_U0_ap_start),
        .I1(Q),
        .I2(start_for_StreamingDataWidthCo_2_U0_full_n),
        .I3(start_once_reg_0),
        .I4(Relu1D_U0_ap_start),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(StreamingDataWidthCo_2_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Streami6jw
   (start_for_StreamingMaxPool_Pre_U0_full_n,
    StreamingMaxPool_Pre_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    start_once_reg,
    start_for_Conv1DBuffer_new405_U0_full_n,
    \mOutPtr_reg[0]_0 ,
    start_once_reg_0,
    StreamingDataWidthCo_2_U0_ap_start,
    ap_rst_n_inv);
  output start_for_StreamingMaxPool_Pre_U0_full_n;
  output StreamingMaxPool_Pre_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input start_once_reg;
  input start_for_Conv1DBuffer_new405_U0_full_n;
  input \mOutPtr_reg[0]_0 ;
  input start_once_reg_0;
  input StreamingDataWidthCo_2_U0_ap_start;
  input ap_rst_n_inv;

  wire StreamingDataWidthCo_2_U0_ap_start;
  wire StreamingMaxPool_Pre_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__37_n_7;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__37_n_7;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr[1]_i_2__45_n_7 ;
  wire \mOutPtr[1]_i_3__11_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Conv1DBuffer_new405_U0_full_n;
  wire start_for_StreamingMaxPool_Pre_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__37
       (.I0(StreamingMaxPool_Pre_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__11_n_7 ),
        .I2(ap_rst_n),
        .I3(\mOutPtr[1]_i_2__45_n_7 ),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__37_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__37_n_7),
        .Q(StreamingMaxPool_Pre_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__37
       (.I0(\mOutPtr[1]_i_3__11_n_7 ),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_StreamingMaxPool_Pre_U0_full_n),
        .I4(ap_rst_n),
        .I5(\mOutPtr[1]_i_2__45_n_7 ),
        .O(internal_full_n_i_1__37_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__37_n_7),
        .Q(start_for_StreamingMaxPool_Pre_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDD2DDDDD22D22222)) 
    \mOutPtr[0]_i_1 
       (.I0(StreamingMaxPool_Pre_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_StreamingMaxPool_Pre_U0_full_n),
        .I3(start_once_reg_0),
        .I4(StreamingDataWidthCo_2_U0_ap_start),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr[1]_i_2__45_n_7 ),
        .I2(\mOutPtr[1]_i_3__11_n_7 ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \mOutPtr[1]_i_2__36 
       (.I0(StreamingMaxPool_Pre_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new405_U0_full_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT5 #(
    .INIT(32'h0000A2AA)) 
    \mOutPtr[1]_i_2__45 
       (.I0(StreamingMaxPool_Pre_U0_ap_start),
        .I1(StreamingDataWidthCo_2_U0_ap_start),
        .I2(start_once_reg_0),
        .I3(start_for_StreamingMaxPool_Pre_U0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[1]_i_2__45_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT5 #(
    .INIT(32'h00D00000)) 
    \mOutPtr[1]_i_3__11 
       (.I0(StreamingMaxPool_Pre_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_StreamingMaxPool_Pre_U0_full_n),
        .I3(start_once_reg_0),
        .I4(StreamingDataWidthCo_2_U0_ap_start),
        .O(\mOutPtr[1]_i_3__11_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_StreamiYie
   (start_for_StreamingDataWidthCo_1_U0_full_n,
    StreamingDataWidthCo_1_U0_ap_start,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_clk,
    start_for_Conv1DBuffer_new401_U0_full_n,
    start_once_reg,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    Relu1D399_U0_ap_start,
    start_once_reg_0,
    ap_rst_n_inv);
  output start_for_StreamingDataWidthCo_1_U0_full_n;
  output StreamingDataWidthCo_1_U0_ap_start;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  input ap_clk;
  input start_for_Conv1DBuffer_new401_U0_full_n;
  input start_once_reg;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input Relu1D399_U0_ap_start;
  input start_once_reg_0;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire Relu1D399_U0_ap_start;
  wire StreamingDataWidthCo_1_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__28_n_7;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__28_n_7;
  wire internal_full_n_i_2__3_n_7;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Conv1DBuffer_new401_U0_full_n;
  wire start_for_StreamingDataWidthCo_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h57)) 
    int_ap_idle_i_12
       (.I0(StreamingDataWidthCo_1_U0_ap_start),
        .I1(start_for_Conv1DBuffer_new401_U0_full_n),
        .I2(start_once_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__28
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(StreamingDataWidthCo_1_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__28_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__28_n_7),
        .Q(StreamingDataWidthCo_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__28
       (.I0(internal_full_n_i_2__3_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__28_n_7));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT5 #(
    .INIT(32'h00700000)) 
    internal_full_n_i_2__3
       (.I0(StreamingDataWidthCo_1_U0_ap_start),
        .I1(Q),
        .I2(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I3(start_once_reg_0),
        .I4(Relu1D399_U0_ap_start),
        .O(internal_full_n_i_2__3_n_7));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT5 #(
    .INIT(32'h88088888)) 
    internal_full_n_i_3__11
       (.I0(Q),
        .I1(StreamingDataWidthCo_1_U0_ap_start),
        .I2(Relu1D399_U0_ap_start),
        .I3(start_once_reg_0),
        .I4(start_for_StreamingDataWidthCo_1_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__28_n_7),
        .Q(start_for_StreamingDataWidthCo_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(StreamingDataWidthCo_1_U0_ap_start),
        .I1(Q),
        .I2(start_for_StreamingDataWidthCo_1_U0_full_n),
        .I3(start_once_reg_0),
        .I4(Relu1D399_U0_ap_start),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(StreamingDataWidthCo_1_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \mOutPtr[1]_i_2__28 
       (.I0(StreamingDataWidthCo_1_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Conv1DBuffer_new401_U0_full_n),
        .O(internal_empty_n_reg_1));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Streamibak
   (start_for_StreamingDataWidthCo_3_U0_full_n,
    StreamingDataWidthCo_3_U0_ap_start,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_clk,
    start_once_reg,
    Relu1D407_U0_ap_start,
    start_for_Conv1DBuffer_new_1_U0_full_n,
    start_once_reg_0,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    ap_rst_n_inv);
  output start_for_StreamingDataWidthCo_3_U0_full_n;
  output StreamingDataWidthCo_3_U0_ap_start;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  input ap_clk;
  input start_once_reg;
  input Relu1D407_U0_ap_start;
  input start_for_Conv1DBuffer_new_1_U0_full_n;
  input start_once_reg_0;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire Relu1D407_U0_ap_start;
  wire StreamingDataWidthCo_3_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__41_n_7;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__41_n_7;
  wire internal_full_n_i_2__21_n_7;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Conv1DBuffer_new_1_U0_full_n;
  wire start_for_StreamingDataWidthCo_3_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[1]_i_2__16 
       (.I0(start_for_StreamingDataWidthCo_3_U0_full_n),
        .I1(start_once_reg),
        .I2(Relu1D407_U0_ap_start),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h57)) 
    int_ap_idle_i_20
       (.I0(StreamingDataWidthCo_3_U0_ap_start),
        .I1(start_for_Conv1DBuffer_new_1_U0_full_n),
        .I2(start_once_reg_0),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__41
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(StreamingDataWidthCo_3_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__41_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__41_n_7),
        .Q(StreamingDataWidthCo_3_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__41
       (.I0(internal_full_n_i_2__21_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_StreamingDataWidthCo_3_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__41_n_7));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__21
       (.I0(StreamingDataWidthCo_3_U0_ap_start),
        .I1(Q),
        .I2(start_for_StreamingDataWidthCo_3_U0_full_n),
        .I3(Relu1D407_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__21_n_7));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_full_n_i_3__23
       (.I0(Q),
        .I1(StreamingDataWidthCo_3_U0_ap_start),
        .I2(start_once_reg),
        .I3(Relu1D407_U0_ap_start),
        .I4(start_for_StreamingDataWidthCo_3_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__41_n_7),
        .Q(start_for_StreamingDataWidthCo_3_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(StreamingDataWidthCo_3_U0_ap_start),
        .I1(Q),
        .I2(start_for_StreamingDataWidthCo_3_U0_full_n),
        .I3(Relu1D407_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(StreamingDataWidthCo_3_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \mOutPtr[1]_i_2__40 
       (.I0(StreamingDataWidthCo_3_U0_ap_start),
        .I1(start_once_reg_0),
        .I2(start_for_Conv1DBuffer_new_1_U0_full_n),
        .O(internal_empty_n_reg_1));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Streamibek
   (start_for_StreamingDataWidthCo_4_U0_full_n,
    StreamingDataWidthCo_4_U0_ap_start,
    internal_full_n_reg_0,
    ap_clk,
    start_once_reg,
    Relu1D_1_U0_ap_start,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    ap_rst_n_inv);
  output start_for_StreamingDataWidthCo_4_U0_full_n;
  output StreamingDataWidthCo_4_U0_ap_start;
  output internal_full_n_reg_0;
  input ap_clk;
  input start_once_reg;
  input Relu1D_1_U0_ap_start;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]Q;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire Relu1D_1_U0_ap_start;
  wire StreamingDataWidthCo_4_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__45_n_7;
  wire internal_full_n_i_1__45_n_7;
  wire internal_full_n_i_2__27_n_7;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_StreamingDataWidthCo_4_U0_full_n;
  wire start_once_reg;

  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[1]_i_2__19 
       (.I0(start_for_StreamingDataWidthCo_4_U0_full_n),
        .I1(start_once_reg),
        .I2(Relu1D_1_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__45
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(StreamingDataWidthCo_4_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__45_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__45_n_7),
        .Q(StreamingDataWidthCo_4_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__45
       (.I0(internal_full_n_i_2__27_n_7),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_StreamingDataWidthCo_4_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__45_n_7));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__27
       (.I0(StreamingDataWidthCo_4_U0_ap_start),
        .I1(Q),
        .I2(start_for_StreamingDataWidthCo_4_U0_full_n),
        .I3(Relu1D_1_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__27_n_7));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_full_n_i_3__27
       (.I0(Q),
        .I1(StreamingDataWidthCo_4_U0_ap_start),
        .I2(start_once_reg),
        .I3(Relu1D_1_U0_ap_start),
        .I4(start_for_StreamingDataWidthCo_4_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__45_n_7),
        .Q(start_for_StreamingDataWidthCo_4_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(StreamingDataWidthCo_4_U0_ap_start),
        .I1(Q),
        .I2(start_for_StreamingDataWidthCo_4_U0_full_n),
        .I3(Relu1D_1_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(StreamingDataWidthCo_4_U0_ap_start),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_grouperUhA
   (start_for_grouperPE_U0_full_n,
    grouperPE_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    start_for_Conv1DBuffer_new397_U0_full_n,
    start_once_reg,
    ap_rst_n,
    grouperPE_U0_ap_ready,
    start_once_reg_0,
    loadPCL_U0_ap_start,
    ap_rst_n_inv);
  output start_for_grouperPE_U0_full_n;
  output grouperPE_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input start_for_Conv1DBuffer_new397_U0_full_n;
  input start_once_reg;
  input ap_rst_n;
  input grouperPE_U0_ap_ready;
  input start_once_reg_0;
  input loadPCL_U0_ap_start;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grouperPE_U0_ap_ready;
  wire grouperPE_U0_ap_start;
  wire internal_empty_n_i_1__24_n_7;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__24_n_7;
  wire loadPCL_U0_ap_start;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr[1]_i_3__2_n_7 ;
  wire \mOutPtr_reg_n_7_[0] ;
  wire \mOutPtr_reg_n_7_[1] ;
  wire start_for_Conv1DBuffer_new397_U0_full_n;
  wire start_for_grouperPE_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;

  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(grouperPE_U0_ap_start),
        .I1(start_for_Conv1DBuffer_new397_U0_full_n),
        .I2(start_once_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__24
       (.I0(grouperPE_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__2_n_7 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_7_[1] ),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(internal_empty_n_i_1__24_n_7));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_7),
        .Q(grouperPE_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__24
       (.I0(\mOutPtr[1]_i_3__2_n_7 ),
        .I1(\mOutPtr_reg_n_7_[1] ),
        .I2(\mOutPtr_reg_n_7_[0] ),
        .I3(start_for_grouperPE_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__24_n_7));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_7),
        .Q(start_for_grouperPE_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(grouperPE_U0_ap_start),
        .I1(grouperPE_U0_ap_ready),
        .I2(start_for_grouperPE_U0_full_n),
        .I3(loadPCL_U0_ap_start),
        .I4(start_once_reg_0),
        .I5(\mOutPtr_reg_n_7_[0] ),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_7_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[1]_i_3__2_n_7 ),
        .I3(\mOutPtr_reg_n_7_[1] ),
        .O(\mOutPtr[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    \mOutPtr[1]_i_2__23 
       (.I0(grouperPE_U0_ap_ready),
        .I1(grouperPE_U0_ap_start),
        .I2(start_once_reg_0),
        .I3(loadPCL_U0_ap_start),
        .I4(start_for_grouperPE_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    \mOutPtr[1]_i_3__2 
       (.I0(grouperPE_U0_ap_start),
        .I1(grouperPE_U0_ap_ready),
        .I2(start_for_grouperPE_U0_full_n),
        .I3(loadPCL_U0_ap_start),
        .I4(start_once_reg_0),
        .O(\mOutPtr[1]_i_3__2_n_7 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(\mOutPtr_reg_n_7_[1] ),
        .S(ap_rst_n_inv));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
