Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jun 21 18:11:42 2023
| Host         : DESKTOP-3LHDLGV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    47 |
|    Minimum number of control sets                        |    47 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    47 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           38 |
| No           | No                    | Yes                    |             116 |           42 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              40 |           19 |
| Yes          | No                    | Yes                    |            1136 |          500 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-------------------------------------+--------------------+------------------+----------------+--------------+
|            Clock Signal           |            Enable Signal            |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-------------------------------------+--------------------+------------------+----------------+--------------+
|  Clk_CPU_N_BUFG                   |                                     |                    |                1 |              1 |         1.00 |
|  clkdiv_BUFG[6]                   |                                     |                    |                1 |              1 |         1.00 |
|  clkdiv_BUFG[6]                   |                                     | U9_Counter_x/AR[0] |                1 |              2 |         2.00 |
|  Clk_CPU_N_BUFG                   |                                     | U9_Counter_x/AR[0] |                1 |              2 |         2.00 |
|  U6_SSeg7/flash_IBUF_BUFG         |                                     |                    |                3 |              4 |         1.33 |
|  U6_SSeg7/flash_IBUF_BUFG         | U6_SSeg7/seg_sout[7]_i_1_n_0        |                    |                6 |              8 |         1.33 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[23][31]_i_1_n_1     | U9_Counter_x/AR[0] |               20 |             32 |         1.60 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[7][31]_i_1_n_1      | U9_Counter_x/AR[0] |               22 |             32 |         1.45 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[8][31]_i_1_n_1      | U9_Counter_x/AR[0] |               23 |             32 |         1.39 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[9][31]_i_1_n_1      | U9_Counter_x/AR[0] |               20 |             32 |         1.60 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[24][31]_i_1_n_1     | U9_Counter_x/AR[0] |               13 |             32 |         2.46 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[12][31]_i_1_n_1     | U9_Counter_x/AR[0] |               12 |             32 |         2.67 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[10][31]_i_1_n_1     | U9_Counter_x/AR[0] |               12 |             32 |         2.67 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[15][31]_i_1_n_1     | U9_Counter_x/AR[0] |               14 |             32 |         2.29 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[20][31]_i_1_n_1     | U9_Counter_x/AR[0] |               10 |             32 |         3.20 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[29][31]_i_1_n_1     | U9_Counter_x/AR[0] |               11 |             32 |         2.91 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[28][31]_i_1_n_1     | U9_Counter_x/AR[0] |               13 |             32 |         2.46 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[2][31]_i_1_n_1      | U9_Counter_x/AR[0] |               12 |             32 |         2.67 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[1][31]_i_1_n_1      | U9_Counter_x/AR[0] |                8 |             32 |         4.00 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[11][31]_i_1_n_1     | U9_Counter_x/AR[0] |                9 |             32 |         3.56 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[14][31]_i_1_n_1     | U9_Counter_x/AR[0] |                7 |             32 |         4.57 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[17][31]_i_1_n_1     | U9_Counter_x/AR[0] |                7 |             32 |         4.57 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[18][31]_i_1_n_1     | U9_Counter_x/AR[0] |                8 |             32 |         4.00 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[0][31]_i_1_n_1      |                    |               13 |             32 |         2.46 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[13][31]_i_1_n_1     | U9_Counter_x/AR[0] |               18 |             32 |         1.78 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[30][31]_i_1_n_1     | U9_Counter_x/AR[0] |               19 |             32 |         1.68 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[31][31]_i_1_n_1     | U9_Counter_x/AR[0] |               24 |             32 |         1.33 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[25][31]_i_1_n_1     | U9_Counter_x/AR[0] |                9 |             32 |         3.56 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[19][31]_i_1_n_1     | U9_Counter_x/AR[0] |                8 |             32 |         4.00 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[16][31]_i_1_n_1     | U9_Counter_x/AR[0] |                9 |             32 |         3.56 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[27][31]_i_1_n_1     | U9_Counter_x/AR[0] |                8 |             32 |         4.00 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[21][31]_i_1_n_1     | U9_Counter_x/AR[0] |               10 |             32 |         3.20 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[4][31]_i_1_n_1      | U9_Counter_x/AR[0] |               18 |             32 |         1.78 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[22][31]_i_1_n_1     | U9_Counter_x/AR[0] |               20 |             32 |         1.60 |
|  U1_SCPU/n_0_1263_BUFG            |                                     |                    |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                    |                                     | U9_Counter_x/AR[0] |                8 |             32 |         4.00 |
|  U3_dm_controller/mem_w_IBUF_BUFG |                                     |                    |               12 |             32 |         2.67 |
|  U1_SCPU/clk_IBUF_BUFG            |                                     | U9_Counter_x/AR[0] |               17 |             32 |         1.88 |
|  Clk_CPU_N_BUFG                   | U9_Counter_x/counter0_Lock_0        | U9_Counter_x/AR[0] |                7 |             32 |         4.57 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[5][31]_i_1_n_1      | U9_Counter_x/AR[0] |               21 |             32 |         1.52 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[26][31]_i_1_n_1     | U9_Counter_x/AR[0] |               11 |             32 |         2.91 |
|  clkdiv_BUFG[6]                   | U9_Counter_x/counter0[31]           | U9_Counter_x/AR[0] |                9 |             32 |         3.56 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[6][31]_i_1_n_1      | U9_Counter_x/AR[0] |               20 |             32 |         1.60 |
|  U1_SCPU/clk_IBUF_BUFG            | U1_SCPU/U_RF/rf[3][31]_i_1_n_1      | U9_Counter_x/AR[0] |               16 |             32 |         2.00 |
|  U7_SPIO/clk_IBUF_BUFG            | U4_MIO_BUS/GPIOf0000000_we_OBUF     | U9_Counter_x/AR[0] |               11 |             32 |         2.91 |
|  U6_SSeg7/clk_IBUF_BUFG           |                                     | U9_Counter_x/AR[0] |               15 |             48 |         3.20 |
|  Clk_CPU_N_BUFG                   | U5_Multi_8CH32/point_out[7]_i_1_n_0 | U9_Counter_x/AR[0] |               41 |             48 |         1.17 |
+-----------------------------------+-------------------------------------+--------------------+------------------+----------------+--------------+


