Magic 271485
Revision Verdi_R-2020.12-SP1-1

; Window Layout <x> <y> <width> <height> <signalwidth> <valuewidth>
viewPort 0 29 2663 757 517 65

; File list:
; openDirFile [-d delimiter] [-s time_offset] [-rf auto_bus_rule_file] path_name file_name
openDirFile -d / "" "/home/scratch.cpuregress24/tars/cpuregress/ban/nvcpu_co100_cluster_top_bughunt/2023-01-25/380411/default/sim_dir/nvcpu_co100_cluster_top_bughunt/cluster_top/bughunt/cluster_top_dbg_rerun/btl_arch_bringup_arch_bringup_v8_exceptions_sync_data_abort_64bit_ptw_el0_el1_s1_l0_a64_el1_s2_rand_sprs__fplseed1_seed3545155619/btl_arch_bringup_arch_bringup_v8_exceptions_sync_data_abort_64bit_ptw_el0_el1_s1_l0_a64_el1_s2_rand_sprs__fplseed1_seed3545155619/debussy.fsdb"

; file time scale:
; fileTimeScale ### s|ms|us|ns|ps

; signal spacing:
signalSpacing 5

; windowTimeUnit is used for zoom, cursor & marker
; waveform viewport range
zoom 1401322.389421 2341749.197052
cursor 1300000.000000
marker 1300000.000000

; user define markers
; userMarker time_pos marker_name color linestyle
; visible top row signal index
top 84
; marker line index
markerPos 137

; rename signal list
; addRenameSig new_name org_name
activeDirFile "" "/home/scratch.cpuregress24/tars/cpuregress/ban/nvcpu_co100_cluster_top_bughunt/2023-01-25/380411/default/sim_dir/nvcpu_co100_cluster_top_bughunt/cluster_top/bughunt/cluster_top_dbg_rerun/btl_arch_bringup_arch_bringup_v8_exceptions_sync_data_abort_64bit_ptw_el0_el1_s1_l0_a64_el1_s2_rand_sprs__fplseed1_seed3545155619/btl_arch_bringup_arch_bringup_v8_exceptions_sync_data_abort_64bit_ptw_el0_el1_s1_l0_a64_el1_s2_rand_sprs__fplseed1_seed3545155619/debussy.fsdb"

addRenameSig "/==========Divider==========" "/BLANK" keep

; rename signal list
; addRenameSig new_name org_name

addRenameSig "/==========BPU to IFU==========" "/==========Divider==========" keep

; rename signal list
; addRenameSig new_name org_name

addRenameSig "/==========Divider==========" "/BLANK" keep

; rename signal list
; addRenameSig new_name org_name

addRenameSig "/==========IFU to ID==========" "/==========Divider==========" keep

; rename signal list
; addRenameSig new_name org_name

addRenameSig "/==========ID to RN==========" "/==========IFU to ID==========" keep

; logical expression list
; addExprSig expr_name expression_string

addExprSig -b 1 -n UUUUUUUUUU id_rn_mop_valids_OR "/simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_id\
/id_rn_m0_mop_vld_rr"| "/simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcp\
u/u_cpu/u_frontend/u_id/id_rn_m1_mop_vld_rr"| "/simTop/tb/dut/u_hayden\
_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_id/id_rn_m2_mop_vld_rr"| "\
/simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_id/\
id_rn_m3_mop_vld_rr"| "/simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu\
/u_cpu/u_frontend/u_id/id_rn_m4_mop_vld_rr"| "/simTop/tb/dut/u_hayden_\
cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_id/id_rn_m5_mop_vld_rr"| "/\
simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_id/i\
d_rn_m6_mop_vld_rr"| "/simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/\
u_cpu/u_frontend/u_id/id_rn_m7_mop_vld_rr"| "/simTop/tb/dut/u_hayden_c\
luster/u_core_0/u_vcpu/u_cpu/u_frontend/u_id/id_rn_m8_mop_vld_rr"| "/s\
imTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_id/id\
_rn_m9_mop_vld_rr"

; rename signal list
; addRenameSig new_name org_name

addRenameSig "/==========RN to IS==========" "/==========ID to RN==========" keep

; logical expression list
; addExprSig expr_name expression_string

addExprSig -b 1 -n UUUUUUUUUUUUUUUUUUUUU rn_is_slots_valids_OR "/simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_rn\
/rn_is_sx0_slot0_v_rd"| "/simTop/tb/dut/u_hayden_cluster/u_core_0/u_vc\
pu/u_cpu/u_frontend/u_rn/rn_is_sx1_slot0_v_rd"| "/simTop/tb/dut/u_hayd\
en_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_rn/rn_is_sx2_slot0_v_rd"\
| "/simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_\
rn/rn_is_mx0_slot0_v_rd"| "/simTop/tb/dut/u_hayden_cluster/u_core_0/u_\
vcpu/u_cpu/u_frontend/u_rn/rn_is_vx0_slot0_v_rd"| "/simTop/tb/dut/u_ha\
yden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_rn/rn_is_vx1_slot0_v_r\
d"| "/simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/\
u_rn/rn_is_ls0_slot0_v_rd"| "/simTop/tb/dut/u_hayden_cluster/u_core_0/\
u_vcpu/u_cpu/u_frontend/u_rn/rn_is_ls1_slot0_v_rd"| "/simTop/tb/dut/u_\
hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_rn/rn_is_ls2_slot0_v\
_rd"| "/simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_fronten\
d/u_rn/rn_is_ls3_slot0_v_rd"| "/simTop/tb/dut/u_hayden_cluster/u_core_\
0/u_vcpu/u_cpu/u_frontend/u_rn/rn_is_sx0_slot1_v_rd"| "/simTop/tb/dut/\
u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_rn/rn_is_sx1_slot1\
_v_rd"| "/simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_front\
end/u_rn/rn_is_sx2_slot1_v_rd"| "/simTop/tb/dut/u_hayden_cluster/u_cor\
e_0/u_vcpu/u_cpu/u_frontend/u_rn/rn_is_mx0_slot1_v_rd"| "/simTop/tb/du\
t/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_rn/rn_is_vx0_slo\
t1_v_rd"| "/simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_fro\
ntend/u_rn/rn_is_vx1_slot1_v_rd"| "/simTop/tb/dut/u_hayden_cluster/u_c\
ore_0/u_vcpu/u_cpu/u_frontend/u_rn/rn_is_ls0_slot1_v_rd"| "/simTop/tb/\
dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_rn/rn_is_ls1_s\
lot1_v_rd"| "/simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_f\
rontend/u_rn/rn_is_ls2_slot1_v_rd"| "/simTop/tb/dut/u_hayden_cluster/u\
_core_0/u_vcpu/u_cpu/u_frontend/u_rn/rn_is_ls3_slot1_v_rd"| "/simTop/t\
b/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_rn/rn_is_mx0\
_slot2_v_rd"

; rename signal list
; addRenameSig new_name org_name

addRenameSig "/==========Divider==========" "/BLANK" keep

; rename signal list
; addRenameSig new_name org_name

addRenameSig "/==========Int==========" "/==========Divider==========" keep

; rename signal list
; addRenameSig new_name org_name

addRenameSig "/==========Vec==========" "/==========Int==========" keep

; rename signal list
; addRenameSig new_name org_name

addRenameSig "/==========LS==========" "/==========Vec==========" keep

; rename signal list
; addRenameSig new_name org_name

addRenameSig "/==========IS Int to exe==========" "/==========RN to IS==========" keep

; rename signal list
; addRenameSig new_name org_name

addRenameSig "/==========IS Int to MX==========" "/==========IS Int to exe==========" keep

; rename signal list
; addRenameSig new_name org_name

addRenameSig "/==========IS Int to SX0..5==========" "/==========IS Int to exe==========" keep

; rename signal list
; addRenameSig new_name org_name

addRenameSig "/==========IS Int to MX0..1==========" "/==========IS Int to MX==========" keep

; rename signal list
; addRenameSig new_name org_name

addRenameSig "/==========IS Int to BX==========" "/==========IS Int to MX0..1==========" keep

; rename signal list
; addRenameSig new_name org_name

addRenameSig "/==========IS Int to LS==========" "/==========IS Int to BX==========" keep

; event list
; addEvent event_name event_expression
; curEvent event_name



COMPLEX_EVENT_BEGIN


COMPLEX_EVENT_END



; toolbar current search type
; curSTATUS search_type
curSTATUS ByChange


addGroup "G1"
activeDirFile "" "/home/scratch.cpuregress24/tars/cpuregress/ban/nvcpu_co100_cluster_top_bughunt/2023-01-25/380411/default/sim_dir/nvcpu_co100_cluster_top_bughunt/cluster_top/bughunt/cluster_top_dbg_rerun/btl_arch_bringup_arch_bringup_v8_exceptions_sync_data_abort_64bit_ptw_el0_el1_s1_l0_a64_el1_s2_rand_sprs__fplseed1_seed3545155619/btl_arch_bringup_arch_bringup_v8_exceptions_sync_data_abort_64bit_ptw_el0_el1_s1_l0_a64_el1_s2_rand_sprs__fplseed1_seed3545155619/debussy.fsdb"
addSignal -h 16 /==========BPU to IFU==========
addSignal -h 16 /simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_if/predict0_v_p3
addSignal -h 16 -holdScope predict1_v_p3
addSignal -h 16 -holdScope predict2_v_p3
addSignal -h 16 -holdScope predict3_v_p3
addSubGroup "BPU-IFU predict" -e FALSE
addSignal -h 16 -UNSIGNED -HEX /simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_if/predict0_brid_p3[7:0]
addSignal -h 16 -holdScope predict0_id0_p3[63:0]
addSignal -h 16 -holdScope predict0_prev_brn_attr_p3[23:0]
addSignal -h 16 -holdScope predict0_prev_btb_hit_p3[7:0]
addSignal -h 16 -holdScope predict0_prev_btype_p3[1:0]
addSignal -h 16 -holdScope predict0_prev_exit_p3[4:2]
addSignal -h 16 -holdScope predict0_prev_low_conf_p3
addSignal -h 16 -holdScope predict0_prev_pt_p3
addSignal -h 16 -holdScope predict0_rgn_p3[5:0]
addSignal -h 16 -holdScope predict0_va_p3[22:0]
addSignal -h 16 -holdScope predict0_wptr_p3[6:0]
addSignal -h 16 -holdScope predict1_brid_p3[7:0]
addSignal -h 16 -holdScope predict1_id0_p3[63:0]
addSignal -h 16 -holdScope predict1_prev_brn_attr_p3[23:0]
addSignal -h 16 -holdScope predict1_prev_btb_hit_p3[7:0]
addSignal -h 16 -holdScope predict1_prev_btype_p3[1:0]
addSignal -h 16 -holdScope predict1_prev_exit_p3[4:2]
addSignal -h 16 -holdScope predict1_prev_low_conf_p3
addSignal -h 16 -holdScope predict1_prev_pt_p3
addSignal -h 16 -holdScope predict1_rgn_p3[5:0]
addSignal -h 16 -holdScope predict1_va_p3[22:0]
addSignal -h 16 -holdScope predict1_wptr_p3[6:0]
addSignal -h 16 -holdScope predict2_brid_p3[7:0]
addSignal -h 16 -holdScope predict2_id0_p3[63:0]
addSignal -h 16 -holdScope predict2_prev_brn_attr_p3[23:0]
addSignal -h 16 -holdScope predict2_prev_btb_hit_p3[7:0]
addSignal -h 16 -holdScope predict2_prev_btype_p3[1:0]
addSignal -h 16 -holdScope predict2_prev_exit_p3[4:2]
addSignal -h 16 -holdScope predict2_prev_low_conf_p3
addSignal -h 16 -holdScope predict2_prev_pt_p3
addSignal -h 16 -holdScope predict2_rgn_p3[5:0]
addSignal -h 16 -holdScope predict2_va_p3[22:0]
addSignal -h 16 -holdScope predict2_wptr_p3[6:0]
addSignal -h 16 -holdScope predict3_brid_p3[7:0]
addSignal -h 16 -holdScope predict3_id0_p3[63:0]
addSignal -h 16 -holdScope predict3_prev_brn_attr_p3[23:0]
addSignal -h 16 -holdScope predict3_prev_btb_hit_p3[7:0]
addSignal -h 16 -holdScope predict3_prev_btype_p3[1:0]
addSignal -h 16 -holdScope predict3_prev_exit_p3[4:2]
addSignal -h 16 -holdScope predict3_prev_low_conf_p3
addSignal -h 16 -holdScope predict3_prev_pt_p3
addSignal -h 16 -holdScope predict3_rgn_p3[5:0]
addSignal -h 16 -holdScope predict3_va_p3[22:0]
addSignal -h 16 -holdScope predict3_wptr_p3[6:0]
endSubGroup "BPU-IFU predict"
addSignal -h 16 /==========IFU to ID==========
addSignal -h 16 /simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_id/if_id_some_inst_vld_f3
addSubGroup "IFU-ID banks valids" -e FALSE
addSignal -h 16 /simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_id/if_id_bank0_vld_f3
addSignal -h 16 -holdScope if_id_bank1_vld_f3
addSignal -h 16 -holdScope if_id_bank2_vld_f3
addSignal -h 16 -holdScope if_id_bank3_vld_f3
addSignal -h 16 -holdScope if_id_bank4_vld_f3
addSignal -h 16 -holdScope if_id_bank5_vld_f3
addSignal -h 16 -holdScope if_id_bank6_vld_f3
addSignal -h 16 -holdScope if_id_bank7_vld_f3
addSignal -h 16 -holdScope if_id_bank8_vld_f3
addSignal -h 16 -holdScope if_id_bank9_vld_f3
addSignal -h 16 -holdScope if_id_bank10_vld_f3
addSignal -h 16 -holdScope if_id_bank11_vld_f3
addSignal -h 16 -holdScope if_id_bank12_vld_f3
addSignal -h 16 -holdScope if_id_bank13_vld_f3
addSignal -h 16 -holdScope if_id_bank14_vld_f3
addSignal -h 16 -holdScope if_id_bank15_vld_f3
endSubGroup "IFU-ID banks valids"
addSignal -h 16 /==========ID to RN==========
addSignal -h 16 /id_rn_mop_valids_OR
addSubGroup "ID-RN mop valids" -e FALSE
addSignal -h 16 /simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_id/id_rn_m0_mop_vld_rr
addSignal -h 16 -holdScope id_rn_m1_mop_vld_rr
addSignal -h 16 -holdScope id_rn_m2_mop_vld_rr
addSignal -h 16 -holdScope id_rn_m3_mop_vld_rr
addSignal -h 16 -holdScope id_rn_m4_mop_vld_rr
addSignal -h 16 -holdScope id_rn_m5_mop_vld_rr
addSignal -h 16 -holdScope id_rn_m6_mop_vld_rr
addSignal -h 16 -holdScope id_rn_m7_mop_vld_rr
addSignal -h 16 -holdScope id_rn_m8_mop_vld_rr
addSignal -h 16 -holdScope id_rn_m9_mop_vld_rr
endSubGroup "ID-RN mop valids"
addSignal -h 16 /==========RN to IS==========
addSignal -h 16 /rn_is_slots_valids_OR
addSubGroup "RN-IS slots valids" -e FALSE
addSignal -h 16 /==========Int==========
addSignal -h 16 /simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_rn/rn_is_sx0_slot0_v_rd
addSignal -h 16 -holdScope rn_is_sx1_slot0_v_rd
addSignal -h 16 -holdScope rn_is_sx2_slot0_v_rd
addSignal -h 16 -holdScope rn_is_mx0_slot0_v_rd
addSignal -h 16 -holdScope rn_is_sx0_slot1_v_rd
addSignal -h 16 -holdScope rn_is_sx1_slot1_v_rd
addSignal -h 16 -holdScope rn_is_sx2_slot1_v_rd
addSignal -h 16 -holdScope rn_is_mx0_slot1_v_rd
addSignal -h 16 -holdScope rn_is_mx0_slot2_v_rd
addSignal -h 16 /==========Vec==========
addSignal -h 16 /simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_rn/rn_is_vx0_slot0_v_rd
addSignal -h 16 -holdScope rn_is_vx1_slot0_v_rd
addSignal -h 16 -holdScope rn_is_vx0_slot1_v_rd
addSignal -h 16 -holdScope rn_is_vx1_slot1_v_rd
addSignal -h 16 /==========LS==========
addSignal -h 16 /simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_frontend/u_rn/rn_is_ls0_slot0_v_rd
addSignal -h 16 -holdScope rn_is_ls1_slot0_v_rd
addSignal -h 16 -holdScope rn_is_ls2_slot0_v_rd
addSignal -h 16 -holdScope rn_is_ls3_slot0_v_rd
addSignal -h 16 -holdScope rn_is_ls0_slot1_v_rd
addSignal -h 16 -holdScope rn_is_ls1_slot1_v_rd
addSignal -h 16 -holdScope rn_is_ls2_slot1_v_rd
addSignal -h 16 -holdScope rn_is_ls3_slot1_v_rd
endSubGroup "RN-IS slots valids"
addSignal -h 16 /==========IS Int to SX0..5==========
addSignal -h 16 /simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_main/u_is_int/is_sx_issue_v_sx0_i1
addSignal -h 16 -holdScope is_sx_issue_v_sx0_spec_i1
addSignal -h 16 -holdScope is_sx_issue_v_sx1_i1
addSignal -h 16 -holdScope is_sx_issue_v_sx1_spec_i1
addSignal -h 16 -holdScope is_sx_issue_v_sx2_i1
addSignal -h 16 -holdScope is_sx_issue_v_sx2_spec_i1
addSignal -h 16 -holdScope is_sx_issue_v_sx3_i1
addSignal -h 16 -holdScope is_sx_issue_v_sx3_spec_i1
addSignal -h 16 -holdScope is_sx_issue_v_sx4_i1
addSignal -h 16 -holdScope is_sx_issue_v_sx4_spec_i1
addSignal -h 16 -holdScope is_sx_issue_v_sx5_i1
addSignal -h 16 -holdScope is_sx_issue_v_sx5_spec_i1
addSignal -h 16 /==========IS Int to MX0..1==========
addSignal -h 16 /simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_main/u_is_int/is_mx_issue_v_mx0_i1
addSignal -h 16 -holdScope is_mx_issue_v_mx0_spec_i1
addSignal -h 16 -holdScope is_mx_issue_v_mx1_i1
addSignal -h 16 -holdScope is_mx_issue_v_mx1_spec_i1
addSignal -h 16 /==========IS Int to BX==========
addSignal -h 16 /simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_main/u_is_int/is_bx_has_vld
addSignal -h 16 -holdScope is_bx0_issue_v_i1
addSignal -h 16 -holdScope is_bx1_issue_v_i1
addSignal -h 16 -holdScope is_bx2_issue_v_i1
addSignal -h 16 /==========IS Int to LS==========
addSignal -h 16 /simTop/tb/dut/u_hayden_cluster/u_core_0/u_vcpu/u_cpu/u_main/u_is_int/is_ls_issue_v_ls0_i1
addSignal -h 16 -holdScope is_ls_issue_v_ls1_i1
addSignal -h 16 -holdScope is_ls_issue_v_ls2_i1
addSignal -h 16 -holdScope is_ls_issue_v_ls3_i1
addGroup "G2"

; getSignalForm Scope Hierarchy Status
; active file of getSignalForm

