
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//free_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f0 <.init>:
  4010f0:	stp	x29, x30, [sp, #-16]!
  4010f4:	mov	x29, sp
  4010f8:	bl	401330 <ferror@plt+0x60>
  4010fc:	ldp	x29, x30, [sp], #16
  401100:	ret

Disassembly of section .plt:

0000000000401110 <_exit@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 418000 <ferror@plt+0x16d30>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <_exit@plt>:
  401130:	adrp	x16, 419000 <ferror@plt+0x17d30>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <fputs@plt>:
  401140:	adrp	x16, 419000 <ferror@plt+0x17d30>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <exit@plt>:
  401150:	adrp	x16, 419000 <ferror@plt+0x17d30>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <error@plt>:
  401160:	adrp	x16, 419000 <ferror@plt+0x17d30>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <strtod@plt>:
  401170:	adrp	x16, 419000 <ferror@plt+0x17d30>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <meminfo@plt>:
  401180:	adrp	x16, 419000 <ferror@plt+0x17d30>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <__cxa_atexit@plt>:
  401190:	adrp	x16, 419000 <ferror@plt+0x17d30>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <__fpending@plt>:
  4011a0:	adrp	x16, 419000 <ferror@plt+0x17d30>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <snprintf@plt>:
  4011b0:	adrp	x16, 419000 <ferror@plt+0x17d30>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <fclose@plt>:
  4011c0:	adrp	x16, 419000 <ferror@plt+0x17d30>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <bindtextdomain@plt>:
  4011d0:	adrp	x16, 419000 <ferror@plt+0x17d30>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <__libc_start_main@plt>:
  4011e0:	adrp	x16, 419000 <ferror@plt+0x17d30>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <__gmon_start__@plt>:
  4011f0:	adrp	x16, 419000 <ferror@plt+0x17d30>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <abort@plt>:
  401200:	adrp	x16, 419000 <ferror@plt+0x17d30>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <textdomain@plt>:
  401210:	adrp	x16, 419000 <ferror@plt+0x17d30>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <getopt_long@plt>:
  401220:	adrp	x16, 419000 <ferror@plt+0x17d30>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <__ctype_b_loc@plt>:
  401230:	adrp	x16, 419000 <ferror@plt+0x17d30>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <strtol@plt>:
  401240:	adrp	x16, 419000 <ferror@plt+0x17d30>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <fflush@plt>:
  401250:	adrp	x16, 419000 <ferror@plt+0x17d30>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <usleep@plt>:
  401260:	adrp	x16, 419000 <ferror@plt+0x17d30>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <printf@plt>:
  401270:	adrp	x16, 419000 <ferror@plt+0x17d30>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <__errno_location@plt>:
  401280:	adrp	x16, 419000 <ferror@plt+0x17d30>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <putchar@plt>:
  401290:	adrp	x16, 419000 <ferror@plt+0x17d30>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <gettext@plt>:
  4012a0:	adrp	x16, 419000 <ferror@plt+0x17d30>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <fprintf@plt>:
  4012b0:	adrp	x16, 419000 <ferror@plt+0x17d30>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <setlocale@plt>:
  4012c0:	adrp	x16, 419000 <ferror@plt+0x17d30>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <ferror@plt>:
  4012d0:	adrp	x16, 419000 <ferror@plt+0x17d30>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

Disassembly of section .text:

00000000004012e0 <.text>:
  4012e0:	mov	x29, #0x0                   	// #0
  4012e4:	mov	x30, #0x0                   	// #0
  4012e8:	mov	x5, x0
  4012ec:	ldr	x1, [sp]
  4012f0:	add	x2, sp, #0x8
  4012f4:	mov	x6, sp
  4012f8:	movz	x0, #0x0, lsl #48
  4012fc:	movk	x0, #0x0, lsl #32
  401300:	movk	x0, #0x40, lsl #16
  401304:	movk	x0, #0x1bd8
  401308:	movz	x3, #0x0, lsl #48
  40130c:	movk	x3, #0x0, lsl #32
  401310:	movk	x3, #0x40, lsl #16
  401314:	movk	x3, #0x7e88
  401318:	movz	x4, #0x0, lsl #48
  40131c:	movk	x4, #0x0, lsl #32
  401320:	movk	x4, #0x40, lsl #16
  401324:	movk	x4, #0x7f08
  401328:	bl	4011e0 <__libc_start_main@plt>
  40132c:	bl	401200 <abort@plt>
  401330:	adrp	x0, 418000 <ferror@plt+0x16d30>
  401334:	ldr	x0, [x0, #4064]
  401338:	cbz	x0, 401340 <ferror@plt+0x70>
  40133c:	b	4011f0 <__gmon_start__@plt>
  401340:	ret
  401344:	stp	x29, x30, [sp, #-32]!
  401348:	mov	x29, sp
  40134c:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401350:	add	x0, x0, #0xf0
  401354:	str	x0, [sp, #24]
  401358:	ldr	x0, [sp, #24]
  40135c:	str	x0, [sp, #24]
  401360:	ldr	x1, [sp, #24]
  401364:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401368:	add	x0, x0, #0xf0
  40136c:	cmp	x1, x0
  401370:	b.eq	4013ac <ferror@plt+0xdc>  // b.none
  401374:	adrp	x0, 407000 <ferror@plt+0x5d30>
  401378:	add	x0, x0, #0xf38
  40137c:	ldr	x0, [x0]
  401380:	str	x0, [sp, #16]
  401384:	ldr	x0, [sp, #16]
  401388:	str	x0, [sp, #16]
  40138c:	ldr	x0, [sp, #16]
  401390:	cmp	x0, #0x0
  401394:	b.eq	4013b0 <ferror@plt+0xe0>  // b.none
  401398:	ldr	x1, [sp, #16]
  40139c:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4013a0:	add	x0, x0, #0xf0
  4013a4:	blr	x1
  4013a8:	b	4013b0 <ferror@plt+0xe0>
  4013ac:	nop
  4013b0:	ldp	x29, x30, [sp], #32
  4013b4:	ret
  4013b8:	stp	x29, x30, [sp, #-48]!
  4013bc:	mov	x29, sp
  4013c0:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4013c4:	add	x0, x0, #0xf0
  4013c8:	str	x0, [sp, #40]
  4013cc:	ldr	x0, [sp, #40]
  4013d0:	str	x0, [sp, #40]
  4013d4:	ldr	x1, [sp, #40]
  4013d8:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4013dc:	add	x0, x0, #0xf0
  4013e0:	sub	x0, x1, x0
  4013e4:	asr	x0, x0, #3
  4013e8:	lsr	x1, x0, #63
  4013ec:	add	x0, x1, x0
  4013f0:	asr	x0, x0, #1
  4013f4:	str	x0, [sp, #32]
  4013f8:	ldr	x0, [sp, #32]
  4013fc:	cmp	x0, #0x0
  401400:	b.eq	401440 <ferror@plt+0x170>  // b.none
  401404:	adrp	x0, 407000 <ferror@plt+0x5d30>
  401408:	add	x0, x0, #0xf40
  40140c:	ldr	x0, [x0]
  401410:	str	x0, [sp, #24]
  401414:	ldr	x0, [sp, #24]
  401418:	str	x0, [sp, #24]
  40141c:	ldr	x0, [sp, #24]
  401420:	cmp	x0, #0x0
  401424:	b.eq	401444 <ferror@plt+0x174>  // b.none
  401428:	ldr	x2, [sp, #24]
  40142c:	ldr	x1, [sp, #32]
  401430:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401434:	add	x0, x0, #0xf0
  401438:	blr	x2
  40143c:	b	401444 <ferror@plt+0x174>
  401440:	nop
  401444:	ldp	x29, x30, [sp], #48
  401448:	ret
  40144c:	stp	x29, x30, [sp, #-16]!
  401450:	mov	x29, sp
  401454:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401458:	add	x0, x0, #0x188
  40145c:	ldrb	w0, [x0]
  401460:	and	x0, x0, #0xff
  401464:	cmp	x0, #0x0
  401468:	b.ne	401484 <ferror@plt+0x1b4>  // b.any
  40146c:	bl	401344 <ferror@plt+0x74>
  401470:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401474:	add	x0, x0, #0x188
  401478:	mov	w1, #0x1                   	// #1
  40147c:	strb	w1, [x0]
  401480:	b	401488 <ferror@plt+0x1b8>
  401484:	nop
  401488:	ldp	x29, x30, [sp], #16
  40148c:	ret
  401490:	stp	x29, x30, [sp, #-16]!
  401494:	mov	x29, sp
  401498:	bl	4013b8 <ferror@plt+0xe8>
  40149c:	nop
  4014a0:	ldp	x29, x30, [sp], #16
  4014a4:	ret
  4014a8:	stp	x29, x30, [sp, #-32]!
  4014ac:	mov	x29, sp
  4014b0:	str	x0, [sp, #24]
  4014b4:	adrp	x0, 407000 <ferror@plt+0x5d30>
  4014b8:	add	x0, x0, #0xf48
  4014bc:	bl	4012a0 <gettext@plt>
  4014c0:	ldr	x1, [sp, #24]
  4014c4:	bl	401140 <fputs@plt>
  4014c8:	adrp	x0, 407000 <ferror@plt+0x5d30>
  4014cc:	add	x0, x0, #0xf58
  4014d0:	bl	4012a0 <gettext@plt>
  4014d4:	mov	x1, x0
  4014d8:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4014dc:	add	x0, x0, #0x158
  4014e0:	ldr	x0, [x0]
  4014e4:	mov	x2, x0
  4014e8:	ldr	x0, [sp, #24]
  4014ec:	bl	4012b0 <fprintf@plt>
  4014f0:	adrp	x0, 407000 <ferror@plt+0x5d30>
  4014f4:	add	x0, x0, #0xf68
  4014f8:	bl	4012a0 <gettext@plt>
  4014fc:	ldr	x1, [sp, #24]
  401500:	bl	401140 <fputs@plt>
  401504:	adrp	x0, 407000 <ferror@plt+0x5d30>
  401508:	add	x0, x0, #0xf78
  40150c:	bl	4012a0 <gettext@plt>
  401510:	ldr	x1, [sp, #24]
  401514:	bl	401140 <fputs@plt>
  401518:	adrp	x0, 407000 <ferror@plt+0x5d30>
  40151c:	add	x0, x0, #0xfa8
  401520:	bl	4012a0 <gettext@plt>
  401524:	ldr	x1, [sp, #24]
  401528:	bl	401140 <fputs@plt>
  40152c:	adrp	x0, 407000 <ferror@plt+0x5d30>
  401530:	add	x0, x0, #0xfd8
  401534:	bl	4012a0 <gettext@plt>
  401538:	ldr	x1, [sp, #24]
  40153c:	bl	401140 <fputs@plt>
  401540:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401544:	add	x0, x0, #0x8
  401548:	bl	4012a0 <gettext@plt>
  40154c:	ldr	x1, [sp, #24]
  401550:	bl	401140 <fputs@plt>
  401554:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401558:	add	x0, x0, #0x38
  40155c:	bl	4012a0 <gettext@plt>
  401560:	ldr	x1, [sp, #24]
  401564:	bl	401140 <fputs@plt>
  401568:	adrp	x0, 408000 <ferror@plt+0x6d30>
  40156c:	add	x0, x0, #0x68
  401570:	bl	4012a0 <gettext@plt>
  401574:	ldr	x1, [sp, #24]
  401578:	bl	401140 <fputs@plt>
  40157c:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401580:	add	x0, x0, #0x98
  401584:	bl	4012a0 <gettext@plt>
  401588:	ldr	x1, [sp, #24]
  40158c:	bl	401140 <fputs@plt>
  401590:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401594:	add	x0, x0, #0xc8
  401598:	bl	4012a0 <gettext@plt>
  40159c:	ldr	x1, [sp, #24]
  4015a0:	bl	401140 <fputs@plt>
  4015a4:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4015a8:	add	x0, x0, #0xf8
  4015ac:	bl	4012a0 <gettext@plt>
  4015b0:	ldr	x1, [sp, #24]
  4015b4:	bl	401140 <fputs@plt>
  4015b8:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4015bc:	add	x0, x0, #0x128
  4015c0:	bl	4012a0 <gettext@plt>
  4015c4:	ldr	x1, [sp, #24]
  4015c8:	bl	401140 <fputs@plt>
  4015cc:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4015d0:	add	x0, x0, #0x158
  4015d4:	bl	4012a0 <gettext@plt>
  4015d8:	ldr	x1, [sp, #24]
  4015dc:	bl	401140 <fputs@plt>
  4015e0:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4015e4:	add	x0, x0, #0x188
  4015e8:	bl	4012a0 <gettext@plt>
  4015ec:	ldr	x1, [sp, #24]
  4015f0:	bl	401140 <fputs@plt>
  4015f4:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4015f8:	add	x0, x0, #0x1c0
  4015fc:	bl	4012a0 <gettext@plt>
  401600:	ldr	x1, [sp, #24]
  401604:	bl	401140 <fputs@plt>
  401608:	adrp	x0, 408000 <ferror@plt+0x6d30>
  40160c:	add	x0, x0, #0x1f8
  401610:	bl	4012a0 <gettext@plt>
  401614:	ldr	x1, [sp, #24]
  401618:	bl	401140 <fputs@plt>
  40161c:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401620:	add	x0, x0, #0x240
  401624:	bl	4012a0 <gettext@plt>
  401628:	ldr	x1, [sp, #24]
  40162c:	bl	401140 <fputs@plt>
  401630:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401634:	add	x0, x0, #0x270
  401638:	bl	4012a0 <gettext@plt>
  40163c:	ldr	x1, [sp, #24]
  401640:	bl	401140 <fputs@plt>
  401644:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401648:	add	x0, x0, #0x2a8
  40164c:	bl	4012a0 <gettext@plt>
  401650:	ldr	x1, [sp, #24]
  401654:	bl	401140 <fputs@plt>
  401658:	adrp	x0, 408000 <ferror@plt+0x6d30>
  40165c:	add	x0, x0, #0x2e8
  401660:	bl	4012a0 <gettext@plt>
  401664:	ldr	x1, [sp, #24]
  401668:	bl	401140 <fputs@plt>
  40166c:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401670:	add	x0, x0, #0x310
  401674:	bl	4012a0 <gettext@plt>
  401678:	ldr	x1, [sp, #24]
  40167c:	bl	401140 <fputs@plt>
  401680:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401684:	add	x0, x0, #0x318
  401688:	bl	4012a0 <gettext@plt>
  40168c:	ldr	x1, [sp, #24]
  401690:	bl	401140 <fputs@plt>
  401694:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401698:	add	x0, x0, #0x348
  40169c:	bl	4012a0 <gettext@plt>
  4016a0:	ldr	x1, [sp, #24]
  4016a4:	bl	401140 <fputs@plt>
  4016a8:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4016ac:	add	x0, x0, #0x380
  4016b0:	bl	4012a0 <gettext@plt>
  4016b4:	mov	x1, x0
  4016b8:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4016bc:	add	x2, x0, #0x3a0
  4016c0:	ldr	x0, [sp, #24]
  4016c4:	bl	4012b0 <fprintf@plt>
  4016c8:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4016cc:	add	x0, x0, #0x100
  4016d0:	ldr	x0, [x0]
  4016d4:	ldr	x1, [sp, #24]
  4016d8:	cmp	x1, x0
  4016dc:	cset	w0, eq  // eq = none
  4016e0:	and	w0, w0, #0xff
  4016e4:	bl	401150 <exit@plt>
  4016e8:	stp	x29, x30, [sp, #-48]!
  4016ec:	mov	x29, sp
  4016f0:	str	d8, [sp, #16]
  4016f4:	str	w0, [sp, #44]
  4016f8:	str	w1, [sp, #40]
  4016fc:	ldr	w0, [sp, #40]
  401700:	cmp	w0, #0x0
  401704:	b.eq	40172c <ferror@plt+0x45c>  // b.none
  401708:	ldr	w0, [sp, #44]
  40170c:	ucvtf	d8, w0
  401710:	ldr	w0, [sp, #40]
  401714:	sub	w0, w0, #0x1
  401718:	mov	w1, w0
  40171c:	ldr	w0, [sp, #44]
  401720:	bl	4016e8 <ferror@plt+0x418>
  401724:	fmul	d0, d8, d0
  401728:	b	401730 <ferror@plt+0x460>
  40172c:	fmov	d0, #1.000000000000000000e+00
  401730:	ldr	d8, [sp, #16]
  401734:	ldp	x29, x30, [sp], #48
  401738:	ret
  40173c:	stp	x29, x30, [sp, #-96]!
  401740:	mov	x29, sp
  401744:	str	d8, [sp, #16]
  401748:	str	x0, [sp, #56]
  40174c:	str	w1, [sp, #52]
  401750:	mov	x0, x2
  401754:	mov	x1, x3
  401758:	str	x0, [sp, #32]
  40175c:	ldr	w0, [sp, #40]
  401760:	bfxil	w0, w1, #0, #32
  401764:	str	w0, [sp, #40]
  401768:	ldr	w0, [sp, #52]
  40176c:	and	w0, w0, #0x20
  401770:	cmp	w0, #0x0
  401774:	b.eq	401788 <ferror@plt+0x4b8>  // b.none
  401778:	mov	w0, #0x447a0000            	// #1148846080
  40177c:	fmov	s0, w0
  401780:	str	s0, [sp, #76]
  401784:	b	401794 <ferror@plt+0x4c4>
  401788:	mov	w0, #0x44800000            	// #1149239296
  40178c:	fmov	s0, w0
  401790:	str	s0, [sp, #76]
  401794:	ldr	w0, [sp, #32]
  401798:	cmp	w0, #0x0
  40179c:	b.ne	4017d8 <ferror@plt+0x508>  // b.any
  4017a0:	ldr	w0, [sp, #52]
  4017a4:	and	w0, w0, #0x2
  4017a8:	cmp	w0, #0x0
  4017ac:	b.ne	4017d8 <ferror@plt+0x508>  // b.any
  4017b0:	ldr	x3, [sp, #56]
  4017b4:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4017b8:	add	x2, x0, #0x3a8
  4017bc:	mov	x1, #0x2000                	// #8192
  4017c0:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4017c4:	add	x0, x0, #0x190
  4017c8:	bl	4011b0 <snprintf@plt>
  4017cc:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4017d0:	add	x0, x0, #0x190
  4017d4:	b	401b64 <ferror@plt+0x894>
  4017d8:	ldr	w0, [sp, #52]
  4017dc:	and	w0, w0, #0x2
  4017e0:	cmp	w0, #0x0
  4017e4:	b.ne	401890 <ferror@plt+0x5c0>  // b.any
  4017e8:	ldr	w0, [sp, #32]
  4017ec:	cmp	w0, #0x1
  4017f0:	b.ne	401824 <ferror@plt+0x554>  // b.any
  4017f4:	ldr	x0, [sp, #56]
  4017f8:	lsl	x0, x0, #10
  4017fc:	mov	x3, x0
  401800:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401804:	add	x2, x0, #0x3b0
  401808:	mov	x1, #0x2000                	// #8192
  40180c:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401810:	add	x0, x0, #0x190
  401814:	bl	4011b0 <snprintf@plt>
  401818:	adrp	x0, 419000 <ferror@plt+0x17d30>
  40181c:	add	x0, x0, #0x190
  401820:	b	401b64 <ferror@plt+0x894>
  401824:	ldr	w0, [sp, #32]
  401828:	cmp	w0, #0x1
  40182c:	b.le	401890 <ferror@plt+0x5c0>
  401830:	ldr	d0, [sp, #56]
  401834:	ucvtf	d0, d0
  401838:	mov	x0, #0x4090000000000000    	// #4652218415073722368
  40183c:	fmov	d1, x0
  401840:	fmul	d8, d0, d1
  401844:	ldr	s0, [sp, #76]
  401848:	fcvtzu	w2, s0
  40184c:	ldr	w0, [sp, #32]
  401850:	sub	w0, w0, #0x1
  401854:	mov	w1, w0
  401858:	mov	w0, w2
  40185c:	bl	4016e8 <ferror@plt+0x418>
  401860:	fdiv	d0, d8, d0
  401864:	fcvtzs	x0, d0
  401868:	mov	x3, x0
  40186c:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401870:	add	x2, x0, #0x3a8
  401874:	mov	x1, #0x2000                	// #8192
  401878:	adrp	x0, 419000 <ferror@plt+0x17d30>
  40187c:	add	x0, x0, #0x190
  401880:	bl	4011b0 <snprintf@plt>
  401884:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401888:	add	x0, x0, #0x190
  40188c:	b	401b64 <ferror@plt+0x894>
  401890:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401894:	add	x0, x0, #0xe8
  401898:	str	x0, [sp, #80]
  40189c:	mov	w0, #0x1                   	// #1
  4018a0:	str	w0, [sp, #92]
  4018a4:	b	401b4c <ferror@plt+0x87c>
  4018a8:	ldr	w0, [sp, #92]
  4018ac:	cmp	w0, #0x7
  4018b0:	b.eq	401b20 <ferror@plt+0x850>  // b.none
  4018b4:	ldr	w0, [sp, #92]
  4018b8:	cmp	w0, #0x7
  4018bc:	b.gt	401b34 <ferror@plt+0x864>
  4018c0:	ldr	w0, [sp, #92]
  4018c4:	cmp	w0, #0x1
  4018c8:	b.eq	4018ec <ferror@plt+0x61c>  // b.none
  4018cc:	ldr	w0, [sp, #92]
  4018d0:	cmp	w0, #0x0
  4018d4:	b.le	401b34 <ferror@plt+0x864>
  4018d8:	ldr	w0, [sp, #92]
  4018dc:	sub	w0, w0, #0x2
  4018e0:	cmp	w0, #0x4
  4018e4:	b.hi	401b34 <ferror@plt+0x864>  // b.pmore
  4018e8:	b	401930 <ferror@plt+0x660>
  4018ec:	ldr	x0, [sp, #56]
  4018f0:	lsl	x1, x0, #10
  4018f4:	ldr	x0, [sp, #80]
  4018f8:	ldrb	w0, [x0]
  4018fc:	mov	w4, w0
  401900:	mov	x3, x1
  401904:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401908:	add	x2, x0, #0x3b8
  40190c:	mov	x1, #0x2000                	// #8192
  401910:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401914:	add	x0, x0, #0x190
  401918:	bl	4011b0 <snprintf@plt>
  40191c:	cmp	w0, #0x4
  401920:	b.gt	401b28 <ferror@plt+0x858>
  401924:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401928:	add	x0, x0, #0x190
  40192c:	b	401b64 <ferror@plt+0x894>
  401930:	ldr	w0, [sp, #52]
  401934:	and	w0, w0, #0x20
  401938:	cmp	w0, #0x0
  40193c:	b.ne	401a30 <ferror@plt+0x760>  // b.any
  401940:	ldr	x0, [sp, #56]
  401944:	lsr	x0, x0, #10
  401948:	ucvtf	s1, x0
  40194c:	ldr	s0, [sp, #76]
  401950:	fmul	s0, s1, s0
  401954:	fcvt	d8, s0
  401958:	ldr	s0, [sp, #76]
  40195c:	fcvtzu	w2, s0
  401960:	ldr	w0, [sp, #92]
  401964:	sub	w0, w0, #0x2
  401968:	mov	w1, w0
  40196c:	mov	w0, w2
  401970:	bl	4016e8 <ferror@plt+0x418>
  401974:	fdiv	d0, d8, d0
  401978:	fcvt	s0, d0
  40197c:	fcvt	d0, s0
  401980:	ldr	x0, [sp, #80]
  401984:	ldrb	w0, [x0]
  401988:	mov	w3, w0
  40198c:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401990:	add	x2, x0, #0x3c0
  401994:	mov	x1, #0x2000                	// #8192
  401998:	adrp	x0, 419000 <ferror@plt+0x17d30>
  40199c:	add	x0, x0, #0x190
  4019a0:	bl	4011b0 <snprintf@plt>
  4019a4:	cmp	w0, #0x5
  4019a8:	b.gt	4019b8 <ferror@plt+0x6e8>
  4019ac:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4019b0:	add	x0, x0, #0x190
  4019b4:	b	401b64 <ferror@plt+0x894>
  4019b8:	ldr	x0, [sp, #56]
  4019bc:	lsr	x0, x0, #10
  4019c0:	ucvtf	s1, x0
  4019c4:	ldr	s0, [sp, #76]
  4019c8:	fmul	s0, s1, s0
  4019cc:	fcvt	d8, s0
  4019d0:	ldr	s0, [sp, #76]
  4019d4:	fcvtzu	w2, s0
  4019d8:	ldr	w0, [sp, #92]
  4019dc:	sub	w0, w0, #0x2
  4019e0:	mov	w1, w0
  4019e4:	mov	w0, w2
  4019e8:	bl	4016e8 <ferror@plt+0x418>
  4019ec:	fdiv	d0, d8, d0
  4019f0:	fcvtzs	x1, d0
  4019f4:	ldr	x0, [sp, #80]
  4019f8:	ldrb	w0, [x0]
  4019fc:	mov	w4, w0
  401a00:	mov	x3, x1
  401a04:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401a08:	add	x2, x0, #0x3c8
  401a0c:	mov	x1, #0x2000                	// #8192
  401a10:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401a14:	add	x0, x0, #0x190
  401a18:	bl	4011b0 <snprintf@plt>
  401a1c:	cmp	w0, #0x5
  401a20:	b.gt	401b30 <ferror@plt+0x860>
  401a24:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401a28:	add	x0, x0, #0x190
  401a2c:	b	401b64 <ferror@plt+0x894>
  401a30:	ldr	x0, [sp, #56]
  401a34:	lsr	x0, x0, #10
  401a38:	ucvtf	s1, x0
  401a3c:	ldr	s0, [sp, #76]
  401a40:	fmul	s0, s1, s0
  401a44:	fcvt	d8, s0
  401a48:	ldr	s0, [sp, #76]
  401a4c:	fcvtzu	w2, s0
  401a50:	ldr	w0, [sp, #92]
  401a54:	sub	w0, w0, #0x2
  401a58:	mov	w1, w0
  401a5c:	mov	w0, w2
  401a60:	bl	4016e8 <ferror@plt+0x418>
  401a64:	fdiv	d0, d8, d0
  401a68:	fcvt	s0, d0
  401a6c:	fcvt	d0, s0
  401a70:	ldr	x0, [sp, #80]
  401a74:	ldrb	w0, [x0]
  401a78:	mov	w3, w0
  401a7c:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401a80:	add	x2, x0, #0x3d0
  401a84:	mov	x1, #0x2000                	// #8192
  401a88:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401a8c:	add	x0, x0, #0x190
  401a90:	bl	4011b0 <snprintf@plt>
  401a94:	cmp	w0, #0x4
  401a98:	b.gt	401aa8 <ferror@plt+0x7d8>
  401a9c:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401aa0:	add	x0, x0, #0x190
  401aa4:	b	401b64 <ferror@plt+0x894>
  401aa8:	ldr	x0, [sp, #56]
  401aac:	lsr	x0, x0, #10
  401ab0:	ucvtf	s1, x0
  401ab4:	ldr	s0, [sp, #76]
  401ab8:	fmul	s0, s1, s0
  401abc:	fcvt	d8, s0
  401ac0:	ldr	s0, [sp, #76]
  401ac4:	fcvtzu	w2, s0
  401ac8:	ldr	w0, [sp, #92]
  401acc:	sub	w0, w0, #0x2
  401ad0:	mov	w1, w0
  401ad4:	mov	w0, w2
  401ad8:	bl	4016e8 <ferror@plt+0x418>
  401adc:	fdiv	d0, d8, d0
  401ae0:	fcvtzs	x1, d0
  401ae4:	ldr	x0, [sp, #80]
  401ae8:	ldrb	w0, [x0]
  401aec:	mov	w4, w0
  401af0:	mov	x3, x1
  401af4:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401af8:	add	x2, x0, #0x3b8
  401afc:	mov	x1, #0x2000                	// #8192
  401b00:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401b04:	add	x0, x0, #0x190
  401b08:	bl	4011b0 <snprintf@plt>
  401b0c:	cmp	w0, #0x4
  401b10:	b.gt	401b30 <ferror@plt+0x860>
  401b14:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401b18:	add	x0, x0, #0x190
  401b1c:	b	401b64 <ferror@plt+0x894>
  401b20:	nop
  401b24:	b	401b34 <ferror@plt+0x864>
  401b28:	nop
  401b2c:	b	401b34 <ferror@plt+0x864>
  401b30:	nop
  401b34:	ldr	w0, [sp, #92]
  401b38:	add	w0, w0, #0x1
  401b3c:	str	w0, [sp, #92]
  401b40:	ldr	x0, [sp, #80]
  401b44:	add	x0, x0, #0x1
  401b48:	str	x0, [sp, #80]
  401b4c:	ldr	x0, [sp, #80]
  401b50:	ldrb	w0, [x0]
  401b54:	cmp	w0, #0x0
  401b58:	b.ne	4018a8 <ferror@plt+0x5d8>  // b.any
  401b5c:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401b60:	add	x0, x0, #0x190
  401b64:	ldr	d8, [sp, #16]
  401b68:	ldp	x29, x30, [sp], #96
  401b6c:	ret
  401b70:	stp	x29, x30, [sp, #-48]!
  401b74:	mov	x29, sp
  401b78:	str	x0, [sp, #24]
  401b7c:	ldr	x0, [sp, #24]
  401b80:	ldr	w0, [x0]
  401b84:	cmp	w0, #0x0
  401b88:	b.eq	401bc0 <ferror@plt+0x8f0>  // b.none
  401b8c:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401b90:	add	x0, x0, #0x3d8
  401b94:	bl	4012a0 <gettext@plt>
  401b98:	mov	x1, x0
  401b9c:	mov	w0, #0x1                   	// #1
  401ba0:	str	w0, [sp, #44]
  401ba4:	str	wzr, [sp, #40]
  401ba8:	str	x1, [sp, #32]
  401bac:	ldr	x2, [sp, #32]
  401bb0:	ldr	w1, [sp, #40]
  401bb4:	ldr	w0, [sp, #44]
  401bb8:	bl	401160 <error@plt>
  401bbc:	nop
  401bc0:	ldr	x0, [sp, #24]
  401bc4:	mov	w1, #0x1                   	// #1
  401bc8:	str	w1, [x0]
  401bcc:	nop
  401bd0:	ldp	x29, x30, [sp], #48
  401bd4:	ret
  401bd8:	stp	x29, x30, [sp, #-112]!
  401bdc:	mov	x29, sp
  401be0:	str	x19, [sp, #16]
  401be4:	str	w0, [sp, #44]
  401be8:	str	x1, [sp, #32]
  401bec:	str	wzr, [sp, #108]
  401bf0:	str	wzr, [sp, #68]
  401bf4:	str	wzr, [sp, #56]
  401bf8:	mov	w0, #0x2400                	// #9216
  401bfc:	movk	w0, #0x4974, lsl #16
  401c00:	fmov	s0, w0
  401c04:	str	s0, [sp, #60]
  401c08:	str	wzr, [sp, #64]
  401c0c:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401c10:	add	x0, x0, #0x158
  401c14:	ldr	x1, [x0]
  401c18:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401c1c:	add	x0, x0, #0xf8
  401c20:	str	x1, [x0]
  401c24:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401c28:	add	x1, x0, #0x408
  401c2c:	mov	w0, #0x6                   	// #6
  401c30:	bl	4012c0 <setlocale@plt>
  401c34:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401c38:	add	x1, x0, #0x410
  401c3c:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401c40:	add	x0, x0, #0x428
  401c44:	bl	4011d0 <bindtextdomain@plt>
  401c48:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401c4c:	add	x0, x0, #0x428
  401c50:	bl	401210 <textdomain@plt>
  401c54:	adrp	x0, 402000 <ferror@plt+0xd30>
  401c58:	add	x0, x0, #0xcf4
  401c5c:	bl	407f10 <ferror@plt+0x6c40>
  401c60:	b	402120 <ferror@plt+0xe50>
  401c64:	ldr	w0, [sp, #104]
  401c68:	cmp	w0, #0x108
  401c6c:	b.eq	4020cc <ferror@plt+0xdfc>  // b.none
  401c70:	ldr	w0, [sp, #104]
  401c74:	cmp	w0, #0x108
  401c78:	b.gt	402110 <ferror@plt+0xe40>
  401c7c:	ldr	w0, [sp, #104]
  401c80:	cmp	w0, #0x107
  401c84:	b.eq	401e90 <ferror@plt+0xbc0>  // b.none
  401c88:	ldr	w0, [sp, #104]
  401c8c:	cmp	w0, #0x107
  401c90:	b.gt	402110 <ferror@plt+0xe40>
  401c94:	ldr	w0, [sp, #104]
  401c98:	cmp	w0, #0x106
  401c9c:	b.eq	401e7c <ferror@plt+0xbac>  // b.none
  401ca0:	ldr	w0, [sp, #104]
  401ca4:	cmp	w0, #0x106
  401ca8:	b.gt	402110 <ferror@plt+0xe40>
  401cac:	ldr	w0, [sp, #104]
  401cb0:	cmp	w0, #0x105
  401cb4:	b.eq	401f24 <ferror@plt+0xc54>  // b.none
  401cb8:	ldr	w0, [sp, #104]
  401cbc:	cmp	w0, #0x105
  401cc0:	b.gt	402110 <ferror@plt+0xe40>
  401cc4:	ldr	w0, [sp, #104]
  401cc8:	cmp	w0, #0x104
  401ccc:	b.eq	401f04 <ferror@plt+0xc34>  // b.none
  401cd0:	ldr	w0, [sp, #104]
  401cd4:	cmp	w0, #0x104
  401cd8:	b.gt	402110 <ferror@plt+0xe40>
  401cdc:	ldr	w0, [sp, #104]
  401ce0:	cmp	w0, #0x103
  401ce4:	b.eq	401ee4 <ferror@plt+0xc14>  // b.none
  401ce8:	ldr	w0, [sp, #104]
  401cec:	cmp	w0, #0x103
  401cf0:	b.gt	402110 <ferror@plt+0xe40>
  401cf4:	ldr	w0, [sp, #104]
  401cf8:	cmp	w0, #0x102
  401cfc:	b.eq	401ec4 <ferror@plt+0xbf4>  // b.none
  401d00:	ldr	w0, [sp, #104]
  401d04:	cmp	w0, #0x102
  401d08:	b.gt	402110 <ferror@plt+0xe40>
  401d0c:	ldr	w0, [sp, #104]
  401d10:	cmp	w0, #0x101
  401d14:	b.eq	401ea4 <ferror@plt+0xbd4>  // b.none
  401d18:	ldr	w0, [sp, #104]
  401d1c:	cmp	w0, #0x101
  401d20:	b.gt	402110 <ferror@plt+0xe40>
  401d24:	ldr	w0, [sp, #104]
  401d28:	cmp	w0, #0x100
  401d2c:	b.eq	401f54 <ferror@plt+0xc84>  // b.none
  401d30:	ldr	w0, [sp, #104]
  401d34:	cmp	w0, #0x100
  401d38:	b.gt	402110 <ferror@plt+0xe40>
  401d3c:	ldr	w0, [sp, #104]
  401d40:	cmp	w0, #0x77
  401d44:	b.eq	4020bc <ferror@plt+0xdec>  // b.none
  401d48:	ldr	w0, [sp, #104]
  401d4c:	cmp	w0, #0x77
  401d50:	b.gt	402110 <ferror@plt+0xe40>
  401d54:	ldr	w0, [sp, #104]
  401d58:	cmp	w0, #0x74
  401d5c:	b.eq	401f74 <ferror@plt+0xca4>  // b.none
  401d60:	ldr	w0, [sp, #104]
  401d64:	cmp	w0, #0x74
  401d68:	b.gt	402110 <ferror@plt+0xe40>
  401d6c:	ldr	w0, [sp, #104]
  401d70:	cmp	w0, #0x73
  401d74:	b.eq	401f84 <ferror@plt+0xcb4>  // b.none
  401d78:	ldr	w0, [sp, #104]
  401d7c:	cmp	w0, #0x73
  401d80:	b.gt	402110 <ferror@plt+0xe40>
  401d84:	ldr	w0, [sp, #104]
  401d88:	cmp	w0, #0x6d
  401d8c:	b.eq	401e54 <ferror@plt+0xb84>  // b.none
  401d90:	ldr	w0, [sp, #104]
  401d94:	cmp	w0, #0x6d
  401d98:	b.gt	402110 <ferror@plt+0xe40>
  401d9c:	ldr	w0, [sp, #104]
  401da0:	cmp	w0, #0x6c
  401da4:	b.eq	401f64 <ferror@plt+0xc94>  // b.none
  401da8:	ldr	w0, [sp, #104]
  401dac:	cmp	w0, #0x6c
  401db0:	b.gt	402110 <ferror@plt+0xe40>
  401db4:	ldr	w0, [sp, #104]
  401db8:	cmp	w0, #0x6b
  401dbc:	b.eq	401e40 <ferror@plt+0xb70>  // b.none
  401dc0:	ldr	w0, [sp, #104]
  401dc4:	cmp	w0, #0x6b
  401dc8:	b.gt	402110 <ferror@plt+0xe40>
  401dcc:	ldr	w0, [sp, #104]
  401dd0:	cmp	w0, #0x68
  401dd4:	b.eq	401f44 <ferror@plt+0xc74>  // b.none
  401dd8:	ldr	w0, [sp, #104]
  401ddc:	cmp	w0, #0x68
  401de0:	b.gt	402110 <ferror@plt+0xe40>
  401de4:	ldr	w0, [sp, #104]
  401de8:	cmp	w0, #0x67
  401dec:	b.eq	401e68 <ferror@plt+0xb98>  // b.none
  401df0:	ldr	w0, [sp, #104]
  401df4:	cmp	w0, #0x67
  401df8:	b.gt	402110 <ferror@plt+0xe40>
  401dfc:	ldr	w0, [sp, #104]
  401e00:	cmp	w0, #0x63
  401e04:	b.eq	402024 <ferror@plt+0xd54>  // b.none
  401e08:	ldr	w0, [sp, #104]
  401e0c:	cmp	w0, #0x63
  401e10:	b.gt	402110 <ferror@plt+0xe40>
  401e14:	ldr	w0, [sp, #104]
  401e18:	cmp	w0, #0x56
  401e1c:	b.eq	4020dc <ferror@plt+0xe0c>  // b.none
  401e20:	ldr	w0, [sp, #104]
  401e24:	cmp	w0, #0x62
  401e28:	b.ne	402110 <ferror@plt+0xe40>  // b.any
  401e2c:	add	x0, sp, #0x44
  401e30:	bl	401b70 <ferror@plt+0x8a0>
  401e34:	mov	w0, #0x1                   	// #1
  401e38:	str	w0, [sp, #56]
  401e3c:	b	402120 <ferror@plt+0xe50>
  401e40:	add	x0, sp, #0x44
  401e44:	bl	401b70 <ferror@plt+0x8a0>
  401e48:	mov	w0, #0x2                   	// #2
  401e4c:	str	w0, [sp, #56]
  401e50:	b	402120 <ferror@plt+0xe50>
  401e54:	add	x0, sp, #0x44
  401e58:	bl	401b70 <ferror@plt+0x8a0>
  401e5c:	mov	w0, #0x3                   	// #3
  401e60:	str	w0, [sp, #56]
  401e64:	b	402120 <ferror@plt+0xe50>
  401e68:	add	x0, sp, #0x44
  401e6c:	bl	401b70 <ferror@plt+0x8a0>
  401e70:	mov	w0, #0x4                   	// #4
  401e74:	str	w0, [sp, #56]
  401e78:	b	402120 <ferror@plt+0xe50>
  401e7c:	add	x0, sp, #0x44
  401e80:	bl	401b70 <ferror@plt+0x8a0>
  401e84:	mov	w0, #0x5                   	// #5
  401e88:	str	w0, [sp, #56]
  401e8c:	b	402120 <ferror@plt+0xe50>
  401e90:	add	x0, sp, #0x44
  401e94:	bl	401b70 <ferror@plt+0x8a0>
  401e98:	mov	w0, #0x6                   	// #6
  401e9c:	str	w0, [sp, #56]
  401ea0:	b	402120 <ferror@plt+0xe50>
  401ea4:	add	x0, sp, #0x44
  401ea8:	bl	401b70 <ferror@plt+0x8a0>
  401eac:	mov	w0, #0x2                   	// #2
  401eb0:	str	w0, [sp, #56]
  401eb4:	ldr	w0, [sp, #108]
  401eb8:	orr	w0, w0, #0x20
  401ebc:	str	w0, [sp, #108]
  401ec0:	b	402120 <ferror@plt+0xe50>
  401ec4:	add	x0, sp, #0x44
  401ec8:	bl	401b70 <ferror@plt+0x8a0>
  401ecc:	mov	w0, #0x3                   	// #3
  401ed0:	str	w0, [sp, #56]
  401ed4:	ldr	w0, [sp, #108]
  401ed8:	orr	w0, w0, #0x20
  401edc:	str	w0, [sp, #108]
  401ee0:	b	402120 <ferror@plt+0xe50>
  401ee4:	add	x0, sp, #0x44
  401ee8:	bl	401b70 <ferror@plt+0x8a0>
  401eec:	mov	w0, #0x4                   	// #4
  401ef0:	str	w0, [sp, #56]
  401ef4:	ldr	w0, [sp, #108]
  401ef8:	orr	w0, w0, #0x20
  401efc:	str	w0, [sp, #108]
  401f00:	b	402120 <ferror@plt+0xe50>
  401f04:	add	x0, sp, #0x44
  401f08:	bl	401b70 <ferror@plt+0x8a0>
  401f0c:	mov	w0, #0x5                   	// #5
  401f10:	str	w0, [sp, #56]
  401f14:	ldr	w0, [sp, #108]
  401f18:	orr	w0, w0, #0x20
  401f1c:	str	w0, [sp, #108]
  401f20:	b	402120 <ferror@plt+0xe50>
  401f24:	add	x0, sp, #0x44
  401f28:	bl	401b70 <ferror@plt+0x8a0>
  401f2c:	mov	w0, #0x6                   	// #6
  401f30:	str	w0, [sp, #56]
  401f34:	ldr	w0, [sp, #108]
  401f38:	orr	w0, w0, #0x20
  401f3c:	str	w0, [sp, #108]
  401f40:	b	402120 <ferror@plt+0xe50>
  401f44:	ldr	w0, [sp, #108]
  401f48:	orr	w0, w0, #0x2
  401f4c:	str	w0, [sp, #108]
  401f50:	b	402120 <ferror@plt+0xe50>
  401f54:	ldr	w0, [sp, #108]
  401f58:	orr	w0, w0, #0x20
  401f5c:	str	w0, [sp, #108]
  401f60:	b	402120 <ferror@plt+0xe50>
  401f64:	ldr	w0, [sp, #108]
  401f68:	orr	w0, w0, #0x4
  401f6c:	str	w0, [sp, #108]
  401f70:	b	402120 <ferror@plt+0xe50>
  401f74:	ldr	w0, [sp, #108]
  401f78:	orr	w0, w0, #0x10
  401f7c:	str	w0, [sp, #108]
  401f80:	b	402120 <ferror@plt+0xe50>
  401f84:	ldr	w0, [sp, #108]
  401f88:	orr	w0, w0, #0x40
  401f8c:	str	w0, [sp, #108]
  401f90:	bl	401280 <__errno_location@plt>
  401f94:	str	wzr, [x0]
  401f98:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401f9c:	add	x0, x0, #0x108
  401fa0:	ldr	x2, [x0]
  401fa4:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401fa8:	add	x1, x0, #0x438
  401fac:	mov	x0, x2
  401fb0:	bl	4028c8 <ferror@plt+0x15f8>
  401fb4:	mov	x0, #0x848000000000        	// #145685290680320
  401fb8:	movk	x0, #0x412e, lsl #48
  401fbc:	fmov	d1, x0
  401fc0:	fmul	d0, d0, d1
  401fc4:	fcvt	s0, d0
  401fc8:	str	s0, [sp, #60]
  401fcc:	ldr	s1, [sp, #60]
  401fd0:	fmov	s0, #1.000000000000000000e+00
  401fd4:	fcmpe	s1, s0
  401fd8:	b.pl	402020 <ferror@plt+0xd50>  // b.nfrst
  401fdc:	adrp	x0, 408000 <ferror@plt+0x6d30>
  401fe0:	add	x0, x0, #0x450
  401fe4:	bl	4012a0 <gettext@plt>
  401fe8:	mov	x2, x0
  401fec:	adrp	x0, 419000 <ferror@plt+0x17d30>
  401ff0:	add	x0, x0, #0x108
  401ff4:	ldr	x1, [x0]
  401ff8:	mov	w0, #0x1                   	// #1
  401ffc:	str	w0, [sp, #100]
  402000:	str	wzr, [sp, #96]
  402004:	str	x2, [sp, #88]
  402008:	mov	x3, x1
  40200c:	ldr	x2, [sp, #88]
  402010:	ldr	w1, [sp, #96]
  402014:	ldr	w0, [sp, #100]
  402018:	bl	401160 <error@plt>
  40201c:	nop
  402020:	b	402120 <ferror@plt+0xe50>
  402024:	ldr	w0, [sp, #108]
  402028:	orr	w0, w0, #0x40
  40202c:	str	w0, [sp, #108]
  402030:	ldr	w0, [sp, #108]
  402034:	orr	w0, w0, #0x80
  402038:	str	w0, [sp, #108]
  40203c:	adrp	x0, 419000 <ferror@plt+0x17d30>
  402040:	add	x0, x0, #0x108
  402044:	ldr	x19, [x0]
  402048:	adrp	x0, 408000 <ferror@plt+0x6d30>
  40204c:	add	x0, x0, #0x480
  402050:	bl	4012a0 <gettext@plt>
  402054:	mov	x1, x0
  402058:	mov	x0, x19
  40205c:	bl	402714 <ferror@plt+0x1444>
  402060:	str	w0, [sp, #64]
  402064:	ldr	w0, [sp, #64]
  402068:	cmp	w0, #0x0
  40206c:	b.gt	402120 <ferror@plt+0xe50>
  402070:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402074:	add	x0, x0, #0x4a0
  402078:	bl	4012a0 <gettext@plt>
  40207c:	mov	x2, x0
  402080:	adrp	x0, 419000 <ferror@plt+0x17d30>
  402084:	add	x0, x0, #0x108
  402088:	ldr	x1, [x0]
  40208c:	mov	w0, #0x1                   	// #1
  402090:	str	w0, [sp, #84]
  402094:	mov	w0, #0x22                  	// #34
  402098:	str	w0, [sp, #80]
  40209c:	str	x2, [sp, #72]
  4020a0:	mov	x3, x1
  4020a4:	ldr	x2, [sp, #72]
  4020a8:	ldr	w1, [sp, #80]
  4020ac:	ldr	w0, [sp, #84]
  4020b0:	bl	401160 <error@plt>
  4020b4:	nop
  4020b8:	b	402120 <ferror@plt+0xe50>
  4020bc:	ldr	w0, [sp, #108]
  4020c0:	orr	w0, w0, #0x8
  4020c4:	str	w0, [sp, #108]
  4020c8:	b	402120 <ferror@plt+0xe50>
  4020cc:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4020d0:	add	x0, x0, #0x110
  4020d4:	ldr	x0, [x0]
  4020d8:	bl	4014a8 <ferror@plt+0x1d8>
  4020dc:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4020e0:	add	x0, x0, #0x4c8
  4020e4:	bl	4012a0 <gettext@plt>
  4020e8:	mov	x3, x0
  4020ec:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4020f0:	add	x0, x0, #0x158
  4020f4:	ldr	x1, [x0]
  4020f8:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4020fc:	add	x2, x0, #0x4d8
  402100:	mov	x0, x3
  402104:	bl	401270 <printf@plt>
  402108:	mov	w0, #0x0                   	// #0
  40210c:	bl	401150 <exit@plt>
  402110:	adrp	x0, 419000 <ferror@plt+0x17d30>
  402114:	add	x0, x0, #0x100
  402118:	ldr	x0, [x0]
  40211c:	bl	4014a8 <ferror@plt+0x1d8>
  402120:	mov	x4, #0x0                   	// #0
  402124:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402128:	add	x3, x0, #0x688
  40212c:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402130:	add	x2, x0, #0x4f0
  402134:	ldr	x1, [sp, #32]
  402138:	ldr	w0, [sp, #44]
  40213c:	bl	401220 <getopt_long@plt>
  402140:	str	w0, [sp, #104]
  402144:	ldr	w0, [sp, #104]
  402148:	cmn	w0, #0x1
  40214c:	b.ne	401c64 <ferror@plt+0x994>  // b.any
  402150:	bl	401180 <meminfo@plt>
  402154:	ldr	w0, [sp, #108]
  402158:	and	w0, w0, #0x8
  40215c:	cmp	w0, #0x0
  402160:	b.eq	402178 <ferror@plt+0xea8>  // b.none
  402164:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402168:	add	x0, x0, #0x500
  40216c:	bl	4012a0 <gettext@plt>
  402170:	bl	401270 <printf@plt>
  402174:	b	402188 <ferror@plt+0xeb8>
  402178:	adrp	x0, 408000 <ferror@plt+0x6d30>
  40217c:	add	x0, x0, #0x560
  402180:	bl	4012a0 <gettext@plt>
  402184:	bl	401270 <printf@plt>
  402188:	mov	w0, #0xa                   	// #10
  40218c:	bl	401290 <putchar@plt>
  402190:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402194:	add	x0, x0, #0x5b0
  402198:	bl	4012a0 <gettext@plt>
  40219c:	mov	x1, x0
  4021a0:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4021a4:	add	x0, x0, #0x5b8
  4021a8:	bl	401270 <printf@plt>
  4021ac:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4021b0:	add	x0, x0, #0x180
  4021b4:	ldr	x0, [x0]
  4021b8:	ldr	x2, [sp, #56]
  4021bc:	ldr	w1, [sp, #64]
  4021c0:	mov	x3, x1
  4021c4:	ldr	w1, [sp, #108]
  4021c8:	bl	40173c <ferror@plt+0x46c>
  4021cc:	mov	x1, x0
  4021d0:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4021d4:	add	x0, x0, #0x5c0
  4021d8:	bl	401270 <printf@plt>
  4021dc:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4021e0:	add	x0, x0, #0x150
  4021e4:	ldr	x0, [x0]
  4021e8:	ldr	x2, [sp, #56]
  4021ec:	ldr	w1, [sp, #64]
  4021f0:	mov	x3, x1
  4021f4:	ldr	w1, [sp, #108]
  4021f8:	bl	40173c <ferror@plt+0x46c>
  4021fc:	mov	x1, x0
  402200:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402204:	add	x0, x0, #0x5c0
  402208:	bl	401270 <printf@plt>
  40220c:	adrp	x0, 419000 <ferror@plt+0x17d30>
  402210:	add	x0, x0, #0x168
  402214:	ldr	x0, [x0]
  402218:	ldr	x2, [sp, #56]
  40221c:	ldr	w1, [sp, #64]
  402220:	mov	x3, x1
  402224:	ldr	w1, [sp, #108]
  402228:	bl	40173c <ferror@plt+0x46c>
  40222c:	mov	x1, x0
  402230:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402234:	add	x0, x0, #0x5c0
  402238:	bl	401270 <printf@plt>
  40223c:	adrp	x0, 419000 <ferror@plt+0x17d30>
  402240:	add	x0, x0, #0x138
  402244:	ldr	x0, [x0]
  402248:	ldr	x2, [sp, #56]
  40224c:	ldr	w1, [sp, #64]
  402250:	mov	x3, x1
  402254:	ldr	w1, [sp, #108]
  402258:	bl	40173c <ferror@plt+0x46c>
  40225c:	mov	x1, x0
  402260:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402264:	add	x0, x0, #0x5c0
  402268:	bl	401270 <printf@plt>
  40226c:	ldr	w0, [sp, #108]
  402270:	and	w0, w0, #0x8
  402274:	cmp	w0, #0x0
  402278:	b.eq	4022e0 <ferror@plt+0x1010>  // b.none
  40227c:	adrp	x0, 419000 <ferror@plt+0x17d30>
  402280:	add	x0, x0, #0x118
  402284:	ldr	x0, [x0]
  402288:	ldr	x2, [sp, #56]
  40228c:	ldr	w1, [sp, #64]
  402290:	mov	x3, x1
  402294:	ldr	w1, [sp, #108]
  402298:	bl	40173c <ferror@plt+0x46c>
  40229c:	mov	x1, x0
  4022a0:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4022a4:	add	x0, x0, #0x5c0
  4022a8:	bl	401270 <printf@plt>
  4022ac:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4022b0:	add	x0, x0, #0x148
  4022b4:	ldr	x0, [x0]
  4022b8:	ldr	x2, [sp, #56]
  4022bc:	ldr	w1, [sp, #64]
  4022c0:	mov	x3, x1
  4022c4:	ldr	w1, [sp, #108]
  4022c8:	bl	40173c <ferror@plt+0x46c>
  4022cc:	mov	x1, x0
  4022d0:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4022d4:	add	x0, x0, #0x5c0
  4022d8:	bl	401270 <printf@plt>
  4022dc:	b	402320 <ferror@plt+0x1050>
  4022e0:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4022e4:	add	x0, x0, #0x118
  4022e8:	ldr	x1, [x0]
  4022ec:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4022f0:	add	x0, x0, #0x148
  4022f4:	ldr	x0, [x0]
  4022f8:	add	x0, x1, x0
  4022fc:	ldr	x2, [sp, #56]
  402300:	ldr	w1, [sp, #64]
  402304:	mov	x3, x1
  402308:	ldr	w1, [sp, #108]
  40230c:	bl	40173c <ferror@plt+0x46c>
  402310:	mov	x1, x0
  402314:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402318:	add	x0, x0, #0x5c0
  40231c:	bl	401270 <printf@plt>
  402320:	adrp	x0, 419000 <ferror@plt+0x17d30>
  402324:	add	x0, x0, #0x128
  402328:	ldr	x0, [x0]
  40232c:	ldr	x2, [sp, #56]
  402330:	ldr	w1, [sp, #64]
  402334:	mov	x3, x1
  402338:	ldr	w1, [sp, #108]
  40233c:	bl	40173c <ferror@plt+0x46c>
  402340:	mov	x1, x0
  402344:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402348:	add	x0, x0, #0x5c0
  40234c:	bl	401270 <printf@plt>
  402350:	mov	w0, #0xa                   	// #10
  402354:	bl	401290 <putchar@plt>
  402358:	ldr	w0, [sp, #108]
  40235c:	and	w0, w0, #0x4
  402360:	cmp	w0, #0x0
  402364:	b.eq	4024f0 <ferror@plt+0x1220>  // b.none
  402368:	adrp	x0, 408000 <ferror@plt+0x6d30>
  40236c:	add	x0, x0, #0x5c8
  402370:	bl	4012a0 <gettext@plt>
  402374:	mov	x1, x0
  402378:	adrp	x0, 408000 <ferror@plt+0x6d30>
  40237c:	add	x0, x0, #0x5b8
  402380:	bl	401270 <printf@plt>
  402384:	adrp	x0, 419000 <ferror@plt+0x17d30>
  402388:	add	x0, x0, #0x178
  40238c:	ldr	x0, [x0]
  402390:	ldr	x2, [sp, #56]
  402394:	ldr	w1, [sp, #64]
  402398:	mov	x3, x1
  40239c:	ldr	w1, [sp, #108]
  4023a0:	bl	40173c <ferror@plt+0x46c>
  4023a4:	mov	x1, x0
  4023a8:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4023ac:	add	x0, x0, #0x5c0
  4023b0:	bl	401270 <printf@plt>
  4023b4:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4023b8:	add	x0, x0, #0x178
  4023bc:	ldr	x1, [x0]
  4023c0:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4023c4:	add	x0, x0, #0xf0
  4023c8:	ldr	x0, [x0]
  4023cc:	sub	x0, x1, x0
  4023d0:	ldr	x2, [sp, #56]
  4023d4:	ldr	w1, [sp, #64]
  4023d8:	mov	x3, x1
  4023dc:	ldr	w1, [sp, #108]
  4023e0:	bl	40173c <ferror@plt+0x46c>
  4023e4:	mov	x1, x0
  4023e8:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4023ec:	add	x0, x0, #0x5c0
  4023f0:	bl	401270 <printf@plt>
  4023f4:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4023f8:	add	x0, x0, #0xf0
  4023fc:	ldr	x0, [x0]
  402400:	ldr	x2, [sp, #56]
  402404:	ldr	w1, [sp, #64]
  402408:	mov	x3, x1
  40240c:	ldr	w1, [sp, #108]
  402410:	bl	40173c <ferror@plt+0x46c>
  402414:	mov	x1, x0
  402418:	adrp	x0, 408000 <ferror@plt+0x6d30>
  40241c:	add	x0, x0, #0x5c0
  402420:	bl	401270 <printf@plt>
  402424:	mov	w0, #0xa                   	// #10
  402428:	bl	401290 <putchar@plt>
  40242c:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402430:	add	x0, x0, #0x5d0
  402434:	bl	4012a0 <gettext@plt>
  402438:	mov	x1, x0
  40243c:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402440:	add	x0, x0, #0x5b8
  402444:	bl	401270 <printf@plt>
  402448:	adrp	x0, 419000 <ferror@plt+0x17d30>
  40244c:	add	x0, x0, #0x140
  402450:	ldr	x0, [x0]
  402454:	ldr	x2, [sp, #56]
  402458:	ldr	w1, [sp, #64]
  40245c:	mov	x3, x1
  402460:	ldr	w1, [sp, #108]
  402464:	bl	40173c <ferror@plt+0x46c>
  402468:	mov	x1, x0
  40246c:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402470:	add	x0, x0, #0x5c0
  402474:	bl	401270 <printf@plt>
  402478:	adrp	x0, 419000 <ferror@plt+0x17d30>
  40247c:	add	x0, x0, #0x140
  402480:	ldr	x1, [x0]
  402484:	adrp	x0, 419000 <ferror@plt+0x17d30>
  402488:	add	x0, x0, #0x120
  40248c:	ldr	x0, [x0]
  402490:	sub	x0, x1, x0
  402494:	ldr	x2, [sp, #56]
  402498:	ldr	w1, [sp, #64]
  40249c:	mov	x3, x1
  4024a0:	ldr	w1, [sp, #108]
  4024a4:	bl	40173c <ferror@plt+0x46c>
  4024a8:	mov	x1, x0
  4024ac:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4024b0:	add	x0, x0, #0x5c0
  4024b4:	bl	401270 <printf@plt>
  4024b8:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4024bc:	add	x0, x0, #0x120
  4024c0:	ldr	x0, [x0]
  4024c4:	ldr	x2, [sp, #56]
  4024c8:	ldr	w1, [sp, #64]
  4024cc:	mov	x3, x1
  4024d0:	ldr	w1, [sp, #108]
  4024d4:	bl	40173c <ferror@plt+0x46c>
  4024d8:	mov	x1, x0
  4024dc:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4024e0:	add	x0, x0, #0x5c0
  4024e4:	bl	401270 <printf@plt>
  4024e8:	mov	w0, #0xa                   	// #10
  4024ec:	bl	401290 <putchar@plt>
  4024f0:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4024f4:	add	x0, x0, #0x5d8
  4024f8:	bl	4012a0 <gettext@plt>
  4024fc:	mov	x1, x0
  402500:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402504:	add	x0, x0, #0x5b8
  402508:	bl	401270 <printf@plt>
  40250c:	adrp	x0, 419000 <ferror@plt+0x17d30>
  402510:	add	x0, x0, #0x170
  402514:	ldr	x0, [x0]
  402518:	ldr	x2, [sp, #56]
  40251c:	ldr	w1, [sp, #64]
  402520:	mov	x3, x1
  402524:	ldr	w1, [sp, #108]
  402528:	bl	40173c <ferror@plt+0x46c>
  40252c:	mov	x1, x0
  402530:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402534:	add	x0, x0, #0x5c0
  402538:	bl	401270 <printf@plt>
  40253c:	adrp	x0, 419000 <ferror@plt+0x17d30>
  402540:	add	x0, x0, #0x130
  402544:	ldr	x0, [x0]
  402548:	ldr	x2, [sp, #56]
  40254c:	ldr	w1, [sp, #64]
  402550:	mov	x3, x1
  402554:	ldr	w1, [sp, #108]
  402558:	bl	40173c <ferror@plt+0x46c>
  40255c:	mov	x1, x0
  402560:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402564:	add	x0, x0, #0x5c0
  402568:	bl	401270 <printf@plt>
  40256c:	adrp	x0, 419000 <ferror@plt+0x17d30>
  402570:	add	x0, x0, #0x160
  402574:	ldr	x0, [x0]
  402578:	ldr	x2, [sp, #56]
  40257c:	ldr	w1, [sp, #64]
  402580:	mov	x3, x1
  402584:	ldr	w1, [sp, #108]
  402588:	bl	40173c <ferror@plt+0x46c>
  40258c:	mov	x1, x0
  402590:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402594:	add	x0, x0, #0x5c0
  402598:	bl	401270 <printf@plt>
  40259c:	mov	w0, #0xa                   	// #10
  4025a0:	bl	401290 <putchar@plt>
  4025a4:	ldr	w0, [sp, #108]
  4025a8:	and	w0, w0, #0x10
  4025ac:	cmp	w0, #0x0
  4025b0:	b.eq	402698 <ferror@plt+0x13c8>  // b.none
  4025b4:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4025b8:	add	x0, x0, #0x5e0
  4025bc:	bl	4012a0 <gettext@plt>
  4025c0:	mov	x1, x0
  4025c4:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4025c8:	add	x0, x0, #0x5b8
  4025cc:	bl	401270 <printf@plt>
  4025d0:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4025d4:	add	x0, x0, #0x180
  4025d8:	ldr	x1, [x0]
  4025dc:	adrp	x0, 419000 <ferror@plt+0x17d30>
  4025e0:	add	x0, x0, #0x170
  4025e4:	ldr	x0, [x0]
  4025e8:	add	x0, x1, x0
  4025ec:	ldr	x2, [sp, #56]
  4025f0:	ldr	w1, [sp, #64]
  4025f4:	mov	x3, x1
  4025f8:	ldr	w1, [sp, #108]
  4025fc:	bl	40173c <ferror@plt+0x46c>
  402600:	mov	x1, x0
  402604:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402608:	add	x0, x0, #0x5c0
  40260c:	bl	401270 <printf@plt>
  402610:	adrp	x0, 419000 <ferror@plt+0x17d30>
  402614:	add	x0, x0, #0x150
  402618:	ldr	x1, [x0]
  40261c:	adrp	x0, 419000 <ferror@plt+0x17d30>
  402620:	add	x0, x0, #0x130
  402624:	ldr	x0, [x0]
  402628:	add	x0, x1, x0
  40262c:	ldr	x2, [sp, #56]
  402630:	ldr	w1, [sp, #64]
  402634:	mov	x3, x1
  402638:	ldr	w1, [sp, #108]
  40263c:	bl	40173c <ferror@plt+0x46c>
  402640:	mov	x1, x0
  402644:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402648:	add	x0, x0, #0x5c0
  40264c:	bl	401270 <printf@plt>
  402650:	adrp	x0, 419000 <ferror@plt+0x17d30>
  402654:	add	x0, x0, #0x168
  402658:	ldr	x1, [x0]
  40265c:	adrp	x0, 419000 <ferror@plt+0x17d30>
  402660:	add	x0, x0, #0x160
  402664:	ldr	x0, [x0]
  402668:	add	x0, x1, x0
  40266c:	ldr	x2, [sp, #56]
  402670:	ldr	w1, [sp, #64]
  402674:	mov	x3, x1
  402678:	ldr	w1, [sp, #108]
  40267c:	bl	40173c <ferror@plt+0x46c>
  402680:	mov	x1, x0
  402684:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402688:	add	x0, x0, #0x5c0
  40268c:	bl	401270 <printf@plt>
  402690:	mov	w0, #0xa                   	// #10
  402694:	bl	401290 <putchar@plt>
  402698:	adrp	x0, 419000 <ferror@plt+0x17d30>
  40269c:	add	x0, x0, #0x110
  4026a0:	ldr	x0, [x0]
  4026a4:	bl	401250 <fflush@plt>
  4026a8:	ldr	w0, [sp, #108]
  4026ac:	and	w0, w0, #0x80
  4026b0:	cmp	w0, #0x0
  4026b4:	b.eq	4026d8 <ferror@plt+0x1408>  // b.none
  4026b8:	ldr	w0, [sp, #64]
  4026bc:	sub	w0, w0, #0x1
  4026c0:	str	w0, [sp, #64]
  4026c4:	ldr	w0, [sp, #64]
  4026c8:	cmp	w0, #0x0
  4026cc:	b.gt	4026d8 <ferror@plt+0x1408>
  4026d0:	mov	w0, #0x0                   	// #0
  4026d4:	bl	401150 <exit@plt>
  4026d8:	ldr	w0, [sp, #108]
  4026dc:	and	w0, w0, #0x40
  4026e0:	cmp	w0, #0x0
  4026e4:	b.eq	4026fc <ferror@plt+0x142c>  // b.none
  4026e8:	mov	w0, #0xa                   	// #10
  4026ec:	bl	401290 <putchar@plt>
  4026f0:	ldr	s0, [sp, #60]
  4026f4:	fcvtzu	w0, s0
  4026f8:	bl	401260 <usleep@plt>
  4026fc:	ldr	w0, [sp, #108]
  402700:	and	w0, w0, #0x40
  402704:	cmp	w0, #0x0
  402708:	b.ne	402150 <ferror@plt+0xe80>  // b.any
  40270c:	mov	w0, #0x0                   	// #0
  402710:	bl	401150 <exit@plt>
  402714:	stp	x29, x30, [sp, #-64]!
  402718:	mov	x29, sp
  40271c:	str	x0, [sp, #24]
  402720:	str	x1, [sp, #16]
  402724:	str	xzr, [sp, #32]
  402728:	ldr	x0, [sp, #24]
  40272c:	cmp	x0, #0x0
  402730:	b.eq	4027a8 <ferror@plt+0x14d8>  // b.none
  402734:	ldr	x0, [sp, #24]
  402738:	ldrb	w0, [x0]
  40273c:	cmp	w0, #0x0
  402740:	b.eq	4027a8 <ferror@plt+0x14d8>  // b.none
  402744:	bl	401280 <__errno_location@plt>
  402748:	str	wzr, [x0]
  40274c:	add	x0, sp, #0x20
  402750:	mov	w2, #0xa                   	// #10
  402754:	mov	x1, x0
  402758:	ldr	x0, [sp, #24]
  40275c:	bl	401240 <strtol@plt>
  402760:	str	x0, [sp, #56]
  402764:	bl	401280 <__errno_location@plt>
  402768:	ldr	w0, [x0]
  40276c:	cmp	w0, #0x0
  402770:	b.ne	4027a8 <ferror@plt+0x14d8>  // b.any
  402774:	ldr	x0, [sp, #32]
  402778:	ldr	x1, [sp, #24]
  40277c:	cmp	x1, x0
  402780:	b.eq	4027a8 <ferror@plt+0x14d8>  // b.none
  402784:	ldr	x0, [sp, #32]
  402788:	cmp	x0, #0x0
  40278c:	b.eq	4027a8 <ferror@plt+0x14d8>  // b.none
  402790:	ldr	x0, [sp, #32]
  402794:	ldrb	w0, [x0]
  402798:	cmp	w0, #0x0
  40279c:	b.ne	4027a8 <ferror@plt+0x14d8>  // b.any
  4027a0:	ldr	x0, [sp, #56]
  4027a4:	b	4027e8 <ferror@plt+0x1518>
  4027a8:	bl	401280 <__errno_location@plt>
  4027ac:	ldr	w0, [x0]
  4027b0:	mov	w1, #0x1                   	// #1
  4027b4:	str	w1, [sp, #52]
  4027b8:	str	w0, [sp, #48]
  4027bc:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4027c0:	add	x0, x0, #0x930
  4027c4:	str	x0, [sp, #40]
  4027c8:	ldr	x4, [sp, #24]
  4027cc:	ldr	x3, [sp, #16]
  4027d0:	ldr	x2, [sp, #40]
  4027d4:	ldr	w1, [sp, #48]
  4027d8:	ldr	w0, [sp, #52]
  4027dc:	bl	401160 <error@plt>
  4027e0:	nop
  4027e4:	mov	x0, #0x0                   	// #0
  4027e8:	ldp	x29, x30, [sp], #64
  4027ec:	ret
  4027f0:	stp	x29, x30, [sp, #-64]!
  4027f4:	mov	x29, sp
  4027f8:	str	x0, [sp, #24]
  4027fc:	str	x1, [sp, #16]
  402800:	str	xzr, [sp, #32]
  402804:	ldr	x0, [sp, #24]
  402808:	cmp	x0, #0x0
  40280c:	b.eq	402880 <ferror@plt+0x15b0>  // b.none
  402810:	ldr	x0, [sp, #24]
  402814:	ldrb	w0, [x0]
  402818:	cmp	w0, #0x0
  40281c:	b.eq	402880 <ferror@plt+0x15b0>  // b.none
  402820:	bl	401280 <__errno_location@plt>
  402824:	str	wzr, [x0]
  402828:	add	x0, sp, #0x20
  40282c:	mov	x1, x0
  402830:	ldr	x0, [sp, #24]
  402834:	bl	401170 <strtod@plt>
  402838:	str	d0, [sp, #56]
  40283c:	bl	401280 <__errno_location@plt>
  402840:	ldr	w0, [x0]
  402844:	cmp	w0, #0x0
  402848:	b.ne	402880 <ferror@plt+0x15b0>  // b.any
  40284c:	ldr	x0, [sp, #32]
  402850:	ldr	x1, [sp, #24]
  402854:	cmp	x1, x0
  402858:	b.eq	402880 <ferror@plt+0x15b0>  // b.none
  40285c:	ldr	x0, [sp, #32]
  402860:	cmp	x0, #0x0
  402864:	b.eq	402880 <ferror@plt+0x15b0>  // b.none
  402868:	ldr	x0, [sp, #32]
  40286c:	ldrb	w0, [x0]
  402870:	cmp	w0, #0x0
  402874:	b.ne	402880 <ferror@plt+0x15b0>  // b.any
  402878:	ldr	d0, [sp, #56]
  40287c:	b	4028c0 <ferror@plt+0x15f0>
  402880:	bl	401280 <__errno_location@plt>
  402884:	ldr	w0, [x0]
  402888:	mov	w1, #0x1                   	// #1
  40288c:	str	w1, [sp, #52]
  402890:	str	w0, [sp, #48]
  402894:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402898:	add	x0, x0, #0x930
  40289c:	str	x0, [sp, #40]
  4028a0:	ldr	x4, [sp, #24]
  4028a4:	ldr	x3, [sp, #16]
  4028a8:	ldr	x2, [sp, #40]
  4028ac:	ldr	w1, [sp, #48]
  4028b0:	ldr	w0, [sp, #52]
  4028b4:	bl	401160 <error@plt>
  4028b8:	nop
  4028bc:	movi	d0, #0x0
  4028c0:	ldp	x29, x30, [sp], #64
  4028c4:	ret
  4028c8:	stp	x29, x30, [sp, #-160]!
  4028cc:	mov	x29, sp
  4028d0:	stp	x20, x21, [sp, #16]
  4028d4:	stp	x22, x23, [sp, #32]
  4028d8:	str	x0, [sp, #56]
  4028dc:	str	x1, [sp, #48]
  4028e0:	str	wzr, [sp, #108]
  4028e4:	ldr	x0, [sp, #56]
  4028e8:	cmp	x0, #0x0
  4028ec:	b.eq	402be4 <ferror@plt+0x1914>  // b.none
  4028f0:	ldr	x0, [sp, #56]
  4028f4:	ldrb	w0, [x0]
  4028f8:	cmp	w0, #0x0
  4028fc:	b.eq	402be4 <ferror@plt+0x1914>  // b.none
  402900:	stp	xzr, xzr, [sp, #144]
  402904:	ldr	x0, [sp, #56]
  402908:	str	x0, [sp, #136]
  40290c:	b	40291c <ferror@plt+0x164c>
  402910:	ldr	x0, [sp, #136]
  402914:	add	x0, x0, #0x1
  402918:	str	x0, [sp, #136]
  40291c:	bl	401230 <__ctype_b_loc@plt>
  402920:	ldr	x1, [x0]
  402924:	ldr	x0, [sp, #136]
  402928:	ldrb	w0, [x0]
  40292c:	and	x0, x0, #0xff
  402930:	lsl	x0, x0, #1
  402934:	add	x0, x1, x0
  402938:	ldrh	w0, [x0]
  40293c:	and	w0, w0, #0x2000
  402940:	cmp	w0, #0x0
  402944:	b.ne	402910 <ferror@plt+0x1640>  // b.any
  402948:	ldr	x0, [sp, #136]
  40294c:	ldrb	w0, [x0]
  402950:	cmp	w0, #0x2d
  402954:	b.ne	402970 <ferror@plt+0x16a0>  // b.any
  402958:	mov	w0, #0x1                   	// #1
  40295c:	str	w0, [sp, #108]
  402960:	ldr	x0, [sp, #136]
  402964:	add	x0, x0, #0x1
  402968:	str	x0, [sp, #136]
  40296c:	b	40298c <ferror@plt+0x16bc>
  402970:	ldr	x0, [sp, #136]
  402974:	ldrb	w0, [x0]
  402978:	cmp	w0, #0x2b
  40297c:	b.ne	40298c <ferror@plt+0x16bc>  // b.any
  402980:	ldr	x0, [sp, #136]
  402984:	add	x0, x0, #0x1
  402988:	str	x0, [sp, #136]
  40298c:	ldr	x0, [sp, #136]
  402990:	str	x0, [sp, #128]
  402994:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402998:	add	x0, x0, #0x940
  40299c:	ldr	q0, [x0]
  4029a0:	str	q0, [sp, #112]
  4029a4:	b	4029cc <ferror@plt+0x16fc>
  4029a8:	ldr	x0, [sp, #128]
  4029ac:	add	x0, x0, #0x1
  4029b0:	str	x0, [sp, #128]
  4029b4:	adrp	x0, 408000 <ferror@plt+0x6d30>
  4029b8:	add	x0, x0, #0x950
  4029bc:	ldr	q1, [x0]
  4029c0:	ldr	q0, [sp, #112]
  4029c4:	bl	4060a8 <ferror@plt+0x4dd8>
  4029c8:	str	q0, [sp, #112]
  4029cc:	bl	401230 <__ctype_b_loc@plt>
  4029d0:	ldr	x1, [x0]
  4029d4:	ldr	x0, [sp, #128]
  4029d8:	ldrb	w0, [x0]
  4029dc:	and	x0, x0, #0xff
  4029e0:	lsl	x0, x0, #1
  4029e4:	add	x0, x1, x0
  4029e8:	ldrh	w0, [x0]
  4029ec:	and	w0, w0, #0x800
  4029f0:	cmp	w0, #0x0
  4029f4:	b.ne	4029a8 <ferror@plt+0x16d8>  // b.any
  4029f8:	b	402a48 <ferror@plt+0x1778>
  4029fc:	ldr	x0, [sp, #136]
  402a00:	ldrb	w0, [x0]
  402a04:	sub	w0, w0, #0x30
  402a08:	bl	4075dc <ferror@plt+0x630c>
  402a0c:	ldr	q1, [sp, #112]
  402a10:	bl	4060a8 <ferror@plt+0x4dd8>
  402a14:	mov	v1.16b, v0.16b
  402a18:	ldr	q0, [sp, #144]
  402a1c:	bl	402d9c <ferror@plt+0x1acc>
  402a20:	str	q0, [sp, #144]
  402a24:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402a28:	add	x0, x0, #0x950
  402a2c:	ldr	q1, [x0]
  402a30:	ldr	q0, [sp, #112]
  402a34:	bl	4049a8 <ferror@plt+0x36d8>
  402a38:	str	q0, [sp, #112]
  402a3c:	ldr	x0, [sp, #136]
  402a40:	add	x0, x0, #0x1
  402a44:	str	x0, [sp, #136]
  402a48:	bl	401230 <__ctype_b_loc@plt>
  402a4c:	ldr	x1, [x0]
  402a50:	ldr	x0, [sp, #136]
  402a54:	ldrb	w0, [x0]
  402a58:	and	x0, x0, #0xff
  402a5c:	lsl	x0, x0, #1
  402a60:	add	x0, x1, x0
  402a64:	ldrh	w0, [x0]
  402a68:	and	w0, w0, #0x800
  402a6c:	cmp	w0, #0x0
  402a70:	b.ne	4029fc <ferror@plt+0x172c>  // b.any
  402a74:	ldr	x0, [sp, #136]
  402a78:	ldrb	w0, [x0]
  402a7c:	cmp	w0, #0x0
  402a80:	b.ne	402ab4 <ferror@plt+0x17e4>  // b.any
  402a84:	ldr	w0, [sp, #108]
  402a88:	cmp	w0, #0x0
  402a8c:	b.eq	402aa0 <ferror@plt+0x17d0>  // b.none
  402a90:	ldr	x22, [sp, #144]
  402a94:	ldr	x0, [sp, #152]
  402a98:	eor	x23, x0, #0x8000000000000000
  402a9c:	b	402aa4 <ferror@plt+0x17d4>
  402aa0:	ldp	x22, x23, [sp, #144]
  402aa4:	fmov	d0, x22
  402aa8:	fmov	v0.d[1], x23
  402aac:	bl	407764 <ferror@plt+0x6494>
  402ab0:	b	402c24 <ferror@plt+0x1954>
  402ab4:	ldr	x0, [sp, #136]
  402ab8:	ldrb	w0, [x0]
  402abc:	cmp	w0, #0x2e
  402ac0:	b.eq	402b0c <ferror@plt+0x183c>  // b.none
  402ac4:	ldr	x0, [sp, #136]
  402ac8:	ldrb	w0, [x0]
  402acc:	cmp	w0, #0x2c
  402ad0:	b.eq	402b0c <ferror@plt+0x183c>  // b.none
  402ad4:	mov	w0, #0x1                   	// #1
  402ad8:	str	w0, [sp, #104]
  402adc:	mov	w0, #0x16                  	// #22
  402ae0:	str	w0, [sp, #100]
  402ae4:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402ae8:	add	x0, x0, #0x930
  402aec:	str	x0, [sp, #88]
  402af0:	ldr	x4, [sp, #56]
  402af4:	ldr	x3, [sp, #48]
  402af8:	ldr	x2, [sp, #88]
  402afc:	ldr	w1, [sp, #100]
  402b00:	ldr	w0, [sp, #104]
  402b04:	bl	401160 <error@plt>
  402b08:	nop
  402b0c:	ldr	x0, [sp, #136]
  402b10:	add	x0, x0, #0x1
  402b14:	str	x0, [sp, #136]
  402b18:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402b1c:	add	x0, x0, #0x940
  402b20:	ldr	q0, [x0]
  402b24:	str	q0, [sp, #112]
  402b28:	b	402b78 <ferror@plt+0x18a8>
  402b2c:	ldr	x0, [sp, #136]
  402b30:	ldrb	w0, [x0]
  402b34:	sub	w0, w0, #0x30
  402b38:	bl	4075dc <ferror@plt+0x630c>
  402b3c:	ldr	q1, [sp, #112]
  402b40:	bl	4060a8 <ferror@plt+0x4dd8>
  402b44:	mov	v1.16b, v0.16b
  402b48:	ldr	q0, [sp, #144]
  402b4c:	bl	402d9c <ferror@plt+0x1acc>
  402b50:	str	q0, [sp, #144]
  402b54:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402b58:	add	x0, x0, #0x950
  402b5c:	ldr	q1, [x0]
  402b60:	ldr	q0, [sp, #112]
  402b64:	bl	4049a8 <ferror@plt+0x36d8>
  402b68:	str	q0, [sp, #112]
  402b6c:	ldr	x0, [sp, #136]
  402b70:	add	x0, x0, #0x1
  402b74:	str	x0, [sp, #136]
  402b78:	bl	401230 <__ctype_b_loc@plt>
  402b7c:	ldr	x1, [x0]
  402b80:	ldr	x0, [sp, #136]
  402b84:	ldrb	w0, [x0]
  402b88:	and	x0, x0, #0xff
  402b8c:	lsl	x0, x0, #1
  402b90:	add	x0, x1, x0
  402b94:	ldrh	w0, [x0]
  402b98:	and	w0, w0, #0x800
  402b9c:	cmp	w0, #0x0
  402ba0:	b.ne	402b2c <ferror@plt+0x185c>  // b.any
  402ba4:	ldr	x0, [sp, #136]
  402ba8:	ldrb	w0, [x0]
  402bac:	cmp	w0, #0x0
  402bb0:	b.ne	402be4 <ferror@plt+0x1914>  // b.any
  402bb4:	ldr	w0, [sp, #108]
  402bb8:	cmp	w0, #0x0
  402bbc:	b.eq	402bd0 <ferror@plt+0x1900>  // b.none
  402bc0:	ldr	x20, [sp, #144]
  402bc4:	ldr	x0, [sp, #152]
  402bc8:	eor	x21, x0, #0x8000000000000000
  402bcc:	b	402bd4 <ferror@plt+0x1904>
  402bd0:	ldp	x20, x21, [sp, #144]
  402bd4:	fmov	d0, x20
  402bd8:	fmov	v0.d[1], x21
  402bdc:	bl	407764 <ferror@plt+0x6494>
  402be0:	b	402c24 <ferror@plt+0x1954>
  402be4:	bl	401280 <__errno_location@plt>
  402be8:	ldr	w0, [x0]
  402bec:	mov	w1, #0x1                   	// #1
  402bf0:	str	w1, [sp, #84]
  402bf4:	str	w0, [sp, #80]
  402bf8:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402bfc:	add	x0, x0, #0x930
  402c00:	str	x0, [sp, #72]
  402c04:	ldr	x4, [sp, #56]
  402c08:	ldr	x3, [sp, #48]
  402c0c:	ldr	x2, [sp, #72]
  402c10:	ldr	w1, [sp, #80]
  402c14:	ldr	w0, [sp, #84]
  402c18:	bl	401160 <error@plt>
  402c1c:	nop
  402c20:	movi	d0, #0x0
  402c24:	ldp	x20, x21, [sp, #16]
  402c28:	ldp	x22, x23, [sp, #32]
  402c2c:	ldp	x29, x30, [sp], #160
  402c30:	ret
  402c34:	stp	x29, x30, [sp, #-48]!
  402c38:	mov	x29, sp
  402c3c:	str	x0, [sp, #24]
  402c40:	ldr	x0, [sp, #24]
  402c44:	bl	4011a0 <__fpending@plt>
  402c48:	cmp	x0, #0x0
  402c4c:	cset	w0, ne  // ne = any
  402c50:	and	w0, w0, #0xff
  402c54:	str	w0, [sp, #44]
  402c58:	ldr	x0, [sp, #24]
  402c5c:	bl	4012d0 <ferror@plt>
  402c60:	cmp	w0, #0x0
  402c64:	cset	w0, ne  // ne = any
  402c68:	and	w0, w0, #0xff
  402c6c:	str	w0, [sp, #40]
  402c70:	ldr	x0, [sp, #24]
  402c74:	bl	4011c0 <fclose@plt>
  402c78:	cmp	w0, #0x0
  402c7c:	cset	w0, ne  // ne = any
  402c80:	and	w0, w0, #0xff
  402c84:	str	w0, [sp, #36]
  402c88:	ldr	w0, [sp, #40]
  402c8c:	cmp	w0, #0x0
  402c90:	b.ne	402cbc <ferror@plt+0x19ec>  // b.any
  402c94:	ldr	w0, [sp, #36]
  402c98:	cmp	w0, #0x0
  402c9c:	b.eq	402ce8 <ferror@plt+0x1a18>  // b.none
  402ca0:	ldr	w0, [sp, #44]
  402ca4:	cmp	w0, #0x0
  402ca8:	b.ne	402cbc <ferror@plt+0x19ec>  // b.any
  402cac:	bl	401280 <__errno_location@plt>
  402cb0:	ldr	w0, [x0]
  402cb4:	cmp	w0, #0x9
  402cb8:	b.eq	402ce8 <ferror@plt+0x1a18>  // b.none
  402cbc:	ldr	w0, [sp, #36]
  402cc0:	cmp	w0, #0x0
  402cc4:	b.ne	402ce0 <ferror@plt+0x1a10>  // b.any
  402cc8:	bl	401280 <__errno_location@plt>
  402ccc:	ldr	w0, [x0]
  402cd0:	cmp	w0, #0x20
  402cd4:	b.eq	402ce0 <ferror@plt+0x1a10>  // b.none
  402cd8:	bl	401280 <__errno_location@plt>
  402cdc:	str	wzr, [x0]
  402ce0:	mov	w0, #0xffffffff            	// #-1
  402ce4:	b	402cec <ferror@plt+0x1a1c>
  402ce8:	mov	w0, #0x0                   	// #0
  402cec:	ldp	x29, x30, [sp], #48
  402cf0:	ret
  402cf4:	stp	x29, x30, [sp, #-48]!
  402cf8:	mov	x29, sp
  402cfc:	adrp	x0, 419000 <ferror@plt+0x17d30>
  402d00:	add	x0, x0, #0x110
  402d04:	ldr	x0, [x0]
  402d08:	bl	402c34 <ferror@plt+0x1964>
  402d0c:	cmp	w0, #0x0
  402d10:	b.eq	402d70 <ferror@plt+0x1aa0>  // b.none
  402d14:	bl	401280 <__errno_location@plt>
  402d18:	ldr	w0, [x0]
  402d1c:	cmp	w0, #0x20
  402d20:	b.eq	402d70 <ferror@plt+0x1aa0>  // b.none
  402d24:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402d28:	add	x0, x0, #0x960
  402d2c:	bl	4012a0 <gettext@plt>
  402d30:	str	x0, [sp, #40]
  402d34:	bl	401280 <__errno_location@plt>
  402d38:	ldr	w0, [x0]
  402d3c:	str	wzr, [sp, #36]
  402d40:	str	w0, [sp, #32]
  402d44:	adrp	x0, 408000 <ferror@plt+0x6d30>
  402d48:	add	x0, x0, #0x970
  402d4c:	str	x0, [sp, #24]
  402d50:	ldr	x3, [sp, #40]
  402d54:	ldr	x2, [sp, #24]
  402d58:	ldr	w1, [sp, #32]
  402d5c:	ldr	w0, [sp, #36]
  402d60:	bl	401160 <error@plt>
  402d64:	nop
  402d68:	mov	w0, #0x1                   	// #1
  402d6c:	bl	401130 <_exit@plt>
  402d70:	adrp	x0, 419000 <ferror@plt+0x17d30>
  402d74:	add	x0, x0, #0x100
  402d78:	ldr	x0, [x0]
  402d7c:	bl	402c34 <ferror@plt+0x1964>
  402d80:	cmp	w0, #0x0
  402d84:	b.eq	402d90 <ferror@plt+0x1ac0>  // b.none
  402d88:	mov	w0, #0x1                   	// #1
  402d8c:	bl	401130 <_exit@plt>
  402d90:	nop
  402d94:	ldp	x29, x30, [sp], #48
  402d98:	ret
  402d9c:	stp	x29, x30, [sp, #-400]!
  402da0:	mov	x29, sp
  402da4:	str	q0, [sp, #32]
  402da8:	str	q1, [sp, #16]
  402dac:	str	wzr, [sp, #356]
  402db0:	str	xzr, [sp, #304]
  402db4:	mrs	x0, fpcr
  402db8:	str	x0, [sp, #304]
  402dbc:	ldr	q0, [sp, #32]
  402dc0:	str	q0, [sp, #80]
  402dc4:	ldr	x0, [sp, #80]
  402dc8:	str	x0, [sp, #360]
  402dcc:	ldr	x0, [sp, #88]
  402dd0:	ubfx	x0, x0, #0, #48
  402dd4:	str	x0, [sp, #376]
  402dd8:	ldrh	w0, [sp, #94]
  402ddc:	ubfx	x0, x0, #0, #15
  402de0:	and	w0, w0, #0xffff
  402de4:	and	x0, x0, #0xffff
  402de8:	str	x0, [sp, #296]
  402dec:	ldrb	w0, [sp, #95]
  402df0:	ubfx	x0, x0, #7, #1
  402df4:	and	w0, w0, #0xff
  402df8:	and	x0, x0, #0xff
  402dfc:	str	x0, [sp, #288]
  402e00:	ldr	x0, [sp, #376]
  402e04:	lsl	x1, x0, #3
  402e08:	ldr	x0, [sp, #360]
  402e0c:	lsr	x0, x0, #61
  402e10:	orr	x0, x1, x0
  402e14:	str	x0, [sp, #376]
  402e18:	ldr	x0, [sp, #360]
  402e1c:	lsl	x0, x0, #3
  402e20:	str	x0, [sp, #360]
  402e24:	ldr	q0, [sp, #16]
  402e28:	str	q0, [sp, #64]
  402e2c:	ldr	x0, [sp, #64]
  402e30:	str	x0, [sp, #368]
  402e34:	ldr	x0, [sp, #72]
  402e38:	ubfx	x0, x0, #0, #48
  402e3c:	str	x0, [sp, #392]
  402e40:	ldrh	w0, [sp, #78]
  402e44:	ubfx	x0, x0, #0, #15
  402e48:	and	w0, w0, #0xffff
  402e4c:	and	x0, x0, #0xffff
  402e50:	str	x0, [sp, #280]
  402e54:	ldrb	w0, [sp, #79]
  402e58:	ubfx	x0, x0, #7, #1
  402e5c:	and	w0, w0, #0xff
  402e60:	and	x0, x0, #0xff
  402e64:	str	x0, [sp, #272]
  402e68:	ldr	x0, [sp, #392]
  402e6c:	lsl	x1, x0, #3
  402e70:	ldr	x0, [sp, #368]
  402e74:	lsr	x0, x0, #61
  402e78:	orr	x0, x1, x0
  402e7c:	str	x0, [sp, #392]
  402e80:	ldr	x0, [sp, #368]
  402e84:	lsl	x0, x0, #3
  402e88:	str	x0, [sp, #368]
  402e8c:	ldr	x1, [sp, #288]
  402e90:	ldr	x0, [sp, #272]
  402e94:	cmp	x1, x0
  402e98:	b.ne	403980 <ferror@plt+0x26b0>  // b.any
  402e9c:	ldr	x0, [sp, #288]
  402ea0:	str	x0, [sp, #384]
  402ea4:	ldr	x0, [sp, #296]
  402ea8:	mov	w1, w0
  402eac:	ldr	x0, [sp, #280]
  402eb0:	sub	w0, w1, w0
  402eb4:	str	w0, [sp, #324]
  402eb8:	ldr	w0, [sp, #324]
  402ebc:	cmp	w0, #0x0
  402ec0:	b.le	4031c0 <ferror@plt+0x1ef0>
  402ec4:	ldr	x0, [sp, #296]
  402ec8:	str	x0, [sp, #344]
  402ecc:	ldr	x0, [sp, #280]
  402ed0:	cmp	x0, #0x0
  402ed4:	b.ne	403004 <ferror@plt+0x1d34>  // b.any
  402ed8:	ldr	x1, [sp, #392]
  402edc:	ldr	x0, [sp, #368]
  402ee0:	orr	x0, x1, x0
  402ee4:	cmp	x0, #0x0
  402ee8:	b.ne	402f40 <ferror@plt+0x1c70>  // b.any
  402eec:	ldr	x1, [sp, #296]
  402ef0:	mov	x0, #0x7fff                	// #32767
  402ef4:	cmp	x1, x0
  402ef8:	b.ne	402f2c <ferror@plt+0x1c5c>  // b.any
  402efc:	ldr	x1, [sp, #376]
  402f00:	ldr	x0, [sp, #360]
  402f04:	orr	x0, x1, x0
  402f08:	cmp	x0, #0x0
  402f0c:	b.eq	402f2c <ferror@plt+0x1c5c>  // b.none
  402f10:	ldr	x0, [sp, #376]
  402f14:	and	x0, x0, #0x4000000000000
  402f18:	cmp	x0, #0x0
  402f1c:	b.ne	402f2c <ferror@plt+0x1c5c>  // b.any
  402f20:	ldr	w0, [sp, #356]
  402f24:	orr	w0, w0, #0x1
  402f28:	str	w0, [sp, #356]
  402f2c:	ldr	x0, [sp, #360]
  402f30:	str	x0, [sp, #336]
  402f34:	ldr	x0, [sp, #376]
  402f38:	str	x0, [sp, #328]
  402f3c:	b	404654 <ferror@plt+0x3384>
  402f40:	ldr	w0, [sp, #324]
  402f44:	sub	w0, w0, #0x1
  402f48:	str	w0, [sp, #324]
  402f4c:	ldr	w0, [sp, #324]
  402f50:	cmp	w0, #0x0
  402f54:	b.ne	402fa0 <ferror@plt+0x1cd0>  // b.any
  402f58:	ldr	x1, [sp, #360]
  402f5c:	ldr	x0, [sp, #368]
  402f60:	add	x0, x1, x0
  402f64:	str	x0, [sp, #160]
  402f68:	ldr	x1, [sp, #376]
  402f6c:	ldr	x0, [sp, #392]
  402f70:	add	x1, x1, x0
  402f74:	ldr	x2, [sp, #160]
  402f78:	ldr	x0, [sp, #360]
  402f7c:	cmp	x2, x0
  402f80:	cset	w0, cc  // cc = lo, ul, last
  402f84:	and	w0, w0, #0xff
  402f88:	and	x0, x0, #0xff
  402f8c:	add	x0, x1, x0
  402f90:	str	x0, [sp, #328]
  402f94:	ldr	x0, [sp, #160]
  402f98:	str	x0, [sp, #336]
  402f9c:	b	403888 <ferror@plt+0x25b8>
  402fa0:	ldr	x1, [sp, #296]
  402fa4:	mov	x0, #0x7fff                	// #32767
  402fa8:	cmp	x1, x0
  402fac:	b.ne	403078 <ferror@plt+0x1da8>  // b.any
  402fb0:	ldr	x1, [sp, #296]
  402fb4:	mov	x0, #0x7fff                	// #32767
  402fb8:	cmp	x1, x0
  402fbc:	b.ne	402ff0 <ferror@plt+0x1d20>  // b.any
  402fc0:	ldr	x1, [sp, #376]
  402fc4:	ldr	x0, [sp, #360]
  402fc8:	orr	x0, x1, x0
  402fcc:	cmp	x0, #0x0
  402fd0:	b.eq	402ff0 <ferror@plt+0x1d20>  // b.none
  402fd4:	ldr	x0, [sp, #376]
  402fd8:	and	x0, x0, #0x4000000000000
  402fdc:	cmp	x0, #0x0
  402fe0:	b.ne	402ff0 <ferror@plt+0x1d20>  // b.any
  402fe4:	ldr	w0, [sp, #356]
  402fe8:	orr	w0, w0, #0x1
  402fec:	str	w0, [sp, #356]
  402ff0:	ldr	x0, [sp, #360]
  402ff4:	str	x0, [sp, #336]
  402ff8:	ldr	x0, [sp, #376]
  402ffc:	str	x0, [sp, #328]
  403000:	b	404654 <ferror@plt+0x3384>
  403004:	ldr	x1, [sp, #296]
  403008:	mov	x0, #0x7fff                	// #32767
  40300c:	cmp	x1, x0
  403010:	b.ne	403068 <ferror@plt+0x1d98>  // b.any
  403014:	ldr	x1, [sp, #296]
  403018:	mov	x0, #0x7fff                	// #32767
  40301c:	cmp	x1, x0
  403020:	b.ne	403054 <ferror@plt+0x1d84>  // b.any
  403024:	ldr	x1, [sp, #376]
  403028:	ldr	x0, [sp, #360]
  40302c:	orr	x0, x1, x0
  403030:	cmp	x0, #0x0
  403034:	b.eq	403054 <ferror@plt+0x1d84>  // b.none
  403038:	ldr	x0, [sp, #376]
  40303c:	and	x0, x0, #0x4000000000000
  403040:	cmp	x0, #0x0
  403044:	b.ne	403054 <ferror@plt+0x1d84>  // b.any
  403048:	ldr	w0, [sp, #356]
  40304c:	orr	w0, w0, #0x1
  403050:	str	w0, [sp, #356]
  403054:	ldr	x0, [sp, #360]
  403058:	str	x0, [sp, #336]
  40305c:	ldr	x0, [sp, #376]
  403060:	str	x0, [sp, #328]
  403064:	b	404654 <ferror@plt+0x3384>
  403068:	ldr	x0, [sp, #392]
  40306c:	orr	x0, x0, #0x8000000000000
  403070:	str	x0, [sp, #392]
  403074:	b	40307c <ferror@plt+0x1dac>
  403078:	nop
  40307c:	ldr	w0, [sp, #324]
  403080:	cmp	w0, #0x74
  403084:	b.gt	403158 <ferror@plt+0x1e88>
  403088:	ldr	w0, [sp, #324]
  40308c:	cmp	w0, #0x3f
  403090:	b.gt	4030f8 <ferror@plt+0x1e28>
  403094:	mov	w1, #0x40                  	// #64
  403098:	ldr	w0, [sp, #324]
  40309c:	sub	w0, w1, w0
  4030a0:	ldr	x1, [sp, #392]
  4030a4:	lsl	x1, x1, x0
  4030a8:	ldr	w0, [sp, #324]
  4030ac:	ldr	x2, [sp, #368]
  4030b0:	lsr	x0, x2, x0
  4030b4:	orr	x1, x1, x0
  4030b8:	mov	w2, #0x40                  	// #64
  4030bc:	ldr	w0, [sp, #324]
  4030c0:	sub	w0, w2, w0
  4030c4:	ldr	x2, [sp, #368]
  4030c8:	lsl	x0, x2, x0
  4030cc:	cmp	x0, #0x0
  4030d0:	cset	w0, ne  // ne = any
  4030d4:	and	w0, w0, #0xff
  4030d8:	sxtw	x0, w0
  4030dc:	orr	x0, x1, x0
  4030e0:	str	x0, [sp, #368]
  4030e4:	ldr	w0, [sp, #324]
  4030e8:	ldr	x1, [sp, #392]
  4030ec:	lsr	x0, x1, x0
  4030f0:	str	x0, [sp, #392]
  4030f4:	b	403178 <ferror@plt+0x1ea8>
  4030f8:	ldr	w0, [sp, #324]
  4030fc:	sub	w0, w0, #0x40
  403100:	ldr	x1, [sp, #392]
  403104:	lsr	x1, x1, x0
  403108:	ldr	w0, [sp, #324]
  40310c:	cmp	w0, #0x40
  403110:	b.eq	40312c <ferror@plt+0x1e5c>  // b.none
  403114:	mov	w2, #0x80                  	// #128
  403118:	ldr	w0, [sp, #324]
  40311c:	sub	w0, w2, w0
  403120:	ldr	x2, [sp, #392]
  403124:	lsl	x0, x2, x0
  403128:	b	403130 <ferror@plt+0x1e60>
  40312c:	mov	x0, #0x0                   	// #0
  403130:	ldr	x2, [sp, #368]
  403134:	orr	x0, x0, x2
  403138:	cmp	x0, #0x0
  40313c:	cset	w0, ne  // ne = any
  403140:	and	w0, w0, #0xff
  403144:	and	x0, x0, #0xff
  403148:	orr	x0, x1, x0
  40314c:	str	x0, [sp, #368]
  403150:	str	xzr, [sp, #392]
  403154:	b	403178 <ferror@plt+0x1ea8>
  403158:	ldr	x1, [sp, #392]
  40315c:	ldr	x0, [sp, #368]
  403160:	orr	x0, x1, x0
  403164:	cmp	x0, #0x0
  403168:	b.eq	403178 <ferror@plt+0x1ea8>  // b.none
  40316c:	mov	x0, #0x1                   	// #1
  403170:	str	x0, [sp, #368]
  403174:	str	xzr, [sp, #392]
  403178:	ldr	x1, [sp, #360]
  40317c:	ldr	x0, [sp, #368]
  403180:	add	x0, x1, x0
  403184:	str	x0, [sp, #152]
  403188:	ldr	x1, [sp, #376]
  40318c:	ldr	x0, [sp, #392]
  403190:	add	x1, x1, x0
  403194:	ldr	x2, [sp, #152]
  403198:	ldr	x0, [sp, #360]
  40319c:	cmp	x2, x0
  4031a0:	cset	w0, cc  // cc = lo, ul, last
  4031a4:	and	w0, w0, #0xff
  4031a8:	and	x0, x0, #0xff
  4031ac:	add	x0, x1, x0
  4031b0:	str	x0, [sp, #328]
  4031b4:	ldr	x0, [sp, #152]
  4031b8:	str	x0, [sp, #336]
  4031bc:	b	403888 <ferror@plt+0x25b8>
  4031c0:	ldr	w0, [sp, #324]
  4031c4:	cmp	w0, #0x0
  4031c8:	b.ge	4034d4 <ferror@plt+0x2204>  // b.tcont
  4031cc:	ldr	w0, [sp, #324]
  4031d0:	neg	w0, w0
  4031d4:	str	w0, [sp, #324]
  4031d8:	ldr	x0, [sp, #280]
  4031dc:	str	x0, [sp, #344]
  4031e0:	ldr	x0, [sp, #296]
  4031e4:	cmp	x0, #0x0
  4031e8:	b.ne	403318 <ferror@plt+0x2048>  // b.any
  4031ec:	ldr	x1, [sp, #376]
  4031f0:	ldr	x0, [sp, #360]
  4031f4:	orr	x0, x1, x0
  4031f8:	cmp	x0, #0x0
  4031fc:	b.ne	403254 <ferror@plt+0x1f84>  // b.any
  403200:	ldr	x1, [sp, #280]
  403204:	mov	x0, #0x7fff                	// #32767
  403208:	cmp	x1, x0
  40320c:	b.ne	403240 <ferror@plt+0x1f70>  // b.any
  403210:	ldr	x1, [sp, #392]
  403214:	ldr	x0, [sp, #368]
  403218:	orr	x0, x1, x0
  40321c:	cmp	x0, #0x0
  403220:	b.eq	403240 <ferror@plt+0x1f70>  // b.none
  403224:	ldr	x0, [sp, #392]
  403228:	and	x0, x0, #0x4000000000000
  40322c:	cmp	x0, #0x0
  403230:	b.ne	403240 <ferror@plt+0x1f70>  // b.any
  403234:	ldr	w0, [sp, #356]
  403238:	orr	w0, w0, #0x1
  40323c:	str	w0, [sp, #356]
  403240:	ldr	x0, [sp, #368]
  403244:	str	x0, [sp, #336]
  403248:	ldr	x0, [sp, #392]
  40324c:	str	x0, [sp, #328]
  403250:	b	404654 <ferror@plt+0x3384>
  403254:	ldr	w0, [sp, #324]
  403258:	sub	w0, w0, #0x1
  40325c:	str	w0, [sp, #324]
  403260:	ldr	w0, [sp, #324]
  403264:	cmp	w0, #0x0
  403268:	b.ne	4032b4 <ferror@plt+0x1fe4>  // b.any
  40326c:	ldr	x1, [sp, #368]
  403270:	ldr	x0, [sp, #360]
  403274:	add	x0, x1, x0
  403278:	str	x0, [sp, #176]
  40327c:	ldr	x1, [sp, #392]
  403280:	ldr	x0, [sp, #376]
  403284:	add	x1, x1, x0
  403288:	ldr	x2, [sp, #176]
  40328c:	ldr	x0, [sp, #368]
  403290:	cmp	x2, x0
  403294:	cset	w0, cc  // cc = lo, ul, last
  403298:	and	w0, w0, #0xff
  40329c:	and	x0, x0, #0xff
  4032a0:	add	x0, x1, x0
  4032a4:	str	x0, [sp, #328]
  4032a8:	ldr	x0, [sp, #176]
  4032ac:	str	x0, [sp, #336]
  4032b0:	b	403888 <ferror@plt+0x25b8>
  4032b4:	ldr	x1, [sp, #280]
  4032b8:	mov	x0, #0x7fff                	// #32767
  4032bc:	cmp	x1, x0
  4032c0:	b.ne	40338c <ferror@plt+0x20bc>  // b.any
  4032c4:	ldr	x1, [sp, #280]
  4032c8:	mov	x0, #0x7fff                	// #32767
  4032cc:	cmp	x1, x0
  4032d0:	b.ne	403304 <ferror@plt+0x2034>  // b.any
  4032d4:	ldr	x1, [sp, #392]
  4032d8:	ldr	x0, [sp, #368]
  4032dc:	orr	x0, x1, x0
  4032e0:	cmp	x0, #0x0
  4032e4:	b.eq	403304 <ferror@plt+0x2034>  // b.none
  4032e8:	ldr	x0, [sp, #392]
  4032ec:	and	x0, x0, #0x4000000000000
  4032f0:	cmp	x0, #0x0
  4032f4:	b.ne	403304 <ferror@plt+0x2034>  // b.any
  4032f8:	ldr	w0, [sp, #356]
  4032fc:	orr	w0, w0, #0x1
  403300:	str	w0, [sp, #356]
  403304:	ldr	x0, [sp, #368]
  403308:	str	x0, [sp, #336]
  40330c:	ldr	x0, [sp, #392]
  403310:	str	x0, [sp, #328]
  403314:	b	404654 <ferror@plt+0x3384>
  403318:	ldr	x1, [sp, #280]
  40331c:	mov	x0, #0x7fff                	// #32767
  403320:	cmp	x1, x0
  403324:	b.ne	40337c <ferror@plt+0x20ac>  // b.any
  403328:	ldr	x1, [sp, #280]
  40332c:	mov	x0, #0x7fff                	// #32767
  403330:	cmp	x1, x0
  403334:	b.ne	403368 <ferror@plt+0x2098>  // b.any
  403338:	ldr	x1, [sp, #392]
  40333c:	ldr	x0, [sp, #368]
  403340:	orr	x0, x1, x0
  403344:	cmp	x0, #0x0
  403348:	b.eq	403368 <ferror@plt+0x2098>  // b.none
  40334c:	ldr	x0, [sp, #392]
  403350:	and	x0, x0, #0x4000000000000
  403354:	cmp	x0, #0x0
  403358:	b.ne	403368 <ferror@plt+0x2098>  // b.any
  40335c:	ldr	w0, [sp, #356]
  403360:	orr	w0, w0, #0x1
  403364:	str	w0, [sp, #356]
  403368:	ldr	x0, [sp, #368]
  40336c:	str	x0, [sp, #336]
  403370:	ldr	x0, [sp, #392]
  403374:	str	x0, [sp, #328]
  403378:	b	404654 <ferror@plt+0x3384>
  40337c:	ldr	x0, [sp, #376]
  403380:	orr	x0, x0, #0x8000000000000
  403384:	str	x0, [sp, #376]
  403388:	b	403390 <ferror@plt+0x20c0>
  40338c:	nop
  403390:	ldr	w0, [sp, #324]
  403394:	cmp	w0, #0x74
  403398:	b.gt	40346c <ferror@plt+0x219c>
  40339c:	ldr	w0, [sp, #324]
  4033a0:	cmp	w0, #0x3f
  4033a4:	b.gt	40340c <ferror@plt+0x213c>
  4033a8:	mov	w1, #0x40                  	// #64
  4033ac:	ldr	w0, [sp, #324]
  4033b0:	sub	w0, w1, w0
  4033b4:	ldr	x1, [sp, #376]
  4033b8:	lsl	x1, x1, x0
  4033bc:	ldr	w0, [sp, #324]
  4033c0:	ldr	x2, [sp, #360]
  4033c4:	lsr	x0, x2, x0
  4033c8:	orr	x1, x1, x0
  4033cc:	mov	w2, #0x40                  	// #64
  4033d0:	ldr	w0, [sp, #324]
  4033d4:	sub	w0, w2, w0
  4033d8:	ldr	x2, [sp, #360]
  4033dc:	lsl	x0, x2, x0
  4033e0:	cmp	x0, #0x0
  4033e4:	cset	w0, ne  // ne = any
  4033e8:	and	w0, w0, #0xff
  4033ec:	sxtw	x0, w0
  4033f0:	orr	x0, x1, x0
  4033f4:	str	x0, [sp, #360]
  4033f8:	ldr	w0, [sp, #324]
  4033fc:	ldr	x1, [sp, #376]
  403400:	lsr	x0, x1, x0
  403404:	str	x0, [sp, #376]
  403408:	b	40348c <ferror@plt+0x21bc>
  40340c:	ldr	w0, [sp, #324]
  403410:	sub	w0, w0, #0x40
  403414:	ldr	x1, [sp, #376]
  403418:	lsr	x1, x1, x0
  40341c:	ldr	w0, [sp, #324]
  403420:	cmp	w0, #0x40
  403424:	b.eq	403440 <ferror@plt+0x2170>  // b.none
  403428:	mov	w2, #0x80                  	// #128
  40342c:	ldr	w0, [sp, #324]
  403430:	sub	w0, w2, w0
  403434:	ldr	x2, [sp, #376]
  403438:	lsl	x0, x2, x0
  40343c:	b	403444 <ferror@plt+0x2174>
  403440:	mov	x0, #0x0                   	// #0
  403444:	ldr	x2, [sp, #360]
  403448:	orr	x0, x0, x2
  40344c:	cmp	x0, #0x0
  403450:	cset	w0, ne  // ne = any
  403454:	and	w0, w0, #0xff
  403458:	and	x0, x0, #0xff
  40345c:	orr	x0, x1, x0
  403460:	str	x0, [sp, #360]
  403464:	str	xzr, [sp, #376]
  403468:	b	40348c <ferror@plt+0x21bc>
  40346c:	ldr	x1, [sp, #376]
  403470:	ldr	x0, [sp, #360]
  403474:	orr	x0, x1, x0
  403478:	cmp	x0, #0x0
  40347c:	b.eq	40348c <ferror@plt+0x21bc>  // b.none
  403480:	mov	x0, #0x1                   	// #1
  403484:	str	x0, [sp, #360]
  403488:	str	xzr, [sp, #376]
  40348c:	ldr	x1, [sp, #368]
  403490:	ldr	x0, [sp, #360]
  403494:	add	x0, x1, x0
  403498:	str	x0, [sp, #168]
  40349c:	ldr	x1, [sp, #392]
  4034a0:	ldr	x0, [sp, #376]
  4034a4:	add	x1, x1, x0
  4034a8:	ldr	x2, [sp, #168]
  4034ac:	ldr	x0, [sp, #368]
  4034b0:	cmp	x2, x0
  4034b4:	cset	w0, cc  // cc = lo, ul, last
  4034b8:	and	w0, w0, #0xff
  4034bc:	and	x0, x0, #0xff
  4034c0:	add	x0, x1, x0
  4034c4:	str	x0, [sp, #328]
  4034c8:	ldr	x0, [sp, #168]
  4034cc:	str	x0, [sp, #336]
  4034d0:	b	403888 <ferror@plt+0x25b8>
  4034d4:	ldr	x0, [sp, #296]
  4034d8:	add	x0, x0, #0x1
  4034dc:	and	x0, x0, #0x7ffe
  4034e0:	cmp	x0, #0x0
  4034e4:	b.ne	403768 <ferror@plt+0x2498>  // b.any
  4034e8:	ldr	x0, [sp, #296]
  4034ec:	cmp	x0, #0x0
  4034f0:	b.ne	4035c4 <ferror@plt+0x22f4>  // b.any
  4034f4:	str	xzr, [sp, #344]
  4034f8:	ldr	x1, [sp, #376]
  4034fc:	ldr	x0, [sp, #360]
  403500:	orr	x0, x1, x0
  403504:	cmp	x0, #0x0
  403508:	b.ne	403530 <ferror@plt+0x2260>  // b.any
  40350c:	ldr	x1, [sp, #392]
  403510:	ldr	x0, [sp, #368]
  403514:	orr	x0, x1, x0
  403518:	cmp	x0, #0x0
  40351c:	ldr	x0, [sp, #368]
  403520:	str	x0, [sp, #336]
  403524:	ldr	x0, [sp, #392]
  403528:	str	x0, [sp, #328]
  40352c:	b	404654 <ferror@plt+0x3384>
  403530:	ldr	x1, [sp, #392]
  403534:	ldr	x0, [sp, #368]
  403538:	orr	x0, x1, x0
  40353c:	cmp	x0, #0x0
  403540:	b.ne	403558 <ferror@plt+0x2288>  // b.any
  403544:	ldr	x0, [sp, #360]
  403548:	str	x0, [sp, #336]
  40354c:	ldr	x0, [sp, #376]
  403550:	str	x0, [sp, #328]
  403554:	b	404654 <ferror@plt+0x3384>
  403558:	ldr	x1, [sp, #360]
  40355c:	ldr	x0, [sp, #368]
  403560:	add	x0, x1, x0
  403564:	str	x0, [sp, #184]
  403568:	ldr	x1, [sp, #376]
  40356c:	ldr	x0, [sp, #392]
  403570:	add	x1, x1, x0
  403574:	ldr	x2, [sp, #184]
  403578:	ldr	x0, [sp, #360]
  40357c:	cmp	x2, x0
  403580:	cset	w0, cc  // cc = lo, ul, last
  403584:	and	w0, w0, #0xff
  403588:	and	x0, x0, #0xff
  40358c:	add	x0, x1, x0
  403590:	str	x0, [sp, #328]
  403594:	ldr	x0, [sp, #184]
  403598:	str	x0, [sp, #336]
  40359c:	ldr	x0, [sp, #328]
  4035a0:	and	x0, x0, #0x8000000000000
  4035a4:	cmp	x0, #0x0
  4035a8:	b.eq	404630 <ferror@plt+0x3360>  // b.none
  4035ac:	ldr	x0, [sp, #328]
  4035b0:	and	x0, x0, #0xfff7ffffffffffff
  4035b4:	str	x0, [sp, #328]
  4035b8:	mov	x0, #0x1                   	// #1
  4035bc:	str	x0, [sp, #344]
  4035c0:	b	404630 <ferror@plt+0x3360>
  4035c4:	ldr	x1, [sp, #296]
  4035c8:	mov	x0, #0x7fff                	// #32767
  4035cc:	cmp	x1, x0
  4035d0:	b.ne	403604 <ferror@plt+0x2334>  // b.any
  4035d4:	ldr	x1, [sp, #376]
  4035d8:	ldr	x0, [sp, #360]
  4035dc:	orr	x0, x1, x0
  4035e0:	cmp	x0, #0x0
  4035e4:	b.eq	403604 <ferror@plt+0x2334>  // b.none
  4035e8:	ldr	x0, [sp, #376]
  4035ec:	and	x0, x0, #0x4000000000000
  4035f0:	cmp	x0, #0x0
  4035f4:	b.ne	403604 <ferror@plt+0x2334>  // b.any
  4035f8:	ldr	w0, [sp, #356]
  4035fc:	orr	w0, w0, #0x1
  403600:	str	w0, [sp, #356]
  403604:	ldr	x1, [sp, #280]
  403608:	mov	x0, #0x7fff                	// #32767
  40360c:	cmp	x1, x0
  403610:	b.ne	403644 <ferror@plt+0x2374>  // b.any
  403614:	ldr	x1, [sp, #392]
  403618:	ldr	x0, [sp, #368]
  40361c:	orr	x0, x1, x0
  403620:	cmp	x0, #0x0
  403624:	b.eq	403644 <ferror@plt+0x2374>  // b.none
  403628:	ldr	x0, [sp, #392]
  40362c:	and	x0, x0, #0x4000000000000
  403630:	cmp	x0, #0x0
  403634:	b.ne	403644 <ferror@plt+0x2374>  // b.any
  403638:	ldr	w0, [sp, #356]
  40363c:	orr	w0, w0, #0x1
  403640:	str	w0, [sp, #356]
  403644:	mov	x0, #0x7fff                	// #32767
  403648:	str	x0, [sp, #344]
  40364c:	ldr	x1, [sp, #376]
  403650:	ldr	x0, [sp, #360]
  403654:	orr	x0, x1, x0
  403658:	cmp	x0, #0x0
  40365c:	b.ne	403674 <ferror@plt+0x23a4>  // b.any
  403660:	ldr	x0, [sp, #368]
  403664:	str	x0, [sp, #336]
  403668:	ldr	x0, [sp, #392]
  40366c:	str	x0, [sp, #328]
  403670:	b	404654 <ferror@plt+0x3384>
  403674:	ldr	x1, [sp, #392]
  403678:	ldr	x0, [sp, #368]
  40367c:	orr	x0, x1, x0
  403680:	cmp	x0, #0x0
  403684:	b.ne	40369c <ferror@plt+0x23cc>  // b.any
  403688:	ldr	x0, [sp, #360]
  40368c:	str	x0, [sp, #336]
  403690:	ldr	x0, [sp, #376]
  403694:	str	x0, [sp, #328]
  403698:	b	404654 <ferror@plt+0x3384>
  40369c:	ldr	x0, [sp, #360]
  4036a0:	lsr	x1, x0, #3
  4036a4:	ldr	x0, [sp, #376]
  4036a8:	lsl	x0, x0, #61
  4036ac:	orr	x0, x1, x0
  4036b0:	str	x0, [sp, #360]
  4036b4:	ldr	x0, [sp, #376]
  4036b8:	lsr	x0, x0, #3
  4036bc:	str	x0, [sp, #376]
  4036c0:	ldr	x0, [sp, #368]
  4036c4:	lsr	x1, x0, #3
  4036c8:	ldr	x0, [sp, #392]
  4036cc:	lsl	x0, x0, #61
  4036d0:	orr	x0, x1, x0
  4036d4:	str	x0, [sp, #368]
  4036d8:	ldr	x0, [sp, #392]
  4036dc:	lsr	x0, x0, #3
  4036e0:	str	x0, [sp, #392]
  4036e4:	ldr	x0, [sp, #376]
  4036e8:	and	x0, x0, #0x800000000000
  4036ec:	cmp	x0, #0x0
  4036f0:	b.eq	403720 <ferror@plt+0x2450>  // b.none
  4036f4:	ldr	x0, [sp, #392]
  4036f8:	and	x0, x0, #0x800000000000
  4036fc:	cmp	x0, #0x0
  403700:	b.ne	403720 <ferror@plt+0x2450>  // b.any
  403704:	ldr	x0, [sp, #272]
  403708:	str	x0, [sp, #384]
  40370c:	ldr	x0, [sp, #368]
  403710:	str	x0, [sp, #336]
  403714:	ldr	x0, [sp, #392]
  403718:	str	x0, [sp, #328]
  40371c:	b	403738 <ferror@plt+0x2468>
  403720:	ldr	x0, [sp, #288]
  403724:	str	x0, [sp, #384]
  403728:	ldr	x0, [sp, #360]
  40372c:	str	x0, [sp, #336]
  403730:	ldr	x0, [sp, #376]
  403734:	str	x0, [sp, #328]
  403738:	mov	x0, #0x3                   	// #3
  40373c:	str	x0, [sp, #248]
  403740:	ldr	x0, [sp, #328]
  403744:	lsl	x1, x0, #3
  403748:	ldr	x0, [sp, #336]
  40374c:	lsr	x0, x0, #61
  403750:	orr	x0, x1, x0
  403754:	str	x0, [sp, #328]
  403758:	ldr	x0, [sp, #336]
  40375c:	lsl	x0, x0, #3
  403760:	str	x0, [sp, #336]
  403764:	b	404654 <ferror@plt+0x3384>
  403768:	ldr	x1, [sp, #360]
  40376c:	ldr	x0, [sp, #368]
  403770:	add	x0, x1, x0
  403774:	str	x0, [sp, #192]
  403778:	ldr	x1, [sp, #376]
  40377c:	ldr	x0, [sp, #392]
  403780:	add	x1, x1, x0
  403784:	ldr	x2, [sp, #192]
  403788:	ldr	x0, [sp, #360]
  40378c:	cmp	x2, x0
  403790:	cset	w0, cc  // cc = lo, ul, last
  403794:	and	w0, w0, #0xff
  403798:	and	x0, x0, #0xff
  40379c:	add	x0, x1, x0
  4037a0:	str	x0, [sp, #328]
  4037a4:	ldr	x0, [sp, #192]
  4037a8:	str	x0, [sp, #336]
  4037ac:	ldr	x0, [sp, #296]
  4037b0:	add	x0, x0, #0x1
  4037b4:	str	x0, [sp, #344]
  4037b8:	ldr	x0, [sp, #328]
  4037bc:	lsl	x1, x0, #63
  4037c0:	ldr	x0, [sp, #336]
  4037c4:	lsr	x0, x0, #1
  4037c8:	orr	x1, x1, x0
  4037cc:	ldr	x0, [sp, #336]
  4037d0:	and	x0, x0, #0x1
  4037d4:	orr	x0, x1, x0
  4037d8:	str	x0, [sp, #336]
  4037dc:	ldr	x0, [sp, #328]
  4037e0:	lsr	x0, x0, #1
  4037e4:	str	x0, [sp, #328]
  4037e8:	ldr	x1, [sp, #344]
  4037ec:	mov	x0, #0x7fff                	// #32767
  4037f0:	cmp	x1, x0
  4037f4:	b.ne	404638 <ferror@plt+0x3368>  // b.any
  4037f8:	ldr	x0, [sp, #304]
  4037fc:	and	x0, x0, #0xc00000
  403800:	cmp	x0, #0x0
  403804:	b.eq	403840 <ferror@plt+0x2570>  // b.none
  403808:	ldr	x0, [sp, #304]
  40380c:	and	x0, x0, #0xc00000
  403810:	cmp	x0, #0x400, lsl #12
  403814:	b.ne	403824 <ferror@plt+0x2554>  // b.any
  403818:	ldr	x0, [sp, #384]
  40381c:	cmp	x0, #0x0
  403820:	b.eq	403840 <ferror@plt+0x2570>  // b.none
  403824:	ldr	x0, [sp, #304]
  403828:	and	x0, x0, #0xc00000
  40382c:	cmp	x0, #0x800, lsl #12
  403830:	b.ne	403854 <ferror@plt+0x2584>  // b.any
  403834:	ldr	x0, [sp, #384]
  403838:	cmp	x0, #0x0
  40383c:	b.eq	403854 <ferror@plt+0x2584>  // b.none
  403840:	mov	x0, #0x7fff                	// #32767
  403844:	str	x0, [sp, #344]
  403848:	str	xzr, [sp, #336]
  40384c:	str	xzr, [sp, #328]
  403850:	b	40386c <ferror@plt+0x259c>
  403854:	mov	x0, #0x7ffe                	// #32766
  403858:	str	x0, [sp, #344]
  40385c:	mov	x0, #0xffffffffffffffff    	// #-1
  403860:	str	x0, [sp, #336]
  403864:	mov	x0, #0xffffffffffffffff    	// #-1
  403868:	str	x0, [sp, #328]
  40386c:	ldr	w0, [sp, #356]
  403870:	orr	w0, w0, #0x10
  403874:	str	w0, [sp, #356]
  403878:	ldr	w0, [sp, #356]
  40387c:	orr	w0, w0, #0x4
  403880:	str	w0, [sp, #356]
  403884:	b	404638 <ferror@plt+0x3368>
  403888:	ldr	x0, [sp, #328]
  40388c:	and	x0, x0, #0x8000000000000
  403890:	cmp	x0, #0x0
  403894:	b.eq	404640 <ferror@plt+0x3370>  // b.none
  403898:	ldr	x0, [sp, #328]
  40389c:	and	x0, x0, #0xfff7ffffffffffff
  4038a0:	str	x0, [sp, #328]
  4038a4:	ldr	x0, [sp, #344]
  4038a8:	add	x0, x0, #0x1
  4038ac:	str	x0, [sp, #344]
  4038b0:	ldr	x0, [sp, #328]
  4038b4:	lsl	x1, x0, #63
  4038b8:	ldr	x0, [sp, #336]
  4038bc:	lsr	x0, x0, #1
  4038c0:	orr	x1, x1, x0
  4038c4:	ldr	x0, [sp, #336]
  4038c8:	and	x0, x0, #0x1
  4038cc:	orr	x0, x1, x0
  4038d0:	str	x0, [sp, #336]
  4038d4:	ldr	x0, [sp, #328]
  4038d8:	lsr	x0, x0, #1
  4038dc:	str	x0, [sp, #328]
  4038e0:	ldr	x1, [sp, #344]
  4038e4:	mov	x0, #0x7fff                	// #32767
  4038e8:	cmp	x1, x0
  4038ec:	b.ne	404640 <ferror@plt+0x3370>  // b.any
  4038f0:	ldr	x0, [sp, #304]
  4038f4:	and	x0, x0, #0xc00000
  4038f8:	cmp	x0, #0x0
  4038fc:	b.eq	403938 <ferror@plt+0x2668>  // b.none
  403900:	ldr	x0, [sp, #304]
  403904:	and	x0, x0, #0xc00000
  403908:	cmp	x0, #0x400, lsl #12
  40390c:	b.ne	40391c <ferror@plt+0x264c>  // b.any
  403910:	ldr	x0, [sp, #384]
  403914:	cmp	x0, #0x0
  403918:	b.eq	403938 <ferror@plt+0x2668>  // b.none
  40391c:	ldr	x0, [sp, #304]
  403920:	and	x0, x0, #0xc00000
  403924:	cmp	x0, #0x800, lsl #12
  403928:	b.ne	40394c <ferror@plt+0x267c>  // b.any
  40392c:	ldr	x0, [sp, #384]
  403930:	cmp	x0, #0x0
  403934:	b.eq	40394c <ferror@plt+0x267c>  // b.none
  403938:	mov	x0, #0x7fff                	// #32767
  40393c:	str	x0, [sp, #344]
  403940:	str	xzr, [sp, #336]
  403944:	str	xzr, [sp, #328]
  403948:	b	403964 <ferror@plt+0x2694>
  40394c:	mov	x0, #0x7ffe                	// #32766
  403950:	str	x0, [sp, #344]
  403954:	mov	x0, #0xffffffffffffffff    	// #-1
  403958:	str	x0, [sp, #336]
  40395c:	mov	x0, #0xffffffffffffffff    	// #-1
  403960:	str	x0, [sp, #328]
  403964:	ldr	w0, [sp, #356]
  403968:	orr	w0, w0, #0x10
  40396c:	str	w0, [sp, #356]
  403970:	ldr	w0, [sp, #356]
  403974:	orr	w0, w0, #0x4
  403978:	str	w0, [sp, #356]
  40397c:	b	404654 <ferror@plt+0x3384>
  403980:	ldr	x0, [sp, #296]
  403984:	mov	w1, w0
  403988:	ldr	x0, [sp, #280]
  40398c:	sub	w0, w1, w0
  403990:	str	w0, [sp, #320]
  403994:	ldr	w0, [sp, #320]
  403998:	cmp	w0, #0x0
  40399c:	b.le	403ca4 <ferror@plt+0x29d4>
  4039a0:	ldr	x0, [sp, #296]
  4039a4:	str	x0, [sp, #344]
  4039a8:	ldr	x0, [sp, #288]
  4039ac:	str	x0, [sp, #384]
  4039b0:	ldr	x0, [sp, #280]
  4039b4:	cmp	x0, #0x0
  4039b8:	b.ne	403ae8 <ferror@plt+0x2818>  // b.any
  4039bc:	ldr	x1, [sp, #392]
  4039c0:	ldr	x0, [sp, #368]
  4039c4:	orr	x0, x1, x0
  4039c8:	cmp	x0, #0x0
  4039cc:	b.ne	403a24 <ferror@plt+0x2754>  // b.any
  4039d0:	ldr	x1, [sp, #296]
  4039d4:	mov	x0, #0x7fff                	// #32767
  4039d8:	cmp	x1, x0
  4039dc:	b.ne	403a10 <ferror@plt+0x2740>  // b.any
  4039e0:	ldr	x1, [sp, #376]
  4039e4:	ldr	x0, [sp, #360]
  4039e8:	orr	x0, x1, x0
  4039ec:	cmp	x0, #0x0
  4039f0:	b.eq	403a10 <ferror@plt+0x2740>  // b.none
  4039f4:	ldr	x0, [sp, #376]
  4039f8:	and	x0, x0, #0x4000000000000
  4039fc:	cmp	x0, #0x0
  403a00:	b.ne	403a10 <ferror@plt+0x2740>  // b.any
  403a04:	ldr	w0, [sp, #356]
  403a08:	orr	w0, w0, #0x1
  403a0c:	str	w0, [sp, #356]
  403a10:	ldr	x0, [sp, #360]
  403a14:	str	x0, [sp, #336]
  403a18:	ldr	x0, [sp, #376]
  403a1c:	str	x0, [sp, #328]
  403a20:	b	404654 <ferror@plt+0x3384>
  403a24:	ldr	w0, [sp, #320]
  403a28:	sub	w0, w0, #0x1
  403a2c:	str	w0, [sp, #320]
  403a30:	ldr	w0, [sp, #320]
  403a34:	cmp	w0, #0x0
  403a38:	b.ne	403a84 <ferror@plt+0x27b4>  // b.any
  403a3c:	ldr	x1, [sp, #360]
  403a40:	ldr	x0, [sp, #368]
  403a44:	sub	x0, x1, x0
  403a48:	str	x0, [sp, #208]
  403a4c:	ldr	x1, [sp, #376]
  403a50:	ldr	x0, [sp, #392]
  403a54:	sub	x1, x1, x0
  403a58:	ldr	x2, [sp, #208]
  403a5c:	ldr	x0, [sp, #360]
  403a60:	cmp	x2, x0
  403a64:	cset	w0, hi  // hi = pmore
  403a68:	and	w0, w0, #0xff
  403a6c:	and	x0, x0, #0xff
  403a70:	sub	x0, x1, x0
  403a74:	str	x0, [sp, #328]
  403a78:	ldr	x0, [sp, #208]
  403a7c:	str	x0, [sp, #336]
  403a80:	b	404454 <ferror@plt+0x3184>
  403a84:	ldr	x1, [sp, #296]
  403a88:	mov	x0, #0x7fff                	// #32767
  403a8c:	cmp	x1, x0
  403a90:	b.ne	403b5c <ferror@plt+0x288c>  // b.any
  403a94:	ldr	x1, [sp, #296]
  403a98:	mov	x0, #0x7fff                	// #32767
  403a9c:	cmp	x1, x0
  403aa0:	b.ne	403ad4 <ferror@plt+0x2804>  // b.any
  403aa4:	ldr	x1, [sp, #376]
  403aa8:	ldr	x0, [sp, #360]
  403aac:	orr	x0, x1, x0
  403ab0:	cmp	x0, #0x0
  403ab4:	b.eq	403ad4 <ferror@plt+0x2804>  // b.none
  403ab8:	ldr	x0, [sp, #376]
  403abc:	and	x0, x0, #0x4000000000000
  403ac0:	cmp	x0, #0x0
  403ac4:	b.ne	403ad4 <ferror@plt+0x2804>  // b.any
  403ac8:	ldr	w0, [sp, #356]
  403acc:	orr	w0, w0, #0x1
  403ad0:	str	w0, [sp, #356]
  403ad4:	ldr	x0, [sp, #360]
  403ad8:	str	x0, [sp, #336]
  403adc:	ldr	x0, [sp, #376]
  403ae0:	str	x0, [sp, #328]
  403ae4:	b	404654 <ferror@plt+0x3384>
  403ae8:	ldr	x1, [sp, #296]
  403aec:	mov	x0, #0x7fff                	// #32767
  403af0:	cmp	x1, x0
  403af4:	b.ne	403b4c <ferror@plt+0x287c>  // b.any
  403af8:	ldr	x1, [sp, #296]
  403afc:	mov	x0, #0x7fff                	// #32767
  403b00:	cmp	x1, x0
  403b04:	b.ne	403b38 <ferror@plt+0x2868>  // b.any
  403b08:	ldr	x1, [sp, #376]
  403b0c:	ldr	x0, [sp, #360]
  403b10:	orr	x0, x1, x0
  403b14:	cmp	x0, #0x0
  403b18:	b.eq	403b38 <ferror@plt+0x2868>  // b.none
  403b1c:	ldr	x0, [sp, #376]
  403b20:	and	x0, x0, #0x4000000000000
  403b24:	cmp	x0, #0x0
  403b28:	b.ne	403b38 <ferror@plt+0x2868>  // b.any
  403b2c:	ldr	w0, [sp, #356]
  403b30:	orr	w0, w0, #0x1
  403b34:	str	w0, [sp, #356]
  403b38:	ldr	x0, [sp, #360]
  403b3c:	str	x0, [sp, #336]
  403b40:	ldr	x0, [sp, #376]
  403b44:	str	x0, [sp, #328]
  403b48:	b	404654 <ferror@plt+0x3384>
  403b4c:	ldr	x0, [sp, #392]
  403b50:	orr	x0, x0, #0x8000000000000
  403b54:	str	x0, [sp, #392]
  403b58:	b	403b60 <ferror@plt+0x2890>
  403b5c:	nop
  403b60:	ldr	w0, [sp, #320]
  403b64:	cmp	w0, #0x74
  403b68:	b.gt	403c3c <ferror@plt+0x296c>
  403b6c:	ldr	w0, [sp, #320]
  403b70:	cmp	w0, #0x3f
  403b74:	b.gt	403bdc <ferror@plt+0x290c>
  403b78:	mov	w1, #0x40                  	// #64
  403b7c:	ldr	w0, [sp, #320]
  403b80:	sub	w0, w1, w0
  403b84:	ldr	x1, [sp, #392]
  403b88:	lsl	x1, x1, x0
  403b8c:	ldr	w0, [sp, #320]
  403b90:	ldr	x2, [sp, #368]
  403b94:	lsr	x0, x2, x0
  403b98:	orr	x1, x1, x0
  403b9c:	mov	w2, #0x40                  	// #64
  403ba0:	ldr	w0, [sp, #320]
  403ba4:	sub	w0, w2, w0
  403ba8:	ldr	x2, [sp, #368]
  403bac:	lsl	x0, x2, x0
  403bb0:	cmp	x0, #0x0
  403bb4:	cset	w0, ne  // ne = any
  403bb8:	and	w0, w0, #0xff
  403bbc:	sxtw	x0, w0
  403bc0:	orr	x0, x1, x0
  403bc4:	str	x0, [sp, #368]
  403bc8:	ldr	w0, [sp, #320]
  403bcc:	ldr	x1, [sp, #392]
  403bd0:	lsr	x0, x1, x0
  403bd4:	str	x0, [sp, #392]
  403bd8:	b	403c5c <ferror@plt+0x298c>
  403bdc:	ldr	w0, [sp, #320]
  403be0:	sub	w0, w0, #0x40
  403be4:	ldr	x1, [sp, #392]
  403be8:	lsr	x1, x1, x0
  403bec:	ldr	w0, [sp, #320]
  403bf0:	cmp	w0, #0x40
  403bf4:	b.eq	403c10 <ferror@plt+0x2940>  // b.none
  403bf8:	mov	w2, #0x80                  	// #128
  403bfc:	ldr	w0, [sp, #320]
  403c00:	sub	w0, w2, w0
  403c04:	ldr	x2, [sp, #392]
  403c08:	lsl	x0, x2, x0
  403c0c:	b	403c14 <ferror@plt+0x2944>
  403c10:	mov	x0, #0x0                   	// #0
  403c14:	ldr	x2, [sp, #368]
  403c18:	orr	x0, x0, x2
  403c1c:	cmp	x0, #0x0
  403c20:	cset	w0, ne  // ne = any
  403c24:	and	w0, w0, #0xff
  403c28:	and	x0, x0, #0xff
  403c2c:	orr	x0, x1, x0
  403c30:	str	x0, [sp, #368]
  403c34:	str	xzr, [sp, #392]
  403c38:	b	403c5c <ferror@plt+0x298c>
  403c3c:	ldr	x1, [sp, #392]
  403c40:	ldr	x0, [sp, #368]
  403c44:	orr	x0, x1, x0
  403c48:	cmp	x0, #0x0
  403c4c:	b.eq	403c5c <ferror@plt+0x298c>  // b.none
  403c50:	mov	x0, #0x1                   	// #1
  403c54:	str	x0, [sp, #368]
  403c58:	str	xzr, [sp, #392]
  403c5c:	ldr	x1, [sp, #360]
  403c60:	ldr	x0, [sp, #368]
  403c64:	sub	x0, x1, x0
  403c68:	str	x0, [sp, #200]
  403c6c:	ldr	x1, [sp, #376]
  403c70:	ldr	x0, [sp, #392]
  403c74:	sub	x1, x1, x0
  403c78:	ldr	x2, [sp, #200]
  403c7c:	ldr	x0, [sp, #360]
  403c80:	cmp	x2, x0
  403c84:	cset	w0, hi  // hi = pmore
  403c88:	and	w0, w0, #0xff
  403c8c:	and	x0, x0, #0xff
  403c90:	sub	x0, x1, x0
  403c94:	str	x0, [sp, #328]
  403c98:	ldr	x0, [sp, #200]
  403c9c:	str	x0, [sp, #336]
  403ca0:	b	404454 <ferror@plt+0x3184>
  403ca4:	ldr	w0, [sp, #320]
  403ca8:	cmp	w0, #0x0
  403cac:	b.ge	403fc0 <ferror@plt+0x2cf0>  // b.tcont
  403cb0:	ldr	w0, [sp, #320]
  403cb4:	neg	w0, w0
  403cb8:	str	w0, [sp, #320]
  403cbc:	ldr	x0, [sp, #280]
  403cc0:	str	x0, [sp, #344]
  403cc4:	ldr	x0, [sp, #272]
  403cc8:	str	x0, [sp, #384]
  403ccc:	ldr	x0, [sp, #296]
  403cd0:	cmp	x0, #0x0
  403cd4:	b.ne	403e04 <ferror@plt+0x2b34>  // b.any
  403cd8:	ldr	x1, [sp, #376]
  403cdc:	ldr	x0, [sp, #360]
  403ce0:	orr	x0, x1, x0
  403ce4:	cmp	x0, #0x0
  403ce8:	b.ne	403d40 <ferror@plt+0x2a70>  // b.any
  403cec:	ldr	x1, [sp, #280]
  403cf0:	mov	x0, #0x7fff                	// #32767
  403cf4:	cmp	x1, x0
  403cf8:	b.ne	403d2c <ferror@plt+0x2a5c>  // b.any
  403cfc:	ldr	x1, [sp, #392]
  403d00:	ldr	x0, [sp, #368]
  403d04:	orr	x0, x1, x0
  403d08:	cmp	x0, #0x0
  403d0c:	b.eq	403d2c <ferror@plt+0x2a5c>  // b.none
  403d10:	ldr	x0, [sp, #392]
  403d14:	and	x0, x0, #0x4000000000000
  403d18:	cmp	x0, #0x0
  403d1c:	b.ne	403d2c <ferror@plt+0x2a5c>  // b.any
  403d20:	ldr	w0, [sp, #356]
  403d24:	orr	w0, w0, #0x1
  403d28:	str	w0, [sp, #356]
  403d2c:	ldr	x0, [sp, #368]
  403d30:	str	x0, [sp, #336]
  403d34:	ldr	x0, [sp, #392]
  403d38:	str	x0, [sp, #328]
  403d3c:	b	404654 <ferror@plt+0x3384>
  403d40:	ldr	w0, [sp, #320]
  403d44:	sub	w0, w0, #0x1
  403d48:	str	w0, [sp, #320]
  403d4c:	ldr	w0, [sp, #320]
  403d50:	cmp	w0, #0x0
  403d54:	b.ne	403da0 <ferror@plt+0x2ad0>  // b.any
  403d58:	ldr	x1, [sp, #368]
  403d5c:	ldr	x0, [sp, #360]
  403d60:	sub	x0, x1, x0
  403d64:	str	x0, [sp, #224]
  403d68:	ldr	x1, [sp, #392]
  403d6c:	ldr	x0, [sp, #376]
  403d70:	sub	x1, x1, x0
  403d74:	ldr	x2, [sp, #224]
  403d78:	ldr	x0, [sp, #368]
  403d7c:	cmp	x2, x0
  403d80:	cset	w0, hi  // hi = pmore
  403d84:	and	w0, w0, #0xff
  403d88:	and	x0, x0, #0xff
  403d8c:	sub	x0, x1, x0
  403d90:	str	x0, [sp, #328]
  403d94:	ldr	x0, [sp, #224]
  403d98:	str	x0, [sp, #336]
  403d9c:	b	404454 <ferror@plt+0x3184>
  403da0:	ldr	x1, [sp, #280]
  403da4:	mov	x0, #0x7fff                	// #32767
  403da8:	cmp	x1, x0
  403dac:	b.ne	403e78 <ferror@plt+0x2ba8>  // b.any
  403db0:	ldr	x1, [sp, #280]
  403db4:	mov	x0, #0x7fff                	// #32767
  403db8:	cmp	x1, x0
  403dbc:	b.ne	403df0 <ferror@plt+0x2b20>  // b.any
  403dc0:	ldr	x1, [sp, #392]
  403dc4:	ldr	x0, [sp, #368]
  403dc8:	orr	x0, x1, x0
  403dcc:	cmp	x0, #0x0
  403dd0:	b.eq	403df0 <ferror@plt+0x2b20>  // b.none
  403dd4:	ldr	x0, [sp, #392]
  403dd8:	and	x0, x0, #0x4000000000000
  403ddc:	cmp	x0, #0x0
  403de0:	b.ne	403df0 <ferror@plt+0x2b20>  // b.any
  403de4:	ldr	w0, [sp, #356]
  403de8:	orr	w0, w0, #0x1
  403dec:	str	w0, [sp, #356]
  403df0:	ldr	x0, [sp, #368]
  403df4:	str	x0, [sp, #336]
  403df8:	ldr	x0, [sp, #392]
  403dfc:	str	x0, [sp, #328]
  403e00:	b	404654 <ferror@plt+0x3384>
  403e04:	ldr	x1, [sp, #280]
  403e08:	mov	x0, #0x7fff                	// #32767
  403e0c:	cmp	x1, x0
  403e10:	b.ne	403e68 <ferror@plt+0x2b98>  // b.any
  403e14:	ldr	x1, [sp, #280]
  403e18:	mov	x0, #0x7fff                	// #32767
  403e1c:	cmp	x1, x0
  403e20:	b.ne	403e54 <ferror@plt+0x2b84>  // b.any
  403e24:	ldr	x1, [sp, #392]
  403e28:	ldr	x0, [sp, #368]
  403e2c:	orr	x0, x1, x0
  403e30:	cmp	x0, #0x0
  403e34:	b.eq	403e54 <ferror@plt+0x2b84>  // b.none
  403e38:	ldr	x0, [sp, #392]
  403e3c:	and	x0, x0, #0x4000000000000
  403e40:	cmp	x0, #0x0
  403e44:	b.ne	403e54 <ferror@plt+0x2b84>  // b.any
  403e48:	ldr	w0, [sp, #356]
  403e4c:	orr	w0, w0, #0x1
  403e50:	str	w0, [sp, #356]
  403e54:	ldr	x0, [sp, #368]
  403e58:	str	x0, [sp, #336]
  403e5c:	ldr	x0, [sp, #392]
  403e60:	str	x0, [sp, #328]
  403e64:	b	404654 <ferror@plt+0x3384>
  403e68:	ldr	x0, [sp, #376]
  403e6c:	orr	x0, x0, #0x8000000000000
  403e70:	str	x0, [sp, #376]
  403e74:	b	403e7c <ferror@plt+0x2bac>
  403e78:	nop
  403e7c:	ldr	w0, [sp, #320]
  403e80:	cmp	w0, #0x74
  403e84:	b.gt	403f58 <ferror@plt+0x2c88>
  403e88:	ldr	w0, [sp, #320]
  403e8c:	cmp	w0, #0x3f
  403e90:	b.gt	403ef8 <ferror@plt+0x2c28>
  403e94:	mov	w1, #0x40                  	// #64
  403e98:	ldr	w0, [sp, #320]
  403e9c:	sub	w0, w1, w0
  403ea0:	ldr	x1, [sp, #376]
  403ea4:	lsl	x1, x1, x0
  403ea8:	ldr	w0, [sp, #320]
  403eac:	ldr	x2, [sp, #360]
  403eb0:	lsr	x0, x2, x0
  403eb4:	orr	x1, x1, x0
  403eb8:	mov	w2, #0x40                  	// #64
  403ebc:	ldr	w0, [sp, #320]
  403ec0:	sub	w0, w2, w0
  403ec4:	ldr	x2, [sp, #360]
  403ec8:	lsl	x0, x2, x0
  403ecc:	cmp	x0, #0x0
  403ed0:	cset	w0, ne  // ne = any
  403ed4:	and	w0, w0, #0xff
  403ed8:	sxtw	x0, w0
  403edc:	orr	x0, x1, x0
  403ee0:	str	x0, [sp, #360]
  403ee4:	ldr	w0, [sp, #320]
  403ee8:	ldr	x1, [sp, #376]
  403eec:	lsr	x0, x1, x0
  403ef0:	str	x0, [sp, #376]
  403ef4:	b	403f78 <ferror@plt+0x2ca8>
  403ef8:	ldr	w0, [sp, #320]
  403efc:	sub	w0, w0, #0x40
  403f00:	ldr	x1, [sp, #376]
  403f04:	lsr	x1, x1, x0
  403f08:	ldr	w0, [sp, #320]
  403f0c:	cmp	w0, #0x40
  403f10:	b.eq	403f2c <ferror@plt+0x2c5c>  // b.none
  403f14:	mov	w2, #0x80                  	// #128
  403f18:	ldr	w0, [sp, #320]
  403f1c:	sub	w0, w2, w0
  403f20:	ldr	x2, [sp, #376]
  403f24:	lsl	x0, x2, x0
  403f28:	b	403f30 <ferror@plt+0x2c60>
  403f2c:	mov	x0, #0x0                   	// #0
  403f30:	ldr	x2, [sp, #360]
  403f34:	orr	x0, x0, x2
  403f38:	cmp	x0, #0x0
  403f3c:	cset	w0, ne  // ne = any
  403f40:	and	w0, w0, #0xff
  403f44:	and	x0, x0, #0xff
  403f48:	orr	x0, x1, x0
  403f4c:	str	x0, [sp, #360]
  403f50:	str	xzr, [sp, #376]
  403f54:	b	403f78 <ferror@plt+0x2ca8>
  403f58:	ldr	x1, [sp, #376]
  403f5c:	ldr	x0, [sp, #360]
  403f60:	orr	x0, x1, x0
  403f64:	cmp	x0, #0x0
  403f68:	b.eq	403f78 <ferror@plt+0x2ca8>  // b.none
  403f6c:	mov	x0, #0x1                   	// #1
  403f70:	str	x0, [sp, #360]
  403f74:	str	xzr, [sp, #376]
  403f78:	ldr	x1, [sp, #368]
  403f7c:	ldr	x0, [sp, #360]
  403f80:	sub	x0, x1, x0
  403f84:	str	x0, [sp, #216]
  403f88:	ldr	x1, [sp, #392]
  403f8c:	ldr	x0, [sp, #376]
  403f90:	sub	x1, x1, x0
  403f94:	ldr	x2, [sp, #216]
  403f98:	ldr	x0, [sp, #368]
  403f9c:	cmp	x2, x0
  403fa0:	cset	w0, hi  // hi = pmore
  403fa4:	and	w0, w0, #0xff
  403fa8:	and	x0, x0, #0xff
  403fac:	sub	x0, x1, x0
  403fb0:	str	x0, [sp, #328]
  403fb4:	ldr	x0, [sp, #216]
  403fb8:	str	x0, [sp, #336]
  403fbc:	b	404454 <ferror@plt+0x3184>
  403fc0:	ldr	x0, [sp, #296]
  403fc4:	add	x0, x0, #0x1
  403fc8:	and	x0, x0, #0x7ffe
  403fcc:	cmp	x0, #0x0
  403fd0:	b.ne	404368 <ferror@plt+0x3098>  // b.any
  403fd4:	ldr	x0, [sp, #296]
  403fd8:	cmp	x0, #0x0
  403fdc:	b.ne	404158 <ferror@plt+0x2e88>  // b.any
  403fe0:	str	xzr, [sp, #344]
  403fe4:	ldr	x1, [sp, #376]
  403fe8:	ldr	x0, [sp, #360]
  403fec:	orr	x0, x1, x0
  403ff0:	cmp	x0, #0x0
  403ff4:	b.ne	404048 <ferror@plt+0x2d78>  // b.any
  403ff8:	ldr	x0, [sp, #368]
  403ffc:	str	x0, [sp, #336]
  404000:	ldr	x0, [sp, #392]
  404004:	str	x0, [sp, #328]
  404008:	ldr	x1, [sp, #392]
  40400c:	ldr	x0, [sp, #368]
  404010:	orr	x0, x1, x0
  404014:	cmp	x0, #0x0
  404018:	b.ne	40403c <ferror@plt+0x2d6c>  // b.any
  40401c:	ldr	x0, [sp, #304]
  404020:	and	x0, x0, #0xc00000
  404024:	cmp	x0, #0x800, lsl #12
  404028:	cset	w0, eq  // eq = none
  40402c:	and	w0, w0, #0xff
  404030:	and	x0, x0, #0xff
  404034:	str	x0, [sp, #384]
  404038:	b	404654 <ferror@plt+0x3384>
  40403c:	ldr	x0, [sp, #272]
  404040:	str	x0, [sp, #384]
  404044:	b	404654 <ferror@plt+0x3384>
  404048:	ldr	x1, [sp, #392]
  40404c:	ldr	x0, [sp, #368]
  404050:	orr	x0, x1, x0
  404054:	cmp	x0, #0x0
  404058:	b.ne	404078 <ferror@plt+0x2da8>  // b.any
  40405c:	ldr	x0, [sp, #360]
  404060:	str	x0, [sp, #336]
  404064:	ldr	x0, [sp, #376]
  404068:	str	x0, [sp, #328]
  40406c:	ldr	x0, [sp, #288]
  404070:	str	x0, [sp, #384]
  404074:	b	404654 <ferror@plt+0x3384>
  404078:	ldr	x1, [sp, #360]
  40407c:	ldr	x0, [sp, #368]
  404080:	sub	x0, x1, x0
  404084:	str	x0, [sp, #240]
  404088:	ldr	x1, [sp, #376]
  40408c:	ldr	x0, [sp, #392]
  404090:	sub	x1, x1, x0
  404094:	ldr	x2, [sp, #240]
  404098:	ldr	x0, [sp, #360]
  40409c:	cmp	x2, x0
  4040a0:	cset	w0, hi  // hi = pmore
  4040a4:	and	w0, w0, #0xff
  4040a8:	and	x0, x0, #0xff
  4040ac:	sub	x0, x1, x0
  4040b0:	str	x0, [sp, #328]
  4040b4:	ldr	x0, [sp, #240]
  4040b8:	str	x0, [sp, #336]
  4040bc:	ldr	x0, [sp, #288]
  4040c0:	str	x0, [sp, #384]
  4040c4:	ldr	x0, [sp, #328]
  4040c8:	and	x0, x0, #0x8000000000000
  4040cc:	cmp	x0, #0x0
  4040d0:	b.eq	404124 <ferror@plt+0x2e54>  // b.none
  4040d4:	ldr	x1, [sp, #368]
  4040d8:	ldr	x0, [sp, #360]
  4040dc:	sub	x0, x1, x0
  4040e0:	str	x0, [sp, #232]
  4040e4:	ldr	x1, [sp, #392]
  4040e8:	ldr	x0, [sp, #376]
  4040ec:	sub	x1, x1, x0
  4040f0:	ldr	x2, [sp, #232]
  4040f4:	ldr	x0, [sp, #368]
  4040f8:	cmp	x2, x0
  4040fc:	cset	w0, hi  // hi = pmore
  404100:	and	w0, w0, #0xff
  404104:	and	x0, x0, #0xff
  404108:	sub	x0, x1, x0
  40410c:	str	x0, [sp, #328]
  404110:	ldr	x0, [sp, #232]
  404114:	str	x0, [sp, #336]
  404118:	ldr	x0, [sp, #272]
  40411c:	str	x0, [sp, #384]
  404120:	b	404648 <ferror@plt+0x3378>
  404124:	ldr	x1, [sp, #328]
  404128:	ldr	x0, [sp, #336]
  40412c:	orr	x0, x1, x0
  404130:	cmp	x0, #0x0
  404134:	b.ne	404648 <ferror@plt+0x3378>  // b.any
  404138:	ldr	x0, [sp, #304]
  40413c:	and	x0, x0, #0xc00000
  404140:	cmp	x0, #0x800, lsl #12
  404144:	cset	w0, eq  // eq = none
  404148:	and	w0, w0, #0xff
  40414c:	and	x0, x0, #0xff
  404150:	str	x0, [sp, #384]
  404154:	b	404648 <ferror@plt+0x3378>
  404158:	ldr	x1, [sp, #296]
  40415c:	mov	x0, #0x7fff                	// #32767
  404160:	cmp	x1, x0
  404164:	b.ne	404198 <ferror@plt+0x2ec8>  // b.any
  404168:	ldr	x1, [sp, #376]
  40416c:	ldr	x0, [sp, #360]
  404170:	orr	x0, x1, x0
  404174:	cmp	x0, #0x0
  404178:	b.eq	404198 <ferror@plt+0x2ec8>  // b.none
  40417c:	ldr	x0, [sp, #376]
  404180:	and	x0, x0, #0x4000000000000
  404184:	cmp	x0, #0x0
  404188:	b.ne	404198 <ferror@plt+0x2ec8>  // b.any
  40418c:	ldr	w0, [sp, #356]
  404190:	orr	w0, w0, #0x1
  404194:	str	w0, [sp, #356]
  404198:	ldr	x1, [sp, #280]
  40419c:	mov	x0, #0x7fff                	// #32767
  4041a0:	cmp	x1, x0
  4041a4:	b.ne	4041d8 <ferror@plt+0x2f08>  // b.any
  4041a8:	ldr	x1, [sp, #392]
  4041ac:	ldr	x0, [sp, #368]
  4041b0:	orr	x0, x1, x0
  4041b4:	cmp	x0, #0x0
  4041b8:	b.eq	4041d8 <ferror@plt+0x2f08>  // b.none
  4041bc:	ldr	x0, [sp, #392]
  4041c0:	and	x0, x0, #0x4000000000000
  4041c4:	cmp	x0, #0x0
  4041c8:	b.ne	4041d8 <ferror@plt+0x2f08>  // b.any
  4041cc:	ldr	w0, [sp, #356]
  4041d0:	orr	w0, w0, #0x1
  4041d4:	str	w0, [sp, #356]
  4041d8:	mov	x0, #0x7fff                	// #32767
  4041dc:	str	x0, [sp, #344]
  4041e0:	ldr	x1, [sp, #376]
  4041e4:	ldr	x0, [sp, #360]
  4041e8:	orr	x0, x1, x0
  4041ec:	cmp	x0, #0x0
  4041f0:	b.ne	40426c <ferror@plt+0x2f9c>  // b.any
  4041f4:	ldr	x1, [sp, #392]
  4041f8:	ldr	x0, [sp, #368]
  4041fc:	orr	x0, x1, x0
  404200:	cmp	x0, #0x0
  404204:	b.ne	404250 <ferror@plt+0x2f80>  // b.any
  404208:	str	xzr, [sp, #384]
  40420c:	mov	x0, #0xffffffffffffffff    	// #-1
  404210:	str	x0, [sp, #336]
  404214:	mov	x0, #0xffffffffffff        	// #281474976710655
  404218:	str	x0, [sp, #328]
  40421c:	ldr	x0, [sp, #328]
  404220:	lsl	x1, x0, #3
  404224:	ldr	x0, [sp, #336]
  404228:	lsr	x0, x0, #61
  40422c:	orr	x0, x1, x0
  404230:	str	x0, [sp, #328]
  404234:	ldr	x0, [sp, #336]
  404238:	lsl	x0, x0, #3
  40423c:	str	x0, [sp, #336]
  404240:	ldr	w0, [sp, #356]
  404244:	orr	w0, w0, #0x1
  404248:	str	w0, [sp, #356]
  40424c:	b	404654 <ferror@plt+0x3384>
  404250:	ldr	x0, [sp, #272]
  404254:	str	x0, [sp, #384]
  404258:	ldr	x0, [sp, #368]
  40425c:	str	x0, [sp, #336]
  404260:	ldr	x0, [sp, #392]
  404264:	str	x0, [sp, #328]
  404268:	b	404654 <ferror@plt+0x3384>
  40426c:	ldr	x1, [sp, #392]
  404270:	ldr	x0, [sp, #368]
  404274:	orr	x0, x1, x0
  404278:	cmp	x0, #0x0
  40427c:	b.ne	40429c <ferror@plt+0x2fcc>  // b.any
  404280:	ldr	x0, [sp, #288]
  404284:	str	x0, [sp, #384]
  404288:	ldr	x0, [sp, #360]
  40428c:	str	x0, [sp, #336]
  404290:	ldr	x0, [sp, #376]
  404294:	str	x0, [sp, #328]
  404298:	b	404654 <ferror@plt+0x3384>
  40429c:	ldr	x0, [sp, #360]
  4042a0:	lsr	x1, x0, #3
  4042a4:	ldr	x0, [sp, #376]
  4042a8:	lsl	x0, x0, #61
  4042ac:	orr	x0, x1, x0
  4042b0:	str	x0, [sp, #360]
  4042b4:	ldr	x0, [sp, #376]
  4042b8:	lsr	x0, x0, #3
  4042bc:	str	x0, [sp, #376]
  4042c0:	ldr	x0, [sp, #368]
  4042c4:	lsr	x1, x0, #3
  4042c8:	ldr	x0, [sp, #392]
  4042cc:	lsl	x0, x0, #61
  4042d0:	orr	x0, x1, x0
  4042d4:	str	x0, [sp, #368]
  4042d8:	ldr	x0, [sp, #392]
  4042dc:	lsr	x0, x0, #3
  4042e0:	str	x0, [sp, #392]
  4042e4:	ldr	x0, [sp, #376]
  4042e8:	and	x0, x0, #0x800000000000
  4042ec:	cmp	x0, #0x0
  4042f0:	b.eq	404320 <ferror@plt+0x3050>  // b.none
  4042f4:	ldr	x0, [sp, #392]
  4042f8:	and	x0, x0, #0x800000000000
  4042fc:	cmp	x0, #0x0
  404300:	b.ne	404320 <ferror@plt+0x3050>  // b.any
  404304:	ldr	x0, [sp, #272]
  404308:	str	x0, [sp, #384]
  40430c:	ldr	x0, [sp, #368]
  404310:	str	x0, [sp, #336]
  404314:	ldr	x0, [sp, #392]
  404318:	str	x0, [sp, #328]
  40431c:	b	404338 <ferror@plt+0x3068>
  404320:	ldr	x0, [sp, #288]
  404324:	str	x0, [sp, #384]
  404328:	ldr	x0, [sp, #360]
  40432c:	str	x0, [sp, #336]
  404330:	ldr	x0, [sp, #376]
  404334:	str	x0, [sp, #328]
  404338:	mov	x0, #0x3                   	// #3
  40433c:	str	x0, [sp, #248]
  404340:	ldr	x0, [sp, #328]
  404344:	lsl	x1, x0, #3
  404348:	ldr	x0, [sp, #336]
  40434c:	lsr	x0, x0, #61
  404350:	orr	x0, x1, x0
  404354:	str	x0, [sp, #328]
  404358:	ldr	x0, [sp, #336]
  40435c:	lsl	x0, x0, #3
  404360:	str	x0, [sp, #336]
  404364:	b	404654 <ferror@plt+0x3384>
  404368:	ldr	x0, [sp, #296]
  40436c:	str	x0, [sp, #344]
  404370:	ldr	x1, [sp, #360]
  404374:	ldr	x0, [sp, #368]
  404378:	sub	x0, x1, x0
  40437c:	str	x0, [sp, #264]
  404380:	ldr	x1, [sp, #376]
  404384:	ldr	x0, [sp, #392]
  404388:	sub	x1, x1, x0
  40438c:	ldr	x2, [sp, #264]
  404390:	ldr	x0, [sp, #360]
  404394:	cmp	x2, x0
  404398:	cset	w0, hi  // hi = pmore
  40439c:	and	w0, w0, #0xff
  4043a0:	and	x0, x0, #0xff
  4043a4:	sub	x0, x1, x0
  4043a8:	str	x0, [sp, #328]
  4043ac:	ldr	x0, [sp, #264]
  4043b0:	str	x0, [sp, #336]
  4043b4:	ldr	x0, [sp, #288]
  4043b8:	str	x0, [sp, #384]
  4043bc:	ldr	x0, [sp, #328]
  4043c0:	and	x0, x0, #0x8000000000000
  4043c4:	cmp	x0, #0x0
  4043c8:	b.eq	40441c <ferror@plt+0x314c>  // b.none
  4043cc:	ldr	x1, [sp, #368]
  4043d0:	ldr	x0, [sp, #360]
  4043d4:	sub	x0, x1, x0
  4043d8:	str	x0, [sp, #256]
  4043dc:	ldr	x1, [sp, #392]
  4043e0:	ldr	x0, [sp, #376]
  4043e4:	sub	x1, x1, x0
  4043e8:	ldr	x2, [sp, #256]
  4043ec:	ldr	x0, [sp, #368]
  4043f0:	cmp	x2, x0
  4043f4:	cset	w0, hi  // hi = pmore
  4043f8:	and	w0, w0, #0xff
  4043fc:	and	x0, x0, #0xff
  404400:	sub	x0, x1, x0
  404404:	str	x0, [sp, #328]
  404408:	ldr	x0, [sp, #256]
  40440c:	str	x0, [sp, #336]
  404410:	ldr	x0, [sp, #272]
  404414:	str	x0, [sp, #384]
  404418:	b	404474 <ferror@plt+0x31a4>
  40441c:	ldr	x1, [sp, #328]
  404420:	ldr	x0, [sp, #336]
  404424:	orr	x0, x1, x0
  404428:	cmp	x0, #0x0
  40442c:	b.ne	404474 <ferror@plt+0x31a4>  // b.any
  404430:	str	xzr, [sp, #344]
  404434:	ldr	x0, [sp, #304]
  404438:	and	x0, x0, #0xc00000
  40443c:	cmp	x0, #0x800, lsl #12
  404440:	cset	w0, eq  // eq = none
  404444:	and	w0, w0, #0xff
  404448:	and	x0, x0, #0xff
  40444c:	str	x0, [sp, #384]
  404450:	b	404654 <ferror@plt+0x3384>
  404454:	ldr	x0, [sp, #328]
  404458:	and	x0, x0, #0x8000000000000
  40445c:	cmp	x0, #0x0
  404460:	b.eq	404650 <ferror@plt+0x3380>  // b.none
  404464:	ldr	x0, [sp, #328]
  404468:	and	x0, x0, #0x7ffffffffffff
  40446c:	str	x0, [sp, #328]
  404470:	b	404478 <ferror@plt+0x31a8>
  404474:	nop
  404478:	ldr	x0, [sp, #328]
  40447c:	cmp	x0, #0x0
  404480:	b.eq	404494 <ferror@plt+0x31c4>  // b.none
  404484:	ldr	x0, [sp, #328]
  404488:	clz	x0, x0
  40448c:	str	w0, [sp, #316]
  404490:	b	4044ac <ferror@plt+0x31dc>
  404494:	ldr	x0, [sp, #336]
  404498:	clz	x0, x0
  40449c:	str	w0, [sp, #316]
  4044a0:	ldr	w0, [sp, #316]
  4044a4:	add	w0, w0, #0x40
  4044a8:	str	w0, [sp, #316]
  4044ac:	ldr	w0, [sp, #316]
  4044b0:	sub	w0, w0, #0xc
  4044b4:	str	w0, [sp, #316]
  4044b8:	ldr	w0, [sp, #316]
  4044bc:	cmp	w0, #0x3f
  4044c0:	b.gt	404500 <ferror@plt+0x3230>
  4044c4:	ldr	w0, [sp, #316]
  4044c8:	ldr	x1, [sp, #328]
  4044cc:	lsl	x1, x1, x0
  4044d0:	mov	w2, #0x40                  	// #64
  4044d4:	ldr	w0, [sp, #316]
  4044d8:	sub	w0, w2, w0
  4044dc:	ldr	x2, [sp, #336]
  4044e0:	lsr	x0, x2, x0
  4044e4:	orr	x0, x1, x0
  4044e8:	str	x0, [sp, #328]
  4044ec:	ldr	w0, [sp, #316]
  4044f0:	ldr	x1, [sp, #336]
  4044f4:	lsl	x0, x1, x0
  4044f8:	str	x0, [sp, #336]
  4044fc:	b	404518 <ferror@plt+0x3248>
  404500:	ldr	w0, [sp, #316]
  404504:	sub	w0, w0, #0x40
  404508:	ldr	x1, [sp, #336]
  40450c:	lsl	x0, x1, x0
  404510:	str	x0, [sp, #328]
  404514:	str	xzr, [sp, #336]
  404518:	ldrsw	x0, [sp, #316]
  40451c:	ldr	x1, [sp, #344]
  404520:	cmp	x1, x0
  404524:	b.gt	404610 <ferror@plt+0x3340>
  404528:	ldr	w0, [sp, #316]
  40452c:	ldr	x1, [sp, #344]
  404530:	sub	w0, w0, w1
  404534:	add	w0, w0, #0x1
  404538:	str	w0, [sp, #316]
  40453c:	ldr	w0, [sp, #316]
  404540:	cmp	w0, #0x3f
  404544:	b.gt	4045ac <ferror@plt+0x32dc>
  404548:	mov	w1, #0x40                  	// #64
  40454c:	ldr	w0, [sp, #316]
  404550:	sub	w0, w1, w0
  404554:	ldr	x1, [sp, #328]
  404558:	lsl	x1, x1, x0
  40455c:	ldr	w0, [sp, #316]
  404560:	ldr	x2, [sp, #336]
  404564:	lsr	x0, x2, x0
  404568:	orr	x1, x1, x0
  40456c:	mov	w2, #0x40                  	// #64
  404570:	ldr	w0, [sp, #316]
  404574:	sub	w0, w2, w0
  404578:	ldr	x2, [sp, #336]
  40457c:	lsl	x0, x2, x0
  404580:	cmp	x0, #0x0
  404584:	cset	w0, ne  // ne = any
  404588:	and	w0, w0, #0xff
  40458c:	sxtw	x0, w0
  404590:	orr	x0, x1, x0
  404594:	str	x0, [sp, #336]
  404598:	ldr	w0, [sp, #316]
  40459c:	ldr	x1, [sp, #328]
  4045a0:	lsr	x0, x1, x0
  4045a4:	str	x0, [sp, #328]
  4045a8:	b	404608 <ferror@plt+0x3338>
  4045ac:	ldr	w0, [sp, #316]
  4045b0:	sub	w0, w0, #0x40
  4045b4:	ldr	x1, [sp, #328]
  4045b8:	lsr	x1, x1, x0
  4045bc:	ldr	w0, [sp, #316]
  4045c0:	cmp	w0, #0x40
  4045c4:	b.eq	4045e0 <ferror@plt+0x3310>  // b.none
  4045c8:	mov	w2, #0x80                  	// #128
  4045cc:	ldr	w0, [sp, #316]
  4045d0:	sub	w0, w2, w0
  4045d4:	ldr	x2, [sp, #328]
  4045d8:	lsl	x0, x2, x0
  4045dc:	b	4045e4 <ferror@plt+0x3314>
  4045e0:	mov	x0, #0x0                   	// #0
  4045e4:	ldr	x2, [sp, #336]
  4045e8:	orr	x0, x0, x2
  4045ec:	cmp	x0, #0x0
  4045f0:	cset	w0, ne  // ne = any
  4045f4:	and	w0, w0, #0xff
  4045f8:	and	x0, x0, #0xff
  4045fc:	orr	x0, x1, x0
  404600:	str	x0, [sp, #336]
  404604:	str	xzr, [sp, #328]
  404608:	str	xzr, [sp, #344]
  40460c:	b	404654 <ferror@plt+0x3384>
  404610:	ldrsw	x0, [sp, #316]
  404614:	ldr	x1, [sp, #344]
  404618:	sub	x0, x1, x0
  40461c:	str	x0, [sp, #344]
  404620:	ldr	x0, [sp, #328]
  404624:	and	x0, x0, #0xfff7ffffffffffff
  404628:	str	x0, [sp, #328]
  40462c:	b	404654 <ferror@plt+0x3384>
  404630:	nop
  404634:	b	404654 <ferror@plt+0x3384>
  404638:	nop
  40463c:	b	404654 <ferror@plt+0x3384>
  404640:	nop
  404644:	b	404654 <ferror@plt+0x3384>
  404648:	nop
  40464c:	b	404654 <ferror@plt+0x3384>
  404650:	nop
  404654:	ldr	x0, [sp, #344]
  404658:	cmp	x0, #0x0
  40465c:	b.ne	40467c <ferror@plt+0x33ac>  // b.any
  404660:	ldr	x1, [sp, #328]
  404664:	ldr	x0, [sp, #336]
  404668:	orr	x0, x1, x0
  40466c:	cmp	x0, #0x0
  404670:	b.eq	40467c <ferror@plt+0x33ac>  // b.none
  404674:	mov	w0, #0x1                   	// #1
  404678:	b	404680 <ferror@plt+0x33b0>
  40467c:	mov	w0, #0x0                   	// #0
  404680:	str	w0, [sp, #148]
  404684:	ldr	x0, [sp, #336]
  404688:	and	x0, x0, #0x7
  40468c:	cmp	x0, #0x0
  404690:	b.eq	4047d8 <ferror@plt+0x3508>  // b.none
  404694:	ldr	w0, [sp, #356]
  404698:	orr	w0, w0, #0x10
  40469c:	str	w0, [sp, #356]
  4046a0:	ldr	x0, [sp, #304]
  4046a4:	and	x0, x0, #0xc00000
  4046a8:	cmp	x0, #0xc00, lsl #12
  4046ac:	b.eq	4047e0 <ferror@plt+0x3510>  // b.none
  4046b0:	cmp	x0, #0xc00, lsl #12
  4046b4:	b.hi	4047e4 <ferror@plt+0x3514>  // b.pmore
  4046b8:	cmp	x0, #0x800, lsl #12
  4046bc:	b.eq	404780 <ferror@plt+0x34b0>  // b.none
  4046c0:	cmp	x0, #0x800, lsl #12
  4046c4:	b.hi	4047e4 <ferror@plt+0x3514>  // b.pmore
  4046c8:	cmp	x0, #0x0
  4046cc:	b.eq	4046dc <ferror@plt+0x340c>  // b.none
  4046d0:	cmp	x0, #0x400, lsl #12
  4046d4:	b.eq	404728 <ferror@plt+0x3458>  // b.none
  4046d8:	b	4047e4 <ferror@plt+0x3514>
  4046dc:	ldr	x0, [sp, #336]
  4046e0:	and	x0, x0, #0xf
  4046e4:	cmp	x0, #0x4
  4046e8:	b.eq	4047e0 <ferror@plt+0x3510>  // b.none
  4046ec:	ldr	x0, [sp, #336]
  4046f0:	add	x0, x0, #0x4
  4046f4:	str	x0, [sp, #120]
  4046f8:	ldr	x1, [sp, #120]
  4046fc:	ldr	x0, [sp, #336]
  404700:	cmp	x1, x0
  404704:	cset	w0, cc  // cc = lo, ul, last
  404708:	and	w0, w0, #0xff
  40470c:	and	x0, x0, #0xff
  404710:	ldr	x1, [sp, #328]
  404714:	add	x0, x1, x0
  404718:	str	x0, [sp, #328]
  40471c:	ldr	x0, [sp, #120]
  404720:	str	x0, [sp, #336]
  404724:	b	4047e0 <ferror@plt+0x3510>
  404728:	ldr	x0, [sp, #384]
  40472c:	cmp	x0, #0x0
  404730:	b.ne	4047e0 <ferror@plt+0x3510>  // b.any
  404734:	ldr	x0, [sp, #336]
  404738:	and	x0, x0, #0x7
  40473c:	cmp	x0, #0x0
  404740:	b.eq	4047e0 <ferror@plt+0x3510>  // b.none
  404744:	ldr	x0, [sp, #336]
  404748:	add	x0, x0, #0x8
  40474c:	str	x0, [sp, #128]
  404750:	ldr	x1, [sp, #128]
  404754:	ldr	x0, [sp, #336]
  404758:	cmp	x1, x0
  40475c:	cset	w0, cc  // cc = lo, ul, last
  404760:	and	w0, w0, #0xff
  404764:	and	x0, x0, #0xff
  404768:	ldr	x1, [sp, #328]
  40476c:	add	x0, x1, x0
  404770:	str	x0, [sp, #328]
  404774:	ldr	x0, [sp, #128]
  404778:	str	x0, [sp, #336]
  40477c:	b	4047e0 <ferror@plt+0x3510>
  404780:	ldr	x0, [sp, #384]
  404784:	cmp	x0, #0x0
  404788:	b.eq	4047e0 <ferror@plt+0x3510>  // b.none
  40478c:	ldr	x0, [sp, #336]
  404790:	and	x0, x0, #0x7
  404794:	cmp	x0, #0x0
  404798:	b.eq	4047e0 <ferror@plt+0x3510>  // b.none
  40479c:	ldr	x0, [sp, #336]
  4047a0:	add	x0, x0, #0x8
  4047a4:	str	x0, [sp, #136]
  4047a8:	ldr	x1, [sp, #136]
  4047ac:	ldr	x0, [sp, #336]
  4047b0:	cmp	x1, x0
  4047b4:	cset	w0, cc  // cc = lo, ul, last
  4047b8:	and	w0, w0, #0xff
  4047bc:	and	x0, x0, #0xff
  4047c0:	ldr	x1, [sp, #328]
  4047c4:	add	x0, x1, x0
  4047c8:	str	x0, [sp, #328]
  4047cc:	ldr	x0, [sp, #136]
  4047d0:	str	x0, [sp, #336]
  4047d4:	b	4047e0 <ferror@plt+0x3510>
  4047d8:	nop
  4047dc:	b	4047e4 <ferror@plt+0x3514>
  4047e0:	nop
  4047e4:	ldr	w0, [sp, #148]
  4047e8:	cmp	w0, #0x0
  4047ec:	b.eq	40481c <ferror@plt+0x354c>  // b.none
  4047f0:	ldr	w0, [sp, #356]
  4047f4:	and	w0, w0, #0x10
  4047f8:	cmp	w0, #0x0
  4047fc:	b.ne	404810 <ferror@plt+0x3540>  // b.any
  404800:	ldr	x0, [sp, #304]
  404804:	and	x0, x0, #0x800
  404808:	cmp	x0, #0x0
  40480c:	b.eq	40481c <ferror@plt+0x354c>  // b.none
  404810:	ldr	w0, [sp, #356]
  404814:	orr	w0, w0, #0x8
  404818:	str	w0, [sp, #356]
  40481c:	ldr	x0, [sp, #328]
  404820:	and	x0, x0, #0x8000000000000
  404824:	cmp	x0, #0x0
  404828:	b.eq	4048e0 <ferror@plt+0x3610>  // b.none
  40482c:	ldr	x0, [sp, #328]
  404830:	and	x0, x0, #0xfff7ffffffffffff
  404834:	str	x0, [sp, #328]
  404838:	ldr	x0, [sp, #344]
  40483c:	add	x0, x0, #0x1
  404840:	str	x0, [sp, #344]
  404844:	ldr	x1, [sp, #344]
  404848:	mov	x0, #0x7fff                	// #32767
  40484c:	cmp	x1, x0
  404850:	b.ne	4048e0 <ferror@plt+0x3610>  // b.any
  404854:	ldr	x0, [sp, #304]
  404858:	and	x0, x0, #0xc00000
  40485c:	cmp	x0, #0x0
  404860:	b.eq	40489c <ferror@plt+0x35cc>  // b.none
  404864:	ldr	x0, [sp, #304]
  404868:	and	x0, x0, #0xc00000
  40486c:	cmp	x0, #0x400, lsl #12
  404870:	b.ne	404880 <ferror@plt+0x35b0>  // b.any
  404874:	ldr	x0, [sp, #384]
  404878:	cmp	x0, #0x0
  40487c:	b.eq	40489c <ferror@plt+0x35cc>  // b.none
  404880:	ldr	x0, [sp, #304]
  404884:	and	x0, x0, #0xc00000
  404888:	cmp	x0, #0x800, lsl #12
  40488c:	b.ne	4048b0 <ferror@plt+0x35e0>  // b.any
  404890:	ldr	x0, [sp, #384]
  404894:	cmp	x0, #0x0
  404898:	b.eq	4048b0 <ferror@plt+0x35e0>  // b.none
  40489c:	mov	x0, #0x7fff                	// #32767
  4048a0:	str	x0, [sp, #344]
  4048a4:	str	xzr, [sp, #336]
  4048a8:	str	xzr, [sp, #328]
  4048ac:	b	4048c8 <ferror@plt+0x35f8>
  4048b0:	mov	x0, #0x7ffe                	// #32766
  4048b4:	str	x0, [sp, #344]
  4048b8:	mov	x0, #0xffffffffffffffff    	// #-1
  4048bc:	str	x0, [sp, #336]
  4048c0:	mov	x0, #0xffffffffffffffff    	// #-1
  4048c4:	str	x0, [sp, #328]
  4048c8:	ldr	w0, [sp, #356]
  4048cc:	orr	w0, w0, #0x10
  4048d0:	str	w0, [sp, #356]
  4048d4:	ldr	w0, [sp, #356]
  4048d8:	orr	w0, w0, #0x4
  4048dc:	str	w0, [sp, #356]
  4048e0:	ldr	x0, [sp, #336]
  4048e4:	lsr	x1, x0, #3
  4048e8:	ldr	x0, [sp, #328]
  4048ec:	lsl	x0, x0, #61
  4048f0:	orr	x0, x1, x0
  4048f4:	str	x0, [sp, #336]
  4048f8:	ldr	x0, [sp, #328]
  4048fc:	lsr	x0, x0, #3
  404900:	str	x0, [sp, #328]
  404904:	ldr	x1, [sp, #344]
  404908:	mov	x0, #0x7fff                	// #32767
  40490c:	cmp	x1, x0
  404910:	b.ne	404934 <ferror@plt+0x3664>  // b.any
  404914:	ldr	x1, [sp, #328]
  404918:	ldr	x0, [sp, #336]
  40491c:	orr	x0, x1, x0
  404920:	cmp	x0, #0x0
  404924:	b.eq	404934 <ferror@plt+0x3664>  // b.none
  404928:	ldr	x0, [sp, #328]
  40492c:	orr	x0, x0, #0x800000000000
  404930:	str	x0, [sp, #328]
  404934:	ldr	x0, [sp, #336]
  404938:	str	x0, [sp, #48]
  40493c:	ldr	x0, [sp, #328]
  404940:	and	x1, x0, #0xffffffffffff
  404944:	ldr	x0, [sp, #56]
  404948:	bfxil	x0, x1, #0, #48
  40494c:	str	x0, [sp, #56]
  404950:	ldr	x0, [sp, #344]
  404954:	and	w0, w0, #0x7fff
  404958:	and	w1, w0, #0xffff
  40495c:	ldrh	w0, [sp, #62]
  404960:	bfxil	w0, w1, #0, #15
  404964:	strh	w0, [sp, #62]
  404968:	ldr	x0, [sp, #384]
  40496c:	and	w0, w0, #0x1
  404970:	and	w1, w0, #0xff
  404974:	ldrb	w0, [sp, #63]
  404978:	bfi	w0, w1, #7, #1
  40497c:	strb	w0, [sp, #63]
  404980:	ldr	q0, [sp, #48]
  404984:	str	q0, [sp, #96]
  404988:	ldrsw	x0, [sp, #356]
  40498c:	cmp	x0, #0x0
  404990:	b.eq	40499c <ferror@plt+0x36cc>  // b.none
  404994:	ldr	w0, [sp, #356]
  404998:	bl	407d98 <ferror@plt+0x6ac8>
  40499c:	ldr	q0, [sp, #96]
  4049a0:	ldp	x29, x30, [sp], #400
  4049a4:	ret
  4049a8:	sub	sp, sp, #0x290
  4049ac:	stp	x29, x30, [sp]
  4049b0:	mov	x29, sp
  4049b4:	str	q0, [sp, #32]
  4049b8:	str	q1, [sp, #16]
  4049bc:	str	wzr, [sp, #564]
  4049c0:	str	xzr, [sp, #400]
  4049c4:	mrs	x0, fpcr
  4049c8:	str	x0, [sp, #400]
  4049cc:	ldr	q0, [sp, #32]
  4049d0:	str	q0, [sp, #80]
  4049d4:	ldr	x0, [sp, #80]
  4049d8:	str	x0, [sp, #584]
  4049dc:	ldr	x0, [sp, #88]
  4049e0:	ubfx	x0, x0, #0, #48
  4049e4:	str	x0, [sp, #592]
  4049e8:	ldrh	w0, [sp, #94]
  4049ec:	ubfx	x0, x0, #0, #15
  4049f0:	and	w0, w0, #0xffff
  4049f4:	and	x0, x0, #0xffff
  4049f8:	str	x0, [sp, #568]
  4049fc:	ldrb	w0, [sp, #95]
  404a00:	ubfx	x0, x0, #7, #1
  404a04:	and	w0, w0, #0xff
  404a08:	and	x0, x0, #0xff
  404a0c:	str	x0, [sp, #392]
  404a10:	ldr	x0, [sp, #568]
  404a14:	cmp	x0, #0x0
  404a18:	b.eq	404a74 <ferror@plt+0x37a4>  // b.none
  404a1c:	ldr	x1, [sp, #568]
  404a20:	mov	x0, #0x7fff                	// #32767
  404a24:	cmp	x1, x0
  404a28:	b.eq	404b68 <ferror@plt+0x3898>  // b.none
  404a2c:	ldr	x0, [sp, #592]
  404a30:	orr	x0, x0, #0x1000000000000
  404a34:	str	x0, [sp, #592]
  404a38:	ldr	x0, [sp, #592]
  404a3c:	lsl	x1, x0, #3
  404a40:	ldr	x0, [sp, #584]
  404a44:	lsr	x0, x0, #61
  404a48:	orr	x0, x1, x0
  404a4c:	str	x0, [sp, #592]
  404a50:	ldr	x0, [sp, #584]
  404a54:	lsl	x0, x0, #3
  404a58:	str	x0, [sp, #584]
  404a5c:	ldr	x1, [sp, #568]
  404a60:	mov	x0, #0xffffffffffffc001    	// #-16383
  404a64:	add	x0, x1, x0
  404a68:	str	x0, [sp, #568]
  404a6c:	str	xzr, [sp, #576]
  404a70:	b	404bac <ferror@plt+0x38dc>
  404a74:	ldr	x1, [sp, #592]
  404a78:	ldr	x0, [sp, #584]
  404a7c:	orr	x0, x1, x0
  404a80:	cmp	x0, #0x0
  404a84:	b.ne	404a94 <ferror@plt+0x37c4>  // b.any
  404a88:	mov	x0, #0x1                   	// #1
  404a8c:	str	x0, [sp, #576]
  404a90:	b	404bac <ferror@plt+0x38dc>
  404a94:	ldr	x0, [sp, #592]
  404a98:	cmp	x0, #0x0
  404a9c:	b.eq	404ab4 <ferror@plt+0x37e4>  // b.none
  404aa0:	ldr	x0, [sp, #592]
  404aa4:	clz	x0, x0
  404aa8:	sxtw	x0, w0
  404aac:	str	x0, [sp, #536]
  404ab0:	b	404ad0 <ferror@plt+0x3800>
  404ab4:	ldr	x0, [sp, #584]
  404ab8:	clz	x0, x0
  404abc:	sxtw	x0, w0
  404ac0:	str	x0, [sp, #536]
  404ac4:	ldr	x0, [sp, #536]
  404ac8:	add	x0, x0, #0x40
  404acc:	str	x0, [sp, #536]
  404ad0:	ldr	x0, [sp, #536]
  404ad4:	sub	x0, x0, #0xf
  404ad8:	str	x0, [sp, #536]
  404adc:	ldr	x0, [sp, #536]
  404ae0:	cmp	x0, #0x3c
  404ae4:	b.gt	404b30 <ferror@plt+0x3860>
  404ae8:	ldr	x0, [sp, #536]
  404aec:	add	w0, w0, #0x3
  404af0:	ldr	x1, [sp, #592]
  404af4:	lsl	x1, x1, x0
  404af8:	ldr	x0, [sp, #536]
  404afc:	mov	w2, w0
  404b00:	mov	w0, #0x3d                  	// #61
  404b04:	sub	w0, w0, w2
  404b08:	ldr	x2, [sp, #584]
  404b0c:	lsr	x0, x2, x0
  404b10:	orr	x0, x1, x0
  404b14:	str	x0, [sp, #592]
  404b18:	ldr	x0, [sp, #536]
  404b1c:	add	w0, w0, #0x3
  404b20:	ldr	x1, [sp, #584]
  404b24:	lsl	x0, x1, x0
  404b28:	str	x0, [sp, #584]
  404b2c:	b	404b48 <ferror@plt+0x3878>
  404b30:	ldr	x0, [sp, #536]
  404b34:	sub	w0, w0, #0x3d
  404b38:	ldr	x1, [sp, #584]
  404b3c:	lsl	x0, x1, x0
  404b40:	str	x0, [sp, #592]
  404b44:	str	xzr, [sp, #584]
  404b48:	ldr	x1, [sp, #536]
  404b4c:	mov	x0, #0x3ffe                	// #16382
  404b50:	add	x0, x1, x0
  404b54:	ldr	x1, [sp, #568]
  404b58:	sub	x0, x1, x0
  404b5c:	str	x0, [sp, #568]
  404b60:	str	xzr, [sp, #576]
  404b64:	b	404bac <ferror@plt+0x38dc>
  404b68:	ldr	x1, [sp, #592]
  404b6c:	ldr	x0, [sp, #584]
  404b70:	orr	x0, x1, x0
  404b74:	cmp	x0, #0x0
  404b78:	b.ne	404b88 <ferror@plt+0x38b8>  // b.any
  404b7c:	mov	x0, #0x2                   	// #2
  404b80:	str	x0, [sp, #576]
  404b84:	b	404bac <ferror@plt+0x38dc>
  404b88:	mov	x0, #0x3                   	// #3
  404b8c:	str	x0, [sp, #576]
  404b90:	ldr	x0, [sp, #592]
  404b94:	and	x0, x0, #0x800000000000
  404b98:	cmp	x0, #0x0
  404b9c:	b.ne	404bac <ferror@plt+0x38dc>  // b.any
  404ba0:	ldr	w0, [sp, #564]
  404ba4:	orr	w0, w0, #0x1
  404ba8:	str	w0, [sp, #564]
  404bac:	nop
  404bb0:	ldr	q0, [sp, #16]
  404bb4:	str	q0, [sp, #64]
  404bb8:	ldr	x0, [sp, #64]
  404bbc:	str	x0, [sp, #616]
  404bc0:	ldr	x0, [sp, #72]
  404bc4:	ubfx	x0, x0, #0, #48
  404bc8:	str	x0, [sp, #624]
  404bcc:	ldrh	w0, [sp, #78]
  404bd0:	ubfx	x0, x0, #0, #15
  404bd4:	and	w0, w0, #0xffff
  404bd8:	and	x0, x0, #0xffff
  404bdc:	str	x0, [sp, #600]
  404be0:	ldrb	w0, [sp, #79]
  404be4:	ubfx	x0, x0, #7, #1
  404be8:	and	w0, w0, #0xff
  404bec:	and	x0, x0, #0xff
  404bf0:	str	x0, [sp, #384]
  404bf4:	ldr	x0, [sp, #600]
  404bf8:	cmp	x0, #0x0
  404bfc:	b.eq	404c58 <ferror@plt+0x3988>  // b.none
  404c00:	ldr	x1, [sp, #600]
  404c04:	mov	x0, #0x7fff                	// #32767
  404c08:	cmp	x1, x0
  404c0c:	b.eq	404d4c <ferror@plt+0x3a7c>  // b.none
  404c10:	ldr	x0, [sp, #624]
  404c14:	orr	x0, x0, #0x1000000000000
  404c18:	str	x0, [sp, #624]
  404c1c:	ldr	x0, [sp, #624]
  404c20:	lsl	x1, x0, #3
  404c24:	ldr	x0, [sp, #616]
  404c28:	lsr	x0, x0, #61
  404c2c:	orr	x0, x1, x0
  404c30:	str	x0, [sp, #624]
  404c34:	ldr	x0, [sp, #616]
  404c38:	lsl	x0, x0, #3
  404c3c:	str	x0, [sp, #616]
  404c40:	ldr	x1, [sp, #600]
  404c44:	mov	x0, #0xffffffffffffc001    	// #-16383
  404c48:	add	x0, x1, x0
  404c4c:	str	x0, [sp, #600]
  404c50:	str	xzr, [sp, #608]
  404c54:	b	404d90 <ferror@plt+0x3ac0>
  404c58:	ldr	x1, [sp, #624]
  404c5c:	ldr	x0, [sp, #616]
  404c60:	orr	x0, x1, x0
  404c64:	cmp	x0, #0x0
  404c68:	b.ne	404c78 <ferror@plt+0x39a8>  // b.any
  404c6c:	mov	x0, #0x1                   	// #1
  404c70:	str	x0, [sp, #608]
  404c74:	b	404d90 <ferror@plt+0x3ac0>
  404c78:	ldr	x0, [sp, #624]
  404c7c:	cmp	x0, #0x0
  404c80:	b.eq	404c98 <ferror@plt+0x39c8>  // b.none
  404c84:	ldr	x0, [sp, #624]
  404c88:	clz	x0, x0
  404c8c:	sxtw	x0, w0
  404c90:	str	x0, [sp, #528]
  404c94:	b	404cb4 <ferror@plt+0x39e4>
  404c98:	ldr	x0, [sp, #616]
  404c9c:	clz	x0, x0
  404ca0:	sxtw	x0, w0
  404ca4:	str	x0, [sp, #528]
  404ca8:	ldr	x0, [sp, #528]
  404cac:	add	x0, x0, #0x40
  404cb0:	str	x0, [sp, #528]
  404cb4:	ldr	x0, [sp, #528]
  404cb8:	sub	x0, x0, #0xf
  404cbc:	str	x0, [sp, #528]
  404cc0:	ldr	x0, [sp, #528]
  404cc4:	cmp	x0, #0x3c
  404cc8:	b.gt	404d14 <ferror@plt+0x3a44>
  404ccc:	ldr	x0, [sp, #528]
  404cd0:	add	w0, w0, #0x3
  404cd4:	ldr	x1, [sp, #624]
  404cd8:	lsl	x1, x1, x0
  404cdc:	ldr	x0, [sp, #528]
  404ce0:	mov	w2, w0
  404ce4:	mov	w0, #0x3d                  	// #61
  404ce8:	sub	w0, w0, w2
  404cec:	ldr	x2, [sp, #616]
  404cf0:	lsr	x0, x2, x0
  404cf4:	orr	x0, x1, x0
  404cf8:	str	x0, [sp, #624]
  404cfc:	ldr	x0, [sp, #528]
  404d00:	add	w0, w0, #0x3
  404d04:	ldr	x1, [sp, #616]
  404d08:	lsl	x0, x1, x0
  404d0c:	str	x0, [sp, #616]
  404d10:	b	404d2c <ferror@plt+0x3a5c>
  404d14:	ldr	x0, [sp, #528]
  404d18:	sub	w0, w0, #0x3d
  404d1c:	ldr	x1, [sp, #616]
  404d20:	lsl	x0, x1, x0
  404d24:	str	x0, [sp, #624]
  404d28:	str	xzr, [sp, #616]
  404d2c:	ldr	x1, [sp, #528]
  404d30:	mov	x0, #0x3ffe                	// #16382
  404d34:	add	x0, x1, x0
  404d38:	ldr	x1, [sp, #600]
  404d3c:	sub	x0, x1, x0
  404d40:	str	x0, [sp, #600]
  404d44:	str	xzr, [sp, #608]
  404d48:	b	404d90 <ferror@plt+0x3ac0>
  404d4c:	ldr	x1, [sp, #624]
  404d50:	ldr	x0, [sp, #616]
  404d54:	orr	x0, x1, x0
  404d58:	cmp	x0, #0x0
  404d5c:	b.ne	404d6c <ferror@plt+0x3a9c>  // b.any
  404d60:	mov	x0, #0x2                   	// #2
  404d64:	str	x0, [sp, #608]
  404d68:	b	404d90 <ferror@plt+0x3ac0>
  404d6c:	mov	x0, #0x3                   	// #3
  404d70:	str	x0, [sp, #608]
  404d74:	ldr	x0, [sp, #624]
  404d78:	and	x0, x0, #0x800000000000
  404d7c:	cmp	x0, #0x0
  404d80:	b.ne	404d90 <ferror@plt+0x3ac0>  // b.any
  404d84:	ldr	w0, [sp, #564]
  404d88:	orr	w0, w0, #0x1
  404d8c:	str	w0, [sp, #564]
  404d90:	nop
  404d94:	ldr	x1, [sp, #392]
  404d98:	ldr	x0, [sp, #384]
  404d9c:	eor	x0, x1, x0
  404da0:	str	x0, [sp, #648]
  404da4:	ldr	x1, [sp, #568]
  404da8:	ldr	x0, [sp, #600]
  404dac:	sub	x0, x1, x0
  404db0:	str	x0, [sp, #640]
  404db4:	ldr	x0, [sp, #576]
  404db8:	lsl	x1, x0, #2
  404dbc:	ldr	x0, [sp, #608]
  404dc0:	orr	x0, x1, x0
  404dc4:	cmp	x0, #0xf
  404dc8:	b.eq	405780 <ferror@plt+0x44b0>  // b.none
  404dcc:	cmp	x0, #0xf
  404dd0:	b.gt	405878 <ferror@plt+0x45a8>
  404dd4:	cmp	x0, #0xe
  404dd8:	b.gt	405878 <ferror@plt+0x45a8>
  404ddc:	cmp	x0, #0xc
  404de0:	b.ge	4057e0 <ferror@plt+0x4510>  // b.tcont
  404de4:	cmp	x0, #0xb
  404de8:	b.eq	405804 <ferror@plt+0x4534>  // b.none
  404dec:	cmp	x0, #0xb
  404df0:	b.gt	405878 <ferror@plt+0x45a8>
  404df4:	cmp	x0, #0xa
  404df8:	b.eq	40584c <ferror@plt+0x457c>  // b.none
  404dfc:	cmp	x0, #0xa
  404e00:	b.gt	405878 <ferror@plt+0x45a8>
  404e04:	cmp	x0, #0x9
  404e08:	b.gt	405878 <ferror@plt+0x45a8>
  404e0c:	cmp	x0, #0x8
  404e10:	b.ge	405840 <ferror@plt+0x4570>  // b.tcont
  404e14:	cmp	x0, #0x7
  404e18:	b.eq	405804 <ferror@plt+0x4534>  // b.none
  404e1c:	cmp	x0, #0x7
  404e20:	b.gt	405878 <ferror@plt+0x45a8>
  404e24:	cmp	x0, #0x6
  404e28:	b.eq	405828 <ferror@plt+0x4558>  // b.none
  404e2c:	cmp	x0, #0x6
  404e30:	b.gt	405878 <ferror@plt+0x45a8>
  404e34:	cmp	x0, #0x5
  404e38:	b.eq	40584c <ferror@plt+0x457c>  // b.none
  404e3c:	cmp	x0, #0x5
  404e40:	b.gt	405878 <ferror@plt+0x45a8>
  404e44:	cmp	x0, #0x4
  404e48:	b.eq	405828 <ferror@plt+0x4558>  // b.none
  404e4c:	cmp	x0, #0x4
  404e50:	b.gt	405878 <ferror@plt+0x45a8>
  404e54:	cmp	x0, #0x3
  404e58:	b.eq	405804 <ferror@plt+0x4534>  // b.none
  404e5c:	cmp	x0, #0x3
  404e60:	b.gt	405878 <ferror@plt+0x45a8>
  404e64:	cmp	x0, #0x2
  404e68:	b.eq	405828 <ferror@plt+0x4558>  // b.none
  404e6c:	cmp	x0, #0x2
  404e70:	b.gt	405878 <ferror@plt+0x45a8>
  404e74:	cmp	x0, #0x0
  404e78:	b.eq	404e88 <ferror@plt+0x3bb8>  // b.none
  404e7c:	cmp	x0, #0x1
  404e80:	b.eq	405834 <ferror@plt+0x4564>  // b.none
  404e84:	b	405878 <ferror@plt+0x45a8>
  404e88:	str	xzr, [sp, #632]
  404e8c:	ldr	x1, [sp, #592]
  404e90:	ldr	x0, [sp, #624]
  404e94:	cmp	x1, x0
  404e98:	b.hi	404ebc <ferror@plt+0x3bec>  // b.pmore
  404e9c:	ldr	x1, [sp, #592]
  404ea0:	ldr	x0, [sp, #624]
  404ea4:	cmp	x1, x0
  404ea8:	b.ne	404ef0 <ferror@plt+0x3c20>  // b.any
  404eac:	ldr	x1, [sp, #584]
  404eb0:	ldr	x0, [sp, #616]
  404eb4:	cmp	x1, x0
  404eb8:	b.cc	404ef0 <ferror@plt+0x3c20>  // b.lo, b.ul, b.last
  404ebc:	ldr	x0, [sp, #592]
  404ec0:	lsr	x0, x0, #1
  404ec4:	str	x0, [sp, #520]
  404ec8:	ldr	x0, [sp, #592]
  404ecc:	lsl	x1, x0, #63
  404ed0:	ldr	x0, [sp, #584]
  404ed4:	lsr	x0, x0, #1
  404ed8:	orr	x0, x1, x0
  404edc:	str	x0, [sp, #512]
  404ee0:	ldr	x0, [sp, #584]
  404ee4:	lsl	x0, x0, #63
  404ee8:	str	x0, [sp, #504]
  404eec:	b	404f10 <ferror@plt+0x3c40>
  404ef0:	ldr	x0, [sp, #640]
  404ef4:	sub	x0, x0, #0x1
  404ef8:	str	x0, [sp, #640]
  404efc:	ldr	x0, [sp, #592]
  404f00:	str	x0, [sp, #520]
  404f04:	ldr	x0, [sp, #584]
  404f08:	str	x0, [sp, #512]
  404f0c:	str	xzr, [sp, #504]
  404f10:	ldr	x0, [sp, #624]
  404f14:	lsl	x1, x0, #12
  404f18:	ldr	x0, [sp, #616]
  404f1c:	lsr	x0, x0, #52
  404f20:	orr	x0, x1, x0
  404f24:	str	x0, [sp, #624]
  404f28:	ldr	x0, [sp, #616]
  404f2c:	lsl	x0, x0, #12
  404f30:	str	x0, [sp, #616]
  404f34:	ldr	x0, [sp, #624]
  404f38:	lsr	x0, x0, #32
  404f3c:	str	x0, [sp, #376]
  404f40:	ldr	x0, [sp, #624]
  404f44:	and	x0, x0, #0xffffffff
  404f48:	str	x0, [sp, #368]
  404f4c:	ldr	x0, [sp, #520]
  404f50:	ldr	x1, [sp, #376]
  404f54:	udiv	x2, x0, x1
  404f58:	ldr	x1, [sp, #376]
  404f5c:	mul	x1, x2, x1
  404f60:	sub	x0, x0, x1
  404f64:	str	x0, [sp, #464]
  404f68:	ldr	x1, [sp, #520]
  404f6c:	ldr	x0, [sp, #376]
  404f70:	udiv	x0, x1, x0
  404f74:	str	x0, [sp, #480]
  404f78:	ldr	x1, [sp, #480]
  404f7c:	ldr	x0, [sp, #368]
  404f80:	mul	x0, x1, x0
  404f84:	str	x0, [sp, #360]
  404f88:	ldr	x0, [sp, #464]
  404f8c:	lsl	x1, x0, #32
  404f90:	ldr	x0, [sp, #512]
  404f94:	lsr	x0, x0, #32
  404f98:	orr	x0, x1, x0
  404f9c:	str	x0, [sp, #464]
  404fa0:	ldr	x1, [sp, #464]
  404fa4:	ldr	x0, [sp, #360]
  404fa8:	cmp	x1, x0
  404fac:	b.cs	405008 <ferror@plt+0x3d38>  // b.hs, b.nlast
  404fb0:	ldr	x0, [sp, #480]
  404fb4:	sub	x0, x0, #0x1
  404fb8:	str	x0, [sp, #480]
  404fbc:	ldr	x1, [sp, #464]
  404fc0:	ldr	x0, [sp, #624]
  404fc4:	add	x0, x1, x0
  404fc8:	str	x0, [sp, #464]
  404fcc:	ldr	x1, [sp, #464]
  404fd0:	ldr	x0, [sp, #624]
  404fd4:	cmp	x1, x0
  404fd8:	b.cc	405008 <ferror@plt+0x3d38>  // b.lo, b.ul, b.last
  404fdc:	ldr	x1, [sp, #464]
  404fe0:	ldr	x0, [sp, #360]
  404fe4:	cmp	x1, x0
  404fe8:	b.cs	405008 <ferror@plt+0x3d38>  // b.hs, b.nlast
  404fec:	ldr	x0, [sp, #480]
  404ff0:	sub	x0, x0, #0x1
  404ff4:	str	x0, [sp, #480]
  404ff8:	ldr	x1, [sp, #464]
  404ffc:	ldr	x0, [sp, #624]
  405000:	add	x0, x1, x0
  405004:	str	x0, [sp, #464]
  405008:	ldr	x1, [sp, #464]
  40500c:	ldr	x0, [sp, #360]
  405010:	sub	x0, x1, x0
  405014:	str	x0, [sp, #464]
  405018:	ldr	x0, [sp, #464]
  40501c:	ldr	x1, [sp, #376]
  405020:	udiv	x2, x0, x1
  405024:	ldr	x1, [sp, #376]
  405028:	mul	x1, x2, x1
  40502c:	sub	x0, x0, x1
  405030:	str	x0, [sp, #456]
  405034:	ldr	x1, [sp, #464]
  405038:	ldr	x0, [sp, #376]
  40503c:	udiv	x0, x1, x0
  405040:	str	x0, [sp, #472]
  405044:	ldr	x1, [sp, #472]
  405048:	ldr	x0, [sp, #368]
  40504c:	mul	x0, x1, x0
  405050:	str	x0, [sp, #360]
  405054:	ldr	x0, [sp, #456]
  405058:	lsl	x1, x0, #32
  40505c:	ldr	x0, [sp, #512]
  405060:	and	x0, x0, #0xffffffff
  405064:	orr	x0, x1, x0
  405068:	str	x0, [sp, #456]
  40506c:	ldr	x1, [sp, #456]
  405070:	ldr	x0, [sp, #360]
  405074:	cmp	x1, x0
  405078:	b.cs	4050d4 <ferror@plt+0x3e04>  // b.hs, b.nlast
  40507c:	ldr	x0, [sp, #472]
  405080:	sub	x0, x0, #0x1
  405084:	str	x0, [sp, #472]
  405088:	ldr	x1, [sp, #456]
  40508c:	ldr	x0, [sp, #624]
  405090:	add	x0, x1, x0
  405094:	str	x0, [sp, #456]
  405098:	ldr	x1, [sp, #456]
  40509c:	ldr	x0, [sp, #624]
  4050a0:	cmp	x1, x0
  4050a4:	b.cc	4050d4 <ferror@plt+0x3e04>  // b.lo, b.ul, b.last
  4050a8:	ldr	x1, [sp, #456]
  4050ac:	ldr	x0, [sp, #360]
  4050b0:	cmp	x1, x0
  4050b4:	b.cs	4050d4 <ferror@plt+0x3e04>  // b.hs, b.nlast
  4050b8:	ldr	x0, [sp, #472]
  4050bc:	sub	x0, x0, #0x1
  4050c0:	str	x0, [sp, #472]
  4050c4:	ldr	x1, [sp, #456]
  4050c8:	ldr	x0, [sp, #624]
  4050cc:	add	x0, x1, x0
  4050d0:	str	x0, [sp, #456]
  4050d4:	ldr	x1, [sp, #456]
  4050d8:	ldr	x0, [sp, #360]
  4050dc:	sub	x0, x1, x0
  4050e0:	str	x0, [sp, #456]
  4050e4:	ldr	x0, [sp, #480]
  4050e8:	lsl	x0, x0, #32
  4050ec:	ldr	x1, [sp, #472]
  4050f0:	orr	x0, x1, x0
  4050f4:	str	x0, [sp, #544]
  4050f8:	ldr	x0, [sp, #456]
  4050fc:	str	x0, [sp, #496]
  405100:	ldr	x0, [sp, #544]
  405104:	str	w0, [sp, #356]
  405108:	ldr	x0, [sp, #544]
  40510c:	lsr	x0, x0, #32
  405110:	str	w0, [sp, #352]
  405114:	ldr	x0, [sp, #616]
  405118:	str	w0, [sp, #348]
  40511c:	ldr	x0, [sp, #616]
  405120:	lsr	x0, x0, #32
  405124:	str	w0, [sp, #344]
  405128:	ldr	w1, [sp, #356]
  40512c:	ldr	w0, [sp, #348]
  405130:	mul	x0, x1, x0
  405134:	str	x0, [sp, #336]
  405138:	ldr	w1, [sp, #356]
  40513c:	ldr	w0, [sp, #344]
  405140:	mul	x0, x1, x0
  405144:	str	x0, [sp, #328]
  405148:	ldr	w1, [sp, #352]
  40514c:	ldr	w0, [sp, #348]
  405150:	mul	x0, x1, x0
  405154:	str	x0, [sp, #320]
  405158:	ldr	w1, [sp, #352]
  40515c:	ldr	w0, [sp, #344]
  405160:	mul	x0, x1, x0
  405164:	str	x0, [sp, #448]
  405168:	ldr	x0, [sp, #336]
  40516c:	lsr	x0, x0, #32
  405170:	ldr	x1, [sp, #328]
  405174:	add	x0, x1, x0
  405178:	str	x0, [sp, #328]
  40517c:	ldr	x1, [sp, #328]
  405180:	ldr	x0, [sp, #320]
  405184:	add	x0, x1, x0
  405188:	str	x0, [sp, #328]
  40518c:	ldr	x1, [sp, #328]
  405190:	ldr	x0, [sp, #320]
  405194:	cmp	x1, x0
  405198:	b.cs	4051ac <ferror@plt+0x3edc>  // b.hs, b.nlast
  40519c:	ldr	x1, [sp, #448]
  4051a0:	mov	x0, #0x100000000           	// #4294967296
  4051a4:	add	x0, x1, x0
  4051a8:	str	x0, [sp, #448]
  4051ac:	ldr	x0, [sp, #328]
  4051b0:	lsr	x0, x0, #32
  4051b4:	ldr	x1, [sp, #448]
  4051b8:	add	x0, x1, x0
  4051bc:	str	x0, [sp, #312]
  4051c0:	ldr	x0, [sp, #328]
  4051c4:	and	x0, x0, #0xffffffff
  4051c8:	lsl	x1, x0, #32
  4051cc:	ldr	x0, [sp, #336]
  4051d0:	and	x0, x0, #0xffffffff
  4051d4:	add	x0, x1, x0
  4051d8:	str	x0, [sp, #304]
  4051dc:	ldr	x0, [sp, #504]
  4051e0:	str	x0, [sp, #488]
  4051e4:	ldr	x1, [sp, #312]
  4051e8:	ldr	x0, [sp, #496]
  4051ec:	cmp	x1, x0
  4051f0:	b.hi	405214 <ferror@plt+0x3f44>  // b.pmore
  4051f4:	ldr	x1, [sp, #312]
  4051f8:	ldr	x0, [sp, #496]
  4051fc:	cmp	x1, x0
  405200:	b.ne	405314 <ferror@plt+0x4044>  // b.any
  405204:	ldr	x1, [sp, #304]
  405208:	ldr	x0, [sp, #488]
  40520c:	cmp	x1, x0
  405210:	b.ls	405314 <ferror@plt+0x4044>  // b.plast
  405214:	ldr	x0, [sp, #544]
  405218:	sub	x0, x0, #0x1
  40521c:	str	x0, [sp, #544]
  405220:	ldr	x1, [sp, #616]
  405224:	ldr	x0, [sp, #488]
  405228:	add	x0, x1, x0
  40522c:	str	x0, [sp, #296]
  405230:	ldr	x1, [sp, #624]
  405234:	ldr	x0, [sp, #496]
  405238:	add	x1, x1, x0
  40523c:	ldr	x2, [sp, #296]
  405240:	ldr	x0, [sp, #616]
  405244:	cmp	x2, x0
  405248:	cset	w0, cc  // cc = lo, ul, last
  40524c:	and	w0, w0, #0xff
  405250:	and	x0, x0, #0xff
  405254:	add	x0, x1, x0
  405258:	str	x0, [sp, #496]
  40525c:	ldr	x0, [sp, #296]
  405260:	str	x0, [sp, #488]
  405264:	ldr	x1, [sp, #496]
  405268:	ldr	x0, [sp, #624]
  40526c:	cmp	x1, x0
  405270:	b.hi	405294 <ferror@plt+0x3fc4>  // b.pmore
  405274:	ldr	x1, [sp, #496]
  405278:	ldr	x0, [sp, #624]
  40527c:	cmp	x1, x0
  405280:	b.ne	405314 <ferror@plt+0x4044>  // b.any
  405284:	ldr	x1, [sp, #488]
  405288:	ldr	x0, [sp, #616]
  40528c:	cmp	x1, x0
  405290:	b.cc	405314 <ferror@plt+0x4044>  // b.lo, b.ul, b.last
  405294:	ldr	x1, [sp, #312]
  405298:	ldr	x0, [sp, #496]
  40529c:	cmp	x1, x0
  4052a0:	b.hi	4052c4 <ferror@plt+0x3ff4>  // b.pmore
  4052a4:	ldr	x1, [sp, #312]
  4052a8:	ldr	x0, [sp, #496]
  4052ac:	cmp	x1, x0
  4052b0:	b.ne	405314 <ferror@plt+0x4044>  // b.any
  4052b4:	ldr	x1, [sp, #304]
  4052b8:	ldr	x0, [sp, #488]
  4052bc:	cmp	x1, x0
  4052c0:	b.ls	405314 <ferror@plt+0x4044>  // b.plast
  4052c4:	ldr	x0, [sp, #544]
  4052c8:	sub	x0, x0, #0x1
  4052cc:	str	x0, [sp, #544]
  4052d0:	ldr	x1, [sp, #616]
  4052d4:	ldr	x0, [sp, #488]
  4052d8:	add	x0, x1, x0
  4052dc:	str	x0, [sp, #288]
  4052e0:	ldr	x1, [sp, #624]
  4052e4:	ldr	x0, [sp, #496]
  4052e8:	add	x1, x1, x0
  4052ec:	ldr	x2, [sp, #288]
  4052f0:	ldr	x0, [sp, #616]
  4052f4:	cmp	x2, x0
  4052f8:	cset	w0, cc  // cc = lo, ul, last
  4052fc:	and	w0, w0, #0xff
  405300:	and	x0, x0, #0xff
  405304:	add	x0, x1, x0
  405308:	str	x0, [sp, #496]
  40530c:	ldr	x0, [sp, #288]
  405310:	str	x0, [sp, #488]
  405314:	ldr	x1, [sp, #488]
  405318:	ldr	x0, [sp, #304]
  40531c:	sub	x0, x1, x0
  405320:	str	x0, [sp, #280]
  405324:	ldr	x1, [sp, #496]
  405328:	ldr	x0, [sp, #312]
  40532c:	sub	x1, x1, x0
  405330:	ldr	x2, [sp, #280]
  405334:	ldr	x0, [sp, #488]
  405338:	cmp	x2, x0
  40533c:	cset	w0, hi  // hi = pmore
  405340:	and	w0, w0, #0xff
  405344:	and	x0, x0, #0xff
  405348:	sub	x0, x1, x0
  40534c:	str	x0, [sp, #496]
  405350:	ldr	x0, [sp, #280]
  405354:	str	x0, [sp, #488]
  405358:	ldr	x1, [sp, #496]
  40535c:	ldr	x0, [sp, #624]
  405360:	cmp	x1, x0
  405364:	b.ne	405374 <ferror@plt+0x40a4>  // b.any
  405368:	mov	x0, #0xffffffffffffffff    	// #-1
  40536c:	str	x0, [sp, #552]
  405370:	b	405878 <ferror@plt+0x45a8>
  405374:	ldr	x0, [sp, #624]
  405378:	lsr	x0, x0, #32
  40537c:	str	x0, [sp, #272]
  405380:	ldr	x0, [sp, #624]
  405384:	and	x0, x0, #0xffffffff
  405388:	str	x0, [sp, #264]
  40538c:	ldr	x0, [sp, #496]
  405390:	ldr	x1, [sp, #272]
  405394:	udiv	x2, x0, x1
  405398:	ldr	x1, [sp, #272]
  40539c:	mul	x1, x2, x1
  4053a0:	sub	x0, x0, x1
  4053a4:	str	x0, [sp, #424]
  4053a8:	ldr	x1, [sp, #496]
  4053ac:	ldr	x0, [sp, #272]
  4053b0:	udiv	x0, x1, x0
  4053b4:	str	x0, [sp, #440]
  4053b8:	ldr	x1, [sp, #440]
  4053bc:	ldr	x0, [sp, #264]
  4053c0:	mul	x0, x1, x0
  4053c4:	str	x0, [sp, #256]
  4053c8:	ldr	x0, [sp, #424]
  4053cc:	lsl	x1, x0, #32
  4053d0:	ldr	x0, [sp, #488]
  4053d4:	lsr	x0, x0, #32
  4053d8:	orr	x0, x1, x0
  4053dc:	str	x0, [sp, #424]
  4053e0:	ldr	x1, [sp, #424]
  4053e4:	ldr	x0, [sp, #256]
  4053e8:	cmp	x1, x0
  4053ec:	b.cs	405448 <ferror@plt+0x4178>  // b.hs, b.nlast
  4053f0:	ldr	x0, [sp, #440]
  4053f4:	sub	x0, x0, #0x1
  4053f8:	str	x0, [sp, #440]
  4053fc:	ldr	x1, [sp, #424]
  405400:	ldr	x0, [sp, #624]
  405404:	add	x0, x1, x0
  405408:	str	x0, [sp, #424]
  40540c:	ldr	x1, [sp, #424]
  405410:	ldr	x0, [sp, #624]
  405414:	cmp	x1, x0
  405418:	b.cc	405448 <ferror@plt+0x4178>  // b.lo, b.ul, b.last
  40541c:	ldr	x1, [sp, #424]
  405420:	ldr	x0, [sp, #256]
  405424:	cmp	x1, x0
  405428:	b.cs	405448 <ferror@plt+0x4178>  // b.hs, b.nlast
  40542c:	ldr	x0, [sp, #440]
  405430:	sub	x0, x0, #0x1
  405434:	str	x0, [sp, #440]
  405438:	ldr	x1, [sp, #424]
  40543c:	ldr	x0, [sp, #624]
  405440:	add	x0, x1, x0
  405444:	str	x0, [sp, #424]
  405448:	ldr	x1, [sp, #424]
  40544c:	ldr	x0, [sp, #256]
  405450:	sub	x0, x1, x0
  405454:	str	x0, [sp, #424]
  405458:	ldr	x0, [sp, #424]
  40545c:	ldr	x1, [sp, #272]
  405460:	udiv	x2, x0, x1
  405464:	ldr	x1, [sp, #272]
  405468:	mul	x1, x2, x1
  40546c:	sub	x0, x0, x1
  405470:	str	x0, [sp, #416]
  405474:	ldr	x1, [sp, #424]
  405478:	ldr	x0, [sp, #272]
  40547c:	udiv	x0, x1, x0
  405480:	str	x0, [sp, #432]
  405484:	ldr	x1, [sp, #432]
  405488:	ldr	x0, [sp, #264]
  40548c:	mul	x0, x1, x0
  405490:	str	x0, [sp, #256]
  405494:	ldr	x0, [sp, #416]
  405498:	lsl	x1, x0, #32
  40549c:	ldr	x0, [sp, #488]
  4054a0:	and	x0, x0, #0xffffffff
  4054a4:	orr	x0, x1, x0
  4054a8:	str	x0, [sp, #416]
  4054ac:	ldr	x1, [sp, #416]
  4054b0:	ldr	x0, [sp, #256]
  4054b4:	cmp	x1, x0
  4054b8:	b.cs	405514 <ferror@plt+0x4244>  // b.hs, b.nlast
  4054bc:	ldr	x0, [sp, #432]
  4054c0:	sub	x0, x0, #0x1
  4054c4:	str	x0, [sp, #432]
  4054c8:	ldr	x1, [sp, #416]
  4054cc:	ldr	x0, [sp, #624]
  4054d0:	add	x0, x1, x0
  4054d4:	str	x0, [sp, #416]
  4054d8:	ldr	x1, [sp, #416]
  4054dc:	ldr	x0, [sp, #624]
  4054e0:	cmp	x1, x0
  4054e4:	b.cc	405514 <ferror@plt+0x4244>  // b.lo, b.ul, b.last
  4054e8:	ldr	x1, [sp, #416]
  4054ec:	ldr	x0, [sp, #256]
  4054f0:	cmp	x1, x0
  4054f4:	b.cs	405514 <ferror@plt+0x4244>  // b.hs, b.nlast
  4054f8:	ldr	x0, [sp, #432]
  4054fc:	sub	x0, x0, #0x1
  405500:	str	x0, [sp, #432]
  405504:	ldr	x1, [sp, #416]
  405508:	ldr	x0, [sp, #624]
  40550c:	add	x0, x1, x0
  405510:	str	x0, [sp, #416]
  405514:	ldr	x1, [sp, #416]
  405518:	ldr	x0, [sp, #256]
  40551c:	sub	x0, x1, x0
  405520:	str	x0, [sp, #416]
  405524:	ldr	x0, [sp, #440]
  405528:	lsl	x0, x0, #32
  40552c:	ldr	x1, [sp, #432]
  405530:	orr	x0, x1, x0
  405534:	str	x0, [sp, #552]
  405538:	ldr	x0, [sp, #416]
  40553c:	str	x0, [sp, #496]
  405540:	ldr	x0, [sp, #552]
  405544:	str	w0, [sp, #252]
  405548:	ldr	x0, [sp, #552]
  40554c:	lsr	x0, x0, #32
  405550:	str	w0, [sp, #248]
  405554:	ldr	x0, [sp, #616]
  405558:	str	w0, [sp, #244]
  40555c:	ldr	x0, [sp, #616]
  405560:	lsr	x0, x0, #32
  405564:	str	w0, [sp, #240]
  405568:	ldr	w1, [sp, #252]
  40556c:	ldr	w0, [sp, #244]
  405570:	mul	x0, x1, x0
  405574:	str	x0, [sp, #232]
  405578:	ldr	w1, [sp, #252]
  40557c:	ldr	w0, [sp, #240]
  405580:	mul	x0, x1, x0
  405584:	str	x0, [sp, #224]
  405588:	ldr	w1, [sp, #248]
  40558c:	ldr	w0, [sp, #244]
  405590:	mul	x0, x1, x0
  405594:	str	x0, [sp, #216]
  405598:	ldr	w1, [sp, #248]
  40559c:	ldr	w0, [sp, #240]
  4055a0:	mul	x0, x1, x0
  4055a4:	str	x0, [sp, #408]
  4055a8:	ldr	x0, [sp, #232]
  4055ac:	lsr	x0, x0, #32
  4055b0:	ldr	x1, [sp, #224]
  4055b4:	add	x0, x1, x0
  4055b8:	str	x0, [sp, #224]
  4055bc:	ldr	x1, [sp, #224]
  4055c0:	ldr	x0, [sp, #216]
  4055c4:	add	x0, x1, x0
  4055c8:	str	x0, [sp, #224]
  4055cc:	ldr	x1, [sp, #224]
  4055d0:	ldr	x0, [sp, #216]
  4055d4:	cmp	x1, x0
  4055d8:	b.cs	4055ec <ferror@plt+0x431c>  // b.hs, b.nlast
  4055dc:	ldr	x1, [sp, #408]
  4055e0:	mov	x0, #0x100000000           	// #4294967296
  4055e4:	add	x0, x1, x0
  4055e8:	str	x0, [sp, #408]
  4055ec:	ldr	x0, [sp, #224]
  4055f0:	lsr	x0, x0, #32
  4055f4:	ldr	x1, [sp, #408]
  4055f8:	add	x0, x1, x0
  4055fc:	str	x0, [sp, #312]
  405600:	ldr	x0, [sp, #224]
  405604:	and	x0, x0, #0xffffffff
  405608:	lsl	x1, x0, #32
  40560c:	ldr	x0, [sp, #232]
  405610:	and	x0, x0, #0xffffffff
  405614:	add	x0, x1, x0
  405618:	str	x0, [sp, #304]
  40561c:	str	xzr, [sp, #488]
  405620:	ldr	x1, [sp, #312]
  405624:	ldr	x0, [sp, #496]
  405628:	cmp	x1, x0
  40562c:	b.hi	405650 <ferror@plt+0x4380>  // b.pmore
  405630:	ldr	x1, [sp, #312]
  405634:	ldr	x0, [sp, #496]
  405638:	cmp	x1, x0
  40563c:	b.ne	405750 <ferror@plt+0x4480>  // b.any
  405640:	ldr	x1, [sp, #304]
  405644:	ldr	x0, [sp, #488]
  405648:	cmp	x1, x0
  40564c:	b.ls	405750 <ferror@plt+0x4480>  // b.plast
  405650:	ldr	x0, [sp, #552]
  405654:	sub	x0, x0, #0x1
  405658:	str	x0, [sp, #552]
  40565c:	ldr	x1, [sp, #616]
  405660:	ldr	x0, [sp, #488]
  405664:	add	x0, x1, x0
  405668:	str	x0, [sp, #208]
  40566c:	ldr	x1, [sp, #624]
  405670:	ldr	x0, [sp, #496]
  405674:	add	x1, x1, x0
  405678:	ldr	x2, [sp, #208]
  40567c:	ldr	x0, [sp, #616]
  405680:	cmp	x2, x0
  405684:	cset	w0, cc  // cc = lo, ul, last
  405688:	and	w0, w0, #0xff
  40568c:	and	x0, x0, #0xff
  405690:	add	x0, x1, x0
  405694:	str	x0, [sp, #496]
  405698:	ldr	x0, [sp, #208]
  40569c:	str	x0, [sp, #488]
  4056a0:	ldr	x1, [sp, #496]
  4056a4:	ldr	x0, [sp, #624]
  4056a8:	cmp	x1, x0
  4056ac:	b.hi	4056d0 <ferror@plt+0x4400>  // b.pmore
  4056b0:	ldr	x1, [sp, #496]
  4056b4:	ldr	x0, [sp, #624]
  4056b8:	cmp	x1, x0
  4056bc:	b.ne	405750 <ferror@plt+0x4480>  // b.any
  4056c0:	ldr	x1, [sp, #488]
  4056c4:	ldr	x0, [sp, #616]
  4056c8:	cmp	x1, x0
  4056cc:	b.cc	405750 <ferror@plt+0x4480>  // b.lo, b.ul, b.last
  4056d0:	ldr	x1, [sp, #312]
  4056d4:	ldr	x0, [sp, #496]
  4056d8:	cmp	x1, x0
  4056dc:	b.hi	405700 <ferror@plt+0x4430>  // b.pmore
  4056e0:	ldr	x1, [sp, #312]
  4056e4:	ldr	x0, [sp, #496]
  4056e8:	cmp	x1, x0
  4056ec:	b.ne	405750 <ferror@plt+0x4480>  // b.any
  4056f0:	ldr	x1, [sp, #304]
  4056f4:	ldr	x0, [sp, #488]
  4056f8:	cmp	x1, x0
  4056fc:	b.ls	405750 <ferror@plt+0x4480>  // b.plast
  405700:	ldr	x0, [sp, #552]
  405704:	sub	x0, x0, #0x1
  405708:	str	x0, [sp, #552]
  40570c:	ldr	x1, [sp, #616]
  405710:	ldr	x0, [sp, #488]
  405714:	add	x0, x1, x0
  405718:	str	x0, [sp, #200]
  40571c:	ldr	x1, [sp, #624]
  405720:	ldr	x0, [sp, #496]
  405724:	add	x1, x1, x0
  405728:	ldr	x2, [sp, #200]
  40572c:	ldr	x0, [sp, #616]
  405730:	cmp	x2, x0
  405734:	cset	w0, cc  // cc = lo, ul, last
  405738:	and	w0, w0, #0xff
  40573c:	and	x0, x0, #0xff
  405740:	add	x0, x1, x0
  405744:	str	x0, [sp, #496]
  405748:	ldr	x0, [sp, #200]
  40574c:	str	x0, [sp, #488]
  405750:	ldr	x1, [sp, #496]
  405754:	ldr	x0, [sp, #312]
  405758:	cmp	x1, x0
  40575c:	b.ne	405770 <ferror@plt+0x44a0>  // b.any
  405760:	ldr	x1, [sp, #488]
  405764:	ldr	x0, [sp, #304]
  405768:	cmp	x1, x0
  40576c:	b.eq	405878 <ferror@plt+0x45a8>  // b.none
  405770:	ldr	x0, [sp, #552]
  405774:	orr	x0, x0, #0x1
  405778:	str	x0, [sp, #552]
  40577c:	b	405878 <ferror@plt+0x45a8>
  405780:	ldr	x0, [sp, #592]
  405784:	and	x0, x0, #0x800000000000
  405788:	cmp	x0, #0x0
  40578c:	b.eq	4057bc <ferror@plt+0x44ec>  // b.none
  405790:	ldr	x0, [sp, #624]
  405794:	and	x0, x0, #0x800000000000
  405798:	cmp	x0, #0x0
  40579c:	b.ne	4057bc <ferror@plt+0x44ec>  // b.any
  4057a0:	ldr	x0, [sp, #384]
  4057a4:	str	x0, [sp, #648]
  4057a8:	ldr	x0, [sp, #616]
  4057ac:	str	x0, [sp, #552]
  4057b0:	ldr	x0, [sp, #624]
  4057b4:	str	x0, [sp, #544]
  4057b8:	b	4057d4 <ferror@plt+0x4504>
  4057bc:	ldr	x0, [sp, #392]
  4057c0:	str	x0, [sp, #648]
  4057c4:	ldr	x0, [sp, #584]
  4057c8:	str	x0, [sp, #552]
  4057cc:	ldr	x0, [sp, #592]
  4057d0:	str	x0, [sp, #544]
  4057d4:	mov	x0, #0x3                   	// #3
  4057d8:	str	x0, [sp, #632]
  4057dc:	b	405878 <ferror@plt+0x45a8>
  4057e0:	ldr	x0, [sp, #392]
  4057e4:	str	x0, [sp, #648]
  4057e8:	ldr	x0, [sp, #584]
  4057ec:	str	x0, [sp, #552]
  4057f0:	ldr	x0, [sp, #592]
  4057f4:	str	x0, [sp, #544]
  4057f8:	ldr	x0, [sp, #576]
  4057fc:	str	x0, [sp, #632]
  405800:	b	405878 <ferror@plt+0x45a8>
  405804:	ldr	x0, [sp, #384]
  405808:	str	x0, [sp, #648]
  40580c:	ldr	x0, [sp, #616]
  405810:	str	x0, [sp, #552]
  405814:	ldr	x0, [sp, #624]
  405818:	str	x0, [sp, #544]
  40581c:	ldr	x0, [sp, #608]
  405820:	str	x0, [sp, #632]
  405824:	b	405878 <ferror@plt+0x45a8>
  405828:	mov	x0, #0x1                   	// #1
  40582c:	str	x0, [sp, #632]
  405830:	b	405878 <ferror@plt+0x45a8>
  405834:	ldr	w0, [sp, #564]
  405838:	orr	w0, w0, #0x2
  40583c:	str	w0, [sp, #564]
  405840:	mov	x0, #0x2                   	// #2
  405844:	str	x0, [sp, #632]
  405848:	b	405878 <ferror@plt+0x45a8>
  40584c:	str	xzr, [sp, #648]
  405850:	mov	x0, #0x3                   	// #3
  405854:	str	x0, [sp, #632]
  405858:	mov	x0, #0xffffffffffffffff    	// #-1
  40585c:	str	x0, [sp, #552]
  405860:	mov	x0, #0xffffffffffff        	// #281474976710655
  405864:	str	x0, [sp, #544]
  405868:	ldr	w0, [sp, #564]
  40586c:	orr	w0, w0, #0x1
  405870:	str	w0, [sp, #564]
  405874:	b	405878 <ferror@plt+0x45a8>
  405878:	nop
  40587c:	ldr	x0, [sp, #632]
  405880:	cmp	x0, #0x3
  405884:	b.eq	406018 <ferror@plt+0x4d48>  // b.none
  405888:	ldr	x0, [sp, #632]
  40588c:	cmp	x0, #0x3
  405890:	b.gt	406030 <ferror@plt+0x4d60>
  405894:	ldr	x0, [sp, #632]
  405898:	cmp	x0, #0x2
  40589c:	b.eq	406004 <ferror@plt+0x4d34>  // b.none
  4058a0:	ldr	x0, [sp, #632]
  4058a4:	cmp	x0, #0x2
  4058a8:	b.gt	406030 <ferror@plt+0x4d60>
  4058ac:	ldr	x0, [sp, #632]
  4058b0:	cmp	x0, #0x0
  4058b4:	b.eq	4058c8 <ferror@plt+0x45f8>  // b.none
  4058b8:	ldr	x0, [sp, #632]
  4058bc:	cmp	x0, #0x1
  4058c0:	b.eq	405ff4 <ferror@plt+0x4d24>  // b.none
  4058c4:	b	406030 <ferror@plt+0x4d60>
  4058c8:	ldr	x1, [sp, #640]
  4058cc:	mov	x0, #0x3fff                	// #16383
  4058d0:	add	x0, x1, x0
  4058d4:	str	x0, [sp, #640]
  4058d8:	ldr	x0, [sp, #640]
  4058dc:	cmp	x0, #0x0
  4058e0:	b.le	405b5c <ferror@plt+0x488c>
  4058e4:	ldr	x0, [sp, #552]
  4058e8:	and	x0, x0, #0x7
  4058ec:	cmp	x0, #0x0
  4058f0:	b.eq	405a38 <ferror@plt+0x4768>  // b.none
  4058f4:	ldr	w0, [sp, #564]
  4058f8:	orr	w0, w0, #0x10
  4058fc:	str	w0, [sp, #564]
  405900:	ldr	x0, [sp, #400]
  405904:	and	x0, x0, #0xc00000
  405908:	cmp	x0, #0xc00, lsl #12
  40590c:	b.eq	405a40 <ferror@plt+0x4770>  // b.none
  405910:	cmp	x0, #0xc00, lsl #12
  405914:	b.hi	405a44 <ferror@plt+0x4774>  // b.pmore
  405918:	cmp	x0, #0x800, lsl #12
  40591c:	b.eq	4059e0 <ferror@plt+0x4710>  // b.none
  405920:	cmp	x0, #0x800, lsl #12
  405924:	b.hi	405a44 <ferror@plt+0x4774>  // b.pmore
  405928:	cmp	x0, #0x0
  40592c:	b.eq	40593c <ferror@plt+0x466c>  // b.none
  405930:	cmp	x0, #0x400, lsl #12
  405934:	b.eq	405988 <ferror@plt+0x46b8>  // b.none
  405938:	b	405a44 <ferror@plt+0x4774>
  40593c:	ldr	x0, [sp, #552]
  405940:	and	x0, x0, #0xf
  405944:	cmp	x0, #0x4
  405948:	b.eq	405a40 <ferror@plt+0x4770>  // b.none
  40594c:	ldr	x0, [sp, #552]
  405950:	add	x0, x0, #0x4
  405954:	str	x0, [sp, #120]
  405958:	ldr	x1, [sp, #120]
  40595c:	ldr	x0, [sp, #552]
  405960:	cmp	x1, x0
  405964:	cset	w0, cc  // cc = lo, ul, last
  405968:	and	w0, w0, #0xff
  40596c:	and	x0, x0, #0xff
  405970:	ldr	x1, [sp, #544]
  405974:	add	x0, x1, x0
  405978:	str	x0, [sp, #544]
  40597c:	ldr	x0, [sp, #120]
  405980:	str	x0, [sp, #552]
  405984:	b	405a40 <ferror@plt+0x4770>
  405988:	ldr	x0, [sp, #648]
  40598c:	cmp	x0, #0x0
  405990:	b.ne	405a40 <ferror@plt+0x4770>  // b.any
  405994:	ldr	x0, [sp, #552]
  405998:	and	x0, x0, #0x7
  40599c:	cmp	x0, #0x0
  4059a0:	b.eq	405a40 <ferror@plt+0x4770>  // b.none
  4059a4:	ldr	x0, [sp, #552]
  4059a8:	add	x0, x0, #0x8
  4059ac:	str	x0, [sp, #128]
  4059b0:	ldr	x1, [sp, #128]
  4059b4:	ldr	x0, [sp, #552]
  4059b8:	cmp	x1, x0
  4059bc:	cset	w0, cc  // cc = lo, ul, last
  4059c0:	and	w0, w0, #0xff
  4059c4:	and	x0, x0, #0xff
  4059c8:	ldr	x1, [sp, #544]
  4059cc:	add	x0, x1, x0
  4059d0:	str	x0, [sp, #544]
  4059d4:	ldr	x0, [sp, #128]
  4059d8:	str	x0, [sp, #552]
  4059dc:	b	405a40 <ferror@plt+0x4770>
  4059e0:	ldr	x0, [sp, #648]
  4059e4:	cmp	x0, #0x0
  4059e8:	b.eq	405a40 <ferror@plt+0x4770>  // b.none
  4059ec:	ldr	x0, [sp, #552]
  4059f0:	and	x0, x0, #0x7
  4059f4:	cmp	x0, #0x0
  4059f8:	b.eq	405a40 <ferror@plt+0x4770>  // b.none
  4059fc:	ldr	x0, [sp, #552]
  405a00:	add	x0, x0, #0x8
  405a04:	str	x0, [sp, #136]
  405a08:	ldr	x1, [sp, #136]
  405a0c:	ldr	x0, [sp, #552]
  405a10:	cmp	x1, x0
  405a14:	cset	w0, cc  // cc = lo, ul, last
  405a18:	and	w0, w0, #0xff
  405a1c:	and	x0, x0, #0xff
  405a20:	ldr	x1, [sp, #544]
  405a24:	add	x0, x1, x0
  405a28:	str	x0, [sp, #544]
  405a2c:	ldr	x0, [sp, #136]
  405a30:	str	x0, [sp, #552]
  405a34:	b	405a40 <ferror@plt+0x4770>
  405a38:	nop
  405a3c:	b	405a44 <ferror@plt+0x4774>
  405a40:	nop
  405a44:	ldr	x0, [sp, #544]
  405a48:	and	x0, x0, #0x10000000000000
  405a4c:	cmp	x0, #0x0
  405a50:	b.eq	405a6c <ferror@plt+0x479c>  // b.none
  405a54:	ldr	x0, [sp, #544]
  405a58:	and	x0, x0, #0xffefffffffffffff
  405a5c:	str	x0, [sp, #544]
  405a60:	ldr	x0, [sp, #640]
  405a64:	add	x0, x0, #0x1
  405a68:	str	x0, [sp, #640]
  405a6c:	ldr	x0, [sp, #552]
  405a70:	lsr	x1, x0, #3
  405a74:	ldr	x0, [sp, #544]
  405a78:	lsl	x0, x0, #61
  405a7c:	orr	x0, x1, x0
  405a80:	str	x0, [sp, #552]
  405a84:	ldr	x0, [sp, #544]
  405a88:	lsr	x0, x0, #3
  405a8c:	str	x0, [sp, #544]
  405a90:	ldr	x1, [sp, #640]
  405a94:	mov	x0, #0x7ffe                	// #32766
  405a98:	cmp	x1, x0
  405a9c:	b.le	40602c <ferror@plt+0x4d5c>
  405aa0:	ldr	x0, [sp, #400]
  405aa4:	and	x0, x0, #0xc00000
  405aa8:	cmp	x0, #0x800, lsl #12
  405aac:	b.eq	405af0 <ferror@plt+0x4820>  // b.none
  405ab0:	cmp	x0, #0x800, lsl #12
  405ab4:	b.hi	405b08 <ferror@plt+0x4838>  // b.pmore
  405ab8:	cmp	x0, #0x0
  405abc:	b.eq	405acc <ferror@plt+0x47fc>  // b.none
  405ac0:	cmp	x0, #0x400, lsl #12
  405ac4:	b.eq	405ad8 <ferror@plt+0x4808>  // b.none
  405ac8:	b	405b08 <ferror@plt+0x4838>
  405acc:	mov	x0, #0x2                   	// #2
  405ad0:	str	x0, [sp, #632]
  405ad4:	b	405b04 <ferror@plt+0x4834>
  405ad8:	ldr	x0, [sp, #648]
  405adc:	cmp	x0, #0x0
  405ae0:	b.ne	405b04 <ferror@plt+0x4834>  // b.any
  405ae4:	mov	x0, #0x2                   	// #2
  405ae8:	str	x0, [sp, #632]
  405aec:	b	405b04 <ferror@plt+0x4834>
  405af0:	ldr	x0, [sp, #648]
  405af4:	cmp	x0, #0x0
  405af8:	b.eq	405b04 <ferror@plt+0x4834>  // b.none
  405afc:	mov	x0, #0x2                   	// #2
  405b00:	str	x0, [sp, #632]
  405b04:	nop
  405b08:	ldr	x0, [sp, #632]
  405b0c:	cmp	x0, #0x2
  405b10:	b.ne	405b28 <ferror@plt+0x4858>  // b.any
  405b14:	mov	x0, #0x7fff                	// #32767
  405b18:	str	x0, [sp, #640]
  405b1c:	str	xzr, [sp, #552]
  405b20:	str	xzr, [sp, #544]
  405b24:	b	405b40 <ferror@plt+0x4870>
  405b28:	mov	x0, #0x7ffe                	// #32766
  405b2c:	str	x0, [sp, #640]
  405b30:	mov	x0, #0xffffffffffffffff    	// #-1
  405b34:	str	x0, [sp, #552]
  405b38:	mov	x0, #0xffffffffffffffff    	// #-1
  405b3c:	str	x0, [sp, #544]
  405b40:	ldr	w0, [sp, #564]
  405b44:	orr	w0, w0, #0x4
  405b48:	str	w0, [sp, #564]
  405b4c:	ldr	w0, [sp, #564]
  405b50:	orr	w0, w0, #0x10
  405b54:	str	w0, [sp, #564]
  405b58:	b	40602c <ferror@plt+0x4d5c>
  405b5c:	mov	w0, #0x1                   	// #1
  405b60:	str	w0, [sp, #196]
  405b64:	mov	x1, #0x1                   	// #1
  405b68:	ldr	x0, [sp, #640]
  405b6c:	sub	x0, x1, x0
  405b70:	str	x0, [sp, #640]
  405b74:	ldr	x0, [sp, #640]
  405b78:	cmp	x0, #0x74
  405b7c:	b.gt	405e54 <ferror@plt+0x4b84>
  405b80:	ldr	x0, [sp, #640]
  405b84:	cmp	x0, #0x3f
  405b88:	b.gt	405c00 <ferror@plt+0x4930>
  405b8c:	ldr	x0, [sp, #640]
  405b90:	mov	w1, w0
  405b94:	mov	w0, #0x40                  	// #64
  405b98:	sub	w0, w0, w1
  405b9c:	ldr	x1, [sp, #544]
  405ba0:	lsl	x1, x1, x0
  405ba4:	ldr	x0, [sp, #640]
  405ba8:	mov	w2, w0
  405bac:	ldr	x0, [sp, #552]
  405bb0:	lsr	x0, x0, x2
  405bb4:	orr	x1, x1, x0
  405bb8:	ldr	x0, [sp, #640]
  405bbc:	mov	w2, w0
  405bc0:	mov	w0, #0x40                  	// #64
  405bc4:	sub	w0, w0, w2
  405bc8:	ldr	x2, [sp, #552]
  405bcc:	lsl	x0, x2, x0
  405bd0:	cmp	x0, #0x0
  405bd4:	cset	w0, ne  // ne = any
  405bd8:	and	w0, w0, #0xff
  405bdc:	sxtw	x0, w0
  405be0:	orr	x0, x1, x0
  405be4:	str	x0, [sp, #552]
  405be8:	ldr	x0, [sp, #640]
  405bec:	mov	w1, w0
  405bf0:	ldr	x0, [sp, #544]
  405bf4:	lsr	x0, x0, x1
  405bf8:	str	x0, [sp, #544]
  405bfc:	b	405c60 <ferror@plt+0x4990>
  405c00:	ldr	x0, [sp, #640]
  405c04:	sub	w0, w0, #0x40
  405c08:	ldr	x1, [sp, #544]
  405c0c:	lsr	x1, x1, x0
  405c10:	ldr	x0, [sp, #640]
  405c14:	cmp	x0, #0x40
  405c18:	b.eq	405c38 <ferror@plt+0x4968>  // b.none
  405c1c:	ldr	x0, [sp, #640]
  405c20:	mov	w2, w0
  405c24:	mov	w0, #0x80                  	// #128
  405c28:	sub	w0, w0, w2
  405c2c:	ldr	x2, [sp, #544]
  405c30:	lsl	x0, x2, x0
  405c34:	b	405c3c <ferror@plt+0x496c>
  405c38:	mov	x0, #0x0                   	// #0
  405c3c:	ldr	x2, [sp, #552]
  405c40:	orr	x0, x0, x2
  405c44:	cmp	x0, #0x0
  405c48:	cset	w0, ne  // ne = any
  405c4c:	and	w0, w0, #0xff
  405c50:	and	x0, x0, #0xff
  405c54:	orr	x0, x1, x0
  405c58:	str	x0, [sp, #552]
  405c5c:	str	xzr, [sp, #544]
  405c60:	ldr	x0, [sp, #552]
  405c64:	and	x0, x0, #0x7
  405c68:	cmp	x0, #0x0
  405c6c:	b.eq	405db4 <ferror@plt+0x4ae4>  // b.none
  405c70:	ldr	w0, [sp, #564]
  405c74:	orr	w0, w0, #0x10
  405c78:	str	w0, [sp, #564]
  405c7c:	ldr	x0, [sp, #400]
  405c80:	and	x0, x0, #0xc00000
  405c84:	cmp	x0, #0xc00, lsl #12
  405c88:	b.eq	405dbc <ferror@plt+0x4aec>  // b.none
  405c8c:	cmp	x0, #0xc00, lsl #12
  405c90:	b.hi	405dc0 <ferror@plt+0x4af0>  // b.pmore
  405c94:	cmp	x0, #0x800, lsl #12
  405c98:	b.eq	405d5c <ferror@plt+0x4a8c>  // b.none
  405c9c:	cmp	x0, #0x800, lsl #12
  405ca0:	b.hi	405dc0 <ferror@plt+0x4af0>  // b.pmore
  405ca4:	cmp	x0, #0x0
  405ca8:	b.eq	405cb8 <ferror@plt+0x49e8>  // b.none
  405cac:	cmp	x0, #0x400, lsl #12
  405cb0:	b.eq	405d04 <ferror@plt+0x4a34>  // b.none
  405cb4:	b	405dc0 <ferror@plt+0x4af0>
  405cb8:	ldr	x0, [sp, #552]
  405cbc:	and	x0, x0, #0xf
  405cc0:	cmp	x0, #0x4
  405cc4:	b.eq	405dbc <ferror@plt+0x4aec>  // b.none
  405cc8:	ldr	x0, [sp, #552]
  405ccc:	add	x0, x0, #0x4
  405cd0:	str	x0, [sp, #144]
  405cd4:	ldr	x1, [sp, #144]
  405cd8:	ldr	x0, [sp, #552]
  405cdc:	cmp	x1, x0
  405ce0:	cset	w0, cc  // cc = lo, ul, last
  405ce4:	and	w0, w0, #0xff
  405ce8:	and	x0, x0, #0xff
  405cec:	ldr	x1, [sp, #544]
  405cf0:	add	x0, x1, x0
  405cf4:	str	x0, [sp, #544]
  405cf8:	ldr	x0, [sp, #144]
  405cfc:	str	x0, [sp, #552]
  405d00:	b	405dbc <ferror@plt+0x4aec>
  405d04:	ldr	x0, [sp, #648]
  405d08:	cmp	x0, #0x0
  405d0c:	b.ne	405dbc <ferror@plt+0x4aec>  // b.any
  405d10:	ldr	x0, [sp, #552]
  405d14:	and	x0, x0, #0x7
  405d18:	cmp	x0, #0x0
  405d1c:	b.eq	405dbc <ferror@plt+0x4aec>  // b.none
  405d20:	ldr	x0, [sp, #552]
  405d24:	add	x0, x0, #0x8
  405d28:	str	x0, [sp, #152]
  405d2c:	ldr	x1, [sp, #152]
  405d30:	ldr	x0, [sp, #552]
  405d34:	cmp	x1, x0
  405d38:	cset	w0, cc  // cc = lo, ul, last
  405d3c:	and	w0, w0, #0xff
  405d40:	and	x0, x0, #0xff
  405d44:	ldr	x1, [sp, #544]
  405d48:	add	x0, x1, x0
  405d4c:	str	x0, [sp, #544]
  405d50:	ldr	x0, [sp, #152]
  405d54:	str	x0, [sp, #552]
  405d58:	b	405dbc <ferror@plt+0x4aec>
  405d5c:	ldr	x0, [sp, #648]
  405d60:	cmp	x0, #0x0
  405d64:	b.eq	405dbc <ferror@plt+0x4aec>  // b.none
  405d68:	ldr	x0, [sp, #552]
  405d6c:	and	x0, x0, #0x7
  405d70:	cmp	x0, #0x0
  405d74:	b.eq	405dbc <ferror@plt+0x4aec>  // b.none
  405d78:	ldr	x0, [sp, #552]
  405d7c:	add	x0, x0, #0x8
  405d80:	str	x0, [sp, #160]
  405d84:	ldr	x1, [sp, #160]
  405d88:	ldr	x0, [sp, #552]
  405d8c:	cmp	x1, x0
  405d90:	cset	w0, cc  // cc = lo, ul, last
  405d94:	and	w0, w0, #0xff
  405d98:	and	x0, x0, #0xff
  405d9c:	ldr	x1, [sp, #544]
  405da0:	add	x0, x1, x0
  405da4:	str	x0, [sp, #544]
  405da8:	ldr	x0, [sp, #160]
  405dac:	str	x0, [sp, #552]
  405db0:	b	405dbc <ferror@plt+0x4aec>
  405db4:	nop
  405db8:	b	405dc0 <ferror@plt+0x4af0>
  405dbc:	nop
  405dc0:	ldr	x0, [sp, #544]
  405dc4:	and	x0, x0, #0x8000000000000
  405dc8:	cmp	x0, #0x0
  405dcc:	b.eq	405df0 <ferror@plt+0x4b20>  // b.none
  405dd0:	mov	x0, #0x1                   	// #1
  405dd4:	str	x0, [sp, #640]
  405dd8:	str	xzr, [sp, #552]
  405ddc:	str	xzr, [sp, #544]
  405de0:	ldr	w0, [sp, #564]
  405de4:	orr	w0, w0, #0x10
  405de8:	str	w0, [sp, #564]
  405dec:	b	405e18 <ferror@plt+0x4b48>
  405df0:	str	xzr, [sp, #640]
  405df4:	ldr	x0, [sp, #552]
  405df8:	lsr	x1, x0, #3
  405dfc:	ldr	x0, [sp, #544]
  405e00:	lsl	x0, x0, #61
  405e04:	orr	x0, x1, x0
  405e08:	str	x0, [sp, #552]
  405e0c:	ldr	x0, [sp, #544]
  405e10:	lsr	x0, x0, #3
  405e14:	str	x0, [sp, #544]
  405e18:	ldr	w0, [sp, #196]
  405e1c:	cmp	w0, #0x0
  405e20:	b.eq	40602c <ferror@plt+0x4d5c>  // b.none
  405e24:	ldr	w0, [sp, #564]
  405e28:	and	w0, w0, #0x10
  405e2c:	cmp	w0, #0x0
  405e30:	b.ne	405e44 <ferror@plt+0x4b74>  // b.any
  405e34:	ldr	x0, [sp, #400]
  405e38:	and	x0, x0, #0x800
  405e3c:	cmp	x0, #0x0
  405e40:	b.eq	40602c <ferror@plt+0x4d5c>  // b.none
  405e44:	ldr	w0, [sp, #564]
  405e48:	orr	w0, w0, #0x8
  405e4c:	str	w0, [sp, #564]
  405e50:	b	40602c <ferror@plt+0x4d5c>
  405e54:	str	xzr, [sp, #640]
  405e58:	ldr	x1, [sp, #544]
  405e5c:	ldr	x0, [sp, #552]
  405e60:	orr	x0, x1, x0
  405e64:	cmp	x0, #0x0
  405e68:	b.eq	405fe4 <ferror@plt+0x4d14>  // b.none
  405e6c:	mov	x0, #0x1                   	// #1
  405e70:	str	x0, [sp, #552]
  405e74:	str	xzr, [sp, #544]
  405e78:	ldr	x0, [sp, #552]
  405e7c:	and	x0, x0, #0x7
  405e80:	cmp	x0, #0x0
  405e84:	b.eq	405fcc <ferror@plt+0x4cfc>  // b.none
  405e88:	ldr	w0, [sp, #564]
  405e8c:	orr	w0, w0, #0x10
  405e90:	str	w0, [sp, #564]
  405e94:	ldr	x0, [sp, #400]
  405e98:	and	x0, x0, #0xc00000
  405e9c:	cmp	x0, #0xc00, lsl #12
  405ea0:	b.eq	405fd4 <ferror@plt+0x4d04>  // b.none
  405ea4:	cmp	x0, #0xc00, lsl #12
  405ea8:	b.hi	405fd8 <ferror@plt+0x4d08>  // b.pmore
  405eac:	cmp	x0, #0x800, lsl #12
  405eb0:	b.eq	405f74 <ferror@plt+0x4ca4>  // b.none
  405eb4:	cmp	x0, #0x800, lsl #12
  405eb8:	b.hi	405fd8 <ferror@plt+0x4d08>  // b.pmore
  405ebc:	cmp	x0, #0x0
  405ec0:	b.eq	405ed0 <ferror@plt+0x4c00>  // b.none
  405ec4:	cmp	x0, #0x400, lsl #12
  405ec8:	b.eq	405f1c <ferror@plt+0x4c4c>  // b.none
  405ecc:	b	405fd8 <ferror@plt+0x4d08>
  405ed0:	ldr	x0, [sp, #552]
  405ed4:	and	x0, x0, #0xf
  405ed8:	cmp	x0, #0x4
  405edc:	b.eq	405fd4 <ferror@plt+0x4d04>  // b.none
  405ee0:	ldr	x0, [sp, #552]
  405ee4:	add	x0, x0, #0x4
  405ee8:	str	x0, [sp, #168]
  405eec:	ldr	x1, [sp, #168]
  405ef0:	ldr	x0, [sp, #552]
  405ef4:	cmp	x1, x0
  405ef8:	cset	w0, cc  // cc = lo, ul, last
  405efc:	and	w0, w0, #0xff
  405f00:	and	x0, x0, #0xff
  405f04:	ldr	x1, [sp, #544]
  405f08:	add	x0, x1, x0
  405f0c:	str	x0, [sp, #544]
  405f10:	ldr	x0, [sp, #168]
  405f14:	str	x0, [sp, #552]
  405f18:	b	405fd4 <ferror@plt+0x4d04>
  405f1c:	ldr	x0, [sp, #648]
  405f20:	cmp	x0, #0x0
  405f24:	b.ne	405fd4 <ferror@plt+0x4d04>  // b.any
  405f28:	ldr	x0, [sp, #552]
  405f2c:	and	x0, x0, #0x7
  405f30:	cmp	x0, #0x0
  405f34:	b.eq	405fd4 <ferror@plt+0x4d04>  // b.none
  405f38:	ldr	x0, [sp, #552]
  405f3c:	add	x0, x0, #0x8
  405f40:	str	x0, [sp, #176]
  405f44:	ldr	x1, [sp, #176]
  405f48:	ldr	x0, [sp, #552]
  405f4c:	cmp	x1, x0
  405f50:	cset	w0, cc  // cc = lo, ul, last
  405f54:	and	w0, w0, #0xff
  405f58:	and	x0, x0, #0xff
  405f5c:	ldr	x1, [sp, #544]
  405f60:	add	x0, x1, x0
  405f64:	str	x0, [sp, #544]
  405f68:	ldr	x0, [sp, #176]
  405f6c:	str	x0, [sp, #552]
  405f70:	b	405fd4 <ferror@plt+0x4d04>
  405f74:	ldr	x0, [sp, #648]
  405f78:	cmp	x0, #0x0
  405f7c:	b.eq	405fd4 <ferror@plt+0x4d04>  // b.none
  405f80:	ldr	x0, [sp, #552]
  405f84:	and	x0, x0, #0x7
  405f88:	cmp	x0, #0x0
  405f8c:	b.eq	405fd4 <ferror@plt+0x4d04>  // b.none
  405f90:	ldr	x0, [sp, #552]
  405f94:	add	x0, x0, #0x8
  405f98:	str	x0, [sp, #184]
  405f9c:	ldr	x1, [sp, #184]
  405fa0:	ldr	x0, [sp, #552]
  405fa4:	cmp	x1, x0
  405fa8:	cset	w0, cc  // cc = lo, ul, last
  405fac:	and	w0, w0, #0xff
  405fb0:	and	x0, x0, #0xff
  405fb4:	ldr	x1, [sp, #544]
  405fb8:	add	x0, x1, x0
  405fbc:	str	x0, [sp, #544]
  405fc0:	ldr	x0, [sp, #184]
  405fc4:	str	x0, [sp, #552]
  405fc8:	b	405fd4 <ferror@plt+0x4d04>
  405fcc:	nop
  405fd0:	b	405fd8 <ferror@plt+0x4d08>
  405fd4:	nop
  405fd8:	ldr	x0, [sp, #552]
  405fdc:	lsr	x0, x0, #3
  405fe0:	str	x0, [sp, #552]
  405fe4:	ldr	w0, [sp, #564]
  405fe8:	orr	w0, w0, #0x8
  405fec:	str	w0, [sp, #564]
  405ff0:	b	40602c <ferror@plt+0x4d5c>
  405ff4:	str	xzr, [sp, #640]
  405ff8:	str	xzr, [sp, #552]
  405ffc:	str	xzr, [sp, #544]
  406000:	b	40602c <ferror@plt+0x4d5c>
  406004:	mov	x0, #0x7fff                	// #32767
  406008:	str	x0, [sp, #640]
  40600c:	str	xzr, [sp, #552]
  406010:	str	xzr, [sp, #544]
  406014:	b	40602c <ferror@plt+0x4d5c>
  406018:	mov	x0, #0x7fff                	// #32767
  40601c:	str	x0, [sp, #640]
  406020:	ldr	x0, [sp, #544]
  406024:	orr	x0, x0, #0x800000000000
  406028:	str	x0, [sp, #544]
  40602c:	nop
  406030:	ldr	x0, [sp, #552]
  406034:	str	x0, [sp, #48]
  406038:	ldr	x0, [sp, #544]
  40603c:	and	x1, x0, #0xffffffffffff
  406040:	ldr	x0, [sp, #56]
  406044:	bfxil	x0, x1, #0, #48
  406048:	str	x0, [sp, #56]
  40604c:	ldr	x0, [sp, #640]
  406050:	and	w0, w0, #0x7fff
  406054:	and	w1, w0, #0xffff
  406058:	ldrh	w0, [sp, #62]
  40605c:	bfxil	w0, w1, #0, #15
  406060:	strh	w0, [sp, #62]
  406064:	ldr	x0, [sp, #648]
  406068:	and	w0, w0, #0x1
  40606c:	and	w1, w0, #0xff
  406070:	ldrb	w0, [sp, #63]
  406074:	bfi	w0, w1, #7, #1
  406078:	strb	w0, [sp, #63]
  40607c:	ldr	q0, [sp, #48]
  406080:	str	q0, [sp, #96]
  406084:	ldrsw	x0, [sp, #564]
  406088:	cmp	x0, #0x0
  40608c:	b.eq	406098 <ferror@plt+0x4dc8>  // b.none
  406090:	ldr	w0, [sp, #564]
  406094:	bl	407d98 <ferror@plt+0x6ac8>
  406098:	ldr	q0, [sp, #96]
  40609c:	ldp	x29, x30, [sp]
  4060a0:	add	sp, sp, #0x290
  4060a4:	ret
  4060a8:	sub	sp, sp, #0x2a0
  4060ac:	stp	x29, x30, [sp]
  4060b0:	mov	x29, sp
  4060b4:	str	q0, [sp, #32]
  4060b8:	str	q1, [sp, #16]
  4060bc:	str	wzr, [sp, #596]
  4060c0:	str	xzr, [sp, #488]
  4060c4:	mrs	x0, fpcr
  4060c8:	str	x0, [sp, #488]
  4060cc:	ldr	q0, [sp, #32]
  4060d0:	str	q0, [sp, #112]
  4060d4:	ldr	x0, [sp, #112]
  4060d8:	str	x0, [sp, #608]
  4060dc:	ldr	x0, [sp, #120]
  4060e0:	ubfx	x0, x0, #0, #48
  4060e4:	str	x0, [sp, #616]
  4060e8:	ldrh	w0, [sp, #126]
  4060ec:	ubfx	x0, x0, #0, #15
  4060f0:	and	w0, w0, #0xffff
  4060f4:	and	x0, x0, #0xffff
  4060f8:	str	x0, [sp, #600]
  4060fc:	ldrb	w0, [sp, #127]
  406100:	ubfx	x0, x0, #7, #1
  406104:	and	w0, w0, #0xff
  406108:	and	x0, x0, #0xff
  40610c:	str	x0, [sp, #480]
  406110:	ldr	x0, [sp, #600]
  406114:	cmp	x0, #0x0
  406118:	b.eq	406174 <ferror@plt+0x4ea4>  // b.none
  40611c:	ldr	x1, [sp, #600]
  406120:	mov	x0, #0x7fff                	// #32767
  406124:	cmp	x1, x0
  406128:	b.eq	406268 <ferror@plt+0x4f98>  // b.none
  40612c:	ldr	x0, [sp, #616]
  406130:	orr	x0, x0, #0x1000000000000
  406134:	str	x0, [sp, #616]
  406138:	ldr	x0, [sp, #616]
  40613c:	lsl	x1, x0, #3
  406140:	ldr	x0, [sp, #608]
  406144:	lsr	x0, x0, #61
  406148:	orr	x0, x1, x0
  40614c:	str	x0, [sp, #616]
  406150:	ldr	x0, [sp, #608]
  406154:	lsl	x0, x0, #3
  406158:	str	x0, [sp, #608]
  40615c:	ldr	x1, [sp, #600]
  406160:	mov	x0, #0xffffffffffffc001    	// #-16383
  406164:	add	x0, x1, x0
  406168:	str	x0, [sp, #600]
  40616c:	str	xzr, [sp, #584]
  406170:	b	4062ac <ferror@plt+0x4fdc>
  406174:	ldr	x1, [sp, #616]
  406178:	ldr	x0, [sp, #608]
  40617c:	orr	x0, x1, x0
  406180:	cmp	x0, #0x0
  406184:	b.ne	406194 <ferror@plt+0x4ec4>  // b.any
  406188:	mov	x0, #0x1                   	// #1
  40618c:	str	x0, [sp, #584]
  406190:	b	4062ac <ferror@plt+0x4fdc>
  406194:	ldr	x0, [sp, #616]
  406198:	cmp	x0, #0x0
  40619c:	b.eq	4061b4 <ferror@plt+0x4ee4>  // b.none
  4061a0:	ldr	x0, [sp, #616]
  4061a4:	clz	x0, x0
  4061a8:	sxtw	x0, w0
  4061ac:	str	x0, [sp, #552]
  4061b0:	b	4061d0 <ferror@plt+0x4f00>
  4061b4:	ldr	x0, [sp, #608]
  4061b8:	clz	x0, x0
  4061bc:	sxtw	x0, w0
  4061c0:	str	x0, [sp, #552]
  4061c4:	ldr	x0, [sp, #552]
  4061c8:	add	x0, x0, #0x40
  4061cc:	str	x0, [sp, #552]
  4061d0:	ldr	x0, [sp, #552]
  4061d4:	sub	x0, x0, #0xf
  4061d8:	str	x0, [sp, #552]
  4061dc:	ldr	x0, [sp, #552]
  4061e0:	cmp	x0, #0x3c
  4061e4:	b.gt	406230 <ferror@plt+0x4f60>
  4061e8:	ldr	x0, [sp, #552]
  4061ec:	add	w0, w0, #0x3
  4061f0:	ldr	x1, [sp, #616]
  4061f4:	lsl	x1, x1, x0
  4061f8:	ldr	x0, [sp, #552]
  4061fc:	mov	w2, w0
  406200:	mov	w0, #0x3d                  	// #61
  406204:	sub	w0, w0, w2
  406208:	ldr	x2, [sp, #608]
  40620c:	lsr	x0, x2, x0
  406210:	orr	x0, x1, x0
  406214:	str	x0, [sp, #616]
  406218:	ldr	x0, [sp, #552]
  40621c:	add	w0, w0, #0x3
  406220:	ldr	x1, [sp, #608]
  406224:	lsl	x0, x1, x0
  406228:	str	x0, [sp, #608]
  40622c:	b	406248 <ferror@plt+0x4f78>
  406230:	ldr	x0, [sp, #552]
  406234:	sub	w0, w0, #0x3d
  406238:	ldr	x1, [sp, #608]
  40623c:	lsl	x0, x1, x0
  406240:	str	x0, [sp, #616]
  406244:	str	xzr, [sp, #608]
  406248:	ldr	x1, [sp, #552]
  40624c:	mov	x0, #0x3ffe                	// #16382
  406250:	add	x0, x1, x0
  406254:	ldr	x1, [sp, #600]
  406258:	sub	x0, x1, x0
  40625c:	str	x0, [sp, #600]
  406260:	str	xzr, [sp, #584]
  406264:	b	4062ac <ferror@plt+0x4fdc>
  406268:	ldr	x1, [sp, #616]
  40626c:	ldr	x0, [sp, #608]
  406270:	orr	x0, x1, x0
  406274:	cmp	x0, #0x0
  406278:	b.ne	406288 <ferror@plt+0x4fb8>  // b.any
  40627c:	mov	x0, #0x2                   	// #2
  406280:	str	x0, [sp, #584]
  406284:	b	4062ac <ferror@plt+0x4fdc>
  406288:	mov	x0, #0x3                   	// #3
  40628c:	str	x0, [sp, #584]
  406290:	ldr	x0, [sp, #616]
  406294:	and	x0, x0, #0x800000000000
  406298:	cmp	x0, #0x0
  40629c:	b.ne	4062ac <ferror@plt+0x4fdc>  // b.any
  4062a0:	ldr	w0, [sp, #596]
  4062a4:	orr	w0, w0, #0x1
  4062a8:	str	w0, [sp, #596]
  4062ac:	nop
  4062b0:	ldr	q0, [sp, #16]
  4062b4:	str	q0, [sp, #96]
  4062b8:	ldr	x0, [sp, #96]
  4062bc:	str	x0, [sp, #640]
  4062c0:	ldr	x0, [sp, #104]
  4062c4:	ubfx	x0, x0, #0, #48
  4062c8:	str	x0, [sp, #648]
  4062cc:	ldrh	w0, [sp, #110]
  4062d0:	ubfx	x0, x0, #0, #15
  4062d4:	and	w0, w0, #0xffff
  4062d8:	and	x0, x0, #0xffff
  4062dc:	str	x0, [sp, #624]
  4062e0:	ldrb	w0, [sp, #111]
  4062e4:	ubfx	x0, x0, #7, #1
  4062e8:	and	w0, w0, #0xff
  4062ec:	and	x0, x0, #0xff
  4062f0:	str	x0, [sp, #472]
  4062f4:	ldr	x0, [sp, #624]
  4062f8:	cmp	x0, #0x0
  4062fc:	b.eq	406358 <ferror@plt+0x5088>  // b.none
  406300:	ldr	x1, [sp, #624]
  406304:	mov	x0, #0x7fff                	// #32767
  406308:	cmp	x1, x0
  40630c:	b.eq	40644c <ferror@plt+0x517c>  // b.none
  406310:	ldr	x0, [sp, #648]
  406314:	orr	x0, x0, #0x1000000000000
  406318:	str	x0, [sp, #648]
  40631c:	ldr	x0, [sp, #648]
  406320:	lsl	x1, x0, #3
  406324:	ldr	x0, [sp, #640]
  406328:	lsr	x0, x0, #61
  40632c:	orr	x0, x1, x0
  406330:	str	x0, [sp, #648]
  406334:	ldr	x0, [sp, #640]
  406338:	lsl	x0, x0, #3
  40633c:	str	x0, [sp, #640]
  406340:	ldr	x1, [sp, #624]
  406344:	mov	x0, #0xffffffffffffc001    	// #-16383
  406348:	add	x0, x1, x0
  40634c:	str	x0, [sp, #624]
  406350:	str	xzr, [sp, #632]
  406354:	b	406490 <ferror@plt+0x51c0>
  406358:	ldr	x1, [sp, #648]
  40635c:	ldr	x0, [sp, #640]
  406360:	orr	x0, x1, x0
  406364:	cmp	x0, #0x0
  406368:	b.ne	406378 <ferror@plt+0x50a8>  // b.any
  40636c:	mov	x0, #0x1                   	// #1
  406370:	str	x0, [sp, #632]
  406374:	b	406490 <ferror@plt+0x51c0>
  406378:	ldr	x0, [sp, #648]
  40637c:	cmp	x0, #0x0
  406380:	b.eq	406398 <ferror@plt+0x50c8>  // b.none
  406384:	ldr	x0, [sp, #648]
  406388:	clz	x0, x0
  40638c:	sxtw	x0, w0
  406390:	str	x0, [sp, #544]
  406394:	b	4063b4 <ferror@plt+0x50e4>
  406398:	ldr	x0, [sp, #640]
  40639c:	clz	x0, x0
  4063a0:	sxtw	x0, w0
  4063a4:	str	x0, [sp, #544]
  4063a8:	ldr	x0, [sp, #544]
  4063ac:	add	x0, x0, #0x40
  4063b0:	str	x0, [sp, #544]
  4063b4:	ldr	x0, [sp, #544]
  4063b8:	sub	x0, x0, #0xf
  4063bc:	str	x0, [sp, #544]
  4063c0:	ldr	x0, [sp, #544]
  4063c4:	cmp	x0, #0x3c
  4063c8:	b.gt	406414 <ferror@plt+0x5144>
  4063cc:	ldr	x0, [sp, #544]
  4063d0:	add	w0, w0, #0x3
  4063d4:	ldr	x1, [sp, #648]
  4063d8:	lsl	x1, x1, x0
  4063dc:	ldr	x0, [sp, #544]
  4063e0:	mov	w2, w0
  4063e4:	mov	w0, #0x3d                  	// #61
  4063e8:	sub	w0, w0, w2
  4063ec:	ldr	x2, [sp, #640]
  4063f0:	lsr	x0, x2, x0
  4063f4:	orr	x0, x1, x0
  4063f8:	str	x0, [sp, #648]
  4063fc:	ldr	x0, [sp, #544]
  406400:	add	w0, w0, #0x3
  406404:	ldr	x1, [sp, #640]
  406408:	lsl	x0, x1, x0
  40640c:	str	x0, [sp, #640]
  406410:	b	40642c <ferror@plt+0x515c>
  406414:	ldr	x0, [sp, #544]
  406418:	sub	w0, w0, #0x3d
  40641c:	ldr	x1, [sp, #640]
  406420:	lsl	x0, x1, x0
  406424:	str	x0, [sp, #648]
  406428:	str	xzr, [sp, #640]
  40642c:	ldr	x1, [sp, #544]
  406430:	mov	x0, #0x3ffe                	// #16382
  406434:	add	x0, x1, x0
  406438:	ldr	x1, [sp, #624]
  40643c:	sub	x0, x1, x0
  406440:	str	x0, [sp, #624]
  406444:	str	xzr, [sp, #632]
  406448:	b	406490 <ferror@plt+0x51c0>
  40644c:	ldr	x1, [sp, #648]
  406450:	ldr	x0, [sp, #640]
  406454:	orr	x0, x1, x0
  406458:	cmp	x0, #0x0
  40645c:	b.ne	40646c <ferror@plt+0x519c>  // b.any
  406460:	mov	x0, #0x2                   	// #2
  406464:	str	x0, [sp, #632]
  406468:	b	406490 <ferror@plt+0x51c0>
  40646c:	mov	x0, #0x3                   	// #3
  406470:	str	x0, [sp, #632]
  406474:	ldr	x0, [sp, #648]
  406478:	and	x0, x0, #0x800000000000
  40647c:	cmp	x0, #0x0
  406480:	b.ne	406490 <ferror@plt+0x51c0>  // b.any
  406484:	ldr	w0, [sp, #596]
  406488:	orr	w0, w0, #0x1
  40648c:	str	w0, [sp, #596]
  406490:	nop
  406494:	ldr	x1, [sp, #480]
  406498:	ldr	x0, [sp, #472]
  40649c:	eor	x0, x1, x0
  4064a0:	str	x0, [sp, #656]
  4064a4:	ldr	x1, [sp, #600]
  4064a8:	ldr	x0, [sp, #624]
  4064ac:	add	x0, x1, x0
  4064b0:	add	x0, x0, #0x1
  4064b4:	str	x0, [sp, #576]
  4064b8:	ldr	x0, [sp, #584]
  4064bc:	lsl	x1, x0, #2
  4064c0:	ldr	x0, [sp, #632]
  4064c4:	orr	x0, x1, x0
  4064c8:	cmp	x0, #0xf
  4064cc:	b.eq	406cdc <ferror@plt+0x5a0c>  // b.none
  4064d0:	cmp	x0, #0xf
  4064d4:	b.gt	406db0 <ferror@plt+0x5ae0>
  4064d8:	cmp	x0, #0xe
  4064dc:	b.gt	406db0 <ferror@plt+0x5ae0>
  4064e0:	cmp	x0, #0xc
  4064e4:	b.ge	406d3c <ferror@plt+0x5a6c>  // b.tcont
  4064e8:	cmp	x0, #0xb
  4064ec:	b.eq	406d60 <ferror@plt+0x5a90>  // b.none
  4064f0:	cmp	x0, #0xb
  4064f4:	b.gt	406db0 <ferror@plt+0x5ae0>
  4064f8:	cmp	x0, #0xa
  4064fc:	b.gt	406db0 <ferror@plt+0x5ae0>
  406500:	cmp	x0, #0x3
  406504:	b.ge	406528 <ferror@plt+0x5258>  // b.tcont
  406508:	cmp	x0, #0x0
  40650c:	b.eq	40658c <ferror@plt+0x52bc>  // b.none
  406510:	cmp	x0, #0x0
  406514:	b.lt	406db0 <ferror@plt+0x5ae0>  // b.tstop
  406518:	sub	x0, x0, #0x1
  40651c:	cmp	x0, #0x1
  406520:	b.hi	406db0 <ferror@plt+0x5ae0>  // b.pmore
  406524:	b	406d68 <ferror@plt+0x5a98>
  406528:	mov	w1, w0
  40652c:	mov	x0, #0x1                   	// #1
  406530:	lsl	x0, x0, x1
  406534:	mov	x1, #0x530                 	// #1328
  406538:	and	x1, x0, x1
  40653c:	cmp	x1, #0x0
  406540:	cset	w1, ne  // ne = any
  406544:	and	w1, w1, #0xff
  406548:	cmp	w1, #0x0
  40654c:	b.ne	406d44 <ferror@plt+0x5a74>  // b.any
  406550:	mov	x1, #0x240                 	// #576
  406554:	and	x1, x0, x1
  406558:	cmp	x1, #0x0
  40655c:	cset	w1, ne  // ne = any
  406560:	and	w1, w1, #0xff
  406564:	cmp	w1, #0x0
  406568:	b.ne	406d84 <ferror@plt+0x5ab4>  // b.any
  40656c:	mov	x1, #0x88                  	// #136
  406570:	and	x0, x0, x1
  406574:	cmp	x0, #0x0
  406578:	cset	w0, ne  // ne = any
  40657c:	and	w0, w0, #0xff
  406580:	cmp	w0, #0x0
  406584:	b.ne	406d60 <ferror@plt+0x5a90>  // b.any
  406588:	b	406db0 <ferror@plt+0x5ae0>
  40658c:	str	xzr, [sp, #664]
  406590:	ldr	x0, [sp, #608]
  406594:	str	w0, [sp, #468]
  406598:	ldr	x0, [sp, #608]
  40659c:	lsr	x0, x0, #32
  4065a0:	str	w0, [sp, #464]
  4065a4:	ldr	x0, [sp, #640]
  4065a8:	str	w0, [sp, #460]
  4065ac:	ldr	x0, [sp, #640]
  4065b0:	lsr	x0, x0, #32
  4065b4:	str	w0, [sp, #456]
  4065b8:	ldr	w1, [sp, #468]
  4065bc:	ldr	w0, [sp, #460]
  4065c0:	mul	x0, x1, x0
  4065c4:	str	x0, [sp, #448]
  4065c8:	ldr	w1, [sp, #468]
  4065cc:	ldr	w0, [sp, #456]
  4065d0:	mul	x0, x1, x0
  4065d4:	str	x0, [sp, #440]
  4065d8:	ldr	w1, [sp, #464]
  4065dc:	ldr	w0, [sp, #460]
  4065e0:	mul	x0, x1, x0
  4065e4:	str	x0, [sp, #432]
  4065e8:	ldr	w1, [sp, #464]
  4065ec:	ldr	w0, [sp, #456]
  4065f0:	mul	x0, x1, x0
  4065f4:	str	x0, [sp, #536]
  4065f8:	ldr	x0, [sp, #448]
  4065fc:	lsr	x0, x0, #32
  406600:	ldr	x1, [sp, #440]
  406604:	add	x0, x1, x0
  406608:	str	x0, [sp, #440]
  40660c:	ldr	x1, [sp, #440]
  406610:	ldr	x0, [sp, #432]
  406614:	add	x0, x1, x0
  406618:	str	x0, [sp, #440]
  40661c:	ldr	x1, [sp, #440]
  406620:	ldr	x0, [sp, #432]
  406624:	cmp	x1, x0
  406628:	b.cs	40663c <ferror@plt+0x536c>  // b.hs, b.nlast
  40662c:	ldr	x1, [sp, #536]
  406630:	mov	x0, #0x100000000           	// #4294967296
  406634:	add	x0, x1, x0
  406638:	str	x0, [sp, #536]
  40663c:	ldr	x0, [sp, #440]
  406640:	lsr	x1, x0, #32
  406644:	ldr	x0, [sp, #536]
  406648:	add	x1, x1, x0
  40664c:	add	x0, sp, #0x30
  406650:	str	x1, [x0, #8]
  406654:	ldr	x0, [sp, #440]
  406658:	and	x0, x0, #0xffffffff
  40665c:	lsl	x1, x0, #32
  406660:	ldr	x0, [sp, #448]
  406664:	and	x0, x0, #0xffffffff
  406668:	add	x1, x1, x0
  40666c:	add	x0, sp, #0x30
  406670:	str	x1, [x0]
  406674:	ldr	x0, [sp, #608]
  406678:	str	w0, [sp, #428]
  40667c:	ldr	x0, [sp, #608]
  406680:	lsr	x0, x0, #32
  406684:	str	w0, [sp, #424]
  406688:	ldr	x0, [sp, #648]
  40668c:	str	w0, [sp, #420]
  406690:	ldr	x0, [sp, #648]
  406694:	lsr	x0, x0, #32
  406698:	str	w0, [sp, #416]
  40669c:	ldr	w1, [sp, #428]
  4066a0:	ldr	w0, [sp, #420]
  4066a4:	mul	x0, x1, x0
  4066a8:	str	x0, [sp, #408]
  4066ac:	ldr	w1, [sp, #428]
  4066b0:	ldr	w0, [sp, #416]
  4066b4:	mul	x0, x1, x0
  4066b8:	str	x0, [sp, #400]
  4066bc:	ldr	w1, [sp, #424]
  4066c0:	ldr	w0, [sp, #420]
  4066c4:	mul	x0, x1, x0
  4066c8:	str	x0, [sp, #392]
  4066cc:	ldr	w1, [sp, #424]
  4066d0:	ldr	w0, [sp, #416]
  4066d4:	mul	x0, x1, x0
  4066d8:	str	x0, [sp, #528]
  4066dc:	ldr	x0, [sp, #408]
  4066e0:	lsr	x0, x0, #32
  4066e4:	ldr	x1, [sp, #400]
  4066e8:	add	x0, x1, x0
  4066ec:	str	x0, [sp, #400]
  4066f0:	ldr	x1, [sp, #400]
  4066f4:	ldr	x0, [sp, #392]
  4066f8:	add	x0, x1, x0
  4066fc:	str	x0, [sp, #400]
  406700:	ldr	x1, [sp, #400]
  406704:	ldr	x0, [sp, #392]
  406708:	cmp	x1, x0
  40670c:	b.cs	406720 <ferror@plt+0x5450>  // b.hs, b.nlast
  406710:	ldr	x1, [sp, #528]
  406714:	mov	x0, #0x100000000           	// #4294967296
  406718:	add	x0, x1, x0
  40671c:	str	x0, [sp, #528]
  406720:	ldr	x0, [sp, #400]
  406724:	lsr	x0, x0, #32
  406728:	ldr	x1, [sp, #528]
  40672c:	add	x0, x1, x0
  406730:	str	x0, [sp, #384]
  406734:	ldr	x0, [sp, #400]
  406738:	and	x0, x0, #0xffffffff
  40673c:	lsl	x1, x0, #32
  406740:	ldr	x0, [sp, #408]
  406744:	and	x0, x0, #0xffffffff
  406748:	add	x0, x1, x0
  40674c:	str	x0, [sp, #376]
  406750:	ldr	x0, [sp, #616]
  406754:	str	w0, [sp, #372]
  406758:	ldr	x0, [sp, #616]
  40675c:	lsr	x0, x0, #32
  406760:	str	w0, [sp, #368]
  406764:	ldr	x0, [sp, #640]
  406768:	str	w0, [sp, #364]
  40676c:	ldr	x0, [sp, #640]
  406770:	lsr	x0, x0, #32
  406774:	str	w0, [sp, #360]
  406778:	ldr	w1, [sp, #372]
  40677c:	ldr	w0, [sp, #364]
  406780:	mul	x0, x1, x0
  406784:	str	x0, [sp, #352]
  406788:	ldr	w1, [sp, #372]
  40678c:	ldr	w0, [sp, #360]
  406790:	mul	x0, x1, x0
  406794:	str	x0, [sp, #344]
  406798:	ldr	w1, [sp, #368]
  40679c:	ldr	w0, [sp, #364]
  4067a0:	mul	x0, x1, x0
  4067a4:	str	x0, [sp, #336]
  4067a8:	ldr	w1, [sp, #368]
  4067ac:	ldr	w0, [sp, #360]
  4067b0:	mul	x0, x1, x0
  4067b4:	str	x0, [sp, #520]
  4067b8:	ldr	x0, [sp, #352]
  4067bc:	lsr	x0, x0, #32
  4067c0:	ldr	x1, [sp, #344]
  4067c4:	add	x0, x1, x0
  4067c8:	str	x0, [sp, #344]
  4067cc:	ldr	x1, [sp, #344]
  4067d0:	ldr	x0, [sp, #336]
  4067d4:	add	x0, x1, x0
  4067d8:	str	x0, [sp, #344]
  4067dc:	ldr	x1, [sp, #344]
  4067e0:	ldr	x0, [sp, #336]
  4067e4:	cmp	x1, x0
  4067e8:	b.cs	4067fc <ferror@plt+0x552c>  // b.hs, b.nlast
  4067ec:	ldr	x1, [sp, #520]
  4067f0:	mov	x0, #0x100000000           	// #4294967296
  4067f4:	add	x0, x1, x0
  4067f8:	str	x0, [sp, #520]
  4067fc:	ldr	x0, [sp, #344]
  406800:	lsr	x0, x0, #32
  406804:	ldr	x1, [sp, #520]
  406808:	add	x0, x1, x0
  40680c:	str	x0, [sp, #328]
  406810:	ldr	x0, [sp, #344]
  406814:	and	x0, x0, #0xffffffff
  406818:	lsl	x1, x0, #32
  40681c:	ldr	x0, [sp, #352]
  406820:	and	x0, x0, #0xffffffff
  406824:	add	x0, x1, x0
  406828:	str	x0, [sp, #320]
  40682c:	ldr	x0, [sp, #616]
  406830:	str	w0, [sp, #316]
  406834:	ldr	x0, [sp, #616]
  406838:	lsr	x0, x0, #32
  40683c:	str	w0, [sp, #312]
  406840:	ldr	x0, [sp, #648]
  406844:	str	w0, [sp, #308]
  406848:	ldr	x0, [sp, #648]
  40684c:	lsr	x0, x0, #32
  406850:	str	w0, [sp, #304]
  406854:	ldr	w1, [sp, #316]
  406858:	ldr	w0, [sp, #308]
  40685c:	mul	x0, x1, x0
  406860:	str	x0, [sp, #296]
  406864:	ldr	w1, [sp, #316]
  406868:	ldr	w0, [sp, #304]
  40686c:	mul	x0, x1, x0
  406870:	str	x0, [sp, #288]
  406874:	ldr	w1, [sp, #312]
  406878:	ldr	w0, [sp, #308]
  40687c:	mul	x0, x1, x0
  406880:	str	x0, [sp, #280]
  406884:	ldr	w1, [sp, #312]
  406888:	ldr	w0, [sp, #304]
  40688c:	mul	x0, x1, x0
  406890:	str	x0, [sp, #512]
  406894:	ldr	x0, [sp, #296]
  406898:	lsr	x0, x0, #32
  40689c:	ldr	x1, [sp, #288]
  4068a0:	add	x0, x1, x0
  4068a4:	str	x0, [sp, #288]
  4068a8:	ldr	x1, [sp, #288]
  4068ac:	ldr	x0, [sp, #280]
  4068b0:	add	x0, x1, x0
  4068b4:	str	x0, [sp, #288]
  4068b8:	ldr	x1, [sp, #288]
  4068bc:	ldr	x0, [sp, #280]
  4068c0:	cmp	x1, x0
  4068c4:	b.cs	4068d8 <ferror@plt+0x5608>  // b.hs, b.nlast
  4068c8:	ldr	x1, [sp, #512]
  4068cc:	mov	x0, #0x100000000           	// #4294967296
  4068d0:	add	x0, x1, x0
  4068d4:	str	x0, [sp, #512]
  4068d8:	ldr	x0, [sp, #288]
  4068dc:	lsr	x1, x0, #32
  4068e0:	ldr	x0, [sp, #512]
  4068e4:	add	x1, x1, x0
  4068e8:	add	x0, sp, #0x30
  4068ec:	str	x1, [x0, #24]
  4068f0:	ldr	x0, [sp, #288]
  4068f4:	and	x0, x0, #0xffffffff
  4068f8:	lsl	x1, x0, #32
  4068fc:	ldr	x0, [sp, #296]
  406900:	and	x0, x0, #0xffffffff
  406904:	add	x1, x1, x0
  406908:	add	x0, sp, #0x30
  40690c:	str	x1, [x0, #16]
  406910:	add	x0, sp, #0x30
  406914:	ldr	x1, [x0, #8]
  406918:	ldr	x0, [sp, #376]
  40691c:	add	x1, x1, x0
  406920:	add	x0, sp, #0x30
  406924:	str	x1, [x0, #8]
  406928:	add	x0, sp, #0x30
  40692c:	ldr	x0, [x0, #8]
  406930:	ldr	x1, [sp, #376]
  406934:	cmp	x1, x0
  406938:	cset	w0, hi  // hi = pmore
  40693c:	and	w0, w0, #0xff
  406940:	and	x0, x0, #0xff
  406944:	str	x0, [sp, #272]
  406948:	add	x0, sp, #0x30
  40694c:	ldr	x1, [x0, #16]
  406950:	ldr	x0, [sp, #384]
  406954:	add	x1, x1, x0
  406958:	add	x0, sp, #0x30
  40695c:	str	x1, [x0, #16]
  406960:	add	x0, sp, #0x30
  406964:	ldr	x0, [x0, #16]
  406968:	ldr	x1, [sp, #384]
  40696c:	cmp	x1, x0
  406970:	cset	w0, hi  // hi = pmore
  406974:	and	w0, w0, #0xff
  406978:	and	x0, x0, #0xff
  40697c:	str	x0, [sp, #264]
  406980:	add	x0, sp, #0x30
  406984:	ldr	x1, [x0, #16]
  406988:	ldr	x0, [sp, #272]
  40698c:	add	x1, x1, x0
  406990:	add	x0, sp, #0x30
  406994:	str	x1, [x0, #16]
  406998:	add	x0, sp, #0x30
  40699c:	ldr	x0, [x0, #16]
  4069a0:	ldr	x1, [sp, #272]
  4069a4:	cmp	x1, x0
  4069a8:	cset	w0, hi  // hi = pmore
  4069ac:	and	w0, w0, #0xff
  4069b0:	and	x0, x0, #0xff
  4069b4:	ldr	x1, [sp, #264]
  4069b8:	orr	x0, x1, x0
  4069bc:	str	x0, [sp, #264]
  4069c0:	add	x0, sp, #0x30
  4069c4:	ldr	x1, [x0, #24]
  4069c8:	ldr	x0, [sp, #264]
  4069cc:	add	x1, x1, x0
  4069d0:	add	x0, sp, #0x30
  4069d4:	str	x1, [x0, #24]
  4069d8:	add	x0, sp, #0x30
  4069dc:	ldr	x1, [x0, #8]
  4069e0:	ldr	x0, [sp, #320]
  4069e4:	add	x1, x1, x0
  4069e8:	add	x0, sp, #0x30
  4069ec:	str	x1, [x0, #8]
  4069f0:	add	x0, sp, #0x30
  4069f4:	ldr	x0, [x0, #8]
  4069f8:	ldr	x1, [sp, #320]
  4069fc:	cmp	x1, x0
  406a00:	cset	w0, hi  // hi = pmore
  406a04:	and	w0, w0, #0xff
  406a08:	and	x0, x0, #0xff
  406a0c:	str	x0, [sp, #256]
  406a10:	add	x0, sp, #0x30
  406a14:	ldr	x1, [x0, #16]
  406a18:	ldr	x0, [sp, #328]
  406a1c:	add	x1, x1, x0
  406a20:	add	x0, sp, #0x30
  406a24:	str	x1, [x0, #16]
  406a28:	add	x0, sp, #0x30
  406a2c:	ldr	x0, [x0, #16]
  406a30:	ldr	x1, [sp, #328]
  406a34:	cmp	x1, x0
  406a38:	cset	w0, hi  // hi = pmore
  406a3c:	and	w0, w0, #0xff
  406a40:	and	x0, x0, #0xff
  406a44:	str	x0, [sp, #248]
  406a48:	add	x0, sp, #0x30
  406a4c:	ldr	x1, [x0, #16]
  406a50:	ldr	x0, [sp, #256]
  406a54:	add	x1, x1, x0
  406a58:	add	x0, sp, #0x30
  406a5c:	str	x1, [x0, #16]
  406a60:	add	x0, sp, #0x30
  406a64:	ldr	x0, [x0, #16]
  406a68:	ldr	x1, [sp, #256]
  406a6c:	cmp	x1, x0
  406a70:	cset	w0, hi  // hi = pmore
  406a74:	and	w0, w0, #0xff
  406a78:	and	x0, x0, #0xff
  406a7c:	ldr	x1, [sp, #248]
  406a80:	orr	x0, x1, x0
  406a84:	str	x0, [sp, #248]
  406a88:	add	x0, sp, #0x30
  406a8c:	ldr	x1, [x0, #24]
  406a90:	ldr	x0, [sp, #248]
  406a94:	add	x1, x1, x0
  406a98:	add	x0, sp, #0x30
  406a9c:	str	x1, [x0, #24]
  406aa0:	mov	x0, #0x1                   	// #1
  406aa4:	str	x0, [sp, #240]
  406aa8:	mov	x0, #0x33                  	// #51
  406aac:	str	x0, [sp, #232]
  406ab0:	mov	x1, #0x40                  	// #64
  406ab4:	ldr	x0, [sp, #232]
  406ab8:	sub	x0, x1, x0
  406abc:	str	x0, [sp, #224]
  406ac0:	str	xzr, [sp, #504]
  406ac4:	str	xzr, [sp, #496]
  406ac8:	b	406af0 <ferror@plt+0x5820>
  406acc:	add	x0, sp, #0x30
  406ad0:	ldr	x1, [sp, #504]
  406ad4:	ldr	x0, [x0, x1, lsl #3]
  406ad8:	ldr	x1, [sp, #496]
  406adc:	orr	x0, x1, x0
  406ae0:	str	x0, [sp, #496]
  406ae4:	ldr	x0, [sp, #504]
  406ae8:	add	x0, x0, #0x1
  406aec:	str	x0, [sp, #504]
  406af0:	ldr	x1, [sp, #504]
  406af4:	ldr	x0, [sp, #240]
  406af8:	cmp	x1, x0
  406afc:	b.lt	406acc <ferror@plt+0x57fc>  // b.tstop
  406b00:	ldr	x0, [sp, #232]
  406b04:	cmp	x0, #0x0
  406b08:	b.ne	406b5c <ferror@plt+0x588c>  // b.any
  406b0c:	str	xzr, [sp, #504]
  406b10:	b	406b40 <ferror@plt+0x5870>
  406b14:	ldr	x1, [sp, #504]
  406b18:	ldr	x0, [sp, #240]
  406b1c:	add	x1, x1, x0
  406b20:	add	x0, sp, #0x30
  406b24:	ldr	x2, [x0, x1, lsl #3]
  406b28:	add	x0, sp, #0x30
  406b2c:	ldr	x1, [sp, #504]
  406b30:	str	x2, [x0, x1, lsl #3]
  406b34:	ldr	x0, [sp, #504]
  406b38:	add	x0, x0, #0x1
  406b3c:	str	x0, [sp, #504]
  406b40:	mov	x1, #0x3                   	// #3
  406b44:	ldr	x0, [sp, #240]
  406b48:	sub	x0, x1, x0
  406b4c:	ldr	x1, [sp, #504]
  406b50:	cmp	x1, x0
  406b54:	b.le	406b14 <ferror@plt+0x5844>
  406b58:	b	406c38 <ferror@plt+0x5968>
  406b5c:	add	x0, sp, #0x30
  406b60:	ldr	x1, [sp, #504]
  406b64:	ldr	x0, [x0, x1, lsl #3]
  406b68:	ldr	x1, [sp, #224]
  406b6c:	lsl	x0, x0, x1
  406b70:	ldr	x1, [sp, #496]
  406b74:	orr	x0, x1, x0
  406b78:	str	x0, [sp, #496]
  406b7c:	str	xzr, [sp, #504]
  406b80:	b	406bdc <ferror@plt+0x590c>
  406b84:	ldr	x1, [sp, #504]
  406b88:	ldr	x0, [sp, #240]
  406b8c:	add	x1, x1, x0
  406b90:	add	x0, sp, #0x30
  406b94:	ldr	x0, [x0, x1, lsl #3]
  406b98:	ldr	x1, [sp, #232]
  406b9c:	lsr	x1, x0, x1
  406ba0:	ldr	x2, [sp, #504]
  406ba4:	ldr	x0, [sp, #240]
  406ba8:	add	x0, x2, x0
  406bac:	add	x2, x0, #0x1
  406bb0:	add	x0, sp, #0x30
  406bb4:	ldr	x0, [x0, x2, lsl #3]
  406bb8:	ldr	x2, [sp, #224]
  406bbc:	lsl	x0, x0, x2
  406bc0:	orr	x2, x1, x0
  406bc4:	add	x0, sp, #0x30
  406bc8:	ldr	x1, [sp, #504]
  406bcc:	str	x2, [x0, x1, lsl #3]
  406bd0:	ldr	x0, [sp, #504]
  406bd4:	add	x0, x0, #0x1
  406bd8:	str	x0, [sp, #504]
  406bdc:	mov	x1, #0x3                   	// #3
  406be0:	ldr	x0, [sp, #240]
  406be4:	sub	x0, x1, x0
  406be8:	ldr	x1, [sp, #504]
  406bec:	cmp	x1, x0
  406bf0:	b.lt	406b84 <ferror@plt+0x58b4>  // b.tstop
  406bf4:	add	x0, sp, #0x30
  406bf8:	ldr	x1, [x0, #24]
  406bfc:	ldr	x0, [sp, #232]
  406c00:	mov	w3, w0
  406c04:	ldr	x0, [sp, #504]
  406c08:	add	x2, x0, #0x1
  406c0c:	str	x2, [sp, #504]
  406c10:	lsr	x2, x1, x3
  406c14:	add	x1, sp, #0x30
  406c18:	str	x2, [x1, x0, lsl #3]
  406c1c:	b	406c38 <ferror@plt+0x5968>
  406c20:	add	x0, sp, #0x30
  406c24:	ldr	x1, [sp, #504]
  406c28:	str	xzr, [x0, x1, lsl #3]
  406c2c:	ldr	x0, [sp, #504]
  406c30:	add	x0, x0, #0x1
  406c34:	str	x0, [sp, #504]
  406c38:	ldr	x0, [sp, #504]
  406c3c:	cmp	x0, #0x3
  406c40:	b.le	406c20 <ferror@plt+0x5950>
  406c44:	ldr	x0, [sp, #496]
  406c48:	cmp	x0, #0x0
  406c4c:	cset	w0, ne  // ne = any
  406c50:	and	w0, w0, #0xff
  406c54:	str	w0, [sp, #220]
  406c58:	add	x0, sp, #0x30
  406c5c:	ldr	x1, [x0]
  406c60:	ldrsw	x0, [sp, #220]
  406c64:	orr	x1, x1, x0
  406c68:	add	x0, sp, #0x30
  406c6c:	str	x1, [x0]
  406c70:	add	x0, sp, #0x30
  406c74:	ldr	x0, [x0]
  406c78:	str	x0, [sp, #568]
  406c7c:	add	x0, sp, #0x30
  406c80:	ldr	x0, [x0, #8]
  406c84:	str	x0, [sp, #560]
  406c88:	ldr	x0, [sp, #560]
  406c8c:	and	x0, x0, #0x10000000000000
  406c90:	cmp	x0, #0x0
  406c94:	b.eq	406ccc <ferror@plt+0x59fc>  // b.none
  406c98:	ldr	x0, [sp, #560]
  406c9c:	lsl	x1, x0, #63
  406ca0:	ldr	x0, [sp, #568]
  406ca4:	lsr	x0, x0, #1
  406ca8:	orr	x1, x1, x0
  406cac:	ldr	x0, [sp, #568]
  406cb0:	and	x0, x0, #0x1
  406cb4:	orr	x0, x1, x0
  406cb8:	str	x0, [sp, #568]
  406cbc:	ldr	x0, [sp, #560]
  406cc0:	lsr	x0, x0, #1
  406cc4:	str	x0, [sp, #560]
  406cc8:	b	406db0 <ferror@plt+0x5ae0>
  406ccc:	ldr	x0, [sp, #576]
  406cd0:	sub	x0, x0, #0x1
  406cd4:	str	x0, [sp, #576]
  406cd8:	b	406db0 <ferror@plt+0x5ae0>
  406cdc:	ldr	x0, [sp, #616]
  406ce0:	and	x0, x0, #0x800000000000
  406ce4:	cmp	x0, #0x0
  406ce8:	b.eq	406d18 <ferror@plt+0x5a48>  // b.none
  406cec:	ldr	x0, [sp, #648]
  406cf0:	and	x0, x0, #0x800000000000
  406cf4:	cmp	x0, #0x0
  406cf8:	b.ne	406d18 <ferror@plt+0x5a48>  // b.any
  406cfc:	ldr	x0, [sp, #472]
  406d00:	str	x0, [sp, #656]
  406d04:	ldr	x0, [sp, #640]
  406d08:	str	x0, [sp, #568]
  406d0c:	ldr	x0, [sp, #648]
  406d10:	str	x0, [sp, #560]
  406d14:	b	406d30 <ferror@plt+0x5a60>
  406d18:	ldr	x0, [sp, #480]
  406d1c:	str	x0, [sp, #656]
  406d20:	ldr	x0, [sp, #608]
  406d24:	str	x0, [sp, #568]
  406d28:	ldr	x0, [sp, #616]
  406d2c:	str	x0, [sp, #560]
  406d30:	mov	x0, #0x3                   	// #3
  406d34:	str	x0, [sp, #664]
  406d38:	b	406db0 <ferror@plt+0x5ae0>
  406d3c:	ldr	x0, [sp, #480]
  406d40:	str	x0, [sp, #656]
  406d44:	ldr	x0, [sp, #608]
  406d48:	str	x0, [sp, #568]
  406d4c:	ldr	x0, [sp, #616]
  406d50:	str	x0, [sp, #560]
  406d54:	ldr	x0, [sp, #584]
  406d58:	str	x0, [sp, #664]
  406d5c:	b	406db0 <ferror@plt+0x5ae0>
  406d60:	ldr	x0, [sp, #472]
  406d64:	str	x0, [sp, #656]
  406d68:	ldr	x0, [sp, #640]
  406d6c:	str	x0, [sp, #568]
  406d70:	ldr	x0, [sp, #648]
  406d74:	str	x0, [sp, #560]
  406d78:	ldr	x0, [sp, #632]
  406d7c:	str	x0, [sp, #664]
  406d80:	b	406db0 <ferror@plt+0x5ae0>
  406d84:	str	xzr, [sp, #656]
  406d88:	mov	x0, #0x3                   	// #3
  406d8c:	str	x0, [sp, #664]
  406d90:	mov	x0, #0xffffffffffffffff    	// #-1
  406d94:	str	x0, [sp, #568]
  406d98:	mov	x0, #0xffffffffffff        	// #281474976710655
  406d9c:	str	x0, [sp, #560]
  406da0:	ldr	w0, [sp, #596]
  406da4:	orr	w0, w0, #0x1
  406da8:	str	w0, [sp, #596]
  406dac:	b	406db0 <ferror@plt+0x5ae0>
  406db0:	ldr	x0, [sp, #664]
  406db4:	cmp	x0, #0x3
  406db8:	b.eq	40754c <ferror@plt+0x627c>  // b.none
  406dbc:	ldr	x0, [sp, #664]
  406dc0:	cmp	x0, #0x3
  406dc4:	b.gt	407564 <ferror@plt+0x6294>
  406dc8:	ldr	x0, [sp, #664]
  406dcc:	cmp	x0, #0x2
  406dd0:	b.eq	407538 <ferror@plt+0x6268>  // b.none
  406dd4:	ldr	x0, [sp, #664]
  406dd8:	cmp	x0, #0x2
  406ddc:	b.gt	407564 <ferror@plt+0x6294>
  406de0:	ldr	x0, [sp, #664]
  406de4:	cmp	x0, #0x0
  406de8:	b.eq	406dfc <ferror@plt+0x5b2c>  // b.none
  406dec:	ldr	x0, [sp, #664]
  406df0:	cmp	x0, #0x1
  406df4:	b.eq	407528 <ferror@plt+0x6258>  // b.none
  406df8:	b	407564 <ferror@plt+0x6294>
  406dfc:	ldr	x1, [sp, #576]
  406e00:	mov	x0, #0x3fff                	// #16383
  406e04:	add	x0, x1, x0
  406e08:	str	x0, [sp, #576]
  406e0c:	ldr	x0, [sp, #576]
  406e10:	cmp	x0, #0x0
  406e14:	b.le	407090 <ferror@plt+0x5dc0>
  406e18:	ldr	x0, [sp, #568]
  406e1c:	and	x0, x0, #0x7
  406e20:	cmp	x0, #0x0
  406e24:	b.eq	406f6c <ferror@plt+0x5c9c>  // b.none
  406e28:	ldr	w0, [sp, #596]
  406e2c:	orr	w0, w0, #0x10
  406e30:	str	w0, [sp, #596]
  406e34:	ldr	x0, [sp, #488]
  406e38:	and	x0, x0, #0xc00000
  406e3c:	cmp	x0, #0xc00, lsl #12
  406e40:	b.eq	406f74 <ferror@plt+0x5ca4>  // b.none
  406e44:	cmp	x0, #0xc00, lsl #12
  406e48:	b.hi	406f78 <ferror@plt+0x5ca8>  // b.pmore
  406e4c:	cmp	x0, #0x800, lsl #12
  406e50:	b.eq	406f14 <ferror@plt+0x5c44>  // b.none
  406e54:	cmp	x0, #0x800, lsl #12
  406e58:	b.hi	406f78 <ferror@plt+0x5ca8>  // b.pmore
  406e5c:	cmp	x0, #0x0
  406e60:	b.eq	406e70 <ferror@plt+0x5ba0>  // b.none
  406e64:	cmp	x0, #0x400, lsl #12
  406e68:	b.eq	406ebc <ferror@plt+0x5bec>  // b.none
  406e6c:	b	406f78 <ferror@plt+0x5ca8>
  406e70:	ldr	x0, [sp, #568]
  406e74:	and	x0, x0, #0xf
  406e78:	cmp	x0, #0x4
  406e7c:	b.eq	406f74 <ferror@plt+0x5ca4>  // b.none
  406e80:	ldr	x0, [sp, #568]
  406e84:	add	x0, x0, #0x4
  406e88:	str	x0, [sp, #144]
  406e8c:	ldr	x1, [sp, #144]
  406e90:	ldr	x0, [sp, #568]
  406e94:	cmp	x1, x0
  406e98:	cset	w0, cc  // cc = lo, ul, last
  406e9c:	and	w0, w0, #0xff
  406ea0:	and	x0, x0, #0xff
  406ea4:	ldr	x1, [sp, #560]
  406ea8:	add	x0, x1, x0
  406eac:	str	x0, [sp, #560]
  406eb0:	ldr	x0, [sp, #144]
  406eb4:	str	x0, [sp, #568]
  406eb8:	b	406f74 <ferror@plt+0x5ca4>
  406ebc:	ldr	x0, [sp, #656]
  406ec0:	cmp	x0, #0x0
  406ec4:	b.ne	406f74 <ferror@plt+0x5ca4>  // b.any
  406ec8:	ldr	x0, [sp, #568]
  406ecc:	and	x0, x0, #0x7
  406ed0:	cmp	x0, #0x0
  406ed4:	b.eq	406f74 <ferror@plt+0x5ca4>  // b.none
  406ed8:	ldr	x0, [sp, #568]
  406edc:	add	x0, x0, #0x8
  406ee0:	str	x0, [sp, #152]
  406ee4:	ldr	x1, [sp, #152]
  406ee8:	ldr	x0, [sp, #568]
  406eec:	cmp	x1, x0
  406ef0:	cset	w0, cc  // cc = lo, ul, last
  406ef4:	and	w0, w0, #0xff
  406ef8:	and	x0, x0, #0xff
  406efc:	ldr	x1, [sp, #560]
  406f00:	add	x0, x1, x0
  406f04:	str	x0, [sp, #560]
  406f08:	ldr	x0, [sp, #152]
  406f0c:	str	x0, [sp, #568]
  406f10:	b	406f74 <ferror@plt+0x5ca4>
  406f14:	ldr	x0, [sp, #656]
  406f18:	cmp	x0, #0x0
  406f1c:	b.eq	406f74 <ferror@plt+0x5ca4>  // b.none
  406f20:	ldr	x0, [sp, #568]
  406f24:	and	x0, x0, #0x7
  406f28:	cmp	x0, #0x0
  406f2c:	b.eq	406f74 <ferror@plt+0x5ca4>  // b.none
  406f30:	ldr	x0, [sp, #568]
  406f34:	add	x0, x0, #0x8
  406f38:	str	x0, [sp, #160]
  406f3c:	ldr	x1, [sp, #160]
  406f40:	ldr	x0, [sp, #568]
  406f44:	cmp	x1, x0
  406f48:	cset	w0, cc  // cc = lo, ul, last
  406f4c:	and	w0, w0, #0xff
  406f50:	and	x0, x0, #0xff
  406f54:	ldr	x1, [sp, #560]
  406f58:	add	x0, x1, x0
  406f5c:	str	x0, [sp, #560]
  406f60:	ldr	x0, [sp, #160]
  406f64:	str	x0, [sp, #568]
  406f68:	b	406f74 <ferror@plt+0x5ca4>
  406f6c:	nop
  406f70:	b	406f78 <ferror@plt+0x5ca8>
  406f74:	nop
  406f78:	ldr	x0, [sp, #560]
  406f7c:	and	x0, x0, #0x10000000000000
  406f80:	cmp	x0, #0x0
  406f84:	b.eq	406fa0 <ferror@plt+0x5cd0>  // b.none
  406f88:	ldr	x0, [sp, #560]
  406f8c:	and	x0, x0, #0xffefffffffffffff
  406f90:	str	x0, [sp, #560]
  406f94:	ldr	x0, [sp, #576]
  406f98:	add	x0, x0, #0x1
  406f9c:	str	x0, [sp, #576]
  406fa0:	ldr	x0, [sp, #568]
  406fa4:	lsr	x1, x0, #3
  406fa8:	ldr	x0, [sp, #560]
  406fac:	lsl	x0, x0, #61
  406fb0:	orr	x0, x1, x0
  406fb4:	str	x0, [sp, #568]
  406fb8:	ldr	x0, [sp, #560]
  406fbc:	lsr	x0, x0, #3
  406fc0:	str	x0, [sp, #560]
  406fc4:	ldr	x1, [sp, #576]
  406fc8:	mov	x0, #0x7ffe                	// #32766
  406fcc:	cmp	x1, x0
  406fd0:	b.le	407560 <ferror@plt+0x6290>
  406fd4:	ldr	x0, [sp, #488]
  406fd8:	and	x0, x0, #0xc00000
  406fdc:	cmp	x0, #0x800, lsl #12
  406fe0:	b.eq	407024 <ferror@plt+0x5d54>  // b.none
  406fe4:	cmp	x0, #0x800, lsl #12
  406fe8:	b.hi	40703c <ferror@plt+0x5d6c>  // b.pmore
  406fec:	cmp	x0, #0x0
  406ff0:	b.eq	407000 <ferror@plt+0x5d30>  // b.none
  406ff4:	cmp	x0, #0x400, lsl #12
  406ff8:	b.eq	40700c <ferror@plt+0x5d3c>  // b.none
  406ffc:	b	40703c <ferror@plt+0x5d6c>
  407000:	mov	x0, #0x2                   	// #2
  407004:	str	x0, [sp, #664]
  407008:	b	407038 <ferror@plt+0x5d68>
  40700c:	ldr	x0, [sp, #656]
  407010:	cmp	x0, #0x0
  407014:	b.ne	407038 <ferror@plt+0x5d68>  // b.any
  407018:	mov	x0, #0x2                   	// #2
  40701c:	str	x0, [sp, #664]
  407020:	b	407038 <ferror@plt+0x5d68>
  407024:	ldr	x0, [sp, #656]
  407028:	cmp	x0, #0x0
  40702c:	b.eq	407038 <ferror@plt+0x5d68>  // b.none
  407030:	mov	x0, #0x2                   	// #2
  407034:	str	x0, [sp, #664]
  407038:	nop
  40703c:	ldr	x0, [sp, #664]
  407040:	cmp	x0, #0x2
  407044:	b.ne	40705c <ferror@plt+0x5d8c>  // b.any
  407048:	mov	x0, #0x7fff                	// #32767
  40704c:	str	x0, [sp, #576]
  407050:	str	xzr, [sp, #568]
  407054:	str	xzr, [sp, #560]
  407058:	b	407074 <ferror@plt+0x5da4>
  40705c:	mov	x0, #0x7ffe                	// #32766
  407060:	str	x0, [sp, #576]
  407064:	mov	x0, #0xffffffffffffffff    	// #-1
  407068:	str	x0, [sp, #568]
  40706c:	mov	x0, #0xffffffffffffffff    	// #-1
  407070:	str	x0, [sp, #560]
  407074:	ldr	w0, [sp, #596]
  407078:	orr	w0, w0, #0x4
  40707c:	str	w0, [sp, #596]
  407080:	ldr	w0, [sp, #596]
  407084:	orr	w0, w0, #0x10
  407088:	str	w0, [sp, #596]
  40708c:	b	407560 <ferror@plt+0x6290>
  407090:	mov	w0, #0x1                   	// #1
  407094:	str	w0, [sp, #216]
  407098:	mov	x1, #0x1                   	// #1
  40709c:	ldr	x0, [sp, #576]
  4070a0:	sub	x0, x1, x0
  4070a4:	str	x0, [sp, #576]
  4070a8:	ldr	x0, [sp, #576]
  4070ac:	cmp	x0, #0x74
  4070b0:	b.gt	407388 <ferror@plt+0x60b8>
  4070b4:	ldr	x0, [sp, #576]
  4070b8:	cmp	x0, #0x3f
  4070bc:	b.gt	407134 <ferror@plt+0x5e64>
  4070c0:	ldr	x0, [sp, #576]
  4070c4:	mov	w1, w0
  4070c8:	mov	w0, #0x40                  	// #64
  4070cc:	sub	w0, w0, w1
  4070d0:	ldr	x1, [sp, #560]
  4070d4:	lsl	x1, x1, x0
  4070d8:	ldr	x0, [sp, #576]
  4070dc:	mov	w2, w0
  4070e0:	ldr	x0, [sp, #568]
  4070e4:	lsr	x0, x0, x2
  4070e8:	orr	x1, x1, x0
  4070ec:	ldr	x0, [sp, #576]
  4070f0:	mov	w2, w0
  4070f4:	mov	w0, #0x40                  	// #64
  4070f8:	sub	w0, w0, w2
  4070fc:	ldr	x2, [sp, #568]
  407100:	lsl	x0, x2, x0
  407104:	cmp	x0, #0x0
  407108:	cset	w0, ne  // ne = any
  40710c:	and	w0, w0, #0xff
  407110:	sxtw	x0, w0
  407114:	orr	x0, x1, x0
  407118:	str	x0, [sp, #568]
  40711c:	ldr	x0, [sp, #576]
  407120:	mov	w1, w0
  407124:	ldr	x0, [sp, #560]
  407128:	lsr	x0, x0, x1
  40712c:	str	x0, [sp, #560]
  407130:	b	407194 <ferror@plt+0x5ec4>
  407134:	ldr	x0, [sp, #576]
  407138:	sub	w0, w0, #0x40
  40713c:	ldr	x1, [sp, #560]
  407140:	lsr	x1, x1, x0
  407144:	ldr	x0, [sp, #576]
  407148:	cmp	x0, #0x40
  40714c:	b.eq	40716c <ferror@plt+0x5e9c>  // b.none
  407150:	ldr	x0, [sp, #576]
  407154:	mov	w2, w0
  407158:	mov	w0, #0x80                  	// #128
  40715c:	sub	w0, w0, w2
  407160:	ldr	x2, [sp, #560]
  407164:	lsl	x0, x2, x0
  407168:	b	407170 <ferror@plt+0x5ea0>
  40716c:	mov	x0, #0x0                   	// #0
  407170:	ldr	x2, [sp, #568]
  407174:	orr	x0, x0, x2
  407178:	cmp	x0, #0x0
  40717c:	cset	w0, ne  // ne = any
  407180:	and	w0, w0, #0xff
  407184:	and	x0, x0, #0xff
  407188:	orr	x0, x1, x0
  40718c:	str	x0, [sp, #568]
  407190:	str	xzr, [sp, #560]
  407194:	ldr	x0, [sp, #568]
  407198:	and	x0, x0, #0x7
  40719c:	cmp	x0, #0x0
  4071a0:	b.eq	4072e8 <ferror@plt+0x6018>  // b.none
  4071a4:	ldr	w0, [sp, #596]
  4071a8:	orr	w0, w0, #0x10
  4071ac:	str	w0, [sp, #596]
  4071b0:	ldr	x0, [sp, #488]
  4071b4:	and	x0, x0, #0xc00000
  4071b8:	cmp	x0, #0xc00, lsl #12
  4071bc:	b.eq	4072f0 <ferror@plt+0x6020>  // b.none
  4071c0:	cmp	x0, #0xc00, lsl #12
  4071c4:	b.hi	4072f4 <ferror@plt+0x6024>  // b.pmore
  4071c8:	cmp	x0, #0x800, lsl #12
  4071cc:	b.eq	407290 <ferror@plt+0x5fc0>  // b.none
  4071d0:	cmp	x0, #0x800, lsl #12
  4071d4:	b.hi	4072f4 <ferror@plt+0x6024>  // b.pmore
  4071d8:	cmp	x0, #0x0
  4071dc:	b.eq	4071ec <ferror@plt+0x5f1c>  // b.none
  4071e0:	cmp	x0, #0x400, lsl #12
  4071e4:	b.eq	407238 <ferror@plt+0x5f68>  // b.none
  4071e8:	b	4072f4 <ferror@plt+0x6024>
  4071ec:	ldr	x0, [sp, #568]
  4071f0:	and	x0, x0, #0xf
  4071f4:	cmp	x0, #0x4
  4071f8:	b.eq	4072f0 <ferror@plt+0x6020>  // b.none
  4071fc:	ldr	x0, [sp, #568]
  407200:	add	x0, x0, #0x4
  407204:	str	x0, [sp, #168]
  407208:	ldr	x1, [sp, #168]
  40720c:	ldr	x0, [sp, #568]
  407210:	cmp	x1, x0
  407214:	cset	w0, cc  // cc = lo, ul, last
  407218:	and	w0, w0, #0xff
  40721c:	and	x0, x0, #0xff
  407220:	ldr	x1, [sp, #560]
  407224:	add	x0, x1, x0
  407228:	str	x0, [sp, #560]
  40722c:	ldr	x0, [sp, #168]
  407230:	str	x0, [sp, #568]
  407234:	b	4072f0 <ferror@plt+0x6020>
  407238:	ldr	x0, [sp, #656]
  40723c:	cmp	x0, #0x0
  407240:	b.ne	4072f0 <ferror@plt+0x6020>  // b.any
  407244:	ldr	x0, [sp, #568]
  407248:	and	x0, x0, #0x7
  40724c:	cmp	x0, #0x0
  407250:	b.eq	4072f0 <ferror@plt+0x6020>  // b.none
  407254:	ldr	x0, [sp, #568]
  407258:	add	x0, x0, #0x8
  40725c:	str	x0, [sp, #176]
  407260:	ldr	x1, [sp, #176]
  407264:	ldr	x0, [sp, #568]
  407268:	cmp	x1, x0
  40726c:	cset	w0, cc  // cc = lo, ul, last
  407270:	and	w0, w0, #0xff
  407274:	and	x0, x0, #0xff
  407278:	ldr	x1, [sp, #560]
  40727c:	add	x0, x1, x0
  407280:	str	x0, [sp, #560]
  407284:	ldr	x0, [sp, #176]
  407288:	str	x0, [sp, #568]
  40728c:	b	4072f0 <ferror@plt+0x6020>
  407290:	ldr	x0, [sp, #656]
  407294:	cmp	x0, #0x0
  407298:	b.eq	4072f0 <ferror@plt+0x6020>  // b.none
  40729c:	ldr	x0, [sp, #568]
  4072a0:	and	x0, x0, #0x7
  4072a4:	cmp	x0, #0x0
  4072a8:	b.eq	4072f0 <ferror@plt+0x6020>  // b.none
  4072ac:	ldr	x0, [sp, #568]
  4072b0:	add	x0, x0, #0x8
  4072b4:	str	x0, [sp, #184]
  4072b8:	ldr	x1, [sp, #184]
  4072bc:	ldr	x0, [sp, #568]
  4072c0:	cmp	x1, x0
  4072c4:	cset	w0, cc  // cc = lo, ul, last
  4072c8:	and	w0, w0, #0xff
  4072cc:	and	x0, x0, #0xff
  4072d0:	ldr	x1, [sp, #560]
  4072d4:	add	x0, x1, x0
  4072d8:	str	x0, [sp, #560]
  4072dc:	ldr	x0, [sp, #184]
  4072e0:	str	x0, [sp, #568]
  4072e4:	b	4072f0 <ferror@plt+0x6020>
  4072e8:	nop
  4072ec:	b	4072f4 <ferror@plt+0x6024>
  4072f0:	nop
  4072f4:	ldr	x0, [sp, #560]
  4072f8:	and	x0, x0, #0x8000000000000
  4072fc:	cmp	x0, #0x0
  407300:	b.eq	407324 <ferror@plt+0x6054>  // b.none
  407304:	mov	x0, #0x1                   	// #1
  407308:	str	x0, [sp, #576]
  40730c:	str	xzr, [sp, #568]
  407310:	str	xzr, [sp, #560]
  407314:	ldr	w0, [sp, #596]
  407318:	orr	w0, w0, #0x10
  40731c:	str	w0, [sp, #596]
  407320:	b	40734c <ferror@plt+0x607c>
  407324:	str	xzr, [sp, #576]
  407328:	ldr	x0, [sp, #568]
  40732c:	lsr	x1, x0, #3
  407330:	ldr	x0, [sp, #560]
  407334:	lsl	x0, x0, #61
  407338:	orr	x0, x1, x0
  40733c:	str	x0, [sp, #568]
  407340:	ldr	x0, [sp, #560]
  407344:	lsr	x0, x0, #3
  407348:	str	x0, [sp, #560]
  40734c:	ldr	w0, [sp, #216]
  407350:	cmp	w0, #0x0
  407354:	b.eq	407560 <ferror@plt+0x6290>  // b.none
  407358:	ldr	w0, [sp, #596]
  40735c:	and	w0, w0, #0x10
  407360:	cmp	w0, #0x0
  407364:	b.ne	407378 <ferror@plt+0x60a8>  // b.any
  407368:	ldr	x0, [sp, #488]
  40736c:	and	x0, x0, #0x800
  407370:	cmp	x0, #0x0
  407374:	b.eq	407560 <ferror@plt+0x6290>  // b.none
  407378:	ldr	w0, [sp, #596]
  40737c:	orr	w0, w0, #0x8
  407380:	str	w0, [sp, #596]
  407384:	b	407560 <ferror@plt+0x6290>
  407388:	str	xzr, [sp, #576]
  40738c:	ldr	x1, [sp, #560]
  407390:	ldr	x0, [sp, #568]
  407394:	orr	x0, x1, x0
  407398:	cmp	x0, #0x0
  40739c:	b.eq	407518 <ferror@plt+0x6248>  // b.none
  4073a0:	mov	x0, #0x1                   	// #1
  4073a4:	str	x0, [sp, #568]
  4073a8:	str	xzr, [sp, #560]
  4073ac:	ldr	x0, [sp, #568]
  4073b0:	and	x0, x0, #0x7
  4073b4:	cmp	x0, #0x0
  4073b8:	b.eq	407500 <ferror@plt+0x6230>  // b.none
  4073bc:	ldr	w0, [sp, #596]
  4073c0:	orr	w0, w0, #0x10
  4073c4:	str	w0, [sp, #596]
  4073c8:	ldr	x0, [sp, #488]
  4073cc:	and	x0, x0, #0xc00000
  4073d0:	cmp	x0, #0xc00, lsl #12
  4073d4:	b.eq	407508 <ferror@plt+0x6238>  // b.none
  4073d8:	cmp	x0, #0xc00, lsl #12
  4073dc:	b.hi	40750c <ferror@plt+0x623c>  // b.pmore
  4073e0:	cmp	x0, #0x800, lsl #12
  4073e4:	b.eq	4074a8 <ferror@plt+0x61d8>  // b.none
  4073e8:	cmp	x0, #0x800, lsl #12
  4073ec:	b.hi	40750c <ferror@plt+0x623c>  // b.pmore
  4073f0:	cmp	x0, #0x0
  4073f4:	b.eq	407404 <ferror@plt+0x6134>  // b.none
  4073f8:	cmp	x0, #0x400, lsl #12
  4073fc:	b.eq	407450 <ferror@plt+0x6180>  // b.none
  407400:	b	40750c <ferror@plt+0x623c>
  407404:	ldr	x0, [sp, #568]
  407408:	and	x0, x0, #0xf
  40740c:	cmp	x0, #0x4
  407410:	b.eq	407508 <ferror@plt+0x6238>  // b.none
  407414:	ldr	x0, [sp, #568]
  407418:	add	x0, x0, #0x4
  40741c:	str	x0, [sp, #192]
  407420:	ldr	x1, [sp, #192]
  407424:	ldr	x0, [sp, #568]
  407428:	cmp	x1, x0
  40742c:	cset	w0, cc  // cc = lo, ul, last
  407430:	and	w0, w0, #0xff
  407434:	and	x0, x0, #0xff
  407438:	ldr	x1, [sp, #560]
  40743c:	add	x0, x1, x0
  407440:	str	x0, [sp, #560]
  407444:	ldr	x0, [sp, #192]
  407448:	str	x0, [sp, #568]
  40744c:	b	407508 <ferror@plt+0x6238>
  407450:	ldr	x0, [sp, #656]
  407454:	cmp	x0, #0x0
  407458:	b.ne	407508 <ferror@plt+0x6238>  // b.any
  40745c:	ldr	x0, [sp, #568]
  407460:	and	x0, x0, #0x7
  407464:	cmp	x0, #0x0
  407468:	b.eq	407508 <ferror@plt+0x6238>  // b.none
  40746c:	ldr	x0, [sp, #568]
  407470:	add	x0, x0, #0x8
  407474:	str	x0, [sp, #200]
  407478:	ldr	x1, [sp, #200]
  40747c:	ldr	x0, [sp, #568]
  407480:	cmp	x1, x0
  407484:	cset	w0, cc  // cc = lo, ul, last
  407488:	and	w0, w0, #0xff
  40748c:	and	x0, x0, #0xff
  407490:	ldr	x1, [sp, #560]
  407494:	add	x0, x1, x0
  407498:	str	x0, [sp, #560]
  40749c:	ldr	x0, [sp, #200]
  4074a0:	str	x0, [sp, #568]
  4074a4:	b	407508 <ferror@plt+0x6238>
  4074a8:	ldr	x0, [sp, #656]
  4074ac:	cmp	x0, #0x0
  4074b0:	b.eq	407508 <ferror@plt+0x6238>  // b.none
  4074b4:	ldr	x0, [sp, #568]
  4074b8:	and	x0, x0, #0x7
  4074bc:	cmp	x0, #0x0
  4074c0:	b.eq	407508 <ferror@plt+0x6238>  // b.none
  4074c4:	ldr	x0, [sp, #568]
  4074c8:	add	x0, x0, #0x8
  4074cc:	str	x0, [sp, #208]
  4074d0:	ldr	x1, [sp, #208]
  4074d4:	ldr	x0, [sp, #568]
  4074d8:	cmp	x1, x0
  4074dc:	cset	w0, cc  // cc = lo, ul, last
  4074e0:	and	w0, w0, #0xff
  4074e4:	and	x0, x0, #0xff
  4074e8:	ldr	x1, [sp, #560]
  4074ec:	add	x0, x1, x0
  4074f0:	str	x0, [sp, #560]
  4074f4:	ldr	x0, [sp, #208]
  4074f8:	str	x0, [sp, #568]
  4074fc:	b	407508 <ferror@plt+0x6238>
  407500:	nop
  407504:	b	40750c <ferror@plt+0x623c>
  407508:	nop
  40750c:	ldr	x0, [sp, #568]
  407510:	lsr	x0, x0, #3
  407514:	str	x0, [sp, #568]
  407518:	ldr	w0, [sp, #596]
  40751c:	orr	w0, w0, #0x8
  407520:	str	w0, [sp, #596]
  407524:	b	407560 <ferror@plt+0x6290>
  407528:	str	xzr, [sp, #576]
  40752c:	str	xzr, [sp, #568]
  407530:	str	xzr, [sp, #560]
  407534:	b	407560 <ferror@plt+0x6290>
  407538:	mov	x0, #0x7fff                	// #32767
  40753c:	str	x0, [sp, #576]
  407540:	str	xzr, [sp, #568]
  407544:	str	xzr, [sp, #560]
  407548:	b	407560 <ferror@plt+0x6290>
  40754c:	mov	x0, #0x7fff                	// #32767
  407550:	str	x0, [sp, #576]
  407554:	ldr	x0, [sp, #560]
  407558:	orr	x0, x0, #0x800000000000
  40755c:	str	x0, [sp, #560]
  407560:	nop
  407564:	ldr	x0, [sp, #568]
  407568:	str	x0, [sp, #80]
  40756c:	ldr	x0, [sp, #560]
  407570:	and	x1, x0, #0xffffffffffff
  407574:	ldr	x0, [sp, #88]
  407578:	bfxil	x0, x1, #0, #48
  40757c:	str	x0, [sp, #88]
  407580:	ldr	x0, [sp, #576]
  407584:	and	w0, w0, #0x7fff
  407588:	and	w1, w0, #0xffff
  40758c:	ldrh	w0, [sp, #94]
  407590:	bfxil	w0, w1, #0, #15
  407594:	strh	w0, [sp, #94]
  407598:	ldr	x0, [sp, #656]
  40759c:	and	w0, w0, #0x1
  4075a0:	and	w1, w0, #0xff
  4075a4:	ldrb	w0, [sp, #95]
  4075a8:	bfi	w0, w1, #7, #1
  4075ac:	strb	w0, [sp, #95]
  4075b0:	ldr	q0, [sp, #80]
  4075b4:	str	q0, [sp, #128]
  4075b8:	ldrsw	x0, [sp, #596]
  4075bc:	cmp	x0, #0x0
  4075c0:	b.eq	4075cc <ferror@plt+0x62fc>  // b.none
  4075c4:	ldr	w0, [sp, #596]
  4075c8:	bl	407d98 <ferror@plt+0x6ac8>
  4075cc:	ldr	q0, [sp, #128]
  4075d0:	ldp	x29, x30, [sp]
  4075d4:	add	sp, sp, #0x2a0
  4075d8:	ret
  4075dc:	sub	sp, sp, #0x60
  4075e0:	str	w0, [sp, #12]
  4075e4:	ldr	w0, [sp, #12]
  4075e8:	cmp	w0, #0x0
  4075ec:	b.eq	4076f4 <ferror@plt+0x6424>  // b.none
  4075f0:	ldr	w0, [sp, #12]
  4075f4:	str	w0, [sp, #36]
  4075f8:	ldr	w0, [sp, #12]
  4075fc:	lsr	w0, w0, #31
  407600:	and	w0, w0, #0xff
  407604:	and	x0, x0, #0xff
  407608:	str	x0, [sp, #40]
  40760c:	ldr	x0, [sp, #40]
  407610:	cmp	x0, #0x0
  407614:	b.eq	407624 <ferror@plt+0x6354>  // b.none
  407618:	ldr	w0, [sp, #36]
  40761c:	neg	w0, w0
  407620:	str	w0, [sp, #36]
  407624:	ldr	w0, [sp, #36]
  407628:	clz	x0, x0
  40762c:	str	w0, [sp, #52]
  407630:	mov	w1, #0x403e                	// #16446
  407634:	ldr	w0, [sp, #52]
  407638:	sub	w0, w1, w0
  40763c:	sxtw	x0, w0
  407640:	str	x0, [sp, #56]
  407644:	ldr	w0, [sp, #36]
  407648:	str	x0, [sp, #64]
  40764c:	str	xzr, [sp, #72]
  407650:	mov	x1, #0x406f                	// #16495
  407654:	ldr	x0, [sp, #56]
  407658:	sub	x0, x1, x0
  40765c:	cmp	x0, #0x0
  407660:	b.le	407704 <ferror@plt+0x6434>
  407664:	mov	x1, #0x406f                	// #16495
  407668:	ldr	x0, [sp, #56]
  40766c:	sub	x0, x1, x0
  407670:	cmp	x0, #0x3f
  407674:	b.gt	4076d0 <ferror@plt+0x6400>
  407678:	ldr	x0, [sp, #56]
  40767c:	mov	w1, w0
  407680:	mov	w0, #0x406f                	// #16495
  407684:	sub	w0, w0, w1
  407688:	ldr	x1, [sp, #72]
  40768c:	lsl	x1, x1, x0
  407690:	ldr	x0, [sp, #56]
  407694:	mov	w2, w0
  407698:	mov	w0, #0xffffbfd1            	// #-16431
  40769c:	add	w0, w2, w0
  4076a0:	ldr	x2, [sp, #64]
  4076a4:	lsr	x0, x2, x0
  4076a8:	orr	x0, x1, x0
  4076ac:	str	x0, [sp, #72]
  4076b0:	ldr	x0, [sp, #56]
  4076b4:	mov	w1, w0
  4076b8:	mov	w0, #0x406f                	// #16495
  4076bc:	sub	w0, w0, w1
  4076c0:	ldr	x1, [sp, #64]
  4076c4:	lsl	x0, x1, x0
  4076c8:	str	x0, [sp, #64]
  4076cc:	b	407704 <ferror@plt+0x6434>
  4076d0:	ldr	x0, [sp, #56]
  4076d4:	mov	w1, w0
  4076d8:	mov	w0, #0x402f                	// #16431
  4076dc:	sub	w0, w0, w1
  4076e0:	ldr	x1, [sp, #64]
  4076e4:	lsl	x0, x1, x0
  4076e8:	str	x0, [sp, #72]
  4076ec:	str	xzr, [sp, #64]
  4076f0:	b	407704 <ferror@plt+0x6434>
  4076f4:	str	xzr, [sp, #40]
  4076f8:	str	xzr, [sp, #56]
  4076fc:	str	xzr, [sp, #64]
  407700:	str	xzr, [sp, #72]
  407704:	ldr	x0, [sp, #64]
  407708:	str	x0, [sp, #16]
  40770c:	ldr	x0, [sp, #72]
  407710:	and	x1, x0, #0xffffffffffff
  407714:	ldr	x0, [sp, #24]
  407718:	bfxil	x0, x1, #0, #48
  40771c:	str	x0, [sp, #24]
  407720:	ldr	x0, [sp, #56]
  407724:	and	w0, w0, #0x7fff
  407728:	and	w1, w0, #0xffff
  40772c:	ldrh	w0, [sp, #30]
  407730:	bfxil	w0, w1, #0, #15
  407734:	strh	w0, [sp, #30]
  407738:	ldr	x0, [sp, #40]
  40773c:	and	w0, w0, #0x1
  407740:	and	w1, w0, #0xff
  407744:	ldrb	w0, [sp, #31]
  407748:	bfi	w0, w1, #7, #1
  40774c:	strb	w0, [sp, #31]
  407750:	ldr	q0, [sp, #16]
  407754:	str	q0, [sp, #80]
  407758:	ldr	q0, [sp, #80]
  40775c:	add	sp, sp, #0x60
  407760:	ret
  407764:	stp	x29, x30, [sp, #-160]!
  407768:	mov	x29, sp
  40776c:	str	q0, [sp, #16]
  407770:	str	wzr, [sp, #132]
  407774:	str	xzr, [sp, #120]
  407778:	mrs	x0, fpcr
  40777c:	str	x0, [sp, #120]
  407780:	ldr	q0, [sp, #16]
  407784:	str	q0, [sp, #48]
  407788:	ldr	x0, [sp, #48]
  40778c:	str	x0, [sp, #144]
  407790:	ldr	x0, [sp, #56]
  407794:	ubfx	x0, x0, #0, #48
  407798:	str	x0, [sp, #112]
  40779c:	ldrh	w0, [sp, #62]
  4077a0:	ubfx	x0, x0, #0, #15
  4077a4:	and	w0, w0, #0xffff
  4077a8:	and	x0, x0, #0xffff
  4077ac:	str	x0, [sp, #104]
  4077b0:	ldrb	w0, [sp, #63]
  4077b4:	ubfx	x0, x0, #7, #1
  4077b8:	and	w0, w0, #0xff
  4077bc:	and	x0, x0, #0xff
  4077c0:	str	x0, [sp, #96]
  4077c4:	ldr	x0, [sp, #112]
  4077c8:	lsl	x1, x0, #3
  4077cc:	ldr	x0, [sp, #144]
  4077d0:	lsr	x0, x0, #61
  4077d4:	orr	x0, x1, x0
  4077d8:	str	x0, [sp, #112]
  4077dc:	ldr	x0, [sp, #144]
  4077e0:	lsl	x0, x0, #3
  4077e4:	str	x0, [sp, #144]
  4077e8:	ldr	x0, [sp, #96]
  4077ec:	str	x0, [sp, #88]
  4077f0:	ldr	x0, [sp, #104]
  4077f4:	add	x0, x0, #0x1
  4077f8:	and	x0, x0, #0x7ffe
  4077fc:	cmp	x0, #0x0
  407800:	b.eq	407a24 <ferror@plt+0x6754>  // b.none
  407804:	ldr	x1, [sp, #104]
  407808:	mov	x0, #0xffffffffffffc400    	// #-15360
  40780c:	add	x0, x1, x0
  407810:	str	x0, [sp, #136]
  407814:	ldr	x0, [sp, #136]
  407818:	cmp	x0, #0x7fe
  40781c:	b.le	4078a4 <ferror@plt+0x65d4>
  407820:	ldr	x0, [sp, #120]
  407824:	and	x0, x0, #0xc00000
  407828:	cmp	x0, #0x0
  40782c:	b.eq	407868 <ferror@plt+0x6598>  // b.none
  407830:	ldr	x0, [sp, #120]
  407834:	and	x0, x0, #0xc00000
  407838:	cmp	x0, #0x400, lsl #12
  40783c:	b.ne	40784c <ferror@plt+0x657c>  // b.any
  407840:	ldr	x0, [sp, #88]
  407844:	cmp	x0, #0x0
  407848:	b.eq	407868 <ferror@plt+0x6598>  // b.none
  40784c:	ldr	x0, [sp, #120]
  407850:	and	x0, x0, #0xc00000
  407854:	cmp	x0, #0x800, lsl #12
  407858:	b.ne	407878 <ferror@plt+0x65a8>  // b.any
  40785c:	ldr	x0, [sp, #88]
  407860:	cmp	x0, #0x0
  407864:	b.eq	407878 <ferror@plt+0x65a8>  // b.none
  407868:	mov	x0, #0x7ff                 	// #2047
  40786c:	str	x0, [sp, #136]
  407870:	str	xzr, [sp, #152]
  407874:	b	407888 <ferror@plt+0x65b8>
  407878:	mov	x0, #0x7fe                 	// #2046
  40787c:	str	x0, [sp, #136]
  407880:	mov	x0, #0xffffffffffffffff    	// #-1
  407884:	str	x0, [sp, #152]
  407888:	ldr	w0, [sp, #132]
  40788c:	orr	w0, w0, #0x10
  407890:	str	w0, [sp, #132]
  407894:	ldr	w0, [sp, #132]
  407898:	orr	w0, w0, #0x4
  40789c:	str	w0, [sp, #132]
  4078a0:	b	407b0c <ferror@plt+0x683c>
  4078a4:	ldr	x0, [sp, #136]
  4078a8:	cmp	x0, #0x0
  4078ac:	b.gt	4079d8 <ferror@plt+0x6708>
  4078b0:	ldr	x0, [sp, #136]
  4078b4:	cmn	x0, #0x34
  4078b8:	b.ge	4078d4 <ferror@plt+0x6604>  // b.tcont
  4078bc:	str	xzr, [sp, #144]
  4078c0:	str	xzr, [sp, #112]
  4078c4:	ldr	x0, [sp, #144]
  4078c8:	orr	x0, x0, #0x1
  4078cc:	str	x0, [sp, #144]
  4078d0:	b	4079d0 <ferror@plt+0x6700>
  4078d4:	ldr	x0, [sp, #112]
  4078d8:	orr	x0, x0, #0x8000000000000
  4078dc:	str	x0, [sp, #112]
  4078e0:	mov	x1, #0x3d                  	// #61
  4078e4:	ldr	x0, [sp, #136]
  4078e8:	sub	x0, x1, x0
  4078ec:	cmp	x0, #0x3f
  4078f0:	b.gt	407968 <ferror@plt+0x6698>
  4078f4:	ldr	x0, [sp, #136]
  4078f8:	add	w0, w0, #0x3
  4078fc:	ldr	x1, [sp, #112]
  407900:	lsl	x1, x1, x0
  407904:	ldr	x0, [sp, #136]
  407908:	mov	w2, w0
  40790c:	mov	w0, #0x3d                  	// #61
  407910:	sub	w0, w0, w2
  407914:	ldr	x2, [sp, #144]
  407918:	lsr	x0, x2, x0
  40791c:	orr	x1, x1, x0
  407920:	ldr	x0, [sp, #136]
  407924:	add	w0, w0, #0x3
  407928:	ldr	x2, [sp, #144]
  40792c:	lsl	x0, x2, x0
  407930:	cmp	x0, #0x0
  407934:	cset	w0, ne  // ne = any
  407938:	and	w0, w0, #0xff
  40793c:	sxtw	x0, w0
  407940:	orr	x0, x1, x0
  407944:	str	x0, [sp, #144]
  407948:	ldr	x0, [sp, #136]
  40794c:	mov	w1, w0
  407950:	mov	w0, #0x3d                  	// #61
  407954:	sub	w0, w0, w1
  407958:	ldr	x1, [sp, #112]
  40795c:	lsr	x0, x1, x0
  407960:	str	x0, [sp, #112]
  407964:	b	4079d0 <ferror@plt+0x6700>
  407968:	ldr	x0, [sp, #136]
  40796c:	mov	w1, w0
  407970:	mov	w0, #0xfffffffd            	// #-3
  407974:	sub	w0, w0, w1
  407978:	ldr	x1, [sp, #112]
  40797c:	lsr	x1, x1, x0
  407980:	mov	x2, #0x3d                  	// #61
  407984:	ldr	x0, [sp, #136]
  407988:	sub	x0, x2, x0
  40798c:	cmp	x0, #0x40
  407990:	b.eq	4079a8 <ferror@plt+0x66d8>  // b.none
  407994:	ldr	x0, [sp, #136]
  407998:	add	w0, w0, #0x43
  40799c:	ldr	x2, [sp, #112]
  4079a0:	lsl	x0, x2, x0
  4079a4:	b	4079ac <ferror@plt+0x66dc>
  4079a8:	mov	x0, #0x0                   	// #0
  4079ac:	ldr	x2, [sp, #144]
  4079b0:	orr	x0, x0, x2
  4079b4:	cmp	x0, #0x0
  4079b8:	cset	w0, ne  // ne = any
  4079bc:	and	w0, w0, #0xff
  4079c0:	and	x0, x0, #0xff
  4079c4:	orr	x0, x1, x0
  4079c8:	str	x0, [sp, #144]
  4079cc:	str	xzr, [sp, #112]
  4079d0:	str	xzr, [sp, #136]
  4079d4:	b	407a18 <ferror@plt+0x6748>
  4079d8:	ldr	x0, [sp, #112]
  4079dc:	lsl	x1, x0, #4
  4079e0:	ldr	x0, [sp, #144]
  4079e4:	lsr	x0, x0, #60
  4079e8:	orr	x1, x1, x0
  4079ec:	ldr	x0, [sp, #144]
  4079f0:	lsl	x0, x0, #4
  4079f4:	cmp	x0, #0x0
  4079f8:	cset	w0, ne  // ne = any
  4079fc:	and	w0, w0, #0xff
  407a00:	sxtw	x0, w0
  407a04:	orr	x0, x1, x0
  407a08:	str	x0, [sp, #144]
  407a0c:	ldr	x0, [sp, #112]
  407a10:	lsr	x0, x0, #60
  407a14:	str	x0, [sp, #112]
  407a18:	ldr	x0, [sp, #144]
  407a1c:	str	x0, [sp, #152]
  407a20:	b	407b0c <ferror@plt+0x683c>
  407a24:	ldr	x0, [sp, #104]
  407a28:	cmp	x0, #0x0
  407a2c:	b.ne	407a64 <ferror@plt+0x6794>  // b.any
  407a30:	str	xzr, [sp, #136]
  407a34:	ldr	x1, [sp, #112]
  407a38:	ldr	x0, [sp, #144]
  407a3c:	orr	x0, x1, x0
  407a40:	cmp	x0, #0x0
  407a44:	b.ne	407a50 <ferror@plt+0x6780>  // b.any
  407a48:	str	xzr, [sp, #152]
  407a4c:	b	407b0c <ferror@plt+0x683c>
  407a50:	str	xzr, [sp, #152]
  407a54:	ldr	x0, [sp, #152]
  407a58:	orr	x0, x0, #0x1
  407a5c:	str	x0, [sp, #152]
  407a60:	b	407b0c <ferror@plt+0x683c>
  407a64:	mov	x0, #0x7ff                 	// #2047
  407a68:	str	x0, [sp, #136]
  407a6c:	ldr	x1, [sp, #112]
  407a70:	ldr	x0, [sp, #144]
  407a74:	orr	x0, x1, x0
  407a78:	cmp	x0, #0x0
  407a7c:	b.ne	407a88 <ferror@plt+0x67b8>  // b.any
  407a80:	str	xzr, [sp, #152]
  407a84:	b	407b0c <ferror@plt+0x683c>
  407a88:	ldr	x1, [sp, #104]
  407a8c:	mov	x0, #0x7fff                	// #32767
  407a90:	cmp	x1, x0
  407a94:	b.ne	407ac8 <ferror@plt+0x67f8>  // b.any
  407a98:	ldr	x1, [sp, #112]
  407a9c:	ldr	x0, [sp, #144]
  407aa0:	orr	x0, x1, x0
  407aa4:	cmp	x0, #0x0
  407aa8:	b.eq	407ac8 <ferror@plt+0x67f8>  // b.none
  407aac:	ldr	x0, [sp, #112]
  407ab0:	and	x0, x0, #0x4000000000000
  407ab4:	cmp	x0, #0x0
  407ab8:	b.ne	407ac8 <ferror@plt+0x67f8>  // b.any
  407abc:	ldr	w0, [sp, #132]
  407ac0:	orr	w0, w0, #0x1
  407ac4:	str	w0, [sp, #132]
  407ac8:	ldr	x0, [sp, #144]
  407acc:	lsr	x1, x0, #60
  407ad0:	ldr	x0, [sp, #112]
  407ad4:	lsl	x0, x0, #4
  407ad8:	orr	x0, x1, x0
  407adc:	str	x0, [sp, #144]
  407ae0:	ldr	x0, [sp, #112]
  407ae4:	lsr	x0, x0, #60
  407ae8:	str	x0, [sp, #112]
  407aec:	ldr	x0, [sp, #144]
  407af0:	str	x0, [sp, #152]
  407af4:	ldr	x0, [sp, #152]
  407af8:	and	x0, x0, #0xfffffffffffffff8
  407afc:	str	x0, [sp, #152]
  407b00:	ldr	x0, [sp, #152]
  407b04:	orr	x0, x0, #0x40000000000000
  407b08:	str	x0, [sp, #152]
  407b0c:	ldr	x0, [sp, #136]
  407b10:	cmp	x0, #0x0
  407b14:	b.ne	407b2c <ferror@plt+0x685c>  // b.any
  407b18:	ldr	x0, [sp, #152]
  407b1c:	cmp	x0, #0x0
  407b20:	b.eq	407b2c <ferror@plt+0x685c>  // b.none
  407b24:	mov	w0, #0x1                   	// #1
  407b28:	b	407b30 <ferror@plt+0x6860>
  407b2c:	mov	w0, #0x0                   	// #0
  407b30:	str	w0, [sp, #84]
  407b34:	ldr	x0, [sp, #152]
  407b38:	and	x0, x0, #0x7
  407b3c:	cmp	x0, #0x0
  407b40:	b.eq	407c04 <ferror@plt+0x6934>  // b.none
  407b44:	ldr	w0, [sp, #132]
  407b48:	orr	w0, w0, #0x10
  407b4c:	str	w0, [sp, #132]
  407b50:	ldr	x0, [sp, #120]
  407b54:	and	x0, x0, #0xc00000
  407b58:	cmp	x0, #0xc00, lsl #12
  407b5c:	b.eq	407c0c <ferror@plt+0x693c>  // b.none
  407b60:	cmp	x0, #0xc00, lsl #12
  407b64:	b.hi	407c10 <ferror@plt+0x6940>  // b.pmore
  407b68:	cmp	x0, #0x800, lsl #12
  407b6c:	b.eq	407bd8 <ferror@plt+0x6908>  // b.none
  407b70:	cmp	x0, #0x800, lsl #12
  407b74:	b.hi	407c10 <ferror@plt+0x6940>  // b.pmore
  407b78:	cmp	x0, #0x0
  407b7c:	b.eq	407b8c <ferror@plt+0x68bc>  // b.none
  407b80:	cmp	x0, #0x400, lsl #12
  407b84:	b.eq	407bac <ferror@plt+0x68dc>  // b.none
  407b88:	b	407c10 <ferror@plt+0x6940>
  407b8c:	ldr	x0, [sp, #152]
  407b90:	and	x0, x0, #0xf
  407b94:	cmp	x0, #0x4
  407b98:	b.eq	407c0c <ferror@plt+0x693c>  // b.none
  407b9c:	ldr	x0, [sp, #152]
  407ba0:	add	x0, x0, #0x4
  407ba4:	str	x0, [sp, #152]
  407ba8:	b	407c0c <ferror@plt+0x693c>
  407bac:	ldr	x0, [sp, #88]
  407bb0:	cmp	x0, #0x0
  407bb4:	b.ne	407c0c <ferror@plt+0x693c>  // b.any
  407bb8:	ldr	x0, [sp, #152]
  407bbc:	and	x0, x0, #0x7
  407bc0:	cmp	x0, #0x0
  407bc4:	b.eq	407c0c <ferror@plt+0x693c>  // b.none
  407bc8:	ldr	x0, [sp, #152]
  407bcc:	add	x0, x0, #0x8
  407bd0:	str	x0, [sp, #152]
  407bd4:	b	407c0c <ferror@plt+0x693c>
  407bd8:	ldr	x0, [sp, #88]
  407bdc:	cmp	x0, #0x0
  407be0:	b.eq	407c0c <ferror@plt+0x693c>  // b.none
  407be4:	ldr	x0, [sp, #152]
  407be8:	and	x0, x0, #0x7
  407bec:	cmp	x0, #0x0
  407bf0:	b.eq	407c0c <ferror@plt+0x693c>  // b.none
  407bf4:	ldr	x0, [sp, #152]
  407bf8:	add	x0, x0, #0x8
  407bfc:	str	x0, [sp, #152]
  407c00:	b	407c0c <ferror@plt+0x693c>
  407c04:	nop
  407c08:	b	407c10 <ferror@plt+0x6940>
  407c0c:	nop
  407c10:	ldr	w0, [sp, #84]
  407c14:	cmp	w0, #0x0
  407c18:	b.eq	407c48 <ferror@plt+0x6978>  // b.none
  407c1c:	ldr	w0, [sp, #132]
  407c20:	and	w0, w0, #0x10
  407c24:	cmp	w0, #0x0
  407c28:	b.ne	407c3c <ferror@plt+0x696c>  // b.any
  407c2c:	ldr	x0, [sp, #120]
  407c30:	and	x0, x0, #0x800
  407c34:	cmp	x0, #0x0
  407c38:	b.eq	407c48 <ferror@plt+0x6978>  // b.none
  407c3c:	ldr	w0, [sp, #132]
  407c40:	orr	w0, w0, #0x8
  407c44:	str	w0, [sp, #132]
  407c48:	ldr	x0, [sp, #152]
  407c4c:	and	x0, x0, #0x80000000000000
  407c50:	cmp	x0, #0x0
  407c54:	b.eq	407cfc <ferror@plt+0x6a2c>  // b.none
  407c58:	ldr	x0, [sp, #152]
  407c5c:	and	x0, x0, #0xff7fffffffffffff
  407c60:	str	x0, [sp, #152]
  407c64:	ldr	x0, [sp, #136]
  407c68:	add	x0, x0, #0x1
  407c6c:	str	x0, [sp, #136]
  407c70:	ldr	x0, [sp, #136]
  407c74:	cmp	x0, #0x7ff
  407c78:	b.ne	407cfc <ferror@plt+0x6a2c>  // b.any
  407c7c:	ldr	x0, [sp, #120]
  407c80:	and	x0, x0, #0xc00000
  407c84:	cmp	x0, #0x0
  407c88:	b.eq	407cc4 <ferror@plt+0x69f4>  // b.none
  407c8c:	ldr	x0, [sp, #120]
  407c90:	and	x0, x0, #0xc00000
  407c94:	cmp	x0, #0x400, lsl #12
  407c98:	b.ne	407ca8 <ferror@plt+0x69d8>  // b.any
  407c9c:	ldr	x0, [sp, #88]
  407ca0:	cmp	x0, #0x0
  407ca4:	b.eq	407cc4 <ferror@plt+0x69f4>  // b.none
  407ca8:	ldr	x0, [sp, #120]
  407cac:	and	x0, x0, #0xc00000
  407cb0:	cmp	x0, #0x800, lsl #12
  407cb4:	b.ne	407cd4 <ferror@plt+0x6a04>  // b.any
  407cb8:	ldr	x0, [sp, #88]
  407cbc:	cmp	x0, #0x0
  407cc0:	b.eq	407cd4 <ferror@plt+0x6a04>  // b.none
  407cc4:	mov	x0, #0x7ff                 	// #2047
  407cc8:	str	x0, [sp, #136]
  407ccc:	str	xzr, [sp, #152]
  407cd0:	b	407ce4 <ferror@plt+0x6a14>
  407cd4:	mov	x0, #0x7fe                 	// #2046
  407cd8:	str	x0, [sp, #136]
  407cdc:	mov	x0, #0xffffffffffffffff    	// #-1
  407ce0:	str	x0, [sp, #152]
  407ce4:	ldr	w0, [sp, #132]
  407ce8:	orr	w0, w0, #0x10
  407cec:	str	w0, [sp, #132]
  407cf0:	ldr	w0, [sp, #132]
  407cf4:	orr	w0, w0, #0x4
  407cf8:	str	w0, [sp, #132]
  407cfc:	ldr	x0, [sp, #152]
  407d00:	lsr	x0, x0, #3
  407d04:	str	x0, [sp, #152]
  407d08:	ldr	x0, [sp, #136]
  407d0c:	cmp	x0, #0x7ff
  407d10:	b.ne	407d2c <ferror@plt+0x6a5c>  // b.any
  407d14:	ldr	x0, [sp, #152]
  407d18:	cmp	x0, #0x0
  407d1c:	b.eq	407d2c <ferror@plt+0x6a5c>  // b.none
  407d20:	ldr	x0, [sp, #152]
  407d24:	orr	x0, x0, #0x8000000000000
  407d28:	str	x0, [sp, #152]
  407d2c:	ldr	x0, [sp, #152]
  407d30:	and	x1, x0, #0xfffffffffffff
  407d34:	ldr	x0, [sp, #40]
  407d38:	bfxil	x0, x1, #0, #52
  407d3c:	str	x0, [sp, #40]
  407d40:	ldr	x0, [sp, #136]
  407d44:	and	w0, w0, #0x7ff
  407d48:	and	w1, w0, #0xffff
  407d4c:	ldrh	w0, [sp, #46]
  407d50:	bfi	w0, w1, #4, #11
  407d54:	strh	w0, [sp, #46]
  407d58:	ldr	x0, [sp, #88]
  407d5c:	and	w0, w0, #0x1
  407d60:	and	w1, w0, #0xff
  407d64:	ldrb	w0, [sp, #47]
  407d68:	bfi	w0, w1, #7, #1
  407d6c:	strb	w0, [sp, #47]
  407d70:	ldr	d0, [sp, #40]
  407d74:	str	d0, [sp, #72]
  407d78:	ldrsw	x0, [sp, #132]
  407d7c:	cmp	x0, #0x0
  407d80:	b.eq	407d8c <ferror@plt+0x6abc>  // b.none
  407d84:	ldr	w0, [sp, #132]
  407d88:	bl	407d98 <ferror@plt+0x6ac8>
  407d8c:	ldr	d0, [sp, #72]
  407d90:	ldp	x29, x30, [sp], #160
  407d94:	ret
  407d98:	sub	sp, sp, #0x30
  407d9c:	str	w0, [sp, #12]
  407da0:	mov	w0, #0x7f7fffff            	// #2139095039
  407da4:	fmov	s0, w0
  407da8:	str	s0, [sp, #44]
  407dac:	movi	v0.2s, #0x80, lsl #16
  407db0:	str	s0, [sp, #40]
  407db4:	mov	w0, #0xc5ae                	// #50606
  407db8:	movk	w0, #0x749d, lsl #16
  407dbc:	fmov	s0, w0
  407dc0:	str	s0, [sp, #36]
  407dc4:	str	wzr, [sp, #32]
  407dc8:	fmov	s0, #1.000000000000000000e+00
  407dcc:	str	s0, [sp, #28]
  407dd0:	ldr	w0, [sp, #12]
  407dd4:	and	w0, w0, #0x1
  407dd8:	cmp	w0, #0x0
  407ddc:	b.eq	407df0 <ferror@plt+0x6b20>  // b.none
  407de0:	ldr	s1, [sp, #32]
  407de4:	fdiv	s0, s1, s1
  407de8:	mrs	x0, fpsr
  407dec:	str	w0, [sp, #24]
  407df0:	ldr	w0, [sp, #12]
  407df4:	and	w0, w0, #0x2
  407df8:	cmp	w0, #0x0
  407dfc:	b.eq	407e14 <ferror@plt+0x6b44>  // b.none
  407e00:	ldr	s1, [sp, #28]
  407e04:	ldr	s2, [sp, #32]
  407e08:	fdiv	s0, s1, s2
  407e0c:	mrs	x0, fpsr
  407e10:	str	w0, [sp, #24]
  407e14:	ldr	w0, [sp, #12]
  407e18:	and	w0, w0, #0x4
  407e1c:	cmp	w0, #0x0
  407e20:	b.eq	407e38 <ferror@plt+0x6b68>  // b.none
  407e24:	ldr	s1, [sp, #44]
  407e28:	ldr	s2, [sp, #36]
  407e2c:	fadd	s0, s1, s2
  407e30:	mrs	x0, fpsr
  407e34:	str	w0, [sp, #24]
  407e38:	ldr	w0, [sp, #12]
  407e3c:	and	w0, w0, #0x8
  407e40:	cmp	w0, #0x0
  407e44:	b.eq	407e58 <ferror@plt+0x6b88>  // b.none
  407e48:	ldr	s1, [sp, #40]
  407e4c:	fmul	s0, s1, s1
  407e50:	mrs	x0, fpsr
  407e54:	str	w0, [sp, #24]
  407e58:	ldr	w0, [sp, #12]
  407e5c:	and	w0, w0, #0x10
  407e60:	cmp	w0, #0x0
  407e64:	b.eq	407e7c <ferror@plt+0x6bac>  // b.none
  407e68:	ldr	s1, [sp, #44]
  407e6c:	ldr	s2, [sp, #28]
  407e70:	fsub	s0, s1, s2
  407e74:	mrs	x0, fpsr
  407e78:	str	w0, [sp, #24]
  407e7c:	nop
  407e80:	add	sp, sp, #0x30
  407e84:	ret
  407e88:	stp	x29, x30, [sp, #-64]!
  407e8c:	mov	x29, sp
  407e90:	stp	x19, x20, [sp, #16]
  407e94:	adrp	x20, 418000 <ferror@plt+0x16d30>
  407e98:	add	x20, x20, #0xdd0
  407e9c:	stp	x21, x22, [sp, #32]
  407ea0:	adrp	x21, 418000 <ferror@plt+0x16d30>
  407ea4:	add	x21, x21, #0xdc8
  407ea8:	sub	x20, x20, x21
  407eac:	mov	w22, w0
  407eb0:	stp	x23, x24, [sp, #48]
  407eb4:	mov	x23, x1
  407eb8:	mov	x24, x2
  407ebc:	bl	4010f0 <_exit@plt-0x40>
  407ec0:	cmp	xzr, x20, asr #3
  407ec4:	b.eq	407ef0 <ferror@plt+0x6c20>  // b.none
  407ec8:	asr	x20, x20, #3
  407ecc:	mov	x19, #0x0                   	// #0
  407ed0:	ldr	x3, [x21, x19, lsl #3]
  407ed4:	mov	x2, x24
  407ed8:	add	x19, x19, #0x1
  407edc:	mov	x1, x23
  407ee0:	mov	w0, w22
  407ee4:	blr	x3
  407ee8:	cmp	x20, x19
  407eec:	b.ne	407ed0 <ferror@plt+0x6c00>  // b.any
  407ef0:	ldp	x19, x20, [sp, #16]
  407ef4:	ldp	x21, x22, [sp, #32]
  407ef8:	ldp	x23, x24, [sp, #48]
  407efc:	ldp	x29, x30, [sp], #64
  407f00:	ret
  407f04:	nop
  407f08:	ret
  407f0c:	nop
  407f10:	adrp	x2, 419000 <ferror@plt+0x17d30>
  407f14:	mov	x1, #0x0                   	// #0
  407f18:	ldr	x2, [x2, #224]
  407f1c:	b	401190 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407f20 <.fini>:
  407f20:	stp	x29, x30, [sp, #-16]!
  407f24:	mov	x29, sp
  407f28:	ldp	x29, x30, [sp], #16
  407f2c:	ret
