Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: alu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "alu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "alu"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : alu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\ise project\alu\alu.v" into library work
Parsing module <alu>.
WARNING:HDLCompiler:327 - "F:\ise project\alu\alu.v" Line 41: Concatenation with unsized literal; will interpret as 32 bits

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:327 - "F:\ise project\alu\alu.v" Line 41: Concatenation with unsized literal; will interpret as 32 bits

Elaborating module <alu>.
WARNING:HDLCompiler:413 - "F:\ise project\alu\alu.v" Line 93: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <alu>.
    Related source file is "f:/ise project/alu/alu.v".
        lflag = 33'b000000000000000000000000000000000
        sflag = 32'b00000000000000000000000000000000
        tag = 33'b011111111111111111111111111111111
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_4_OUT> created at line 47.
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_6_OUT> created at line 50.
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_7_OUT> created at line 53.
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_9_OUT> created at line 56.
    Found 33-bit adder for signal <n0152> created at line 41.
    Found 33-bit adder for signal <BUS_0002_GND_1_o_add_2_OUT> created at line 44.
WARNING:Xst:737 - Found 1-bit latch for signal <result<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  33 Latch(s).
Unit <alu> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 33-bit adder                                          : 2
 33-bit subtractor                                     : 4
# Latches                                              : 33
 1-bit latch                                           : 33
# Xors                                                 : 2
 33-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 33-bit adder                                          : 2
 33-bit subtractor                                     : 4
# Xors                                                 : 2
 33-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block alu, actual ratio is 5.
Latch result_31 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_30 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_29 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_28 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_27 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_26 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_25 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_24 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_23 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_22 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_21 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_20 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_19 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_18 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_17 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_16 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_15 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_14 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_13 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_12 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_11 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_10 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_9 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_8 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch result_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : alu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 789
#      GND                         : 1
#      INV                         : 64
#      LUT1                        : 32
#      LUT2                        : 100
#      LUT4                        : 1
#      LUT5                        : 65
#      LUT6                        : 135
#      MUXCY                       : 192
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 197
# FlipFlops/Latches                : 65
#      LD                          : 65
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 104
#      IBUF                        : 70
#      OBUF                        : 34

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              32  out of  18224     0%  
 Number of Slice LUTs:                  397  out of   9112     4%  
    Number used as Logic:               397  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    397
   Number with an unused Flip Flop:     365  out of    397    91%  
   Number with an unused LUT:             0  out of    397     0%  
   Number of fully used LUT-FF pairs:    32  out of    397     8%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         104
 Number of bonded IOBs:                 104  out of    232    44%  
    IOB Flip Flops/Latches:              33

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0199(_n01991:O)                  | BUFG(*)(result_31)     | 65    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 6.336ns
   Maximum output required time after clock: 5.942ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0199'
  Total number of paths / destination ports: 121135 / 65
-------------------------------------------------------------------------
Offset:              6.336ns (Levels of Logic = 39)
  Source:            A<0> (PAD)
  Destination:       Cout (LATCH)
  Destination Clock: _n0199 falling

  Data Path: A<0> to Cout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   0.878  A_0_IBUF (A_0_IBUF)
     LUT2:I0->O            1   0.203   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_lut<0> (Msub_GND_1_o_GND_1_o_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<0> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<1> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<2> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<3> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<4> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<5> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<6> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<7> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<8> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<9> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<10> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<11> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<12> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<13> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<14> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<15> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<16> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<17> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<18> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<19> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<20> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<21> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<22> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<23> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<24> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<25> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<26> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<27> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<28> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<29> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<30> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<30>)
     XORCY:CI->O           2   0.180   0.616  Msub_GND_1_o_GND_1_o_sub_4_OUT_xor<31> (GND_1_o_GND_1_o_sub_4_OUT<31>)
     INV:I->O              1   0.206   0.000  Msub_GND_1_o_GND_1_o_sub_6_OUT_lut<31>_INV_0 (Msub_GND_1_o_GND_1_o_sub_6_OUT_lut<31>)
     MUXCY:S->O            0   0.172   0.000  Msub_GND_1_o_GND_1_o_sub_6_OUT_cy<31> (Msub_GND_1_o_GND_1_o_sub_6_OUT_cy<31>)
     XORCY:CI->O           1   0.180   0.808  Msub_GND_1_o_GND_1_o_sub_6_OUT_xor<32> (GND_1_o_GND_1_o_sub_6_OUT<32>)
     LUT6:I3->O            1   0.205   0.684  Card[4]_BUS_0001_Select_39_o2 (Card[4]_BUS_0001_Select_39_o2)
     LUT4:I2->O            1   0.203   0.000  Card[4]_BUS_0001_Select_39_o3 (Card[4]_BUS_0001_Select_39_o)
     LD:D                      0.037          Cout
    ----------------------------------------
    Total                      6.336ns (3.350ns logic, 2.986ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0199'
  Total number of paths / destination ports: 65 / 34
-------------------------------------------------------------------------
Offset:              5.942ns (Levels of Logic = 3)
  Source:            result_13 (LATCH)
  Destination:       Zero (PAD)
  Source Clock:      _n0199 falling

  Data Path: result_13 to Zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.944  result_13 (result_13)
     LUT6:I0->O            1   0.203   0.944  F[31]_GND_1_o_equal_107_o<31>1 (F[31]_GND_1_o_equal_107_o<31>)
     LUT6:I0->O            1   0.203   0.579  F[31]_GND_1_o_equal_107_o<31>7 (Zero_OBUF)
     OBUF:I->O                 2.571          Zero_OBUF (Zero)
    ----------------------------------------
    Total                      5.942ns (3.475ns logic, 2.467ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.63 secs
 
--> 

Total memory usage is 263016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    1 (   0 filtered)

