{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677780225251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677780225252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  2 12:03:45 2023 " "Processing started: Thu Mar  2 12:03:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677780225252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780225252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador -c contador " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780225253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677780225811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677780225812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_contador_regresivo_parametrizable_6bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_contador_regresivo_parametrizable_6bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_contador_regresivo_parametrizable_6bits " "Found entity 1: tb_contador_regresivo_parametrizable_6bits" {  } { { "tb_contador_regresivo_parametrizable_6bits.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/tb_contador_regresivo_parametrizable_6bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780234654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780234654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_contador_regresivo_parametrizable_2bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_contador_regresivo_parametrizable_2bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_contador_regresivo_parametrizable_2bits " "Found entity 1: tb_contador_regresivo_parametrizable_2bits" {  } { { "tb_contador_regresivo_parametrizable_2bits.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/tb_contador_regresivo_parametrizable_2bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780234655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780234655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_contador_regresivo_parametrizable.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_contador_regresivo_parametrizable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_contador_regresivo_parametrizable " "Found entity 1: tb_contador_regresivo_parametrizable" {  } { { "tb_contador_regresivo_parametrizable.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/tb_contador_regresivo_parametrizable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780234657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780234657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_6bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_6bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_6bit " "Found entity 1: display_6bit" {  } { { "display_6bit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/display_6bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780234660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780234660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_4bits " "Found entity 1: display_4bits" {  } { { "display_4bits.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/display_4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780234661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780234661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_regresivo.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_regresivo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_regresivo " "Found entity 1: contador_regresivo" {  } { { "contador_regresivo.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_regresivo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780234663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780234663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_display " "Found entity 1: contador_display" {  } { { "contador_display.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677780234665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780234665 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador_display.sv(7) " "Verilog HDL Instantiation warning at contador_display.sv(7): instance has no name" {  } { { "contador_display.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1677780234666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador_display " "Elaborating entity \"contador_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677780234693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_regresivo contador_regresivo:dut " "Elaborating entity \"contador_regresivo\" for hierarchy \"contador_regresivo:dut\"" {  } { { "contador_display.sv" "dut" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780234695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 contador_regresivo.sv(7) " "Verilog HDL assignment warning at contador_regresivo.sv(7): truncated value with size 32 to match size of target (6)" {  } { { "contador_regresivo.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_regresivo.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677780234695 "|contador_display|contador_regresivo:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 contador_regresivo.sv(8) " "Verilog HDL assignment warning at contador_regresivo.sv(8): truncated value with size 32 to match size of target (6)" {  } { { "contador_regresivo.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_regresivo.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677780234695 "|contador_display|contador_regresivo:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 contador_regresivo.sv(9) " "Verilog HDL assignment warning at contador_regresivo.sv(9): truncated value with size 32 to match size of target (6)" {  } { { "contador_regresivo.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_regresivo.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677780234696 "|contador_display|contador_regresivo:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_6bit display_6bit:comb_3 " "Elaborating entity \"display_6bit\" for hierarchy \"display_6bit:comb_3\"" {  } { { "contador_display.sv" "comb_3" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780234696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_6bit.sv(8) " "Verilog HDL assignment warning at display_6bit.sv(8): truncated value with size 32 to match size of target (8)" {  } { { "display_6bit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/display_6bit.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677780234697 "|contador_display|display_6bit:comb_3"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "added_number display_6bit.sv(7) " "Verilog HDL warning at display_6bit.sv(7): initial value for variable added_number should be constant" {  } { { "display_6bit.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/display_6bit.sv" 7 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1677780234697 "|contador_display|display_6bit:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_4bits display_6bit:comb_3\|display_4bits:BCD_digit_1_disp " "Elaborating entity \"display_4bits\" for hierarchy \"display_6bit:comb_3\|display_4bits:BCD_digit_1_disp\"" {  } { { "display_6bit.sv" "BCD_digit_1_disp" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/display_6bit.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780234697 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BCD_digit_1\[0\] VCC " "Pin \"BCD_digit_1\[0\]\" is stuck at VCC" {  } { { "contador_display.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780235085 "|contador_display|BCD_digit_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD_digit_1\[1\] GND " "Pin \"BCD_digit_1\[1\]\" is stuck at GND" {  } { { "contador_display.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780235085 "|contador_display|BCD_digit_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD_digit_1\[2\] GND " "Pin \"BCD_digit_1\[2\]\" is stuck at GND" {  } { { "contador_display.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780235085 "|contador_display|BCD_digit_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD_digit_1\[3\] GND " "Pin \"BCD_digit_1\[3\]\" is stuck at GND" {  } { { "contador_display.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780235085 "|contador_display|BCD_digit_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD_digit_1\[4\] GND " "Pin \"BCD_digit_1\[4\]\" is stuck at GND" {  } { { "contador_display.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780235085 "|contador_display|BCD_digit_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD_digit_1\[5\] GND " "Pin \"BCD_digit_1\[5\]\" is stuck at GND" {  } { { "contador_display.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780235085 "|contador_display|BCD_digit_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD_digit_1\[6\] GND " "Pin \"BCD_digit_1\[6\]\" is stuck at GND" {  } { { "contador_display.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780235085 "|contador_display|BCD_digit_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD_digit_2\[0\] VCC " "Pin \"BCD_digit_2\[0\]\" is stuck at VCC" {  } { { "contador_display.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780235085 "|contador_display|BCD_digit_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD_digit_2\[1\] GND " "Pin \"BCD_digit_2\[1\]\" is stuck at GND" {  } { { "contador_display.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780235085 "|contador_display|BCD_digit_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD_digit_2\[2\] GND " "Pin \"BCD_digit_2\[2\]\" is stuck at GND" {  } { { "contador_display.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780235085 "|contador_display|BCD_digit_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD_digit_2\[3\] GND " "Pin \"BCD_digit_2\[3\]\" is stuck at GND" {  } { { "contador_display.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780235085 "|contador_display|BCD_digit_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD_digit_2\[4\] GND " "Pin \"BCD_digit_2\[4\]\" is stuck at GND" {  } { { "contador_display.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780235085 "|contador_display|BCD_digit_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD_digit_2\[5\] GND " "Pin \"BCD_digit_2\[5\]\" is stuck at GND" {  } { { "contador_display.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780235085 "|contador_display|BCD_digit_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD_digit_2\[6\] GND " "Pin \"BCD_digit_2\[6\]\" is stuck at GND" {  } { { "contador_display.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677780235085 "|contador_display|BCD_digit_2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677780235085 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677780235209 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677780235209 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "contador_display.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677780235274 "|contador_display|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "contador_display.sv" "" { Text "C:/Users/dmeji/OneDrive - Estudiantes ITCR/TEC/Semestres/IS2023/Taller_de_Diseno_Digital/GitHub_Labs/dmejias08_digital_design_lab_2023/Laboratorio_2/Ej_3/contador_display.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677780235274 "|contador_display|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1677780235274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677780235275 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677780235275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677780235275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677780235298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  2 12:03:55 2023 " "Processing ended: Thu Mar  2 12:03:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677780235298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677780235298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677780235298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677780235298 ""}
