{
  "main": {
    "id": "0d4987a3439055f4",
    "type": "split",
    "children": [
      {
        "id": "3faedbd307399986",
        "type": "tabs",
        "children": [
          {
            "id": "d146ddae251a239f",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "PaperReading/LSQ/Load Value Prediction via Path-based Address Prediction --- Avoiding Mispredictions due to Conflicting Stores.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "64965c76ce71a8ae",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "PaperReading/LSQ/Exploring value prediction with the EVES predictor.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "8bd27dc7456eb24d",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "PaperReading/LSQ/Scalable Hardware Memory Disambiguation for High ILP Processors.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "0d7a7447cc06e992",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "PaperReading/BPU/A case for (partially) TAgged GEometric history length branch prediction.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ],
        "currentTab": 2
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "a419bb9042cec5b8",
    "type": "split",
    "children": [
      {
        "id": "daab66b2299a4343",
        "type": "tabs",
        "children": [
          {
            "id": "2fd97cb827b9533c",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "f31f343eec283533",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "29535ad4e0c271f4",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 297.5
  },
  "right": {
    "id": "c67599e5a31e373f",
    "type": "split",
    "children": [
      {
        "id": "5bafa294df2cb63e",
        "type": "tabs",
        "children": [
          {
            "id": "6e3c28e033bd0213",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "PaperReading/LSQ/Scalable Hardware Memory Disambiguation for High ILP Processors.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "98fac5d01a88fc24",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "PaperReading/LSQ/Scalable Hardware Memory Disambiguation for High ILP Processors.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "17bb7bbe29fbb5f5",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "5f78e536ee7ec726",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "PaperReading/LSQ/Scalable Hardware Memory Disambiguation for High ILP Processors.md"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false
    }
  },
  "active": "8bd27dc7456eb24d",
  "lastOpenFiles": [
    "PaperReading/LSQ/Exploring value prediction with the EVES predictor.md",
    "PaperReading/LSQ/Scalable Hardware Memory Disambiguation for High ILP Processors.md",
    "PaperReading/LSQ/Efficient Load Value Prediction using Multiple Predictors and Filters.md",
    "PaperReading/LSQ/img/Pasted image 20230427223807.png",
    "PaperReading/LSQ/img/Pasted image 20230427223335.png",
    "PaperReading/LSQ/img/Pasted image 20230427222251.png",
    "PaperReading/LSQ/img/Pasted image 20230427221706.png",
    "PaperReading/LSQ/Load Value Prediction via Path-based Address Prediction --- Avoiding Mispredictions due to Conflicting Stores.md",
    "PaperReading/LSQ/Practical data value speculation for future high-end processors.md",
    "PaperReading/LSQ/Correlated Load-Address Predictors.md",
    "PaperReading/LSQ/Late-Binding --- Enabling Unordered Load-Store Queues.md",
    "PaperReading/LSQ/Memory Dependence Prediction using Store Sets.md",
    "PaperReading/LSQ/Memory Renaming --- Fast, Early and Accurate Processing ofMemory Communication.md",
    "PaperReading/LSQ/img/Pasted image 20230426154905.png",
    "PaperReading/LSQ/Reducing Design Complexity of the Load Store Queue.md",
    "PaperReading/LSQ/Store vectors for scalable memory dependence prediction and scheduling.md",
    "PaperReading/LSQ/The Predictability of Data Values.md",
    "PaperReading/LSQ/Using Virtual Load Store Queues (VLSQs) to Reduce the Negative Effects of Reordered Memory Instructions.md",
    "PaperReading/LSQ/Value locality and load value prediction.md",
    "Untitled.canvas",
    "PaperReading/LSQ/img/Pasted image 20230427152709.png",
    "PaperReading/LSQ/Dynamic Speculation and Synchronization of Data Dependences.md",
    "PaperReading/BPU/A case for (partially) TAgged GEometric history length branch prediction.md",
    "PaperReading/BPU/Probabilistic Counter Updates for Predictor Hysteresis and Stratification.md",
    "PaperReading/Brief.md",
    "PaperReading/PRF/PRF Breif.md",
    "PaperReading/PRF/Multiple-Banked Register File Architectures.md",
    "PaperReading/Eureka.md",
    "PaperReading/LSQ/img/Pasted image 20230424165417.png",
    "PaperReading/LSQ/img/Pasted image 20230426154825.png",
    "PaperReading/BPU/img",
    "PaperReading/BPU",
    "PaperReading/LSQ/Highly accurate data value prediction using hybrid predictors.md",
    "PaperReading/LSQ/img/Pasted image 20230424151546.png",
    "PaperReading/LSQ/img/Pasted image 20230424150222.png",
    "PaperReading/Using Value Prediction to Increase thePower of Speculative Execution Hardware.md",
    "PaperReading/LSQ/Improving the accuracy and performance of memory communication through renaming.md",
    "PaperReading/unsorted/img",
    "PaperReading/unsorted",
    "PaperReading/unsorted/Select-free instruction scheduling logic.md",
    "PaperReading/unsorted/A High-Speed Dynamic Instruction Scheduling Schemefor Superscalar Processors.md",
    "PaperReading/LSQ/img",
    "PaperReading/LSQ",
    "PaperReading/zlt",
    "PaperReading/OOO Commit/img",
    "PaperReading/OOO Commit",
    "PaperReading/PRF/img"
  ]
}