m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/impl1/test/blinkTestbench
valu
Z1 !s110 1698959703
!i10b 1
!s100 5CiL33hh><OUlJ6S_O?4V0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IZ`38m]jV:`]g_6UK5f47Y2
R0
w1698690557
8C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
!i122 854
L0 3 126
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1698959703.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
valuAMux
R1
!i10b 1
!s100 im8YDlfRMHXeC]<HL4X`z3
R2
IaikM@Y>f:M]]YcRZ2anGM1
R0
w1698859832
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
!i122 853
L0 6 23
R3
R4
r1
!s85 0
31
Z8 !s108 1698959702.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|
!s101 -O0
!i113 1
R6
R7
nalu@a@mux
valuBMux
Z9 !s110 1698959702
!i10b 1
!s100 1O43?2_CXZGL1@ZBXS3752
R2
IaAL?bh7meg8l;n;MMAg4C2
R0
w1698859468
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
!i122 852
L0 6 31
R3
R4
r1
!s85 0
31
R8
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|
!s101 -O0
!i113 1
R6
R7
nalu@b@mux
valuGroupDecoder
R9
!i10b 1
!s100 >[AY1GInFel@zzlV^mo>F2
R2
I60Fn@HW`0`UenZ6^FYm_?2
R0
w1698859560
8C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
!i122 846
L0 34 131
R3
R4
r1
!s85 0
31
R8
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
nalu@group@decoder
vblinkTests
R1
!i10b 1
!s100 Jf;ITK[o<SZD]KO1Ll:NC0
R2
IjUo@kz_G>GMK]^WN>d^W<2
R0
w1698756114
8C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v
FC:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v
!i122 860
L0 5 65
R3
R4
r1
!s85 0
31
R5
!s107 C:\Users\Duncan\git\ForthCPU\impl1\test\..\..\testSetup.v|C:\Users\Duncan\git\ForthCPU\impl1\test\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v|
!s101 -O0
!i113 1
R6
R7
nblink@tests
vbranchLogic
R9
!i10b 1
!s100 CABZeffVFVY2:RPD26I?92
R2
IbHkdTjIOPiPbeInl=>`^R2
R0
w1698940488
8C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v
FC:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v
!i122 848
L0 6 62
R3
R4
r1
!s85 0
31
R8
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v|
!s101 -O0
!i113 1
R6
R7
nbranch@logic
vbusController
R9
!i10b 1
!s100 XA[dekIhW`kD?T0lS^V@W3
R2
IiL`jK?<cGZQPei@A0VnnL0
R0
w1698946570
8C:/Users/Duncan/git/ForthCPU/busController/source/busController.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busController.v
!i122 850
L0 9 78
R3
R4
r1
!s85 0
31
R8
!s107 C:\Users\Duncan\git\ForthCPU\busController\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s101 -O0
!i113 1
R6
R7
nbus@controller
vcore
R1
!i10b 1
!s100 Y<B[3Of:9jeVadleNm1AG3
R2
IG<2klaan<SWZzK2E[4Pn?2
R0
w1698957525
8C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
FC:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
!i122 857
L0 6 436
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|
!s101 -O0
!i113 1
R6
R7
vdevBoard
R1
!i10b 1
!s100 S1QjDIVADmEV6=4@_A:Id1
R2
IC6KEFLK0Sk4H24MIAfDV01
R0
w1698778131
8C:/Users/Duncan/git/ForthCPU/devBoard/source/devBoard.v
FC:/Users/Duncan/git/ForthCPU/devBoard/source/devBoard.v
!i122 858
L0 8 121
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/devBoard/source/devBoard.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/devBoard/source/devBoard.v|
!s101 -O0
!i113 1
R6
R7
ndev@board
vfullALU
R1
!i10b 1
!s100 R^2OEZczgXRLdgIcZ^WSI2
R2
IH98j4kU@0;ZEcU5i09BO]3
R0
w1698859499
8C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
!i122 855
L0 9 74
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|
!s101 -O0
!i113 1
R6
R7
nfull@a@l@u
vgeneralGroupDecoder
R9
!i10b 1
!s100 EeiV?=1iMcW;UUP7lmCD@3
R2
IXU@>9mfF@kBT;FYNILA`n0
R0
w1698750257
8C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
!i122 843
L0 12 54
R3
R4
r1
!s85 0
31
R8
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
ngeneral@group@decoder
vinstructionPhaseDecoder
R1
!i10b 1
!s100 ]0<3GOeP?_j5b8IjW`>Dn1
R2
I:9k2iHUdb2NUkQEQBGGJl1
R0
w1698776406
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 856
L0 3 74
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R6
R7
ninstruction@phase@decoder
vinterruptMaskRegister
Z10 !s110 1698959701
!i10b 1
!s100 GW1S5NbBNb[KL1X0YELb72
R2
IBaG=d1l;ESS`b[;k7gWaY1
R0
w1698748687
8C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v
FC:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v
!i122 835
L0 7 71
R3
R4
r1
!s85 0
31
Z11 !s108 1698959701.000000
!s107 C:\Users\Duncan\git\ForthCPU\interruptLogic\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v|
!s101 -O0
!i113 1
R6
R7
ninterrupt@mask@register
vinterruptStateMachine
R9
!i10b 1
!s100 nfSj1z=G;2GY3SL:?5omJ1
R2
IbV@8GF2FCg2GEF`M^5hW[0
R0
w1698681543
8C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
FC:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
!i122 847
L0 3 193
R3
R4
r1
!s85 0
31
R8
!s107 C:\Users\Duncan\git\ForthCPU\interruptLogic\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|
!s101 -O0
!i113 1
R6
R7
ninterrupt@state@machine
vjumpGroupDecoder
R9
!i10b 1
!s100 Ud`i0VCK]_g<fX2dZWBgi1
R2
IV_Dk?iC@`BnAQbz31fD8l3
R0
w1698959585
8C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
!i122 844
L0 29 195
R3
R4
r1
!s85 0
31
R8
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
njump@group@decoder
vloadStoreGroupDecoder
R9
!i10b 1
!s100 2R^2>Nd1@IzUhHMhFIgEV0
R2
Ik>@FjRV=WESjPI39kE>E50
R0
w1698855042
8C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
!i122 845
L0 77 266
R3
R4
r1
!s85 0
31
R8
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
nload@store@group@decoder
vmcu
R1
!i10b 1
!s100 gl?P7k16zX_oXDJ9ZFQXV3
R2
IVG9I03]keKEcThMnFoQm=0
R0
w1698778167
8C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v
!i122 859
L0 7 147
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v|
!s101 -O0
!i113 1
R6
R7
vmcuResources
R10
!i10b 1
!s100 =<IX7Xa]9IGO[HeZgmIcW3
R2
I8N:i461lBLfNb9hNO^^mj1
R0
w1698756155
8C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v
FC:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v
!i122 841
L0 3 140
R3
R4
r1
!s85 0
31
R11
!s107 C:\Users\Duncan\git\ForthCPU\mcuResources\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v|
!s101 -O0
!i113 1
R6
R7
nmcu@resources
vmemoryMapper
R10
!i10b 1
!s100 ONk20fl3<Yl^eWcEPh_;l2
R2
I]B?YcL_f1:@GC>;jkRJEM2
R0
w1698749996
8C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v
FC:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v
!i122 840
L0 11 142
R3
R4
r1
!s85 0
31
R11
!s107 C:\Users\Duncan\git\ForthCPU\memoryMapper\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v|
!s101 -O0
!i113 1
R6
R7
nmemory@mapper
vopxMultiplexer
R10
!i10b 1
!s100 Imi3YKiNTdYK^lN;Fn3n73
R2
IRI1O>[iN`jT3Ngck2GGY<2
R0
w1698957379
8C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
FC:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
!i122 842
L0 7 204
R3
R4
r1
!s85 0
31
R11
!s107 C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|
!s101 -O0
!i113 1
R6
R7
nopx@multiplexer
vprogramCounter
R9
!i10b 1
!s100 EjcomzNO6;hEA<az=aY`g2
R2
IUPn[?90kb0cPiz^a<0YV:2
R0
w1698955888
8C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
FC:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
!i122 849
L0 16 103
R3
R4
r1
!s85 0
31
R8
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|
!s101 -O0
!i113 1
R6
R7
nprogram@counter
vRAM
R10
!i10b 1
!s100 >DPRdJ:^>Lh0z6:h4e34G2
R2
I4QbOi0cioRIf>3>3WE6Qj1
R0
w1698247103
8C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v
FC:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v
!i122 839
L0 8 1361
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v|
!s101 -O0
!i113 1
R6
R7
n@r@a@m
vregisterFile
R9
!i10b 1
!s100 57:UU=X[H02_4WIooQ`=T0
R2
I?=:KbAl9NQ0VejIz7Ue6c1
R0
w1697723273
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
!i122 851
L0 3 102
R3
R4
r1
!s85 0
31
R8
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|
!s101 -O0
!i113 1
R6
R7
nregister@file
vregisters
R1
!i10b 1
!s100 >A=?U_namgY:`RofcKS112
R2
IW3NfdO<RG[=GN=YGmAW2Z0
R0
w1698680998
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
!i122 862
L0 8 166
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|
!s101 -O0
!i113 1
R6
R7
vrom
R1
!i10b 1
!s100 dmXedA50SL[37SB0iUD;z2
R2
IkR2n:0c;B18OiYFc1ZJ:Q3
R0
w1698959695
8C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v
FC:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v
!i122 861
L0 8 75
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v|
!s101 -O0
!i113 1
R6
R7
vUART
R10
!i10b 1
!s100 =1l23?WI;aXoAQS=Nd4R50
R2
I[klK0:hW2_^:BTDQaEYzF3
R0
w1698747679
8C:/Users/Duncan/git/ForthCPU/UART/source/UART.v
FC:/Users/Duncan/git/ForthCPU/UART/source/UART.v
!i122 838
L0 17 131
R3
R4
r1
!s85 0
31
R11
!s107 C:\Users\Duncan\git\ForthCPU\UART\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/UART/source/UART.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/UART/source/UART.v|
!s101 -O0
!i113 1
R6
R7
n@u@a@r@t
vUART_RX
R10
!i10b 1
!s100 8<:NnOj43TZPRc3IaKHQj2
R2
IVlgQU_2:FPUXfakz7LzK]0
R0
w1698344663
8C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v
FC:/Users/Duncan/git/ForthCPU/UART/source/receiver.v
!i122 837
L0 14 124
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v|
!s101 -O0
!i113 1
R6
R7
n@u@a@r@t_@r@x
vUART_TX
R10
!i10b 1
!s100 i^RC02Ue@IK6?aFToAl2i2
R2
IBSW`WB^D9b]H:ZI[PZjMe0
R0
w1698429806
8C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v
FC:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v
!i122 836
L0 14 133
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v|
!s101 -O0
!i113 1
R6
R7
n@u@a@r@t_@t@x
