<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>VPASSERT(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">VPASSERT(1)</td>
    <td class="head-vol">User Contributed Perl Documentation</td>
    <td class="head-rtitle">VPASSERT(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
vpassert - Preprocess Verilog code assertions
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<b>vpassert</b> [ <b>--help</b> ] [ <b>--date</b> ] [ <b>--quiet</b> ] [ -y
  <b>directories...</b> ] [ <b>files...</b> ]
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
Vpassert will read the specified Verilog files and preprocess special PLI
  assertions. The files are written to the directory named .vpassert unless
  another name is given with <b>-o</b>. If a directory is passed, all files in
  that directory will be preprocessed.
<h1 class="Sh" title="Sh" id="ARGUMENTS"><a class="selflink" href="#ARGUMENTS">ARGUMENTS</a></h1>
Standard VCS and GCC-like parameters are used to specify the files to be
  preprocessed:
<div class="Pp"></div>
<pre>
    +libext+I&lt;ext&gt;+I&lt;ext&gt;...    Specify extensions to be processed
    -f I&lt;file&gt;          Parse parameters in file
    -v I&lt;file&gt;          Parse the library file (I&lt;file&gt;)
    -y I&lt;dir&gt;           Parse all files in the directory (I&lt;dir&gt;)
    -II&lt;dir&gt;            Parse all files in the directory (I&lt;dir&gt;)
    +incdir+I&lt;dir&gt;      Parse all files in the directory (I&lt;dir&gt;)
</pre>
<div class="Pp"></div>
To prevent recursion and allow reuse of the input.vc being passed to the
  simulator, if the output directory is requested to be preprocessed, that
  directory is simply ignored.
<dl class="Bl-tag">
  <dt class="It-tag">--allfiles</dt>
  <dd class="It-tag">Preprocess and write out files that do not have any macros
      that need expanding. By default, files that do not need processing are not
      written out.
    <div style="height: 1.00em;">&#x00A0;</div>
    This option may speed up simulator compile times; the file will always be
      found in the preprocessed directory, saving the compiler from having to
      search a large number of -v directories to find it.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--axiom</dt>
  <dd class="It-tag">Special Axiom ATHDL enables/disables added around
      unreachable code.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--call-error &lt;function&gt;</dt>
  <dd class="It-tag">When $uerror (or $uassert etc.) wants to display a message,
      call the specified function instead of $display and $stop.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--call-info &lt;function&gt;</dt>
  <dd class="It-tag">When $uinfo wants to display a message, call the specified
      function instead of $display.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--call-warn &lt;function&gt;</dt>
  <dd class="It-tag">When $uwarn (or $uwarn_clk etc.) wants to display a
      message, call the specified function instead of $display and $stop.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--date</dt>
  <dd class="It-tag">Check file dates and sizes versus the last run of vpassert
      and don't process if the given source file has not changed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--exclude</dt>
  <dd class="It-tag">Exclude processing any files which begin with the specified
      prefix.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--help</dt>
  <dd class="It-tag">Displays this message and program version and exits.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--language
    &lt;1364-1995|1364-2001|1364-2005|1800-2005|1800-2009|1800-2012&gt;</dt>
  <dd class="It-tag">Set the language standard for the files. This determines
      which tokens are signals versus keywords, such as the ever-common
      &quot;do&quot; (data-out signal, versus a do-while loop keyword).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--minimum</dt>
  <dd class="It-tag">Include `__message_minimum in the $uinfo test, so that by
      defining __message_minimum=1 some uinfos may be optimized away at compile
      time.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--noline</dt>
  <dd class="It-tag">Do not emit `line directives. If not specified they will be
      used under --language 1364-2001 and later.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--nopli</dt>
  <dd class="It-tag">Delete all 'simple' PLI calls. PLI function calls inside
      parenthesis will not be changed, and thus may still need to be manually
      ifdef'ed out. Useful for reducing the amount of `ifdef's required to feed
      non-PLI competent synthesis programs.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--nostop</dt>
  <dd class="It-tag">By default, $error and $warn insert a $stop statement. With
      --nostop, this is replaced by incrementing a variable, which may then be
      used to conditionally halt simulation.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--o <i>file</i></dt>
  <dd class="It-tag">Use the given filename for output instead of the input name
      .vpassert. If the name ends in a / it is used as a output directory with
      the default name.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--quiet</dt>
  <dd class="It-tag">Suppress messages about what files are being
    preprocessed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--realintent</dt>
  <dd class="It-tag">Special RealIntent enable/disables added around unreachable
      code.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--synthcov</dt>
  <dd class="It-tag">When &quot;ifdef SYNTHESIS&quot; is seen, disable coverage.
      Resume on the `else or `endif. This does NOT follow child defines, for
      example:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
  `ifdef SYNTHSIS
    `define MYSYNTH
  `endif
  `ifdef MYSYNTH   // This will not be coveraged-off
    </pre>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--timeformat-units <i>units</i></dt>
  <dd class="It-tag">If specified, include Verilog $timeformat calls before all
      messages. Use the provided argument as the units. Units is in powers of
      10, so -9 indicates to use nanoseconds.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--timeformat-precision <i>prec</i></dt>
  <dd class="It-tag">When using --timeformat-units, use this as the precision
      value, the number of digits after the decimal point. Defaults to
    zero.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--vericov</dt>
  <dd class="It-tag">Special Vericov enable/disables added around unreachable
      code.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--verilator</dt>
  <dd class="It-tag">Special Verilator translations enabled.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--version</dt>
  <dd class="It-tag">Displays program version and exits.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--vcs</dt>
  <dd class="It-tag">Special Synopsys VCS enables/disables added around
      unreachable code.</dd>
</dl>
<h1 class="Sh" title="Sh" id="FUNCTIONS"><a class="selflink" href="#FUNCTIONS">FUNCTIONS</a></h1>
These Verilog pseudo-pli calls are expanded:
<dl class="Bl-tag">
  <dt class="It-tag">/*vp_coverage_off*/</dt>
  <dd class="It-tag">Disable coverage for all tools starting at this point. Does
      not need to be on a unique line.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*vp_coverage_on*/</dt>
  <dd class="It-tag">Re-enable coverage after a vp_coverage_off. Does not need
      to be on a unique line.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$uassert (<i>case</i>, &quot;message&quot;,
    [<i>vars</i>...] )</dt>
  <dd class="It-tag">Report a $uerror if the given case is FALSE. (Like
      <i>assert()</i> in C.)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$uassert_amone (<i>sig</i>, [<i>sig</i>...],
    &quot;message&quot;, [ <i>vars</i>...] )</dt>
  <dd class="It-tag">Report a $uerror if more than one signal is asserted, or
      any are X. (None asserted is ok.) The error message will include a binary
      display of the signal values.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$uassert_info (<i>case</i>, &quot;message&quot;,
    [<i>vars</i>...] )</dt>
  <dd class="It-tag">Report a $uinfo if the given case is FALSE. (Like
      <i>assert()</i> in C.)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$uassert_onehot (<i>sig</i>, [<i>sig</i>...],
    &quot;message&quot;, [ <i>vars</i>...] )</dt>
  <dd class="It-tag">Report a $uerror if other than one signal is asserted, or
      any are X. The error message will include a binary display of the signal
      values.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$uassert_req_ack (<i>req_sig</i>, <i>ack_sig</i>,
    [<i>data_sig</i>,...] )</dt>
  <dd class="It-tag">Check for a single cycle request pulse, followed by a
      single cycle acknowledgment pulse. Do not allow any of the data signals to
      change between the request and acknowledgement.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$ucheck_ilevel (<i>level</i> )</dt>
  <dd class="It-tag">Return true if the __message level is greater or equal to
      the given level, and that global messages are turned on.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$ucover_clk (<i>clock</i>, <i>label</i>)</dt>
  <dd class="It-tag">Similar to $uerror_clk, add a SystemVerilog assertion at
      the next specified clock's edge, with the label specified. This allows
      cover properties to be specified &quot;inline&quot; with normal RTL
    code.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$ucover_foreach_clk (<i>clock</i>, <i>label</i>,
    &quot;<i>msb</i>: <i>lsb</i>&quot;, (... $ui ...))</dt>
  <dd class="It-tag">Similar to $ucover_clk, however cover a range where $ui in
      the expression is replaced with the range index.
    <div style="height: 1.00em;">&#x00A0;</div>
    Range is &quot; <i>msb</i>:<i>lsb</i>&quot; to indicate from <i>msb</i>
      downto <i>lsb</i> inclusive, and/or a comma separated list of values.
    <div style="height: 1.00em;">&#x00A0;</div>
    Similar to:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
   for ($ui=msb; $ui&gt;=lsb; $ui=$ui-1) begin
        if (expression with $ui)
            $ucover_clk(clock, label ## &quot;_&quot; ## bit)
   end
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    However there's no way to form a label from a for loop (as psudocoded with
      ## above), thus this macro.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$ui</dt>
  <dd class="It-tag">Loop index used inside $ucover_foreach_clk.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$uinfo (<i>level</i>, &quot;message&quot;, [<i>vars</i>...]
    )</dt>
  <dd class="It-tag">Report a informational message in standard form. End test
      if warning limit exceeded.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$uerror (&quot;message&quot;, [<i>vars</i>...] )</dt>
  <dd class="It-tag">Report a error message in standard form. End test if error
      limit exceeded.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$uerror_clk (<i>clock</i>, &quot;message&quot;,
    [<i>vars</i>...] )</dt>
  <dd class="It-tag">Report a error message in standard form at the next clock
      edge. If you place a $uerror etc in a combo logic block (always @*), event
      based simulators may misfire the assertion due to glitches. $uerror_clk
      fixes this by instead creating a temporary signal and then moving the
      assert itself to a new clocked block at the specified edge. Note any
      variables printed will be the values at the time of the next clock edge,
      which may differ from the value where the $uerror_clk is assigned.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$uwarn (&quot;message&quot;, [<i>vars</i>...] )</dt>
  <dd class="It-tag">Report a warning message in standard form.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$uwarn_clk (<i>clock</i> &quot;message&quot;,
    [<i>vars</i>...] )</dt>
  <dd class="It-tag">Report a warning message in standard form at the next clock
      edge. See $uerror_clk.</dd>
</dl>
<h1 class="Sh" title="Sh" id="DISTRIBUTION"><a class="selflink" href="#DISTRIBUTION">DISTRIBUTION</a></h1>
Verilog-Perl is part of the &lt;http://www.veripool.org/&gt; free Verilog EDA
  software tool suite. The latest version is available from CPAN and from
  &lt;http://www.veripool.org/verilog-perl&gt;.
<div class="Pp"></div>
Copyright 2000-2016 by Wilson Snyder. This package is free software; you can
  redistribute it and/or modify it under the terms of either the GNU Lesser
  General Public License Version 3 or the Perl Artistic License Version 2.0.
<h1 class="Sh" title="Sh" id="AUTHORS"><a class="selflink" href="#AUTHORS">AUTHORS</a></h1>
Wilson Snyder &lt;wsnyder@wsnyder.org&gt;, Duane Galbi
  &lt;duane.galbi@conexant.com&gt;
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
Verilog-Perl, Verilog::Parser, Verilog::Pli</div>
<table class="foot">
  <tr>
    <td class="foot-date">2016-11-24</td>
    <td class="foot-os">perl v5.24.1</td>
  </tr>
</table>
</body>
</html>
