# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../full_subtractor.srcs/sources_1/new/full_subtractor.vhd" \

# Do not sort compile order
nosort
