Signal Name;I/O;Alternate function;Voltage Standards;Differential Pair;DQS Group;Prefered FPGA pin
CS_n;O;;SSTL_18_I;;
RAS_n;O;;SSTL_18_I;
CAS_n;O;;SSTL_18_I;
WE_n;O;;SSTL_18_I;
ODT;O;;SSTL_18_I;
CKE;O;;SSTL_18_I;
CK;O;;SSTL_18_I;
CK_n;O;;SSTL_18_I;
DM;O;;SSTL_18_I;
A[0-12];O;;SSTL_18_I;;;
BA[0-1];O;;SSTL_18_I;;;
DQ[0-7];I/O;;SSTL_18_I;;Group 1;[L/R]DQ*
DQS;O;;SSTL_18_I;;Group 1;[L/R]DQS*
DQS_n;O;;SSTL_18_I;;Group 1;[L/R]DQSN*
