/*
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/sched.h>
#include <linux/init.h>
#include <linux/delay.h>
#include <linux/slab.h>
#include <linux/proc_fs.h>
#include <linux/miscdevice.h>
#include <linux/platform_device.h>
#include <linux/notifier.h>
#include <linux/fb.h>
#include <linux/spinlock.h>
#include <linux/kthread.h>
#include <linux/hrtimer.h>
#include <linux/ktime.h>
#include <linux/printk.h>
#include <linux/jiffies.h>
#ifdef GPU_CLOCK_RATIO
#include <linux/time.h>
#endif
#include <linux/seq_file.h>

#include <asm/system.h>
#include <asm/uaccess.h>

#include "mach/mt_typedefs.h"
#include "mach/mt_clkmgr.h"
#include "mach/mt_gpufreq.h"
#include "mach/upmu_common.h"
#include <mt-plat/sync_write.h>
#include "mach/mt_cpufreq.h"
#include "platform_pmm.h"
#include "devinfo.h"
/***************************
* debug message
****************************/
#undef TAG
#define TAG     "[Power/GPU_DVFS] "
#define gpufreq_info(fmt, args...)		\
		pr_notice(TAG""fmt, ##args)
#define gpufreq_dbg(fmt, args...)		\
do {                                    \
    if (mt_gpufreq_debug) {             \
		pr_info(TAG""fmt, ##args);		\
    }                                   \
} while (0)

#define ARRAY_AND_SIZE(x)   (x), ARRAY_SIZE(x)

/***************************
* MT6572 GPU Power Table
****************************/
static struct mt_gpufreq_power_info mt_gpufreqs_golden_power[] = {
	{.gpufreq_khz = GPU_DVFS_F0, .gpufreq_volt = GPU_VCORE_V0, .gpufreq_power = 326},
	{.gpufreq_khz = GPU_DVFS_F1, .gpufreq_volt = GPU_VCORE_V0, .gpufreq_power = 276},
	{.gpufreq_khz = GPU_DVFS_F0, .gpufreq_volt = GPU_VCORE_V1, .gpufreq_power = 274},
	{.gpufreq_khz = GPU_DVFS_F1, .gpufreq_volt = GPU_VCORE_V1, .gpufreq_power = 232},
	{.gpufreq_khz = GPU_DVFS_F2, .gpufreq_volt = GPU_VCORE_V0, .gpufreq_power = 206},
	{.gpufreq_khz = GPU_DVFS_F2, .gpufreq_volt = GPU_VCORE_V1, .gpufreq_power = 172},
};

/* OPP setting */
#define NORMAL_MAX_OPP 0
static struct mt_gpufreq_info mt6572_gpufreq[] = {
	{.gpufreq_khz = GPU_DVFS_F0,
	 .gpufreq_lower_bound = 30,
	 .gpufreq_upper_bound = 100,
	 .gpufreq_volt = GPU_VCORE_V1,
	 .gpufreq_remap = 100,
	 },
	{.gpufreq_khz = GPU_DVFS_F2,
	 .gpufreq_lower_bound = 0,
	 .gpufreq_upper_bound = 30,
	 .gpufreq_volt = GPU_VCORE_V1,
	 .gpufreq_remap = 60,
	 },
};

static struct mt_gpufreq_info mt6572m_gpufreq[] = {
	{.gpufreq_khz = GPU_DVFS_F1,
	 .gpufreq_lower_bound = 0,
	 .gpufreq_upper_bound = 100,
	 .gpufreq_volt = GPU_VCORE_V1,
	 .gpufreq_remap = 100,
	 },
};

/* FB notifier */
static int mt_gpufreq_fb_notifier_callback(struct notifier_block *self, unsigned long event, void *data);
static struct notifier_block mt_gpufreq_fb_notifier = {
	.notifier_call = mt_gpufreq_fb_notifier_callback,
};

/**************************
* enable GPU DVFS count
***************************/
static int g_gpufreq_dvfs_disable_count;
static unsigned int g_cur_freq = GPU_DVFS_F0;
static unsigned int g_cur_volt = GPU_VCORE_V1;

static unsigned int g_cur_load;

/* In default settiing, freq_table[0] is max frequency, freq_table[num-1] is min frequency,*/
static unsigned int g_gpufreq_max_id = NORMAL_MAX_OPP;

/* If not limited, it should be set to freq_table[0] (MAX frequency) */
static unsigned int g_limited_max_id;
static unsigned int g_limited_min_id;

static bool mt_gpufreq_debug;
static bool mt_gpufreq_pause;
static bool mt_gpufreq_keep_max_frequency;
static bool mt_gpufreq_keep_specific_frequency;
static unsigned int mt_gpufreq_fixed_frequency;
static unsigned int mt_gpufreq_fixed_voltage;

static DEFINE_SPINLOCK(mt_gpufreq_lock);

static unsigned int mt_gpufreqs_num;
static unsigned int mt_gpufreqs_power_num;
static struct mt_gpufreq_info *mt_gpufreqs;
static struct mt_gpufreq_power_info *mt_gpufreqs_power;
/* static struct mt_gpufreq_power_info *mt_gpufreqs_default_power; */

/* static bool mt_gpufreq_registered = false; */
/* static bool mt_gpufreq_registered_statewrite = false; */
/* static bool mt_gpufreq_already_non_registered = false; */

/*#ifdef GPU_CLOCK_RATIO
//static DEFINE_SPINLOCK(mt_gpufreq_load_lock);
//static struct mt_gpufreq_info *mt_gpufreqs_test;

#endif

static unsigned int mt_gpufreq_enable_mainpll = 0;
static unsigned int mt_gpufreq_enable_mmpll = 0;
*/
/******************************
* Extern Function Declaration
*******************************/
/* extern int mtk_gpufreq_register(struct mt_gpufreq_power_info *freqs, int num); */
/**************************
* GPU DVFS timer & thread
***************************/
static struct hrtimer mt_gpufreq_timer;
struct task_struct *mt_gpufreq_thread = NULL;
static DECLARE_WAIT_QUEUE_HEAD(mt_gpufreq_timer_waiter);

static int mt_gpufreq_sample_s;
static int mt_gpufreq_sample_ns = 200000000;	/* 200ms */
static int mt_gpufreq_timer_flag;

/******************************
* Extern Function Declaration
*******************************/
extern int pmic_get_gpu_status_bit_info(void);
int mt_gpufreq_target(int idx);
/******************************
* Internal prototypes
*******************************/
enum hrtimer_restart mt_gpufreq_timer_func(struct hrtimer *timer);
static int mt_gpufreq_thread_handler(void *unused);
/**************************************
* check if maximum frequency is needed
***************************************/
static int mt_gpufreq_keep_max_freq(void)
{
	if (mt_gpufreq_keep_max_frequency == true)
		return 1;

	return 0;
}

/* Todo: this function should be provided by ME team */
unsigned int mt_get_gpu_loading(void)
{
#ifdef CONFIG_MTK_GPU_SUPPORT
	unsigned int loading = gpu_get_current_utilization();
#else
	unsigned int loading = 0;
#endif
	if (loading > 100) {
		gpufreq_dbg("loading > 100! loading = %d\n", loading);
		return 100;
	} else {
		return loading;
	}
}

/*****************************************************************
* Check if gpufreq registration is done
*****************************************************************/
/*bool mt_gpufreq_is_registered_get(void)
{
    if((mt_gpufreq_registered == true) || (mt_gpufreq_already_non_registered == true))
	return true;
    else
	return false;
}
EXPORT_SYMBOL(mt_gpufreq_is_registered_get);
*/
/* Default power table when mt_gpufreq_non_register() */
/*static void mt_setup_gpufreqs_default_power_table(int num)
{
    int j = 0;

    mt_gpufreqs_default_power = kzalloc((1) * sizeof(struct mt_gpufreq_power_info), GFP_KERNEL);
    if (mt_gpufreqs_default_power == NULL)
    {
	gpufreq_info("GPU default power table memory allocation fail\n");
	return;
    }

    mt_gpufreqs_default_power[0].gpufreq_khz = g_cur_freq;

    for (j = 0; j < ARRAY_SIZE(mt_gpufreqs_golden_power); j++)
    {
	if (g_cur_freq == mt_gpufreqs_golden_power[j].gpufreq_khz)
	{
	    mt_gpufreqs_default_power[0].gpufreq_power = mt_gpufreqs_golden_power[j].gpufreq_power;
	    break;
	}
    }

    gpufreq_info("mt_gpufreqs_default_power[0].gpufreq_khz = %u\n", mt_gpufreqs_default_power[0].gpufreq_khz);
    gpufreq_info("mt_gpufreqs_default_power[0].gpufreq_power = %u\n", mt_gpufreqs_default_power[0].gpufreq_power);

    #ifdef CONFIG_THERMAL
    mtk_gpufreq_register(mt_gpufreqs_default_power, 1);
    #endif
}
*/
static void mt_setup_gpufreqs_power_table(int num)
{
	int i = 0, j = 0, power_idx = 0;

	mt_gpufreqs_power_num = num * VCORE_NUM;
	mt_gpufreqs_power =
	    kzalloc((mt_gpufreqs_power_num) * sizeof(struct mt_gpufreq_power_info), GFP_KERNEL);

	if (mt_gpufreqs_power == NULL) {
		gpufreq_info("GPU power table memory allocation fail\n");
		return;
	}

	for (i = 0; i < ARRAY_SIZE(mt_gpufreqs_golden_power); i++) {
		for (j = 0; j < num; j++) {
			if (mt_gpufreqs_golden_power[i].gpufreq_khz == mt_gpufreqs[j].gpufreq_khz) {
				memcpy(mt_gpufreqs_power + power_idx, mt_gpufreqs_golden_power + i,
				       sizeof(struct mt_gpufreq_power_info));
				power_idx++;
			}
		}
	}

	for (i = 0; i < mt_gpufreqs_power_num; i++) {
		gpufreq_info("mt_gpufreqs_power[%d].gpufreq_khz = %u\n", i, mt_gpufreqs_power[i].gpufreq_khz);
		gpufreq_info("mt_gpufreqs_power[%d].gpufreq_volt = %u\n", i, mt_gpufreqs_power[i].gpufreq_volt);
		gpufreq_info("mt_gpufreqs_power[%d].gpufreq_power = %u\n", i, mt_gpufreqs_power[i].gpufreq_power);
	}
}

unsigned int get_gpu_level(void)
{
	unsigned int ver;
	ver = get_devinfo_with_index(GPU_LEVEL_INDEX);
	ver = (ver >> 27) & 0x00000001;
	return ver;
}

/***********************************************
* register frequency table to gpufreq subsystem
************************************************/
static int mt_setup_gpufreqs_table(struct mt_gpufreq_info *gpufreqs, int num)
{
	unsigned long flags;

	spin_lock_irqsave(&mt_gpufreq_lock, flags);
	mt_gpufreqs = gpufreqs;
	spin_unlock_irqrestore(&mt_gpufreq_lock, flags);

	mt_gpufreqs_num = num;

	if (mt_gpufreqs == NULL)
		return -ENOMEM;

	/* Initial frequency and voltage was already set in mt_gpufreq_set_initial() */
	g_limited_max_id = 0;
	g_limited_min_id = mt_gpufreqs_num - 1;

	/* this api parameter should be changed according to efuse */
	mt_setup_gpufreqs_power_table(num);

	return 0;
}

/*****************************
* set GPU DVFS status
******************************/
int mt_gpufreq_state_set(int enabled)
{
#if 1
	ktime_t ktime = ktime_set(mt_gpufreq_sample_s, mt_gpufreq_sample_ns);

	if (enabled) {
		if (!mt_gpufreq_pause) {
			gpufreq_info("gpufreq already enabled\n");
			return 0;
		}

	/*****************
	* enable GPU DVFS
	******************/
		g_gpufreq_dvfs_disable_count--;
		gpufreq_info("enable GPU DVFS: g_gpufreq_dvfs_disable_count = %d\n", g_gpufreq_dvfs_disable_count);

	/***********************************************
	* enable DVFS if no any module still disable it
	************************************************/
		if (g_gpufreq_dvfs_disable_count <= 0) {
			mt_gpufreq_pause = false;
			hrtimer_start(&mt_gpufreq_timer, ktime, HRTIMER_MODE_REL);

		} else {
			gpufreq_info("someone still disable gpufreq, cannot enable it\n");
		}
	} else {
	/******************
	* disable GPU DVFS
	*******************/
		g_gpufreq_dvfs_disable_count++;
		gpufreq_info("disable GPU DVFS: g_gpufreq_dvfs_disable_count = %d\n",
			    g_gpufreq_dvfs_disable_count);

		if (mt_gpufreq_pause) {
			gpufreq_info("gpufreq already disabled\n");
			return 0;
		}
		mt_gpufreq_pause = true;
		mt_gpufreq_target(g_gpufreq_max_id);
		hrtimer_cancel(&mt_gpufreq_timer);
	}
#endif				/* CONFIG_GPU_DVFS */
	return 0;
}
EXPORT_SYMBOL(mt_gpufreq_state_set);


/***********************************************************
* 1. 3D driver will check efuse and set initial frequency and voltage
* 2. When GPU idle in intial, voltage could be set directly.
************************************************************/
/*void mt_gpufreq_set_initial(unsigned int freq_new, unsigned int volt_new)
{
    gpufreq_info("mt_gpufreq_set_initial, freq_new = %d, volt_new = %d, g_cur_freq = %d\n", freq_new, volt_new, g_cur_freq);
    g_freq_new_init_keep = freq_new;
    g_volt_new_init_keep = volt_new;

    mt_gpufreq_check_freq_and_set_pll();

    if(freq_new == g_cur_freq)
    {
	g_volt_set_init_step_1 = 1;
	return;
    }

    if (freq_new > g_cur_freq)
    {
	#ifdef MT_BUCK_ADJUST
	if (pmic_get_gpu_status_bit_info() == 0) // 1: VCORE, 0: VRF18_2
	{
	    g_volt_set_init_step_2 = 1;
	    mt_gpu_volt_switch_initial(volt_new);
	    udelay(PMIC_SETTLE_TIME);
	}
	#endif

	mt_gpu_clock_switch(freq_new);
    }
    else
    {
	mt_gpu_clock_switch(freq_new);

	#ifdef MT_BUCK_ADJUST
	if (pmic_get_gpu_status_bit_info() == 0) // 1: VCORE, 0: VRF18_2
	{
	    g_volt_set_init_step_3 = 1;
	    mt_gpu_volt_switch_initial(volt_new);
	}
	#endif
    }

    g_cur_freq = freq_new;
    g_cur_volt = volt_new;
    gpufreq_info("mt_gpufreq_set_initial, g_cur_freq = %d, g_cur_volt = %d\n", g_cur_freq, g_cur_volt);
}
EXPORT_SYMBOL(mt_gpufreq_set_initial);
*/

/*static void mt_vcore_volt_set(unsigned int target_volt)
{
    switch (target_volt)
    {
      case GPU_POWER_VCORE_OD:
	gpufreq_dbg("switch to GPU_POWER_VCORE_OD: %d mV\n", GPU_POWER_VCORE_OD);
	spm_dvfs_ctrl_volt(0);
	//udelay(PMIC_SETTLE_TIME);
	break;
      case GPU_POWER_VCORE_NORMAL:
	gpufreq_dbg("switch to GPU_POWER_VCORE_NORMAL: %d mV\n", GPU_POWER_VCORE_NORMAL);
	spm_dvfs_ctrl_volt(2);
	//udelay(PMIC_SETTLE_TIME);
	break;
      default:
	break;
    }
}*/
/*****************************************
* frequency ramp up and ramp down handler
******************************************/
/***********************************************************
* [note]
* 1. frequency ramp up need to wait voltage settle
* 2. frequency ramp down do not need to wait voltage settle
************************************************************/
static void mt_gpufreq_set(unsigned int old_freq, unsigned int target_freq, unsigned int old_volt,
			   unsigned int target_volt)
{
	unsigned int whpll_dds = 0, cur_vcore, new_vcore;

	cur_vcore = get_cur_vcore();
	new_vcore = get_max_vcore(mt_cpufreq_cur_volt(), target_volt);

	if (target_freq > PLL_MAX_FREQ || target_freq < PLL_MIN_FREQ) {
		gpufreq_dbg("set_whpll_freq: freq [%d] out of range\n", target_freq);
		return;
	} else {
		if (target_freq >= PLL_DIV1_FREQ) {
			whpll_dds = 0x8009A000;
			whpll_dds = whpll_dds + ((target_freq - PLL_DIV1_FREQ) / 13000) * 0x2000;
		} else if (target_freq >= PLL_DIV2_FREQ) {
			whpll_dds = 0x810A0000;
			whpll_dds =
			    whpll_dds + ((target_freq - PLL_DIV2_FREQ) * 2 / 13000) * 0x2000;
		} else if (target_freq >= PLL_DIV4_FREQ) {
			whpll_dds = 0x820A0000;
			whpll_dds =
			    whpll_dds + ((target_freq - PLL_DIV4_FREQ) * 4 / 13000) * 0x2000;
		} else if (target_freq >= PLL_DIV8_FREQ) {
			whpll_dds = 0x830A0000;
			whpll_dds =
			    whpll_dds + ((target_freq - PLL_DIV8_FREQ) * 8 / 13000) * 0x2000;
		} else {
			gpufreq_dbg("set_whpll_freq: unsupport frequency!!\n");
		}
	}

	if (old_freq >= target_freq) {
		if (cur_vcore != new_vcore) {
			mt_vcore_freq_volt_set(target_volt, 0);
		}
		/* pll_fsel includes PMIC + PLL settle time */
		pll_fsel(WHPLL, whpll_dds);
	} else {
		/* pll_fsel includes PMIC + PLL settle time */
		pll_fsel(WHPLL, whpll_dds);
		if (cur_vcore != new_vcore) {
			mt_vcore_freq_volt_set(target_volt, 0);
			udelay(PMIC_SETTLE_TIME);
		}
	}
	gpufreq_dbg("GPU freq: %d\n", GPU_freq_output());
	g_cur_freq = target_freq;
	g_cur_volt = target_volt;
}

static int mt_gpufreq_look_up(unsigned int load)
{
	int i = 0, remap = 100;

    /**************************
    * look up the remap value
    ***************************/
	for (i = 0; i < mt_gpufreqs_num; i++) {
		if (mt_gpufreqs[i].gpufreq_khz == g_cur_freq) {
			remap = mt_gpufreqs[i].gpufreq_remap;
			break;
		}
	}

	load = (load * remap) / 100;
	g_cur_load = load;
	gpufreq_dbg("GPU Loading = %d\n", load);

    /******************************
    * look up the target frequency
    *******************************/
	for (i = 0; i < mt_gpufreqs_num; i++) {
		if (load > mt_gpufreqs[i].gpufreq_lower_bound
		    && load <= mt_gpufreqs[i].gpufreq_upper_bound) {
			return i;
		}
	}

	return (mt_gpufreqs_num - 1);
}

/**********************************
* gpufreq target callback function
***********************************/
/*************************************************
* [note]
* 1. handle frequency change request
* 2. call mt_gpufreq_set to set target frequency
**************************************************/
int mt_gpufreq_target(int idx)
{
#if 1
	unsigned long flags, target_freq, target_volt;

	spin_lock_irqsave(&mt_gpufreq_lock, flags);
	if (mt_gpufreqs == NULL) {
		spin_unlock_irqrestore(&mt_gpufreq_lock, flags);
		return -1;
	}

    /**********************************
    * look up for the target GPU OPP
    ***********************************/
	target_freq = mt_gpufreqs[idx].gpufreq_khz;
	target_volt = mt_gpufreqs[idx].gpufreq_volt;


    /************************************************
    * If /proc command fix the frequency.
    *************************************************/
	if (mt_gpufreq_keep_specific_frequency == true) {
		target_freq = mt_gpufreq_fixed_frequency;
		target_volt = mt_gpufreq_fixed_voltage;
		gpufreq_dbg("Fixed! fixed frequency %ld, fixed voltage %ld\n", target_freq, target_volt);
	} else {
	/**********************************
	 * Check if need to keep max frequency
	 ***********************************/
		if (mt_gpufreq_keep_max_freq()) {
			target_freq = mt_gpufreqs[g_gpufreq_max_id].gpufreq_khz;
			target_volt = mt_gpufreqs[g_gpufreq_max_id].gpufreq_volt;
			gpufreq_dbg("Keep MAX frequency %ld !\n", target_freq);
		}

	/****************************************************
	 * If need to raise frequency, and under normal OPP. Raise to max frequency
	 *****************************************************/
		if (target_freq > g_cur_freq
		    && target_freq < mt_gpufreqs[g_gpufreq_max_id].gpufreq_khz) {
			target_freq = mt_gpufreqs[g_gpufreq_max_id].gpufreq_khz;
			target_volt = mt_gpufreqs[g_gpufreq_max_id].gpufreq_volt;
			gpufreq_dbg("Need to raise frequency, raise to MAX frequency %ld !\n", target_freq);
		}

		if (target_freq > mt_gpufreqs[g_limited_max_id].gpufreq_khz) {
	    /*********************************************
	     * target_freq > limited_freq, need to adjust
	     **********************************************/
			target_freq = mt_gpufreqs[g_limited_max_id].gpufreq_khz;
			target_volt = mt_gpufreqs[g_limited_max_id].gpufreq_volt;
			gpufreq_dbg("Limit! Target freq %ld > Thermal limit frequency %d\n", target_freq,
				mt_gpufreqs[g_limited_max_id].gpufreq_khz);
		}
	}


    /************************************************
    * target frequency == current frequency, skip it
    *************************************************/
	if (g_cur_freq == target_freq) {
		spin_unlock_irqrestore(&mt_gpufreq_lock, flags);
		gpufreq_dbg("GPU frequency from %d MHz to %ld MHz (skipped) due to same frequency\n",
			g_cur_freq / 1000, target_freq / 1000);
		return 0;
	}

	gpufreq_dbg("GPU current frequency %d MHz, target frequency %ld MHz\n", g_cur_freq / 1000,
		target_freq / 1000);

    /******************************
    * set to the target freeuency
    *******************************/
	mt_gpufreq_set(g_cur_freq, target_freq, g_cur_volt, target_volt);

	spin_unlock_irqrestore(&mt_gpufreq_lock, flags);
#endif				/* CONFIG_GPU_DVFS */
	return 0;
}

/*********************************
* FB notifier function
**********************************/
static int mt_gpufreq_fb_notifier_callback(struct notifier_block *self, unsigned long event, void *data)
{
	struct fb_event *evdata = data;
	int blank;

	/* skip if it's not a blank event */
	if (event != FB_EVENT_BLANK)
		return 0;

	blank = *(int *)evdata->data;
	gpufreq_dbg("@%s: blank = %d, event = %lu\n", __func__, blank, event);

	switch (blank) {
	/* LCM ON */
	case FB_BLANK_UNBLANK:
		mt_gpufreq_state_set(1);
		break;
	/* LCM OFF */
	case FB_BLANK_POWERDOWN:
		mt_gpufreq_state_set(0);
		break;
	default:
		break;
	}

	return 0;
}

/************************************************
* frequency adjust interface for thermal protect
*************************************************/
/******************************************************
* parameter: target power
*******************************************************/
void mt_gpufreq_thermal_protect(unsigned int limited_power)
{
#if 1
	int i, j;
	/* unsigned int limited_freq = 0; */

	if (mt_gpufreqs_num == 0)
		return;

	if (limited_power == 0) {
		g_limited_max_id = 0;
	} else {
		for (i = 0; i < mt_gpufreqs_power_num; i++) {
			if ((mt_gpufreqs_power[i].gpufreq_volt == get_cur_vcore())
			    && (mt_gpufreqs_power[i].gpufreq_power <= limited_power)) {
				/* limited_freq = mt_gpufreqs[i].gpufreq_khz; */
				gpufreq_dbg("power table: %d\n", mt_gpufreqs_power[i].gpufreq_power);

				for (j = 0; j < mt_gpufreqs_num; j++) {
					if (mt_gpufreqs[j].gpufreq_khz ==
					    mt_gpufreqs_power[i].gpufreq_khz) {
						g_limited_max_id = j;
						gpufreq_dbg("[thermal] frequency upperbound = %d\n",
							mt_gpufreqs[g_limited_max_id].gpufreq_khz);
						mt_gpufreq_target(g_limited_max_id);
						return;
					}
				}
			}
		}

		g_limited_max_id = mt_gpufreqs_num - 1;
		gpufreq_dbg("fail to set thermal throttling for GPU: %u\n", limited_power);
		gpufreq_dbg("GPU cap to minimum freq\n");
		/* mt_gpufreq_target(g_limited_max_id); */
	}
#endif				/* CONFIG_GPU_DVFS */
	return;
}
EXPORT_SYMBOL(mt_gpufreq_thermal_protect);
/************************************************
* return current GPU frequency
*************************************************/
unsigned int mt_gpufreq_max_power(void)
{
	int i;
#if 1
	for (i = 0; i < mt_gpufreqs_power_num; i++) {
		if (mt_gpufreqs_power[i].gpufreq_volt == get_cur_vcore()) {
			return mt_gpufreqs_power[i].gpufreq_power;
		}
	}
	gpufreq_dbg("Fail to get GPU MAX power!\n");
	return mt_gpufreqs_power[0].gpufreq_power;
#else
	gpufreq_info("GPU DVFS is NOT enabled\n");
	for (i = 0; i < ARRAY_SIZE(mt_gpufreqs_golden_power); i++) {
		if (mt_gpufreqs_golden_power[i].gpufreq_volt == get_cur_vcore() &&
		    mt_gpufreqs_golden_power[i].gpufreq_khz == GPU_DVFS_F1) {
			return mt_gpufreqs_golden_power[i].gpufreq_power;
		}
	}

	gpufreq_dbg("Fail to get GPU MAX power!\n");
	return mt_gpufreqs_golden_power[0].gpufreq_power;
#endif
}

unsigned int mt_gpufreq_min_power(void)
{
	int i;
#if 1
	for (i = mt_gpufreqs_power_num - 1; i >= 0; i--) {
		if (mt_gpufreqs_power[i].gpufreq_volt == get_cur_vcore()) {
			return mt_gpufreqs_power[i].gpufreq_power;
		}
	}
	gpufreq_dbg("Fail to get GPU MIN power!\n");
	return mt_gpufreqs_power[mt_gpufreqs_power_num - 1].gpufreq_power;
#else
	gpufreq_info("GPU DVFS is NOT enabled\n");
	for (i = 0; i < ARRAY_SIZE(mt_gpufreqs_golden_power); i++) {
		if (mt_gpufreqs_golden_power[i].gpufreq_volt == get_cur_vcore() &&
		    mt_gpufreqs_golden_power[i].gpufreq_khz == GPU_DVFS_F1) {
			return mt_gpufreqs_golden_power[i].gpufreq_power;
		}
	}

	gpufreq_dbg("Fail to get GPU MIN power!\n");
	return mt_gpufreqs_golden_power[0].gpufreq_power;
#endif
}

unsigned int mt_gpufreq_cur_volt(void)
{
	gpufreq_dbg("Current GPU volt setting is %d MV\n", g_cur_volt);
	return g_cur_volt;
}
EXPORT_SYMBOL(mt_gpufreq_cur_volt);
/************************************************
* return current GPU frequency
*************************************************/
unsigned int mt_gpufreq_cur_freq(void)
{
	gpufreq_dbg("current GPU frequency is %d MHz\n", g_cur_freq / 1000);
	return g_cur_freq;
}
EXPORT_SYMBOL(mt_gpufreq_cur_freq);

/************************************************
* return current GPU loading
*************************************************/
unsigned int mt_gpufreq_cur_load(void)
{
	gpufreq_dbg("current GPU load is %d\n", g_cur_load);
	return g_cur_load;
}
EXPORT_SYMBOL(mt_gpufreq_cur_load);

/******************************
* show current GPU DVFS stauts
*******************************/
static int mt_gpufreq_state_read(struct seq_file *m, void *v)
{
	if (!mt_gpufreq_pause)
		seq_puts(m, "GPU DVFS enabled\n");
	else
		seq_puts(m, "GPU DVFS disabled\n");

	return 0;
}

/****************************************
* set GPU DVFS stauts by sysfs interface
*****************************************/
static ssize_t mt_gpufreq_state_write(struct file *file, const char __user *buffer, size_t count,
				      loff_t *data)
{
	char desc[32];
	int len = 0;

	int enabled = 0;

	len = (count < (sizeof(desc) - 1)) ? count : (sizeof(desc) - 1);
	if (copy_from_user(desc, buffer, len)) {
		return 0;
	}
	desc[len] = '\0';

	if ((sscanf(desc, "%d", &enabled) == 1) && (GPU_LEVEL_0 != get_gpu_level())) {
		if (enabled == 1) {
			mt_gpufreq_keep_max_frequency = false;
			mt_gpufreq_state_set(1);
		} else if (enabled == 0) {
			/* Keep MAX frequency when GPU DVFS disabled. */
			mt_gpufreq_keep_max_frequency = true;
			mt_gpufreq_state_set(0);
		} else {
			gpufreq_info("bad argument!! argument should be \"1\" or \"0\"\n");
		}
	} else {
		if (GPU_LEVEL_0 == get_gpu_level()) {
			gpufreq_info("Not Support\n");
		} else
			gpufreq_info("bad argument!! argument should be \"1\" or \"0\"\n");
	}

	return count;
}

#if 0
/******************************
* show current GPU DVFS stauts
*******************************/
static int mt_gpufreq_state_read(char *buf, char **start, off_t off, int count, int *eof,
				 void *data)
{
	int len = 0;
	char *p = buf;

	if (!mt_gpufreq_pause)
		p += sprintf(p, "GPU DVFS enabled\n");
	else
		p += sprintf(p, "GPU DVFS disabled\n");

	len = p - buf;
	return len;
}

/****************************************
* set GPU DVFS stauts by sysfs interface
*****************************************/
static ssize_t mt_gpufreq_state_write(struct file *file, const char *buffer, unsigned long count,
				      void *data)
{
	int enabled = 0;

	if ((sscanf(buffer, "%d", &enabled) == 1) && (GPU_LEVEL_0 != get_gpu_level())) {
		if (enabled == 1) {
			mt_gpufreq_keep_max_frequency = false;
			mt_gpufreq_state_set(1);
		} else if (enabled == 0) {
			/* Keep MAX frequency when GPU DVFS disabled. */
			mt_gpufreq_keep_max_frequency = true;
			mt_gpufreq_state_set(0);
		} else {
			gpufreq_info("bad argument!! argument should be \"1\" or \"0\"\n");
		}
	} else {
		if (GPU_LEVEL_0 == get_gpu_level()) {
			gpufreq_info("Not Support\n");
		} else
			gpufreq_info("bad argument!! argument should be \"1\" or \"0\"\n");
	}

	return count;
}
#endif

/****************************
* show current limited power
*****************************/
static int mt_gpufreq_limited_power_read(struct seq_file *m, void *v)
{
	seq_printf(m, "g_limited_max_id = %d, frequency = %d\n", g_limited_max_id,
		   mt_gpufreqs[g_limited_max_id].gpufreq_khz);

	return 0;
}

/**********************************
* limited power for thermal protect
***********************************/
static ssize_t mt_gpufreq_limited_power_write(struct file *file, const char __user *buffer,
					      size_t count, loff_t *data)
{
	char desc[32];
	int len = 0;

	unsigned int power = 0;

	len = (count < (sizeof(desc) - 1)) ? count : (sizeof(desc) - 1);
	if (copy_from_user(desc, buffer, len)) {
		return 0;
	}
	desc[len] = '\0';

	if (sscanf(desc, "%u", &power) == 1) {
		mt_gpufreq_thermal_protect(power);
		return count;
	} else {
		gpufreq_info("bad argument!! please provide the maximum limited power\n");
	}

	return -EINVAL;
}

#if 0
/****************************
* show current limited power
*****************************/
static int mt_gpufreq_limited_power_read(char *buf, char **start, off_t off, int count, int *eof,
					 void *data)
{
	int len = 0;
	char *p = buf;

	p += sprintf(p, "g_limited_max_id = %d, frequency = %d\n", g_limited_max_id,
		     mt_gpufreqs[g_limited_max_id].gpufreq_khz);

	len = p - buf;
	return len;
}

/**********************************
* limited power for thermal protect
***********************************/
static ssize_t mt_gpufreq_limited_power_write(struct file *file, const char *buffer,
					      unsigned long count, void *data)
{
	unsigned int power = 0;

	if (sscanf(buffer, "%u", &power) == 1) {
		mt_gpufreq_thermal_protect(power);
		return count;
	} else {
		gpufreq_info("bad argument!! please provide the maximum limited power\n");
	}

	return -EINVAL;
}
#endif

/***************************
* show current debug status
****************************/
static int mt_gpufreq_debug_read(struct seq_file *m, void *v)
{
	if (mt_gpufreq_debug)
		seq_puts(m, "gpufreq debug enabled\n");
	else
		seq_puts(m, "gpufreq debug disabled\n");

	return 0;
}

/***********************
* enable debug message
************************/
static ssize_t mt_gpufreq_debug_write(struct file *file, const char __user *buffer, size_t count,
				      loff_t *data)
{
	char desc[32];
	int len = 0;

	int debug = 0;

	len = (count < (sizeof(desc) - 1)) ? count : (sizeof(desc) - 1);
	if (copy_from_user(desc, buffer, len)) {
		return 0;
	}
	desc[len] = '\0';

	if (sscanf(desc, "%d", &debug) == 1) {
		if (debug == 0) {
			mt_gpufreq_debug = 0;
			return count;
		} else if (debug == 1) {
			mt_gpufreq_debug = 1;
			return count;
		} else {
			gpufreq_info("bad argument!! should be 0 or 1 [0: disable, 1: enable]\n");
		}
	} else {
		gpufreq_info("bad argument!! should be 0 or 1 [0: disable, 1: enable]\n");
	}

	return -EINVAL;
}

#if 0
/***************************
* show current debug status
****************************/
static int mt_gpufreq_debug_read(char *buf, char **start, off_t off, int count, int *eof,
				 void *data)
{
	int len = 0;
	char *p = buf;

	if (mt_gpufreq_debug)
		p += sprintf(p, "gpufreq debug enabled\n");
	else
		p += sprintf(p, "gpufreq debug disabled\n");

	len = p - buf;
	return len;
}

/***********************
* enable debug message
************************/
static ssize_t mt_gpufreq_debug_write(struct file *file, const char *buffer, unsigned long count,
				      void *data)
{
	int debug = 0;

	if (sscanf(buffer, "%d", &debug) == 1) {
		if (debug == 0) {
			mt_gpufreq_debug = 0;
			return count;
		} else if (debug == 1) {
			mt_gpufreq_debug = 1;
			return count;
		} else {
			gpufreq_info("bad argument!! should be 0 or 1 [0: disable, 1: enable]\n");
		}
	} else {
		gpufreq_info("bad argument!! should be 0 or 1 [0: disable, 1: enable]\n");
	}

	return -EINVAL;
}
#endif

/********************
* show sampling rate
*********************/
static int mt_gpufreq_sampling_rate_read(struct seq_file *m, void *v)
{
	seq_printf(m, "get sampling rate = %d (s) %d (ns)\n", mt_gpufreq_sample_s,
		   mt_gpufreq_sample_ns);

	return 0;
}

/********************
* set sampling rate
*********************/
static ssize_t mt_gpufreq_sampling_rate_write(struct file *file, const char __user *buffer,
					      size_t count, loff_t *data)
{
	int len = 0, s = 0, ns = 0;
	char desc[32];

	len = (count < (sizeof(desc) - 1)) ? count : (sizeof(desc) - 1);
	if (copy_from_user(desc, buffer, len)) {
		return 0;
	}
	desc[len] = '\0';

	if (sscanf(desc, "%d %d", &s, &ns) == 2) {
		gpufreq_info("[%s]: set sampling rate = %d (s), %d (ns)\n", __func__, s, ns);
		mt_gpufreq_sample_s = s;
		mt_gpufreq_sample_ns = ns;
		return count;
	} else {
		gpufreq_info("[%s]: bad argument!! should be \"[s]\" or \"[ns]\"\n", __func__);
	}

	return -EINVAL;
}

#if 0
/********************
* show sampling rate
*********************/
static int mt_gpufreq_sampling_rate_read(char *buf, char **start, off_t off, int count, int *eof,
					 void *data)
{
	int len = 0;
	char *p = buf;

	p += sprintf(p, "get sampling rate = %d (s) %d (ns)\n", mt_gpufreq_sample_s,
		     mt_gpufreq_sample_ns);

	len = p - buf;
	return len;
}

/********************
* set sampling rate
*********************/
static ssize_t mt_gpufreq_sampling_rate_write(struct file *file, const char *buffer,
					      unsigned long count, void *data)
{
	int len = 0, s = 0, ns = 0;
	char desc[32];

	len = (count < (sizeof(desc) - 1)) ? count : (sizeof(desc) - 1);
	if (copy_from_user(desc, buffer, len)) {
		return 0;
	}
	desc[len] = '\0';

	if (sscanf(desc, "%d %d", &s, &ns) == 2) {
		gpufreq_info("[%s]: set sampling rate = %d (s), %d (ns)\n", __func__, s, ns);
		mt_gpufreq_sample_s = s;
		mt_gpufreq_sample_ns = ns;
		return count;
	} else {
		gpufreq_info("[%s]: bad argument!! should be \"[s]\" or \"[ns]\"\n", __func__);
	}

	return -EINVAL;
}
#endif

static int mt_gpufreq_opp_dump_read(struct seq_file *m, void *v)
{
	int i = 0;

	seq_printf(m, "Current Freq: %d\n", g_cur_freq);
	seq_printf(m, "Current Loading: %d\n", mt_get_gpu_loading());

	for (i = 0; i < mt_gpufreqs_num; i++) {
		seq_printf(m, "[%d] ", i);
		seq_printf(m, "freq = %d, ", mt_gpufreqs[i].gpufreq_khz);
		seq_printf(m, "lower_bound = %d, ", mt_gpufreqs[i].gpufreq_lower_bound);
		seq_printf(m, "upper_bound = %d, ", mt_gpufreqs[i].gpufreq_upper_bound);
		seq_printf(m, "volt = %d, ", mt_gpufreqs[i].gpufreq_volt);
		seq_printf(m, "remap = %d\n", mt_gpufreqs[i].gpufreq_remap);
	}

	return 0;
}

#if 0
/********************
* show GPU OPP table
*********************/
static int mt_gpufreq_opp_dump_read(char *buf, char **start, off_t off, int count, int *eof,
				    void *data)
{
	int i = 0, j = 0, len = 0;
	char *p = buf;

	p += sprintf(p, "Current Freq: %d\n", g_cur_freq);
	p += sprintf(p, "Current Loading: %d\n", mt_get_gpu_loading());
	for (i = 0; i < mt_gpufreqs_num; i++) {
		p += sprintf(p, "[%d] ", i);
		p += sprintf(p, "freq = %d, ", mt_gpufreqs[i].gpufreq_khz);
		p += sprintf(p, "lower_bound = %d, ", mt_gpufreqs[i].gpufreq_lower_bound);
		p += sprintf(p, "upper_bound = %d, ", mt_gpufreqs[i].gpufreq_upper_bound);
		p += sprintf(p, "volt = %d, ", mt_gpufreqs[i].gpufreq_volt);
		p += sprintf(p, "remap = %d\n", mt_gpufreqs[i].gpufreq_remap);
	}

	len = p - buf;
	return len;
}
#endif

/***************************
* show current specific frequency status
****************************/
static int mt_gpufreq_fixed_frequency_read(struct seq_file *m, void *v)
{
	if (mt_gpufreq_keep_specific_frequency)
		seq_puts(m, "gpufreq fixed frequency enabled\n");
	else
		seq_puts(m, "gpufreq fixed frequency disabled\n");

	return 0;
}

/***********************
* enable specific frequency
************************/
static ssize_t mt_gpufreq_fixed_frequency_write(struct file *file, const char __user *buffer,
						size_t count, loff_t *data)
{
	char desc[32];
	int len = 0;

	int enable = 0;
	int fixed_freq = 0;
	int fixed_volt = 0;

	len = (count < (sizeof(desc) - 1)) ? count : (sizeof(desc) - 1);
	if (copy_from_user(desc, buffer, len)) {
		return 0;
	}
	desc[len] = '\0';

	if (sscanf(desc, "%d %d %d", &enable, &fixed_freq, &fixed_volt) == 3) {
		if (enable == 0) {
			mt_gpufreq_keep_specific_frequency = false;
			return count;
		} else if (enable == 1) {
			mt_gpufreq_keep_specific_frequency = true;
			mt_gpufreq_fixed_frequency = fixed_freq;
			mt_gpufreq_fixed_voltage = fixed_volt;
			mt_gpufreq_set(g_cur_freq, mt_gpufreq_fixed_frequency, g_cur_volt,
				       mt_gpufreq_fixed_voltage);
			return count;
		} else {
			gpufreq_info("bad argument!! should be [enable fixed_freq fixed_volt]\n");
		}
	} else {
		gpufreq_info("bad argument!! should be [enable fixed_freq fixed_volt]\n");
	}

	return -EINVAL;
}

#if 0
/***************************
* show current specific frequency status
****************************/
static int mt_gpufreq_fixed_frequency_read(char *buf, char **start, off_t off, int count, int *eof,
					   void *data)
{
	int len = 0;
	char *p = buf;

	if (mt_gpufreq_keep_specific_frequency)
		p += sprintf(p, "gpufreq fixed frequency enabled\n");
	else
		p += sprintf(p, "gpufreq fixed frequency disabled\n");

	len = p - buf;
	return len;
}

/***********************
* enable specific frequency
************************/
static ssize_t mt_gpufreq_fixed_frequency_write(struct file *file, const char *buffer,
						unsigned long count, void *data)
{
	int enable = 0;
	int fixed_freq = 0;
	int fixed_volt = 0;

	if (sscanf(buffer, "%d %d %d", &enable, &fixed_freq, &fixed_volt) == 3) {
		if (enable == 0) {
			mt_gpufreq_keep_specific_frequency = false;
			return count;
		} else if (enable == 1) {
			mt_gpufreq_keep_specific_frequency = true;
			mt_gpufreq_fixed_frequency = fixed_freq;
			mt_gpufreq_fixed_voltage = fixed_volt;
			mt_gpufreq_set(g_cur_freq, mt_gpufreq_fixed_frequency, g_cur_volt,
				       mt_gpufreq_fixed_voltage);
			return count;
		} else {
			gpufreq_info("bad argument!! should be [enable fixed_freq fixed_volt]\n");
		}
	} else {
		gpufreq_info("bad argument!! should be [enable fixed_freq fixed_volt]\n");
	}

	return -EINVAL;
}
#endif

/********************
* show variable dump
*********************/
static int mt_gpufreq_var_dump(struct seq_file *m, void *v)
{
	return 0;
}

#if 0
/********************
* show variable dump
*********************/
static int mt_gpufreq_var_dump(char *buf, char **start, off_t off, int count, int *eof, void *data)
{
	int len = 0;
	char *p = buf;


	/* debug purpose, I will implement if needed */

	len = p - buf;
	return len;
}
#endif

enum hrtimer_restart mt_gpufreq_timer_func(struct hrtimer *timer)
{
	mt_gpufreq_timer_flag = 1;
	wake_up_interruptible(&mt_gpufreq_timer_waiter);

	return HRTIMER_NORESTART;
}

static int mt_gpufreq_thread_handler(void *unused)
{
	int idx = 0;
	unsigned int load = 0;

	do {
		ktime_t ktime = ktime_set(mt_gpufreq_sample_s, mt_gpufreq_sample_ns);

		wait_event_interruptible(mt_gpufreq_timer_waiter, mt_gpufreq_timer_flag != 0);
		mt_gpufreq_timer_flag = 0;

	/**********************************
	* get GPU loading
	***********************************/
		load = mt_get_gpu_loading();

		idx = mt_gpufreq_look_up(load);

		mt_gpufreq_target(idx);

		if (mt_gpufreq_pause == false)
			hrtimer_start(&mt_gpufreq_timer, ktime, HRTIMER_MODE_REL);

	} while (!kthread_should_stop());

	return 0;
}

/*********************************
* mediatek gpufreq registration
**********************************/
int mt_gpufreq_register(void)
{
	unsigned int ver;
	ktime_t ktime = ktime_set(mt_gpufreq_sample_s, mt_gpufreq_sample_ns);

	/* mt_gpufreq_registered = true; */


    /**********************
     * setup gpufreq table
     ***********************/
	gpufreq_info("setup gpufreqs table\n");

	ver = get_gpu_level();

	if (ver == GPU_LEVEL_0) {
		mt_setup_gpufreqs_table(ARRAY_AND_SIZE(mt6572m_gpufreq));
		g_cur_freq = GPU_DVFS_F1;
		mt_gpufreq_pause = true;
	} else {
		if (fb_register_client(&mt_gpufreq_fb_notifier)) {
			gpufreq_info("@%s: register FB client failed!\n", __func__);
			return 0;
		}
		mt_setup_gpufreqs_table(ARRAY_AND_SIZE(mt6572_gpufreq));
		g_cur_freq = GPU_DVFS_F0;
	/************************************
	 * launch a timer for period sampling
	 *************************************/
		hrtimer_init(&mt_gpufreq_timer, CLOCK_MONOTONIC, HRTIMER_MODE_REL);
		mt_gpufreq_timer.function = mt_gpufreq_timer_func;

		mt_gpufreq_thread = kthread_run(mt_gpufreq_thread_handler, 0, "mt_gpufreq");
		if (IS_ERR(mt_gpufreq_thread)) {
			gpufreq_info("[%s]: failed to create mt_gpufreq thread\n", __func__);
		}
#ifdef GPU_DVFS_DEFAULT_DISABLED
		mt_gpufreq_state_set(0);
#endif

		if (mt_gpufreq_pause == false) {
			hrtimer_start(&mt_gpufreq_timer, ktime, HRTIMER_MODE_REL);
		}

		gpufreq_info("mediatek gpufreq registration done\n");
	}

	return 0;
}
EXPORT_SYMBOL(mt_gpufreq_register);

/*********************************
* mediatek gpufreq non registration
**********************************/
/*int mt_gpufreq_non_register(void)
{
    if(mt_gpufreq_already_non_registered == false)
    {
	mt_gpufreq_already_non_registered = true;
	mt_setup_gpufreqs_default_power_table(1);

	hrtimer_init(&mt_gpufreq_timer, CLOCK_MONOTONIC, HRTIMER_MODE_REL);
	mt_gpufreq_state_set(0);
	gpufreq_info("mt_gpufreq_non_register() done\n");
    }
    else
    {
	gpufreq_info("mt_gpufreq_non_register() already called !\n");
    }
    return 0;
}
EXPORT_SYMBOL(mt_gpufreq_non_register);*/

static int mt_gpufreq_var_dump_open(struct inode *inode, struct file *file)
{
	return single_open(file, mt_gpufreq_var_dump, NULL);
}

static const struct file_operations mt_gpufreq_var_dump_fops = {
	.owner = THIS_MODULE,
	.open = mt_gpufreq_var_dump_open,
	.read = seq_read,
};

static int mt_gpufreq_fixed_frequency_open(struct inode *inode, struct file *file)
{
	return single_open(file, mt_gpufreq_fixed_frequency_read, NULL);
}

static const struct file_operations mt_gpufreq_fixed_frequency_fops = {
	.owner = THIS_MODULE,
	.open = mt_gpufreq_fixed_frequency_open,
	.read = seq_read,
	.llseek = seq_lseek,
	.write = mt_gpufreq_fixed_frequency_write,
	.release = single_release,
};

static int mt_gpufreq_opp_dump_open(struct inode *inode, struct file *file)
{
	return single_open(file, mt_gpufreq_opp_dump_read, NULL);
}

static const struct file_operations mt_gpufreq_opp_dump_fops = {
	.owner = THIS_MODULE,
	.open = mt_gpufreq_opp_dump_open,
	.read = seq_read,
};

static int mt_gpufreq_sampling_rate_open(struct inode *inode, struct file *file)
{
	return single_open(file, mt_gpufreq_sampling_rate_read, NULL);
}

static const struct file_operations mt_gpufreq_sampling_rate_fops = {
	.owner = THIS_MODULE,
	.open = mt_gpufreq_sampling_rate_open,
	.read = seq_read,
	.llseek = seq_lseek,
	.write = mt_gpufreq_sampling_rate_write,
	.release = single_release,
};

static int mt_gpufreq_state_open(struct inode *inode, struct file *file)
{
	return single_open(file, mt_gpufreq_state_read, NULL);
}

static const struct file_operations mt_gpufreq_state_fops = {
	.owner = THIS_MODULE,
	.open = mt_gpufreq_state_open,
	.read = seq_read,
	.llseek = seq_lseek,
	.write = mt_gpufreq_state_write,
	.release = single_release,
};

static int mt_gpufreq_limited_power_open(struct inode *inode, struct file *file)
{
	return single_open(file, mt_gpufreq_limited_power_read, NULL);
}

static const struct file_operations mt_gpufreq_limited_power_fops = {
	.owner = THIS_MODULE,
	.open = mt_gpufreq_limited_power_open,
	.read = seq_read,
	.llseek = seq_lseek,
	.write = mt_gpufreq_limited_power_write,
	.release = single_release,
};

static int mt_gpufreq_debug_open(struct inode *inode, struct file *file)
{
	return single_open(file, mt_gpufreq_debug_read, NULL);
}

static const struct file_operations mt_gpufreq_debug_fops = {
	.owner = THIS_MODULE,
	.open = mt_gpufreq_debug_open,
	.read = seq_read,
	.llseek = seq_lseek,
	.write = mt_gpufreq_debug_write,
	.release = single_release,
};

/**********************************
* mediatek gpufreq initialization
***********************************/
#if 1
static int __init mt_gpufreq_init(void)
{
	struct proc_dir_entry *mt_entry = NULL;
	struct proc_dir_entry *mt_gpufreq_dir = NULL;

	gpufreq_info("mt_gpufreq_init\n");

	mt_gpufreq_dir = proc_mkdir("gpufreq", NULL);
	if (!mt_gpufreq_dir) {
		pr_err("[%s]: mkdir /proc/gpufreq failed\n", __func__);
	} else {
		mt_entry =
		    proc_create("gpufreq_debug", S_IRUGO | S_IWUSR | S_IWGRP, mt_gpufreq_dir,
				&mt_gpufreq_debug_fops);
		mt_entry =
		    proc_create("gpufreq_limited_power", S_IRUGO | S_IWUSR | S_IWGRP,
				mt_gpufreq_dir, &mt_gpufreq_limited_power_fops);
		mt_entry =
		    proc_create("gpufreq_state", S_IRUGO | S_IWUSR | S_IWGRP, mt_gpufreq_dir,
				&mt_gpufreq_state_fops);
		mt_entry =
		    proc_create("gpufreq_sampling_rate", S_IRUGO | S_IWUSR | S_IWGRP,
				mt_gpufreq_dir, &mt_gpufreq_sampling_rate_fops);
		mt_entry =
		    proc_create("gpufreq_opp_dump", S_IRUGO, mt_gpufreq_dir,
				&mt_gpufreq_opp_dump_fops);
		mt_entry =
		    proc_create("gpufreq_fix_frequency", S_IRUGO | S_IWUSR | S_IWGRP,
				mt_gpufreq_dir, &mt_gpufreq_fixed_frequency_fops);
		mt_entry =
		    proc_create("gpufreq_var_dump", S_IRUGO | S_IWUSR | S_IWGRP, mt_gpufreq_dir,
				&mt_gpufreq_var_dump_fops);

#if 0
		mt_entry =
		    create_proc_entry("gpufreq_debug", S_IRUGO | S_IWUSR | S_IWGRP, mt_gpufreq_dir);
		if (mt_entry) {
			mt_entry->read_proc = mt_gpufreq_debug_read;	/* OK */
			mt_entry->write_proc = mt_gpufreq_debug_write;
		}

		mt_entry =
		    create_proc_entry("gpufreq_limited_power", S_IRUGO | S_IWUSR | S_IWGRP,
				      mt_gpufreq_dir);
		if (mt_entry) {
			mt_entry->read_proc = mt_gpufreq_limited_power_read;	/* OK */
			mt_entry->write_proc = mt_gpufreq_limited_power_write;
		}

		mt_entry =
		    create_proc_entry("gpufreq_state", S_IRUGO | S_IWUSR | S_IWGRP, mt_gpufreq_dir);
		if (mt_entry) {
			mt_entry->read_proc = mt_gpufreq_state_read;	/* OK */
			mt_entry->write_proc = mt_gpufreq_state_write;
		}

		mt_entry =
		    create_proc_entry("gpufreq_sampling_rate", S_IRUGO | S_IWUSR | S_IWGRP,
				      mt_gpufreq_dir);
		if (mt_entry) {
			mt_entry->read_proc = mt_gpufreq_sampling_rate_read;	/* OK */
			mt_entry->write_proc = mt_gpufreq_sampling_rate_write;
		}

		mt_entry = create_proc_entry("gpufreq_opp_dump", S_IRUGO, mt_gpufreq_dir);
		if (mt_entry) {
			mt_entry->read_proc = mt_gpufreq_opp_dump_read;	/* OK */
		}

		mt_entry =
		    create_proc_entry("gpufreq_fix_frequency", S_IRUGO | S_IWUSR | S_IWGRP,
				      mt_gpufreq_dir);
		if (mt_entry) {
			mt_entry->read_proc = mt_gpufreq_fixed_frequency_read;	/* OK */
			mt_entry->write_proc = mt_gpufreq_fixed_frequency_write;
		}

		mt_entry =
		    create_proc_entry("gpufreq_var_dump", S_IRUGO | S_IWUSR | S_IWGRP,
				      mt_gpufreq_dir);
		if (mt_entry) {
			mt_entry->read_proc = mt_gpufreq_var_dump;	/* OK */
		}
#endif
	}

	/* clkmux_sel(MT_CLKMUX_MFG_MUX_SEL, MT_CG_GPU_500P5M_EN, "GPU_DVFS"); */

	g_cur_freq = GPU_DVFS_F0;
	g_cur_volt = get_cur_vcore();

	mt_gpufreq_register();	/* activate hrtimer */

	/* gpufreq_info("mt_gpufreq_init, g_cur_freq_init_keep = %d\n", g_cur_freq_init_keep); */

	return 0;
}
late_initcall(mt_gpufreq_init);
#endif				/* CONFIG_GPU_DVFS */

MODULE_DESCRIPTION("MediaTek GPU Frequency Scaling driver");
MODULE_LICENSE("GPL");
