

================================================================
== Vivado HLS Report for 'wrapperAdmin'
================================================================
* Date:           Mon Nov 11 13:38:00 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        prj.hlsObj
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+-----+-----+-----+-----+---------+
        |                 |              |  Latency  |  Interval | Pipeline|
        |     Instance    |    Module    | min | max | min | max |   Type  |
        +-----------------+--------------+-----+-----+-----+-----+---------+
        |Block_proc11_U0  |Block_proc11  |    ?|    ?|    ?|    ?|   none  |
        +-----------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     242|    668|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       1|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     243|    668|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+-------+-----+-----+
    |     Instance    |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------+--------------+---------+-------+-----+-----+
    |Block_proc11_U0  |Block_proc11  |        0|      0|  242|  668|
    +-----------------+--------------+---------+-------+-----+-----+
    |Total            |              |        0|      0|  242|  668|
    +-----------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |Block_proc11_U0_ap_start  |  1|   0|    1|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     |  1|   0|    1|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------------+-----+-----+--------------+--------------+--------------+
|din_V_dout          |  in |   32|    ap_fifo   |     din_V    |    pointer   |
|din_V_empty_n       |  in |    1|    ap_fifo   |     din_V    |    pointer   |
|din_V_read          | out |    1|    ap_fifo   |     din_V    |    pointer   |
|dout_V_din          | out |   32|    ap_fifo   |    dout_V    |    pointer   |
|dout_V_full_n       |  in |    1|    ap_fifo   |    dout_V    |    pointer   |
|dout_V_write        | out |    1|    ap_fifo   |    dout_V    |    pointer   |
|pr_V_addr_din       | out |   32|    ap_fifo   |   pr_V_addr  |    pointer   |
|pr_V_addr_full_n    |  in |    1|    ap_fifo   |   pr_V_addr  |    pointer   |
|pr_V_addr_write     | out |    1|    ap_fifo   |   pr_V_addr  |    pointer   |
|pr_V_areaID_din     | out |   16|    ap_fifo   |  pr_V_areaID |    pointer   |
|pr_V_areaID_full_n  |  in |    1|    ap_fifo   |  pr_V_areaID |    pointer   |
|pr_V_areaID_write   | out |    1|    ap_fifo   |  pr_V_areaID |    pointer   |
|prDone_V_dout       |  in |    1|    ap_fifo   |   prDone_V   |    pointer   |
|prDone_V_empty_n    |  in |    1|    ap_fifo   |   prDone_V   |    pointer   |
|prDone_V_read       | out |    1|    ap_fifo   |   prDone_V   |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_none | wrapperAdmin | return value |
|ap_rst              |  in |    1| ap_ctrl_none | wrapperAdmin | return value |
+--------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call fastcc void @Block__proc11(i32* %din_V, i32* %dout_V, i1* %prDone_V, i32* %pr_V_addr, i16* %pr_V_areaID)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [./wrapperAdmin.cc:125]
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @bufferRESP_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %din_V), !map !89"
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dout_V), !map !93"
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pr_V_addr), !map !97"
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %pr_V_areaID), !map !101"
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %prDone_V), !map !105"
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @wrapperAdmin_str) nounwind"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %prDone_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [./wrapperAdmin.cc:125]
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pr_V_addr, i16* %pr_V_areaID, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [./wrapperAdmin.cc:125]
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dout_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [./wrapperAdmin.cc:125]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %din_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [./wrapperAdmin.cc:125]
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [./wrapperAdmin.cc:125]
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "call fastcc void @Block__proc11(i32* %din_V, i32* %dout_V, i1* %prDone_V, i32* %pr_V_addr, i16* %pr_V_areaID)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [./wrapperAdmin.cc:152]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ din_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dout_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pr_V_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pr_V_areaID]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ prDone_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ header_objectID]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ header_methodID]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ header_cb]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ header_size]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_status]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bufferRESP_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4  (specdataflowpipeline) [ 000]
StgValue_5  (specinterface       ) [ 000]
StgValue_6  (specbitsmap         ) [ 000]
StgValue_7  (specbitsmap         ) [ 000]
StgValue_8  (specbitsmap         ) [ 000]
StgValue_9  (specbitsmap         ) [ 000]
StgValue_10 (specbitsmap         ) [ 000]
StgValue_11 (spectopmodule       ) [ 000]
StgValue_12 (specinterface       ) [ 000]
StgValue_13 (specinterface       ) [ 000]
StgValue_14 (specinterface       ) [ 000]
StgValue_15 (specinterface       ) [ 000]
StgValue_16 (specinterface       ) [ 000]
StgValue_17 (call                ) [ 000]
StgValue_18 (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dout_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pr_V_addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pr_V_addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pr_V_areaID">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pr_V_areaID"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="prDone_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prDone_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="header_objectID">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_objectID"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="header_methodID">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_methodID"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="header_cb">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_cb"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="header_size">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_size"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_status">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_status"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bufferRESP_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufferRESP_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__proc11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="wrapperAdmin_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="grp_Block_proc11_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="0" index="3" bw="1" slack="0"/>
<pin id="55" dir="0" index="4" bw="32" slack="0"/>
<pin id="56" dir="0" index="5" bw="16" slack="0"/>
<pin id="57" dir="0" index="6" bw="8" slack="0"/>
<pin id="58" dir="0" index="7" bw="8" slack="0"/>
<pin id="59" dir="0" index="8" bw="16" slack="0"/>
<pin id="60" dir="0" index="9" bw="16" slack="0"/>
<pin id="61" dir="0" index="10" bw="4" slack="0"/>
<pin id="62" dir="0" index="11" bw="32" slack="0"/>
<pin id="63" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="50" pin=4"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="50" pin=5"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="50" pin=6"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="50" pin=7"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="50" pin=8"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="50" pin=9"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="50" pin=10"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="50" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout_V | {1 2 }
	Port: pr_V_addr | {1 2 }
	Port: pr_V_areaID | {1 2 }
	Port: header_objectID | {1 2 }
	Port: header_methodID | {1 2 }
	Port: header_cb | {1 2 }
	Port: header_size | {1 2 }
	Port: p_status | {1 2 }
	Port: bufferRESP_V | {1 2 }
 - Input state : 
	Port: wrapperAdmin : din_V | {1 2 }
	Port: wrapperAdmin : prDone_V | {1 2 }
	Port: wrapperAdmin : header_objectID | {1 2 }
	Port: wrapperAdmin : header_methodID | {1 2 }
	Port: wrapperAdmin : header_cb | {1 2 }
	Port: wrapperAdmin : header_size | {1 2 }
	Port: wrapperAdmin : p_status | {1 2 }
	Port: wrapperAdmin : bufferRESP_V | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|   call   | grp_Block_proc11_fu_50 |    0    | 10.8885 |   207   |   197   |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    0    | 10.8885 |   207   |   197   |
|----------|------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |   10   |   207  |   197  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   10   |   207  |   197  |
+-----------+--------+--------+--------+--------+
