FIRRTL version 1.2.0
circuit Top :
  module RegisterFile :
    input clock : Clock
    input reset : Reset
    output io : { flip write_enable : UInt<1>, flip write_address : UInt<5>, flip write_data : UInt<32>, flip read_address1 : UInt<5>, flip read_address2 : UInt<5>, read_data1 : UInt<32>, read_data2 : UInt<32>, flip debug_read_address : UInt<5>, debug_read_data : UInt<32>} @[src/main/scala/riscv/core/RegisterFile.scala 16:14]

    wire _registers_WIRE : UInt<32>[32] @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[0] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[1] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[2] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[3] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[4] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[5] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[6] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[7] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[8] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[9] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[10] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[11] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[12] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[13] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[14] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[15] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[16] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[17] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[18] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[19] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[20] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[21] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[22] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[23] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[24] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[25] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[26] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[27] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[28] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[29] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[30] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[31] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    reg registers : UInt<32>[32], clock with :
      reset => (reset, _registers_WIRE) @[src/main/scala/riscv/core/RegisterFile.scala 29:26]
    node _T = asUInt(reset) @[src/main/scala/riscv/core/RegisterFile.scala 31:15]
    node _T_1 = eq(_T, UInt<1>("h0")) @[src/main/scala/riscv/core/RegisterFile.scala 31:8]
    when _T_1 : @[src/main/scala/riscv/core/RegisterFile.scala 31:23]
      node _T_2 = neq(io.write_address, UInt<1>("h0")) @[src/main/scala/riscv/core/RegisterFile.scala 32:46]
      node _T_3 = and(io.write_enable, _T_2) @[src/main/scala/riscv/core/RegisterFile.scala 32:26]
      when _T_3 : @[src/main/scala/riscv/core/RegisterFile.scala 32:55]
        registers[io.write_address] <= io.write_data @[src/main/scala/riscv/core/RegisterFile.scala 33:35]
    node _io_read_data1_T = eq(io.read_address1, UInt<1>("h0")) @[src/main/scala/riscv/core/RegisterFile.scala 38:22]
    node _io_read_data1_T_1 = mux(_io_read_data1_T, UInt<1>("h0"), registers[io.read_address1]) @[src/main/scala/riscv/core/RegisterFile.scala 37:23]
    io.read_data1 <= _io_read_data1_T_1 @[src/main/scala/riscv/core/RegisterFile.scala 37:17]
    node _io_read_data2_T = eq(io.read_address2, UInt<1>("h0")) @[src/main/scala/riscv/core/RegisterFile.scala 44:22]
    node _io_read_data2_T_1 = mux(_io_read_data2_T, UInt<1>("h0"), registers[io.read_address2]) @[src/main/scala/riscv/core/RegisterFile.scala 43:23]
    io.read_data2 <= _io_read_data2_T_1 @[src/main/scala/riscv/core/RegisterFile.scala 43:17]
    node _io_debug_read_data_T = eq(io.debug_read_address, UInt<1>("h0")) @[src/main/scala/riscv/core/RegisterFile.scala 50:27]
    node _io_debug_read_data_T_1 = mux(_io_debug_read_data_T, UInt<1>("h0"), registers[io.debug_read_address]) @[src/main/scala/riscv/core/RegisterFile.scala 49:28]
    io.debug_read_data <= _io_debug_read_data_T_1 @[src/main/scala/riscv/core/RegisterFile.scala 49:22]

  module InstructionFetch :
    input clock : Clock
    input reset : Reset
    output io : { flip jump_flag_id : UInt<1>, flip jump_address_id : UInt<32>, flip instruction_read_data : UInt<32>, flip instruction_valid : UInt<1>, instruction_address : UInt<32>, instruction : UInt<32>} @[src/main/scala/riscv/core/InstructionFetch.scala 14:14]

    reg pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h1000")) @[src/main/scala/riscv/core/InstructionFetch.scala 23:19]
    when io.instruction_valid : @[src/main/scala/riscv/core/InstructionFetch.scala 25:30]
      io.instruction <= io.instruction_read_data @[src/main/scala/riscv/core/InstructionFetch.scala 26:20]
      node _pc_T = add(pc, UInt<3>("h4")) @[src/main/scala/riscv/core/InstructionFetch.scala 29:56]
      node _pc_T_1 = tail(_pc_T, 1) @[src/main/scala/riscv/core/InstructionFetch.scala 29:56]
      node _pc_T_2 = mux(io.jump_flag_id, io.jump_address_id, _pc_T_1) @[src/main/scala/riscv/core/InstructionFetch.scala 29:15]
      pc <= _pc_T_2 @[src/main/scala/riscv/core/InstructionFetch.scala 29:9]
    else :
      pc <= pc @[src/main/scala/riscv/core/InstructionFetch.scala 34:20]
      io.instruction <= UInt<5>("h13") @[src/main/scala/riscv/core/InstructionFetch.scala 35:20]
    io.instruction_address <= pc @[src/main/scala/riscv/core/InstructionFetch.scala 37:26]

  module InstructionDecode :
    input clock : Clock
    input reset : Reset
    output io : { flip instruction : UInt<32>, regs_reg1_read_address : UInt<5>, regs_reg2_read_address : UInt<5>, ex_immediate : UInt<32>, ex_aluop1_source : UInt<1>, ex_aluop2_source : UInt<1>, memory_read_enable : UInt<1>, memory_write_enable : UInt<1>, wb_reg_write_source : UInt<2>, reg_write_enable : UInt<1>, reg_write_address : UInt<5>} @[src/main/scala/riscv/core/InstructionDecode.scala 127:14]

    node opcode = bits(io.instruction, 6, 0) @[src/main/scala/riscv/core/InstructionDecode.scala 141:30]
    node funct3 = bits(io.instruction, 14, 12) @[src/main/scala/riscv/core/InstructionDecode.scala 142:30]
    node funct7 = bits(io.instruction, 31, 25) @[src/main/scala/riscv/core/InstructionDecode.scala 143:30]
    node rd = bits(io.instruction, 11, 7) @[src/main/scala/riscv/core/InstructionDecode.scala 144:30]
    node rs1 = bits(io.instruction, 19, 15) @[src/main/scala/riscv/core/InstructionDecode.scala 145:30]
    node rs2 = bits(io.instruction, 24, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 146:30]
    node _io_regs_reg1_read_address_T = eq(opcode, UInt<6>("h37")) @[src/main/scala/riscv/core/InstructionDecode.scala 148:43]
    node _io_regs_reg1_read_address_T_1 = mux(_io_regs_reg1_read_address_T, UInt<5>("h0"), rs1) @[src/main/scala/riscv/core/InstructionDecode.scala 148:35]
    io.regs_reg1_read_address <= _io_regs_reg1_read_address_T_1 @[src/main/scala/riscv/core/InstructionDecode.scala 148:29]
    io.regs_reg2_read_address <= rs2 @[src/main/scala/riscv/core/InstructionDecode.scala 149:29]
    node _immediate_T = bits(io.instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 152:32]
    node _immediate_T_1 = bits(_immediate_T, 0, 0) @[src/main/scala/riscv/core/InstructionDecode.scala 152:13]
    node _immediate_T_2 = mux(_immediate_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 152:13]
    node _immediate_T_3 = bits(io.instruction, 31, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 152:53]
    node _immediate_T_4 = cat(_immediate_T_2, _immediate_T_3) @[src/main/scala/riscv/core/InstructionDecode.scala 152:8]
    node _immediate_T_5 = bits(io.instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 154:56]
    node _immediate_T_6 = bits(_immediate_T_5, 0, 0) @[src/main/scala/riscv/core/InstructionDecode.scala 154:37]
    node _immediate_T_7 = mux(_immediate_T_6, UInt<21>("h1fffff"), UInt<21>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 154:37]
    node _immediate_T_8 = bits(io.instruction, 30, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 154:77]
    node _immediate_T_9 = cat(_immediate_T_7, _immediate_T_8) @[src/main/scala/riscv/core/InstructionDecode.scala 154:32]
    node _immediate_T_10 = bits(io.instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 155:56]
    node _immediate_T_11 = bits(_immediate_T_10, 0, 0) @[src/main/scala/riscv/core/InstructionDecode.scala 155:37]
    node _immediate_T_12 = mux(_immediate_T_11, UInt<21>("h1fffff"), UInt<21>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 155:37]
    node _immediate_T_13 = bits(io.instruction, 30, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 155:77]
    node _immediate_T_14 = cat(_immediate_T_12, _immediate_T_13) @[src/main/scala/riscv/core/InstructionDecode.scala 155:32]
    node _immediate_T_15 = bits(io.instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 156:56]
    node _immediate_T_16 = bits(_immediate_T_15, 0, 0) @[src/main/scala/riscv/core/InstructionDecode.scala 156:37]
    node _immediate_T_17 = mux(_immediate_T_16, UInt<21>("h1fffff"), UInt<21>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 156:37]
    node _immediate_T_18 = bits(io.instruction, 30, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 156:77]
    node _immediate_T_19 = cat(_immediate_T_17, _immediate_T_18) @[src/main/scala/riscv/core/InstructionDecode.scala 156:32]
    node _immediate_T_20 = bits(io.instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 157:56]
    node _immediate_T_21 = bits(_immediate_T_20, 0, 0) @[src/main/scala/riscv/core/InstructionDecode.scala 157:37]
    node _immediate_T_22 = mux(_immediate_T_21, UInt<21>("h1fffff"), UInt<21>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 157:37]
    node _immediate_T_23 = bits(io.instruction, 30, 25) @[src/main/scala/riscv/core/InstructionDecode.scala 157:77]
    node _immediate_T_24 = bits(io.instruction, 11, 7) @[src/main/scala/riscv/core/InstructionDecode.scala 157:101]
    node immediate_hi = cat(_immediate_T_22, _immediate_T_23) @[src/main/scala/riscv/core/InstructionDecode.scala 157:32]
    node _immediate_T_25 = cat(immediate_hi, _immediate_T_24) @[src/main/scala/riscv/core/InstructionDecode.scala 157:32]
    node _immediate_T_26 = bits(io.instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 159:32]
    node _immediate_T_27 = bits(_immediate_T_26, 0, 0) @[src/main/scala/riscv/core/InstructionDecode.scala 159:13]
    node _immediate_T_28 = mux(_immediate_T_27, UInt<20>("hfffff"), UInt<20>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 159:13]
    node _immediate_T_29 = bits(io.instruction, 7, 7) @[src/main/scala/riscv/core/InstructionDecode.scala 160:23]
    node _immediate_T_30 = bits(io.instruction, 30, 25) @[src/main/scala/riscv/core/InstructionDecode.scala 161:23]
    node _immediate_T_31 = bits(io.instruction, 11, 8) @[src/main/scala/riscv/core/InstructionDecode.scala 162:23]
    node immediate_lo = cat(_immediate_T_31, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 158:32]
    node immediate_hi_hi = cat(_immediate_T_28, _immediate_T_29) @[src/main/scala/riscv/core/InstructionDecode.scala 158:32]
    node immediate_hi_1 = cat(immediate_hi_hi, _immediate_T_30) @[src/main/scala/riscv/core/InstructionDecode.scala 158:32]
    node _immediate_T_32 = cat(immediate_hi_1, immediate_lo) @[src/main/scala/riscv/core/InstructionDecode.scala 158:32]
    node _immediate_T_33 = bits(io.instruction, 31, 12) @[src/main/scala/riscv/core/InstructionDecode.scala 165:47]
    node _immediate_T_34 = cat(_immediate_T_33, UInt<12>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 165:32]
    node _immediate_T_35 = bits(io.instruction, 31, 12) @[src/main/scala/riscv/core/InstructionDecode.scala 167:47]
    node _immediate_T_36 = cat(_immediate_T_35, UInt<12>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 167:32]
    node _immediate_T_37 = bits(io.instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 170:32]
    node _immediate_T_38 = bits(_immediate_T_37, 0, 0) @[src/main/scala/riscv/core/InstructionDecode.scala 170:13]
    node _immediate_T_39 = mux(_immediate_T_38, UInt<12>("hfff"), UInt<12>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 170:13]
    node _immediate_T_40 = bits(io.instruction, 19, 12) @[src/main/scala/riscv/core/InstructionDecode.scala 171:23]
    node _immediate_T_41 = bits(io.instruction, 20, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 172:23]
    node _immediate_T_42 = bits(io.instruction, 30, 21) @[src/main/scala/riscv/core/InstructionDecode.scala 173:23]
    node immediate_lo_1 = cat(_immediate_T_42, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 169:30]
    node immediate_hi_hi_1 = cat(_immediate_T_39, _immediate_T_40) @[src/main/scala/riscv/core/InstructionDecode.scala 169:30]
    node immediate_hi_2 = cat(immediate_hi_hi_1, _immediate_T_41) @[src/main/scala/riscv/core/InstructionDecode.scala 169:30]
    node _immediate_T_43 = cat(immediate_hi_2, immediate_lo_1) @[src/main/scala/riscv/core/InstructionDecode.scala 169:30]
    node _immediate_T_44 = eq(UInt<5>("h13"), opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_45 = mux(_immediate_T_44, _immediate_T_9, _immediate_T_4) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_46 = eq(UInt<2>("h3"), opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_47 = mux(_immediate_T_46, _immediate_T_14, _immediate_T_45) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_48 = eq(UInt<7>("h67"), opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_49 = mux(_immediate_T_48, _immediate_T_19, _immediate_T_47) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_50 = eq(UInt<6>("h23"), opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_51 = mux(_immediate_T_50, _immediate_T_25, _immediate_T_49) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_52 = eq(UInt<7>("h63"), opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_53 = mux(_immediate_T_52, _immediate_T_32, _immediate_T_51) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_54 = eq(UInt<6>("h37"), opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_55 = mux(_immediate_T_54, _immediate_T_34, _immediate_T_53) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_56 = eq(UInt<5>("h17"), opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_57 = mux(_immediate_T_56, _immediate_T_36, _immediate_T_55) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_58 = eq(UInt<7>("h6f"), opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node immediate = mux(_immediate_T_58, _immediate_T_43, _immediate_T_57) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    io.ex_immediate <= immediate @[src/main/scala/riscv/core/InstructionDecode.scala 178:19]
    node _io_ex_aluop1_source_T = eq(opcode, UInt<5>("h17")) @[src/main/scala/riscv/core/InstructionDecode.scala 180:12]
    node _io_ex_aluop1_source_T_1 = eq(opcode, UInt<7>("h63")) @[src/main/scala/riscv/core/InstructionDecode.scala 180:45]
    node _io_ex_aluop1_source_T_2 = or(_io_ex_aluop1_source_T, _io_ex_aluop1_source_T_1) @[src/main/scala/riscv/core/InstructionDecode.scala 180:35]
    node _io_ex_aluop1_source_T_3 = eq(opcode, UInt<7>("h6f")) @[src/main/scala/riscv/core/InstructionDecode.scala 180:78]
    node _io_ex_aluop1_source_T_4 = or(_io_ex_aluop1_source_T_2, _io_ex_aluop1_source_T_3) @[src/main/scala/riscv/core/InstructionDecode.scala 180:68]
    node _io_ex_aluop1_source_T_5 = mux(_io_ex_aluop1_source_T_4, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 179:29]
    io.ex_aluop1_source <= _io_ex_aluop1_source_T_5 @[src/main/scala/riscv/core/InstructionDecode.scala 179:23]
    node _io_ex_aluop2_source_T = eq(opcode, UInt<6>("h33")) @[src/main/scala/riscv/core/InstructionDecode.scala 193:12]
    node _io_ex_aluop2_source_T_1 = mux(_io_ex_aluop2_source_T, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/riscv/core/InstructionDecode.scala 192:29]
    io.ex_aluop2_source <= _io_ex_aluop2_source_T_1 @[src/main/scala/riscv/core/InstructionDecode.scala 192:23]
    node _io_memory_read_enable_T = eq(opcode, UInt<2>("h3")) @[src/main/scala/riscv/core/InstructionDecode.scala 202:12]
    node _io_memory_read_enable_T_1 = mux(_io_memory_read_enable_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 201:31]
    io.memory_read_enable <= _io_memory_read_enable_T_1 @[src/main/scala/riscv/core/InstructionDecode.scala 201:25]
    node _io_memory_write_enable_T = eq(opcode, UInt<6>("h23")) @[src/main/scala/riscv/core/InstructionDecode.scala 208:12]
    node _io_memory_write_enable_T_1 = mux(_io_memory_write_enable_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 207:32]
    io.memory_write_enable <= _io_memory_write_enable_T_1 @[src/main/scala/riscv/core/InstructionDecode.scala 207:26]
    node _io_wb_reg_write_source_T = eq(opcode, UInt<2>("h3")) @[src/main/scala/riscv/core/InstructionDecode.scala 215:12]
    node _io_wb_reg_write_source_T_1 = mux(_io_wb_reg_write_source_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 214:32]
    io.wb_reg_write_source <= _io_wb_reg_write_source_T_1 @[src/main/scala/riscv/core/InstructionDecode.scala 214:26]
    node _io_wb_reg_write_source_T_2 = eq(opcode, UInt<6>("h33")) @[src/main/scala/riscv/core/InstructionDecode.scala 225:15]
    node _io_wb_reg_write_source_T_3 = eq(opcode, UInt<5>("h13")) @[src/main/scala/riscv/core/InstructionDecode.scala 225:49]
    node _io_wb_reg_write_source_T_4 = or(_io_wb_reg_write_source_T_2, _io_wb_reg_write_source_T_3) @[src/main/scala/riscv/core/InstructionDecode.scala 225:39]
    node _io_wb_reg_write_source_T_5 = eq(opcode, UInt<6>("h37")) @[src/main/scala/riscv/core/InstructionDecode.scala 226:16]
    node _io_wb_reg_write_source_T_6 = or(_io_wb_reg_write_source_T_4, _io_wb_reg_write_source_T_5) @[src/main/scala/riscv/core/InstructionDecode.scala 225:72]
    node _io_wb_reg_write_source_T_7 = eq(opcode, UInt<5>("h17")) @[src/main/scala/riscv/core/InstructionDecode.scala 226:47]
    node _io_wb_reg_write_source_T_8 = or(_io_wb_reg_write_source_T_6, _io_wb_reg_write_source_T_7) @[src/main/scala/riscv/core/InstructionDecode.scala 226:37]
    node _io_wb_reg_write_source_T_9 = eq(opcode, UInt<2>("h3")) @[src/main/scala/riscv/core/InstructionDecode.scala 227:15]
    node _io_wb_reg_write_source_T_10 = eq(opcode, UInt<7>("h6f")) @[src/main/scala/riscv/core/InstructionDecode.scala 228:15]
    node _io_wb_reg_write_source_T_11 = eq(opcode, UInt<7>("h67")) @[src/main/scala/riscv/core/InstructionDecode.scala 228:46]
    node _io_wb_reg_write_source_T_12 = or(_io_wb_reg_write_source_T_10, _io_wb_reg_write_source_T_11) @[src/main/scala/riscv/core/InstructionDecode.scala 228:36]
    node _io_wb_reg_write_source_T_13 = mux(_io_wb_reg_write_source_T_12, UInt<2>("h3"), UInt<2>("h0")) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _io_wb_reg_write_source_T_14 = mux(_io_wb_reg_write_source_T_9, UInt<2>("h1"), _io_wb_reg_write_source_T_13) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _io_wb_reg_write_source_T_15 = mux(_io_wb_reg_write_source_T_8, UInt<2>("h0"), _io_wb_reg_write_source_T_14) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    io.wb_reg_write_source <= _io_wb_reg_write_source_T_15 @[src/main/scala/riscv/core/InstructionDecode.scala 222:26]
    node _io_reg_write_enable_T = eq(opcode, UInt<6>("h33")) @[src/main/scala/riscv/core/InstructionDecode.scala 232:34]
    node _io_reg_write_enable_T_1 = eq(opcode, UInt<5>("h13")) @[src/main/scala/riscv/core/InstructionDecode.scala 232:70]
    node _io_reg_write_enable_T_2 = or(_io_reg_write_enable_T, _io_reg_write_enable_T_1) @[src/main/scala/riscv/core/InstructionDecode.scala 232:59]
    node _io_reg_write_enable_T_3 = eq(opcode, UInt<2>("h3")) @[src/main/scala/riscv/core/InstructionDecode.scala 233:13]
    node _io_reg_write_enable_T_4 = or(_io_reg_write_enable_T_2, _io_reg_write_enable_T_3) @[src/main/scala/riscv/core/InstructionDecode.scala 232:94]
    node _io_reg_write_enable_T_5 = eq(opcode, UInt<5>("h17")) @[src/main/scala/riscv/core/InstructionDecode.scala 233:48]
    node _io_reg_write_enable_T_6 = or(_io_reg_write_enable_T_4, _io_reg_write_enable_T_5) @[src/main/scala/riscv/core/InstructionDecode.scala 233:37]
    node _io_reg_write_enable_T_7 = eq(opcode, UInt<6>("h37")) @[src/main/scala/riscv/core/InstructionDecode.scala 233:83]
    node _io_reg_write_enable_T_8 = or(_io_reg_write_enable_T_6, _io_reg_write_enable_T_7) @[src/main/scala/riscv/core/InstructionDecode.scala 233:72]
    node _io_reg_write_enable_T_9 = eq(opcode, UInt<7>("h6f")) @[src/main/scala/riscv/core/InstructionDecode.scala 234:13]
    node _io_reg_write_enable_T_10 = or(_io_reg_write_enable_T_8, _io_reg_write_enable_T_9) @[src/main/scala/riscv/core/InstructionDecode.scala 233:105]
    node _io_reg_write_enable_T_11 = eq(opcode, UInt<7>("h67")) @[src/main/scala/riscv/core/InstructionDecode.scala 234:46]
    node _io_reg_write_enable_T_12 = or(_io_reg_write_enable_T_10, _io_reg_write_enable_T_11) @[src/main/scala/riscv/core/InstructionDecode.scala 234:35]
    io.reg_write_enable <= _io_reg_write_enable_T_12 @[src/main/scala/riscv/core/InstructionDecode.scala 232:23]
    io.reg_write_address <= rd @[src/main/scala/riscv/core/InstructionDecode.scala 235:24]

  module ALU :
    input clock : Clock
    input reset : Reset
    output io : { flip func : UInt<4>, flip op1 : UInt<32>, flip op2 : UInt<32>, result : UInt<32>} @[src/main/scala/riscv/core/ALU.scala 16:14]

    io.result <= UInt<1>("h0") @[src/main/scala/riscv/core/ALU.scala 25:13]
    node _T = asUInt(UInt<1>("h1")) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_1 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/riscv/core/ALU.scala 26:19]
    when _T_2 : @[src/main/scala/riscv/core/ALU.scala 26:19]
      node _io_result_T = add(io.op1, io.op2) @[src/main/scala/riscv/core/ALU.scala 28:27]
      node _io_result_T_1 = tail(_io_result_T, 1) @[src/main/scala/riscv/core/ALU.scala 28:27]
      io.result <= _io_result_T_1 @[src/main/scala/riscv/core/ALU.scala 28:17]
    else :
      node _T_3 = asUInt(UInt<2>("h2")) @[src/main/scala/riscv/core/ALU.scala 26:19]
      node _T_4 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
      node _T_5 = eq(_T_3, _T_4) @[src/main/scala/riscv/core/ALU.scala 26:19]
      when _T_5 : @[src/main/scala/riscv/core/ALU.scala 26:19]
        node _io_result_T_2 = sub(io.op1, io.op2) @[src/main/scala/riscv/core/ALU.scala 31:27]
        node _io_result_T_3 = tail(_io_result_T_2, 1) @[src/main/scala/riscv/core/ALU.scala 31:27]
        io.result <= _io_result_T_3 @[src/main/scala/riscv/core/ALU.scala 31:17]
      else :
        node _T_6 = asUInt(UInt<2>("h3")) @[src/main/scala/riscv/core/ALU.scala 26:19]
        node _T_7 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
        node _T_8 = eq(_T_6, _T_7) @[src/main/scala/riscv/core/ALU.scala 26:19]
        when _T_8 : @[src/main/scala/riscv/core/ALU.scala 26:19]
          node _io_result_T_4 = bits(io.op2, 4, 0) @[src/main/scala/riscv/core/ALU.scala 34:36]
          node _io_result_T_5 = dshl(io.op1, _io_result_T_4) @[src/main/scala/riscv/core/ALU.scala 34:27]
          io.result <= _io_result_T_5 @[src/main/scala/riscv/core/ALU.scala 34:17]
        else :
          node _T_9 = asUInt(UInt<3>("h4")) @[src/main/scala/riscv/core/ALU.scala 26:19]
          node _T_10 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
          node _T_11 = eq(_T_9, _T_10) @[src/main/scala/riscv/core/ALU.scala 26:19]
          when _T_11 : @[src/main/scala/riscv/core/ALU.scala 26:19]
            node _io_result_T_6 = asSInt(io.op1) @[src/main/scala/riscv/core/ALU.scala 37:27]
            node _io_result_T_7 = asSInt(io.op2) @[src/main/scala/riscv/core/ALU.scala 37:43]
            node _io_result_T_8 = lt(_io_result_T_6, _io_result_T_7) @[src/main/scala/riscv/core/ALU.scala 37:34]
            io.result <= _io_result_T_8 @[src/main/scala/riscv/core/ALU.scala 37:17]
          else :
            node _T_12 = asUInt(UInt<3>("h5")) @[src/main/scala/riscv/core/ALU.scala 26:19]
            node _T_13 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
            node _T_14 = eq(_T_12, _T_13) @[src/main/scala/riscv/core/ALU.scala 26:19]
            when _T_14 : @[src/main/scala/riscv/core/ALU.scala 26:19]
              node _io_result_T_9 = xor(io.op1, io.op2) @[src/main/scala/riscv/core/ALU.scala 40:27]
              io.result <= _io_result_T_9 @[src/main/scala/riscv/core/ALU.scala 40:17]
            else :
              node _T_15 = asUInt(UInt<3>("h6")) @[src/main/scala/riscv/core/ALU.scala 26:19]
              node _T_16 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
              node _T_17 = eq(_T_15, _T_16) @[src/main/scala/riscv/core/ALU.scala 26:19]
              when _T_17 : @[src/main/scala/riscv/core/ALU.scala 26:19]
                node _io_result_T_10 = or(io.op1, io.op2) @[src/main/scala/riscv/core/ALU.scala 43:27]
                io.result <= _io_result_T_10 @[src/main/scala/riscv/core/ALU.scala 43:17]
              else :
                node _T_18 = asUInt(UInt<3>("h7")) @[src/main/scala/riscv/core/ALU.scala 26:19]
                node _T_19 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
                node _T_20 = eq(_T_18, _T_19) @[src/main/scala/riscv/core/ALU.scala 26:19]
                when _T_20 : @[src/main/scala/riscv/core/ALU.scala 26:19]
                  node _io_result_T_11 = and(io.op1, io.op2) @[src/main/scala/riscv/core/ALU.scala 46:27]
                  io.result <= _io_result_T_11 @[src/main/scala/riscv/core/ALU.scala 46:17]
                else :
                  node _T_21 = asUInt(UInt<4>("h8")) @[src/main/scala/riscv/core/ALU.scala 26:19]
                  node _T_22 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
                  node _T_23 = eq(_T_21, _T_22) @[src/main/scala/riscv/core/ALU.scala 26:19]
                  when _T_23 : @[src/main/scala/riscv/core/ALU.scala 26:19]
                    node _io_result_T_12 = bits(io.op2, 4, 0) @[src/main/scala/riscv/core/ALU.scala 49:36]
                    node _io_result_T_13 = dshr(io.op1, _io_result_T_12) @[src/main/scala/riscv/core/ALU.scala 49:27]
                    io.result <= _io_result_T_13 @[src/main/scala/riscv/core/ALU.scala 49:17]
                  else :
                    node _T_24 = asUInt(UInt<4>("h9")) @[src/main/scala/riscv/core/ALU.scala 26:19]
                    node _T_25 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
                    node _T_26 = eq(_T_24, _T_25) @[src/main/scala/riscv/core/ALU.scala 26:19]
                    when _T_26 : @[src/main/scala/riscv/core/ALU.scala 26:19]
                      node _io_result_T_14 = asSInt(io.op1) @[src/main/scala/riscv/core/ALU.scala 52:28]
                      node _io_result_T_15 = bits(io.op2, 4, 0) @[src/main/scala/riscv/core/ALU.scala 52:44]
                      node _io_result_T_16 = dshr(_io_result_T_14, _io_result_T_15) @[src/main/scala/riscv/core/ALU.scala 52:35]
                      node _io_result_T_17 = asUInt(_io_result_T_16) @[src/main/scala/riscv/core/ALU.scala 52:52]
                      io.result <= _io_result_T_17 @[src/main/scala/riscv/core/ALU.scala 52:17]
                    else :
                      node _T_27 = asUInt(UInt<4>("ha")) @[src/main/scala/riscv/core/ALU.scala 26:19]
                      node _T_28 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
                      node _T_29 = eq(_T_27, _T_28) @[src/main/scala/riscv/core/ALU.scala 26:19]
                      when _T_29 : @[src/main/scala/riscv/core/ALU.scala 26:19]
                        node _io_result_T_18 = lt(io.op1, io.op2) @[src/main/scala/riscv/core/ALU.scala 55:27]
                        io.result <= _io_result_T_18 @[src/main/scala/riscv/core/ALU.scala 55:17]


  module ALUControl :
    input clock : Clock
    input reset : Reset
    output io : { flip opcode : UInt<7>, flip funct3 : UInt<3>, flip funct7 : UInt<7>, alu_funct : UInt<4>} @[src/main/scala/riscv/core/ALUControl.scala 10:14]

    io.alu_funct <= UInt<1>("h0") @[src/main/scala/riscv/core/ALUControl.scala 18:16]
    node _T = eq(UInt<5>("h13"), io.opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
    when _T : @[src/main/scala/riscv/core/ALUControl.scala 20:21]
      node _io_alu_funct_T = bits(io.funct7, 5, 5) @[src/main/scala/riscv/core/ALUControl.scala 33:51]
      node _io_alu_funct_T_1 = mux(_io_alu_funct_T, UInt<4>("h9"), UInt<4>("h8")) @[src/main/scala/riscv/core/ALUControl.scala 33:41]
      node _io_alu_funct_T_2 = eq(UInt<1>("h1"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_3 = mux(_io_alu_funct_T_2, UInt<2>("h3"), UInt<1>("h1")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_4 = eq(UInt<2>("h2"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_5 = mux(_io_alu_funct_T_4, UInt<3>("h4"), _io_alu_funct_T_3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_6 = eq(UInt<2>("h3"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_7 = mux(_io_alu_funct_T_6, UInt<4>("ha"), _io_alu_funct_T_5) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_8 = eq(UInt<3>("h4"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_9 = mux(_io_alu_funct_T_8, UInt<3>("h5"), _io_alu_funct_T_7) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_10 = eq(UInt<3>("h6"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_11 = mux(_io_alu_funct_T_10, UInt<3>("h6"), _io_alu_funct_T_9) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_12 = eq(UInt<3>("h7"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_13 = mux(_io_alu_funct_T_12, UInt<3>("h7"), _io_alu_funct_T_11) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_14 = eq(UInt<3>("h5"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_15 = mux(_io_alu_funct_T_14, _io_alu_funct_T_1, _io_alu_funct_T_13) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      io.alu_funct <= _io_alu_funct_T_15 @[src/main/scala/riscv/core/ALUControl.scala 22:20]
    else :
      node _T_1 = eq(UInt<6>("h33"), io.opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
      when _T_1 : @[src/main/scala/riscv/core/ALUControl.scala 20:21]
        node _io_alu_funct_T_16 = bits(io.funct7, 5, 5) @[src/main/scala/riscv/core/ALUControl.scala 42:53]
        node _io_alu_funct_T_17 = mux(_io_alu_funct_T_16, UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/riscv/core/ALUControl.scala 42:43]
        node _io_alu_funct_T_18 = bits(io.funct7, 5, 5) @[src/main/scala/riscv/core/ALUControl.scala 49:53]
        node _io_alu_funct_T_19 = mux(_io_alu_funct_T_18, UInt<4>("h9"), UInt<4>("h8")) @[src/main/scala/riscv/core/ALUControl.scala 49:43]
        node _io_alu_funct_T_20 = eq(UInt<1>("h1"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_21 = mux(_io_alu_funct_T_20, UInt<2>("h3"), _io_alu_funct_T_17) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_22 = eq(UInt<2>("h2"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_23 = mux(_io_alu_funct_T_22, UInt<3>("h4"), _io_alu_funct_T_21) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_24 = eq(UInt<2>("h3"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_25 = mux(_io_alu_funct_T_24, UInt<4>("ha"), _io_alu_funct_T_23) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_26 = eq(UInt<3>("h4"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_27 = mux(_io_alu_funct_T_26, UInt<3>("h5"), _io_alu_funct_T_25) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_28 = eq(UInt<3>("h6"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_29 = mux(_io_alu_funct_T_28, UInt<3>("h6"), _io_alu_funct_T_27) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_30 = eq(UInt<3>("h7"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_31 = mux(_io_alu_funct_T_30, UInt<3>("h7"), _io_alu_funct_T_29) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_32 = eq(UInt<3>("h5"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_33 = mux(_io_alu_funct_T_32, _io_alu_funct_T_19, _io_alu_funct_T_31) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        io.alu_funct <= _io_alu_funct_T_33 @[src/main/scala/riscv/core/ALUControl.scala 38:20]
      else :
        node _T_2 = eq(UInt<7>("h63"), io.opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
        when _T_2 : @[src/main/scala/riscv/core/ALUControl.scala 20:21]
          io.alu_funct <= UInt<1>("h1") @[src/main/scala/riscv/core/ALUControl.scala 54:20]
        else :
          node _T_3 = eq(UInt<2>("h3"), io.opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
          when _T_3 : @[src/main/scala/riscv/core/ALUControl.scala 20:21]
            io.alu_funct <= UInt<1>("h1") @[src/main/scala/riscv/core/ALUControl.scala 57:20]
          else :
            node _T_4 = eq(UInt<6>("h23"), io.opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
            when _T_4 : @[src/main/scala/riscv/core/ALUControl.scala 20:21]
              io.alu_funct <= UInt<1>("h1") @[src/main/scala/riscv/core/ALUControl.scala 60:20]
            else :
              node _T_5 = eq(UInt<7>("h6f"), io.opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
              when _T_5 : @[src/main/scala/riscv/core/ALUControl.scala 20:21]
                io.alu_funct <= UInt<1>("h1") @[src/main/scala/riscv/core/ALUControl.scala 63:20]
              else :
                node _T_6 = eq(UInt<7>("h67"), io.opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
                when _T_6 : @[src/main/scala/riscv/core/ALUControl.scala 20:21]
                  io.alu_funct <= UInt<1>("h1") @[src/main/scala/riscv/core/ALUControl.scala 66:20]
                else :
                  node _T_7 = eq(UInt<6>("h37"), io.opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
                  when _T_7 : @[src/main/scala/riscv/core/ALUControl.scala 20:21]
                    io.alu_funct <= UInt<1>("h1") @[src/main/scala/riscv/core/ALUControl.scala 69:20]
                  else :
                    node _T_8 = eq(UInt<5>("h17"), io.opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
                    when _T_8 : @[src/main/scala/riscv/core/ALUControl.scala 20:21]
                      io.alu_funct <= UInt<1>("h1") @[src/main/scala/riscv/core/ALUControl.scala 72:20]


  module Execute :
    input clock : Clock
    input reset : Reset
    output io : { flip instruction : UInt<32>, flip instruction_address : UInt<32>, flip reg1_data : UInt<32>, flip reg2_data : UInt<32>, flip immediate : UInt<32>, flip aluop1_source : UInt<1>, flip aluop2_source : UInt<1>, mem_alu_result : UInt<32>, if_jump_flag : UInt<1>, if_jump_address : UInt<32>} @[src/main/scala/riscv/core/Execute.scala 13:14]

    node opcode = bits(io.instruction, 6, 0) @[src/main/scala/riscv/core/Execute.scala 27:30]
    node funct3 = bits(io.instruction, 14, 12) @[src/main/scala/riscv/core/Execute.scala 28:30]
    node funct7 = bits(io.instruction, 31, 25) @[src/main/scala/riscv/core/Execute.scala 29:30]
    node rd = bits(io.instruction, 11, 7) @[src/main/scala/riscv/core/Execute.scala 30:30]
    node uimm = bits(io.instruction, 19, 15) @[src/main/scala/riscv/core/Execute.scala 31:30]
    inst alu of ALU @[src/main/scala/riscv/core/Execute.scala 33:24]
    alu.clock <= clock
    alu.reset <= reset
    inst alu_ctrl of ALUControl @[src/main/scala/riscv/core/Execute.scala 34:24]
    alu_ctrl.clock <= clock
    alu_ctrl.reset <= reset
    alu_ctrl.io.opcode <= opcode @[src/main/scala/riscv/core/Execute.scala 36:22]
    alu_ctrl.io.funct3 <= funct3 @[src/main/scala/riscv/core/Execute.scala 37:22]
    alu_ctrl.io.funct7 <= funct7 @[src/main/scala/riscv/core/Execute.scala 38:22]
    alu.io.func <= alu_ctrl.io.alu_funct @[src/main/scala/riscv/core/Execute.scala 43:15]
    node _alu_io_op1_T = bits(io.aluop1_source, 0, 0) @[src/main/scala/riscv/core/Execute.scala 47:22]
    node _alu_io_op1_T_1 = mux(_alu_io_op1_T, io.instruction_address, io.reg1_data) @[src/main/scala/riscv/core/Execute.scala 46:20]
    alu.io.op1 <= _alu_io_op1_T_1 @[src/main/scala/riscv/core/Execute.scala 46:14]
    node _alu_io_op2_T = bits(io.aluop2_source, 0, 0) @[src/main/scala/riscv/core/Execute.scala 54:22]
    node _alu_io_op2_T_1 = mux(_alu_io_op2_T, io.immediate, io.reg2_data) @[src/main/scala/riscv/core/Execute.scala 53:20]
    alu.io.op2 <= _alu_io_op2_T_1 @[src/main/scala/riscv/core/Execute.scala 53:14]
    io.mem_alu_result <= alu.io.result @[src/main/scala/riscv/core/Execute.scala 61:21]
    node _io_if_jump_flag_T = eq(opcode, UInt<7>("h6f")) @[src/main/scala/riscv/core/Execute.scala 62:29]
    node _io_if_jump_flag_T_1 = eq(opcode, UInt<7>("h67")) @[src/main/scala/riscv/core/Execute.scala 63:13]
    node _io_if_jump_flag_T_2 = or(_io_if_jump_flag_T, _io_if_jump_flag_T_1) @[src/main/scala/riscv/core/Execute.scala 62:50]
    node _io_if_jump_flag_T_3 = eq(opcode, UInt<7>("h63")) @[src/main/scala/riscv/core/Execute.scala 64:13]
    node _io_if_jump_flag_T_4 = eq(io.reg1_data, io.reg2_data) @[src/main/scala/riscv/core/Execute.scala 68:49]
    node _io_if_jump_flag_T_5 = neq(io.reg1_data, io.reg2_data) @[src/main/scala/riscv/core/Execute.scala 69:49]
    node _io_if_jump_flag_T_6 = asSInt(io.reg1_data) @[src/main/scala/riscv/core/Execute.scala 70:49]
    node _io_if_jump_flag_T_7 = asSInt(io.reg2_data) @[src/main/scala/riscv/core/Execute.scala 70:71]
    node _io_if_jump_flag_T_8 = lt(_io_if_jump_flag_T_6, _io_if_jump_flag_T_7) @[src/main/scala/riscv/core/Execute.scala 70:56]
    node _io_if_jump_flag_T_9 = asSInt(io.reg1_data) @[src/main/scala/riscv/core/Execute.scala 71:49]
    node _io_if_jump_flag_T_10 = asSInt(io.reg2_data) @[src/main/scala/riscv/core/Execute.scala 71:72]
    node _io_if_jump_flag_T_11 = geq(_io_if_jump_flag_T_9, _io_if_jump_flag_T_10) @[src/main/scala/riscv/core/Execute.scala 71:56]
    node _io_if_jump_flag_T_12 = lt(io.reg1_data, io.reg2_data) @[src/main/scala/riscv/core/Execute.scala 72:56]
    node _io_if_jump_flag_T_13 = geq(io.reg1_data, io.reg2_data) @[src/main/scala/riscv/core/Execute.scala 73:56]
    node _io_if_jump_flag_T_14 = eq(UInt<1>("h0"), funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_15 = mux(_io_if_jump_flag_T_14, _io_if_jump_flag_T_4, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_16 = eq(UInt<1>("h1"), funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_17 = mux(_io_if_jump_flag_T_16, _io_if_jump_flag_T_5, _io_if_jump_flag_T_15) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_18 = eq(UInt<3>("h4"), funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_19 = mux(_io_if_jump_flag_T_18, _io_if_jump_flag_T_8, _io_if_jump_flag_T_17) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_20 = eq(UInt<3>("h5"), funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_21 = mux(_io_if_jump_flag_T_20, _io_if_jump_flag_T_11, _io_if_jump_flag_T_19) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_22 = eq(UInt<3>("h6"), funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_23 = mux(_io_if_jump_flag_T_22, _io_if_jump_flag_T_12, _io_if_jump_flag_T_21) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_24 = eq(UInt<3>("h7"), funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_25 = mux(_io_if_jump_flag_T_24, _io_if_jump_flag_T_13, _io_if_jump_flag_T_23) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_26 = and(_io_if_jump_flag_T_3, _io_if_jump_flag_T_25) @[src/main/scala/riscv/core/Execute.scala 64:37]
    node _io_if_jump_flag_T_27 = or(_io_if_jump_flag_T_2, _io_if_jump_flag_T_26) @[src/main/scala/riscv/core/Execute.scala 63:36]
    io.if_jump_flag <= _io_if_jump_flag_T_27 @[src/main/scala/riscv/core/Execute.scala 62:19]
    node _io_if_jump_address_T = eq(opcode, UInt<7>("h67")) @[src/main/scala/riscv/core/Execute.scala 76:51]
    node _io_if_jump_address_T_1 = mux(_io_if_jump_address_T, io.reg1_data, io.instruction_address) @[src/main/scala/riscv/core/Execute.scala 76:43]
    node _io_if_jump_address_T_2 = add(io.immediate, _io_if_jump_address_T_1) @[src/main/scala/riscv/core/Execute.scala 76:38]
    node _io_if_jump_address_T_3 = tail(_io_if_jump_address_T_2, 1) @[src/main/scala/riscv/core/Execute.scala 76:38]
    io.if_jump_address <= _io_if_jump_address_T_3 @[src/main/scala/riscv/core/Execute.scala 76:22]

  module MemoryAccess :
    input clock : Clock
    input reset : Reset
    output io : { flip alu_result : UInt<32>, flip reg2_data : UInt<32>, flip memory_read_enable : UInt<1>, flip memory_write_enable : UInt<1>, flip funct3 : UInt<3>, wb_memory_read_data : UInt<32>, flip memory_bundle : { flip address : UInt<32>, flip write_data : UInt<32>, flip write_enable : UInt<1>, flip write_strobe : UInt<1>[4], read_data : UInt<32>}} @[src/main/scala/riscv/core/MemoryAccess.scala 12:14]

    node mem_address_index = bits(io.alu_result, 1, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 25:40]
    io.memory_bundle.write_enable <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 27:33]
    io.memory_bundle.write_data <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 28:33]
    io.memory_bundle.address <= io.alu_result @[src/main/scala/riscv/core/MemoryAccess.scala 29:33]
    wire _WIRE : UInt<1>[4] @[src/main/scala/riscv/core/MemoryAccess.scala 34:43]
    _WIRE[0] <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 34:43]
    _WIRE[1] <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 34:43]
    _WIRE[2] <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 34:43]
    _WIRE[3] <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 34:43]
    io.memory_bundle.write_strobe <= _WIRE @[src/main/scala/riscv/core/MemoryAccess.scala 34:33]
    io.wb_memory_read_data <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 35:33]
    when io.memory_read_enable : @[src/main/scala/riscv/core/MemoryAccess.scala 37:31]
      node _io_wb_memory_read_data_T = bits(io.memory_bundle.read_data, 31, 31) @[src/main/scala/riscv/core/MemoryAccess.scala 45:28]
      node _io_wb_memory_read_data_T_1 = bits(_io_wb_memory_read_data_T, 0, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 45:19]
      node _io_wb_memory_read_data_T_2 = mux(_io_wb_memory_read_data_T_1, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 45:19]
      node _io_wb_memory_read_data_T_3 = bits(io.memory_bundle.read_data, 31, 24) @[src/main/scala/riscv/core/MemoryAccess.scala 45:39]
      node _io_wb_memory_read_data_T_4 = cat(_io_wb_memory_read_data_T_2, _io_wb_memory_read_data_T_3) @[src/main/scala/riscv/core/MemoryAccess.scala 45:14]
      node _io_wb_memory_read_data_T_5 = bits(io.memory_bundle.read_data, 7, 7) @[src/main/scala/riscv/core/MemoryAccess.scala 47:37]
      node _io_wb_memory_read_data_T_6 = bits(_io_wb_memory_read_data_T_5, 0, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 47:28]
      node _io_wb_memory_read_data_T_7 = mux(_io_wb_memory_read_data_T_6, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 47:28]
      node _io_wb_memory_read_data_T_8 = bits(io.memory_bundle.read_data, 7, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 47:47]
      node _io_wb_memory_read_data_T_9 = cat(_io_wb_memory_read_data_T_7, _io_wb_memory_read_data_T_8) @[src/main/scala/riscv/core/MemoryAccess.scala 47:23]
      node _io_wb_memory_read_data_T_10 = bits(io.memory_bundle.read_data, 15, 15) @[src/main/scala/riscv/core/MemoryAccess.scala 48:37]
      node _io_wb_memory_read_data_T_11 = bits(_io_wb_memory_read_data_T_10, 0, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 48:28]
      node _io_wb_memory_read_data_T_12 = mux(_io_wb_memory_read_data_T_11, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 48:28]
      node _io_wb_memory_read_data_T_13 = bits(io.memory_bundle.read_data, 15, 8) @[src/main/scala/riscv/core/MemoryAccess.scala 48:48]
      node _io_wb_memory_read_data_T_14 = cat(_io_wb_memory_read_data_T_12, _io_wb_memory_read_data_T_13) @[src/main/scala/riscv/core/MemoryAccess.scala 48:23]
      node _io_wb_memory_read_data_T_15 = bits(io.memory_bundle.read_data, 23, 23) @[src/main/scala/riscv/core/MemoryAccess.scala 49:37]
      node _io_wb_memory_read_data_T_16 = bits(_io_wb_memory_read_data_T_15, 0, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 49:28]
      node _io_wb_memory_read_data_T_17 = mux(_io_wb_memory_read_data_T_16, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 49:28]
      node _io_wb_memory_read_data_T_18 = bits(io.memory_bundle.read_data, 23, 16) @[src/main/scala/riscv/core/MemoryAccess.scala 49:48]
      node _io_wb_memory_read_data_T_19 = cat(_io_wb_memory_read_data_T_17, _io_wb_memory_read_data_T_18) @[src/main/scala/riscv/core/MemoryAccess.scala 49:23]
      node _io_wb_memory_read_data_T_20 = eq(UInt<1>("h0"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_21 = mux(_io_wb_memory_read_data_T_20, _io_wb_memory_read_data_T_9, _io_wb_memory_read_data_T_4) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_22 = eq(UInt<1>("h1"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_23 = mux(_io_wb_memory_read_data_T_22, _io_wb_memory_read_data_T_14, _io_wb_memory_read_data_T_21) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_24 = eq(UInt<2>("h2"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_25 = mux(_io_wb_memory_read_data_T_24, _io_wb_memory_read_data_T_19, _io_wb_memory_read_data_T_23) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_26 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 54:19]
      node _io_wb_memory_read_data_T_27 = bits(io.memory_bundle.read_data, 31, 24) @[src/main/scala/riscv/core/MemoryAccess.scala 54:34]
      node _io_wb_memory_read_data_T_28 = cat(_io_wb_memory_read_data_T_26, _io_wb_memory_read_data_T_27) @[src/main/scala/riscv/core/MemoryAccess.scala 54:14]
      node _io_wb_memory_read_data_T_29 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 56:28]
      node _io_wb_memory_read_data_T_30 = bits(io.memory_bundle.read_data, 7, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 56:43]
      node _io_wb_memory_read_data_T_31 = cat(_io_wb_memory_read_data_T_29, _io_wb_memory_read_data_T_30) @[src/main/scala/riscv/core/MemoryAccess.scala 56:23]
      node _io_wb_memory_read_data_T_32 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 57:28]
      node _io_wb_memory_read_data_T_33 = bits(io.memory_bundle.read_data, 15, 8) @[src/main/scala/riscv/core/MemoryAccess.scala 57:43]
      node _io_wb_memory_read_data_T_34 = cat(_io_wb_memory_read_data_T_32, _io_wb_memory_read_data_T_33) @[src/main/scala/riscv/core/MemoryAccess.scala 57:23]
      node _io_wb_memory_read_data_T_35 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 58:28]
      node _io_wb_memory_read_data_T_36 = bits(io.memory_bundle.read_data, 23, 16) @[src/main/scala/riscv/core/MemoryAccess.scala 58:43]
      node _io_wb_memory_read_data_T_37 = cat(_io_wb_memory_read_data_T_35, _io_wb_memory_read_data_T_36) @[src/main/scala/riscv/core/MemoryAccess.scala 58:23]
      node _io_wb_memory_read_data_T_38 = eq(UInt<1>("h0"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_39 = mux(_io_wb_memory_read_data_T_38, _io_wb_memory_read_data_T_31, _io_wb_memory_read_data_T_28) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_40 = eq(UInt<1>("h1"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_41 = mux(_io_wb_memory_read_data_T_40, _io_wb_memory_read_data_T_34, _io_wb_memory_read_data_T_39) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_42 = eq(UInt<2>("h2"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_43 = mux(_io_wb_memory_read_data_T_42, _io_wb_memory_read_data_T_37, _io_wb_memory_read_data_T_41) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_44 = eq(mem_address_index, UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 62:29]
      node _io_wb_memory_read_data_T_45 = bits(io.memory_bundle.read_data, 15, 15) @[src/main/scala/riscv/core/MemoryAccess.scala 63:28]
      node _io_wb_memory_read_data_T_46 = bits(_io_wb_memory_read_data_T_45, 0, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 63:19]
      node _io_wb_memory_read_data_T_47 = mux(_io_wb_memory_read_data_T_46, UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 63:19]
      node _io_wb_memory_read_data_T_48 = bits(io.memory_bundle.read_data, 15, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 63:39]
      node _io_wb_memory_read_data_T_49 = cat(_io_wb_memory_read_data_T_47, _io_wb_memory_read_data_T_48) @[src/main/scala/riscv/core/MemoryAccess.scala 63:14]
      node _io_wb_memory_read_data_T_50 = bits(io.memory_bundle.read_data, 31, 31) @[src/main/scala/riscv/core/MemoryAccess.scala 64:28]
      node _io_wb_memory_read_data_T_51 = bits(_io_wb_memory_read_data_T_50, 0, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 64:19]
      node _io_wb_memory_read_data_T_52 = mux(_io_wb_memory_read_data_T_51, UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 64:19]
      node _io_wb_memory_read_data_T_53 = bits(io.memory_bundle.read_data, 31, 16) @[src/main/scala/riscv/core/MemoryAccess.scala 64:39]
      node _io_wb_memory_read_data_T_54 = cat(_io_wb_memory_read_data_T_52, _io_wb_memory_read_data_T_53) @[src/main/scala/riscv/core/MemoryAccess.scala 64:14]
      node _io_wb_memory_read_data_T_55 = mux(_io_wb_memory_read_data_T_44, _io_wb_memory_read_data_T_49, _io_wb_memory_read_data_T_54) @[src/main/scala/riscv/core/MemoryAccess.scala 61:36]
      node _io_wb_memory_read_data_T_56 = eq(mem_address_index, UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 67:29]
      node _io_wb_memory_read_data_T_57 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 68:19]
      node _io_wb_memory_read_data_T_58 = bits(io.memory_bundle.read_data, 15, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 68:34]
      node _io_wb_memory_read_data_T_59 = cat(_io_wb_memory_read_data_T_57, _io_wb_memory_read_data_T_58) @[src/main/scala/riscv/core/MemoryAccess.scala 68:14]
      node _io_wb_memory_read_data_T_60 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 69:19]
      node _io_wb_memory_read_data_T_61 = bits(io.memory_bundle.read_data, 31, 16) @[src/main/scala/riscv/core/MemoryAccess.scala 69:34]
      node _io_wb_memory_read_data_T_62 = cat(_io_wb_memory_read_data_T_60, _io_wb_memory_read_data_T_61) @[src/main/scala/riscv/core/MemoryAccess.scala 69:14]
      node _io_wb_memory_read_data_T_63 = mux(_io_wb_memory_read_data_T_56, _io_wb_memory_read_data_T_59, _io_wb_memory_read_data_T_62) @[src/main/scala/riscv/core/MemoryAccess.scala 66:37]
      node _io_wb_memory_read_data_T_64 = eq(UInt<1>("h0"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_65 = mux(_io_wb_memory_read_data_T_64, _io_wb_memory_read_data_T_25, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_66 = eq(UInt<3>("h4"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_67 = mux(_io_wb_memory_read_data_T_66, _io_wb_memory_read_data_T_43, _io_wb_memory_read_data_T_65) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_68 = eq(UInt<1>("h1"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_69 = mux(_io_wb_memory_read_data_T_68, _io_wb_memory_read_data_T_55, _io_wb_memory_read_data_T_67) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_70 = eq(UInt<3>("h5"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_71 = mux(_io_wb_memory_read_data_T_70, _io_wb_memory_read_data_T_63, _io_wb_memory_read_data_T_69) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_72 = eq(UInt<2>("h2"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_73 = mux(_io_wb_memory_read_data_T_72, io.memory_bundle.read_data, _io_wb_memory_read_data_T_71) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      io.wb_memory_read_data <= _io_wb_memory_read_data_T_73 @[src/main/scala/riscv/core/MemoryAccess.scala 39:28]
    else :
      when io.memory_write_enable : @[src/main/scala/riscv/core/MemoryAccess.scala 74:38]
        io.memory_bundle.write_data <= io.reg2_data @[src/main/scala/riscv/core/MemoryAccess.scala 75:35]
        io.memory_bundle.write_enable <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 76:35]
        wire _WIRE_1 : UInt<1>[4] @[src/main/scala/riscv/core/MemoryAccess.scala 77:45]
        _WIRE_1[0] <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 77:45]
        _WIRE_1[1] <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 77:45]
        _WIRE_1[2] <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 77:45]
        _WIRE_1[3] <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 77:45]
        io.memory_bundle.write_strobe <= _WIRE_1 @[src/main/scala/riscv/core/MemoryAccess.scala 77:35]
        node _T = eq(io.funct3, UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 78:20]
        when _T : @[src/main/scala/riscv/core/MemoryAccess.scala 78:46]
          io.memory_bundle.write_strobe[mem_address_index] <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 79:56]
          node _io_memory_bundle_write_data_T = bits(io.reg2_data, 8, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 83:50]
          node _io_memory_bundle_write_data_T_1 = dshl(mem_address_index, UInt<2>("h3")) @[src/main/scala/riscv/core/MemoryAccess.scala 83:97]
          node _io_memory_bundle_write_data_T_2 = dshl(_io_memory_bundle_write_data_T, _io_memory_bundle_write_data_T_1) @[src/main/scala/riscv/core/MemoryAccess.scala 83:75]
          io.memory_bundle.write_data <= _io_memory_bundle_write_data_T_2 @[src/main/scala/riscv/core/MemoryAccess.scala 83:35]
        else :
          node _T_1 = eq(io.funct3, UInt<1>("h1")) @[src/main/scala/riscv/core/MemoryAccess.scala 86:26]
          when _T_1 : @[src/main/scala/riscv/core/MemoryAccess.scala 86:52]
            node _T_2 = eq(mem_address_index, UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 87:30]
            when _T_2 : @[src/main/scala/riscv/core/MemoryAccess.scala 87:39]
              io.memory_bundle.write_strobe[0] <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 89:44]
              io.memory_bundle.write_strobe[1] <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 89:44]
              node _io_memory_bundle_write_data_T_3 = bits(io.reg2_data, 16, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 91:52]
              io.memory_bundle.write_data <= _io_memory_bundle_write_data_T_3 @[src/main/scala/riscv/core/MemoryAccess.scala 91:37]
            else :
              io.memory_bundle.write_strobe[2] <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 94:44]
              io.memory_bundle.write_strobe[3] <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 94:44]
              node _io_memory_bundle_write_data_T_4 = bits(io.reg2_data, 16, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 96:52]
              node _io_memory_bundle_write_data_T_5 = shl(_io_memory_bundle_write_data_T_4, 16) @[src/main/scala/riscv/core/MemoryAccess.scala 99:11]
              io.memory_bundle.write_data <= _io_memory_bundle_write_data_T_5 @[src/main/scala/riscv/core/MemoryAccess.scala 96:37]
          else :
            node _T_3 = eq(io.funct3, UInt<2>("h2")) @[src/main/scala/riscv/core/MemoryAccess.scala 101:26]
            when _T_3 : @[src/main/scala/riscv/core/MemoryAccess.scala 101:52]
              io.memory_bundle.write_strobe[0] <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 103:42]
              io.memory_bundle.write_strobe[1] <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 103:42]
              io.memory_bundle.write_strobe[2] <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 103:42]
              io.memory_bundle.write_strobe[3] <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 103:42]


  module WriteBack :
    input clock : Clock
    input reset : Reset
    output io : { flip instruction_address : UInt<32>, flip alu_result : UInt<32>, flip memory_read_data : UInt<32>, flip regs_write_source : UInt<2>, regs_write_data : UInt<32>} @[src/main/scala/riscv/core/WriteBack.scala 11:14]

    node _io_regs_write_data_T = add(io.instruction_address, UInt<3>("h4")) @[src/main/scala/riscv/core/WriteBack.scala 23:72]
    node _io_regs_write_data_T_1 = tail(_io_regs_write_data_T, 1) @[src/main/scala/riscv/core/WriteBack.scala 23:72]
    node _io_regs_write_data_T_2 = eq(UInt<2>("h1"), io.regs_write_source) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_regs_write_data_T_3 = mux(_io_regs_write_data_T_2, io.memory_read_data, io.alu_result) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_regs_write_data_T_4 = eq(UInt<2>("h3"), io.regs_write_source) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_regs_write_data_T_5 = mux(_io_regs_write_data_T_4, _io_regs_write_data_T_1, _io_regs_write_data_T_3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    io.regs_write_data <= _io_regs_write_data_T_5 @[src/main/scala/riscv/core/WriteBack.scala 18:22]

  module CPU :
    input clock : Clock
    input reset : Reset
    output io : { instruction_address : UInt<32>, flip instruction : UInt<32>, flip memory_bundle : { flip address : UInt<32>, flip write_data : UInt<32>, flip write_enable : UInt<1>, flip write_strobe : UInt<1>[4], read_data : UInt<32>}, flip instruction_valid : UInt<1>, deviceSelect : UInt<3>, flip debug_read_address : UInt<5>, debug_read_data : UInt<32>} @[src/main/scala/riscv/core/CPU.scala 12:14]

    inst regs of RegisterFile @[src/main/scala/riscv/core/CPU.scala 14:26]
    regs.clock <= clock
    regs.reset <= reset
    inst inst_fetch of InstructionFetch @[src/main/scala/riscv/core/CPU.scala 15:26]
    inst_fetch.clock <= clock
    inst_fetch.reset <= reset
    inst id of InstructionDecode @[src/main/scala/riscv/core/CPU.scala 16:26]
    id.clock <= clock
    id.reset <= reset
    inst ex of Execute @[src/main/scala/riscv/core/CPU.scala 17:26]
    ex.clock <= clock
    ex.reset <= reset
    inst mem of MemoryAccess @[src/main/scala/riscv/core/CPU.scala 18:26]
    mem.clock <= clock
    mem.reset <= reset
    inst wb of WriteBack @[src/main/scala/riscv/core/CPU.scala 19:26]
    wb.clock <= clock
    wb.reset <= reset
    node _io_deviceSelect_T = bits(mem.io.memory_bundle.address, 31, 29) @[src/main/scala/riscv/core/CPU.scala 22:13]
    io.deviceSelect <= _io_deviceSelect_T @[src/main/scala/riscv/core/CPU.scala 21:19]
    inst_fetch.io.jump_address_id <= ex.io.if_jump_address @[src/main/scala/riscv/core/CPU.scala 24:39]
    inst_fetch.io.jump_flag_id <= ex.io.if_jump_flag @[src/main/scala/riscv/core/CPU.scala 25:39]
    inst_fetch.io.instruction_valid <= io.instruction_valid @[src/main/scala/riscv/core/CPU.scala 26:39]
    inst_fetch.io.instruction_read_data <= io.instruction @[src/main/scala/riscv/core/CPU.scala 27:39]
    io.instruction_address <= inst_fetch.io.instruction_address @[src/main/scala/riscv/core/CPU.scala 28:39]
    regs.io.write_enable <= id.io.reg_write_enable @[src/main/scala/riscv/core/CPU.scala 30:25]
    regs.io.write_address <= id.io.reg_write_address @[src/main/scala/riscv/core/CPU.scala 31:25]
    regs.io.write_data <= wb.io.regs_write_data @[src/main/scala/riscv/core/CPU.scala 32:25]
    regs.io.read_address1 <= id.io.regs_reg1_read_address @[src/main/scala/riscv/core/CPU.scala 33:25]
    regs.io.read_address2 <= id.io.regs_reg2_read_address @[src/main/scala/riscv/core/CPU.scala 34:25]
    regs.io.debug_read_address <= io.debug_read_address @[src/main/scala/riscv/core/CPU.scala 36:30]
    io.debug_read_data <= regs.io.debug_read_data @[src/main/scala/riscv/core/CPU.scala 37:30]
    id.io.instruction <= inst_fetch.io.instruction @[src/main/scala/riscv/core/CPU.scala 39:21]
    ex.io.instruction <= inst_fetch.io.instruction @[src/main/scala/riscv/core/CPU.scala 43:21]
    ex.io.instruction_address <= inst_fetch.io.instruction_address @[src/main/scala/riscv/core/CPU.scala 44:29]
    ex.io.reg1_data <= regs.io.read_data1 @[src/main/scala/riscv/core/CPU.scala 45:19]
    ex.io.reg2_data <= regs.io.read_data2 @[src/main/scala/riscv/core/CPU.scala 46:19]
    ex.io.immediate <= id.io.ex_immediate @[src/main/scala/riscv/core/CPU.scala 47:19]
    ex.io.aluop1_source <= id.io.ex_aluop1_source @[src/main/scala/riscv/core/CPU.scala 48:23]
    ex.io.aluop2_source <= id.io.ex_aluop2_source @[src/main/scala/riscv/core/CPU.scala 49:23]
    mem.io.alu_result <= ex.io.mem_alu_result @[src/main/scala/riscv/core/CPU.scala 53:30]
    mem.io.reg2_data <= regs.io.read_data2 @[src/main/scala/riscv/core/CPU.scala 54:30]
    mem.io.memory_read_enable <= id.io.memory_read_enable @[src/main/scala/riscv/core/CPU.scala 55:30]
    mem.io.memory_write_enable <= id.io.memory_write_enable @[src/main/scala/riscv/core/CPU.scala 56:30]
    node _mem_io_funct3_T = bits(inst_fetch.io.instruction, 14, 12) @[src/main/scala/riscv/core/CPU.scala 57:58]
    mem.io.funct3 <= _mem_io_funct3_T @[src/main/scala/riscv/core/CPU.scala 57:30]
    node _io_memory_bundle_address_T = bits(mem.io.memory_bundle.address, 28, 0) @[src/main/scala/riscv/core/CPU.scala 61:33]
    node _io_memory_bundle_address_T_1 = cat(UInt<3>("h0"), _io_memory_bundle_address_T) @[src/main/scala/riscv/core/CPU.scala 59:34]
    io.memory_bundle.address <= _io_memory_bundle_address_T_1 @[src/main/scala/riscv/core/CPU.scala 59:28]
    io.memory_bundle.write_enable <= mem.io.memory_bundle.write_enable @[src/main/scala/riscv/core/CPU.scala 63:34]
    io.memory_bundle.write_data <= mem.io.memory_bundle.write_data @[src/main/scala/riscv/core/CPU.scala 64:34]
    io.memory_bundle.write_strobe <= mem.io.memory_bundle.write_strobe @[src/main/scala/riscv/core/CPU.scala 65:34]
    mem.io.memory_bundle.read_data <= io.memory_bundle.read_data @[src/main/scala/riscv/core/CPU.scala 66:34]
    wb.io.instruction_address <= inst_fetch.io.instruction_address @[src/main/scala/riscv/core/CPU.scala 68:29]
    wb.io.alu_result <= ex.io.mem_alu_result @[src/main/scala/riscv/core/CPU.scala 69:29]
    wb.io.memory_read_data <= mem.io.wb_memory_read_data @[src/main/scala/riscv/core/CPU.scala 70:29]
    wb.io.regs_write_source <= id.io.wb_reg_write_source @[src/main/scala/riscv/core/CPU.scala 71:29]

  module Memory :
    input clock : Clock
    input reset : Reset
    output io : { bundle : { flip address : UInt<32>, flip write_data : UInt<32>, flip write_enable : UInt<1>, flip write_strobe : UInt<1>[4], read_data : UInt<32>}, instruction : UInt<32>, flip instruction_address : UInt<32>, flip debug_read_address : UInt<32>, debug_read_data : UInt<32>} @[src/main/scala/peripheral/Memory.scala 46:14]

    smem mem : UInt<8>[4] [8192] @[src/main/scala/peripheral/Memory.scala 66:24]
    when io.bundle.write_enable : @[src/main/scala/peripheral/Memory.scala 67:32]
      wire write_data_vec : UInt<8>[4] @[src/main/scala/peripheral/Memory.scala 68:30]
      node _write_data_vec_0_T = bits(io.bundle.write_data, 7, 0) @[src/main/scala/peripheral/Memory.scala 70:48]
      write_data_vec[0] <= _write_data_vec_0_T @[src/main/scala/peripheral/Memory.scala 70:25]
      node _write_data_vec_1_T = bits(io.bundle.write_data, 15, 8) @[src/main/scala/peripheral/Memory.scala 70:48]
      write_data_vec[1] <= _write_data_vec_1_T @[src/main/scala/peripheral/Memory.scala 70:25]
      node _write_data_vec_2_T = bits(io.bundle.write_data, 23, 16) @[src/main/scala/peripheral/Memory.scala 70:48]
      write_data_vec[2] <= _write_data_vec_2_T @[src/main/scala/peripheral/Memory.scala 70:25]
      node _write_data_vec_3_T = bits(io.bundle.write_data, 31, 24) @[src/main/scala/peripheral/Memory.scala 70:48]
      write_data_vec[3] <= _write_data_vec_3_T @[src/main/scala/peripheral/Memory.scala 70:25]
      node _T = dshr(io.bundle.address, UInt<2>("h2")) @[src/main/scala/peripheral/Memory.scala 72:34]
      node _T_1 = bits(_T, 12, 0)
      write mport MPORT = mem[_T_1], clock
      when io.bundle.write_strobe[0] :
        MPORT[0] <= write_data_vec[0]
      when io.bundle.write_strobe[1] :
        MPORT[1] <= write_data_vec[1]
      when io.bundle.write_strobe[2] :
        MPORT[2] <= write_data_vec[2]
      when io.bundle.write_strobe[3] :
        MPORT[3] <= write_data_vec[3]
    node _io_bundle_read_data_T = dshr(io.bundle.address, UInt<2>("h2")) @[src/main/scala/peripheral/Memory.scala 74:54]
    wire _io_bundle_read_data_WIRE : UInt @[src/main/scala/peripheral/Memory.scala 74:34]
    _io_bundle_read_data_WIRE is invalid @[src/main/scala/peripheral/Memory.scala 74:34]
    when UInt<1>("h1") : @[src/main/scala/peripheral/Memory.scala 74:34]
      _io_bundle_read_data_WIRE <= _io_bundle_read_data_T @[src/main/scala/peripheral/Memory.scala 74:34]
      node _io_bundle_read_data_T_1 = or(_io_bundle_read_data_WIRE, UInt<13>("h0")) @[src/main/scala/peripheral/Memory.scala 74:34]
      node _io_bundle_read_data_T_2 = bits(_io_bundle_read_data_T_1, 12, 0) @[src/main/scala/peripheral/Memory.scala 74:34]
      read mport io_bundle_read_data_MPORT = mem[_io_bundle_read_data_T_2], clock @[src/main/scala/peripheral/Memory.scala 74:34]
    node io_bundle_read_data_lo = cat(io_bundle_read_data_MPORT[1], io_bundle_read_data_MPORT[0]) @[src/main/scala/peripheral/Memory.scala 74:78]
    node io_bundle_read_data_hi = cat(io_bundle_read_data_MPORT[3], io_bundle_read_data_MPORT[2]) @[src/main/scala/peripheral/Memory.scala 74:78]
    node _io_bundle_read_data_T_3 = cat(io_bundle_read_data_hi, io_bundle_read_data_lo) @[src/main/scala/peripheral/Memory.scala 74:78]
    io.bundle.read_data <= _io_bundle_read_data_T_3 @[src/main/scala/peripheral/Memory.scala 74:23]
    node _io_debug_read_data_T = dshr(io.debug_read_address, UInt<2>("h2")) @[src/main/scala/peripheral/Memory.scala 75:58]
    wire _io_debug_read_data_WIRE : UInt @[src/main/scala/peripheral/Memory.scala 75:34]
    _io_debug_read_data_WIRE is invalid @[src/main/scala/peripheral/Memory.scala 75:34]
    when UInt<1>("h1") : @[src/main/scala/peripheral/Memory.scala 75:34]
      _io_debug_read_data_WIRE <= _io_debug_read_data_T @[src/main/scala/peripheral/Memory.scala 75:34]
      node _io_debug_read_data_T_1 = or(_io_debug_read_data_WIRE, UInt<13>("h0")) @[src/main/scala/peripheral/Memory.scala 75:34]
      node _io_debug_read_data_T_2 = bits(_io_debug_read_data_T_1, 12, 0) @[src/main/scala/peripheral/Memory.scala 75:34]
      read mport io_debug_read_data_MPORT = mem[_io_debug_read_data_T_2], clock @[src/main/scala/peripheral/Memory.scala 75:34]
    node io_debug_read_data_lo = cat(io_debug_read_data_MPORT[1], io_debug_read_data_MPORT[0]) @[src/main/scala/peripheral/Memory.scala 75:82]
    node io_debug_read_data_hi = cat(io_debug_read_data_MPORT[3], io_debug_read_data_MPORT[2]) @[src/main/scala/peripheral/Memory.scala 75:82]
    node _io_debug_read_data_T_3 = cat(io_debug_read_data_hi, io_debug_read_data_lo) @[src/main/scala/peripheral/Memory.scala 75:82]
    io.debug_read_data <= _io_debug_read_data_T_3 @[src/main/scala/peripheral/Memory.scala 75:23]
    node _io_instruction_T = dshr(io.instruction_address, UInt<2>("h2")) @[src/main/scala/peripheral/Memory.scala 76:59]
    wire _io_instruction_WIRE : UInt @[src/main/scala/peripheral/Memory.scala 76:34]
    _io_instruction_WIRE is invalid @[src/main/scala/peripheral/Memory.scala 76:34]
    when UInt<1>("h1") : @[src/main/scala/peripheral/Memory.scala 76:34]
      _io_instruction_WIRE <= _io_instruction_T @[src/main/scala/peripheral/Memory.scala 76:34]
      node _io_instruction_T_1 = or(_io_instruction_WIRE, UInt<13>("h0")) @[src/main/scala/peripheral/Memory.scala 76:34]
      node _io_instruction_T_2 = bits(_io_instruction_T_1, 12, 0) @[src/main/scala/peripheral/Memory.scala 76:34]
      read mport io_instruction_MPORT = mem[_io_instruction_T_2], clock @[src/main/scala/peripheral/Memory.scala 76:34]
    node io_instruction_lo = cat(io_instruction_MPORT[1], io_instruction_MPORT[0]) @[src/main/scala/peripheral/Memory.scala 76:83]
    node io_instruction_hi = cat(io_instruction_MPORT[3], io_instruction_MPORT[2]) @[src/main/scala/peripheral/Memory.scala 76:83]
    node _io_instruction_T_3 = cat(io_instruction_hi, io_instruction_lo) @[src/main/scala/peripheral/Memory.scala 76:83]
    io.instruction <= _io_instruction_T_3 @[src/main/scala/peripheral/Memory.scala 76:23]

  module UartRx_mem :
    input clock : Clock
    input reset : Reset
    output io : { flip uart_rx : UInt<1>, rx_dv : UInt<1>, rx_data : UInt<8>, rx_bytes_read : UInt<8>, flip enable : UInt<1>} @[src/main/scala/peripheral/UART.scala 17:14]

    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/peripheral/UART.scala 27:27]
    reg clks_cnt : UInt<16>, clock with :
      reset => (reset, UInt<16>("h0")) @[src/main/scala/peripheral/UART.scala 28:27]
    reg rx_data_reg : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[src/main/scala/peripheral/UART.scala 29:28]
    reg rx_data_idx : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/peripheral/UART.scala 30:28]
    reg rx_dv_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 31:28]
    reg bytes_read_reg : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[src/main/scala/peripheral/UART.scala 32:31]
    node _T = eq(io.enable, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 37:8]
    when _T : @[src/main/scala/peripheral/UART.scala 37:20]
      state <= UInt<3>("h0") @[src/main/scala/peripheral/UART.scala 38:15]
      clks_cnt <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 39:15]
      rx_data_idx <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 40:17]
      rx_dv_reg <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 41:15]
      bytes_read_reg <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 42:20]
    else :
      node _T_1 = eq(UInt<3>("h0"), state) @[src/main/scala/peripheral/UART.scala 44:19]
      when _T_1 : @[src/main/scala/peripheral/UART.scala 44:19]
        rx_dv_reg <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 47:21]
        clks_cnt <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 48:21]
        rx_data_idx <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 49:21]
        node _T_2 = eq(io.uart_rx, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 50:14]
        when _T_2 : @[src/main/scala/peripheral/UART.scala 50:27]
          state <= UInt<3>("h1") @[src/main/scala/peripheral/UART.scala 51:17]
        else :
          state <= UInt<3>("h0") @[src/main/scala/peripheral/UART.scala 53:17]
      else :
        node _T_3 = eq(UInt<3>("h1"), state) @[src/main/scala/peripheral/UART.scala 44:19]
        when _T_3 : @[src/main/scala/peripheral/UART.scala 44:19]
          node _T_4 = eq(clks_cnt, UInt<13>("h1458")) @[src/main/scala/peripheral/UART.scala 58:23]
          when _T_4 : @[src/main/scala/peripheral/UART.scala 58:36]
            node _T_5 = eq(io.uart_rx, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 60:16]
            when _T_5 : @[src/main/scala/peripheral/UART.scala 60:29]
              clks_cnt <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 61:22]
              state <= UInt<3>("h2") @[src/main/scala/peripheral/UART.scala 62:22]
            else :
              state <= UInt<3>("h0") @[src/main/scala/peripheral/UART.scala 64:19]
          else :
            node _clks_cnt_T = add(clks_cnt, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 67:32]
            node _clks_cnt_T_1 = tail(_clks_cnt_T, 1) @[src/main/scala/peripheral/UART.scala 67:32]
            clks_cnt <= _clks_cnt_T_1 @[src/main/scala/peripheral/UART.scala 67:20]
            state <= UInt<3>("h1") @[src/main/scala/peripheral/UART.scala 68:20]
        else :
          node _T_6 = eq(UInt<3>("h2"), state) @[src/main/scala/peripheral/UART.scala 44:19]
          when _T_6 : @[src/main/scala/peripheral/UART.scala 44:19]
            node _T_7 = lt(clks_cnt, UInt<14>("h28b0")) @[src/main/scala/peripheral/UART.scala 73:23]
            when _T_7 : @[src/main/scala/peripheral/UART.scala 73:45]
              node _clks_cnt_T_2 = add(clks_cnt, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 74:32]
              node _clks_cnt_T_3 = tail(_clks_cnt_T_2, 1) @[src/main/scala/peripheral/UART.scala 74:32]
              clks_cnt <= _clks_cnt_T_3 @[src/main/scala/peripheral/UART.scala 74:20]
              state <= UInt<3>("h2") @[src/main/scala/peripheral/UART.scala 75:20]
            else :
              clks_cnt <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 77:20]
              node mask = dshl(UInt<1>("h1"), rx_data_idx) @[src/main/scala/peripheral/UART.scala 80:27]
              node _rx_data_reg_T = not(mask) @[src/main/scala/peripheral/UART.scala 81:41]
              node _rx_data_reg_T_1 = and(rx_data_reg, _rx_data_reg_T) @[src/main/scala/peripheral/UART.scala 81:39]
              node _rx_data_reg_T_2 = dshl(io.uart_rx, rx_data_idx) @[src/main/scala/peripheral/UART.scala 81:69]
              node _rx_data_reg_T_3 = or(_rx_data_reg_T_1, _rx_data_reg_T_2) @[src/main/scala/peripheral/UART.scala 81:48]
              rx_data_reg <= _rx_data_reg_T_3 @[src/main/scala/peripheral/UART.scala 81:23]
              node _T_8 = lt(rx_data_idx, UInt<3>("h7")) @[src/main/scala/peripheral/UART.scala 82:28]
              when _T_8 : @[src/main/scala/peripheral/UART.scala 82:35]
                node _rx_data_idx_T = add(rx_data_idx, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 83:40]
                node _rx_data_idx_T_1 = tail(_rx_data_idx_T, 1) @[src/main/scala/peripheral/UART.scala 83:40]
                rx_data_idx <= _rx_data_idx_T_1 @[src/main/scala/peripheral/UART.scala 83:25]
                state <= UInt<3>("h2") @[src/main/scala/peripheral/UART.scala 84:25]
              else :
                rx_data_idx <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 86:25]
                node _bytes_read_reg_T = add(bytes_read_reg, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 87:46]
                node _bytes_read_reg_T_1 = tail(_bytes_read_reg_T, 1) @[src/main/scala/peripheral/UART.scala 87:46]
                bytes_read_reg <= _bytes_read_reg_T_1 @[src/main/scala/peripheral/UART.scala 87:28]
                state <= UInt<3>("h3") @[src/main/scala/peripheral/UART.scala 88:25]
          else :
            node _T_9 = eq(UInt<3>("h3"), state) @[src/main/scala/peripheral/UART.scala 44:19]
            when _T_9 : @[src/main/scala/peripheral/UART.scala 44:19]
              node _T_10 = lt(clks_cnt, UInt<14>("h28b0")) @[src/main/scala/peripheral/UART.scala 94:23]
              when _T_10 : @[src/main/scala/peripheral/UART.scala 94:45]
                node _clks_cnt_T_4 = add(clks_cnt, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 95:32]
                node _clks_cnt_T_5 = tail(_clks_cnt_T_4, 1) @[src/main/scala/peripheral/UART.scala 95:32]
                clks_cnt <= _clks_cnt_T_5 @[src/main/scala/peripheral/UART.scala 95:20]
                state <= UInt<3>("h3") @[src/main/scala/peripheral/UART.scala 96:20]
              else :
                rx_dv_reg <= UInt<1>("h1") @[src/main/scala/peripheral/UART.scala 98:21]
                clks_cnt <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 99:21]
                state <= UInt<3>("h4") @[src/main/scala/peripheral/UART.scala 100:21]
            else :
              node _T_11 = eq(UInt<3>("h4"), state) @[src/main/scala/peripheral/UART.scala 44:19]
              when _T_11 : @[src/main/scala/peripheral/UART.scala 44:19]
                rx_dv_reg <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 105:19]
                state <= UInt<3>("h0") @[src/main/scala/peripheral/UART.scala 106:19]
    io.rx_dv <= rx_dv_reg @[src/main/scala/peripheral/UART.scala 111:14]
    io.rx_data <= rx_data_reg @[src/main/scala/peripheral/UART.scala 112:14]
    io.rx_bytes_read <= bytes_read_reg @[src/main/scala/peripheral/UART.scala 113:20]

  module UartTx_mem :
    input clock : Clock
    input reset : Reset
    output io : { flip tx_dv : UInt<1>, flip tx_data : UInt<8>, tx_active : UInt<1>, tx_serial : UInt<1>, tx_done : UInt<1>} @[src/main/scala/peripheral/UART.scala 125:14]

    reg state : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[src/main/scala/peripheral/UART.scala 135:28]
    reg clks_cnt : UInt<16>, clock with :
      reset => (reset, UInt<16>("h0")) @[src/main/scala/peripheral/UART.scala 136:28]
    reg tx_data_idx : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[src/main/scala/peripheral/UART.scala 137:28]
    reg reg_tx_data : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[src/main/scala/peripheral/UART.scala 138:28]
    reg tx_active_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 139:30]
    reg tx_serial_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 140:30]
    reg tx_done_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 141:30]
    tx_done_reg <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 144:15]
    node _T = eq(UInt<2>("h0"), state) @[src/main/scala/peripheral/UART.scala 146:17]
    when _T : @[src/main/scala/peripheral/UART.scala 146:17]
      tx_serial_reg <= UInt<1>("h1") @[src/main/scala/peripheral/UART.scala 149:21]
      clks_cnt <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 150:21]
      tx_data_idx <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 151:21]
      when io.tx_dv : @[src/main/scala/peripheral/UART.scala 152:22]
        tx_active_reg <= UInt<1>("h1") @[src/main/scala/peripheral/UART.scala 153:23]
        reg_tx_data <= io.tx_data @[src/main/scala/peripheral/UART.scala 154:23]
        state <= UInt<2>("h1") @[src/main/scala/peripheral/UART.scala 155:23]
      else :
        state <= UInt<2>("h0") @[src/main/scala/peripheral/UART.scala 157:15]
    else :
      node _T_1 = eq(UInt<2>("h1"), state) @[src/main/scala/peripheral/UART.scala 146:17]
      when _T_1 : @[src/main/scala/peripheral/UART.scala 146:17]
        tx_serial_reg <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 162:21]
        node _T_2 = lt(clks_cnt, UInt<14>("h28b0")) @[src/main/scala/peripheral/UART.scala 163:21]
        when _T_2 : @[src/main/scala/peripheral/UART.scala 163:43]
          node _clks_cnt_T = add(clks_cnt, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 164:30]
          node _clks_cnt_T_1 = tail(_clks_cnt_T, 1) @[src/main/scala/peripheral/UART.scala 164:30]
          clks_cnt <= _clks_cnt_T_1 @[src/main/scala/peripheral/UART.scala 164:18]
          state <= UInt<2>("h1") @[src/main/scala/peripheral/UART.scala 165:18]
        else :
          clks_cnt <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 167:18]
          state <= UInt<2>("h2") @[src/main/scala/peripheral/UART.scala 168:18]
      else :
        node _T_3 = eq(UInt<2>("h2"), state) @[src/main/scala/peripheral/UART.scala 146:17]
        when _T_3 : @[src/main/scala/peripheral/UART.scala 146:17]
          node _tx_serial_reg_T = dshr(reg_tx_data, tx_data_idx) @[src/main/scala/peripheral/UART.scala 173:35]
          node _tx_serial_reg_T_1 = bits(_tx_serial_reg_T, 0, 0) @[src/main/scala/peripheral/UART.scala 173:35]
          tx_serial_reg <= _tx_serial_reg_T_1 @[src/main/scala/peripheral/UART.scala 173:21]
          node _T_4 = lt(clks_cnt, UInt<14>("h28b0")) @[src/main/scala/peripheral/UART.scala 174:21]
          when _T_4 : @[src/main/scala/peripheral/UART.scala 174:43]
            node _clks_cnt_T_2 = add(clks_cnt, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 175:30]
            node _clks_cnt_T_3 = tail(_clks_cnt_T_2, 1) @[src/main/scala/peripheral/UART.scala 175:30]
            clks_cnt <= _clks_cnt_T_3 @[src/main/scala/peripheral/UART.scala 175:18]
            state <= UInt<2>("h2") @[src/main/scala/peripheral/UART.scala 176:18]
          else :
            clks_cnt <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 178:18]
            node _T_5 = lt(tx_data_idx, UInt<3>("h7")) @[src/main/scala/peripheral/UART.scala 179:26]
            when _T_5 : @[src/main/scala/peripheral/UART.scala 179:33]
              node _tx_data_idx_T = add(tx_data_idx, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 180:38]
              node _tx_data_idx_T_1 = tail(_tx_data_idx_T, 1) @[src/main/scala/peripheral/UART.scala 180:38]
              tx_data_idx <= _tx_data_idx_T_1 @[src/main/scala/peripheral/UART.scala 180:23]
              state <= UInt<2>("h2") @[src/main/scala/peripheral/UART.scala 181:23]
            else :
              tx_data_idx <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 183:23]
              state <= UInt<2>("h3") @[src/main/scala/peripheral/UART.scala 184:23]
        else :
          node _T_6 = eq(UInt<2>("h3"), state) @[src/main/scala/peripheral/UART.scala 146:17]
          when _T_6 : @[src/main/scala/peripheral/UART.scala 146:17]
            tx_serial_reg <= UInt<1>("h1") @[src/main/scala/peripheral/UART.scala 190:21]
            node _T_7 = lt(clks_cnt, UInt<14>("h28b0")) @[src/main/scala/peripheral/UART.scala 191:21]
            when _T_7 : @[src/main/scala/peripheral/UART.scala 191:43]
              node _clks_cnt_T_4 = add(clks_cnt, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 192:30]
              node _clks_cnt_T_5 = tail(_clks_cnt_T_4, 1) @[src/main/scala/peripheral/UART.scala 192:30]
              clks_cnt <= _clks_cnt_T_5 @[src/main/scala/peripheral/UART.scala 192:18]
              state <= UInt<2>("h3") @[src/main/scala/peripheral/UART.scala 193:18]
            else :
              tx_done_reg <= UInt<1>("h1") @[src/main/scala/peripheral/UART.scala 195:23]
              clks_cnt <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 196:23]
              state <= UInt<2>("h0") @[src/main/scala/peripheral/UART.scala 197:23]
              tx_active_reg <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 198:23]
    io.tx_active <= tx_active_reg @[src/main/scala/peripheral/UART.scala 203:16]
    io.tx_serial <= tx_serial_reg @[src/main/scala/peripheral/UART.scala 204:16]
    io.tx_done <= tx_done_reg @[src/main/scala/peripheral/UART.scala 205:16]

  module UART :
    input clock : Clock
    input reset : Reset
    output io : { led : UInt<4>, led_g : UInt<4>, flip i_uart_rx : UInt<1>, o_uart_tx : UInt<1>, flip sw_tx : UInt<1>, flip mem_bundle : { flip address : UInt<32>, flip write_data : UInt<32>, flip write_enable : UInt<1>, flip write_strobe : UInt<1>[4], read_data : UInt<32>}} @[src/main/scala/peripheral/UART.scala 217:14]

    node _T = asUInt(reset) @[src/main/scala/peripheral/UART.scala 227:20]
    node _T_1 = not(_T) @[src/main/scala/peripheral/UART.scala 227:13]
    inst uartRx of UartRx_mem @[src/main/scala/peripheral/UART.scala 230:24]
    uartRx.clock <= clock
    uartRx.reset <= _T_1
    inst uartTx of UartTx_mem @[src/main/scala/peripheral/UART.scala 231:24]
    uartTx.clock <= clock
    uartTx.reset <= _T_1
    node storeMode = eq(io.sw_tx, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 236:21]
    uartRx.io.enable <= storeMode @[src/main/scala/peripheral/UART.scala 240:22]
    uartRx.io.uart_rx <= io.i_uart_rx @[src/main/scala/peripheral/UART.scala 243:23]
    smem mem : UInt<8> [256] @[src/main/scala/peripheral/UART.scala 249:26]
    reg write_ptr : UInt<32>, clock with :
      reset => (_T_1, UInt<32>("h1000")) @[src/main/scala/peripheral/UART.scala 250:28]
    reg read_ptr : UInt<32>, clock with :
      reset => (_T_1, UInt<32>("h1000")) @[src/main/scala/peripheral/UART.scala 251:28]
    wire _WIRE : UInt<1>[4] @[src/main/scala/peripheral/UART.scala 253:42]
    _WIRE[0] <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 253:42]
    _WIRE[1] <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 253:42]
    _WIRE[2] <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 253:42]
    _WIRE[3] <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 253:42]
    io.mem_bundle.write_strobe <= _WIRE @[src/main/scala/peripheral/UART.scala 253:32]
    io.mem_bundle.address <= write_ptr @[src/main/scala/peripheral/UART.scala 254:32]
    node _io_mem_bundle_write_data_T = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/peripheral/UART.scala 255:43]
    node _io_mem_bundle_write_data_T_1 = cat(_io_mem_bundle_write_data_T, uartRx.io.rx_data) @[src/main/scala/peripheral/UART.scala 255:38]
    io.mem_bundle.write_data <= _io_mem_bundle_write_data_T_1 @[src/main/scala/peripheral/UART.scala 255:32]
    io.mem_bundle.write_enable <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 256:32]
    when storeMode : @[src/main/scala/peripheral/UART.scala 259:21]
      when uartRx.io.rx_dv : @[src/main/scala/peripheral/UART.scala 260:29]
        io.mem_bundle.write_enable <= UInt<1>("h1") @[src/main/scala/peripheral/UART.scala 261:36]
        wire _WIRE_1 : UInt<1>[4] @[src/main/scala/peripheral/UART.scala 270:46]
        _WIRE_1[0] <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 270:46]
        _WIRE_1[1] <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 270:46]
        _WIRE_1[2] <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 270:46]
        _WIRE_1[3] <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 270:46]
        io.mem_bundle.write_strobe <= _WIRE_1 @[src/main/scala/peripheral/UART.scala 270:36]
        node _T_2 = rem(write_ptr, UInt<3>("h4")) @[src/main/scala/peripheral/UART.scala 271:46]
        node _T_3 = bits(_T_2, 1, 0)
        io.mem_bundle.write_strobe[_T_3] <= UInt<1>("h1") @[src/main/scala/peripheral/UART.scala 271:76]
        node _io_mem_bundle_write_data_T_2 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/peripheral/UART.scala 277:45]
        node _io_mem_bundle_write_data_T_3 = cat(_io_mem_bundle_write_data_T_2, uartRx.io.rx_data) @[src/main/scala/peripheral/UART.scala 277:40]
        node _io_mem_bundle_write_data_T_4 = bits(_io_mem_bundle_write_data_T_3, 8, 0) @[src/main/scala/peripheral/UART.scala 277:113]
        node _io_mem_bundle_write_data_T_5 = rem(write_ptr, UInt<3>("h4")) @[src/main/scala/peripheral/UART.scala 277:152]
        node _io_mem_bundle_write_data_T_6 = dshl(_io_mem_bundle_write_data_T_5, UInt<2>("h3")) @[src/main/scala/peripheral/UART.scala 277:181]
        node _io_mem_bundle_write_data_T_7 = dshl(_io_mem_bundle_write_data_T_4, _io_mem_bundle_write_data_T_6) @[src/main/scala/peripheral/UART.scala 277:138]
        io.mem_bundle.write_data <= _io_mem_bundle_write_data_T_7 @[src/main/scala/peripheral/UART.scala 277:34]
        node _write_ptr_T = add(write_ptr, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 279:32]
        node _write_ptr_T_1 = tail(_write_ptr_T, 1) @[src/main/scala/peripheral/UART.scala 279:32]
        write_ptr <= _write_ptr_T_1 @[src/main/scala/peripheral/UART.scala 279:19]
    reg tx_fsm_state : UInt<1>, clock with :
      reset => (_T_1, UInt<1>("h0")) @[src/main/scala/peripheral/UART.scala 290:31]
    reg tx_byte_reg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), tx_byte_reg) @[src/main/scala/peripheral/UART.scala 292:26]
    uartTx.io.tx_dv <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 295:23]
    uartTx.io.tx_data <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 296:23]
    when io.sw_tx : @[src/main/scala/peripheral/UART.scala 298:18]
      node _T_4 = eq(UInt<1>("h0"), tx_fsm_state) @[src/main/scala/peripheral/UART.scala 299:28]
      when _T_4 : @[src/main/scala/peripheral/UART.scala 299:28]
        node _T_5 = lt(read_ptr, write_ptr) @[src/main/scala/peripheral/UART.scala 302:25]
        when _T_5 : @[src/main/scala/peripheral/UART.scala 302:38]
          wire _tx_byte_reg_WIRE : UInt @[src/main/scala/peripheral/UART.scala 304:36]
          _tx_byte_reg_WIRE is invalid @[src/main/scala/peripheral/UART.scala 304:36]
          when UInt<1>("h1") : @[src/main/scala/peripheral/UART.scala 304:36]
            _tx_byte_reg_WIRE <= read_ptr @[src/main/scala/peripheral/UART.scala 304:36]
            node _tx_byte_reg_T = or(_tx_byte_reg_WIRE, UInt<8>("h0")) @[src/main/scala/peripheral/UART.scala 304:36]
            node _tx_byte_reg_T_1 = bits(_tx_byte_reg_T, 7, 0) @[src/main/scala/peripheral/UART.scala 304:36]
            read mport tx_byte_reg_MPORT = mem[_tx_byte_reg_T_1], clock @[src/main/scala/peripheral/UART.scala 304:36]
          tx_byte_reg <= tx_byte_reg_MPORT @[src/main/scala/peripheral/UART.scala 304:25]
          uartTx.io.tx_data <= tx_byte_reg @[src/main/scala/peripheral/UART.scala 305:31]
          uartTx.io.tx_dv <= UInt<1>("h1") @[src/main/scala/peripheral/UART.scala 306:31]
          tx_fsm_state <= UInt<1>("h1") @[src/main/scala/peripheral/UART.scala 307:26]
        else :
          uartTx.io.tx_dv <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 309:29]
      else :
        node _T_6 = eq(UInt<1>("h1"), tx_fsm_state) @[src/main/scala/peripheral/UART.scala 299:28]
        when _T_6 : @[src/main/scala/peripheral/UART.scala 299:28]
          uartTx.io.tx_dv <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 314:27]
          when uartTx.io.tx_done : @[src/main/scala/peripheral/UART.scala 315:35]
            node _read_ptr_T = add(read_ptr, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 317:34]
            node _read_ptr_T_1 = tail(_read_ptr_T, 1) @[src/main/scala/peripheral/UART.scala 317:34]
            read_ptr <= _read_ptr_T_1 @[src/main/scala/peripheral/UART.scala 317:22]
            tx_fsm_state <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 318:26]
    when storeMode : @[src/main/scala/peripheral/UART.scala 325:21]
      uartTx.io.tx_dv <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 326:25]
      uartTx.io.tx_data <= UInt<1>("h0") @[src/main/scala/peripheral/UART.scala 327:25]
    node _ledReg1_T = bits(uartRx.io.rx_data, 3, 0) @[src/main/scala/peripheral/UART.scala 334:44]
    reg ledReg1 : UInt, clock with :
      reset => (UInt<1>("h0"), ledReg1) @[src/main/scala/peripheral/UART.scala 334:26]
    ledReg1 <= _ledReg1_T @[src/main/scala/peripheral/UART.scala 334:26]
    node _ledReg2_T = bits(uartRx.io.rx_data, 7, 4) @[src/main/scala/peripheral/UART.scala 335:44]
    reg ledReg2 : UInt, clock with :
      reset => (UInt<1>("h0"), ledReg2) @[src/main/scala/peripheral/UART.scala 335:26]
    ledReg2 <= _ledReg2_T @[src/main/scala/peripheral/UART.scala 335:26]
    node _ledReg3_T = bits(uartRx.io.rx_bytes_read, 3, 0) @[src/main/scala/peripheral/UART.scala 336:50]
    reg ledReg3 : UInt, clock with :
      reset => (UInt<1>("h0"), ledReg3) @[src/main/scala/peripheral/UART.scala 336:26]
    ledReg3 <= _ledReg3_T @[src/main/scala/peripheral/UART.scala 336:26]
    node _ledReg4_T = bits(uartRx.io.rx_bytes_read, 7, 4) @[src/main/scala/peripheral/UART.scala 337:50]
    reg ledReg4 : UInt, clock with :
      reset => (UInt<1>("h0"), ledReg4) @[src/main/scala/peripheral/UART.scala 337:26]
    ledReg4 <= _ledReg4_T @[src/main/scala/peripheral/UART.scala 337:26]
    node _io_led_T = mux(io.sw_tx, ledReg1, ledReg3) @[src/main/scala/peripheral/UART.scala 338:20]
    io.led <= _io_led_T @[src/main/scala/peripheral/UART.scala 338:14]
    node _io_led_g_T = mux(io.sw_tx, ledReg2, ledReg4) @[src/main/scala/peripheral/UART.scala 339:20]
    io.led_g <= _io_led_g_T @[src/main/scala/peripheral/UART.scala 339:14]
    node _io_o_uart_tx_T = mux(uartTx.io.tx_active, uartTx.io.tx_serial, UInt<1>("h1")) @[src/main/scala/peripheral/UART.scala 343:24]
    io.o_uart_tx <= _io_o_uart_tx_T @[src/main/scala/peripheral/UART.scala 343:18]

  module Top :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip instruction_valid : UInt<1>, flip i_uart_rx : UInt<1>, o_program_finished : UInt<1>} @[src/main/scala/board/verilator/Top.scala 16:16]

    inst cpu of CPU @[src/main/scala/board/verilator/Top.scala 28:20]
    cpu.clock <= clock
    cpu.reset <= reset
    inst mem of Memory @[src/main/scala/board/verilator/Top.scala 29:20]
    mem.clock <= clock
    mem.reset <= reset
    inst uart of UART @[src/main/scala/board/verilator/Top.scala 30:20]
    uart.clock <= clock
    uart.reset <= reset
    node _T = bits(reset, 0, 0) @[src/main/scala/board/verilator/Top.scala 32:20]
    node _T_1 = not(_T) @[src/main/scala/board/verilator/Top.scala 32:13]
    uart.io.sw_tx <= io.instruction_valid @[src/main/scala/board/verilator/Top.scala 33:23]
    uart.io.i_uart_rx <= io.i_uart_rx @[src/main/scala/board/verilator/Top.scala 34:23]
    cpu.io.debug_read_address <= UInt<1>("h0") @[src/main/scala/board/verilator/Top.scala 40:32]
    mem.io.debug_read_address <= UInt<1>("h0") @[src/main/scala/board/verilator/Top.scala 41:32]
    cpu.io.instruction_valid <= io.instruction_valid @[src/main/scala/board/verilator/Top.scala 42:32]
    mem.io.instruction_address <= cpu.io.instruction_address @[src/main/scala/board/verilator/Top.scala 43:32]
    cpu.io.instruction <= mem.io.instruction @[src/main/scala/board/verilator/Top.scala 44:32]
    node _T_2 = eq(io.instruction_valid, UInt<1>("h0")) @[src/main/scala/board/verilator/Top.scala 47:10]
    when _T_2 : @[src/main/scala/board/verilator/Top.scala 47:33]
      uart.io.mem_bundle <= mem.io.bundle @[src/main/scala/board/verilator/Top.scala 48:26]
      cpu.io.memory_bundle.read_data <= UInt<1>("h0") @[src/main/scala/board/verilator/Top.scala 49:38]
    else :
      uart.io.mem_bundle.read_data <= UInt<1>("h0") @[src/main/scala/board/verilator/Top.scala 51:36]
      cpu.io.memory_bundle <= mem.io.bundle @[src/main/scala/board/verilator/Top.scala 52:28]
    node _io_o_program_finished_T = bits(cpu.io.instruction_address, 0, 0) @[src/main/scala/board/verilator/Top.scala 58:54]
    io.o_program_finished <= _io_o_program_finished_T @[src/main/scala/board/verilator/Top.scala 58:25]

