<html>
<head>
<title>MSP430FR572x C Code Examples</title>
</head>
<body>
<h1><font face="Arial">MSP430FR572x C Code Examples</font></h1>

<p>
	<ul>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_01,MSP430,MSP430FR572\d,'MSP430FR57xx_01.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_01.c - LED Toggle code example</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_active_01,MSP430,MSP430FR572\d,'MSP430FR57xx_active_01.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_active_01.c - Stay in active mode with MCLK = 8MHz (uses while loop)</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_active_02,MSP430,MSP430FR572\d,'MSP430FR57xx_active_02.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_active_02.c - Stay in active mode with MCLK = 8MHz (uses active mode test)</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_adc10_01,MSP430,MSP430FR572\d,'MSP430FR57xx_adc10_01.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_adc10_01.c - ADC10, Sample A1, AVcc Ref, Set P1.0 if A1 > 0.5*AVcc</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_adc10_02,MSP430,MSP430FR572\d,'MSP430FR57xx_adc10_02.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_adc10_02.c - ADC10, Sample A1, 1.5V Shared Ref, Set P1.0 if A1 > 0.5V</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_adc10_05,MSP430,MSP430FR572\d,'MSP430FR57xx_adc10_05.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_adc10_05.c - ADC10, Sample A11, Lo_Batt, Clear P1.0 if AVcc < 2.3V</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_adc10_06,MSP430,MSP430FR572\d,'MSP430FR57xx_adc10_06.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_adc10_06.c - ADC10, Internal Reference toggle</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_adc10_07,MSP430,MSP430FR572\d,'MSP430FR57xx_adc10_07.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_adc10_07.c - ADC10, DMA Sample A1 64x, AVcc, Repeat Single, DCO</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_adc10_10,MSP430,MSP430FR572\d,'MSP430FR57xx_adc10_10.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_adc10_10.c - ADC10, DMA Sample A2-0, 8-bit Res, Single Sequence, DCO</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_adc10_11,MSP430,MSP430FR572\d,'MSP430FR57xx_adc10_11.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_adc10_11.c - ADC10, Sample A1, 1.5V Ref, TA0.1 Trig, Set P1.0 if A1>0.5V</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_adc10_15,MSP430,MSP430FR572\d,'MSP430FR57xx_adc10_15.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_adc10_15.c - ADC10, DMA Sample A11 32x to FRAM, Int Ref, DCO</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_adc10_21,MSP430,MSP430FR572\d,'MSP430FR57xx_adc10_21.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_adc10_21.c - ADC10, Window Comparator, 2.5V ref, Timer trigger, DCO</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_compD_01,MSP430,MSP430FR572\d,'MSP430FR57xx_compD_01.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_compD_01.c - COMPD output Toggle in LPM4; Vcompare is compared against the internal 2.0V reference</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_compD_02,MSP430,MSP430FR572\d,'MSP430FR57xx_compD_02.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_compD_02.c - COMPD output toggle in LPM4; Vcompare is compared against the internal reference 2.5V</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_compD_03,MSP430,MSP430FR572\d,'MSP430FR57xx_compD_03.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_compD_03.c - COMPD interrupt capability; </a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_compD_04,MSP430,MSP430FR572\d,'MSP430FR57xx_compD_04.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_compD_04.c - COMPD Toggle from LPM4; Ultra low power mode; </a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_compD_05,MSP430,MSP430FR572\d,'MSP430FR57xx_compD_05.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_compD_05.c - COMPD Hysteresis, CBOUT Toggle in LPM4; High speed mode</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_dma_01,MSP430,MSP430FR572\d,'MSP430FR57xx_dma_01.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_dma_01.c - DMA0, Repeated Block to-from RAM, Software Trigger</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_FRAMWrite,MSP430,MSP430FR572\d,'MSP430FR57xx_FRAMWrite.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_FRAMWrite.c - FRAM In-System Programming w/ Long-Word write </a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_JTAG_01,MSP430,MSP430FR572\d,'MSP430FR57xx_JTAG_01.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_JTAG_01.c - Secure device using a JTAG password</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_LPM3_01,MSP430,MSP430FR572\d,'MSP430FR57xx_LPM3_01.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_LPM3_01.c - Enters LPM3 with ACLK = LFXT1</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_LPM3_02,MSP430,MSP430FR572\d,'MSP430FR57xx_LPM3_02.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_LPM3_02.c - Enters LPM3 with ACLK = VLO </a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_LPM4,MSP430,MSP430FR572\d,'MSP430FR57xx_LPM4.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_LPM4.c - Enters LPM4</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_MPU_02,MSP430,MSP430FR572\d,'MSP430FR57xx_MPU_02.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_MPU_02.c - MPU write protection violation - PUC</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_MPY_01,MSP430,MSP430FR572\d,'MSP430FR57xx_MPY_01.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_MPY_01.c - 16x16 Unsigned Multiply</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_MPY_10,MSP430,MSP430FR572\d,'MSP430FR57xx_MPY_10.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_MPY_10.c - 32x32 Signed Multiply</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_MPY_11,MSP430,MSP430FR572\d,'MSP430FR57xx_MPY_11.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_MPY_11.c - 32x32 Signed Multiply Accumalate</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_P1_01,MSP430,MSP430FR572\d,'MSP430FR57xx_P1_01.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_P1_01.c - Software Poll P1.4, Set P1.0 if P1.4 = 1</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_P1_03,MSP430,MSP430FR572\d,'MSP430FR57xx_P1_03.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_P1_03.c - Software Port Interrupt Service on P1.4 from LPM4</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_ta0_01,MSP430,MSP430FR572\d,'MSP430FR57xx_ta0_01.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_ta0_01.c - Timer0_A3, Toggle P1.0, CCR0 Cont Mode ISR, DCO SMCLK</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_ta0_02,MSP430,MSP430FR572\d,'MSP430FR57xx_ta0_02.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_ta0_02.c - Timer0_A3, Toggle P1.0, CCR0 Up Mode ISR, DCO SMCLK</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_ta0_04,MSP430,MSP430FR572\d,'MSP430FR57xx_ta0_04.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_ta0_04.c - Timer0_A3, Toggle P1.0, Overflow ISR, 32kHz ACLK</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_ta0_16,MSP430,MSP430FR572\d,'MSP430FR57xx_ta0_16.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_ta0_16.c - Timer0_A3, PWM TA0.1-2, Up Mode, DCO SMCLK</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_ta0_17,MSP430,MSP430FR572\d,'MSP430FR57xx_ta0_17.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_ta0_17.c - Timer0_A3, PWM TA0.1-2, Up Mode, 32KHz ACLK</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_ta1_05,MSP430,MSP430FR572\d,'MSP430FR57xx_ta1_05.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_ta1_05.c - Timer1_A3, Toggle P1.0, CCR0 Cont Mode ISR, 32KHz ACLK </a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_ta1_06,MSP430,MSP430FR572\d,'MSP430FR57xx_ta1_06.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_ta1_06.c - Timer1_A3, Toggle P1.0, CCR0 UP Mode ISR, 32KHz ACLK </a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_ta1_16,MSP430,MSP430FR572\d,'MSP430FR57xx_ta1_16.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_ta1_16.c - Timer1_A3, PWM TA1.1-2, Up Mode, DCO SMCLK</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_ta1_17,MSP430,MSP430FR572\d,'MSP430FR57xx_ta1_17.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_ta1_17.c - Timer1_A3, PWM TA1.1-2, Up Mode, 32KHz ACLK</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_tb0_01,MSP430,MSP430FR572\d,'MSP430FR57xx_tb0_01.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_tb0_01.c - TimerB, Toggle P1.0, CCR0 Cont Mode ISR, DCO SMCLK</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_tb0_02,MSP430,MSP430FR572\d,'MSP430FR57xx_tb0_02.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_tb0_02.c - TimerB, Toggle P1.0, CCR0 UP Mode ISR, DCO SMCLK</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_tb0_03,MSP430,MSP430FR572\d,'MSP430FR57xx_tb0_03.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_tb0_03.c - TimerB, Toggle P1.0, Overflow ISR, DCO SMCLK </a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_tb0_04,MSP430,MSP430FR572\d,'MSP430FR57xx_tb0_04.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_tb0_04.c - TimerB, Toggle P1.0, Overflow ISR, 32kHz ACLK</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_tb0_06,MSP430,MSP430FR572\d,'MSP430FR57xx_tb0_06.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_tb0_06.c - TimerB, Toggle P1.0, CCR0 UP Mode ISR, 32KHz ACLK </a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_tb0_16,MSP430,MSP430FR572\d,'MSP430FR57xx_tb0_16.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_tb0_16.c - TimerB, PWM TB0.1-2, Up Mode, DCO SMCLK</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_tb0_17,MSP430,MSP430FR572\d,'MSP430FR57xx_tb0_17.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_tb0_17.c - TimerB, PWM TB0.1-2, Up Mode, 32KHz ACLK</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_UCS_01,MSP430,MSP430FR572\d,'MSP430FR57xx_UCS_01.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_UCS_01.c - Configure MCLK for 8MHz operation</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_UCS_02,MSP430,MSP430FR572\d,'MSP430FR57xx_UCS_02.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_UCS_02.c - Configure MCLK for 24MHz operation</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_UCS_03,MSP430,MSP430FR572\d,'MSP430FR57xx_UCS_03.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_UCS_03.c - Output 32768Hz crystal on XT1 and observe failsafe </a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_uscia0_spi_09,MSP430,MSP430FR572\d,'MSP430FR57xx_uscia0_spi_09.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_uscia0_spi_09.c - USCI_A0, SPI 3-Wire Master Incremented Data</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_uscia0_spi_10,MSP430,MSP430FR572\d,'MSP430FR57xx_uscia0_spi_10.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_uscia0_spi_10.c - USCI_A0, SPI 3-Wire Slave Data Echo</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_uscia0_uart_03,MSP430,MSP430FR572\d,'MSP430FR57xx_uscia0_uart_03.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_uscia0_uart_03.c - USCI_A0, Ultra-Low Pwr UART 9600 Echo ISR, 32kHz ACLK</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_uscia0_uart_04,MSP430,MSP430FR572\d,'MSP430FR57xx_uscia0_uart_04.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_uscia0_uart_04.c - USCI_A0, 9600 UART external loopback</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_uscib0_i2c_04,MSP430,MSP430FR572\d,'MSP430FR57xx_uscib0_i2c_04.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_uscib0_i2c_04.c - USCI_B0 I2C Master RX single bytes to MSP430 Slave</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_uscib0_i2c_05,MSP430,MSP430FR572\d,'MSP430FR57xx_uscib0_i2c_05.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_uscib0_i2c_05.c - USCI_B0 I2C Slave TX single bytes from MSP430 Master</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_uscib0_i2c_06,MSP430,MSP430FR572\d,'MSP430FR57xx_uscib0_i2c_06.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_uscib0_i2c_06.c - USCI_B0 I2C Master TX single bytes to MSP430 Slave</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_uscib0_i2c_07,MSP430,MSP430FR572\d,'MSP430FR57xx_uscib0_i2c_07.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_uscib0_i2c_07.c - USCI_B0 I2C Slave RX single bytes from MSP430 Master</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_uscib0_i2c_10,MSP430,MSP430FR572\d,'MSP430FR57xx_uscib0_i2c_10.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_uscib0_i2c_10.c - USCI_B0 I2C Master RX multiple bytes from MSP430 Slave</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_uscib0_i2c_11,MSP430,MSP430FR572\d,'MSP430FR57xx_uscib0_i2c_11.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_uscib0_i2c_11.c - USCI_B0 I2C Slave TX multiple bytes to MSP430 Master</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_uscib0_i2c_12,MSP430,MSP430FR572\d,'MSP430FR57xx_uscib0_i2c_12.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_uscib0_i2c_12.c - USCI_B0 I2C Slave TX multiple bytes to MSP430 Master using Early Transmit (preload feature)</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_uscib0_i2c_Master_MultiSlave,MSP430,MSP430FR572\d,'MSP430FR57xx_uscib0_i2c_Master_MultiSlave.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_uscib0_i2c_Master_MultiSlave.c - USCI_B0 Master TX to 4 unique slave addresses</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_uscib0_i2c_MultiSlave,MSP430,MSP430FR572\d,'MSP430FR57xx_uscib0_i2c_MultiSlave.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_uscib0_i2c_MultiSlave.c - USCI_B0 configured as 4 unique slave receviers.</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_WDT_01,MSP430,MSP430FR572\d,'MSP430FR57xx_WDT_01.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_WDT_01.c - WDT, Toggle P1.0, Interval Overflow ISR, DCO SMCLK</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_WDT_02,MSP430,MSP430FR572\d,'MSP430FR57xx_WDT_02.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_WDT_02.c - WDT, Toggle P1.0, Interval Overflow ISR, 32kHz ACLK</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_WDT_04,MSP430,MSP430FR572\d,'MSP430FR57xx_WDT_04.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_WDT_04.c - WDT+ Failsafe Clock, WDT mode, DCO SMCLK</a></li>
		<li><a href="liveaction:CreateProjectAction(MSP430FR57xx_WDT_05,MSP430,MSP430FR572\d,'MSP430FR57xx_WDT_05.c')">
			<img border="0" src="project.gif" />MSP430FR57xx_WDT_05.c - Reset on Invalid Address fetch, Toggle P1.0</a></li>
	</ul>
</p>
</body>
</html>

