INFO-FLOW: Workspace /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol opened at Tue Jun 25 13:52:47 CST 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute     set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ytq/source/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 1 sec.
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.07 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.43 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 7.41 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.82 seconds. CPU system time: 0.57 seconds. Elapsed time: 7.41 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 754.473 MB.
INFO: [HLS 200-10] Analyzing design file '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp -foptimization-record-file=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/ytq/source/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/. -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp -hls-platform-db-name=/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.cpp.clang.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.cpp.clang.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top layernorm -name=layernorm 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp -hls-platform-db-name=/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/clang.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/clang.err.log 
Command         ap_eval done; 1.73 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/.systemc_flag -fix-errors /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.74 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/all.directive.json -fix-errors /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.96 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.75 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 3.57 sec.
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 3.94 sec.
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 1.67 sec.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp -I/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/. -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.bc -hls-platform-db-name=/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp.clang.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.pp.0.cpp.clang.err.log 
Command         ap_eval done; 1.76 sec.
WARNING: [HLS 207-5292] unused parameter 'p_Idx' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:230:32)
WARNING: [HLS 207-5292] unused parameter 'p_Idx' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:238:38)
WARNING: [HLS 207-5292] unused parameter 'rows' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:284:37)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.31 seconds. CPU system time: 0.56 seconds. Elapsed time: 14.89 seconds; current allocated memory: 763.164 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.0.bc -args  "/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.g.bc"  
Execute           ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.g.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.0.bc > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.1.lower.bc -args /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.1.lower.bc > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.2.m1.bc -args /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.2.m1.bc > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.33 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.33 sec.
Execute         run_link_or_opt -opt -out /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=layernorm -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=layernorm -reflow-float-conversion -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.49 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.49 sec.
Execute         run_link_or_opt -out /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.4.m2.bc -args /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.4.m2.bc > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=layernorm 
Execute           ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=layernorm -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /home/ytq/source/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=layernorm -mllvm -hls-db-dir -mllvm /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.95 sec.
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::constructor(ap_uint<256> const&)' into 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:103:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:121:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:139:34)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:138:34)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:137:21)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134:36)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:131:9)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:122:43)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:153:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:154:43)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:177:21)
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:177:50)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:172:23)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:172:13)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:168:9)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:163:21)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:155:43)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::constructor(ap_uint<8> const&)' into 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::WideType(ap_uint<8> const&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:103:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::constructor(ap_uint<32> const&)' into 'xf::blas::WideType<float, 1u, 32u, void>::WideType(ap_uint<32> const&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:103:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:193:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:194:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:243:33)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:243:47)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:239:33)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:237:38)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:235:33)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:233:33)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231:29)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231:60)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231:49)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:230:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 32u, 32u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:196:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:230:36)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:230:17)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228:45)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228:34)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:224:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:224:36)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:224:26)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:218:36)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:217:37)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:216:9)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::WideType(ap_uint<32> const&)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:211:34)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::WideType(ap_uint<8> const&)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:210:32)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:206:47)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 32u, 32u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:203:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:201:43)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:200:43)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:199:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:198:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:197:47)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:257:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:258:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:277:29)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:270:9)
INFO: [HLS 214-377] Adding 'ref.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'ref.tmp18' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'temp1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'temp' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'norm_val_temp1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'gamma_val' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'beta_val' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'mean_val' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'stddev_val' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'temp4' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'ref.tmp2' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'ref.tmp9' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'ref.tmp11' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'ref.tmp13' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'norm_val_temp' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'norm_val' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'valX' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'ref.tmp6' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'mean' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
INFO: [HLS 214-210] Disaggregating variable 'mean' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:122:43)
INFO: [HLS 214-210] Disaggregating variable 'valX' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:121:56)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp6'
INFO: [HLS 214-210] Disaggregating variable 'stddev_val' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:155:43)
INFO: [HLS 214-210] Disaggregating variable 'mean_val' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:154:43)
INFO: [HLS 214-210] Disaggregating variable 'valX' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:153:56)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp13'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp11'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp9'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp2'
INFO: [HLS 214-210] Disaggregating variable 'temp4' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:206:47)
INFO: [HLS 214-210] Disaggregating variable 'temp1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:203:56)
INFO: [HLS 214-210] Disaggregating variable 'stddev_val' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:201:43)
INFO: [HLS 214-210] Disaggregating variable 'mean_val' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:200:43)
INFO: [HLS 214-210] Disaggregating variable 'beta_val' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:199:56)
INFO: [HLS 214-210] Disaggregating variable 'gamma_val' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:198:56)
INFO: [HLS 214-210] Disaggregating variable 'norm_val_temp1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:197:47)
INFO: [HLS 214-210] Disaggregating variable 'norm_val_temp' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:196:56)
INFO: [HLS 214-210] Disaggregating variable 'norm_val' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:194:56)
INFO: [HLS 214-210] Disaggregating variable 'valX' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:193:56)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp18'
INFO: [HLS 214-210] Disaggregating variable 'temp1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:258:56)
INFO: [HLS 214-210] Disaggregating variable 'temp' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:257:56)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:100:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_1' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:107:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_219_2' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:219:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_129_1' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:129:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_169_2' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:169:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_132_2' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:132:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_2' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:107:20) in function 'xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:256:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:100:5) in function 'xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:256:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:107:20) in function 'xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>' completely with a factor of 1 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:191:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:100:5) in function 'xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:191:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:107:20) in function 'xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:191:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_219_2' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:219:43) in function 'xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:191:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_129_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:129:27) in function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator ap_uint<256> const' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:127:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:100:5) in function 'xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:151:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:107:20) in function 'xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:151:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_2' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:169:43) in function 'xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:151:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_129_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:129:27) in function 'xf::blas::WideType<float, 1u, 32u, void>::operator ap_uint<32> const' completely with a factor of 1 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:127:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:100:5) in function 'xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:107:20) in function 'xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_2' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:132:43) in function 'xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:119:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::operator ap_uint<32> const()' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:151:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator ap_uint<256> const()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:191:0)
INFO: [HLS 214-248] Applying array_partition to 'norm_val': Complete partitioning on dimension 1. (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:194:56)
INFO: [HLS 214-248] Applying array_partition to 'temp': Complete partitioning on dimension 1. (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:257:56)
INFO: [HLS 214-248] Applying array_partition to 'temp1': Complete partitioning on dimension 1. (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:258:56)
INFO: [HLS 214-364] Automatically inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator ap_uint<256> const()' to improve effectiveness of pipeline pragma in function 'void xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271:45)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 256 in loop 'VITIS_LOOP_35_2'(/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35:38) has been inferred on bundle 'ln_data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35:38)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 256 in loop 'anonymous'() has been inferred on bundle 'ln_paras'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 512 and bit width 256 in loop 'VITIS_LOOP_293_1'(/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:293:35) has been inferred on bundle 'ln_data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:293:35)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.53 seconds; current allocated memory: 764.395 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 764.395 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top layernorm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.0.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 803.211 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.1.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator ap_uint<256> const' into 'xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:278) automatically.
Command           transform done; 0.15 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.2.prechk.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 853.895 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.g.1.bc to /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.o.1.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_3' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:275) in function 'xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_3' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47) in function 'xf::blas::(anonymous namespace)::DataMover_A<ap_int<8>, ap_uint<256>, 5u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_99_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102) in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_102_2' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102) in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-602] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator ap_uint<256> const' into 'xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:278) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'layernorm' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:3:1), detected/extracted 8 process function(s): 
	 'entry_proc'
	 'xf::blas::(anonymous namespace)::DataMover_A<ap_int<8>, ap_uint<256>, 5u>'
	 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>'
	 'xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>'
	 'xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>'
	 'xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>'
	 'xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>'
	 'xf::blas::(anonymous namespace)::Store<ap_int<8>, ap_uint<256>, 5u>'.
Command           transform done; 0.28 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.o.1.tmp.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:8:21)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:114:21)...32 expression(s) balanced.
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 929.492 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.o.2.bc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_265_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265:44) in function 'xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_160_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:160:44) in function 'xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_208_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:208:44) in function 'xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_124_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:124:44) in function 'xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_99_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102:29) in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:29:30) in function 'xf::blas::(anonymous namespace)::DataMover_A<ap_int<8>, ap_uint<256>, 5u>' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ram.V' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271:43)
INFO: [HLS 200-472] Inferring partial write operation for 'gamma_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'beta_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'ram.V' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38:24)
WARNING: [HLS 200-959] Unable to rewind loop 'VITIS_LOOP_265_1_VITIS_LOOP_267_2' in function '(anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u>': initialization section preceding the loop contains control flow.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_293_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:293) in function '(anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u>'.
WARNING: [HLS 200-957] Unable to rewind loop 'VITIS_LOOP_160_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:160) in function '(anonymous namespace)StdDev<ap_int<8>, float, 5u>': loop nest is not flattened.
WARNING: [HLS 200-957] Unable to rewind loop 'VITIS_LOOP_208_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:208) in function '(anonymous namespace)Norm<ap_int<8>, float, 5u>': loop nest is not flattened.
WARNING: [HLS 200-957] Unable to rewind loop 'VITIS_LOOP_124_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:124) in function '(anonymous namespace)Mean<ap_int<8>, 5u>': loop nest is not flattened.
WARNING: [HLS 200-957] Unable to rewind loop 'VITIS_LOOP_99_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102) in function '(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>': loop nest is not flattened.
Command           transform done; 0.38 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.068 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.25 sec.
Command       elaborate done; 19.67 sec.
Execute       ap_eval exec zip -j /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'layernorm' ...
Execute         ap_set_top_model layernorm 
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2' to 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3' to 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u>' to 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)Mean<ap_int<8>, 5u>' to 'p_anonymous_namespace_Mean_ap_int_8_5u_s'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)StdDev<ap_int<8>, float, 5u>' to 'p_anonymous_namespace_StdDev_ap_int_8_float_5u_s'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)Norm<ap_int<8>, float, 5u>' to 'p_anonymous_namespace_Norm_ap_int_8_float_5u_s'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3' to 'p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u>' to 'p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u>' to 'p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s'.
Execute         get_model_list layernorm -filter all-wo-channel -topdown 
Execute         preproc_iomode -model layernorm 
Execute         preproc_iomode -model (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> 
Execute         preproc_iomode -model (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> 
Execute         preproc_iomode -model (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 
Execute         preproc_iomode -model (anonymous namespace)Norm<ap_int<8>, float, 5u> 
Execute         preproc_iomode -model __hls_fptosi_float_i32 
Execute         preproc_iomode -model (anonymous namespace)StdDev<ap_int<8>, float, 5u> 
Execute         preproc_iomode -model (anonymous namespace)Mean<ap_int<8>, 5u> 
Execute         preproc_iomode -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> 
Execute         preproc_iomode -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 
Execute         preproc_iomode -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 
Execute         preproc_iomode -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 
Execute         preproc_iomode -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 
Execute         preproc_iomode -model (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> 
Execute         preproc_iomode -model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 
Execute         preproc_iomode -model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list layernorm -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc {(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2} {(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3} {(anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u>} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>} {(anonymous namespace)Mean<ap_int<8>, 5u>} {(anonymous namespace)StdDev<ap_int<8>, float, 5u>} __hls_fptosi_float_i32 {(anonymous namespace)Norm<ap_int<8>, float, 5u>} {(anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3} {(anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u>} {(anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u>} layernorm
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 ...
Execute         set_default_model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 
Execute         apply_spec_resource_limit (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 
INFO-FLOW: Configuring Module : (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 ...
Execute         set_default_model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 
Execute         apply_spec_resource_limit (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 
INFO-FLOW: Configuring Module : (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> ...
Execute         set_default_model (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> 
Execute         apply_spec_resource_limit (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> 
INFO-FLOW: Configuring Module : (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 ...
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 
Execute         apply_spec_resource_limit (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 
INFO-FLOW: Configuring Module : (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 ...
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 
Execute         apply_spec_resource_limit (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 
INFO-FLOW: Configuring Module : (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 ...
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 
Execute         apply_spec_resource_limit (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 
INFO-FLOW: Configuring Module : (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 ...
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 
Execute         apply_spec_resource_limit (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 
INFO-FLOW: Configuring Module : (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> ...
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> 
Execute         apply_spec_resource_limit (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> 
INFO-FLOW: Configuring Module : (anonymous namespace)Mean<ap_int<8>, 5u> ...
Execute         set_default_model (anonymous namespace)Mean<ap_int<8>, 5u> 
Execute         apply_spec_resource_limit (anonymous namespace)Mean<ap_int<8>, 5u> 
INFO-FLOW: Configuring Module : (anonymous namespace)StdDev<ap_int<8>, float, 5u> ...
Execute         set_default_model (anonymous namespace)StdDev<ap_int<8>, float, 5u> 
Execute         apply_spec_resource_limit (anonymous namespace)StdDev<ap_int<8>, float, 5u> 
INFO-FLOW: Configuring Module : __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         apply_spec_resource_limit __hls_fptosi_float_i32 
INFO-FLOW: Configuring Module : (anonymous namespace)Norm<ap_int<8>, float, 5u> ...
Execute         set_default_model (anonymous namespace)Norm<ap_int<8>, float, 5u> 
Execute         apply_spec_resource_limit (anonymous namespace)Norm<ap_int<8>, float, 5u> 
INFO-FLOW: Configuring Module : (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 ...
Execute         set_default_model (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 
Execute         apply_spec_resource_limit (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 
INFO-FLOW: Configuring Module : (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> ...
Execute         set_default_model (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> 
Execute         apply_spec_resource_limit (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> 
INFO-FLOW: Configuring Module : (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> ...
Execute         set_default_model (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> 
Execute         apply_spec_resource_limit (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> 
INFO-FLOW: Configuring Module : layernorm ...
Execute         set_default_model layernorm 
Execute         apply_spec_resource_limit layernorm 
INFO-FLOW: Model list for preprocess: entry_proc {(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2} {(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3} {(anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u>} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>} {(anonymous namespace)Mean<ap_int<8>, 5u>} {(anonymous namespace)StdDev<ap_int<8>, float, 5u>} __hls_fptosi_float_i32 {(anonymous namespace)Norm<ap_int<8>, float, 5u>} {(anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3} {(anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u>} {(anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u>} layernorm
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 ...
Execute         set_default_model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 
Execute         cdfg_preprocess -model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 
Execute         rtl_gen_preprocess (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 
INFO-FLOW: Preprocessing Module: (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 ...
Execute         set_default_model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 
Execute         cdfg_preprocess -model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 
Execute         rtl_gen_preprocess (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 
INFO-FLOW: Preprocessing Module: (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> ...
Execute         set_default_model (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> 
Execute         cdfg_preprocess -model (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> 
Execute         rtl_gen_preprocess (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> 
INFO-FLOW: Preprocessing Module: (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 ...
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 
Execute         cdfg_preprocess -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 
Execute         rtl_gen_preprocess (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 
INFO-FLOW: Preprocessing Module: (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 ...
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 
Execute         cdfg_preprocess -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 
Execute         rtl_gen_preprocess (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 
INFO-FLOW: Preprocessing Module: (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 ...
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 
Execute         cdfg_preprocess -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 
Execute         rtl_gen_preprocess (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 
INFO-FLOW: Preprocessing Module: (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 ...
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 
Execute         cdfg_preprocess -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 
Execute         rtl_gen_preprocess (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 
INFO-FLOW: Preprocessing Module: (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> ...
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> 
Execute         cdfg_preprocess -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> 
Execute         rtl_gen_preprocess (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> 
INFO-FLOW: Preprocessing Module: (anonymous namespace)Mean<ap_int<8>, 5u> ...
Execute         set_default_model (anonymous namespace)Mean<ap_int<8>, 5u> 
Execute         cdfg_preprocess -model (anonymous namespace)Mean<ap_int<8>, 5u> 
Execute         rtl_gen_preprocess (anonymous namespace)Mean<ap_int<8>, 5u> 
INFO-FLOW: Preprocessing Module: (anonymous namespace)StdDev<ap_int<8>, float, 5u> ...
Execute         set_default_model (anonymous namespace)StdDev<ap_int<8>, float, 5u> 
Execute         cdfg_preprocess -model (anonymous namespace)StdDev<ap_int<8>, float, 5u> 
Execute         rtl_gen_preprocess (anonymous namespace)StdDev<ap_int<8>, float, 5u> 
INFO-FLOW: Preprocessing Module: __hls_fptosi_float_i32 ...
Execute         set_default_model __hls_fptosi_float_i32 
Execute         cdfg_preprocess -model __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
INFO-FLOW: Preprocessing Module: (anonymous namespace)Norm<ap_int<8>, float, 5u> ...
Execute         set_default_model (anonymous namespace)Norm<ap_int<8>, float, 5u> 
Execute         cdfg_preprocess -model (anonymous namespace)Norm<ap_int<8>, float, 5u> 
Execute         rtl_gen_preprocess (anonymous namespace)Norm<ap_int<8>, float, 5u> 
INFO-FLOW: Preprocessing Module: (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 ...
Execute         set_default_model (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 
Execute         cdfg_preprocess -model (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 
Execute         rtl_gen_preprocess (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 
INFO-FLOW: Preprocessing Module: (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> ...
Execute         set_default_model (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> 
Execute         cdfg_preprocess -model (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> 
Execute         rtl_gen_preprocess (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> 
INFO-FLOW: Preprocessing Module: (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> ...
Execute         set_default_model (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> 
Execute         cdfg_preprocess -model (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> 
Execute         rtl_gen_preprocess (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> 
INFO-FLOW: Preprocessing Module: layernorm ...
Execute         set_default_model layernorm 
Execute         cdfg_preprocess -model layernorm 
Execute         rtl_gen_preprocess layernorm 
INFO-FLOW: Model list for synthesis: entry_proc {(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2} {(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3} {(anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u>} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>} {(anonymous namespace)Mean<ap_int<8>, 5u>} {(anonymous namespace)StdDev<ap_int<8>, float, 5u>} __hls_fptosi_float_i32 {(anonymous namespace)Norm<ap_int<8>, float, 5u>} {(anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3} {(anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u>} {(anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u>} layernorm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 
Execute         schedule -model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_35_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.070 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2.sched.adb -f 
INFO-FLOW: Finish scheduling (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2.
Execute         set_default_model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 
Execute         bind -model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.070 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2.bind.adb -f 
INFO-FLOW: Finish binding (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 
Execute         schedule -model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_3'.
WARNING: [HLS 200-880] The II Violation in module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3' (loop 'VITIS_LOOP_45_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('data_copy_a1_write_ln49', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:49) on port 'data_copy_a1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:49) and fifo request operation ('tmp', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47) on port 'data_copy_a1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47).
WARNING: [HLS 200-885] The II Violation in module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3' (loop 'VITIS_LOOP_45_3'): Unable to schedule 'load' operation ('ram_V_load_1', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:59) on array 'ram_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'ram_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_45_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3.sched.adb -f 
INFO-FLOW: Finish scheduling (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3.
Execute         set_default_model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 
Execute         bind -model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3.bind.adb -f 
INFO-FLOW: Finish binding (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> 
Execute         schedule -model (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s.sched.adb -f 
INFO-FLOW: Finish scheduling (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u>.
Execute         set_default_model (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> 
Execute         bind -model (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s.bind.adb -f 
INFO-FLOW: Finish binding (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 
Execute         schedule -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.072 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1.
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 
Execute         bind -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.072 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 
Execute         schedule -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.072 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2.
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 
Execute         bind -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.072 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 
Execute         schedule -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.073 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3.
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 
Execute         bind -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.073 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 
Execute         schedule -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.073 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4.
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 
Execute         bind -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.073 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> 
Execute         schedule -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_99_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.074 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s.sched.adb -f 
INFO-FLOW: Finish scheduling (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>.
Execute         set_default_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> 
Execute         bind -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'gamma_ram' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'beta_ram' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.074 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s.bind.adb -f 
INFO-FLOW: Finish binding (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_Mean_ap_int_8_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model (anonymous namespace)Mean<ap_int<8>, 5u> 
Execute         schedule -model (anonymous namespace)Mean<ap_int<8>, 5u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.075 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Mean_ap_int_8_5u_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Mean_ap_int_8_5u_s.sched.adb -f 
INFO-FLOW: Finish scheduling (anonymous namespace)Mean<ap_int<8>, 5u>.
Execute         set_default_model (anonymous namespace)Mean<ap_int<8>, 5u> 
Execute         bind -model (anonymous namespace)Mean<ap_int<8>, 5u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.075 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Mean_ap_int_8_5u_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Mean_ap_int_8_5u_s.bind.adb -f 
INFO-FLOW: Finish binding (anonymous namespace)Mean<ap_int<8>, 5u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_StdDev_ap_int_8_float_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model (anonymous namespace)StdDev<ap_int<8>, float, 5u> 
Execute         schedule -model (anonymous namespace)StdDev<ap_int<8>, float, 5u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'StdDev'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'StdDev'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.078 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_StdDev_ap_int_8_float_5u_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_StdDev_ap_int_8_float_5u_s.sched.adb -f 
INFO-FLOW: Finish scheduling (anonymous namespace)StdDev<ap_int<8>, float, 5u>.
Execute         set_default_model (anonymous namespace)StdDev<ap_int<8>, float, 5u> 
Execute         bind -model (anonymous namespace)StdDev<ap_int<8>, float, 5u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.078 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_StdDev_ap_int_8_float_5u_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_StdDev_ap_int_8_float_5u_s.bind.adb -f 
INFO-FLOW: Finish binding (anonymous namespace)StdDev<ap_int<8>, float, 5u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model __hls_fptosi_float_i32 
Execute         schedule -model __hls_fptosi_float_i32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_float_i32'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function '__hls_fptosi_float_i32'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.078 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_hls_fptosi_float_i32.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_hls_fptosi_float_i32.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptosi_float_i32.
Execute         set_default_model __hls_fptosi_float_i32 
Execute         bind -model __hls_fptosi_float_i32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.078 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_hls_fptosi_float_i32.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_hls_fptosi_float_i32.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptosi_float_i32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_Norm_ap_int_8_float_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model (anonymous namespace)Norm<ap_int<8>, float, 5u> 
Execute         schedule -model (anonymous namespace)Norm<ap_int<8>, float, 5u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'norm'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'norm'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.084 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Norm_ap_int_8_float_5u_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.41 sec.
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Norm_ap_int_8_float_5u_s.sched.adb -f 
INFO-FLOW: Finish scheduling (anonymous namespace)Norm<ap_int<8>, float, 5u>.
Execute         set_default_model (anonymous namespace)Norm<ap_int<8>, float, 5u> 
Execute         bind -model (anonymous namespace)Norm<ap_int<8>, float, 5u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.084 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Norm_ap_int_8_float_5u_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.11 sec.
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Norm_ap_int_8_float_5u_s.bind.adb -f 
INFO-FLOW: Finish binding (anonymous namespace)Norm<ap_int<8>, float, 5u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 
Execute         schedule -model (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_275_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.085 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3.sched.adb -f 
INFO-FLOW: Finish scheduling (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3.
Execute         set_default_model (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 
Execute         bind -model (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.085 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3.bind.adb -f 
INFO-FLOW: Finish binding (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> 
Execute         schedule -model (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln271) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_265_1_VITIS_LOOP_267_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_265_1_VITIS_LOOP_267_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.085 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s.sched.adb -f 
INFO-FLOW: Finish scheduling (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u>.
Execute         set_default_model (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> 
Execute         bind -model (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.085 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s.bind.adb -f 
INFO-FLOW: Finish binding (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> 
Execute         schedule -model (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_293_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 40, loop 'VITIS_LOOP_293_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.086 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s.sched.adb -f 
INFO-FLOW: Finish scheduling (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u>.
Execute         set_default_model (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> 
Execute         bind -model (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.086 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s.bind.adb -f 
INFO-FLOW: Finish binding (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layernorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model layernorm 
Execute         schedule -model layernorm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.086 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.sched.adb -f 
INFO-FLOW: Finish scheduling layernorm.
Execute         set_default_model layernorm 
Execute         bind -model layernorm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.087 GB.
Execute         syn_report -verbosereport -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.92 sec.
Execute         db_write -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.bind.adb -f 
INFO-FLOW: Finish binding layernorm.
Execute         get_model_list layernorm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 
Execute         rtl_gen_preprocess (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 
Execute         rtl_gen_preprocess (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> 
Execute         rtl_gen_preprocess (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 
Execute         rtl_gen_preprocess (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 
Execute         rtl_gen_preprocess (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 
Execute         rtl_gen_preprocess (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 
Execute         rtl_gen_preprocess (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> 
Execute         rtl_gen_preprocess (anonymous namespace)Mean<ap_int<8>, 5u> 
Execute         rtl_gen_preprocess (anonymous namespace)StdDev<ap_int<8>, float, 5u> 
Execute         rtl_gen_preprocess __hls_fptosi_float_i32 
Execute         rtl_gen_preprocess (anonymous namespace)Norm<ap_int<8>, float, 5u> 
Execute         rtl_gen_preprocess (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 
Execute         rtl_gen_preprocess (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> 
Execute         rtl_gen_preprocess (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> 
Execute         rtl_gen_preprocess layernorm 
INFO-FLOW: Model list for RTL generation: entry_proc {(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2} {(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3} {(anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u>} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>} {(anonymous namespace)Mean<ap_int<8>, 5u>} {(anonymous namespace)StdDev<ap_int<8>, float, 5u>} __hls_fptosi_float_i32 {(anonymous namespace)Norm<ap_int<8>, float, 5u>} {(anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3} {(anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u>} {(anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u>} layernorm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix layernorm_ -sub_prefix layernorm_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.087 GB.
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/vhdl/layernorm_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/verilog/layernorm_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/entry_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model entry_proc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/entry_proc_csynth.xml 
Execute         syn_report -verbosereport -model entry_proc -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/entry_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model entry_proc -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 -top_prefix layernorm_ -sub_prefix layernorm_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2' pipeline 'VITIS_LOOP_35_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.088 GB.
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute         gen_rtl (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/vhdl/layernorm_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2 
Execute         gen_rtl (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/verilog/layernorm_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2 
Execute         syn_report -csynth -model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_csynth.xml 
Execute         syn_report -verbosereport -model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2.adb 
Execute         db_write -model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2 -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 -top_prefix layernorm_ -sub_prefix layernorm_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3' pipeline 'VITIS_LOOP_45_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.089 GB.
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute         gen_rtl (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/vhdl/layernorm_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3 
Execute         gen_rtl (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/verilog/layernorm_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3 
Execute         syn_report -csynth -model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_csynth.xml 
Execute         syn_report -verbosereport -model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3.adb 
Execute         db_write -model (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> -top_prefix layernorm_ -sub_prefix layernorm_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAM_1R1W' to 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAMbkb' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s'.
INFO: [RTMG 210-278] Implementing memory 'layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAMbkb' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.091 GB.
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute         gen_rtl (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/vhdl/layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s 
Execute         gen_rtl (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/verilog/layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s 
Execute         syn_report -csynth -model (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_csynth.xml 
Execute         syn_report -verbosereport -model (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s.adb 
Execute         db_write -model (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 -top_prefix layernorm_ -sub_prefix layernorm_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.092 GB.
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute         gen_rtl (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/vhdl/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1 
Execute         gen_rtl (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/verilog/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1 
Execute         syn_report -csynth -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1_csynth.xml 
Execute         syn_report -verbosereport -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1.adb 
Execute         db_write -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1 -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 -top_prefix layernorm_ -sub_prefix layernorm_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.094 GB.
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute         gen_rtl (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/vhdl/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2 
Execute         gen_rtl (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/verilog/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2 
Execute         syn_report -csynth -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2_csynth.xml 
Execute         syn_report -verbosereport -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2.adb 
Execute         db_write -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2 -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 -top_prefix layernorm_ -sub_prefix layernorm_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.095 GB.
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute         gen_rtl (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/vhdl/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3 
Execute         gen_rtl (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/verilog/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3 
Execute         syn_report -csynth -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3_csynth.xml 
Execute         syn_report -verbosereport -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3.adb 
Execute         db_write -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3 -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 -top_prefix layernorm_ -sub_prefix layernorm_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.097 GB.
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute         gen_rtl (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/vhdl/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4 
Execute         gen_rtl (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/verilog/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4 
Execute         syn_report -csynth -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4_csynth.xml 
Execute         syn_report -verbosereport -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4.adb 
Execute         db_write -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4 -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> -top_prefix layernorm_ -sub_prefix layernorm_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_BRAM_1R1W' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_beta_ram_RAM_1P_BRAM_1R1W' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_beta_ram_RAM_1P_BdEe' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s'.
INFO: [RTMG 210-278] Implementing memory 'layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_cud' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute         gen_rtl (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/vhdl/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s 
Execute         gen_rtl (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/verilog/layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s 
Execute         syn_report -csynth -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_csynth.xml 
Execute         syn_report -verbosereport -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s.adb 
Execute         db_write -model (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_Mean_ap_int_8_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model (anonymous namespace)Mean<ap_int<8>, 5u> -top_prefix layernorm_ -sub_prefix layernorm_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Mean_ap_int_8_5u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_Mean_ap_int_8_5u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.103 GB.
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute         gen_rtl (anonymous namespace)Mean<ap_int<8>, 5u> -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/vhdl/layernorm_p_anonymous_namespace_Mean_ap_int_8_5u_s 
Execute         gen_rtl (anonymous namespace)Mean<ap_int<8>, 5u> -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/verilog/layernorm_p_anonymous_namespace_Mean_ap_int_8_5u_s 
Execute         syn_report -csynth -model (anonymous namespace)Mean<ap_int<8>, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_Mean_ap_int_8_5u_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model (anonymous namespace)Mean<ap_int<8>, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_Mean_ap_int_8_5u_s_csynth.xml 
Execute         syn_report -verbosereport -model (anonymous namespace)Mean<ap_int<8>, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Mean_ap_int_8_5u_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model (anonymous namespace)Mean<ap_int<8>, 5u> -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Mean_ap_int_8_5u_s.adb 
Execute         db_write -model (anonymous namespace)Mean<ap_int<8>, 5u> -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info (anonymous namespace)Mean<ap_int<8>, 5u> -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Mean_ap_int_8_5u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_StdDev_ap_int_8_float_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model (anonymous namespace)StdDev<ap_int<8>, float, 5u> -top_prefix layernorm_ -sub_prefix layernorm_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_StdDev_ap_int_8_float_5u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'am_submul_8s_8s_18_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_8s_8s_18s_18_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_21_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_StdDev_ap_int_8_float_5u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.108 GB.
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute         gen_rtl (anonymous namespace)StdDev<ap_int<8>, float, 5u> -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/vhdl/layernorm_p_anonymous_namespace_StdDev_ap_int_8_float_5u_s 
Execute         gen_rtl (anonymous namespace)StdDev<ap_int<8>, float, 5u> -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/verilog/layernorm_p_anonymous_namespace_StdDev_ap_int_8_float_5u_s 
Execute         syn_report -csynth -model (anonymous namespace)StdDev<ap_int<8>, float, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_StdDev_ap_int_8_float_5u_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model (anonymous namespace)StdDev<ap_int<8>, float, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_StdDev_ap_int_8_float_5u_s_csynth.xml 
Execute         syn_report -verbosereport -model (anonymous namespace)StdDev<ap_int<8>, float, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_StdDev_ap_int_8_float_5u_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -model (anonymous namespace)StdDev<ap_int<8>, float, 5u> -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_StdDev_ap_int_8_float_5u_s.adb 
Execute         db_write -model (anonymous namespace)StdDev<ap_int<8>, float, 5u> -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info (anonymous namespace)StdDev<ap_int<8>, float, 5u> -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_StdDev_ap_int_8_float_5u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model __hls_fptosi_float_i32 -top_prefix layernorm_ -sub_prefix layernorm_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.113 GB.
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/vhdl/layernorm_p_hls_fptosi_float_i32 
Execute         gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/verilog/layernorm_p_hls_fptosi_float_i32 
Execute         syn_report -csynth -model __hls_fptosi_float_i32 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_hls_fptosi_float_i32_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model __hls_fptosi_float_i32 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_hls_fptosi_float_i32_csynth.xml 
Execute         syn_report -verbosereport -model __hls_fptosi_float_i32 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_hls_fptosi_float_i32.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model __hls_fptosi_float_i32 -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_hls_fptosi_float_i32.adb 
Execute         db_write -model __hls_fptosi_float_i32 -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info __hls_fptosi_float_i32 -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_hls_fptosi_float_i32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_Norm_ap_int_8_float_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model (anonymous namespace)Norm<ap_int<8>, float, 5u> -top_prefix layernorm_ -sub_prefix layernorm_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Norm_ap_int_8_float_5u_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'p_anonymous_namespace_Norm_ap_int_8_float_5u_s' is 10240 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_4_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_Norm_ap_int_8_float_5u_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.123 GB.
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute         gen_rtl (anonymous namespace)Norm<ap_int<8>, float, 5u> -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/vhdl/layernorm_p_anonymous_namespace_Norm_ap_int_8_float_5u_s 
Execute         gen_rtl (anonymous namespace)Norm<ap_int<8>, float, 5u> -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/verilog/layernorm_p_anonymous_namespace_Norm_ap_int_8_float_5u_s 
Execute         syn_report -csynth -model (anonymous namespace)Norm<ap_int<8>, float, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_Norm_ap_int_8_float_5u_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.35 sec.
Execute         syn_report -rtlxml -model (anonymous namespace)Norm<ap_int<8>, float, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_Norm_ap_int_8_float_5u_s_csynth.xml 
Command         syn_report done; 0.16 sec.
Execute         syn_report -verbosereport -model (anonymous namespace)Norm<ap_int<8>, float, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Norm_ap_int_8_float_5u_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.28 sec.
Execute         db_write -model (anonymous namespace)Norm<ap_int<8>, float, 5u> -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Norm_ap_int_8_float_5u_s.adb 
Command         db_write done; 0.2 sec.
Execute         db_write -model (anonymous namespace)Norm<ap_int<8>, float, 5u> -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info (anonymous namespace)Norm<ap_int<8>, float, 5u> -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Norm_ap_int_8_float_5u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 -top_prefix layernorm_ -sub_prefix layernorm_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3' pipeline 'VITIS_LOOP_275_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.19 seconds; current allocated memory: 1.138 GB.
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute         gen_rtl (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/vhdl/layernorm_p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3 
Execute         gen_rtl (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/verilog/layernorm_p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3 
Execute         syn_report -csynth -model (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3_csynth.xml 
Execute         syn_report -verbosereport -model (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3.adb 
Execute         db_write -model (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info (anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3 -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> -top_prefix layernorm_ -sub_prefix layernorm_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_9s_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_27ns_59_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s'.
INFO: [RTMG 210-278] Implementing memory 'layernorm_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.138 GB.
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute         gen_rtl (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/vhdl/layernorm_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s 
Execute         gen_rtl (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/verilog/layernorm_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s 
Execute         syn_report -csynth -model (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s_csynth.xml 
Execute         syn_report -verbosereport -model (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s.adb 
Execute         db_write -model (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> -top_prefix layernorm_ -sub_prefix layernorm_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.139 GB.
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute         gen_rtl (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/vhdl/layernorm_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s 
Execute         gen_rtl (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/verilog/layernorm_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s 
Execute         syn_report -csynth -model (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s_csynth.xml 
Execute         syn_report -verbosereport -model (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s.adb 
Execute         db_write -model (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info (anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u> -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layernorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model layernorm -top_prefix  -sub_prefix layernorm_ -mg_file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/ln_data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/ln_paras' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/input_data_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/gama_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/beta_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/output_data_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/cols_log' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/q_value' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/shift_value' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/done' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/inputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/outputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/paras' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'layernorm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_data_addr', 'gama_addr', 'beta_addr', 'output_data_addr', 'rows', 'cols_log', 'q_value', 'shift_value', 'done', 'inputs', 'outputs', 'paras' and 'return' to AXI-Lite port ln_addr.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layernorm'.
INFO: [RTMG 210-285] Implementing FIFO 'output_data_addr_c_U(layernorm_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_c_U(layernorm_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_copy_a_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_copy_b_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_copy_c_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c19_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_log_c22_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'beta_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mean_a_U(layernorm_fifo_w8_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_b_U(layernorm_fifo_w8_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c18_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_log_c21_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stddev_U(layernorm_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c17_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_log_c20_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'norm_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_log_c_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'store_temp_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0_U(layernorm_start_for_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_Mean_ap_int_8_5u_U0_U(layernorm_start_for_p_anonymous_namespace_Mean_ap_int_8_5u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0_U(layernorm_start_for_p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_Norm_ap_int_8_float_5u_U0_U(layernorm_start_for_p_anonymous_namespace_Norm_ap_int_8_float_5u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0_U(layernorm_start_for_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0)' using Shift Registers.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.143 GB.
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute         gen_rtl layernorm -istop -style xilinx -f -lang vhdl -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/vhdl/layernorm 
Execute         gen_rtl layernorm -istop -style xilinx -f -lang vlog -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/verilog/layernorm 
Execute         syn_report -csynth -model layernorm -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/layernorm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model layernorm -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/layernorm_csynth.xml 
Execute         syn_report -verbosereport -model layernorm -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.94 sec.
Execute         db_write -model layernorm -f -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.adb 
Execute         db_write -model layernorm -bindview -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info layernorm -p /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm 
Execute         export_constraint_db -f -tool general -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.constraint.tcl 
Execute         syn_report -designview -model layernorm -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.design.xml 
Command         syn_report done; 0.58 sec.
Execute         syn_report -csynthDesign -model layernorm -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model layernorm -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model layernorm -o /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.protoinst 
Execute         sc_get_clocks layernorm 
Execute         sc_get_portdomain layernorm 
INFO-FLOW: Model list for RTL component generation: entry_proc {(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2} {(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3} {(anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u>} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4} {(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>} {(anonymous namespace)Mean<ap_int<8>, 5u>} {(anonymous namespace)StdDev<ap_int<8>, float, 5u>} __hls_fptosi_float_i32 {(anonymous namespace)Norm<ap_int<8>, float, 5u>} {(anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3} {(anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u>} {(anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u>} layernorm
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2] ... 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2.compgen.tcl 
INFO-FLOW: Found component layernorm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layernorm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3] ... 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3.compgen.tcl 
INFO-FLOW: Found component layernorm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layernorm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s] ... 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s.compgen.tcl 
INFO-FLOW: Found component layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAMbkb.
INFO-FLOW: Append model layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAMbkb
INFO-FLOW: Handling components in module [p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1] ... 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component layernorm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layernorm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2] ... 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component layernorm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layernorm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3] ... 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component layernorm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layernorm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4] ... 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component layernorm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layernorm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s] ... 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s.compgen.tcl 
INFO-FLOW: Found component layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_cud.
INFO-FLOW: Append model layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_cud
INFO-FLOW: Handling components in module [p_anonymous_namespace_Mean_ap_int_8_5u_s] ... 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Mean_ap_int_8_5u_s.compgen.tcl 
INFO-FLOW: Handling components in module [p_anonymous_namespace_StdDev_ap_int_8_float_5u_s] ... 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_StdDev_ap_int_8_float_5u_s.compgen.tcl 
INFO-FLOW: Found component layernorm_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model layernorm_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component layernorm_dadd_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model layernorm_dadd_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component layernorm_ddiv_64ns_64ns_64_22_no_dsp_1.
INFO-FLOW: Append model layernorm_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: Found component layernorm_uitodp_32ns_64_4_no_dsp_1.
INFO-FLOW: Append model layernorm_uitodp_32ns_64_4_no_dsp_1
INFO-FLOW: Found component layernorm_sitodp_32ns_64_4_no_dsp_1.
INFO-FLOW: Append model layernorm_sitodp_32ns_64_4_no_dsp_1
INFO-FLOW: Found component layernorm_dsqrt_64ns_64ns_64_21_no_dsp_1.
INFO-FLOW: Append model layernorm_dsqrt_64ns_64ns_64_21_no_dsp_1
INFO-FLOW: Found component layernorm_am_submul_8s_8s_18_4_1.
INFO-FLOW: Append model layernorm_am_submul_8s_8s_18_4_1
INFO-FLOW: Found component layernorm_ama_submuladd_8s_8s_18s_18_4_1.
INFO-FLOW: Append model layernorm_ama_submuladd_8s_8s_18s_18_4_1
INFO-FLOW: Handling components in module [p_hls_fptosi_float_i32] ... 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO-FLOW: Handling components in module [p_anonymous_namespace_Norm_ap_int_8_float_5u_s] ... 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Norm_ap_int_8_float_5u_s.compgen.tcl 
INFO-FLOW: Found component layernorm_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model layernorm_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component layernorm_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model layernorm_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component layernorm_sitofp_32s_32_4_no_dsp_1.
INFO-FLOW: Append model layernorm_sitofp_32s_32_4_no_dsp_1
INFO-FLOW: Handling components in module [p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3] ... 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3.compgen.tcl 
INFO-FLOW: Found component layernorm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layernorm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s] ... 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s.compgen.tcl 
INFO-FLOW: Found component layernorm_mul_32ns_27ns_59_1_1.
INFO-FLOW: Append model layernorm_mul_32ns_27ns_59_1_1
INFO-FLOW: Found component layernorm_mac_muladd_9s_9s_9ns_9_4_1.
INFO-FLOW: Append model layernorm_mac_muladd_9s_9s_9ns_9_4_1
INFO-FLOW: Found component layernorm_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model layernorm_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s] ... 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s.compgen.tcl 
INFO-FLOW: Handling components in module [layernorm] ... 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.compgen.tcl 
INFO-FLOW: Found component layernorm_fifo_w32_d7_S.
INFO-FLOW: Append model layernorm_fifo_w32_d7_S
INFO-FLOW: Found component layernorm_fifo_w64_d7_S.
INFO-FLOW: Append model layernorm_fifo_w64_d7_S
INFO-FLOW: Found component layernorm_fifo_w256_d16_A.
INFO-FLOW: Append model layernorm_fifo_w256_d16_A
INFO-FLOW: Found component layernorm_fifo_w256_d16_A.
INFO-FLOW: Append model layernorm_fifo_w256_d16_A
INFO-FLOW: Found component layernorm_fifo_w256_d16_A.
INFO-FLOW: Append model layernorm_fifo_w256_d16_A
INFO-FLOW: Found component layernorm_fifo_w32_d2_S.
INFO-FLOW: Append model layernorm_fifo_w32_d2_S
INFO-FLOW: Found component layernorm_fifo_w32_d2_S.
INFO-FLOW: Append model layernorm_fifo_w32_d2_S
INFO-FLOW: Found component layernorm_fifo_w256_d16_A.
INFO-FLOW: Append model layernorm_fifo_w256_d16_A
INFO-FLOW: Found component layernorm_fifo_w256_d16_A.
INFO-FLOW: Append model layernorm_fifo_w256_d16_A
INFO-FLOW: Found component layernorm_fifo_w8_d32_S.
INFO-FLOW: Append model layernorm_fifo_w8_d32_S
INFO-FLOW: Found component layernorm_fifo_w8_d32_S.
INFO-FLOW: Append model layernorm_fifo_w8_d32_S
INFO-FLOW: Found component layernorm_fifo_w32_d2_S.
INFO-FLOW: Append model layernorm_fifo_w32_d2_S
INFO-FLOW: Found component layernorm_fifo_w32_d2_S.
INFO-FLOW: Append model layernorm_fifo_w32_d2_S
INFO-FLOW: Found component layernorm_fifo_w32_d32_S.
INFO-FLOW: Append model layernorm_fifo_w32_d32_S
INFO-FLOW: Found component layernorm_fifo_w32_d2_S.
INFO-FLOW: Append model layernorm_fifo_w32_d2_S
INFO-FLOW: Found component layernorm_fifo_w32_d2_S.
INFO-FLOW: Append model layernorm_fifo_w32_d2_S
INFO-FLOW: Found component layernorm_fifo_w256_d16_A.
INFO-FLOW: Append model layernorm_fifo_w256_d16_A
INFO-FLOW: Found component layernorm_fifo_w32_d2_S.
INFO-FLOW: Append model layernorm_fifo_w32_d2_S
INFO-FLOW: Found component layernorm_fifo_w32_d2_S.
INFO-FLOW: Append model layernorm_fifo_w32_d2_S
INFO-FLOW: Found component layernorm_fifo_w256_d16_A.
INFO-FLOW: Append model layernorm_fifo_w256_d16_A
INFO-FLOW: Found component layernorm_start_for_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0.
INFO-FLOW: Append model layernorm_start_for_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0
INFO-FLOW: Found component layernorm_start_for_p_anonymous_namespace_Mean_ap_int_8_5u_U0.
INFO-FLOW: Append model layernorm_start_for_p_anonymous_namespace_Mean_ap_int_8_5u_U0
INFO-FLOW: Found component layernorm_start_for_p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0.
INFO-FLOW: Append model layernorm_start_for_p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0
INFO-FLOW: Found component layernorm_start_for_p_anonymous_namespace_Norm_ap_int_8_float_5u_U0.
INFO-FLOW: Append model layernorm_start_for_p_anonymous_namespace_Norm_ap_int_8_float_5u_U0
INFO-FLOW: Found component layernorm_start_for_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0.
INFO-FLOW: Append model layernorm_start_for_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0
INFO-FLOW: Found component layernorm_ln_data_m_axi.
INFO-FLOW: Append model layernorm_ln_data_m_axi
INFO-FLOW: Found component layernorm_ln_paras_m_axi.
INFO-FLOW: Append model layernorm_ln_paras_m_axi
INFO-FLOW: Found component layernorm_ln_addr_s_axi.
INFO-FLOW: Append model layernorm_ln_addr_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2
INFO-FLOW: Append model p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3
INFO-FLOW: Append model p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s
INFO-FLOW: Append model p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1
INFO-FLOW: Append model p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2
INFO-FLOW: Append model p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3
INFO-FLOW: Append model p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4
INFO-FLOW: Append model p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s
INFO-FLOW: Append model p_anonymous_namespace_Mean_ap_int_8_5u_s
INFO-FLOW: Append model p_anonymous_namespace_StdDev_ap_int_8_float_5u_s
INFO-FLOW: Append model p_hls_fptosi_float_i32
INFO-FLOW: Append model p_anonymous_namespace_Norm_ap_int_8_float_5u_s
INFO-FLOW: Append model p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3
INFO-FLOW: Append model p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s
INFO-FLOW: Append model p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s
INFO-FLOW: Append model layernorm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: layernorm_flow_control_loop_pipe_sequential_init layernorm_flow_control_loop_pipe_sequential_init layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAMbkb layernorm_flow_control_loop_pipe_sequential_init layernorm_flow_control_loop_pipe_sequential_init layernorm_flow_control_loop_pipe_sequential_init layernorm_flow_control_loop_pipe_sequential_init layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_cud layernorm_fptrunc_64ns_32_2_no_dsp_1 layernorm_dadd_64ns_64ns_64_5_full_dsp_1 layernorm_ddiv_64ns_64ns_64_22_no_dsp_1 layernorm_uitodp_32ns_64_4_no_dsp_1 layernorm_sitodp_32ns_64_4_no_dsp_1 layernorm_dsqrt_64ns_64ns_64_21_no_dsp_1 layernorm_am_submul_8s_8s_18_4_1 layernorm_ama_submuladd_8s_8s_18s_18_4_1 layernorm_fmul_32ns_32ns_32_3_max_dsp_1 layernorm_fdiv_32ns_32ns_32_9_no_dsp_1 layernorm_sitofp_32s_32_4_no_dsp_1 layernorm_flow_control_loop_pipe_sequential_init layernorm_mul_32ns_27ns_59_1_1 layernorm_mac_muladd_9s_9s_9ns_9_4_1 layernorm_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_AUTO_1R1W layernorm_fifo_w32_d7_S layernorm_fifo_w64_d7_S layernorm_fifo_w256_d16_A layernorm_fifo_w256_d16_A layernorm_fifo_w256_d16_A layernorm_fifo_w32_d2_S layernorm_fifo_w32_d2_S layernorm_fifo_w256_d16_A layernorm_fifo_w256_d16_A layernorm_fifo_w8_d32_S layernorm_fifo_w8_d32_S layernorm_fifo_w32_d2_S layernorm_fifo_w32_d2_S layernorm_fifo_w32_d32_S layernorm_fifo_w32_d2_S layernorm_fifo_w32_d2_S layernorm_fifo_w256_d16_A layernorm_fifo_w32_d2_S layernorm_fifo_w32_d2_S layernorm_fifo_w256_d16_A layernorm_start_for_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0 layernorm_start_for_p_anonymous_namespace_Mean_ap_int_8_5u_U0 layernorm_start_for_p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0 layernorm_start_for_p_anonymous_namespace_Norm_ap_int_8_float_5u_U0 layernorm_start_for_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0 layernorm_ln_data_m_axi layernorm_ln_paras_m_axi layernorm_ln_addr_s_axi entry_proc p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2 p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3 p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1 p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2 p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3 p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4 p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s p_anonymous_namespace_Mean_ap_int_8_5u_s p_anonymous_namespace_StdDev_ap_int_8_float_5u_s p_hls_fptosi_float_i32 p_anonymous_namespace_Norm_ap_int_8_float_5u_s p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3 p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s layernorm
INFO-FLOW: Generating /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model layernorm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layernorm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAMbkb
INFO-FLOW: To file: write model layernorm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layernorm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layernorm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layernorm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_cud
INFO-FLOW: To file: write model layernorm_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model layernorm_dadd_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model layernorm_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: To file: write model layernorm_uitodp_32ns_64_4_no_dsp_1
INFO-FLOW: To file: write model layernorm_sitodp_32ns_64_4_no_dsp_1
INFO-FLOW: To file: write model layernorm_dsqrt_64ns_64ns_64_21_no_dsp_1
INFO-FLOW: To file: write model layernorm_am_submul_8s_8s_18_4_1
INFO-FLOW: To file: write model layernorm_ama_submuladd_8s_8s_18s_18_4_1
INFO-FLOW: To file: write model layernorm_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model layernorm_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model layernorm_sitofp_32s_32_4_no_dsp_1
INFO-FLOW: To file: write model layernorm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layernorm_mul_32ns_27ns_59_1_1
INFO-FLOW: To file: write model layernorm_mac_muladd_9s_9s_9ns_9_4_1
INFO-FLOW: To file: write model layernorm_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model layernorm_fifo_w32_d7_S
INFO-FLOW: To file: write model layernorm_fifo_w64_d7_S
INFO-FLOW: To file: write model layernorm_fifo_w256_d16_A
INFO-FLOW: To file: write model layernorm_fifo_w256_d16_A
INFO-FLOW: To file: write model layernorm_fifo_w256_d16_A
INFO-FLOW: To file: write model layernorm_fifo_w32_d2_S
INFO-FLOW: To file: write model layernorm_fifo_w32_d2_S
INFO-FLOW: To file: write model layernorm_fifo_w256_d16_A
INFO-FLOW: To file: write model layernorm_fifo_w256_d16_A
INFO-FLOW: To file: write model layernorm_fifo_w8_d32_S
INFO-FLOW: To file: write model layernorm_fifo_w8_d32_S
INFO-FLOW: To file: write model layernorm_fifo_w32_d2_S
INFO-FLOW: To file: write model layernorm_fifo_w32_d2_S
INFO-FLOW: To file: write model layernorm_fifo_w32_d32_S
INFO-FLOW: To file: write model layernorm_fifo_w32_d2_S
INFO-FLOW: To file: write model layernorm_fifo_w32_d2_S
INFO-FLOW: To file: write model layernorm_fifo_w256_d16_A
INFO-FLOW: To file: write model layernorm_fifo_w32_d2_S
INFO-FLOW: To file: write model layernorm_fifo_w32_d2_S
INFO-FLOW: To file: write model layernorm_fifo_w256_d16_A
INFO-FLOW: To file: write model layernorm_start_for_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0
INFO-FLOW: To file: write model layernorm_start_for_p_anonymous_namespace_Mean_ap_int_8_5u_U0
INFO-FLOW: To file: write model layernorm_start_for_p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0
INFO-FLOW: To file: write model layernorm_start_for_p_anonymous_namespace_Norm_ap_int_8_float_5u_U0
INFO-FLOW: To file: write model layernorm_start_for_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0
INFO-FLOW: To file: write model layernorm_ln_data_m_axi
INFO-FLOW: To file: write model layernorm_ln_paras_m_axi
INFO-FLOW: To file: write model layernorm_ln_addr_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2
INFO-FLOW: To file: write model p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3
INFO-FLOW: To file: write model p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s
INFO-FLOW: To file: write model p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1
INFO-FLOW: To file: write model p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2
INFO-FLOW: To file: write model p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3
INFO-FLOW: To file: write model p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4
INFO-FLOW: To file: write model p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s
INFO-FLOW: To file: write model p_anonymous_namespace_Mean_ap_int_8_5u_s
INFO-FLOW: To file: write model p_anonymous_namespace_StdDev_ap_int_8_float_5u_s
INFO-FLOW: To file: write model p_hls_fptosi_float_i32
INFO-FLOW: To file: write model p_anonymous_namespace_Norm_ap_int_8_float_5u_s
INFO-FLOW: To file: write model p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3
INFO-FLOW: To file: write model p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s
INFO-FLOW: To file: write model p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s
INFO-FLOW: To file: write model layernorm
INFO-FLOW: Generating /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/vhdl' dstVlogDir='/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/vlog' tclDir='/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db' modelList='layernorm_flow_control_loop_pipe_sequential_init
layernorm_flow_control_loop_pipe_sequential_init
layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAMbkb
layernorm_flow_control_loop_pipe_sequential_init
layernorm_flow_control_loop_pipe_sequential_init
layernorm_flow_control_loop_pipe_sequential_init
layernorm_flow_control_loop_pipe_sequential_init
layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_cud
layernorm_fptrunc_64ns_32_2_no_dsp_1
layernorm_dadd_64ns_64ns_64_5_full_dsp_1
layernorm_ddiv_64ns_64ns_64_22_no_dsp_1
layernorm_uitodp_32ns_64_4_no_dsp_1
layernorm_sitodp_32ns_64_4_no_dsp_1
layernorm_dsqrt_64ns_64ns_64_21_no_dsp_1
layernorm_am_submul_8s_8s_18_4_1
layernorm_ama_submuladd_8s_8s_18s_18_4_1
layernorm_fmul_32ns_32ns_32_3_max_dsp_1
layernorm_fdiv_32ns_32ns_32_9_no_dsp_1
layernorm_sitofp_32s_32_4_no_dsp_1
layernorm_flow_control_loop_pipe_sequential_init
layernorm_mul_32ns_27ns_59_1_1
layernorm_mac_muladd_9s_9s_9ns_9_4_1
layernorm_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_AUTO_1R1W
layernorm_fifo_w32_d7_S
layernorm_fifo_w64_d7_S
layernorm_fifo_w256_d16_A
layernorm_fifo_w256_d16_A
layernorm_fifo_w256_d16_A
layernorm_fifo_w32_d2_S
layernorm_fifo_w32_d2_S
layernorm_fifo_w256_d16_A
layernorm_fifo_w256_d16_A
layernorm_fifo_w8_d32_S
layernorm_fifo_w8_d32_S
layernorm_fifo_w32_d2_S
layernorm_fifo_w32_d2_S
layernorm_fifo_w32_d32_S
layernorm_fifo_w32_d2_S
layernorm_fifo_w32_d2_S
layernorm_fifo_w256_d16_A
layernorm_fifo_w32_d2_S
layernorm_fifo_w32_d2_S
layernorm_fifo_w256_d16_A
layernorm_start_for_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0
layernorm_start_for_p_anonymous_namespace_Mean_ap_int_8_5u_U0
layernorm_start_for_p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0
layernorm_start_for_p_anonymous_namespace_Norm_ap_int_8_float_5u_U0
layernorm_start_for_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0
layernorm_ln_data_m_axi
layernorm_ln_paras_m_axi
layernorm_ln_addr_s_axi
entry_proc
p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2
p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3
p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s
p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1
p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2
p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3
p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4
p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s
p_anonymous_namespace_Mean_ap_int_8_5u_s
p_anonymous_namespace_StdDev_ap_int_8_float_5u_s
p_hls_fptosi_float_i32
p_anonymous_namespace_Norm_ap_int_8_float_5u_s
p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3
p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s
p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s
layernorm
' expOnly='0'
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2.compgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3.compgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s.compgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1.compgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2.compgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3.compgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4.compgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s.compgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Mean_ap_int_8_5u_s.compgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_StdDev_ap_int_8_float_5u_s.compgen.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Norm_ap_int_8_float_5u_s.compgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3.compgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s.compgen.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s.compgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.compgen.tcl 
Execute           source ./ln_addr.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.77 seconds; current allocated memory: 1.145 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='layernorm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='layernorm_flow_control_loop_pipe_sequential_init
layernorm_flow_control_loop_pipe_sequential_init
layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAMbkb
layernorm_flow_control_loop_pipe_sequential_init
layernorm_flow_control_loop_pipe_sequential_init
layernorm_flow_control_loop_pipe_sequential_init
layernorm_flow_control_loop_pipe_sequential_init
layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_cud
layernorm_fptrunc_64ns_32_2_no_dsp_1
layernorm_dadd_64ns_64ns_64_5_full_dsp_1
layernorm_ddiv_64ns_64ns_64_22_no_dsp_1
layernorm_uitodp_32ns_64_4_no_dsp_1
layernorm_sitodp_32ns_64_4_no_dsp_1
layernorm_dsqrt_64ns_64ns_64_21_no_dsp_1
layernorm_am_submul_8s_8s_18_4_1
layernorm_ama_submuladd_8s_8s_18s_18_4_1
layernorm_fmul_32ns_32ns_32_3_max_dsp_1
layernorm_fdiv_32ns_32ns_32_9_no_dsp_1
layernorm_sitofp_32s_32_4_no_dsp_1
layernorm_flow_control_loop_pipe_sequential_init
layernorm_mul_32ns_27ns_59_1_1
layernorm_mac_muladd_9s_9s_9ns_9_4_1
layernorm_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_AUTO_1R1W
layernorm_fifo_w32_d7_S
layernorm_fifo_w64_d7_S
layernorm_fifo_w256_d16_A
layernorm_fifo_w256_d16_A
layernorm_fifo_w256_d16_A
layernorm_fifo_w32_d2_S
layernorm_fifo_w32_d2_S
layernorm_fifo_w256_d16_A
layernorm_fifo_w256_d16_A
layernorm_fifo_w8_d32_S
layernorm_fifo_w8_d32_S
layernorm_fifo_w32_d2_S
layernorm_fifo_w32_d2_S
layernorm_fifo_w32_d32_S
layernorm_fifo_w32_d2_S
layernorm_fifo_w32_d2_S
layernorm_fifo_w256_d16_A
layernorm_fifo_w32_d2_S
layernorm_fifo_w32_d2_S
layernorm_fifo_w256_d16_A
layernorm_start_for_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0
layernorm_start_for_p_anonymous_namespace_Mean_ap_int_8_5u_U0
layernorm_start_for_p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0
layernorm_start_for_p_anonymous_namespace_Norm_ap_int_8_float_5u_U0
layernorm_start_for_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0
layernorm_ln_data_m_axi
layernorm_ln_paras_m_axi
layernorm_ln_addr_s_axi
entry_proc
p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2
p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3
p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s
p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1
p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2
p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3
p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4
p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s
p_anonymous_namespace_Mean_ap_int_8_5u_s
p_anonymous_namespace_StdDev_ap_int_8_float_5u_s
p_hls_fptosi_float_i32
p_anonymous_namespace_Norm_ap_int_8_float_5u_s
p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3
p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s
p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s
layernorm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/top-io-be.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.tbgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.compgen.dataonly.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.compgen.dataonly.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.compgen.dataonly.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2.tbgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3.tbgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s.tbgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1.tbgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2.tbgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3.tbgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4.tbgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s.tbgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Mean_ap_int_8_5u_s.tbgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_StdDev_ap_int_8_float_5u_s.tbgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_hls_fptosi_float_i32.tbgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Norm_ap_int_8_float_5u_s.tbgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3.tbgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s.tbgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s.tbgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.tbgen.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.constraint.tcl 
Execute         sc_get_clocks layernorm 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/misc/layernorm_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/misc/layernorm_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/misc/layernorm_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/misc/layernorm_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/misc/layernorm_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/misc/layernorm_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/misc/layernorm_sitodp_32ns_64_4_no_dsp_1_ip.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/misc/layernorm_sitofp_32s_32_4_no_dsp_1_ip.tcl 
Execute         source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/misc/layernorm_uitodp_32ns_64_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME ln_addr_s_axi_U SOURCE {} VARIABLE {} MODULE layernorm LOOP {} BUNDLEDNAME ln_addr DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME ln_data_m_axi_U SOURCE {} VARIABLE {} MODULE layernorm LOOP {} BUNDLEDNAME ln_data DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME ln_paras_m_axi_U SOURCE {} VARIABLE {} MODULE layernorm LOOP {} BUNDLEDNAME ln_paras DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST layernorm MODULE2INSTS {layernorm layernorm entry_proc entry_proc_U0 p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_U0 p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3 grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162 p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2 grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174 p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_U0 p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1 grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1_fu_210 p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2 grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2_fu_219 p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3 grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3_fu_232 p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4 grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4_fu_241 p_anonymous_namespace_Mean_ap_int_8_5u_s p_anonymous_namespace_Mean_ap_int_8_5u_U0 p_anonymous_namespace_StdDev_ap_int_8_float_5u_s p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0 p_anonymous_namespace_Norm_ap_int_8_float_5u_s p_anonymous_namespace_Norm_ap_int_8_float_5u_U0 p_hls_fptosi_float_i32 {i_op_assign_1_p_hls_fptosi_float_i32_fu_305 i_op_assign_3_p_hls_fptosi_float_i32_fu_310 i_op_assign_5_p_hls_fptosi_float_i32_fu_315 i_op_assign_7_p_hls_fptosi_float_i32_fu_320 i_op_assign_9_p_hls_fptosi_float_i32_fu_325 i_op_assign_10_p_hls_fptosi_float_i32_fu_330 i_op_assign_12_p_hls_fptosi_float_i32_fu_335 i_op_assign_14_p_hls_fptosi_float_i32_fu_340 i_op_assign_16_p_hls_fptosi_float_i32_fu_345 i_op_assign_18_p_hls_fptosi_float_i32_fu_350 i_op_assign_20_p_hls_fptosi_float_i32_fu_355 i_op_assign_22_p_hls_fptosi_float_i32_fu_360 i_op_assign_24_p_hls_fptosi_float_i32_fu_365 i_op_assign_26_p_hls_fptosi_float_i32_fu_370 i_op_assign_28_p_hls_fptosi_float_i32_fu_375 i_op_assign_30_p_hls_fptosi_float_i32_fu_380 i_op_assign_32_p_hls_fptosi_float_i32_fu_385 i_op_assign_34_p_hls_fptosi_float_i32_fu_390 i_op_assign_36_p_hls_fptosi_float_i32_fu_395 i_op_assign_38_p_hls_fptosi_float_i32_fu_400 i_op_assign_40_p_hls_fptosi_float_i32_fu_405 i_op_assign_42_p_hls_fptosi_float_i32_fu_410 i_op_assign_44_p_hls_fptosi_float_i32_fu_415 i_op_assign_46_p_hls_fptosi_float_i32_fu_420 i_op_assign_48_p_hls_fptosi_float_i32_fu_425 i_op_assign_50_p_hls_fptosi_float_i32_fu_430 i_op_assign_52_p_hls_fptosi_float_i32_fu_435 i_op_assign_54_p_hls_fptosi_float_i32_fu_440 i_op_assign_56_p_hls_fptosi_float_i32_fu_445 i_op_assign_58_p_hls_fptosi_float_i32_fu_450 i_op_assign_60_p_hls_fptosi_float_i32_fu_455 i_op_assign_62_p_hls_fptosi_float_i32_fu_460} p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0 p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3 grp_p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3_fu_157 p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0} INST2MODULE {layernorm layernorm entry_proc_U0 entry_proc p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_U0 p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162 p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3 grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174 p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2 p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_U0 p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1_fu_210 p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1 grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2_fu_219 p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2 grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3_fu_232 p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3 grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4_fu_241 p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4 p_anonymous_namespace_Mean_ap_int_8_5u_U0 p_anonymous_namespace_Mean_ap_int_8_5u_s p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0 p_anonymous_namespace_StdDev_ap_int_8_float_5u_s p_anonymous_namespace_Norm_ap_int_8_float_5u_U0 p_anonymous_namespace_Norm_ap_int_8_float_5u_s i_op_assign_1_p_hls_fptosi_float_i32_fu_305 p_hls_fptosi_float_i32 i_op_assign_3_p_hls_fptosi_float_i32_fu_310 p_hls_fptosi_float_i32 i_op_assign_5_p_hls_fptosi_float_i32_fu_315 p_hls_fptosi_float_i32 i_op_assign_7_p_hls_fptosi_float_i32_fu_320 p_hls_fptosi_float_i32 i_op_assign_9_p_hls_fptosi_float_i32_fu_325 p_hls_fptosi_float_i32 i_op_assign_10_p_hls_fptosi_float_i32_fu_330 p_hls_fptosi_float_i32 i_op_assign_12_p_hls_fptosi_float_i32_fu_335 p_hls_fptosi_float_i32 i_op_assign_14_p_hls_fptosi_float_i32_fu_340 p_hls_fptosi_float_i32 i_op_assign_16_p_hls_fptosi_float_i32_fu_345 p_hls_fptosi_float_i32 i_op_assign_18_p_hls_fptosi_float_i32_fu_350 p_hls_fptosi_float_i32 i_op_assign_20_p_hls_fptosi_float_i32_fu_355 p_hls_fptosi_float_i32 i_op_assign_22_p_hls_fptosi_float_i32_fu_360 p_hls_fptosi_float_i32 i_op_assign_24_p_hls_fptosi_float_i32_fu_365 p_hls_fptosi_float_i32 i_op_assign_26_p_hls_fptosi_float_i32_fu_370 p_hls_fptosi_float_i32 i_op_assign_28_p_hls_fptosi_float_i32_fu_375 p_hls_fptosi_float_i32 i_op_assign_30_p_hls_fptosi_float_i32_fu_380 p_hls_fptosi_float_i32 i_op_assign_32_p_hls_fptosi_float_i32_fu_385 p_hls_fptosi_float_i32 i_op_assign_34_p_hls_fptosi_float_i32_fu_390 p_hls_fptosi_float_i32 i_op_assign_36_p_hls_fptosi_float_i32_fu_395 p_hls_fptosi_float_i32 i_op_assign_38_p_hls_fptosi_float_i32_fu_400 p_hls_fptosi_float_i32 i_op_assign_40_p_hls_fptosi_float_i32_fu_405 p_hls_fptosi_float_i32 i_op_assign_42_p_hls_fptosi_float_i32_fu_410 p_hls_fptosi_float_i32 i_op_assign_44_p_hls_fptosi_float_i32_fu_415 p_hls_fptosi_float_i32 i_op_assign_46_p_hls_fptosi_float_i32_fu_420 p_hls_fptosi_float_i32 i_op_assign_48_p_hls_fptosi_float_i32_fu_425 p_hls_fptosi_float_i32 i_op_assign_50_p_hls_fptosi_float_i32_fu_430 p_hls_fptosi_float_i32 i_op_assign_52_p_hls_fptosi_float_i32_fu_435 p_hls_fptosi_float_i32 i_op_assign_54_p_hls_fptosi_float_i32_fu_440 p_hls_fptosi_float_i32 i_op_assign_56_p_hls_fptosi_float_i32_fu_445 p_hls_fptosi_float_i32 i_op_assign_58_p_hls_fptosi_float_i32_fu_450 p_hls_fptosi_float_i32 i_op_assign_60_p_hls_fptosi_float_i32_fu_455 p_hls_fptosi_float_i32 i_op_assign_62_p_hls_fptosi_float_i32_fu_460 p_hls_fptosi_float_i32 p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0 p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s grp_p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3_fu_157 p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3 p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0 p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s} INSTDATA {layernorm {DEPTH 1 CHILDREN {entry_proc_U0 p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_U0 p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_U0 p_anonymous_namespace_Mean_ap_int_8_5u_U0 p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0 p_anonymous_namespace_Norm_ap_int_8_float_5u_U0 p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0 p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_U0 {DEPTH 2 CHILDREN {grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162 grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174}} grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162 {DEPTH 3 CHILDREN {}} grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174 {DEPTH 3 CHILDREN {}} p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_U0 {DEPTH 2 CHILDREN {grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1_fu_210 grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2_fu_219 grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3_fu_232 grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4_fu_241}} grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1_fu_210 {DEPTH 3 CHILDREN {}} grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2_fu_219 {DEPTH 3 CHILDREN {}} grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3_fu_232 {DEPTH 3 CHILDREN {}} grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4_fu_241 {DEPTH 3 CHILDREN {}} p_anonymous_namespace_Mean_ap_int_8_5u_U0 {DEPTH 2 CHILDREN {}} p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0 {DEPTH 2 CHILDREN {}} p_anonymous_namespace_Norm_ap_int_8_float_5u_U0 {DEPTH 2 CHILDREN {i_op_assign_1_p_hls_fptosi_float_i32_fu_305 i_op_assign_3_p_hls_fptosi_float_i32_fu_310 i_op_assign_5_p_hls_fptosi_float_i32_fu_315 i_op_assign_7_p_hls_fptosi_float_i32_fu_320 i_op_assign_9_p_hls_fptosi_float_i32_fu_325 i_op_assign_10_p_hls_fptosi_float_i32_fu_330 i_op_assign_12_p_hls_fptosi_float_i32_fu_335 i_op_assign_14_p_hls_fptosi_float_i32_fu_340 i_op_assign_16_p_hls_fptosi_float_i32_fu_345 i_op_assign_18_p_hls_fptosi_float_i32_fu_350 i_op_assign_20_p_hls_fptosi_float_i32_fu_355 i_op_assign_22_p_hls_fptosi_float_i32_fu_360 i_op_assign_24_p_hls_fptosi_float_i32_fu_365 i_op_assign_26_p_hls_fptosi_float_i32_fu_370 i_op_assign_28_p_hls_fptosi_float_i32_fu_375 i_op_assign_30_p_hls_fptosi_float_i32_fu_380 i_op_assign_32_p_hls_fptosi_float_i32_fu_385 i_op_assign_34_p_hls_fptosi_float_i32_fu_390 i_op_assign_36_p_hls_fptosi_float_i32_fu_395 i_op_assign_38_p_hls_fptosi_float_i32_fu_400 i_op_assign_40_p_hls_fptosi_float_i32_fu_405 i_op_assign_42_p_hls_fptosi_float_i32_fu_410 i_op_assign_44_p_hls_fptosi_float_i32_fu_415 i_op_assign_46_p_hls_fptosi_float_i32_fu_420 i_op_assign_48_p_hls_fptosi_float_i32_fu_425 i_op_assign_50_p_hls_fptosi_float_i32_fu_430 i_op_assign_52_p_hls_fptosi_float_i32_fu_435 i_op_assign_54_p_hls_fptosi_float_i32_fu_440 i_op_assign_56_p_hls_fptosi_float_i32_fu_445 i_op_assign_58_p_hls_fptosi_float_i32_fu_450 i_op_assign_60_p_hls_fptosi_float_i32_fu_455 i_op_assign_62_p_hls_fptosi_float_i32_fu_460}} i_op_assign_1_p_hls_fptosi_float_i32_fu_305 {DEPTH 3 CHILDREN {}} i_op_assign_3_p_hls_fptosi_float_i32_fu_310 {DEPTH 3 CHILDREN {}} i_op_assign_5_p_hls_fptosi_float_i32_fu_315 {DEPTH 3 CHILDREN {}} i_op_assign_7_p_hls_fptosi_float_i32_fu_320 {DEPTH 3 CHILDREN {}} i_op_assign_9_p_hls_fptosi_float_i32_fu_325 {DEPTH 3 CHILDREN {}} i_op_assign_10_p_hls_fptosi_float_i32_fu_330 {DEPTH 3 CHILDREN {}} i_op_assign_12_p_hls_fptosi_float_i32_fu_335 {DEPTH 3 CHILDREN {}} i_op_assign_14_p_hls_fptosi_float_i32_fu_340 {DEPTH 3 CHILDREN {}} i_op_assign_16_p_hls_fptosi_float_i32_fu_345 {DEPTH 3 CHILDREN {}} i_op_assign_18_p_hls_fptosi_float_i32_fu_350 {DEPTH 3 CHILDREN {}} i_op_assign_20_p_hls_fptosi_float_i32_fu_355 {DEPTH 3 CHILDREN {}} i_op_assign_22_p_hls_fptosi_float_i32_fu_360 {DEPTH 3 CHILDREN {}} i_op_assign_24_p_hls_fptosi_float_i32_fu_365 {DEPTH 3 CHILDREN {}} i_op_assign_26_p_hls_fptosi_float_i32_fu_370 {DEPTH 3 CHILDREN {}} i_op_assign_28_p_hls_fptosi_float_i32_fu_375 {DEPTH 3 CHILDREN {}} i_op_assign_30_p_hls_fptosi_float_i32_fu_380 {DEPTH 3 CHILDREN {}} i_op_assign_32_p_hls_fptosi_float_i32_fu_385 {DEPTH 3 CHILDREN {}} i_op_assign_34_p_hls_fptosi_float_i32_fu_390 {DEPTH 3 CHILDREN {}} i_op_assign_36_p_hls_fptosi_float_i32_fu_395 {DEPTH 3 CHILDREN {}} i_op_assign_38_p_hls_fptosi_float_i32_fu_400 {DEPTH 3 CHILDREN {}} i_op_assign_40_p_hls_fptosi_float_i32_fu_405 {DEPTH 3 CHILDREN {}} i_op_assign_42_p_hls_fptosi_float_i32_fu_410 {DEPTH 3 CHILDREN {}} i_op_assign_44_p_hls_fptosi_float_i32_fu_415 {DEPTH 3 CHILDREN {}} i_op_assign_46_p_hls_fptosi_float_i32_fu_420 {DEPTH 3 CHILDREN {}} i_op_assign_48_p_hls_fptosi_float_i32_fu_425 {DEPTH 3 CHILDREN {}} i_op_assign_50_p_hls_fptosi_float_i32_fu_430 {DEPTH 3 CHILDREN {}} i_op_assign_52_p_hls_fptosi_float_i32_fu_435 {DEPTH 3 CHILDREN {}} i_op_assign_54_p_hls_fptosi_float_i32_fu_440 {DEPTH 3 CHILDREN {}} i_op_assign_56_p_hls_fptosi_float_i32_fu_445 {DEPTH 3 CHILDREN {}} i_op_assign_58_p_hls_fptosi_float_i32_fu_450 {DEPTH 3 CHILDREN {}} i_op_assign_60_p_hls_fptosi_float_i32_fu_455 {DEPTH 3 CHILDREN {}} i_op_assign_62_p_hls_fptosi_float_i32_fu_460 {DEPTH 3 CHILDREN {}} p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0 {DEPTH 2 CHILDREN grp_p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3_fu_157} grp_p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3_fu_157 {DEPTH 3 CHILDREN {}} p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_133_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_35_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_1_fu_153_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38 VARIABLE add_ln38_1 LOOP VITIS_LOOP_35_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_158_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_35_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stream_a_addr_2_fu_236_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:50 VARIABLE stream_a_addr_2 LOOP VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stream_b_addr_2_fu_299_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:60 VARIABLE stream_b_addr_2 LOOP VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME stream_c_addr_2_fu_320_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:70 VARIABLE stream_c_addr_2 LOOP VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME ram_V_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:31 VARIABLE ram_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_4_fu_265_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:33 VARIABLE j_4 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_278_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_1_fu_295_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35 VARIABLE add_ln35_1 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_2_fu_310_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35 VARIABLE add_ln35_2 LOOP VITIS_LOOP_33_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 8 URAM 0}} p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_114_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_228_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_172_p2 SOURCE {} VARIABLE tmp LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_248_fu_182_p2 SOURCE {} VARIABLE empty_248 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_233_p2 SOURCE {} VARIABLE tmp1 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_249_fu_237_p2 SOURCE {} VARIABLE empty_249 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_254_fu_198_p2 SOURCE {} VARIABLE empty_254 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_114_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_228_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_fu_172_p2 SOURCE {} VARIABLE tmp2 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_239_fu_182_p2 SOURCE {} VARIABLE empty_239 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3_fu_233_p2 SOURCE {} VARIABLE tmp3 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_240_fu_237_p2 SOURCE {} VARIABLE empty_240 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_245_fu_198_p2 SOURCE {} VARIABLE empty_245 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME gamma_ram_U SOURCE {} VARIABLE gamma_ram LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME beta_ram_U SOURCE {} VARIABLE beta_ram LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_286_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96 VARIABLE add_ln96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln96_fu_322_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96 VARIABLE sub_ln96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_382_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97 VARIABLE add_ln97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_416_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:99 VARIABLE i LOOP VITIS_LOOP_99_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_433_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102 VARIABLE add_ln102 LOOP VITIS_LOOP_102_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 16 URAM 0}} p_anonymous_namespace_Mean_ap_int_8_5u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_311_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:124 VARIABLE k LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_fu_759_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_1_fu_769_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_1 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_2_fu_779_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_2 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_3_fu_789_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_3 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_4_fu_799_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_4 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_5_fu_809_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_5 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_6_fu_819_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_6 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_7_fu_829_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_7 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_8_fu_839_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_8 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_9_fu_849_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_9 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_10_fu_859_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_10 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_11_fu_869_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_11 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_12_fu_879_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_12 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_13_fu_889_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_13 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_14_fu_899_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_14 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_15_fu_909_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_15 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_16_fu_919_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_16 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_17_fu_929_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_17 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_18_fu_939_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_18 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_19_fu_949_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_19 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_20_fu_959_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_20 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_21_fu_969_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_21 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_22_fu_979_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_22 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_23_fu_989_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_23 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_24_fu_999_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_24 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_25_fu_1009_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_25 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_26_fu_1019_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_26 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_27_fu_1029_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_27 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_28_fu_1039_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_28 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_29_fu_1049_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_29 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_30_fu_1059_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE add_ln134_30 LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_fu_1069_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134 VARIABLE sum LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_1075_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:128 VARIABLE j LOOP Sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_anonymous_namespace_StdDev_ap_int_8_float_5u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_340_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:160 VARIABLE k LOOP VITIS_LOOP_160_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U73 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U73 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U89 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_1 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U89 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_1 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U74 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_2 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U74 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_2 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U90 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_3 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U90 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_3 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U75 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_4 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U75 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_4 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U91 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_5 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U91 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_5 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U76 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_6 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U76 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_6 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U92 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_7 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U92 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_7 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U77 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_8 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U77 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_8 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U93 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_9 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U93 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_9 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U78 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_10 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U78 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_10 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U94 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_11 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U94 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_11 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U79 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_12 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U79 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_12 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U95 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_13 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U95 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_13 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U80 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_14 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U80 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_14 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U96 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_15 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U96 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_15 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U81 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_16 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U81 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_16 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U97 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_17 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U97 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_17 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U82 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_18 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U82 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_18 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U98 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_19 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U98 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_19 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U83 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_20 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U83 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_20 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U99 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_21 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U99 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_21 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U84 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_22 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U84 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_22 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U100 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_23 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U100 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_23 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U85 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_24 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U85 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_24 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U101 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_25 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U101 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_25 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U86 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_26 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U86 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_26 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U102 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_27 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U102 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_27 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U87 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_28 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U87 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_28 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U103 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_29 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U103 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_29 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U88 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_30 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_8s_8s_18_4_1_U88 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_30 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U104 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_31 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U104 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE mul_ln173_31 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U89 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U90 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_1 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_2_fu_792_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_2 LOOP StdDev BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U91 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_3 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U92 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_4 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_5_fu_808_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_5 LOOP StdDev BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_6_fu_818_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_6 LOOP StdDev BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U93 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_7 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U94 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_8 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_9_fu_834_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_9 LOOP StdDev BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U95 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_10 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U96 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_11 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_12_fu_850_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_12 LOOP StdDev BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_13_fu_860_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_13 LOOP StdDev BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_14_fu_870_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_14 LOOP StdDev BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U97 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_15 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U98 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_16 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_17_fu_886_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_17 LOOP StdDev BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U99 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_18 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U100 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_19 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_20_fu_902_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_20 LOOP StdDev BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_21_fu_912_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_21 LOOP StdDev BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U101 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_22 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U102 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_23 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_24_fu_928_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_24 LOOP StdDev BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U103 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_25 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_8s_8s_18s_18_4_1_U104 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_26 LOOP StdDev BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_27_fu_944_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_27 LOOP StdDev BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_28_fu_954_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_28 LOOP StdDev BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_29_fu_964_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_29 LOOP StdDev BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_30_fu_974_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE add_ln173_30 LOOP StdDev BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME diff_sum_fu_984_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173 VARIABLE diff_sum LOOP StdDev BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_727_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:165 VARIABLE j LOOP StdDev BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U69 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:176 VARIABLE div LOOP VITIS_LOOP_160_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U68 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:176 VARIABLE temp LOOP VITIS_LOOP_160_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 20 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_21_no_dsp_1_U72 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8 VARIABLE tmp LOOP VITIS_LOOP_160_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}}} AREA {DSP 35 BRAM 0 URAM 0}} p_hls_fptosi_float_i32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_88_p2 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_102_p2 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_170_p2 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} p_anonymous_namespace_Norm_ap_int_8_float_5u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_944_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:208 VARIABLE k LOOP VITIS_LOOP_208_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_fu_1909_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U153 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U121 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_2489_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_fu_2519_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_32_fu_1923_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_32 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U154 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_2 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U122 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_1 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_1_fu_2553_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_1 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_2_fu_2583_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_2 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_33_fu_1937_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_33 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U155 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_4 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U123 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_2 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_2_fu_2617_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_2 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_4_fu_2647_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_4 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_34_fu_1951_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_34 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U156 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_6 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U124 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_3 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_3_fu_2681_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_3 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_6_fu_2711_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_6 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_35_fu_1965_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_35 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U157 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_8 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U125 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_4 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_4_fu_2745_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_4 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_8_fu_2775_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_8 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_36_fu_1979_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_36 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U158 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_s LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U126 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_5 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_5_fu_2809_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_5 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_10_fu_2839_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_10 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_37_fu_1993_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_37 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U159 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_11 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U127 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_6 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_6_fu_2873_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_6 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_12_fu_2903_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_12 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_38_fu_2007_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_38 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U160 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_13 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U128 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_7 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_7_fu_2937_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_7 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_14_fu_2967_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_14 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_39_fu_2021_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_39 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U161 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_15 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U129 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_8 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_8_fu_3001_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_8 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_16_fu_3031_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_16 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_40_fu_2035_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_40 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U162 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_17 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U130 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_9 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_9_fu_3065_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_9 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_18_fu_3095_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_18 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_41_fu_2049_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_41 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U163 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_19 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U131 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_s LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_10_fu_3129_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_10 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_20_fu_3159_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_20 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_42_fu_2063_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_42 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U164 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_21 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U132 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_10 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_11_fu_3193_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_11 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_22_fu_3223_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_22 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_43_fu_2077_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_43 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U165 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_23 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U133 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_11 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_12_fu_3257_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_12 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_24_fu_3287_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_24 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_44_fu_2091_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_44 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U166 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_25 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U134 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_12 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_13_fu_3321_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_13 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_26_fu_3351_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_26 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_45_fu_2105_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_45 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U167 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_27 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U135 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_13 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_14_fu_3385_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_14 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_28_fu_3415_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_28 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_46_fu_2119_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_46 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U168 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_29 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U136 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_14 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_15_fu_3449_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_15 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_30_fu_3479_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_30 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_47_fu_2133_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_47 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U169 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_31 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U137 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_15 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_16_fu_3513_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_16 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_32_fu_3543_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_32 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_48_fu_2147_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_48 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U170 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_33 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U138 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_16 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_17_fu_3577_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_17 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_34_fu_3607_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_34 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_49_fu_2161_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_49 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U171 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_35 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U139 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_17 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_18_fu_3641_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_18 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_36_fu_3671_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_36 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_50_fu_2175_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_50 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U172 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_37 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U140 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_18 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_19_fu_3705_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_19 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_38_fu_3735_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_38 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_51_fu_2189_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_51 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U173 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_39 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U141 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_19 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_20_fu_3769_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_20 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_40_fu_3799_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_40 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_52_fu_2203_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_52 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U174 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_41 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U142 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_20 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_21_fu_3833_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_21 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_42_fu_3863_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_42 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_53_fu_2217_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_53 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U175 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_43 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U143 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_21 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_22_fu_3897_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_22 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_44_fu_3927_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_44 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_54_fu_2231_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_54 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U176 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_45 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U144 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_22 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_23_fu_3961_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_23 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_46_fu_3991_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_46 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_55_fu_2245_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_55 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U177 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_47 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U145 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_23 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_24_fu_4025_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_24 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_48_fu_4055_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_48 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_56_fu_2259_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_56 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U178 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_49 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U146 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_24 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_25_fu_4089_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_25 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_50_fu_4119_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_50 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_57_fu_2273_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_57 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U179 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_51 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U147 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_25 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_26_fu_4153_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_26 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_52_fu_4183_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_52 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_58_fu_2287_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_58 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U180 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_53 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U148 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_26 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_27_fu_4217_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_27 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_54_fu_4247_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_54 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_59_fu_2301_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_59 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U181 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_55 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U149 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_27 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_28_fu_4281_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_28 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_56_fu_4311_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_56 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_60_fu_2315_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_60 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U182 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_57 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U150 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_28 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_29_fu_4345_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_29 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_58_fu_4375_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_58 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_61_fu_2329_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_61 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U183 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_59 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U151 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_29 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_30_fu_4409_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_30 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_60_fu_4439_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_60 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_62_fu_2343_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_62 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U184 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228 VARIABLE i_op_assign_61 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U152 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570 VARIABLE mul_i_30 LOOP norm BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_31_fu_4473_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231 VARIABLE add_ln231_31 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME norm_val_m_Val_V_62_fu_4503_p2 SOURCE /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE norm_val_m_Val_V_62 LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_1892_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:213 VARIABLE j LOOP norm BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 96 BRAM 0 URAM 0}} p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln275_fu_77_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:275 VARIABLE add_ln275 LOOP VITIS_LOOP_275_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ram_V_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:262 VARIABLE ram_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_27ns_59_1_1_U264 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:262 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9s_9ns_9_4_1_U265 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271 VARIABLE mul_ln271 LOOP VITIS_LOOP_265_1_VITIS_LOOP_267_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9s_9ns_9_4_1_U265 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271 VARIABLE add_ln271 LOOP VITIS_LOOP_265_1_VITIS_LOOP_267_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_219_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:267 VARIABLE i LOOP VITIS_LOOP_265_1_VITIS_LOOP_267_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_fu_225_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265 VARIABLE add_ln265 LOOP VITIS_LOOP_265_1_VITIS_LOOP_267_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_253_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265 VARIABLE j LOOP VITIS_LOOP_265_1_VITIS_LOOP_267_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 8 URAM 0}} p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln293_fu_232_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:293 VARIABLE add_ln293 LOOP VITIS_LOOP_293_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_198_p2 SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:293 VARIABLE j LOOP VITIS_LOOP_293_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} layernorm {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME outputs_c_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52 VARIABLE outputs_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_log_c22_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52 VARIABLE cols_log_c22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_log_c21_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52 VARIABLE cols_log_c21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_log_c20_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52 VARIABLE cols_log_c20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_log_c_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52 VARIABLE cols_log_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c19_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52 VARIABLE rows_c19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c18_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52 VARIABLE rows_c18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c17_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52 VARIABLE rows_c17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52 VARIABLE rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_data_addr_c_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52 VARIABLE output_data_addr_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_copy_a_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:32 VARIABLE data_copy_a LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_copy_b_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:34 VARIABLE data_copy_b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_copy_c_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:36 VARIABLE data_copy_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME gamma_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:38 VARIABLE gamma LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME beta_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:40 VARIABLE beta LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mean_a_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:42 VARIABLE mean_a LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mean_b_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:44 VARIABLE mean_b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME stddev_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:46 VARIABLE stddev LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME norm_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:48 VARIABLE norm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME store_temp_U SOURCE /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:50 VARIABLE store_temp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 15 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 134 BRAM 137 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.161 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for layernorm.
INFO: [VLOG 209-307] Generating Verilog RTL for layernorm.
Execute         syn_report -model layernorm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 13.83 sec.
Command     csynth_design done; 33.57 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 32.34 seconds. CPU system time: 1.23 seconds. Elapsed time: 33.57 seconds; current allocated memory: 435.207 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=layernorm xml_exists=0
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to layernorm
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=68 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='layernorm_flow_control_loop_pipe_sequential_init
layernorm_flow_control_loop_pipe_sequential_init
layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAMbkb
layernorm_flow_control_loop_pipe_sequential_init
layernorm_flow_control_loop_pipe_sequential_init
layernorm_flow_control_loop_pipe_sequential_init
layernorm_flow_control_loop_pipe_sequential_init
layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_cud
layernorm_fptrunc_64ns_32_2_no_dsp_1
layernorm_dadd_64ns_64ns_64_5_full_dsp_1
layernorm_ddiv_64ns_64ns_64_22_no_dsp_1
layernorm_uitodp_32ns_64_4_no_dsp_1
layernorm_sitodp_32ns_64_4_no_dsp_1
layernorm_dsqrt_64ns_64ns_64_21_no_dsp_1
layernorm_am_submul_8s_8s_18_4_1
layernorm_ama_submuladd_8s_8s_18s_18_4_1
layernorm_fmul_32ns_32ns_32_3_max_dsp_1
layernorm_fdiv_32ns_32ns_32_9_no_dsp_1
layernorm_sitofp_32s_32_4_no_dsp_1
layernorm_flow_control_loop_pipe_sequential_init
layernorm_mul_32ns_27ns_59_1_1
layernorm_mac_muladd_9s_9s_9ns_9_4_1
layernorm_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_AUTO_1R1W
layernorm_fifo_w32_d7_S
layernorm_fifo_w64_d7_S
layernorm_fifo_w256_d16_A
layernorm_fifo_w256_d16_A
layernorm_fifo_w256_d16_A
layernorm_fifo_w32_d2_S
layernorm_fifo_w32_d2_S
layernorm_fifo_w256_d16_A
layernorm_fifo_w256_d16_A
layernorm_fifo_w8_d32_S
layernorm_fifo_w8_d32_S
layernorm_fifo_w32_d2_S
layernorm_fifo_w32_d2_S
layernorm_fifo_w32_d32_S
layernorm_fifo_w32_d2_S
layernorm_fifo_w32_d2_S
layernorm_fifo_w256_d16_A
layernorm_fifo_w32_d2_S
layernorm_fifo_w32_d2_S
layernorm_fifo_w256_d16_A
layernorm_start_for_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0
layernorm_start_for_p_anonymous_namespace_Mean_ap_int_8_5u_U0
layernorm_start_for_p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0
layernorm_start_for_p_anonymous_namespace_Norm_ap_int_8_float_5u_U0
layernorm_start_for_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0
layernorm_ln_data_m_axi
layernorm_ln_paras_m_axi
layernorm_ln_addr_s_axi
entry_proc
p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2
p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3
p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s
p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1
p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2
p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3
p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4
p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s
p_anonymous_namespace_Mean_ap_int_8_5u_s
p_anonymous_namespace_StdDev_ap_int_8_float_5u_s
p_hls_fptosi_float_i32
p_anonymous_namespace_Norm_ap_int_8_float_5u_s
p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3
p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s
p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s
layernorm
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/top-io-be.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.compgen.dataonly.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.compgen.dataonly.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.compgen.dataonly.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Mean_ap_int_8_5u_s.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_StdDev_ap_int_8_float_5u_s.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_hls_fptosi_float_i32.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Norm_ap_int_8_float_5u_s.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.constraint.tcl 
Execute       sc_get_clocks layernorm 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/misc/layernorm_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/misc/layernorm_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/misc/layernorm_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/misc/layernorm_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/misc/layernorm_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/misc/layernorm_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/misc/layernorm_sitodp_32ns_64_4_no_dsp_1_ip.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/misc/layernorm_sitofp_32s_32_4_no_dsp_1_ip.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/misc/layernorm_uitodp_32ns_64_4_no_dsp_1_ip.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to layernorm
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.compgen.dataonly.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.compgen.dataonly.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=layernorm
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.rtl_wrap.cfg.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.tbgen.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.tbgen.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.constraint.tcl 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/layernorm.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s Layer_Norm.prj/sol/impl/export.zip 
INFO: [HLS 200-802] Generated output file Layer_Norm.prj/sol/impl/export.zip
Command     export_design done; 22.54 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12.49 seconds. CPU system time: 0.71 seconds. Elapsed time: 22.54 seconds; current allocated memory: 6.668 MB.
Execute     close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute       close_solution 
Execute         cleanup_all 
Execute         cleanup_all 
