{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458568690072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458568690075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 16:58:09 2016 " "Processing started: Mon Mar 21 16:58:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458568690075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458568690075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DHT22_SWITCH -c DHT22_SWITCH " "Command: quartus_map --read_settings_files=on --write_settings_files=off DHT22_SWITCH -c DHT22_SWITCH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458568690075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1458568690316 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DHT22.v(35) " "Verilog HDL information at DHT22.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "DHT22.v" "" { Text "C:/DISK/develop 2016/Quartus/18.03.2016_DHT22_SWITCH/DHT22.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1458568700181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht22.v 1 1 " "Found 1 design units, including 1 entities, in source file dht22.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT22 " "Found entity 1: DHT22" {  } { { "DHT22.v" "" { Text "C:/DISK/develop 2016/Quartus/18.03.2016_DHT22_SWITCH/DHT22.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458568700182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458568700182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divclk.v 1 1 " "Found 1 design units, including 1 entities, in source file divclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divClk " "Found entity 1: divClk" {  } { { "divClk.v" "" { Text "C:/DISK/develop 2016/Quartus/18.03.2016_DHT22_SWITCH/divClk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458568700183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458568700183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdht22.v 1 1 " "Found 1 design units, including 1 entities, in source file muxdht22.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxDHT22 " "Found entity 1: muxDHT22" {  } { { "muxDHT22.v" "" { Text "C:/DISK/develop 2016/Quartus/18.03.2016_DHT22_SWITCH/muxDHT22.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458568700184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458568700184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht22_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file dht22_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT22_MUX " "Found entity 1: DHT22_MUX" {  } { { "DHT22_MUX.v" "" { Text "C:/DISK/develop 2016/Quartus/18.03.2016_DHT22_SWITCH/DHT22_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458568700185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458568700185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht22_switch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dht22_switch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DHT22_SWITCH " "Found entity 1: DHT22_SWITCH" {  } { { "DHT22_SWITCH.bdf" "" { Schematic "C:/DISK/develop 2016/Quartus/18.03.2016_DHT22_SWITCH/DHT22_SWITCH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458568700186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458568700186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DHT22_SWITCH " "Elaborating entity \"DHT22_SWITCH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1458568700209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divClk divClk:inst " "Elaborating entity \"divClk\" for hierarchy \"divClk:inst\"" {  } { { "DHT22_SWITCH.bdf" "inst" { Schematic "C:/DISK/develop 2016/Quartus/18.03.2016_DHT22_SWITCH/DHT22_SWITCH.bdf" { { 40 312 448 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458568700212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT22 DHT22:inst6 " "Elaborating entity \"DHT22\" for hierarchy \"DHT22:inst6\"" {  } { { "DHT22_SWITCH.bdf" "inst6" { Schematic "C:/DISK/develop 2016/Quartus/18.03.2016_DHT22_SWITCH/DHT22_SWITCH.bdf" { { 168 312 472 280 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458568700213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxDHT22 muxDHT22:inst7 " "Elaborating entity \"muxDHT22\" for hierarchy \"muxDHT22:inst7\"" {  } { { "DHT22_SWITCH.bdf" "inst7" { Schematic "C:/DISK/develop 2016/Quartus/18.03.2016_DHT22_SWITCH/DHT22_SWITCH.bdf" { { 120 736 912 264 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458568700215 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1458568700639 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1458568700647 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1458568700647 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1458568700647 ""} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Implemented 187 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1458568700647 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1458568700647 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/DISK/develop 2016/Quartus/18.03.2016_DHT22_SWITCH/output_files/DHT22_SWITCH.map.smsg " "Generated suppressed messages file C:/DISK/develop 2016/Quartus/18.03.2016_DHT22_SWITCH/output_files/DHT22_SWITCH.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458568700672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "742 " "Peak virtual memory: 742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458568700682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 16:58:20 2016 " "Processing ended: Mon Mar 21 16:58:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458568700682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458568700682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458568700682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458568700682 ""}
