Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: Framework.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Framework.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Framework"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : Framework
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/yzy/ise/Framework_ALU/MUX4T1_4.vf" into library work
Parsing module <MUX4T1_4>.
Analyzing Verilog file "/home/yzy/ise/Framework_ALU/MUX8T1_8.vf" into library work
Parsing module <MUX4T1_4_MUSER_MUX8T1_8>.
Parsing module <MUX8T1_8>.
Analyzing Verilog file "/home/yzy/ise/Framework_ALU/MC14495_ZJU.vf" into library work
Parsing module <MC14495_ZJU>.
Analyzing Verilog file "/home/yzy/ise/Framework_ALU/cla.vf" into library work
Parsing module <cla>.
Analyzing Verilog file "/home/yzy/ise/Framework_ALU/add.vf" into library work
Parsing module <add>.
Analyzing Verilog file "/home/yzy/ise/Framework_ALU/MUX8T1_32.vf" into library work
Parsing module <MUX4T1_4_MUSER_MUX8T1_32>.
Parsing module <MUX8T1_8_MUSER_MUX8T1_32>.
Parsing module <MUX8T1_32>.
Analyzing Verilog file "/home/yzy/ise/Backup/Hex2Seg.v" into library work
Parsing module <Hex2Seg>.
Analyzing Verilog file "/home/yzy/ise/Framework_ALU/add4b.vf" into library work
Parsing module <CLA_MUSER_add4b>.
Parsing module <add_MUSER_add4b>.
Parsing module <add4b>.
Analyzing Verilog file "/home/yzy/ise/Framework_ALU/Sseg_map.v" into library work
Parsing module <Sseg_map>.
Analyzing Verilog file "/home/yzy/ise/Framework_ALU/P2S_IO.v" into library work
Parsing module <P2S>.
Analyzing Verilog file "/home/yzy/ise/Framework_ALU/LED_P2S_IO.v" into library work
Parsing module <LED_P2S>.
Analyzing Verilog file "/home/yzy/ise/Framework_ALU/MUX2T1_64.vf" into library work
Parsing module <MUX4T1_4_MUSER_MUX2T1_64>.
Parsing module <MUX8T1_8_MUSER_MUX2T1_64>.
Parsing module <MUX8T1_32_MUSER_MUX2T1_64>.
Parsing module <MUX2T1_64>.
Analyzing Verilog file "/home/yzy/ise/Backup/HexTo8SEG.v" into library work
Parsing module <HexTo8SEG>.
Analyzing Verilog file "/home/yzy/ise/Framework_ALU/adc32.vf" into library work
Parsing module <CLA_MUSER_adc32>.
Parsing module <add_MUSER_adc32>.
Parsing module <add4b_MUSER_adc32>.
Parsing module <adc32>.
Analyzing Verilog file "/home/yzy/ise/Framework_ALU/SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "/home/yzy/ise/Framework_ALU/SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "/home/yzy/ise/Framework_ALU/Multi_8CH32.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "/home/yzy/ise/Framework_ALU/GPIO.v" into library work
Parsing module <GPIO>.
Analyzing Verilog file "/home/yzy/ise/Framework_ALU/Display.vf" into library work
Parsing module <MUX2T1_64_MUSER_Display>.
Parsing module <Display>.
Analyzing Verilog file "/home/yzy/ise/Backup/clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "/home/yzy/ise/Backup/ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "/home/yzy/ise/Framework_ALU/Framework.vf" into library work
Parsing module <MUX2T1_64_MUSER_Framework>.
Parsing module <Display_MUSER_Framework>.
Parsing module <Framework>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Framework>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "/home/yzy/ise/Framework_ALU/SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "/home/yzy/ise/Framework_ALU/Framework.vf" Line 182: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <clkdiv>.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "/home/yzy/ise/Framework_ALU/SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.

Elaborating module <Display_MUSER_Framework>.

Elaborating module <P2S>.
WARNING:HDLCompiler:1499 - "/home/yzy/ise/Framework_ALU/P2S_IO.v" Line 21: Empty module <P2S> remains a black box.

Elaborating module <MUX2T1_64_MUSER_Framework>.

Elaborating module <MUX8T1_32>.

Elaborating module <MUX8T1_8_MUSER_MUX8T1_32>.

Elaborating module <MUX4T1_4_MUSER_MUX8T1_32>.

Elaborating module <INV>.

Elaborating module <AND2>.

Elaborating module <OR4>.

Elaborating module <OR2>.

Elaborating module <BUF>.

Elaborating module <GND>.
WARNING:HDLCompiler:552 - "/home/yzy/ise/Framework_ALU/Framework.vf" Line 35: Input port I2[31] is not connected on this instance
WARNING:HDLCompiler:552 - "/home/yzy/ise/Framework_ALU/Framework.vf" Line 45: Input port I2[31] is not connected on this instance

Elaborating module <HexTo8SEG>.

Elaborating module <Hex2Seg>.

Elaborating module <MC14495_ZJU>.

Elaborating module <AND4>.

Elaborating module <AND3>.

Elaborating module <OR3>.

Elaborating module <Sseg_map>.

Elaborating module <Multi_8CH32>.

Elaborating module <MUX8T1_8>.

Elaborating module <MUX4T1_4_MUSER_MUX8T1_8>.

Elaborating module <GPIO>.

Elaborating module <LED_P2S(DATA_BITS=16,DATA_COUNT_BITS=4)>.
WARNING:HDLCompiler:1499 - "/home/yzy/ise/Framework_ALU/LED_P2S_IO.v" Line 21: Empty module <LED_P2S(DATA_BITS=16,DATA_COUNT_BITS=4)> remains a black box.

Elaborating module <VCC>.

Elaborating module <ALU>.

Elaborating module <adc32>.

Elaborating module <add4b_MUSER_adc32>.

Elaborating module <add_MUSER_adc32>.

Elaborating module <XOR2>.

Elaborating module <CLA_MUSER_adc32>.
WARNING:HDLCompiler:1127 - "/home/yzy/ise/Framework_ALU/Framework.vf" Line 249: Assignment to zero ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Framework>.
    Related source file is "/home/yzy/ise/Framework_ALU/Framework.vf".
INFO:Xst:3210 - "/home/yzy/ise/Framework_ALU/Framework.vf" line 172: Output port <pulse_out> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/yzy/ise/Framework_ALU/Framework.vf" line 229: Output port <GPIOf0> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/yzy/ise/Framework_ALU/Framework.vf" line 243: Output port <zero> of the instance <XLXI_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/yzy/ise/Framework_ALU/Framework.vf" line 243: Output port <overflow> of the instance <XLXI_10> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Framework> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "/home/yzy/ise/Backup/clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_3_o_add_0_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <Display_MUSER_Framework>.
    Related source file is "/home/yzy/ise/Framework_ALU/Framework.vf".
    Summary:
	no macro.
Unit <Display_MUSER_Framework> synthesized.

Synthesizing Unit <MUX2T1_64_MUSER_Framework>.
    Related source file is "/home/yzy/ise/Framework_ALU/Framework.vf".
WARNING:Xst:2898 - Port 'I2', unconnected in block instance 'XLXI_1', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'XLXI_1', is tied to GND.
WARNING:Xst:2898 - Port 'I4', unconnected in block instance 'XLXI_1', is tied to GND.
WARNING:Xst:2898 - Port 'I5', unconnected in block instance 'XLXI_1', is tied to GND.
WARNING:Xst:2898 - Port 'I6', unconnected in block instance 'XLXI_1', is tied to GND.
WARNING:Xst:2898 - Port 'I7', unconnected in block instance 'XLXI_1', is tied to GND.
WARNING:Xst:2898 - Port 'I2', unconnected in block instance 'XLXI_2', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'XLXI_2', is tied to GND.
WARNING:Xst:2898 - Port 'I4', unconnected in block instance 'XLXI_2', is tied to GND.
WARNING:Xst:2898 - Port 'I5', unconnected in block instance 'XLXI_2', is tied to GND.
WARNING:Xst:2898 - Port 'I6', unconnected in block instance 'XLXI_2', is tied to GND.
WARNING:Xst:2898 - Port 'I7', unconnected in block instance 'XLXI_2', is tied to GND.
    Summary:
	no macro.
Unit <MUX2T1_64_MUSER_Framework> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "/home/yzy/ise/Framework_ALU/MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <MUX8T1_8_MUSER_MUX8T1_32>.
    Related source file is "/home/yzy/ise/Framework_ALU/MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX8T1_8_MUSER_MUX8T1_32> synthesized.

Synthesizing Unit <MUX4T1_4_MUSER_MUX8T1_32>.
    Related source file is "/home/yzy/ise/Framework_ALU/MUX8T1_32.vf".
    Summary:
	no macro.
Unit <MUX4T1_4_MUSER_MUX8T1_32> synthesized.

Synthesizing Unit <HexTo8SEG>.
    Related source file is "/home/yzy/ise/Backup/HexTo8SEG.v".
    Summary:
	no macro.
Unit <HexTo8SEG> synthesized.

Synthesizing Unit <Hex2Seg>.
    Related source file is "/home/yzy/ise/Backup/Hex2Seg.v".
    Summary:
	no macro.
Unit <Hex2Seg> synthesized.

Synthesizing Unit <MC14495_ZJU>.
    Related source file is "/home/yzy/ise/Framework_ALU/MC14495_ZJU.vf".
    Summary:
	no macro.
Unit <MC14495_ZJU> synthesized.

Synthesizing Unit <Sseg_map>.
    Related source file is "/home/yzy/ise/Framework_ALU/Sseg_map.v".
    Summary:
	no macro.
Unit <Sseg_map> synthesized.

Synthesizing Unit <Multi_8CH32>.
    Related source file is "/home/yzy/ise/Framework_ALU/Multi_8CH32.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <cpu_blink>.
    Found 8-bit register for signal <cpu_point>.
    Found 32-bit register for signal <disp_data>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <Multi_8CH32> synthesized.

Synthesizing Unit <MUX8T1_8>.
    Related source file is "/home/yzy/ise/Framework_ALU/MUX8T1_8.vf".
    Summary:
	no macro.
Unit <MUX8T1_8> synthesized.

Synthesizing Unit <MUX4T1_4_MUSER_MUX8T1_8>.
    Related source file is "/home/yzy/ise/Framework_ALU/MUX8T1_8.vf".
    Summary:
	no macro.
Unit <MUX4T1_4_MUSER_MUX8T1_8> synthesized.

Synthesizing Unit <GPIO>.
    Related source file is "/home/yzy/ise/Framework_ALU/GPIO.v".
    Found 32-bit register for signal <GPIOf0>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <GPIO> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/home/yzy/ise/Backup/ALU.v".
WARNING:Xst:653 - Signal <zero> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit shifter logical right for signal <Srl> created at line 31
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <adc32>.
    Related source file is "/home/yzy/ise/Framework_ALU/adc32.vf".
    Summary:
	no macro.
Unit <adc32> synthesized.

Synthesizing Unit <add4b_MUSER_adc32>.
    Related source file is "/home/yzy/ise/Framework_ALU/adc32.vf".
INFO:Xst:3210 - "/home/yzy/ise/Framework_ALU/adc32.vf" line 188: Output port <co> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/yzy/ise/Framework_ALU/adc32.vf" line 195: Output port <co> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/yzy/ise/Framework_ALU/adc32.vf" line 202: Output port <co> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/yzy/ise/Framework_ALU/adc32.vf" line 209: Output port <co> of the instance <XLXI_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <add4b_MUSER_adc32> synthesized.

Synthesizing Unit <add_MUSER_adc32>.
    Related source file is "/home/yzy/ise/Framework_ALU/adc32.vf".
    Summary:
	no macro.
Unit <add_MUSER_adc32> synthesized.

Synthesizing Unit <CLA_MUSER_adc32>.
    Related source file is "/home/yzy/ise/Framework_ALU/adc32.vf".
    Summary:
	no macro.
Unit <CLA_MUSER_adc32> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 5
 32-bit register                                       : 3
 8-bit register                                        : 2
# Multiplexers                                         : 1
 32-bit 2-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <P2S.ngc>.
Reading core <LED_P2S.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <XLXI_1>.
Loading core <SEnter_2_32> for timing and area information for instance <XLXI_3>.
Loading core <P2S> for timing and area information for instance <XLXI_1>.
Loading core <LED_P2S> for timing and area information for instance <LED_P2S>.
WARNING:Xst:2677 - Node <GPIOf0_16> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <GPIOf0_17> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <GPIOf0_18> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <GPIOf0_19> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <GPIOf0_20> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <GPIOf0_21> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <GPIOf0_22> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <GPIOf0_23> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <GPIOf0_24> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <GPIOf0_25> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <GPIOf0_26> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <GPIOf0_27> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <GPIOf0_28> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <GPIOf0_29> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <GPIOf0_30> of sequential type is unconnected in block <XLXI_6>.
WARNING:Xst:2677 - Node <GPIOf0_31> of sequential type is unconnected in block <XLXI_6>.

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 80
 Flip-Flops                                            : 80
# Multiplexers                                         : 1
 32-bit 2-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <GPIOf0_1> in Unit <GPIO> is equivalent to the following 3 FFs/Latches, which will be removed : <GPIOf0_2> <GPIOf0_3> <GPIOf0_4> 

Optimizing unit <Framework> ...

Optimizing unit <MC14495_ZJU> ...

Optimizing unit <MUX8T1_8_MUSER_MUX8T1_32> ...

Optimizing unit <MUX4T1_4_MUSER_MUX8T1_32> ...

Optimizing unit <Multi_8CH32> ...

Optimizing unit <MUX8T1_8> ...

Optimizing unit <MUX4T1_4_MUSER_MUX8T1_8> ...

Optimizing unit <adc32> ...

Optimizing unit <CLA_MUSER_adc32> ...

Optimizing unit <HexTo8SEG> ...

Optimizing unit <GPIO> ...

Optimizing unit <ALU> ...
WARNING:Xst:1710 - FF/Latch <XLXI_6/GPIOf0_1> (without init value) has a constant value of 0 in block <Framework>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_31> of sequential type is unconnected in block <Framework>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_30> of sequential type is unconnected in block <Framework>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_29> of sequential type is unconnected in block <Framework>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_28> of sequential type is unconnected in block <Framework>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_27> of sequential type is unconnected in block <Framework>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_26> of sequential type is unconnected in block <Framework>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_25> of sequential type is unconnected in block <Framework>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_24> of sequential type is unconnected in block <Framework>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_23> of sequential type is unconnected in block <Framework>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_22> of sequential type is unconnected in block <Framework>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_21> of sequential type is unconnected in block <Framework>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_20> of sequential type is unconnected in block <Framework>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_19> of sequential type is unconnected in block <Framework>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_18> of sequential type is unconnected in block <Framework>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_17> of sequential type is unconnected in block <Framework>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_16> of sequential type is unconnected in block <Framework>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Framework, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 92
 Flip-Flops                                            : 92

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Framework.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4024
#      AND2                        : 1842
#      AND3                        : 126
#      AND4                        : 102
#      BUF                         : 2
#      GND                         : 2
#      INV                         : 229
#      LUT1                        : 97
#      LUT2                        : 193
#      LUT3                        : 104
#      LUT4                        : 73
#      LUT5                        : 82
#      LUT6                        : 254
#      MUXCY                       : 121
#      MUXF7                       : 10
#      OR2                         : 244
#      OR3                         : 34
#      OR4                         : 340
#      VCC                         : 4
#      XOR2                        : 64
#      XORCY                       : 101
# FlipFlops/Latches                : 391
#      FD                          : 205
#      FDC                         : 46
#      FDC_1                       : 12
#      FDCE                        : 4
#      FDE                         : 95
#      FDRE                        : 29
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 38
#      IBUF                        : 21
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             391  out of  202800     0%  
 Number of Slice LUTs:                 1032  out of  101400     1%  
    Number used as Logic:              1032  out of  101400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1198
   Number with an unused Flip Flop:     807  out of   1198    67%  
   Number with an unused LUT:           166  out of   1198    13%  
   Number of fully used LUT-FF pairs:   225  out of   1198    18%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  39  out of    400     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100mhz                         | BUFGP                  | 347   |
XLXI_1/clk1                        | BUFG                   | 41    |
XLXI_3/push(XLXI_3/push1:O)        | NONE(*)(XLXI_3/state_0)| 3     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 19.479ns (Maximum Frequency: 51.337MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 0.658ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 19.479ns (frequency: 51.337MHz)
  Total number of paths / destination ports: 2388275 / 443
-------------------------------------------------------------------------
Delay:               19.479ns (Levels of Logic = 30)
  Source:            XLXI_1/SW_OK_4 (FF)
  Destination:       XLXI_4/XLXI_1/buffer_4 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: XLXI_1/SW_OK_4 to XLXI_4/XLXI_1/buffer_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             78   0.236   0.543  SW_OK_4 (SW_OK<4>)
     end scope: 'XLXI_1:SW_OK<4>'
     LUT2:I0->O            2   0.043   0.618  XLXI_10/Mxor_Bo_1_xo<0>1 (XLXI_10/Bo<1>)
     XOR2:I0->O            8   0.043   0.561  XLXI_10/ADD_32/XLXI_8/XLXI_3/XLXI_1 (XLXI_10/ADD_32/XLXI_8/XLXN_27)
     AND4:I2->O            1   0.134   0.522  XLXI_10/ADD_32/XLXI_8/XLXI_5/XLXI_8 (XLXI_10/ADD_32/XLXI_8/XLXI_5/XLXN_10)
     OR4:I2->O             4   0.134   0.512  XLXI_10/ADD_32/XLXI_8/XLXI_5/XLXI_14 (XLXI_10/ADD_32/XLXN_38)
     AND4:I3->O            1   0.161   0.522  XLXI_10/ADD_32/XLXI_10/XLXI_8 (XLXI_10/ADD_32/XLXI_10/XLXN_10)
     OR4:I2->O             1   0.134   0.603  XLXI_10/ADD_32/XLXI_10/XLXI_14 (XLXI_10/ADD_32/XLXN_43)
     OR2:I1->O             9   0.053   0.648  XLXI_10/ADD_32/XLXI_12 (XLXI_10/ADD_32/C4)
     AND2:I1->O            1   0.053   0.603  XLXI_10/ADD_32/XLXI_9/XLXI_1 (XLXI_10/ADD_32/XLXI_9/XLXN_3)
     OR2:I1->O             5   0.053   0.518  XLXI_10/ADD_32/XLXI_9/XLXI_11 (XLXI_10/ADD_32/XLXN_71)
     AND4:I3->O            1   0.161   0.495  XLXI_10/ADD_32/XLXI_3/XLXI_5/XLXI_4 (XLXI_10/ADD_32/XLXI_3/XLXI_5/XLXN_6)
     OR4:I3->O             2   0.161   0.618  XLXI_10/ADD_32/XLXI_3/XLXI_5/XLXI_13 (XLXI_10/ADD_32/XLXI_3/XLXN_30)
     XOR2:I0->O            2   0.043   0.618  XLXI_10/ADD_32/XLXI_3/XLXI_1/XLXI_3 (XLXI_10/Sum<23>)
     AND2:I0->O            1   0.043   0.603  XLXI_10/MUX1/XLXI_3/XLXI_4/XLXI_22 (XLXI_10/MUX1/XLXI_3/XLXI_4/XLXN_34)
     OR4:I1->O             1   0.053   0.613  XLXI_10/MUX1/XLXI_3/XLXI_4/XLXI_26 (XLXI_10/MUX1/XLXI_3/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_10/MUX1/XLXI_3/XLXI_22 (XLXI_10/MUX1/XLXI_3/XLXN_57)
     OR2:I0->O             6   0.043   0.641  XLXI_10/MUX1/XLXI_3/XLXI_30 (XLXN_79<23>)
     AND2:I0->O            1   0.043   0.613  XLXI_5/MUX1_DispData/XLXI_3/XLXI_4/XLXI_23 (XLXI_5/MUX1_DispData/XLXI_3/XLXI_4/XLXN_35)
     OR4:I0->O             1   0.043   0.613  XLXI_5/MUX1_DispData/XLXI_3/XLXI_4/XLXI_26 (XLXI_5/MUX1_DispData/XLXI_3/o3<3>)
     AND2:I0->O            1   0.043   0.613  XLXI_5/MUX1_DispData/XLXI_3/XLXI_22 (XLXI_5/MUX1_DispData/XLXI_3/XLXN_57)
     OR2:I0->O            11   0.043   0.395  XLXI_5/MUX1_DispData/XLXI_3/XLXI_30 (Disp_num<23>)
     INV:I->O             11   0.317   0.669  XLXI_4/XLXI_3/HTS2/MSEG/XLXI_4 (XLXI_4/XLXI_3/HTS2/MSEG/XLXN_188)
     AND4:I0->O            2   0.043   0.618  XLXI_4/XLXI_3/HTS2/MSEG/XLXI_5 (XLXI_4/XLXI_3/HTS2/MSEG/XLXN_27)
     OR4:I0->O             1   0.043   0.603  XLXI_4/XLXI_3/HTS2/MSEG/XLXI_9 (XLXI_4/XLXI_3/HTS2/MSEG/XLXN_31)
     OR2:I1->O             1   0.053   0.613  XLXI_4/XLXI_3/HTS2/MSEG/XLXI_10 (XLXI_4/XLXN_9<23>)
     AND2:I0->O            1   0.043   0.522  XLXI_4/XLXI_2/XLXI_1/XLXI_3/XLXI_3/XLXI_21 (XLXI_4/XLXI_2/XLXI_1/XLXI_3/XLXI_3/XLXN_33)
     OR4:I2->O             1   0.134   0.613  XLXI_4/XLXI_2/XLXI_1/XLXI_3/XLXI_3/XLXI_26 (XLXI_4/XLXI_2/XLXI_1/XLXI_3/o2<3>)
     AND2:I0->O            1   0.043   0.603  XLXI_4/XLXI_2/XLXI_1/XLXI_3/XLXI_21 (XLXI_4/XLXI_2/XLXI_1/XLXI_3/XLXN_56)
     OR2:I1->O             1   0.053   0.613  XLXI_4/XLXI_2/XLXI_1/XLXI_3/XLXI_30 (XLXI_4/XLXN_8<23>)
     begin scope: 'XLXI_4/XLXI_1:P_Data<23>'
     LUT6:I0->O            1   0.043   0.000  buffer_23_rstpot (buffer_23_rstpot)
     FD:D                     -0.000          buffer_23
    ----------------------------------------
    Total                     19.479ns (2.535ns logic, 16.944ns route)
                                       (13.0% logic, 87.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            XLXI_1/counter_8 (FF)
  Destination:       XLXI_1/Key_x_0 (FF)
  Source Clock:      XLXI_1/clk1 rising
  Destination Clock: XLXI_1/clk1 rising

  Data Path: XLXI_1/counter_8 to XLXI_1/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            XLXI_3/state_0 (FF)
  Destination:       XLXI_3/state_0 (FF)
  Source Clock:      XLXI_3/push rising
  Destination Clock: XLXI_3/push rising

  Data Path: XLXI_3/state_0 to XLXI_3/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.089ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       XLXI_1/SW_OK_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<2> to XLXI_1/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'XLXI_1:SW<2>'
     LUT6:I0->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.089ns (0.563ns logic, 1.525ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            K_COL<3> (PAD)
  Destination:       XLXI_1/Key_x_1 (FF)
  Destination Clock: XLXI_1/clk1 rising

  Data Path: K_COL<3> to XLXI_1/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  K_COL_3_IBUF (K_COL_3_IBUF)
     begin scope: 'XLXI_1:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            XLXI_1/Key_x_4 (FF)
  Destination:       K_ROW<4> (PAD)
  Source Clock:      XLXI_1/clk1 rising

  Data Path: XLXI_1/Key_x_4 to K_ROW<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'XLXI_1:Key_x<4>'
     OBUF:I->O                 0.000          K_ROW_4_OBUF (K_ROW<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.625ns (Levels of Logic = 2)
  Source:            XLXI_4/XLXI_1/s_clk (FF)
  Destination:       SEGCLK (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: XLXI_4/XLXI_1/s_clk to SEGCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.236   0.389  s_clk (s_clk)
     end scope: 'XLXI_4/XLXI_1:s_clk'
     OBUF:I->O                 0.000          SEGCLK_OBUF (SEGCLK)
    ----------------------------------------
    Total                      0.625ns (0.236ns logic, 0.389ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_1/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/clk1    |    2.152|         |         |         |
clk_100mhz     |    1.292|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/clk1    |    0.818|         |         |         |
XLXI_3/push    |    1.069|         |         |         |
clk_100mhz     |    1.336|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/clk1    |    1.100|         |         |         |
XLXI_3/push    |    8.042|         |         |         |
clk_100mhz     |   19.479|    1.289|    6.522|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.46 secs
 
--> 


Total memory usage is 508384 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   56 (   0 filtered)
Number of infos    :   10 (   0 filtered)

