#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Sep 28 09:49:41 2021
# Process ID: 14956
# Current directory: C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21284 C:\Users\jonja\Documents\VHDL\Eget arbeid\Lecture06\Lecture06.xpr
# Log file: C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/vivado.log
# Journal file: C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Users/jonja/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/jonja/AppData/Roaming/Xilinx/Vivado/init.tcl'
start_gui
open_project {C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Skole/Digitale systemer og programmering/VHDL programmering/Lecture06' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Lecture06.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1284.957 ; gain = 37.293
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Mode_M_Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Mode_M_Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Mode_M_Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.srcs/sources_1/new/Mode_M_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mode_M_Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.srcs/sim_1/new/Mode_M_Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mode_M_Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.sim/sim_1/behav/xsim'
"xelab -wto 213ff790a1224f0a9ac596b6e92285cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mode_M_Counter_tb_behav xil_defaultlib.Mode_M_Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 213ff790a1224f0a9ac596b6e92285cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Mode_M_Counter_tb_behav xil_defaultlib.Mode_M_Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Mode_M_Counter [\Mode_M_Counter(m=16)\]
Compiling architecture behavioral of entity xil_defaultlib.mode_m_counter_tb
Built simulation snapshot Mode_M_Counter_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/jonja/Documents/VHDL/Eget -notrace
couldn't read file "C:/Users/jonja/Documents/VHDL/Eget": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 28 10:33:58 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.566 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mode_M_Counter_tb_behav -key {Behavioral:sim_1:Functional:Mode_M_Counter_tb} -tclbatch {Mode_M_Counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Mode_M_Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mode_M_Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1354.438 ; gain = 23.871
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Mod_16_Test_Block_2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1878.941 ; gain = 267.887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mod_16_Test_Block_2' [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.srcs/sources_1/new/Mod_16_Test_Block_2.vhd:41]
	Parameter M bound to: 10000000 - type: integer 
	Parameter N bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'Mode_M_Counter_1e8' declared at 'C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.srcs/sources_1/new/Mode_M_Counter_1e8.vhd:34' bound to instance 'Counter_1e8' of component 'Mode_M_Counter_1e8' [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.srcs/sources_1/new/Mod_16_Test_Block_2.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Mode_M_Counter_1e8' [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.srcs/sources_1/new/Mode_M_Counter_1e8.vhd:44]
	Parameter M bound to: 10000000 - type: integer 
	Parameter N bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mode_M_Counter_1e8' (1#1) [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.srcs/sources_1/new/Mode_M_Counter_1e8.vhd:44]
	Parameter M bound to: 16 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Mode_M_Counter_1e8' declared at 'C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.srcs/sources_1/new/Mode_M_Counter_1e8.vhd:34' bound to instance 'Mode_16_Counter' of component 'Mode_M_Counter_1e8' [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.srcs/sources_1/new/Mod_16_Test_Block_2.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Mode_M_Counter_1e8__parameterized1' [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.srcs/sources_1/new/Mode_M_Counter_1e8.vhd:44]
	Parameter M bound to: 16 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mode_M_Counter_1e8__parameterized1' (1#1) [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.srcs/sources_1/new/Mode_M_Counter_1e8.vhd:44]
INFO: [Synth 8-3491] module 'hex_to_seg' declared at 'C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture04/Lecture04_Part2/Lecture04_Part2.srcs/sources_1/new/hex_to_seg.vhd:34' bound to instance 'HEX_Display' of component 'hex_to_seg' [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.srcs/sources_1/new/Mod_16_Test_Block_2.vhd:83]
INFO: [Synth 8-638] synthesizing module 'hex_to_seg' [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture04/Lecture04_Part2/Lecture04_Part2.srcs/sources_1/new/hex_to_seg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'hex_to_seg' (2#1) [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture04/Lecture04_Part2/Lecture04_Part2.srcs/sources_1/new/hex_to_seg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mod_16_Test_Block_2' (3#1) [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.srcs/sources_1/new/Mod_16_Test_Block_2.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1953.141 ; gain = 342.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1953.141 ; gain = 342.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1953.141 ; gain = 342.086
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1953.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.srcs/constrs_1/new/mod_16_test_block_1_xdc.xdc]
Finished Parsing XDC File [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.srcs/constrs_1/new/mod_16_test_block_1_xdc.xdc]
Parsing XDC File [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.srcs/constrs_1/new/mod_16_test_block_2_xdc.xdc]
Finished Parsing XDC File [C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture06/Lecture06.srcs/constrs_1/new/mod_16_test_block_2_xdc.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2015.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2122.523 ; gain = 511.469
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2122.523 ; gain = 768.086
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'LAPTOP-MJUHLJ79' and cannot be killed from host 'DESKTOP-42IJ6JD'
2. Process appears to be on host 'LAPTOP-MJUHLJ79' and cannot be killed from host 'DESKTOP-42IJ6JD'

reset_run impl_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 28 10:55:04 2021...
