Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Thu Aug 27 12:15:43 2020
| Host             : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7s50csga324-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.135        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.057        |
| Device Static (W)        | 0.078        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 79.4         |
| Junction Temperature (C) | 30.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.103 |       26 |       --- |             --- |
| Slice Logic              |     0.034 |    41277 |       --- |             --- |
|   LUT as Logic           |     0.025 |    14771 |     32600 |           45.31 |
|   LUT as Distributed RAM |     0.004 |      904 |      9600 |            9.42 |
|   Register               |     0.003 |    18621 |     65200 |           28.56 |
|   CARRY4                 |     0.002 |     1717 |      8150 |           21.07 |
|   F7/F8 Muxes            |    <0.001 |      396 |     32600 |            1.21 |
|   LUT as Shift Register  |    <0.001 |       17 |      9600 |            0.18 |
|   Others                 |     0.000 |     1038 |       --- |             --- |
| Signals                  |     0.051 |    32025 |       --- |             --- |
| Block RAM                |     0.082 |       55 |        75 |           73.33 |
| MMCM                     |     0.296 |        3 |         5 |           60.00 |
| PLL                      |     0.115 |        1 |         5 |           20.00 |
| I/O                      |     0.263 |       62 |       210 |           29.52 |
| PHASER                   |     0.110 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.078 |          |           |                 |
| Total                    |     1.135 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.313 |       0.300 |      0.013 |
| Vccaux    |       1.800 |     0.339 |       0.326 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.118 |       0.117 |      0.001 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.007 |      0.002 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                              | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| OSC_12MHZ                                                                                                                                                 | OSC_12MHZ                                                                                                                                                                                                           |            83.3 |
| clk_125MHZ_LCLK_MMCM                                                                                                                                      | lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM                                                                                                                                                                               |             8.0 |
| clk_200MHZ_REFCLK_MMCM                                                                                                                                    | refclk_mmcm_0/inst/clk_200MHZ_REFCLK_MMCM                                                                                                                                                                           |             5.0 |
| clk_pll_i                                                                                                                                                 | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                    |            12.3 |
| clkfbout_LCLK_MMCM                                                                                                                                        | lclk_mmcm_0/inst/clkfbout_LCLK_MMCM                                                                                                                                                                                 |            83.3 |
| clkfbout_REFCLK_MMCM                                                                                                                                      | refclk_mmcm_0/inst/clkfbout_REFCLK_MMCM                                                                                                                                                                             |            83.3 |
| freq_refclk                                                                                                                                               | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                  |             1.5 |
| iserdes_clkdiv                                                                                                                                            | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            12.3 |
| iserdes_clkdiv_1                                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv       |            12.3 |
| mem_refclk                                                                                                                                                | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                   |             3.1 |
| oserdes_clk                                                                                                                                               | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             3.1 |
| oserdes_clk_1                                                                                                                                             | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             3.1 |
| oserdes_clk_2                                                                                                                                             | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             3.1 |
| oserdes_clk_3                                                                                                                                             | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             3.1 |
| oserdes_clkdiv                                                                                                                                            | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |            12.3 |
| oserdes_clkdiv_1                                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            12.3 |
| oserdes_clkdiv_2                                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |             6.2 |
| oserdes_clkdiv_3                                                                                                                                          | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |             6.2 |
| pll_clk3_out                                                                                                                                              | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                 |            12.3 |
| pll_clkfbout                                                                                                                                              | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                 |            10.0 |
| sync_pulse                                                                                                                                                | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                   |            49.2 |
| sys_clk_i                                                                                                                                                 | sys_clk_i                                                                                                                                                                                                           |            10.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             3.1 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/A_rst_primitives_reg |             3.1 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| top                            |     1.057 |
|   DDR3_TRANSFER_0              |     0.612 |
|     MIG_7_SERIES               |     0.609 |
|       u_mig_7series_0_mig      |     0.607 |
|     PG_TRANS_CTRL              |     0.003 |
|   WVB_READER                   |     0.022 |
|     RD_CTRL                    |     0.003 |
|   XDOM_0                       |     0.027 |
|     CRSM_0                     |     0.001 |
|     PG_DPRAM                   |     0.018 |
|       U0                       |     0.018 |
|     RDOUT_DPRAM                |     0.004 |
|       U0                       |     0.004 |
|     UART_DEBUG_0               |     0.003 |
|       UART_PROC_HS_0           |     0.002 |
|   lclk_mmcm_0                  |     0.104 |
|     inst                       |     0.104 |
|   refclk_mmcm_0                |     0.105 |
|     inst                       |     0.105 |
|   rgb_lightshow_0              |     0.002 |
|   waveform_acq_gen[0].WFM_ACQ  |     0.007 |
|     WVB                        |     0.006 |
|       PTB                      |     0.002 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.001 |
|   waveform_acq_gen[10].WFM_ACQ |     0.007 |
|     WVB                        |     0.006 |
|       PTB                      |     0.001 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.001 |
|   waveform_acq_gen[11].WFM_ACQ |     0.007 |
|     WVB                        |     0.006 |
|       PTB                      |     0.002 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.001 |
|   waveform_acq_gen[12].WFM_ACQ |     0.007 |
|     WVB                        |     0.006 |
|       PTB                      |     0.002 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.001 |
|   waveform_acq_gen[13].WFM_ACQ |     0.007 |
|     WVB                        |     0.006 |
|       PTB                      |     0.002 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.001 |
|   waveform_acq_gen[14].WFM_ACQ |     0.007 |
|     WVB                        |     0.006 |
|       PTB                      |     0.002 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.001 |
|   waveform_acq_gen[15].WFM_ACQ |     0.007 |
|     WVB                        |     0.006 |
|       PTB                      |     0.002 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.001 |
|   waveform_acq_gen[16].WFM_ACQ |     0.009 |
|     WVB                        |     0.008 |
|       PTB                      |     0.001 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[17].WFM_ACQ |     0.008 |
|     WVB                        |     0.007 |
|       PTB                      |     0.001 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[18].WFM_ACQ |     0.008 |
|     WVB                        |     0.007 |
|       PTB                      |     0.001 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[19].WFM_ACQ |     0.008 |
|     WVB                        |     0.007 |
|       PTB                      |     0.001 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[1].WFM_ACQ  |     0.007 |
|     WVB                        |     0.006 |
|       PTB                      |     0.002 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.001 |
|   waveform_acq_gen[20].WFM_ACQ |     0.008 |
|     WVB                        |     0.007 |
|       PTB                      |     0.001 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[21].WFM_ACQ |     0.008 |
|     WVB                        |     0.007 |
|       PTB                      |     0.001 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[22].WFM_ACQ |     0.008 |
|     WVB                        |     0.007 |
|       PTB                      |     0.001 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[23].WFM_ACQ |     0.008 |
|     WVB                        |     0.007 |
|       PTB                      |     0.001 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.003 |
|   waveform_acq_gen[2].WFM_ACQ  |     0.007 |
|     WVB                        |     0.006 |
|       PTB                      |     0.001 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.001 |
|   waveform_acq_gen[3].WFM_ACQ  |     0.007 |
|     WVB                        |     0.006 |
|       PTB                      |     0.002 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.001 |
|   waveform_acq_gen[4].WFM_ACQ  |     0.007 |
|     WVB                        |     0.006 |
|       PTB                      |     0.002 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.001 |
|   waveform_acq_gen[5].WFM_ACQ  |     0.007 |
|     WVB                        |     0.006 |
|       PTB                      |     0.002 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.001 |
|   waveform_acq_gen[6].WFM_ACQ  |     0.007 |
|     WVB                        |     0.006 |
|       PTB                      |     0.002 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.001 |
|   waveform_acq_gen[7].WFM_ACQ  |     0.007 |
|     WVB                        |     0.006 |
|       PTB                      |     0.002 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.001 |
|   waveform_acq_gen[8].WFM_ACQ  |     0.007 |
|     WVB                        |     0.006 |
|       PTB                      |     0.002 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.001 |
|   waveform_acq_gen[9].WFM_ACQ  |     0.007 |
|     WVB                        |     0.006 |
|       PTB                      |     0.002 |
|       WBS                      |     0.003 |
|       WR_CTRL                  |     0.001 |
+--------------------------------+-----------+


