[View]
Entity=pelicand_top_tb_tB
Architecture=TB_ARCHITECTURE
TopLevelType=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\digital_fpa_hardw_stat_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_common_pkg.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_diag_line_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_interface_template.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_intf_sequencer.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_status_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_trig_controller.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\PelicanD\HDL\PelicanD.bde]
Enabled=1
LIB=Active library
Skip Entity=0
Netlist=1
Syntax 2002=1
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=0
[file:.\..\..\..\..\src\FPA\PelicanD\HDL\scd_data_ctrl.bde]
Enabled=1
[file:.\..\..\..\..\src\FPA\PelicanD\HDL\scd_data_dispatcher.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\PelicanD\HDL\scd_diag_data_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\Active-hdl\FIR_Fpa_Common\src\FPA_define.vhd]
Enabled=1
[file:.\..\..\..\..\..\FIR-00251-Common\VHDL\tel2000pkg.vhd]
Enabled=1
[file:.\src\scd_fifo_writer.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\PelicanD\HDL\scd_fifo_writer.vhd]
Enabled=1
[file:.\..\..\..\..\IP\a_fwft_fifo_w28_d16\sim\a_fwft_fifo_w28_d16.vhd]
Enabled=1
[file:.\compile\scd_data_ctrl.edn]
Generated=TRUE
Enabled=1
[file:.\compile\scd_data_ctrl.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\..\..\src\FPA\PelicanD\HDL\scd_hw_driver.bde]
Enabled=1
[file:.\..\..\..\..\src\FPA\PelicanD\HDL\scd_prog_ctrler.vhd]
Enabled=1
[file:.\compile\scd_hw_driver.vhd]
Generated=TRUE
Enabled=1
[file:.\src\scd_serial_module.vhd]
Enabled=1
[file:.\..\..\..\..\src\Trig\HDL\trig_gen_status.vhd]
Enabled=1
[file:.\..\..\..\..\src\Trig\HDL\trig_gen_stamper.bde]
Enabled=1
[file:.\..\..\..\..\src\Trig\HDL\trig_stamper_ctler.vhd]
Enabled=1
[file:.\..\..\..\..\..\FIR-00251-Common\VHDL\img_header_define.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\PelicanD\HDL\compil_PelicanD.do]
Enabled=1
[file:.\..\..\..\..\src\FPA\PelicanD\HDL\FPA_define.vhd]
Enabled=1
[file:.\src\scd_cfg_dpram.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\PelicanD\HDL\dfpa_cfg_dpram.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\PelicanD\HDL\scd_serial_module.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\dfpa_hardw_stat_gen.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\PelicanD\HDL\fpa_mblaze_intf.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\PelicanD\HDL\scd_mblaze_intf.vhd]
Enabled=1
[file:.\..\..\..\..\src\Hder\HDL\t_axi4_stream32_fifo.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\PelicanD\HDL\scd_io_interface.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\PelicanD\Drivers\fpa_intf.cpp]
Enabled=1
[file:.\..\..\..\..\src\FPA\PelicanD\Drivers\fpa_intf.h]
Enabled=1
[file:.\src\toto.bde]
Enabled=1
[file:.\src\PelicanD.dlm]
Enabled=1
[file:.\src\PelicanD_top_tb_TB_runtest.do]
Enabled=1
[file:.\compile\PelicanD.vhd]
Generated=TRUE
Enabled=1
[file:.\src\TestBench\pelicand_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\pelicand_TB_runtest.do]
Enabled=1
[file:.\src\FPA_common\pelicand_TB.vhd]
LIB=
Enabled=1
[file:.\src\FPA_common\pelicand_TB_runtest.do]
Enabled=1
[file:.\src\PelicanD_top_tb.bde]
Enabled=1
[file:.\compile\PelicanD_top_tb.vhd]
Generated=TRUE
Enabled=1
[file:.\src\pelicand_TB_runtest.do]
Enabled=1
[file:.\src\pelicand_TB.vhd]
LIB=
Enabled=1
[file:.\src\TestBench\pelicand_top_tb_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\pelicand_top_tb_TB_runtest.do]
Enabled=1
[file:.\src\PelicanD_tb.cpp]
Enabled=1
[file:.\src\mb_model.dll]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\RS232\uarts.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Utilities\telops_testing.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\telops.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\RS232\Uart_Block.bde]
Enabled=0
[file:.\..\..\..\..\..\Common_HDL\Utilities\sync_reset.vhd]
Enabled=1
[file:.\src\uart_block_tel2000.bde]
Enabled=1
[file:.\compile\Uart_Block.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\uart_block_tel2000.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\..\..\src\FPA\PelicanD\HDL\uart_block_tel2000.bde]
Enabled=1
[file:.\..\..\..\..\IP\sfifo_w8_d16\sfifo_w8_d16_funcsim.vhdl]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy\HDL\proxy_define.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy\HDL\scd_base_mode_ctrl.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy\HDL\scd_data_ctrl.bde]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy\HDL\scd_data_dispatcher.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy\HDL\scd_diag_data_gen.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy\HDL\scd_fifo_writer.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy\HDL\scd_hw_driver.bde]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy\HDL\scd_io_interface.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy\HDL\scd_mblaze_intf.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy\HDL\scd_prog_ctrler.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy\HDL\scd_proxy_intf.bde]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy\HDL\scd_serial_module.vhd]
Enabled=1
[file:.\compile\scd_proxy_intf.vhd]
Generated=TRUE
Enabled=1
[file:.\src\FPA\PelicanD\HDL\PelicanD.bde]
LIB=Active library
Skip Entity=0
Enabled=1
Netlist=1
Syntax 2002=1
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=0
[file:.\src\FPA\scd_proxy\HDL\scd_data_ctrl.bde]
Enabled=1
[file:.\src\FPA\scd_proxy\HDL\scd_data_dispatcher.vhd]
Enabled=1
[file:.\src\FPA\scd_proxy\HDL\scd_diag_data_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_diag_line_gen.vhd]
Enabled=1
[file:.\src\FPA\scd_proxy\HDL\scd_fifo_writer.vhd]
Enabled=1
[file:.\src\FPA\scd_proxy\HDL\scd_hw_driver.bde]
Enabled=1
[file:.\src\FPA\scd_proxy\HDL\scd_prog_ctrler.vhd]
Enabled=1
[file:.\src\FPA\scd_proxy\HDL\scd_serial_module.vhd]
Enabled=1
[file:.\..\FIR-00251-Common\VHDL\img_header_define.vhd]
Enabled=1
[file:.\src\FPA\PelicanD\HDL\FPA_define.vhd]
Enabled=1
[file:.\src\FPA\PelicanD\HDL\compil_PelicanD.do]
Enabled=1
[file:.\src\FPA\PelicanD\HDL\dfpa_cfg_dpram.vhd]
Enabled=1
[file:.\src\FPA\scd_proxy\HDL\scd_mblaze_intf.vhd]
Enabled=1
[file:.\src\Hder\HDL\t_axi4_stream32_fifo.vhd]
Enabled=1
[file:.\src\FPA\scd_proxy\HDL\scd_io_interface.vhd]
Enabled=1
[file:.\..\Common_HDL\RS232\uarts.vhd]
Enabled=1
[file:.\..\Common_HDL\Utilities\telops_testing.vhd]
Enabled=1
[file:.\..\Common_HDL\telops.vhd]
Enabled=1
[file:.\src\FPA\PelicanD\HDL\uart_block_tel2000.bde]
Enabled=1
[file:.\IP\sfifo_w8_d16\sfifo_w8_d16_funcsim.vhdl]
Enabled=1
[file:.\src\FPA\scd_proxy\HDL\proxy_define.vhd]
Enabled=1
[file:.\src\FPA\scd_proxy\HDL\scd_base_mode_ctrl.vhd]
Enabled=1
[file:.\src\FPA\scd_proxy\HDL\scd_proxy_intf.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\dfpa_hardw_stat_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_common_pkg.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_intf_sequencer.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_status_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_trig_controller.vhd]
Enabled=1
[file:.\..\FIR-00251-Common\VHDL\tel2000pkg.vhd]
Enabled=1
[file:.\src\FPA\PelicanD\Drivers\fpa_intf.cpp]
Enabled=1
[file:.\src\FPA\PelicanD\Drivers\fpa_intf.h]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy\HDL\scd_int_mode_ctrl.vhd]
Enabled=1
[file:.\..\..\..\..\src\Trig\HDL\compil_trig_gen.do]
Enabled=1
[file:.\..\..\..\..\src\Trig\HDL\edge_detect.vhd]
Enabled=1
[file:.\..\..\..\..\src\Trig\HDL\hightime_measure.vhd]
Enabled=1
[file:.\..\..\..\..\src\Trig\HDL\progr_clk_div.vhd]
Enabled=1
[file:.\..\..\..\..\src\Trig\HDL\trig_conditioner.vhd]
Enabled=1
[file:.\..\..\..\..\src\Trig\HDL\trig_define.vhd]
Enabled=1
[file:.\..\..\..\..\src\Trig\HDL\trig_gen.bak]
Enabled=1
[file:.\..\..\..\..\src\Trig\HDL\trig_gen.bde]
Enabled=1
[file:.\..\..\..\..\src\Trig\HDL\trig_gen_ctler.bak]
Enabled=1
[file:.\..\..\..\..\src\Trig\HDL\trig_gen_ctler.bde]
Enabled=1
[file:.\..\..\..\..\src\Trig\HDL\trig_gen_ctler_core.vhd]
Enabled=1
[file:.\..\..\..\..\src\Trig\HDL\trig_gen_mblaze_intf.vhd]
Enabled=1
[file:.\..\..\..\..\src\Trig\HDL\trig_stamper.bde]
Enabled=1
[file:.\compile\trig_gen_ctler.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\trig_stamper.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\trig_gen.vhd]
Generated=TRUE
Enabled=1
[file:.\src\TestBench\pelicand_testbench_pkg.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\dfpa_cfg_dpram.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\fpa_trig_precontroller.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\scd_proxy\HDL\compil_scd_proxy.do]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\uart_block_tel2000.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_watchdog_module.bde]
Enabled=1
[file:.\compile\fpa_watchdog_module.vhd]
Generated=TRUE
Enabled=1
[file:.\src\TestBench\scd_proxy_sim.vhd]
Enabled=1
