{"vcs1":{"timestamp_begin":1739187185.650915920, "rt":0.25, "ut":0.10, "st":0.10}}
{"vcselab":{"timestamp_begin":1739187185.980798084, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739187186.289066997, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739187185.421022394}
{"VCS_COMP_START_TIME": 1739187185.421022394}
{"VCS_COMP_END_TIME": 1739187186.511757424}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265392}}
{"vcselab": {"peak_mem": 150344}}
