INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/workspace/Project_1_U19EC027/Project_1_U19EC027.sim/sim_1/synth/timing/xsim/gates_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gates
INFO: [VRFC 10-311] analyzing module glbl
