// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module UnsafeAXI4ToTL(	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
  input         clock,	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
  input         reset,	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
  output        auto_in_aw_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_aw_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_in_aw_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [31:0] auto_in_aw_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [7:0]  auto_in_aw_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_in_aw_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_in_aw_bits_burst,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_in_w_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_w_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [63:0] auto_in_w_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [7:0]  auto_in_w_bits_strb,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_w_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_b_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_in_b_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_in_b_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]  auto_in_b_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_in_ar_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_ar_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_in_ar_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [31:0] auto_in_ar_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [7:0]  auto_in_ar_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_in_ar_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_in_ar_bits_burst,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_r_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_in_r_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_in_r_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [63:0] auto_in_r_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]  auto_in_r_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_in_r_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_out_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_out_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [5:0]  auto_out_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [31:0] auto_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [7:0]  auto_out_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [63:0] auto_out_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]  auto_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [5:0]  auto_out_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_d_bits_denied,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [63:0] auto_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_d_bits_corrupt	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
);

  wire        wOut_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:94:31]
  wire        rOut_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:94:31]
  wire [31:0] freeWriteIdOHRaw;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:180:57]
  wire        _nodeIn_b_deq_q_io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        _nodeIn_r_deq_q_io_enq_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [3:0]  _writeIdMap_ext_R0_data;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:252:32]
  wire        _listBuffer_ioReserve_ready;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:108:15]
  wire [4:0]  _listBuffer_ioReservedIndex;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:108:15]
  wire        _listBuffer_ioResponse_ready;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:108:15]
  wire        _listBuffer_ioDataOut_valid;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:108:15]
  wire [63:0] _listBuffer_ioDataOut_bits_payload_data;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:108:15]
  wire [1:0]  _listBuffer_ioDataOut_bits_payload_resp;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:108:15]
  wire        _listBuffer_ioDataOut_bits_payload_last;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:108:15]
  wire [3:0]  _listBuffer_ioDataOut_bits_listIndex;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:108:15]
  wire [22:0] _rBytes1_T_1 = {7'h0, auto_in_ar_bits_len, 8'hFF} << auto_in_ar_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{9,21}]
  wire [13:0] _GEN = ~(_rBytes1_T_1[22:9]);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, generators/rocket-chip/src/main/scala/util/package.scala:241:49]
  wire [7:0]  rSize_hi = _rBytes1_T_1[22:15] & {1'h1, _GEN[13:7]};	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, generators/rocket-chip/src/main/scala/util/package.scala:241:{47,49}, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire [6:0]  _rSize_T_6 = rSize_hi[7:1] | _rBytes1_T_1[14:8] & _GEN[6:0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, generators/rocket-chip/src/main/scala/util/package.scala:241:{47,49}, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [2:0]  _rSize_T_8 = _rSize_T_6[6:4] | _rSize_T_6[2:0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire        _rSize_T_10 = _rSize_T_8[2] | _rSize_T_8[0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [3:0]  rOut_bits_a_size = {|rSize_hi, |(_rSize_T_6[6:3]), |(_rSize_T_8[2:1]), _rSize_T_10};	// @[generators/rocket-chip/src/main/scala/util/package.scala:241:47, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{10,14,28}]
  wire [31:0] rOut_bits_a_address = rOut_bits_a_size < 4'hD & {auto_in_ar_bits_addr[31:14], ~(auto_in_ar_bits_addr[13:12])} == 20'h0 | rOut_bits_a_size < 4'h7 & (auto_in_ar_bits_addr[31:13] == 19'h0 | {auto_in_ar_bits_addr[31:17], ~(auto_in_ar_bits_addr[16])} == 16'h0 | {auto_in_ar_bits_addr[31:21], auto_in_ar_bits_addr[20:17] ^ 4'h8, auto_in_ar_bits_addr[15:12]} == 19'h0 | {auto_in_ar_bits_addr[31:26], auto_in_ar_bits_addr[25:16] ^ 10'h200} == 16'h0 | {auto_in_ar_bits_addr[31:26], auto_in_ar_bits_addr[25:12] ^ 14'h2010} == 20'h0 | {auto_in_ar_bits_addr[31:28], auto_in_ar_bits_addr[27:16] ^ 12'h800} == 16'h0 | {auto_in_ar_bits_addr[31:28], ~(auto_in_ar_bits_addr[27:26])} == 6'h0 | {auto_in_ar_bits_addr[31:29], auto_in_ar_bits_addr[28:12] ^ 17'h10020} == 20'h0 | auto_in_ar_bits_addr[31:28] == 4'h8) ? auto_in_ar_bits_addr : {29'h600, auto_in_ar_bits_addr[2:0]};	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:129:{22,77}, :167:33, generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:92:38, :137:{31,41,46,59}, generators/rocket-chip/src/main/scala/tilelink/Bundles.scala:264:74, generators/rocket-chip/src/main/scala/tilelink/Parameters.scala:684:54, :685:42, :686:26, src/main/scala/chisel3/util/OneHot.scala:32:{10,14}]
  wire        rOut_valid = auto_in_ar_valid & _listBuffer_ioReserve_ready;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:108:15, :137:49]
  wire        rOut_bits_a_mask_sub_sub_sub_0_1 = rOut_bits_a_size > 4'h2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, src/main/scala/chisel3/util/OneHot.scala:32:10]
  wire [1:0]  _GEN_0 = {|(_rSize_T_8[2:1]), _rSize_T_10};	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}, :65:12]
  wire        rOut_bits_a_mask_sub_sub_size = _GEN_0 == 2'h2;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire        rOut_bits_a_mask_sub_sub_0_1 = rOut_bits_a_mask_sub_sub_sub_0_1 | rOut_bits_a_mask_sub_sub_size & ~(rOut_bits_a_address[2]);	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:129:22, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire        rOut_bits_a_mask_sub_sub_1_1 = rOut_bits_a_mask_sub_sub_sub_0_1 | rOut_bits_a_mask_sub_sub_size & rOut_bits_a_address[2];	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:129:22, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire        rOut_bits_a_mask_sub_size = _GEN_0 == 2'h1;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire        rOut_bits_a_mask_sub_0_2 = ~(rOut_bits_a_address[2]) & ~(rOut_bits_a_address[1]);	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:129:22, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire        rOut_bits_a_mask_sub_0_1 = rOut_bits_a_mask_sub_sub_0_1 | rOut_bits_a_mask_sub_size & rOut_bits_a_mask_sub_0_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        rOut_bits_a_mask_sub_1_2 = ~(rOut_bits_a_address[2]) & rOut_bits_a_address[1];	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:129:22, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire        rOut_bits_a_mask_sub_1_1 = rOut_bits_a_mask_sub_sub_0_1 | rOut_bits_a_mask_sub_size & rOut_bits_a_mask_sub_1_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        rOut_bits_a_mask_sub_2_2 = rOut_bits_a_address[2] & ~(rOut_bits_a_address[1]);	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:129:22, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire        rOut_bits_a_mask_sub_2_1 = rOut_bits_a_mask_sub_sub_1_1 | rOut_bits_a_mask_sub_size & rOut_bits_a_mask_sub_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire        rOut_bits_a_mask_sub_3_2 = rOut_bits_a_address[2] & rOut_bits_a_address[1];	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:129:22, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire        rOut_bits_a_mask_sub_3_1 = rOut_bits_a_mask_sub_sub_1_1 | rOut_bits_a_mask_sub_size & rOut_bits_a_mask_sub_3_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  reg         writeBurstBusy;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:162:35]
  reg  [31:0] usedWriteIds;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:167:33]
  wire        canIssueW = usedWriteIds != 32'hFFFFFFFF;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:167:33, :168:40]
  reg  [31:0] freeWriteIdOH_r;	// @[generators/rocket-chip/src/main/scala/util/package.scala:88:63]
  wire [31:0] freeWriteIdOH = writeBurstBusy ? freeWriteIdOH_r : freeWriteIdOHRaw;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:162:35, :180:57, generators/rocket-chip/src/main/scala/util/package.scala:88:{42,63}]
  wire [14:0] _freeWriteIdIndex_T_1 = freeWriteIdOH[31:17] | freeWriteIdOH[15:1];	// @[generators/rocket-chip/src/main/scala/util/package.scala:88:42, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [6:0]  _freeWriteIdIndex_T_3 = _freeWriteIdIndex_T_1[14:8] | _freeWriteIdIndex_T_1[6:0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [2:0]  _freeWriteIdIndex_T_5 = _freeWriteIdIndex_T_3[6:4] | _freeWriteIdIndex_T_3[2:0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire        _freeWriteIdIndex_T_7 = _freeWriteIdIndex_T_5[2] | _freeWriteIdIndex_T_5[0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [31:0] _freeWriteIdOHRaw_T_19 = ~usedWriteIds;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:167:33, :180:36]
  wire [30:0] _freeWriteIdOHRaw_T_3 = _freeWriteIdOHRaw_T_19[30:0] | {_freeWriteIdOHRaw_T_19[29:0], 1'h0};	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, :180:36, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}]
  wire [30:0] _freeWriteIdOHRaw_T_6 = _freeWriteIdOHRaw_T_3 | {_freeWriteIdOHRaw_T_3[28:0], 2'h0};	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}]
  wire [30:0] _freeWriteIdOHRaw_T_9 = _freeWriteIdOHRaw_T_6 | {_freeWriteIdOHRaw_T_6[26:0], 4'h0};	// @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala:264:74, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}]
  wire [30:0] _freeWriteIdOHRaw_T_12 = _freeWriteIdOHRaw_T_9 | {_freeWriteIdOHRaw_T_9[22:0], 8'h0};	// @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala:264:74, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}]
  assign freeWriteIdOHRaw = {~(_freeWriteIdOHRaw_T_12 | {_freeWriteIdOHRaw_T_12[14:0], 16'h0}), 1'h1} & _freeWriteIdOHRaw_T_19;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, :180:{27,36,57}, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}, src/main/scala/chisel3/util/OneHot.scala:32:14]
  wire [22:0] _wBytes1_T_1 = {7'h0, auto_in_aw_bits_len, 8'hFF} << auto_in_aw_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{9,21}]
  wire [13:0] _GEN_1 = ~(_wBytes1_T_1[22:9]);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, generators/rocket-chip/src/main/scala/util/package.scala:241:49]
  wire [7:0]  wSize_hi = _wBytes1_T_1[22:15] & {1'h1, _GEN_1[13:7]};	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, generators/rocket-chip/src/main/scala/util/package.scala:241:{47,49}, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire [6:0]  _wSize_T_6 = wSize_hi[7:1] | _wBytes1_T_1[14:8] & _GEN_1[6:0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, generators/rocket-chip/src/main/scala/util/package.scala:241:{47,49}, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [2:0]  _wSize_T_8 = _wSize_T_6[6:4] | _wSize_T_6[2:0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire        _wSize_T_10 = _wSize_T_8[2] | _wSize_T_8[0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [3:0]  wOut_bits_a_size = {|wSize_hi, |(_wSize_T_6[6:3]), |(_wSize_T_8[2:1]), _wSize_T_10};	// @[generators/rocket-chip/src/main/scala/util/package.scala:241:47, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{10,14,28}]
  wire        nodeIn_w_ready = wOut_ready & auto_in_aw_valid & canIssueW;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:168:40, :198:48, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:94:31]
  wire        wOut_valid = auto_in_aw_valid & auto_in_w_valid & canIssueW;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:168:40, :199:48]
  reg  [7:0]  beatsLeft;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
  wire        idle = beatsLeft == 8'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :61:28, generators/rocket-chip/src/main/scala/tilelink/Bundles.scala:264:74]
  wire [1:0]  readys_valid = {wOut_valid, rOut_valid};	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:137:49, :199:48, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:68:51]
  reg  [1:0]  readys_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23]
  wire [1:0]  _readys_filter_T_1 = readys_valid & ~readys_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}, :68:51]
  wire [1:0]  readys_readys = ~({readys_mask[1], _readys_filter_T_1[1] | readys_mask[0]} & ({_readys_filter_T_1[0], wOut_valid} | _readys_filter_T_1));	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:199:48, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, generators/rocket-chip/src/main/scala/util/package.scala:262:43]
  wire        winner_0 = readys_readys[0] & rOut_valid;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:137:49, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69]
  wire        winner_1 = readys_readys[1] & wOut_valid;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:199:48, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69]
  wire        _nodeOut_a_valid_T = rOut_valid | wOut_valid;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:137:49, :199:48, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:31]
  reg         state_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  reg         state_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  wire        muxState_0 = idle ? winner_0 : state_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25]
  wire        muxState_1 = idle ? winner_1 : state_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25]
  assign rOut_ready = auto_out_a_ready & (idle ? readys_readys[0] : state_0);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24, :94:31]
  assign wOut_ready = auto_out_a_ready & (idle ? readys_readys[1] : state_1);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24, :94:31]
  wire        nodeOut_a_valid = idle ? _nodeOut_a_valid_T : state_0 & rOut_valid | state_1 & wOut_valid;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:137:49, :199:48, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [1:0]  okB_bits_resp = {auto_out_d_bits_denied | auto_out_d_bits_corrupt, 1'h0};	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, :222:{25,44}]
  wire [26:0] _dNumBeats1_decode_T = 27'hFFF << auto_out_d_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:243:71]
  wire [8:0]  r_beats1 = auto_out_d_bits_opcode[0] ? ~(_dNumBeats1_decode_T[11:3]) : 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36, :221:14, :229:27, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
  reg  [8:0]  r_counter;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
  wire [8:0]  _r_counter1_T = r_counter - 9'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :230:28]
  wire [31:0] _GEN_2 = {27'h0, auto_out_d_bits_source[4:0]};	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:155:26, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [31:0] _writeEarlyAck_T_1 = 32'h1 << _GEN_2 & usedWriteIds;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:167:33, :229:63, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire        nodeOut_d_ready = auto_out_d_bits_opcode[0] ? _listBuffer_ioResponse_ready : _nodeIn_b_deq_q_io_enq_ready & (|_writeEarlyAck_T_1);	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:108:15, :229:{63,79}, :231:{50,100}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        okB_valid = auto_out_d_valid & ~(auto_out_d_bits_opcode[0]) & (|_writeEarlyAck_T_1);	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:229:{63,79}, :234:{62,72}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36]
  wire        _GEN_3 = wOut_ready & wOut_valid;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:199:48, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:94:31, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [26:0] _beats1_decode_T = 27'hFFF << {23'h0, |wSize_hi, |(_wSize_T_6[6:3]), |(_wSize_T_8[2:1]), _wSize_T_10};	// @[generators/rocket-chip/src/main/scala/util/package.scala:241:47, :243:71, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}]
  reg  [8:0]  counter;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
    wire [7:0] _GEN_4 = auto_in_ar_bits_len + 8'h1;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:282:113, :289:19]
    wire       _GEN_5 = auto_in_ar_valid & (|auto_in_ar_bits_len) & ~reset;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:285:27, :286:19, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
    wire [7:0] _GEN_6 = auto_in_aw_bits_len + 8'h1;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:282:113, :289:19]
    wire       _GEN_7 = auto_in_aw_valid & (|auto_in_aw_bits_len) & ~reset;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:285:27, :286:19, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
      if (~reset & ~(~winner_0 | ~winner_1)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :77:{13,56,59,62}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
      end
      if (~reset & ~(~_nodeOut_a_valid_T | winner_0 | winner_1)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :77:13, :79:{14,15,31,36}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
      end
      if (_GEN_5 & auto_in_ar_bits_size != 3'h3) begin	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:286:19, :287:27]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:286:19]
          $error("Assertion failed: Narrow read transfers (%d < 8 bytes) can't be multi-beat bursts (%d beats)\n    at UnsafeAXI4ToTL.scala:286 assert(\n", 8'h1 << auto_in_ar_bits_size, _GEN_4);	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:282:113, :286:19, :289:19]
        if (`STOP_COND_)	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:286:19]
          $fatal;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:286:19]
      end
      if (_GEN_5 & auto_in_ar_bits_burst == 2'h0) begin	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, :286:19, :292:19, :293:28]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:292:19]
          $error("Assertion failed: Fixed read bursts can't be multi-beat bursts (%d beats)\n    at UnsafeAXI4ToTL.scala:292 assert(\n", _GEN_4);	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:282:113, :292:19]
        if (`STOP_COND_)	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:292:19]
          $fatal;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:292:19]
      end
      if (_GEN_7 & auto_in_aw_bits_size != 3'h3) begin	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:286:19, :287:27]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:286:19]
          $error("Assertion failed: Narrow write transfers (%d < 8 bytes) can't be multi-beat bursts (%d beats)\n    at UnsafeAXI4ToTL.scala:286 assert(\n", 8'h1 << auto_in_aw_bits_size, _GEN_6);	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:282:113, :286:19, :289:19]
        if (`STOP_COND_)	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:286:19]
          $fatal;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:286:19]
      end
      if (_GEN_7 & auto_in_aw_bits_burst == 2'h0) begin	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, :286:19, :292:19, :293:28]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:292:19]
          $error("Assertion failed: Fixed write bursts can't be multi-beat bursts (%d beats)\n    at UnsafeAXI4ToTL.scala:292 assert(\n", _GEN_6);	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:282:113, :292:19]
        if (`STOP_COND_)	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:292:19]
          $fatal;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:292:19]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [1:0]  _readys_mask_T = readys_readys & readys_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :28:29, :68:51]
  wire        latch = idle & auto_out_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :62:24]
  always @(posedge clock) begin	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
    if (reset) begin	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
      writeBurstBusy <= 1'h0;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, :162:35]
      usedWriteIds <= 32'h0;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:167:33]
      beatsLeft <= 8'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, generators/rocket-chip/src/main/scala/tilelink/Bundles.scala:264:74]
      readys_mask <= 2'h3;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23]
      state_0 <= 1'h0;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
      state_1 <= 1'h0;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
      r_counter <= 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
      counter <= 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
    end
    else begin	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
      if (nodeIn_w_ready & auto_in_w_valid)	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:198:48, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        writeBurstBusy <= ~auto_in_w_bits_last;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:162:35, :164:27]
      usedWriteIds <= usedWriteIds & ~(_nodeIn_b_deq_q_io_enq_ready & okB_valid ? 32'h1 << _GEN_2 : 32'h0) | ((counter == 9'h1 | (&(_beats1_decode_T[11:3]))) & _GEN_3 ? freeWriteIdOH : 32'h0);	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:167:33, :170:40, :171:40, :173:{37,39,57}, :234:72, :257:32, :258:25, :260:22, :261:25, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :232:{25,33,43}, :233:22, generators/rocket-chip/src/main/scala/util/package.scala:88:42, :243:{71,76}, src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21, src/main/scala/chisel3/util/OneHot.scala:58:35, :65:12]
      if (latch)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:62:24]
        beatsLeft <= winner_1 ? auto_in_aw_bits_len : 8'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :71:69, :82:69, generators/rocket-chip/src/main/scala/tilelink/Bundles.scala:264:74]
      else	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:62:24]
        beatsLeft <= beatsLeft - {7'h0, auto_out_a_ready & nodeOut_a_valid};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, :96:24, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (latch & (|readys_valid))	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:27:{18,27}, :62:24, :68:51]
        readys_mask <= _readys_mask_T | {_readys_mask_T[0], 1'h0};	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}]
      if (idle) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28]
        state_0 <= winner_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :88:26]
        state_1 <= winner_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :88:26]
      end
      if (nodeOut_d_ready & auto_out_d_valid) begin	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:231:50, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        if (r_counter == 9'h0)	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :231:25]
          r_counter <= r_beats1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27]
        else	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:231:25]
          r_counter <= _r_counter1_T;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :230:28]
      end
      if (_GEN_3) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        if (counter == 9'h0)	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :231:25]
          counter <= ~(_beats1_decode_T[11:3]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
        else	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:231:25]
          counter <= counter - 9'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :230:28]
      end
    end
    if (writeBurstBusy) begin	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:162:35]
    end
    else	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:162:35]
      freeWriteIdOH_r <= freeWriteIdOHRaw;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:180:57, generators/rocket-chip/src/main/scala/util/package.scala:88:63]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
      `FIRRTL_BEFORE_INITIAL	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
    initial begin	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
        `INIT_RANDOM_PROLOG_	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
        end	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
        writeBurstBusy = _RANDOM[2'h0][0];	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, :162:35]
        usedWriteIds = {_RANDOM[2'h0][31:1], _RANDOM[2'h1][0]};	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, :162:35, :167:33]
        freeWriteIdOH_r = {_RANDOM[2'h1][31:1], _RANDOM[2'h2][0]};	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, :167:33, generators/rocket-chip/src/main/scala/util/package.scala:88:63]
        beatsLeft = _RANDOM[2'h2][8:1];	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, generators/rocket-chip/src/main/scala/util/package.scala:88:63]
        readys_mask = _RANDOM[2'h2][10:9];	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, generators/rocket-chip/src/main/scala/util/package.scala:88:63]
        state_0 = _RANDOM[2'h2][11];	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/rocket-chip/src/main/scala/util/package.scala:88:63]
        state_1 = _RANDOM[2'h2][12];	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/rocket-chip/src/main/scala/util/package.scala:88:63]
        r_counter = _RANDOM[2'h2][21:13];	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, generators/rocket-chip/src/main/scala/util/package.scala:88:63]
        counter = _RANDOM[2'h2][30:22];	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, generators/rocket-chip/src/main/scala/util/package.scala:88:63]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
      `FIRRTL_AFTER_INITIAL	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ReservableListBuffer listBuffer (	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:108:15]
    .clock                       (clock),
    .reset                       (reset),
    .ioReserve_ready             (_listBuffer_ioReserve_ready),
    .ioReserve_valid             (auto_in_ar_valid & rOut_ready),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:135:49, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:94:31]
    .ioReserve_bits              (auto_in_ar_bits_id),
    .ioReservedIndex             (_listBuffer_ioReservedIndex),
    .ioResponse_ready            (_listBuffer_ioResponse_ready),
    .ioResponse_valid            (auto_out_d_valid & auto_out_d_bits_opcode[0]),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:235:59, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36]
    .ioResponse_bits_data_data   (auto_out_d_bits_data),
    .ioResponse_bits_data_resp   (okB_bits_resp),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:222:25]
    .ioResponse_bits_data_last   (r_counter == 9'h1 | r_beats1 == 9'h0),	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :232:{25,33,43}]
    .ioResponse_bits_index       (auto_out_d_bits_source[4:0]),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:155:26]
    .ioResponse_bits_count       (r_beats1 & ~_r_counter1_T),	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :230:28, :234:{25,27}]
    .ioResponse_bits_numBeats1   (auto_out_d_bits_opcode[0] ? ~(_dNumBeats1_decode_T[11:3]) : 9'h0),	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36, :221:14, :229:27, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
    .ioDataOut_ready             (_nodeIn_r_deq_q_io_enq_ready),	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .ioDataOut_valid             (_listBuffer_ioDataOut_valid),
    .ioDataOut_bits_payload_data (_listBuffer_ioDataOut_bits_payload_data),
    .ioDataOut_bits_payload_resp (_listBuffer_ioDataOut_bits_payload_resp),
    .ioDataOut_bits_payload_last (_listBuffer_ioDataOut_bits_payload_last),
    .ioDataOut_bits_listIndex    (_listBuffer_ioDataOut_bits_listIndex)
  );
  mem_32x4 writeIdMap_ext (	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:252:32]
    .R0_addr (auto_out_d_bits_source[4:0]),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:155:26]
    .R0_en   (1'h1),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25]
    .R0_clk  (clock),
    .R0_data (_writeIdMap_ext_R0_data),
    .W0_addr ({|(freeWriteIdOH[31:16]), |(_freeWriteIdIndex_T_1[14:7]), |(_freeWriteIdIndex_T_3[6:3]), |(_freeWriteIdIndex_T_5[2:1]), _freeWriteIdIndex_T_7}),	// @[generators/rocket-chip/src/main/scala/util/package.scala:88:42, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{10,14,28}]
    .W0_en   (_GEN_3),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data (auto_in_aw_bits_id)
  );
  Queue1_AXI4BundleR nodeIn_r_deq_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_nodeIn_r_deq_q_io_enq_ready),
    .io_enq_valid     (_listBuffer_ioDataOut_valid),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:108:15]
    .io_enq_bits_id   (_listBuffer_ioDataOut_bits_listIndex),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:108:15]
    .io_enq_bits_data (_listBuffer_ioDataOut_bits_payload_data),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:108:15]
    .io_enq_bits_resp (_listBuffer_ioDataOut_bits_payload_resp),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:108:15]
    .io_enq_bits_last (_listBuffer_ioDataOut_bits_payload_last),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:108:15]
    .io_deq_ready     (auto_in_r_ready),
    .io_deq_valid     (auto_in_r_valid),
    .io_deq_bits_id   (auto_in_r_bits_id),
    .io_deq_bits_data (auto_in_r_bits_data),
    .io_deq_bits_resp (auto_in_r_bits_resp),
    .io_deq_bits_last (auto_in_r_bits_last)
  );
  Queue1_AXI4BundleB nodeIn_b_deq_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_nodeIn_b_deq_q_io_enq_ready),
    .io_enq_valid     (okB_valid),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:234:72]
    .io_enq_bits_id   (_writeIdMap_ext_R0_data),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:252:32]
    .io_enq_bits_resp (okB_bits_resp),	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:222:25]
    .io_deq_ready     (auto_in_b_ready),
    .io_deq_valid     (auto_in_b_valid),
    .io_deq_bits_id   (auto_in_b_bits_id),
    .io_deq_bits_resp (auto_in_b_bits_resp)
  );
  assign auto_in_aw_ready = wOut_ready & auto_in_w_valid & auto_in_w_bits_last & canIssueW;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, :168:40, :197:65, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:94:31]
  assign auto_in_w_ready = nodeIn_w_ready;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, :198:48]
  assign auto_in_ar_ready = rOut_ready & _listBuffer_ioReserve_ready;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, :108:15, :136:48, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:94:31]
  assign auto_out_a_valid = nodeOut_a_valid;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:96:24]
  assign auto_out_a_bits_opcode = {muxState_0, 1'h0, muxState_1};	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_a_bits_size = (muxState_0 ? rOut_bits_a_size : 4'h0) | (muxState_1 ? wOut_bits_a_size : 4'h0);	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/rocket-chip/src/main/scala/tilelink/Bundles.scala:264:74, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:32:10]
  assign auto_out_a_bits_source = (muxState_0 ? {1'h0, _listBuffer_ioReservedIndex} : 6'h0) | (muxState_1 ? {1'h1, |(freeWriteIdOH[31:16]), |(_freeWriteIdIndex_T_1[14:7]), |(_freeWriteIdIndex_T_3[6:3]), |(_freeWriteIdIndex_T_5[2:1]), _freeWriteIdIndex_T_7} : 6'h0);	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, :108:15, :125:12, :187:12, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/rocket-chip/src/main/scala/tilelink/Bundles.scala:264:74, generators/rocket-chip/src/main/scala/util/package.scala:88:42, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}]
  assign auto_out_a_bits_address = (muxState_0 ? rOut_bits_a_address : 32'h0) | (muxState_1 ? (wOut_bits_a_size < 4'hD & {auto_in_aw_bits_addr[31:14], ~(auto_in_aw_bits_addr[13:12])} == 20'h0 | wOut_bits_a_size < 4'h7 & (auto_in_aw_bits_addr[31:13] == 19'h0 | {auto_in_aw_bits_addr[31:21], auto_in_aw_bits_addr[20:17] ^ 4'h8, auto_in_aw_bits_addr[15:12]} == 19'h0 | {auto_in_aw_bits_addr[31:26], auto_in_aw_bits_addr[25:16] ^ 10'h200} == 16'h0 | {auto_in_aw_bits_addr[31:26], auto_in_aw_bits_addr[25:12] ^ 14'h2010} == 20'h0 | {auto_in_aw_bits_addr[31:28], auto_in_aw_bits_addr[27:16] ^ 12'h800} == 16'h0 | {auto_in_aw_bits_addr[31:28], ~(auto_in_aw_bits_addr[27:26])} == 6'h0 | {auto_in_aw_bits_addr[31:29], auto_in_aw_bits_addr[28:12] ^ 17'h10020} == 20'h0 | auto_in_aw_bits_addr[31:28] == 4'h8) ? auto_in_aw_bits_addr : {29'h600, auto_in_aw_bits_addr[2:0]}) : 32'h0);	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, :129:22, :167:33, :191:{22,77}, generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:92:38, :137:{31,41,46,59}, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/rocket-chip/src/main/scala/tilelink/Bundles.scala:264:74, generators/rocket-chip/src/main/scala/tilelink/Parameters.scala:684:54, :685:42, :686:26, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:32:{10,14}]
  assign auto_out_a_bits_mask = (muxState_0 ? {rOut_bits_a_mask_sub_3_1 | rOut_bits_a_mask_sub_3_2 & rOut_bits_a_address[0], rOut_bits_a_mask_sub_3_1 | rOut_bits_a_mask_sub_3_2 & ~(rOut_bits_a_address[0]), rOut_bits_a_mask_sub_2_1 | rOut_bits_a_mask_sub_2_2 & rOut_bits_a_address[0], rOut_bits_a_mask_sub_2_1 | rOut_bits_a_mask_sub_2_2 & ~(rOut_bits_a_address[0]), rOut_bits_a_mask_sub_1_1 | rOut_bits_a_mask_sub_1_2 & rOut_bits_a_address[0], rOut_bits_a_mask_sub_1_1 | rOut_bits_a_mask_sub_1_2 & ~(rOut_bits_a_address[0]), rOut_bits_a_mask_sub_0_1 | rOut_bits_a_mask_sub_0_2 & rOut_bits_a_address[0], rOut_bits_a_mask_sub_0_1 | rOut_bits_a_mask_sub_0_2 & ~(rOut_bits_a_address[0])} : 8'h0) | (muxState_1 ? auto_in_w_bits_strb : 8'h0);	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, :129:22, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/rocket-chip/src/main/scala/tilelink/Bundles.scala:264:74, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, :215:29, :222:10, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_a_bits_data = muxState_1 ? auto_in_w_bits_data : 64'h0;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:469:15, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_d_ready = nodeOut_d_ready;	// @[generators/ara/src/main/scala/UnsafeAXI4ToTL.scala:79:25, :231:50]
endmodule

