// Seed: 3858761005
module module_0 (
    output logic id_0,
    input  tri   id_1
);
  always #1 begin : LABEL_0
    id_0 <= id_1;
  end
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1
    , id_11,
    input wand id_2,
    output logic id_3,
    output wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wire id_7,
    input wire id_8,
    input tri1 id_9
);
  initial
  fork
    id_3 <= 1'h0;
  join_none
  module_0 modCall_1 (
      id_3,
      id_7
  );
  wire id_12;
  wire id_13;
  always release id_12;
endmodule
