
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	-stylus -abort_on_error -overwrite -log /home/ci_inovador/Documentos/inge4-workspace/logs/innovus.log /dev/null -files /home/ci_inovador/Documentos/inge4-workspace/scripts/phy_synt.tcl 
Date:		Thu Oct  9 11:18:46 2025
Host:		eltonsilva (x86_64 w/Linux 4.18.0-553.36.1.el8_10.x86_64) (14cores*20cpus*13th Gen Intel(R) Core(TM) i5-13500 24576KB)
OS:		Rocky Linux release 8.10 (Green Obsidian)

License:
		[11:18:46.460201] Configured Lic search path (21.01-s002): 27001@192.168.1.10

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


Create and set the environment variable TMPDIR to /tmp/innovus_temp_35126_eltonsilva_ci_inovador_fibG9F.

Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

#@ Processing -files option
@innovus 1> source /home/ci_inovador/Documentos/inge4-workspace/scripts/phy_synt.tcl
#@ Begin verbose source (pre): source /home/ci_inovador/Documentos/inge4-workspace/scripts/phy_synt.tcl
@file 1: #------------------------------------
@@file 2: gui_show
@file 3: set ROOT $env(ROOT)
@file 4: set PDK_PATH $env(PDK_PATH)
@file 5:
@file 6: set custom $env(custom)
@file 7: set lyt $env(lyt)
@file 8: set logs $env(logs)
@file 9: set scr $env(scr)
@file 10: set tests $env(tests)
@file 11: set syn $env(syn)
@file 12: set src $env(src)
@file 13: set rpt $env(rpt)
@file 14: set cons $env(cons)
@file 15: set qrc_path "$PDK_PATH/gpdk045_v_6_0/qrc/"
@file 16: set lib_path "$PDK_PATH/gsclib045_all_v4.4/gsclib045/timing/"
@file 17:
@file 18: set design $env(design)
@file 19:
@file 20: if {![file exists ${lyt}/${design}]} {
@file 21: file mkdir ${lyt}/${design}
@file 22: }
@file 23: #------------------------------------ [01]
@@file 24: set_db init_power_nets VDD
@@file 25: set_db init_ground_nets VSS
@file 26: #------------------------------------ [02]
@file 27: switch {bm_stage_3} {
@@file 31: read_mmmc $cons/basic.view
#@ Begin verbose source /home/ci_inovador/Documentos/inge4-workspace/constraints/basic.view (pre)
@file 1: # timing libraries
@@file 2: create_library_set -name fast -timing $lib_path/fast_vdd1v0_basicCells.lib
@@file 3: create_library_set -name slow -timing $lib_path/slow_vdd1v0_basicCells.lib
@file 4:
@file 5: # capacitance files
@@file 6: create_rc_corner -name rc_best -qrc_tech $qrc_path/rcbest/qrcTechFile -T 0
@@file 7: create_rc_corner -name rc_worst -qrc_tech $qrc_path/rcworst/qrcTechFile -T 125
@file 8:
@file 9: # operating conditions
@@file 10: create_opcond -name oc_fast -process {1.0} -voltage {1.1} -temperature {0} 
@@file 11: create_opcond -name oc_slow -process {1.0} -voltage {0.9} -temperature {125} 
@file 12:
@file 13: # timing conditions
@@file 14: create_timing_condition -name fast_timing -library_sets [list fast] -opcond oc_fast
@@file 15: create_timing_condition -name slow_timing -library_sets [list slow] -opcond oc_slow
@file 16:
@file 17: # creating delay corners
@@file 18: create_delay_corner -name fast_min -timing_condition fast_timing -rc_corner rc_best
@@file 19: create_delay_corner -name slow_max -timing_condition slow_timing -rc_corner rc_worst
@file 20:
@file 21: # adding constraints
@@file 22: create_constraint_mode -name basic_constraint -sdc_files ${cons}/basic.sdc
@file 23:
@file 24: # creating analysis views
@@file 25: create_analysis_view -name analysis_normal_fast_min -constraint_mode {basic_constraint} -delay_corner fast_min
@@file 26: create_analysis_view -name analysis_normal_slow_max -constraint_mode {basic_constraint} -delay_corner slow_max
@file 27:
@file 28: # defining which views to use in hold and setup analyses
@@file 29: set_analysis_view -setup [list analysis_normal_slow_max] -hold [list analysis_normal_fast_min]
#@ End verbose source /home/ci_inovador/Documentos/inge4-workspace/constraints/basic.view
Reading slow timing library '/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
Reading fast timing library '/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
Read 489 cells in library 'fast_vdd1v0' 
@file 32: }
@file 34: #------------------------------------ [03]
@file 35: switch {bm_stage_3} {
@file 39: # PADS ${PDK_PATH}/giolib045_v3.3/lef/giolib045.lef
@@file 40: read_physical -lefs "${PDK_PATH}/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ${PDK_PATH}/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef"

Loading LEF file /home/tools/design_kits/cadence/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /home/tools/design_kits/cadence/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

@file 41: }
@file 43: #------------------------------------ [04]
@file 44: switch {bm_stage_3} {
@@file 48: read_netlist $syn/$design/$design.v
#% Begin Load netlist data ... (date=10/09 11:18:58, mem=1055.2M)
*** Begin netlist parsing (mem=1227.9M) ***
Created 489 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/ci_inovador/Documentos/inge4-workspace/synthesis/bm_stage_3/bm_stage_3.v'

*** Memory Usage v#1 (Current mem = 1231.918M, initial mem = 491.883M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1231.9M) ***
#% End Load netlist data ... (date=10/09 11:18:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1069.5M, current mem=1069.5M)
Top level cell is bm_stage_3.
Hooked 978 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell bm_stage_3 ...
*** Netlist is unique.
** info: there are 1074 modules.
** info: there are 88 stdCell insts.

*** Memory Usage v#1 (Current mem = 1295.332M, initial mem = 491.883M) ***
@file 49: }
@file 51: #------------------------------------ [05]
@@file 52: init_design
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc//rcworst/qrcTechFile
Generating auto layer map file.
/home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc//rcbest/qrcTechFile
Generating auto layer map file.
Completed (cpu: 0:00:04.3 real: 0:00:04.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: analysis_normal_slow_max
    RC-Corner Name        : rc_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc//rcworst/qrcTechFile'
 
 Analysis View: analysis_normal_fast_min
    RC-Corner Name        : rc_best
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc//rcbest/qrcTechFile'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/ci_inovador/Documentos/inge4-workspace/constraints/basic.sdc' ...
Current (total cpu=0:00:17.4, real=0:00:17.0, peak res=1466.6M, current mem=1466.6M)
bm_stage_3
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1473.9M, current mem=1473.9M)
Current (total cpu=0:00:17.4, real=0:00:18.0, peak res=1473.9M, current mem=1473.9M)
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
@file 53: #------------------------------------ [06]
@file 54: switch {bm_stage_3} {
@@file 58: connect_global_net VDD -type pg_pin -pin_base_name VDD -inst_base_name *
@@file 59: connect_global_net VSS -type pg_pin -pin_base_name VSS -inst_base_name *
@file 60: }
@file 62: #------------------------------------ [07]
@@file 63: set_db design_process_node 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'medium'.
@file 64: #------------------------------------ [08]
@file 65: switch {bm_stage_3} {
@file 76: # 																		rat den l b r t
@@file 77: create_floorplan -core_density_size 1 0.9 3 3 3 3
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :3.04
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.04
Adjusting core size to PlacementGrid : width :15.8 height : 13.68
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
@file 78: }
@file 80:
@file 81: #------------------------------------ [09]
@@file 82: set_db add_rings_skip_shared_inner_ring none
@@file 83: set_db add_rings_avoid_short 1
add_rings command will avoid shorts while creating rings.
@@file 84: set_db add_rings_ignore_rows 0
add_rings command will consider rows while creating rings.
@@file 85: set_db add_rings_extend_over_row 0
add_rings command will disallow rings to go over rows.
@file 86:
@file 87: switch {bm_stage_3} {
@file 91: # add_rings -type core_rings -jog_distance 0.6 -threshold 0.6 -nets "VDD VSS" -follow core -layer {bottom Metal4 top Metal4 right Metal3 left Metal3} -width 0.7 -spacing 0.4 -offset .6
@@file 92: add_rings -type core_rings -jog_distance 0.6 -threshold 0.6 -nets "VDD VSS" -follow core -layer {bottom Metal11 top Metal11 right Metal10 left Metal10} -width 0.7 -spacing 0.4 -offset 0.6
#% Begin add_rings (date=10/09 11:19:04, mem=1507.3M)


viaInitial starts at Thu Oct  9 11:19:04 2025
viaInitial ends at Thu Oct  9 11:19:04 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1691.5M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
#% End add_rings (date=10/09 11:19:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1510.8M, current mem=1510.8M)
@file 93: }
@file 95:
@file 96: # suspend
@file 97: #------------------------------------ [10]
@file 98: switch {bm_stage_3} {
@file 108: # add_stripes -block_ring_top_layer_limit Metal4 -max_same_layer_jog_length 0.44 -set_to_set_distance 7 -pad_core_ring_top_layer_limit Metal4 -spacing 0.4 -layer Metal3 -width 0.28 -start_offset 1 -nets "VDD VSS"
@@file 109: add_stripes -block_ring_top_layer_limit Metal11 -max_same_layer_jog_length 0.44 -set_to_set_distance 7 -pad_core_ring_top_layer_limit Metal11 -spacing 0.4 -layer Metal10 -width 0.22 -start_offset 1 -nets "VDD VSS"
#% Begin add_stripes (date=10/09 11:19:04, mem=1510.8M)

Initialize fgc environment(mem: 1692.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1692.5M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1692.5M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1692.5M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1692.5M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
add_stripes created 5 wires.
ViaGen created 10 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        5       |       NA       |
|  Via10 |       10       |        0       |
+--------+----------------+----------------+
#% End add_stripes (date=10/09 11:19:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1512.1M, current mem=1512.1M)
@file 110: }
@file 112:
@file 113: #------------------------------------ [11]
@file 114: switch {bm_stage_3} {
@file 118: # route_special -layer_change_range {Metal1(1) Metal4(4)} -block_pin_target nearest_target -allow_jogging 1 -crossover_via_layer_range {Metal1(1) Metal4(4)} -nets "VDD VSS" -allow_layer_change 1 -target_via_layer_range {Metal1(1) Metal4(4)}
@@file 119: route_special -layer_change_range {Metal1(1) Metal11(11)} -block_pin_target nearest_target -allow_jogging 1 -crossover_via_layer_range {Metal2(2) Metal5(5)} -nets "VDD VSS" -allow_layer_change 1 -target_via_layer_range {Metal1(2) Metal11(11)}
#% Begin route_special (date=10/09 11:19:04, mem=1512.1M)
**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Thu Oct  9 11:19:04 2025 ***
SPECIAL ROUTE ran on directory: /home/ci_inovador/Documentos/inge4-workspace/work
SPECIAL ROUTE ran on machine: eltonsilva (Linux 4.18.0-553.36.1.el8_10.x86_64 x86_64 2.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 2
srouteCrossoverViaTopLayer set to 5
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3211.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 27 used
Read in 27 components
  27 core components: 27 unplaced, 0 placed, 0 fixed
Read in 22 logical pins
Read in 22 nets
Read in 2 special nets, 2 routed
Read in 54 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 18
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 9
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3214.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

route_special created 27 wires.
ViaGen created 162 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       27       |       NA       |
|  Via1  |       18       |        0       |
|  Via2  |       18       |        0       |
|  Via3  |       18       |        0       |
|  Via4  |       18       |        0       |
|  Via5  |       18       |        0       |
|  Via6  |       18       |        0       |
|  Via7  |       18       |        0       |
|  Via8  |       18       |        0       |
|  Via9  |       18       |        0       |
+--------+----------------+----------------+
#% End route_special (date=10/09 11:19:04, total cpu=0:00:00.2, real=0:00:00.0, peak res=1540.4M, current mem=1534.1M)
@file 120: }
@file 122:
@file 123: # gui_fit
@file 124: # suspend
@file 125: #------------------------------------ [12]
@file 126: if {[file exists $scr/pins/${design}_pin.tcl]} {...
@file 128: } else {
@@file 129: set_db place_global_place_io_pins 1
@file 130: }
@file 131:
@file 132: # gui_fit
@file 133: # suspend
@file 134:
@file 135: #------------------------------------ [14]
@@file 136: place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:00:17.8/0:00:17.4 (1.0), mem = 1695.8M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting place_design default flow ***
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1787.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.5 mem=1787.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.5 mem=1794.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 49 (47.1%) nets
3		: 22 (21.2%) nets
4     -	14	: 33 (31.7%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=88 (0 fixed + 88 movable) #buf cell=0 #inv cell=11 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=104 #term=348 #term/net=3.35, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=22
stdCell: 88 single + 0 double + 0 multi
Total standard cell length = 0.1132 (mm), area = 0.0002 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.896.
Density for the design = 0.896.
       = stdcell_area 566 sites (194 um^2) / alloc_area 632 sites (216 um^2).
Pin Density = 0.5506.
            = total # of pins 348 / total area 632.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1842.5M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1842.5M
Iteration  3: Total net bbox = 8.051e-01 (5.90e-01 2.15e-01)
              Est.  stn bbox = 8.613e-01 (6.32e-01 2.29e-01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1844.9M
Active setup views:
    analysis_normal_slow_max
Iteration  4: Total net bbox = 2.245e+02 (1.27e+02 9.70e+01)
              Est.  stn bbox = 2.402e+02 (1.39e+02 1.01e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1844.9M
Iteration  5: Total net bbox = 3.440e+02 (2.10e+02 1.34e+02)
              Est.  stn bbox = 3.715e+02 (2.30e+02 1.42e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1844.9M
Iteration  6: Total net bbox = 4.771e+02 (2.40e+02 2.37e+02)
              Est.  stn bbox = 5.190e+02 (2.63e+02 2.56e+02)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1844.9M
*** cost = 4.771e+02 (2.40e+02 2.37e+02) (cpu for global=0:00:00.1) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:00:18.9 mem=1844.9M) ***
Total net bbox length = 5.085e+02 (2.775e+02 2.310e+02) (ext = 1.434e+02)
Move report: Detail placement moves 88 insts, mean move: 1.52 um, max move: 6.04 um 
	Max move on inst (l1_reg[3]): (10.93, 5.54) --> (7.40, 3.04)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1868.9MB
Summary Report:
Instances move: 88 (out of 88 movable)
Instances flipped: 0
Mean displacement: 1.52 um
Max displacement: 6.04 um (Instance: l1_reg[3]) (10.9345, 5.5435) -> (7.4, 3.04)
	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX2
Total net bbox length = 5.796e+02 (3.145e+02 2.651e+02) (ext = 1.361e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1868.9MB
*** Finished place_detail (0:00:18.9 mem=1868.9M) ***
*** End of Placement (cpu=0:00:00.8, real=0:00:02.0, mem=1868.9M) ***
default core: bins with density > 0.750 = 100.00 % ( 1 / 1 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=1868.9M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 355 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 355
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 104 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 104
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 104 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.403600e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1859.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   326 
[NR-eGR]  Metal2   (2V)           306   427 
[NR-eGR]  Metal3   (3H)           288    35 
[NR-eGR]  Metal4   (4V)            50     1 
[NR-eGR]  Metal5   (5H)             1     1 
[NR-eGR]  Metal6   (6V)             4     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          648   790 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 546um
[NR-eGR] Total length: 648um, number of vias: 790
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1843.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing place_design default flow ***
***** Total cpu  0:0:1
***** Total real time  0:0:2
**place_design ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 1843.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :            8
Multi-Bit FF Count           :            0
Total Bit Count              :            8
Total FF Count               :            8
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :        1.656
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops                8                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           19.1             20                                      place_design
*** placeDesign #1 [finish] : cpu/real = 0:00:01.4/0:00:02.4 (0.6), totSession cpu/real = 0:00:19.1/0:00:19.9 (1.0), mem = 1847.4M
@file 137: # check_drc
@file 138:
@file 139: #------------------------------------ [15]
@@file 140: set_db extract_rc_engine pre_route
@@file 141: extract_rc
Extraction called for design 'bm_stage_3' of instances=88 and nets=114 using extraction engine 'pre_route' .
pre_route RC Extraction called for design bm_stage_3.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1847.422M)
@file 142: #------------------------------------ [16]
@file 143: # set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load false
@file 144: # opt_design -pre_cts
@file 145: #------------------------------------ [17]
@@file 146: route_design
#% Begin route_design (date=10/09 11:19:06, mem=1655.9M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1655.93 (MB), peak = 1682.54 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
delaycal_default_net_delay                               1000ps
delaycal_default_net_load                                0.5pf
delaycal_ignore_net_load                                 false
delaycal_input_transition_delay                          0.1ps
delaycal_use_default_delay_limit                         1000
setAnalysisMode -cts                                     postCTS
setAnalysisMode -virtualIPO                              false
setDelayCalMode -engine                                  aae
design_process_node                                      45
extract_rc_coupling_cap_threshold                        0.1
extract_rc_engine                                        pre_route
extract_rc_relative_cap_threshold                        1.0
extract_rc_total_cap_threshold                           0.0
route_design_extract_third_party_compatible              false
getAnalysisMode -cts                                     postCTS
getAnalysisMode -virtualIPO                              false
getDelayCalMode -engine                                  aae
getAnalysisMode -cts                                     postCTS
getAnalysisMode -virtualIPO                              false
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1843.4M, init mem=1843.4M)
*info: Placed = 88            
*info: Unplaced = 0           
Placement Density:89.56%(194/216)
Placement Density (including fixed std cells):89.56%(194/216)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1843.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1843.4M) ***
#**INFO: auto set of droutePostRouteSwapVia to multiCut

route_global_detail

#Start route_global_detail on Thu Oct  9 11:19:11 2025
#
#Generating timing data, please wait...
#112 total nets, 104 already routed, 104 will ignore in trialRoute
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID eltonsilva)
#  Generated on:      Thu Oct  9 11:19:11 2025
#  Design:            bm_stage_3
#  Command:           route_design
###############################################################
#Normalized TNS: 0.000 -> -nan, r2r 0.000 -> -nan, unit 1000.000, clk period 0.000 (ns)
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1718.95 (MB), peak = 1722.94 (MB)
#Library Standard Delay: 41.00ps
#Slack threshold: 82.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1719.01 (MB), peak = 1722.94 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1727.95 (MB), peak = 1729.48 (MB)
#Default setup view is reset to analysis_normal_slow_max.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1727.95 (MB), peak = 1729.48 (MB)
#Current view: analysis_normal_slow_max 
#Current enabled view: analysis_normal_slow_max 
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1727.46 (MB), peak = 1729.48 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=114)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Start routing data preparation on Thu Oct  9 11:19:12 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 112 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1734.24 (MB), peak = 1767.55 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1739.16 (MB), peak = 1767.55 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1739.16 (MB), peak = 1767.55 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 10 (skipped).
#Total number of routable nets = 104.
#Total number of nets in the design = 114.
#104 routable nets do not have any wires.
#104 nets will be global routed.
#
#Finished routing data preparation on Thu Oct  9 11:19:12 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1739.16 (MB)
#Peak memory = 1767.55 (MB)
#
#
#Start global routing on Thu Oct  9 11:19:12 2025
#
#
#Start global routing initialization on Thu Oct  9 11:19:12 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Oct  9 11:19:12 2025
#
#Start routing resource analysis on Thu Oct  9 11:19:12 2025
#
#Routing resource analysis is done on Thu Oct  9 11:19:12 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H          44          60          56    42.86%
#  Metal2         V          94          15          56     0.00%
#  Metal3         H          98           6          56     0.00%
#  Metal4         V          95          14          56     0.00%
#  Metal5         H          98           6          56     0.00%
#  Metal6         V          96          13          56     0.00%
#  Metal7         H          98           6          56     0.00%
#  Metal8         V          96          13          56     0.00%
#  Metal9         H          92          12          56     0.00%
#  Metal10        V          26          17          56    12.50%
#  Metal11        H          31          10          56    14.29%
#  --------------------------------------------------------------
#  Total                    868      18.22%         616     6.33%
#
#
#
#
#Global routing data preparation is done on Thu Oct  9 11:19:12 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1739.16 (MB), peak = 1767.55 (MB)
#
#
#Global routing initialization is done on Thu Oct  9 11:19:12 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1739.16 (MB), peak = 1767.55 (MB)
#
#Skip 1/3 round for no nets in the round...
#Skip 2/3 round for no nets in the round...
#Route nets in 3/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1740.45 (MB), peak = 1767.55 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1740.45 (MB), peak = 1767.55 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 10 (skipped).
#Total number of routable nets = 104.
#Total number of nets in the design = 114.
#
#104 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             104  
#-----------------------------
#        Total             104  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             104  
#-----------------------------
#        Total             104  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        1(1.79%)   (1.79%)
#  Metal3        1(1.79%)   (1.79%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.34%)   (0.34%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.17% H + 0.17% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 560 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 225 um.
#Total wire length on LAYER Metal3 = 278 um.
#Total wire length on LAYER Metal4 = 51 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 6 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 486
#Up-Via Summary (total 486):
#           
#-----------------------
# Metal1            314
# Metal2            154
# Metal3             16
# Metal4              1
# Metal5              1
#-----------------------
#                   486 
#
#Total number of involved regular nets 9
#Maximum src to sink distance  22.2
#Average of max src_to_sink distance  17.7
#Average of ave src_to_sink distance  13.8
#Max overcon = 1 tracks.
#Total overcon = 0.34%.
#Worst layer Gcell overcon rate = 1.79%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.35 (MB)
#Total memory = 1740.52 (MB)
#Peak memory = 1767.55 (MB)
#
#Finished global routing on Thu Oct  9 11:19:12 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1740.52 (MB), peak = 1767.55 (MB)
#Start Track Assignment.
#Done with 95 horizontal wires in 1 hboxes and 98 vertical wires in 1 hboxes.
#Done with 16 horizontal wires in 1 hboxes and 21 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2       210.56 	  0.08%  	  0.00% 	  0.00%
# Metal3       261.31 	  0.21%  	  0.00% 	  0.00%
# Metal4        47.07 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         5.79 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All         524.72  	  0.13% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 514 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 205 um.
#Total wire length on LAYER Metal3 = 257 um.
#Total wire length on LAYER Metal4 = 46 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 6 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 486
#Up-Via Summary (total 486):
#           
#-----------------------
# Metal1            314
# Metal2            154
# Metal3             16
# Metal4              1
# Metal5              1
#-----------------------
#                   486 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1740.64 (MB), peak = 1767.55 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_best /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc/rcbest/qrcTechFile 0.000000 (real) 
#Corner rc_worst /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc/rcworst/qrcTechFile 125.000000 (real) 
#metal1_conn -> Metal1 (1)
#metal2_conn -> Metal2 (2)
#metal3_conn -> Metal3 (3)
#metal4_conn -> Metal4 (4)
#metal5_conn -> Metal5 (5)
#metal6_conn -> Metal6 (6)
#metal7_conn -> Metal7 (7)
#metal8_conn -> Metal8 (8)
#metal9_conn -> Metal9 (9)
#metal10_conn -> Metal10 (10)
#metal11_conn -> Metal11 (11)
#SADV_On
# Corner(s) : 
#rc_best [ 0.00] 
#rc_worst [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [22, 1584]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc/rcbest/qrcTechFile
#found CAPMODEL /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc/rcworst/qrcTechFile
#found RESMODEL /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc/rcbest/qrcTechFile 0.000000 
#found RESMODEL /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc/rcworst/qrcTechFile 125.000000 
#number model r/c [2,2] [22,1584] read
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1769.39 (MB), peak = 1785.95 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.19 (MB)
#Total memory = 1777.83 (MB)
#Peak memory = 1785.95 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 28 horizontal wires in 1 hboxes and 10 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 1 hboxes with single thread on machine with  Core_i5 2.50GHz 24576KB Cache 20CPU...
#Process 0 special clock nets for rc extraction
#Total 104 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     1.49 (MB), total memory =  1779.61 (MB), peak memory =  1785.95 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1779.61 (MB), peak = 1785.95 (MB)
#RC Statistics: 0 Res, 208 Ground Cap, 1 XCap (Edge to Edge)
#Register nets and terms for rcdb /tmp/innovus_temp_35126_eltonsilva_ci_inovador_fibG9F/nr35126_KKS80X.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 556 nodes, 452 edges, and 2 xcaps
#0 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_35126_eltonsilva_ci_inovador_fibG9F/nr35126_KKS80X.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2101.156M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_35126_eltonsilva_ci_inovador_fibG9F/nr35126_KKS80X.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell bm_stage_3 has rcdb /tmp/innovus_temp_35126_eltonsilva_ci_inovador_fibG9F/nr35126_KKS80X.rcdb.d specified
Cell bm_stage_3, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 2077.156M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 41.19 (MB)
#Total memory = 1781.83 (MB)
#Peak memory = 1792.49 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID eltonsilva)
#  Generated on:      Thu Oct  9 11:19:15 2025
#  Design:            bm_stage_3
#  Command:           route_design
###############################################################
#Normalized TNS: 0.000 -> -nan, r2r 0.000 -> -nan, unit 1000.000, clk period 0.000 (ns)
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1795.59 (MB), peak = 1811.98 (MB)
#Library Standard Delay: 41.00ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1795.59 (MB), peak = 1811.98 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1796.24 (MB), peak = 1811.98 (MB)
Worst slack reported in the design = 9999999562023526247432192.000000 (early)

*** writeDesignTiming (0:00:00.0) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1796.49 (MB), peak = 1811.98 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 104
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:00:27.4, real=0:00:29.0, peak res=1812.0M, current mem=1720.4M)
bm_stage_3
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1720.9M, current mem=1720.9M)
Current (total cpu=0:00:27.5, real=0:00:29.0, peak res=1812.0M, current mem=1720.9M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1728.96 (MB), peak = 1811.98 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 104
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 3 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2       213.60 	  0.04%  	  0.00% 	  0.00%
# Metal3       260.31 	  0.18%  	  0.00% 	  0.00%
# Metal4        47.07 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         5.79 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All         526.76  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total wire length = 517 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 208 um.
#Total wire length on LAYER Metal3 = 256 um.
#Total wire length on LAYER Metal4 = 47 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 6 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 486
#Up-Via Summary (total 486):
#           
#-----------------------
# Metal1            314
# Metal2            154
# Metal3             16
# Metal4              1
# Metal5              1
#-----------------------
#                   486 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1728.98 (MB), peak = 1811.98 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.46 (MB)
#Total memory = 1728.98 (MB)
#Peak memory = 1811.98 (MB)
#Start reading timing information from file .timing_file_35126.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 22 ports, 88 instances from timing file .timing_file_35126.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1729.46 (MB), peak = 1811.98 (MB)
#Complete Detail Routing.
#Total wire length = 639 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 13 um.
#Total wire length on LAYER Metal2 = 301 um.
#Total wire length on LAYER Metal3 = 258 um.
#Total wire length on LAYER Metal4 = 63 um.
#Total wire length on LAYER Metal5 = 1 um.
#Total wire length on LAYER Metal6 = 4 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 569
#Up-Via Summary (total 569):
#           
#-----------------------
# Metal1            327
# Metal2            206
# Metal3             34
# Metal4              1
# Metal5              1
#-----------------------
#                   569 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.48 (MB)
#Total memory = 1729.46 (MB)
#Peak memory = 1811.98 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1729.46 (MB), peak = 1811.98 (MB)
#
#Total wire length = 639 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 13 um.
#Total wire length on LAYER Metal2 = 301 um.
#Total wire length on LAYER Metal3 = 258 um.
#Total wire length on LAYER Metal4 = 63 um.
#Total wire length on LAYER Metal5 = 1 um.
#Total wire length on LAYER Metal6 = 4 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 569
#Up-Via Summary (total 569):
#           
#-----------------------
# Metal1            327
# Metal2            206
# Metal3             34
# Metal4              1
# Metal5              1
#-----------------------
#                   569 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 639 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 13 um.
#Total wire length on LAYER Metal2 = 301 um.
#Total wire length on LAYER Metal3 = 258 um.
#Total wire length on LAYER Metal4 = 63 um.
#Total wire length on LAYER Metal5 = 1 um.
#Total wire length on LAYER Metal6 = 4 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 569
#Up-Via Summary (total 569):
#           
#-----------------------
# Metal1            327
# Metal2            206
# Metal3             34
# Metal4              1
# Metal5              1
#-----------------------
#                   569 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#98.25% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1728.48 (MB), peak = 1811.98 (MB)
#CELL_VIEW bm_stage_3,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 639 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 13 um.
#Total wire length on LAYER Metal2 = 301 um.
#Total wire length on LAYER Metal3 = 258 um.
#Total wire length on LAYER Metal4 = 63 um.
#Total wire length on LAYER Metal5 = 1 um.
#Total wire length on LAYER Metal6 = 4 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 569
#Total number of multi-cut vias = 543 ( 95.4%)
#Total number of single cut vias = 26 (  4.6%)
#Up-Via Summary (total 569):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1            24 (  7.3%)       303 ( 92.7%)        327
# Metal2             2 (  1.0%)       204 ( 99.0%)        206
# Metal3             0 (  0.0%)        34 (100.0%)         34
# Metal4             0 (  0.0%)         1 (100.0%)          1
# Metal5             0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                   26 (  4.6%)       543 ( 95.4%)        569 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1728.49 (MB), peak = 1811.98 (MB)
#CELL_VIEW bm_stage_3,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Oct  9 11:19:15 2025
#
#
#Start Post Route Wire Spread.
#Done with 10 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 644 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 13 um.
#Total wire length on LAYER Metal2 = 301 um.
#Total wire length on LAYER Metal3 = 260 um.
#Total wire length on LAYER Metal4 = 65 um.
#Total wire length on LAYER Metal5 = 1 um.
#Total wire length on LAYER Metal6 = 4 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 569
#Total number of multi-cut vias = 543 ( 95.4%)
#Total number of single cut vias = 26 (  4.6%)
#Up-Via Summary (total 569):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1            24 (  7.3%)       303 ( 92.7%)        327
# Metal2             2 (  1.0%)       204 ( 99.0%)        206
# Metal3             0 (  0.0%)        34 (100.0%)         34
# Metal4             0 (  0.0%)         1 (100.0%)          1
# Metal5             0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                   26 (  4.6%)       543 ( 95.4%)        569 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1728.38 (MB), peak = 1811.98 (MB)
#CELL_VIEW bm_stage_3,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1728.38 (MB), peak = 1811.98 (MB)
#CELL_VIEW bm_stage_3,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 644 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 13 um.
#Total wire length on LAYER Metal2 = 301 um.
#Total wire length on LAYER Metal3 = 260 um.
#Total wire length on LAYER Metal4 = 65 um.
#Total wire length on LAYER Metal5 = 1 um.
#Total wire length on LAYER Metal6 = 4 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 569
#Total number of multi-cut vias = 543 ( 95.4%)
#Total number of single cut vias = 26 (  4.6%)
#Up-Via Summary (total 569):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1            24 (  7.3%)       303 ( 92.7%)        327
# Metal2             2 (  1.0%)       204 ( 99.0%)        206
# Metal3             0 (  0.0%)        34 (100.0%)         34
# Metal4             0 (  0.0%)         1 (100.0%)          1
# Metal5             0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                   26 (  4.6%)       543 ( 95.4%)        569 
#
#route_detail Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.61 (MB)
#Total memory = 1728.38 (MB)
#Peak memory = 1811.98 (MB)
#	no debugging net set
#
#route_global_detail statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 69.52 (MB)
#Total memory = 1725.91 (MB)
#Peak memory = 1811.98 (MB)
#Number of warnings = 3
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Thu Oct  9 11:19:15 2025
#
#Default setup view is reset to analysis_normal_slow_max.
#Default setup view is reset to analysis_normal_slow_max.
AAE_INFO: Post Route call back at the end of routeDesign
#route_design: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1717.16 (MB), peak = 1811.98 (MB)
#% End route_design (date=10/09 11:19:15, total cpu=0:00:08.7, real=0:00:09.0, peak res=1812.0M, current mem=1717.2M)
@@file 147: check_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 1986.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 256.1M) ***

@file 148: #------------------------------------ [18]
@file 149: # set_db timing_analysis_type ocv
@file 150: # time_design -post_route >> $lyt/reports/${design}_tns.rpt 
@file 151: # set_interactive_constraint_modes {basic_constraint}
@file 152: # set_propagated_clock [all_clocks] 
@file 153: #------------------------------------ [19]
@@file 154: add_fillers -base_cells {FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1}
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILL32 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILL16 / prefix FILLER).
*INFO:   Added 2 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 7 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 7 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 8 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 24 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 24 new insts, @file 155: #------------------------------------ [20]
@@file 156: check_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2002.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 256.1M) ***

@@file 157: delete_routes -regular_wire_with_drc ;
@file 157: # command to delete routed nets with DRC violations
@file 158:
@@file 159: route_design
#% Begin route_design (date=10/09 11:19:15, mem=1719.7M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1719.26 (MB), peak = 1811.98 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
delaycal_default_net_delay                                                                 1000ps
delaycal_default_net_load                                                                  0.5pf
delaycal_ignore_net_load                                                                   false
delaycal_input_transition_delay                                                            0.1ps
delaycal_use_default_delay_limit                                                           1000
setAnalysisMode -cts                                                                       postCTS
setAnalysisMode -virtualIPO                                                                false
setDelayCalMode -engine                                                                    aae
design_process_node                                                                        45
extract_rc_coupling_cap_threshold                                                          0.1
extract_rc_engine                                                                          pre_route
extract_rc_relative_cap_threshold                                                          1.0
extract_rc_total_cap_threshold                                                             0.0
extract_rc_model_file                                                                      rc_model.bin
route_design_detail_use_lef_pin_taper_rule                                                 true
route_design_detail_use_min_spacing_for_blockage                                           auto
route_design_extract_third_party_compatible                                                false
route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
route_design_strict_honor_route_rule                                                       false
setNanoRouteMode -timingEngine                                                             .timing_file_35126.tif.gz
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -virtualIPO                                                                false
getDelayCalMode -engine                                                                    aae
getNanoRouteMode -timingEngine                                                             .timing_file_35126.tif.gz
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -virtualIPO                                                                false
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2000.6M, init mem=2000.6M)
*info: Placed = 112           
*info: Unplaced = 0           
Placement Density:100.00%(216/216)
Placement Density (including fixed std cells):100.00%(216/216)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2000.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2000.6M) ***
#**INFO: auto set of droutePostRouteSwapVia to multiCut

route_global_detail

#Start route_global_detail on Thu Oct  9 11:19:20 2025
#
#Warning: design is detail-routed. Trial route is skipped!
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=114)
#Start reading timing information from file .timing_file_35126.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 22 ports, 88 instances from timing file .timing_file_35126.tif.gz.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 10 (skipped).
#Total number of routable nets = 104.
#Total number of nets in the design = 114.
#104 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Thu Oct  9 11:19:20 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 112 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1724.45 (MB), peak = 1811.98 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1728.95 (MB), peak = 1811.98 (MB)
#
#Finished routing data preparation on Thu Oct  9 11:19:20 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.51 (MB)
#Total memory = 1728.95 (MB)
#Peak memory = 1811.98 (MB)
#
#
#Start global routing on Thu Oct  9 11:19:20 2025
#
#
#Start global routing initialization on Thu Oct  9 11:19:20 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.51 (MB)
#Total memory = 1728.95 (MB)
#Peak memory = 1811.98 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1728.95 (MB), peak = 1811.98 (MB)
#Complete Detail Routing.
#Total wire length = 644 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 13 um.
#Total wire length on LAYER Metal2 = 301 um.
#Total wire length on LAYER Metal3 = 260 um.
#Total wire length on LAYER Metal4 = 65 um.
#Total wire length on LAYER Metal5 = 1 um.
#Total wire length on LAYER Metal6 = 4 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 569
#Total number of multi-cut vias = 543 ( 95.4%)
#Total number of single cut vias = 26 (  4.6%)
#Up-Via Summary (total 569):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1            24 (  7.3%)       303 ( 92.7%)        327
# Metal2             2 (  1.0%)       204 ( 99.0%)        206
# Metal3             0 (  0.0%)        34 (100.0%)         34
# Metal4             0 (  0.0%)         1 (100.0%)          1
# Metal5             0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                   26 (  4.6%)       543 ( 95.4%)        569 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.06 (MB)
#Total memory = 1729.01 (MB)
#Peak memory = 1811.98 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1729.01 (MB), peak = 1811.98 (MB)
#
#Total wire length = 644 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 13 um.
#Total wire length on LAYER Metal2 = 301 um.
#Total wire length on LAYER Metal3 = 260 um.
#Total wire length on LAYER Metal4 = 65 um.
#Total wire length on LAYER Metal5 = 1 um.
#Total wire length on LAYER Metal6 = 4 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 569
#Total number of multi-cut vias = 543 ( 95.4%)
#Total number of single cut vias = 26 (  4.6%)
#Up-Via Summary (total 569):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1            24 (  7.3%)       303 ( 92.7%)        327
# Metal2             2 (  1.0%)       204 ( 99.0%)        206
# Metal3             0 (  0.0%)        34 (100.0%)         34
# Metal4             0 (  0.0%)         1 (100.0%)          1
# Metal5             0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                   26 (  4.6%)       543 ( 95.4%)        569 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 644 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 13 um.
#Total wire length on LAYER Metal2 = 301 um.
#Total wire length on LAYER Metal3 = 260 um.
#Total wire length on LAYER Metal4 = 65 um.
#Total wire length on LAYER Metal5 = 1 um.
#Total wire length on LAYER Metal6 = 4 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 569
#Total number of multi-cut vias = 543 ( 95.4%)
#Total number of single cut vias = 26 (  4.6%)
#Up-Via Summary (total 569):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1            24 (  7.3%)       303 ( 92.7%)        327
# Metal2             2 (  1.0%)       204 ( 99.0%)        206
# Metal3             0 (  0.0%)        34 (100.0%)         34
# Metal4             0 (  0.0%)         1 (100.0%)          1
# Metal5             0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                   26 (  4.6%)       543 ( 95.4%)        569 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#No area is rerouted by ECO routing. Post route via swapping is skipped.
#   number of violations = 0
#cpu time = 00:00:33, elapsed time = 488894:19:21, memory = 1729.01 (MB), peak = 1811.98 (MB)
#CELL_VIEW bm_stage_3,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total wire length = 644 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 13 um.
#Total wire length on LAYER Metal2 = 301 um.
#Total wire length on LAYER Metal3 = 260 um.
#Total wire length on LAYER Metal4 = 65 um.
#Total wire length on LAYER Metal5 = 1 um.
#Total wire length on LAYER Metal6 = 4 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 569
#Total number of multi-cut vias = 543 ( 95.4%)
#Total number of single cut vias = 26 (  4.6%)
#Up-Via Summary (total 569):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1            24 (  7.3%)       303 ( 92.7%)        327
# Metal2             2 (  1.0%)       204 ( 99.0%)        206
# Metal3             0 (  0.0%)        34 (100.0%)         34
# Metal4             0 (  0.0%)         1 (100.0%)          1
# Metal5             0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                   26 (  4.6%)       543 ( 95.4%)        569 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1728.86 (MB), peak = 1811.98 (MB)
#CELL_VIEW bm_stage_3,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Oct  9 11:19:20 2025
#
#
#Start Post Route Wire Spread.
#Done with 3 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 644 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 13 um.
#Total wire length on LAYER Metal2 = 301 um.
#Total wire length on LAYER Metal3 = 260 um.
#Total wire length on LAYER Metal4 = 65 um.
#Total wire length on LAYER Metal5 = 1 um.
#Total wire length on LAYER Metal6 = 4 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 569
#Total number of multi-cut vias = 543 ( 95.4%)
#Total number of single cut vias = 26 (  4.6%)
#Up-Via Summary (total 569):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1            24 (  7.3%)       303 ( 92.7%)        327
# Metal2             2 (  1.0%)       204 ( 99.0%)        206
# Metal3             0 (  0.0%)        34 (100.0%)         34
# Metal4             0 (  0.0%)         1 (100.0%)          1
# Metal5             0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                   26 (  4.6%)       543 ( 95.4%)        569 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1729.16 (MB), peak = 1811.98 (MB)
#CELL_VIEW bm_stage_3,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1729.16 (MB), peak = 1811.98 (MB)
#CELL_VIEW bm_stage_3,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 644 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 13 um.
#Total wire length on LAYER Metal2 = 301 um.
#Total wire length on LAYER Metal3 = 260 um.
#Total wire length on LAYER Metal4 = 65 um.
#Total wire length on LAYER Metal5 = 1 um.
#Total wire length on LAYER Metal6 = 4 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 569
#Total number of multi-cut vias = 543 ( 95.4%)
#Total number of single cut vias = 26 (  4.6%)
#Up-Via Summary (total 569):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1            24 (  7.3%)       303 ( 92.7%)        327
# Metal2             2 (  1.0%)       204 ( 99.0%)        206
# Metal3             0 (  0.0%)        34 (100.0%)         34
# Metal4             0 (  0.0%)         1 (100.0%)          1
# Metal5             0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                   26 (  4.6%)       543 ( 95.4%)        569 
#
#route_detail Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.21 (MB)
#Total memory = 1729.16 (MB)
#Peak memory = 1811.98 (MB)
#	no debugging net set
#
#route_global_detail statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.83 (MB)
#Total memory = 1724.11 (MB)
#Peak memory = 1811.98 (MB)
#Number of warnings = 2
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Thu Oct  9 11:19:20 2025
#
#Default setup view is reset to analysis_normal_slow_max.
#Default setup view is reset to analysis_normal_slow_max.
AAE_INFO: Post Route call back at the end of routeDesign
#route_design: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1724.16 (MB), peak = 1811.98 (MB)
#% End route_design (date=10/09 11:19:20, total cpu=0:00:05.3, real=0:00:05.0, peak res=1724.2M, current mem=1724.2M)
@file 160:
@@file 161: check_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2013.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 1.00  MEM: 256.1M) ***

@@file 162: route_eco -fix_drc ;
**INFO: User settings:
design_process_node                                                                        45
extract_rc_model_file                                                                      rc_model.bin
route_design_detail_use_lef_pin_taper_rule                                                 true
route_design_detail_use_min_spacing_for_blockage                                           auto
route_design_extract_third_party_compatible                                                false
route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
route_design_strict_honor_route_rule                                                       false
setNanoRouteMode -timingEngine                                                             .timing_file_35126.tif.gz
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -virtualIPO                                                                false
getDelayCalMode -engine                                                                    aae
getNanoRouteMode -timingEngine                                                             .timing_file_35126.tif.gz
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -virtualIPO                                                                false

route_detail -fix_drc

#Start route_detail on Thu Oct  9 11:19:25 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=114)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#WARNING (NRDB-942) Reset route_design_exp_with_eco_for_shielding to false because there is no existing shielding wire.
#Start routing data preparation on Thu Oct  9 11:19:25 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 112 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Processed 24/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(24 insts marked dirty, reset pre-exisiting dirty flag on 24 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1728.72 (MB), peak = 1811.98 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1733.03 (MB), peak = 1811.98 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 100.0% of the total area was rechecked for DRC, and 0.0% required routing.
#   number of violations = 0
#24 out of 112 instances (21.4%) need to be verified(marked ipoed), dirty area = 5.6%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1733.53 (MB), peak = 1811.98 (MB)
#Complete Detail Routing.
#Total wire length = 644 um.
#Total half perimeter of net bounding box = 630 um.
#Total wire length on LAYER Metal1 = 13 um.
#Total wire length on LAYER Metal2 = 301 um.
#Total wire length on LAYER Metal3 = 260 um.
#Total wire length on LAYER Metal4 = 65 um.
#Total wire length on LAYER Metal5 = 1 um.
#Total wire length on LAYER Metal6 = 4 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 569
#Total number of multi-cut vias = 543 ( 95.4%)
#Total number of single cut vias = 26 (  4.6%)
#Up-Via Summary (total 569):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1            24 (  7.3%)       303 ( 92.7%)        327
# Metal2             2 (  1.0%)       204 ( 99.0%)        206
# Metal3             0 (  0.0%)        34 (100.0%)         34
# Metal4             0 (  0.0%)         1 (100.0%)          1
# Metal5             0 (  0.0%)         1 (100.0%)          1
#-----------------------------------------------------------
#                   26 (  4.6%)       543 ( 95.4%)        569 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.11 (MB)
#Total memory = 1733.53 (MB)
#Peak memory = 1811.98 (MB)
#	no debugging net set
#
#route_detail statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.32 (MB)
#Total memory = 1728.48 (MB)
#Peak memory = 1811.98 (MB)
#Number of warnings = 1
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete route_detail on Thu Oct  9 11:19:25 2025
#
@file 162: # tries to fix remaining violation nets
@@file 163: check_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2017.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 264.1M) ***

@file 164: # delete_routes -layer 6
@file 165: #  -route_only_layers 4:5;# route_only_layers option restricts eco routing to specified layer range 
@file 166: # check_drc
@file 167:
@file 168: #------------------------------------ [21]
@file 169: # add_metal_fill -layers {Metal1 Metal2 Metal3 Metal4}
@file 170:
@file 171: #------------------------------------ [22]
@@file 172: check_antenna
 *** Starting Verify Antenna (MEM: 2281.1) ***

Report File: bm_stage_3.verify_antenna.rpt
  VERIFY Antenna ...... Starting Verification
  VERIFY Antenna ...... Using new threading
Verification Complete: 0 Violations
 *** End Verify Antenna (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***

******* DONE VERIFY ANTENNA ********
@file 173: puts "SALVAR DESIGN?"
SALVAR DESIGN?
@file 174: # suspend
@@file 175: write_netlist $lyt/${design}/${design}_lyt.v
Writing Netlist "/home/ci_inovador/Documentos/inge4-workspace/layout/bm_stage_3/bm_stage_3_lyt.v" ...
@@file 176: write_sdf -edge check_edge -map_setuphold merge_always -map_recrem merge_always -version 3.0  $lyt/${design}/${design}_lyt.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2285.09 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: bm_stage_3
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'bm_stage_3' of instances=112 and nets=114 using extraction engine 'pre_route' .
pre_route RC Extraction called for design bm_stage_3.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2293.090M)
Start delay calculation (fullDC) (1 T). (MEM=2293.09)
Total number of fetched objects 112
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 112
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2333.32 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2333.32 CPU=0:00:00.1 REAL=0:00:00.0)
@@file 177: get_db power_method
@@file 178: report_power -power_unit uW > $lyt/${design}/reports/${design}_pwr.rpt
** NOTE: Created directory path '/home/ci_inovador/Documentos/inge4-workspace/layout/bm_stage_3/reports' for file '/home/ci_inovador/Documentos/inge4-workspace/layout/bm_stage_3/reports/bm_stage_3_pwr.rpt'.
env CDS_WORKAREA is set to /home/ci_inovador/Documentos/inge4-workspace/work
@@file 179: set_db power_corner min
@file 180: #   write_stream -mode ALL -unit 2000 $lyt/${design}.gsd
@@file 181: write_def -floorplan -netlist -routing $lyt/${design}/${design}_lyt.def
Writing DEF file '/home/ci_inovador/Documentos/inge4-workspace/layout/bm_stage_3/bm_stage_3_lyt.def', current time is Thu Oct  9 11:19:26 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file '/home/ci_inovador/Documentos/inge4-workspace/layout/bm_stage_3/bm_stage_3_lyt.def' is written, current time is Thu Oct  9 11:19:26 2025 ...
@@file 182: report_area > $lyt/${design}/reports/${design}_area.rpt
@file 183: # report_timing -unconstrained > $lyt/${design}/reports/${design}_timing.rpt
@@file 184: write_db $design.enc
slow_timing fast_timing
#% Begin save design ... (date=10/09 11:19:26, mem=1791.1M)
% Begin Save ccopt configuration ... (date=10/09 11:19:26, mem=1791.1M)
% End Save ccopt configuration ... (date=10/09 11:19:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1792.3M, current mem=1792.3M)
% Begin Save netlist data ... (date=10/09 11:19:26, mem=1792.3M)
Writing Binary DB to bm_stage_3.enc/bm_stage_3.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/09 11:19:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1792.9M, current mem=1792.9M)
Saving symbol-table file ...
Saving congestion map file bm_stage_3.enc/bm_stage_3.route.congmap.gz ...
% Begin Save AAE data ... (date=10/09 11:19:26, mem=1792.9M)
Saving AAE Data ...
% End Save AAE data ... (date=10/09 11:19:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1792.9M, current mem=1792.9M)
Saving preference file bm_stage_3.enc/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=10/09 11:19:27, mem=1798.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=10/09 11:19:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1798.6M, current mem=1798.6M)
Saving PG file bm_stage_3.enc/bm_stage_3.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Oct  9 11:19:27 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2093.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=10/09 11:19:27, mem=1798.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=10/09 11:19:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1798.8M, current mem=1798.8M)
% Begin Save routing data ... (date=10/09 11:19:27, mem=1798.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2093.8M) ***
% End Save routing data ... (date=10/09 11:19:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1798.9M, current mem=1798.9M)
Saving property file bm_stage_3.enc/bm_stage_3.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2096.8M) ***
#Saving pin access data to file bm_stage_3.enc/bm_stage_3.apa ...
#
Saving preRoute extracted patterns in file 'bm_stage_3.enc/bm_stage_3.techData.gz' ...
Saving preRoute extraction data in directory 'bm_stage_3.enc/extraction/' ...
% Begin Save power constraints data ... (date=10/09 11:19:27, mem=1802.1M)
% End Save power constraints data ... (date=10/09 11:19:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1802.1M, current mem=1802.1M)
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
Generated self-contained design bm_stage_3.enc
#% End save design ... (date=10/09 11:19:27, total cpu=0:00:00.8, real=0:00:01.0, peak res=1829.3M, current mem=1804.7M)
*** Message Summary: 0 warning(s), 0 error(s)

@@file 185: gui_fit
@@file 186: gui_create_floorplan_snapshot -dir $ROOT/pics/$design/ -name $design.png -overwrite
Starting snapshot creation...
### Start verbose source output (echo_comments mode) for 'checkplace.ss.rpt' ...
###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID eltonsilva)
#  Generated on:      Thu Oct  9 11:19:27 2025
#  Design:            bm_stage_3
#  Command:           gui_create_floorplan_snapshot -dir /home/ci_inovador/Documentos/inge4-workspace/pics/bm_stage_3/ -name bm_stage_3.png -overwrite
###############################################################

## No violations found ##

## Summary: 
#########################################################
## Number of Placed Instances = 112
## Number of Unplaced Instances = 0
## Placement Density:100.00%(216/216)
## Placement Density (including fixed std cells):100.00%(216/216)
### End verbose source output for 'checkplace.ss.rpt'.
Completed snapshot creation (cpu = 0:0:0, real = 0:0:0, mem = 2346.02M, memory increment = 192.91M)
Saving snapshot for fplan view to ss_bm_stage_3.png.fplan.gif
Saving snapshot for amoeba view to ss_bm_stage_3.png.amoeba.gif
Saving snapshot for place view to ss_bm_stage_3.png.place.gif
@file 187:
@@file 188: set_analysis_view -setup analysis_normal_fast_min -hold analysis_normal_fast_min
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Completed (cpu: 0:00:00.0 real: 0:00:00.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: analysis_normal_fast_min
    RC-Corner Name        : rc_best
    RC-Corner Index       : 0
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc//rcbest/qrcTechFile'
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/ci_inovador/Documentos/inge4-workspace/constraints/basic.sdc' ...
Current (total cpu=0:00:39.6, real=0:00:41.0, peak res=1885.7M, current mem=1825.2M)
bm_stage_3
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1825.8M, current mem=1825.8M)
Current (total cpu=0:00:39.6, real=0:00:41.0, peak res=1885.7M, current mem=1825.8M)
@file 189:
@@file 190: set_db timing_analysis_check_type hold
@@file 191: report_timing -unconstrained > $lyt/${design}/reports/${design}_hold_f_timing.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE DB initialization (MEM=2314.25 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: bm_stage_3
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2323.54)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 112
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2382.75 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2382.75 CPU=0:00:00.0 REAL=0:00:00.0)
@@file 192: set_db timing_analysis_check_type setup
@@file 193: report_timing -unconstrained > $lyt/${design}/reports/${design}_setup_f_timing.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: bm_stage_3
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2363.23)
*** Calculating scaling factor for slow libraries using the default operating condition of each library.
Total number of fetched objects 112
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2374.75 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2374.75 CPU=0:00:00.0 REAL=0:00:00.0)
@file 194:
@file 195:
@@file 196: set_analysis_view -setup analysis_normal_slow_max -hold analysis_normal_slow_max
The system is switching to MMMC mode. Existing timing, extraction and delay/sdf information from single mode will be reset. Please respecify spef for specific RC corners and/or sdf information for specific views.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'rc_worst' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Completed (cpu: 0:00:00.0 real: 0:00:00.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: analysis_normal_slow_max
    RC-Corner Name        : rc_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc//rcworst/qrcTechFile'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/ci_inovador/Documentos/inge4-workspace/constraints/basic.sdc' ...
Current (total cpu=0:00:40.1, real=0:00:42.0, peak res=1901.0M, current mem=1827.0M)
bm_stage_3
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1827.6M, current mem=1827.6M)
Current (total cpu=0:00:40.2, real=0:00:42.0, peak res=1901.0M, current mem=1827.6M)
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
@file 197:
@@file 198: set_db timing_analysis_check_type hold
@@file 199: report_timing -unconstrained > $lyt/${design}/reports/${design}_hold_s_timing.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE DB initialization (MEM=2320.5 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: bm_stage_3
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'bm_stage_3' of instances=112 and nets=114 using extraction engine 'pre_route' .
pre_route RC Extraction called for design bm_stage_3.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2316.496M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2332.56)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 112
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2399.77 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2399.77 CPU=0:00:00.0 REAL=0:00:00.0)
@@file 200: set_db timing_analysis_check_type setup
@@file 201: report_timing -unconstrained > $lyt/${design}/reports/${design}_setup_s_timing.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: bm_stage_3
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2380.25)
*** Calculating scaling factor for slow libraries using the default operating condition of each library.
Total number of fetched objects 112
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2391.77 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2391.77 CPU=0:00:00.0 REAL=0:00:00.0)
@file 202:
@file 203: exit

*** Memory Usage v#1 (Current mem = 2348.770M, initial mem = 491.883M) ***
*** Message Summary: 40 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:00:40.5, real=0:00:42.0, mem=2348.8M) ---
