# Introduction #
This site is for sharing our reseach work with the public, for contact, please email to issng{at}mail.sysu.edu.cn.
  1. <font color='red'><code>*NEW*</code></font>**G. Nong**, W. H. Chan, S. Q. Hu and Y. Wu, Induced Sorting Suffixes in External Memory, ACM Transactions on Information Systems, To Appear. `[`[draft](https://drive.google.com/file/d/0B1GYOUevYvUFNnJCdkVkSk1nREE/view?usp=sharing), [code](https://drive.google.com/file/d/0B1GYOUevYvUFZHROVlg5LWxCOUU/view?usp=sharing)`]`
  1. W. H. Chan and **G. Nong**, The Game Chromatic Index of Some Trees of Maximum Degree 4, Discrete Applied Mathematics, Vol. 170, No. 19, Jun. 2014.
  1. **G. Nong**, W. H. Chan, S. Zhang and X. F. Guan,  Suffix Array Construction in External Memory Using D-Critical Substrings, ACM Transactions on Information Systems, Vol. 32, No. 1, Jan. 2014.
  1. **G. Nong**, Practical Linear-Time O(1)-Workspace Suffix Sorting for Constant Alphabets, ACM Transactions on Information Systems, Vol. 31, No. 3, Jul. 2013. `[`[draft](http://ge-nong.googlecode.com/files/saca-k-tois.pdf), [code](http://ge-nong.googlecode.com/files/saca-k-tois-20130413.zip)`]`(The presented algorithm, called SACA-K, was previously called OSACA and described here: [An Optimal Suffix Array Construction Algorithm](http://ge-nong.googlecode.com/files/tr-osaca-nong.pdf), Technical Report, Department of Computer Science, Sun Yat-sen University, 2011.)
  1. **G. Nong**, S. Zhang and W. H. Chan, Two Efficient Algorithms for Linear Time Suffix Array Construction, IEEE Transactions on Computers, Vol. 60, No. 10, Oct. 2011. `[`[draft](http://ge-nong.googlecode.com/files/Two%20Efficient%20Algorithms%20for%20Linear%20Time%20Suffix%20Array%20Construction.pdf), [SA-IS code](http://ge-nong.googlecode.com/files/sa-is.zip), [SA-DS code](http://ge-nong.googlecode.com/files/sa-ds.zip)`]`
  1. **G. Nong**, S. Zhang and W. H. Chan, Computing the Inverse Sort Transform in Linear Time, ACM Transactions on Algorithms, Vol. 7, No. 2, Mar. 2011. `[`[draft](http://ge-nong.googlecode.com/files/Computing%20the%20Inverse%20Sort%20Transform%20in%20Linear%20Time.pdf), [code](http://ge-nong.googlecode.com/files/ist_alg.zip)`]`
  1. **G. Nong** and S. Zhang, Efficient Algorithms for the Inverse Sort Transform, IEEE Transactions on Computers, Vol. 56, No. 11, Nov. 2007. `[`[draft](http://ge-nong.googlecode.com/files/Efficient%20Algorithms%20for%20the%20Inverse%20Sort%20Transform.pdf), [code](http://ge-nong.googlecode.com/files/ist_alg.zip)`]`
  1. K. D. Nguyen, Y. Pan and **G. Nong**, Parallel Progressive Multiple Sequence Alignment on Reconfigurable Mesh, BMC Genomics, Vol. 12, 2011. `[`[draft](http://ge-nong.googlecode.com/files/Parallel%20Progressive%20Multiple%20Sequence%20Alignment%20on%20Reconfigurable%20Mesh.pdf)`]`
  1. **G. Nong**, S. Zhang and W. H. Chan, Linear Time Suffix Array Construction Using D-Critical Substrings, Proceedings of 20th Combinatorial Pattern Matching (CPM), Jun. 2009, Lille, France. `[`[draft](http://ge-nong.googlecode.com/files/Linear%20Time%20Suffix%20Array%20Construction%20Using%20D-Critical%20Substrings.pdf)`]`
  1. **G. Nong**, S. Zhang and W. H. Chan, Linear Suffix Array Construction by Almost Pure Induced-Sorting, Proceedings of 19th IEEE Data Compression Conference (IEEE DCC), Mar. 2009, Snowbird, Saltlake City, US. `[`[draft](http://ge-nong.googlecode.com/files/Linear%20Suffix%20Array%20Construction%20by%20Almost%20Pure%20Induced-Sorting.pdf)`]`
  1. S. Zhang and **G. Nong**, Fast and Space Efficient Linear Suffix Array Construction, Proceedings of IEEE Data Compression Conference (IEEE DCC), Mar. 2008.
  1. **G. Nong** and S. Zhang, Optimal Lightweight Construction of Suffix Arrays for Constant Alphabets, Proceedings of 10th Workshop on Algorithms and Data Structures (WADS), Aug. 2007, LNCS 4619.
  1. **G. Nong**, S. Zhang and W. H. Chan, Computing Inverse ST in Linear Complexity, Proceedings of 19th Combinatorial Pattern Matching (CPM), Jun. 2008, Pisa, Italy.
  1. **G. Nong** and S. Zhang, An Efficient Algorithm for the Inverse ST Problem, Proceedings of IEEE Data Compression Conference (IEEE DCC), Mar. 2007.
  1. **G. Nong** and S. Zhang, Unifying the Burrows-Wheeler and the Schindler Transforms, Proceedings of IEEE Data Compression Conference (IEEE DCC), Mar. 2006.
  1. **G. Nong**, S. Zhang and X. L. Lin, An Efficient MAC Protocol for Optical WDM Networks with Simulation Evaluation, Proceedings of 31st IEEE Conference on Local Computer Networks (IEEE LCN), 2006.
  1. S. Q. Hu, Y. Wu and **G. Nong**, A Load-Balanced Pipeline Architecture for IP Route Lookup, Proceedings of IEEE ComCompAp, Apr. 2013, Hong Kong.
  1. Y. Wu and **G. Nong**, A Scalable Pipeline Architecture for IPv4/IPv6 Route Lookup, Proceedings of 18th IEEE ICON, Dec. 2012, Singapore.
  1. Y. Wu and **G. Nong**, A Pipeline IP Lookup Architecture with Random Duplicate Allocation, Proceedings of 21st IEEE ICCCN, Jul. 2012, Munich, Germany. `[`[draft](http://ge-nong.googlecode.com/files/A%20Pipeline%20IP%20Lookup%20Architecture%20with%20Random%20Duplicate%20Allocation.pdf)`]`
  1. Y. Wu and **G. Nong**, A Scalable Routing Architecture for Prefix Tries, Proceedings of 17th IEEE ICON, Dec. 2011, Singapore. `[`[draft](http://ge-nong.googlecode.com/files/A%20Scalable%20Routing%20Architecture%20for%20Prefix%20Tries.pdf)`]`
  1. L. Yu, **G. Nong** and M. Hamdi, A Framed Packet Switch Without Control Loop, Proceedings of 20th IEEE ICCCN, Aug. 2011, Maui Hawaii, US. `[`[draft](http://ge-nong.googlecode.com/files/A%20Framed%20Packet%20Switch%20Without%20Control%20Loop.pdf)`]`
  1. **G. Nong**, N. Situ and M. Hamdi, Delay Analysis of Combined Input-Crosspoint Queueing Switches, Proceedings of 16th IEEE ICCCN, Aug. 2007, Honolulu, Hawaii, US.
  1. **G. Nong**, M Hamdi and J. K. Muppala, Performance Evaluation of Multiple Input-Queued ATM Switches with PIM Scheduling under Bursty Traffic, IEEE Transactions on Communications, Volume 49, [Issue 8](https://code.google.com/p/ge-nong/issues/detail?id=8), Aug. 2001, pp. 1329-1333. `[`[draft](http://ge-nong.googlecode.com/files/Performance%20Evaluation%20of%20Multiple%20Input-Queued%20ATM%20Switches%20with%20PIM%20Scheduling%20under%20Bursty%20Traffic.pdf)`]`
  1. **G. Nong**, J.K. Muppala and M. Hamdi, Analysis of Non-blocking ATM Switches with Multiple Input Queues, IEEE/ACM Transactions on Networking, Vol.7, Feb. 1999. `[`[draft](http://ge-nong.googlecode.com/files/Analysis%20of%20Non-blocking%20ATM%20Switches%20with%20Multiple%20Input%20Queues.pdf)`]`
  1. **G. Nong** and M. Hamdi, On the Provision of Quality-of-Service Guarantees for input-Queued Switches, IEEE Communication Magazine, Dec. 2000. `[`[draft](http://ge-nong.googlecode.com/files/On%20the%20Provision%20of%20Quality-of-Service%20Guarantees%20for%20input-Queued%20Switches.pdf)`]`
  1. **G. Nong** and M. Hamdi, Burst-Based Scheduling Algorithms for Non-blocking ATM Switches with Multiple Input Queues, IEEE Communication Letters, Vol. 4, No. 6, pp. 202-204, June 2000.
  1. **G. Nong**, M. Hamdi and J.K. Muppala, Performance Evaluation of a Scheduling Algorithm for Multiple Input-Queued ATM Switches, Informatica, Vol.23, No.3, pp. 369-381, Sept. 1999.
  1. **G. Nong**, J. Muppala, and M. Hamdi, Performance Analysis of Input Queuing ATM Switches with Parallel Iterative Matching Scheduling, ATM Networks: Performance Modeling and AnalyÂ­sis, IFIP Publishers Chapman and Hall, London, 1998.
  1. **G. Nong** and M. Hamdi, Providing QoS Guarantees for Unicast/multicast Traffic with Fixed and Variable Length Packets in Multiple Input-queued Switches, Proceedings of Sixth IEEE Symposium on Computers and Communications, 2001, pp. 166 -171
  1. **G. Nong** and M. Hamdi, On the Provision of Integrated QoS Guarantees of Unicast and Multicast Traffic in Input-Queued Switches, GlobeCom'99 (Symposia on Global Internet), pp. 1742-1747.
  1. **G. Nong**, M. Hamdi and J. K. Muppala, Analytical Analysis of ATM Switches with Multiple Input Queues with Bursty Traffic, GlobeCom'99, pp. 1222-1226.
  1. **G. Nong**, M. Hamdi and K. B. Letaief, Efficient Scheduling of Variable-Length IP Packets on High Speed Switches, GlobeCom'99, pp. 1407-1411.
  1. **G. Nong**, M. Hamdi and J. K. Muppala, Analytical Modeling of A High-Speed Scheduling Algorithm for Multiple Input-Queued ATM Switches, International Conference on Broadband Switching Systems (BSS '99).
  1. **G. Nong**, J. K. Muppala and M. Hamdi, Analysis of Non-blocking ATM Switches with Multiple Input Queues, GlobeCom'97, pp. 531-535.
  1. **G. Nong**, J. K. Muppala and M. Hamdi, A Performance Model for ATM Switches with Multiple Input Queues, Sixth International Conference on Computer Communications and Networks, (IC3N)'97, pp. 222-227.