// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
// Date        : Mon Feb  1 13:50:09 2021
// Host        : ekleer running 64-bit SUSE Linux Enterprise Server 15
// Command     : write_verilog /home/ulabidez/pc/Netlist/RSA/RSA.v -force
// Design      : modexp
// Purpose     : This is a Verilog netlist of the current design or from a specific cell of the design. The output is an
//               IEEE 1364-2001 compliant Verilog HDL file that contains netlist information obtained from the input
//               design files.
// Device      : xc7k325tffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* ADDRESS_WIDTH = "8" *) (* ADDR_CTRL = "8'b00001000" *) (* ADDR_CYCLES_HIGH = "8'b00010000" *) 
(* ADDR_CYCLES_LOW = "8'b00010001" *) (* ADDR_EXPONENT_DATA = "8'b01000001" *) (* ADDR_EXPONENT_LENGTH = "8'b00100001" *) 
(* ADDR_EXPONENT_PTR_RST = "8'b01000000" *) (* ADDR_MESSAGE_DATA = "8'b01010001" *) (* ADDR_MESSAGE_PTR_RST = "8'b01010000" *) 
(* ADDR_MODULUS_DATA = "8'b00110001" *) (* ADDR_MODULUS_LENGTH = "8'b00100000" *) (* ADDR_MODULUS_PTR_RST = "8'b00110000" *) 
(* ADDR_NAME0 = "8'b00000000" *) (* ADDR_NAME1 = "8'b00000001" *) (* ADDR_RESULT_DATA = "8'b01100001" *) 
(* ADDR_RESULT_PTR_RST = "8'b01100000" *) (* ADDR_STATUS = "8'b00001001" *) (* ADDR_VERSION = "8'b00000010" *) 
(* CORE_NAME0 = "1836016741" *) (* CORE_NAME1 = "2020614176" *) (* CORE_VERSION = "808334642" *) 
(* CTRL_INIT_BIT = "0" *) (* CTRL_NEXT_BIT = "1" *) (* DEFAULT_EXPLENGTH = "8'b10000000" *) 
(* DEFAULT_MODLENGTH = "8'b10000000" *) (* ECO_CHECKSUM = "bbfcefc1" *) (* OPERAND_WIDTH = "32" *) 
(* STATUS_READY_BIT = "0" *) 
(* STRUCTURAL_NETLIST = "yes" *)
module modexp
   (clk,
    reset_n,
    cs,
    we,
    address,
    write_data,
    read_data);
  input clk;
  input reset_n;
  input cs;
  input we;
  input [7:0]address;
  input [31:0]write_data;
  output [31:0]read_data;

  wire \<const0> ;
  wire \<const1> ;
  wire \FSM_onehot_montprod_ctrl_reg[0]_i_1_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[0]_i_2_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[0]_i_3_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[0]_i_4_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[1]_i_1_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[4]_i_1_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[4]_i_2_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[6]_i_1_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[6]_i_4_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[6]_i_5_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[6]_i_6_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[6]_i_7_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[7]_i_1_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[7]_i_2_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[7]_i_3_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[7]_i_4_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[8]_i_1_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[8]_i_3_n_0 ;
  wire \FSM_onehot_montprod_ctrl_reg[8]_i_6_n_0 ;
  wire \FSM_onehot_residue_ctrl_reg[0]_i_1_n_0 ;
  wire \FSM_onehot_residue_ctrl_reg[0]_i_2_n_0 ;
  wire \FSM_onehot_residue_ctrl_reg[0]_i_3_n_0 ;
  wire \FSM_onehot_residue_ctrl_reg[1]_i_2_n_0 ;
  wire \FSM_onehot_residue_ctrl_reg[2]_i_1_n_0 ;
  wire \FSM_onehot_residue_ctrl_reg[3]_i_1_n_0 ;
  wire \FSM_onehot_residue_ctrl_reg[4]_i_1_n_0 ;
  wire \FSM_onehot_residue_ctrl_reg[6]_i_1_n_0 ;
  wire \FSM_onehot_residue_ctrl_reg[7]_i_1_n_0 ;
  wire \FSM_onehot_residue_ctrl_reg[8]_i_1_n_0 ;
  wire \FSM_onehot_residue_ctrl_reg[9]_i_1_n_0 ;
  wire \FSM_onehot_residue_ctrl_reg[9]_i_2_n_0 ;
  wire \FSM_onehot_residue_ctrl_reg[9]_i_3_n_0 ;
  wire \FSM_onehot_residue_ctrl_reg[9]_i_4_n_0 ;
  wire add_carry_in_sm_reg_reg_i_3_n_0;
  wire add_carry_in_sm_reg_reg_i_3_n_4;
  wire add_carry_in_sm_reg_reg_i_3_n_5;
  wire add_carry_in_sm_reg_reg_i_3_n_6;
  wire add_carry_in_sm_reg_reg_i_3_n_7;
  wire [7:0]address;
  wire [7:0]address_IBUF;
  wire \b_one_reg[0]_i_2_n_0 ;
  wire \b_one_reg[0]_i_3_n_0 ;
  wire \b_one_reg[0]_i_4_n_0 ;
  wire b_reg_i_1_n_0;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire \core_inst/b_one_new ;
  wire [0:0]\core_inst/b_one_reg ;
  wire [31:0]\core_inst/cycle_ctr_high_new ;
  wire [31:1]\core_inst/cycle_ctr_high_new0 ;
  wire \core_inst/cycle_ctr_high_new0_carry__0_n_0 ;
  wire \core_inst/cycle_ctr_high_new0_carry__1_n_0 ;
  wire \core_inst/cycle_ctr_high_new0_carry__2_n_0 ;
  wire \core_inst/cycle_ctr_high_new0_carry__3_n_0 ;
  wire \core_inst/cycle_ctr_high_new0_carry__4_n_0 ;
  wire \core_inst/cycle_ctr_high_new0_carry__5_n_0 ;
  wire \core_inst/cycle_ctr_high_new0_carry_n_0 ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[0] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[10] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[11] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[12] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[13] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[14] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[15] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[16] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[17] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[18] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[19] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[1] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[20] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[21] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[22] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[23] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[24] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[25] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[26] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[27] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[28] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[29] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[2] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[30] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[31] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[3] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[4] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[5] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[6] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[7] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[8] ;
  wire \core_inst/cycle_ctr_high_reg_reg_n_0_[9] ;
  wire [31:1]\core_inst/cycle_ctr_low_new0 ;
  wire \core_inst/cycle_ctr_low_new0_carry__0_n_0 ;
  wire \core_inst/cycle_ctr_low_new0_carry__1_n_0 ;
  wire \core_inst/cycle_ctr_low_new0_carry__2_n_0 ;
  wire \core_inst/cycle_ctr_low_new0_carry__3_n_0 ;
  wire \core_inst/cycle_ctr_low_new0_carry__4_n_0 ;
  wire \core_inst/cycle_ctr_low_new0_carry__5_n_0 ;
  wire \core_inst/cycle_ctr_low_new0_carry_n_0 ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[0] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[10] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[11] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[12] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[13] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[14] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[15] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[16] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[17] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[18] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[19] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[1] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[20] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[21] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[22] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[23] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[24] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[25] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[26] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[27] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[28] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[29] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[2] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[30] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[31] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[3] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[4] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[5] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[6] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[7] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[8] ;
  wire \core_inst/cycle_ctr_low_reg_reg_n_0_[9] ;
  wire \core_inst/cycle_ctr_low_we ;
  wire \core_inst/cycle_ctr_state_reg ;
  wire \core_inst/ei_reg ;
  wire \core_inst/ei_we ;
  wire \core_inst/exponent_length_m1_carry__0_n_0 ;
  wire \core_inst/exponent_length_m1_carry_n_0 ;
  wire \core_inst/exponent_length_m1_carry_n_4 ;
  wire \core_inst/exponent_length_m1_carry_n_5 ;
  wire \core_inst/exponent_length_m1_carry_n_6 ;
  wire \core_inst/exponent_length_m1_carry_n_7 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_0_0_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_0_0_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_10_10_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_10_10_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_11_11_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_11_11_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_12_12_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_12_12_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_13_13_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_13_13_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_14_14_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_14_14_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_15_15_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_15_15_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_16_16_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_16_16_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_17_17_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_17_17_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_18_18_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_18_18_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_19_19_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_19_19_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_1_1_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_1_1_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_20_20_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_20_20_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_21_21_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_21_21_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_22_22_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_22_22_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_23_23_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_23_23_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_24_24_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_24_24_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_25_25_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_25_25_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_26_26_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_26_26_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_27_27_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_27_27_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_28_28_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_28_28_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_29_29_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_29_29_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_2_2_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_2_2_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_30_30_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_30_30_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_31_31_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_31_31_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_3_3_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_3_3_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_4_4_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_4_4_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_5_5_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_5_5_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_6_6_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_6_6_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_7_7_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_7_7_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_8_8_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_8_8_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_9_9_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_0_127_9_9_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_0_0_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_0_0_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_10_10_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_10_10_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_11_11_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_11_11_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_12_12_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_12_12_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_13_13_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_13_13_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_14_14_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_14_14_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_15_15_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_15_15_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_16_16_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_16_16_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_17_17_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_17_17_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_18_18_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_18_18_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_19_19_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_19_19_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_1_1_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_1_1_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_20_20_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_20_20_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_21_21_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_21_21_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_22_22_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_22_22_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_23_23_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_23_23_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_24_24_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_24_24_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_25_25_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_25_25_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_26_26_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_26_26_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_27_27_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_27_27_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_28_28_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_28_28_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_29_29_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_29_29_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_2_2_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_2_2_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_30_30_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_30_30_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_31_31_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_31_31_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_3_3_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_3_3_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_4_4_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_4_4_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_5_5_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_5_5_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_6_6_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_6_6_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_7_7_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_7_7_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_8_8_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_8_8_n_1 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_9_9_n_0 ;
  wire \core_inst/exponent_mem/mem_reg_128_255_9_9_n_1 ;
  wire [7:0]\core_inst/exponent_mem/ptr_reg_reg ;
  wire \core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 ;
  wire \core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 ;
  wire \core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ;
  wire \core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ;
  wire \core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ;
  wire \core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ;
  wire \core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ;
  wire \core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ;
  wire \core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ;
  wire \core_inst/exponent_mem/ptr_we ;
  wire [31:0]\core_inst/exponent_mem_int_rd_data ;
  wire \core_inst/last_iteration ;
  wire [12:1]\core_inst/loop_counter_new0 ;
  wire \core_inst/loop_counter_new0_carry__0_n_0 ;
  wire \core_inst/loop_counter_new0_carry_n_0 ;
  wire [12:0]\core_inst/loop_counter_reg ;
  wire \core_inst/message_mem/mem_reg_0_127_0_0_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_0_0_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_10_10_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_10_10_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_11_11_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_11_11_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_12_12_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_12_12_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_13_13_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_13_13_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_14_14_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_14_14_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_15_15_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_15_15_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_16_16_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_16_16_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_17_17_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_17_17_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_18_18_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_18_18_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_19_19_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_19_19_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_1_1_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_1_1_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_20_20_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_20_20_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_21_21_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_21_21_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_22_22_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_22_22_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_23_23_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_23_23_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_24_24_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_24_24_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_25_25_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_25_25_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_26_26_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_26_26_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_27_27_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_27_27_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_28_28_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_28_28_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_29_29_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_29_29_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_2_2_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_2_2_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_30_30_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_30_30_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_31_31_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_31_31_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_3_3_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_3_3_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_4_4_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_4_4_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_5_5_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_5_5_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_6_6_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_6_6_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_7_7_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_7_7_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_8_8_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_8_8_n_1 ;
  wire \core_inst/message_mem/mem_reg_0_127_9_9_n_0 ;
  wire \core_inst/message_mem/mem_reg_0_127_9_9_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_0_0_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_0_0_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_10_10_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_10_10_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_11_11_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_11_11_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_12_12_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_12_12_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_13_13_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_13_13_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_14_14_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_14_14_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_15_15_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_15_15_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_16_16_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_16_16_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_17_17_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_17_17_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_18_18_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_18_18_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_19_19_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_19_19_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_1_1_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_1_1_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_20_20_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_20_20_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_21_21_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_21_21_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_22_22_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_22_22_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_23_23_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_23_23_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_24_24_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_24_24_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_25_25_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_25_25_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_26_26_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_26_26_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_27_27_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_27_27_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_28_28_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_28_28_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_29_29_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_29_29_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_2_2_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_2_2_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_30_30_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_30_30_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_31_31_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_31_31_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_3_3_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_3_3_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_4_4_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_4_4_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_5_5_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_5_5_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_6_6_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_6_6_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_7_7_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_7_7_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_8_8_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_8_8_n_1 ;
  wire \core_inst/message_mem/mem_reg_128_255_9_9_n_0 ;
  wire \core_inst/message_mem/mem_reg_128_255_9_9_n_1 ;
  wire [7:0]\core_inst/message_mem/ptr_reg_reg ;
  wire \core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 ;
  wire \core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ;
  wire \core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ;
  wire \core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ;
  wire \core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ;
  wire \core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ;
  wire \core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ;
  wire \core_inst/message_mem/ptr_we ;
  wire [7:0]\core_inst/message_mem_int_rd_addr ;
  wire [31:0]\core_inst/message_mem_int_rd_data ;
  wire [3:0]\core_inst/modexp_ctrl_new ;
  wire [3:0]\core_inst/modexp_ctrl_reg ;
  wire \core_inst/modexp_ctrl_we ;
  wire \core_inst/modulus_mem/mem_reg_0_127_0_0_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_0_0_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_10_10_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_10_10_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_11_11_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_11_11_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_12_12_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_12_12_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_13_13_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_13_13_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_14_14_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_14_14_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_15_15_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_15_15_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_16_16_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_16_16_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_17_17_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_17_17_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_18_18_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_18_18_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_19_19_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_19_19_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_1_1_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_1_1_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_20_20_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_20_20_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_21_21_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_21_21_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_22_22_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_22_22_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_23_23_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_23_23_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_24_24_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_24_24_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_25_25_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_25_25_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_26_26_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_26_26_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_27_27_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_27_27_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_28_28_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_28_28_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_29_29_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_29_29_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_2_2_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_2_2_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_30_30_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_30_30_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_31_31_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_31_31_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_3_3_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_3_3_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_4_4_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_4_4_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_5_5_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_5_5_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_6_6_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_6_6_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_7_7_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_7_7_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_8_8_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_8_8_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_9_9_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_0_127_9_9_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_0_0_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_0_0_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_10_10_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_10_10_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_11_11_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_11_11_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_12_12_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_12_12_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_13_13_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_13_13_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_14_14_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_14_14_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_15_15_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_15_15_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_16_16_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_16_16_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_17_17_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_17_17_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_18_18_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_18_18_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_19_19_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_19_19_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_1_1_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_1_1_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_20_20_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_20_20_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_21_21_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_21_21_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_22_22_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_22_22_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_23_23_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_23_23_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_24_24_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_24_24_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_25_25_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_25_25_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_26_26_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_26_26_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_27_27_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_27_27_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_28_28_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_28_28_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_29_29_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_29_29_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_2_2_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_2_2_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_30_30_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_30_30_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_31_31_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_31_31_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_3_3_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_3_3_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_4_4_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_4_4_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_5_5_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_5_5_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_6_6_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_6_6_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_7_7_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_7_7_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_8_8_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_8_8_n_1 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_9_9_n_0 ;
  wire \core_inst/modulus_mem/mem_reg_128_255_9_9_n_1 ;
  wire [7:0]\core_inst/modulus_mem/ptr_reg_reg ;
  wire \core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 ;
  wire \core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 ;
  wire \core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ;
  wire \core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ;
  wire \core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ;
  wire \core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ;
  wire \core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ;
  wire \core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ;
  wire \core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ;
  wire \core_inst/modulus_mem/ptr_we ;
  wire [6:0]\core_inst/modulus_mem_int_rd_addr ;
  wire [31:0]\core_inst/modulus_mem_int_rd_data ;
  wire [1:1]\core_inst/montprod_dest_new ;
  wire [1:0]\core_inst/montprod_dest_reg ;
  wire \core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg_n_0_[0] ;
  wire \core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg_n_0_[7] ;
  wire \core_inst/montprod_inst/add_carry_in_sa_new ;
  wire \core_inst/montprod_inst/add_carry_in_sa_reg ;
  wire \core_inst/montprod_inst/add_carry_in_sm_new ;
  wire \core_inst/montprod_inst/add_carry_in_sm_reg ;
  wire \core_inst/montprod_inst/add_carry_out_sa ;
  wire \core_inst/montprod_inst/add_carry_out_sm ;
  wire [4:0]\core_inst/montprod_inst/b_bit_index_reg ;
  wire [4:0]\core_inst/montprod_inst/b_bit_index_reg0 ;
  wire \core_inst/montprod_inst/b_bit_index_we ;
  wire \core_inst/montprod_inst/b_new ;
  wire \core_inst/montprod_inst/b_reg ;
  wire \core_inst/montprod_inst/bq_we ;
  wire \core_inst/montprod_inst/first_iteration_new ;
  wire \core_inst/montprod_inst/first_iteration_reg ;
  wire \core_inst/montprod_inst/loop_ctr_dec ;
  wire [4:0]\core_inst/montprod_inst/loop_ctr_reg_reg ;
  wire \core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ;
  wire \core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ;
  wire \core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 ;
  wire \core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 ;
  wire \core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ;
  wire \core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ;
  wire \core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ;
  wire \core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ;
  wire \core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ;
  wire \core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ;
  wire \core_inst/montprod_inst/loop_ctr_we ;
  wire [31:1]\core_inst/montprod_inst/muxed_s_mem_read_data0_out ;
  wire \core_inst/montprod_inst/q_reg ;
  wire \core_inst/montprod_inst/ready_new ;
  wire \core_inst/montprod_inst/reset_word_index_msw ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_0_2_i_13_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_0_2_i_14_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_0_2_i_15_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_0_2_i_16_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_12_14_i_12_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_12_14_i_13_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_12_14_i_14_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_12_14_i_15_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_15_17_i_12_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_15_17_i_13_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_15_17_i_14_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_15_17_i_15_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_18_20_i_12_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_18_20_i_13_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_18_20_i_14_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_18_20_i_15_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_24_26_i_12_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_24_26_i_13_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_24_26_i_14_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_24_26_i_15_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_27_29_i_12_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_27_29_i_13_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_27_29_i_14_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_27_29_i_15_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_3_5_i_12_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_3_5_i_13_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_3_5_i_14_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_3_5_i_15_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_6_8_i_12_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_6_8_i_13_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_6_8_i_14_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_6_8_i_15_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/add_carry_in_sm_reg_i_10_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/add_carry_in_sm_reg_i_11_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/add_carry_in_sm_reg_i_8_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/add_carry_in_sm_reg_i_9_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_0_2_i_20_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_0_2_i_21_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_0_2_i_22_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_0_2_i_23_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_12_14_i_25_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_12_14_i_26_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_12_14_i_27_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_12_14_i_28_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_15_17_i_25_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_15_17_i_26_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_15_17_i_27_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_15_17_i_28_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_18_20_i_25_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_18_20_i_26_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_18_20_i_27_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_18_20_i_28_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_24_26_i_25_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_24_26_i_26_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_24_26_i_27_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_24_26_i_28_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_3_5_i_25_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_3_5_i_26_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_3_5_i_27_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_3_5_i_28_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_6_8_i_25_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_6_8_i_26_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_6_8_i_27_n_0 ;
  wire \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_6_8_i_28_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_0_2_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_0_2_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_0_2_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_12_14_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_12_14_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_12_14_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_15_17_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_15_17_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_15_17_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_18_20_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_18_20_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_18_20_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_21_23_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_21_23_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_21_23_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_24_26_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_24_26_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_24_26_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_27_29_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_27_29_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_27_29_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_30_30_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_31_31_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_3_5_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_3_5_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_3_5_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_6_8_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_6_8_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_6_8_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_9_11_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_9_11_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_0_63_9_11_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_0_2_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_0_2_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_0_2_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_12_14_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_12_14_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_12_14_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_15_17_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_15_17_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_15_17_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_18_20_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_18_20_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_18_20_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_21_23_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_21_23_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_21_23_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_24_26_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_24_26_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_24_26_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_27_29_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_27_29_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_27_29_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_30_30_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_31_31_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_3_5_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_3_5_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_3_5_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_6_8_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_6_8_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_6_8_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_9_11_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_9_11_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_128_191_9_11_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_0_2_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_0_2_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_0_2_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_12_14_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_12_14_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_12_14_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_15_17_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_15_17_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_15_17_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_18_20_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_18_20_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_18_20_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_21_23_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_21_23_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_21_23_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_24_26_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_24_26_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_24_26_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_27_29_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_27_29_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_27_29_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_30_30_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_31_31_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_3_5_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_3_5_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_3_5_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_6_8_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_6_8_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_6_8_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_9_11_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_9_11_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_192_255_9_11_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_0_2_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_0_2_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_0_2_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_12_14_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_12_14_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_12_14_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_15_17_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_15_17_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_15_17_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_18_20_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_18_20_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_18_20_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_21_23_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_21_23_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_21_23_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_24_26_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_24_26_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_24_26_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_27_29_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_27_29_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_27_29_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_30_30_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_31_31_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_3_5_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_3_5_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_3_5_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_6_8_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_6_8_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_6_8_n_2 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_9_11_n_0 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_9_11_n_1 ;
  wire \core_inst/montprod_inst/s_mem/mem_reg_64_127_9_11_n_2 ;
  wire [7:0]\core_inst/montprod_inst/s_mem_read_addr ;
  wire [7:0]\core_inst/montprod_inst/s_mem_read_addr_reg ;
  wire \core_inst/montprod_inst/s_mem_we_new ;
  wire \core_inst/montprod_inst/s_mem_we_reg ;
  wire [31:0]\core_inst/montprod_inst/s_mem_write_data ;
  wire [1:0]\core_inst/montprod_inst/s_mux_new ;
  wire [1:0]\core_inst/montprod_inst/s_mux_reg ;
  wire [31:1]\core_inst/montprod_inst/sa_adder_data_in ;
  wire \core_inst/montprod_inst/shr_carry_in_new ;
  wire \core_inst/montprod_inst/shr_carry_in_reg ;
  wire \core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 ;
  wire \core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ;
  wire \core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ;
  wire \core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ;
  wire \core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ;
  wire \core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ;
  wire \core_inst/montprod_inst/word_index_we ;
  wire [31:0]\core_inst/montprod_opa_data ;
  wire [7:0]\core_inst/montprod_opm_addr ;
  wire \core_inst/montprod_ready ;
  wire \core_inst/montprod_result_we ;
  wire [2:1]\core_inst/montprod_select_new ;
  wire [2:1]\core_inst/montprod_select_reg ;
  wire \core_inst/montprod_select_we ;
  wire \core_inst/montprod_select_we0_carry_n_0 ;
  wire \core_inst/one_new ;
  wire [0:0]\core_inst/one_reg ;
  wire [7:0]\core_inst/p_1_in ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_0_2_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_0_2_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_0_2_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_12_14_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_12_14_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_12_14_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_15_17_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_15_17_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_15_17_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_18_20_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_18_20_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_18_20_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_21_23_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_21_23_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_21_23_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_24_26_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_24_26_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_24_26_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_27_29_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_27_29_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_27_29_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_30_30_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_31_31_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_3_5_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_3_5_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_3_5_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_6_8_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_6_8_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_6_8_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_9_11_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_9_11_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_0_63_9_11_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_0_2_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_0_2_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_0_2_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_12_14_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_12_14_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_12_14_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_15_17_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_15_17_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_15_17_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_18_20_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_18_20_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_18_20_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_21_23_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_21_23_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_21_23_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_24_26_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_24_26_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_24_26_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_27_29_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_27_29_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_27_29_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_30_30_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_31_31_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_3_5_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_3_5_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_3_5_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_6_8_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_6_8_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_6_8_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_9_11_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_9_11_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_128_191_9_11_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_0_2_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_0_2_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_0_2_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_12_14_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_12_14_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_12_14_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_15_17_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_15_17_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_15_17_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_18_20_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_18_20_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_18_20_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_21_23_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_21_23_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_21_23_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_24_26_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_24_26_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_24_26_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_27_29_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_27_29_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_27_29_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_30_30_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_31_31_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_3_5_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_3_5_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_3_5_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_6_8_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_6_8_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_6_8_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_9_11_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_9_11_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_192_255_9_11_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_0_2_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_0_2_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_0_2_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_12_14_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_12_14_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_12_14_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_15_17_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_15_17_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_15_17_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_18_20_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_18_20_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_18_20_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_21_23_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_21_23_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_21_23_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_24_26_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_24_26_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_24_26_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_27_29_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_27_29_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_27_29_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_30_30_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_31_31_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_3_5_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_3_5_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_3_5_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_6_8_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_6_8_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_6_8_n_2 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_9_11_n_0 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_9_11_n_1 ;
  wire \core_inst/p_mem/mem_reg_r1_64_127_9_11_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_0_2_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_0_2_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_0_2_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_12_14_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_12_14_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_12_14_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_15_17_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_15_17_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_15_17_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_18_20_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_18_20_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_18_20_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_21_23_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_21_23_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_21_23_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_24_26_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_24_26_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_24_26_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_27_29_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_27_29_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_27_29_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_30_30_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_31_31_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_3_5_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_3_5_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_3_5_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_6_8_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_6_8_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_6_8_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_9_11_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_9_11_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_0_63_9_11_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_0_2_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_0_2_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_0_2_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_12_14_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_12_14_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_12_14_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_15_17_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_15_17_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_15_17_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_18_20_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_18_20_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_18_20_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_21_23_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_21_23_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_21_23_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_24_26_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_24_26_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_24_26_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_27_29_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_27_29_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_27_29_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_30_30_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_31_31_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_3_5_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_3_5_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_3_5_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_6_8_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_6_8_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_6_8_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_9_11_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_9_11_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_128_191_9_11_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_0_2_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_0_2_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_0_2_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_12_14_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_12_14_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_12_14_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_15_17_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_15_17_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_15_17_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_18_20_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_18_20_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_18_20_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_21_23_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_21_23_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_21_23_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_24_26_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_24_26_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_24_26_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_27_29_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_27_29_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_27_29_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_30_30_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_31_31_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_3_5_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_3_5_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_3_5_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_6_8_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_6_8_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_6_8_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_9_11_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_9_11_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_192_255_9_11_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_0_2_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_0_2_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_0_2_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_12_14_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_12_14_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_12_14_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_15_17_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_15_17_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_15_17_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_18_20_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_18_20_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_18_20_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_21_23_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_21_23_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_21_23_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_24_26_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_24_26_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_24_26_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_27_29_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_27_29_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_27_29_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_30_30_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_31_31_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_3_5_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_3_5_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_3_5_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_6_8_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_6_8_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_6_8_n_2 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_9_11_n_0 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_9_11_n_1 ;
  wire \core_inst/p_mem/mem_reg_r2_64_127_9_11_n_2 ;
  wire [31:0]\core_inst/p_mem_rd0_data ;
  wire [7:0]\core_inst/p_mem_rd1_addr ;
  wire [31:0]\core_inst/p_mem_rd1_data ;
  wire \core_inst/read_addr00_carry__0_n_4 ;
  wire \core_inst/read_addr00_carry__0_n_5 ;
  wire \core_inst/read_addr00_carry__0_n_6 ;
  wire \core_inst/read_addr00_carry__0_n_7 ;
  wire \core_inst/read_addr00_carry_n_0 ;
  wire \core_inst/read_addr00_carry_n_4 ;
  wire \core_inst/read_addr00_carry_n_5 ;
  wire \core_inst/read_addr00_carry_n_6 ;
  wire \core_inst/read_addr00_carry_n_7 ;
  wire \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[0] ;
  wire \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[1] ;
  wire \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ;
  wire \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[4] ;
  wire \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[5] ;
  wire \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[6] ;
  wire \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ;
  wire \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[8] ;
  wire \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[9] ;
  wire [0:0]\core_inst/residue_inst/b0 ;
  wire [0:0]\core_inst/residue_inst/in12 ;
  wire [7:0]\core_inst/residue_inst/in6 ;
  wire [7:0]\core_inst/residue_inst/length_m1_reg ;
  wire \core_inst/residue_inst/length_m1_we ;
  wire [14:0]\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg ;
  wire \core_inst/residue_inst/loop_counter_1_to_nn_we ;
  wire [13:6]\core_inst/residue_inst/nn_reg ;
  wire \core_inst/residue_inst/reset_n_counter ;
  wire \core_inst/residue_inst/residue_ctrl_new1_carry__0_n_3 ;
  wire \core_inst/residue_inst/residue_ctrl_new1_carry_n_0 ;
  wire \core_inst/residue_inst/shl_carry_in_new ;
  wire \core_inst/residue_inst/sub_carry_in_new ;
  wire \core_inst/residue_inst/sub_carry_in_reg ;
  wire \core_inst/residue_inst/sub_carry_out ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_0_2_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_0_2_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_0_2_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_12_14_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_12_14_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_12_14_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_15_17_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_15_17_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_15_17_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_18_20_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_18_20_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_18_20_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_21_23_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_21_23_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_21_23_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_24_26_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_24_26_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_24_26_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_27_29_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_27_29_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_27_29_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_30_30_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_31_31_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_3_5_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_3_5_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_3_5_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_6_8_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_6_8_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_6_8_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_9_11_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_9_11_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_0_63_9_11_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_0_2_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_0_2_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_0_2_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_12_14_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_12_14_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_12_14_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_15_17_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_15_17_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_15_17_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_18_20_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_18_20_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_18_20_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_21_23_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_21_23_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_21_23_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_24_26_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_24_26_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_24_26_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_27_29_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_27_29_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_27_29_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_30_30_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_31_31_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_3_5_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_3_5_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_3_5_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_6_8_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_6_8_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_6_8_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_9_11_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_9_11_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_128_191_9_11_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_0_2_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_0_2_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_0_2_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_12_14_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_12_14_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_12_14_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_15_17_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_15_17_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_15_17_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_18_20_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_18_20_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_18_20_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_21_23_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_21_23_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_21_23_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_24_26_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_24_26_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_24_26_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_27_29_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_27_29_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_27_29_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_30_30_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_31_31_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_3_5_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_3_5_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_3_5_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_6_8_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_6_8_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_6_8_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_9_11_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_9_11_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_192_255_9_11_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_0_2_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_0_2_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_0_2_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_12_14_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_12_14_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_12_14_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_15_17_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_15_17_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_15_17_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_18_20_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_18_20_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_18_20_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_21_23_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_21_23_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_21_23_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_24_26_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_24_26_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_24_26_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_27_29_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_27_29_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_27_29_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_30_30_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_31_31_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_3_5_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_3_5_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_3_5_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_6_8_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_6_8_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_6_8_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_9_11_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_9_11_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r1_64_127_9_11_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_0_2_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_0_2_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_0_2_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_12_14_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_12_14_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_12_14_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_15_17_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_15_17_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_15_17_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_18_20_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_18_20_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_18_20_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_21_23_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_21_23_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_21_23_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_24_26_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_24_26_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_24_26_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_27_29_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_27_29_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_27_29_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_30_30_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_31_31_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_3_5_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_3_5_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_3_5_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_6_8_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_6_8_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_6_8_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_9_11_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_9_11_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_0_63_9_11_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_0_2_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_0_2_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_0_2_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_12_14_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_12_14_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_12_14_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_15_17_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_15_17_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_15_17_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_18_20_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_18_20_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_18_20_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_21_23_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_21_23_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_21_23_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_24_26_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_24_26_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_24_26_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_27_29_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_27_29_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_27_29_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_30_30_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_31_31_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_3_5_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_3_5_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_3_5_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_6_8_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_6_8_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_6_8_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_9_11_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_9_11_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_128_191_9_11_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_0_2_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_0_2_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_0_2_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_12_14_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_12_14_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_12_14_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_15_17_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_15_17_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_15_17_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_18_20_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_18_20_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_18_20_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_21_23_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_21_23_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_21_23_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_24_26_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_24_26_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_24_26_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_27_29_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_27_29_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_27_29_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_30_30_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_31_31_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_3_5_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_3_5_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_3_5_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_6_8_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_6_8_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_6_8_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_9_11_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_9_11_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_192_255_9_11_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_0_2_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_0_2_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_0_2_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_12_14_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_12_14_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_12_14_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_15_17_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_15_17_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_15_17_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_18_20_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_18_20_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_18_20_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_21_23_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_21_23_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_21_23_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_24_26_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_24_26_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_24_26_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_27_29_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_27_29_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_27_29_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_30_30_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_31_31_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_3_5_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_3_5_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_3_5_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_6_8_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_6_8_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_6_8_n_2 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_9_11_n_0 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_9_11_n_1 ;
  wire \core_inst/residue_mem/mem_reg_r2_64_127_9_11_n_2 ;
  wire [31:0]\core_inst/residue_mem_montprod_read_data ;
  wire [31:0]\core_inst/residue_opa_rd_data ;
  wire [7:0]\core_inst/residue_opa_wr_addr ;
  wire [31:0]\core_inst/residue_opa_wr_data ;
  wire [7:0]\core_inst/residue_opm_addr ;
  wire \core_inst/residue_ready ;
  wire \core_inst/residue_valid_reg ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_0_2_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_0_2_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_0_2_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_12_14_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_12_14_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_12_14_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_15_17_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_15_17_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_15_17_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_18_20_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_18_20_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_18_20_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_21_23_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_21_23_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_21_23_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_24_26_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_24_26_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_24_26_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_27_29_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_27_29_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_27_29_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_30_30_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_31_31_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_3_5_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_3_5_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_3_5_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_6_8_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_6_8_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_6_8_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_9_11_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_9_11_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_0_63_9_11_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_0_2_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_0_2_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_0_2_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_12_14_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_12_14_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_12_14_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_15_17_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_15_17_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_15_17_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_18_20_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_18_20_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_18_20_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_21_23_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_21_23_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_21_23_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_24_26_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_24_26_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_24_26_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_27_29_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_27_29_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_27_29_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_30_30_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_31_31_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_3_5_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_3_5_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_3_5_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_6_8_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_6_8_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_6_8_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_9_11_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_9_11_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_128_191_9_11_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_0_2_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_0_2_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_0_2_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_12_14_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_12_14_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_12_14_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_15_17_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_15_17_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_15_17_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_18_20_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_18_20_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_18_20_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_21_23_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_21_23_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_21_23_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_24_26_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_24_26_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_24_26_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_27_29_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_27_29_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_27_29_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_30_30_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_31_31_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_3_5_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_3_5_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_3_5_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_6_8_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_6_8_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_6_8_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_9_11_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_9_11_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_192_255_9_11_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_0_2_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_0_2_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_0_2_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_12_14_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_12_14_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_12_14_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_15_17_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_15_17_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_15_17_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_18_20_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_18_20_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_18_20_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_21_23_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_21_23_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_21_23_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_24_26_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_24_26_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_24_26_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_27_29_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_27_29_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_27_29_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_30_30_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_31_31_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_3_5_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_3_5_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_3_5_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_6_8_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_6_8_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_6_8_n_2 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_9_11_n_0 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_9_11_n_1 ;
  wire \core_inst/result_mem/mem_reg_r1_64_127_9_11_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_0_2_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_0_2_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_0_2_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_12_14_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_12_14_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_12_14_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_15_17_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_15_17_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_15_17_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_18_20_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_18_20_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_18_20_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_21_23_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_21_23_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_21_23_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_24_26_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_24_26_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_24_26_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_27_29_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_27_29_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_27_29_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_30_30_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_31_31_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_3_5_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_3_5_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_3_5_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_6_8_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_6_8_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_6_8_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_9_11_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_9_11_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_0_63_9_11_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_0_2_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_0_2_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_0_2_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_12_14_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_12_14_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_12_14_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_15_17_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_15_17_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_15_17_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_18_20_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_18_20_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_18_20_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_21_23_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_21_23_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_21_23_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_24_26_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_24_26_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_24_26_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_27_29_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_27_29_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_27_29_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_30_30_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_31_31_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_3_5_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_3_5_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_3_5_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_6_8_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_6_8_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_6_8_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_9_11_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_9_11_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_128_191_9_11_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_0_2_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_0_2_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_0_2_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_12_14_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_12_14_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_12_14_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_15_17_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_15_17_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_15_17_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_18_20_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_18_20_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_18_20_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_21_23_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_21_23_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_21_23_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_24_26_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_24_26_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_24_26_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_27_29_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_27_29_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_27_29_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_30_30_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_31_31_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_3_5_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_3_5_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_3_5_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_6_8_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_6_8_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_6_8_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_9_11_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_9_11_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_192_255_9_11_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_0_2_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_0_2_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_0_2_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_12_14_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_12_14_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_12_14_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_15_17_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_15_17_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_15_17_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_18_20_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_18_20_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_18_20_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_21_23_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_21_23_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_21_23_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_24_26_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_24_26_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_24_26_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_27_29_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_27_29_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_27_29_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_30_30_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_31_31_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_3_5_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_3_5_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_3_5_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_6_8_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_6_8_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_6_8_n_2 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_9_11_n_0 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_9_11_n_1 ;
  wire \core_inst/result_mem/mem_reg_r2_64_127_9_11_n_2 ;
  wire [7:0]\core_inst/result_mem/ptr_new ;
  wire [7:6]\core_inst/result_mem/ptr_reg ;
  wire [5:0]\core_inst/result_mem/ptr_reg_reg ;
  wire \core_inst/result_mem/ptr_we ;
  wire [31:0]\core_inst/result_mem_int_rd_data ;
  wire \core_inst/result_mem_int_we ;
  wire [7:0]\core_inst/result_mem_int_wr_addr ;
  wire [31:0]\core_inst/result_mem_int_wr_data ;
  wire cs;
  wire cs_IBUF;
  wire \cycle_ctr_high_reg[31]_i_10_n_0 ;
  wire \cycle_ctr_high_reg[31]_i_11_n_0 ;
  wire \cycle_ctr_high_reg[31]_i_1_n_0 ;
  wire \cycle_ctr_high_reg[31]_i_3_n_0 ;
  wire \cycle_ctr_high_reg[31]_i_4_n_0 ;
  wire \cycle_ctr_high_reg[31]_i_5_n_0 ;
  wire \cycle_ctr_high_reg[31]_i_6_n_0 ;
  wire \cycle_ctr_high_reg[31]_i_7_n_0 ;
  wire \cycle_ctr_high_reg[31]_i_8_n_0 ;
  wire \cycle_ctr_high_reg[31]_i_9_n_0 ;
  wire \cycle_ctr_low_reg[0]_i_3_n_0 ;
  wire \cycle_ctr_low_reg[0]_i_4_n_0 ;
  wire \cycle_ctr_low_reg[0]_i_5_n_0 ;
  wire \cycle_ctr_low_reg[0]_i_6_n_0 ;
  wire \cycle_ctr_low_reg[0]_i_7_n_0 ;
  wire \cycle_ctr_low_reg[12]_i_2_n_0 ;
  wire \cycle_ctr_low_reg[12]_i_3_n_0 ;
  wire \cycle_ctr_low_reg[12]_i_4_n_0 ;
  wire \cycle_ctr_low_reg[12]_i_5_n_0 ;
  wire \cycle_ctr_low_reg[16]_i_2_n_0 ;
  wire \cycle_ctr_low_reg[16]_i_3_n_0 ;
  wire \cycle_ctr_low_reg[16]_i_4_n_0 ;
  wire \cycle_ctr_low_reg[16]_i_5_n_0 ;
  wire \cycle_ctr_low_reg[20]_i_2_n_0 ;
  wire \cycle_ctr_low_reg[20]_i_3_n_0 ;
  wire \cycle_ctr_low_reg[20]_i_4_n_0 ;
  wire \cycle_ctr_low_reg[20]_i_5_n_0 ;
  wire \cycle_ctr_low_reg[24]_i_2_n_0 ;
  wire \cycle_ctr_low_reg[24]_i_3_n_0 ;
  wire \cycle_ctr_low_reg[24]_i_4_n_0 ;
  wire \cycle_ctr_low_reg[24]_i_5_n_0 ;
  wire \cycle_ctr_low_reg[28]_i_2_n_0 ;
  wire \cycle_ctr_low_reg[28]_i_3_n_0 ;
  wire \cycle_ctr_low_reg[28]_i_4_n_0 ;
  wire \cycle_ctr_low_reg[28]_i_5_n_0 ;
  wire \cycle_ctr_low_reg[4]_i_2_n_0 ;
  wire \cycle_ctr_low_reg[4]_i_3_n_0 ;
  wire \cycle_ctr_low_reg[4]_i_4_n_0 ;
  wire \cycle_ctr_low_reg[4]_i_5_n_0 ;
  wire \cycle_ctr_low_reg[8]_i_2_n_0 ;
  wire \cycle_ctr_low_reg[8]_i_3_n_0 ;
  wire \cycle_ctr_low_reg[8]_i_4_n_0 ;
  wire \cycle_ctr_low_reg[8]_i_5_n_0 ;
  wire \cycle_ctr_low_reg_reg[0]_i_2_n_0 ;
  wire \cycle_ctr_low_reg_reg[0]_i_2_n_4 ;
  wire \cycle_ctr_low_reg_reg[0]_i_2_n_5 ;
  wire \cycle_ctr_low_reg_reg[0]_i_2_n_6 ;
  wire \cycle_ctr_low_reg_reg[0]_i_2_n_7 ;
  wire \cycle_ctr_low_reg_reg[12]_i_1_n_0 ;
  wire \cycle_ctr_low_reg_reg[12]_i_1_n_4 ;
  wire \cycle_ctr_low_reg_reg[12]_i_1_n_5 ;
  wire \cycle_ctr_low_reg_reg[12]_i_1_n_6 ;
  wire \cycle_ctr_low_reg_reg[12]_i_1_n_7 ;
  wire \cycle_ctr_low_reg_reg[16]_i_1_n_0 ;
  wire \cycle_ctr_low_reg_reg[16]_i_1_n_4 ;
  wire \cycle_ctr_low_reg_reg[16]_i_1_n_5 ;
  wire \cycle_ctr_low_reg_reg[16]_i_1_n_6 ;
  wire \cycle_ctr_low_reg_reg[16]_i_1_n_7 ;
  wire \cycle_ctr_low_reg_reg[20]_i_1_n_0 ;
  wire \cycle_ctr_low_reg_reg[20]_i_1_n_4 ;
  wire \cycle_ctr_low_reg_reg[20]_i_1_n_5 ;
  wire \cycle_ctr_low_reg_reg[20]_i_1_n_6 ;
  wire \cycle_ctr_low_reg_reg[20]_i_1_n_7 ;
  wire \cycle_ctr_low_reg_reg[24]_i_1_n_0 ;
  wire \cycle_ctr_low_reg_reg[24]_i_1_n_4 ;
  wire \cycle_ctr_low_reg_reg[24]_i_1_n_5 ;
  wire \cycle_ctr_low_reg_reg[24]_i_1_n_6 ;
  wire \cycle_ctr_low_reg_reg[24]_i_1_n_7 ;
  wire \cycle_ctr_low_reg_reg[28]_i_1_n_4 ;
  wire \cycle_ctr_low_reg_reg[28]_i_1_n_5 ;
  wire \cycle_ctr_low_reg_reg[28]_i_1_n_6 ;
  wire \cycle_ctr_low_reg_reg[28]_i_1_n_7 ;
  wire \cycle_ctr_low_reg_reg[4]_i_1_n_0 ;
  wire \cycle_ctr_low_reg_reg[4]_i_1_n_4 ;
  wire \cycle_ctr_low_reg_reg[4]_i_1_n_5 ;
  wire \cycle_ctr_low_reg_reg[4]_i_1_n_6 ;
  wire \cycle_ctr_low_reg_reg[4]_i_1_n_7 ;
  wire \cycle_ctr_low_reg_reg[8]_i_1_n_0 ;
  wire \cycle_ctr_low_reg_reg[8]_i_1_n_4 ;
  wire \cycle_ctr_low_reg_reg[8]_i_1_n_5 ;
  wire \cycle_ctr_low_reg_reg[8]_i_1_n_6 ;
  wire \cycle_ctr_low_reg_reg[8]_i_1_n_7 ;
  wire cycle_ctr_state_reg_i_1_n_0;
  wire ei_reg_i_10_n_0;
  wire ei_reg_i_11_n_0;
  wire ei_reg_i_12_n_0;
  wire ei_reg_i_13_n_0;
  wire ei_reg_i_14_n_0;
  wire ei_reg_i_15_n_0;
  wire ei_reg_i_16_n_0;
  wire ei_reg_i_1_n_0;
  wire ei_reg_i_9_n_0;
  wire ei_reg_reg_i_2_n_0;
  wire ei_reg_reg_i_3_n_0;
  wire ei_reg_reg_i_5_n_0;
  wire ei_reg_reg_i_6_n_0;
  wire ei_reg_reg_i_7_n_0;
  wire ei_reg_reg_i_8_n_0;
  wire exponent_length_m1_carry__0_i_1_n_0;
  wire exponent_length_m1_carry__0_i_2_n_0;
  wire exponent_length_m1_carry__0_i_3_n_0;
  wire exponent_length_m1_carry_i_1_n_0;
  wire exponent_length_m1_carry_i_2_n_0;
  wire exponent_length_m1_carry_i_3_n_0;
  wire exponent_length_m1_carry_i_4_n_0;
  wire [7:0]exponent_length_reg;
  wire \exponent_length_reg[7]_i_2_n_0 ;
  wire \exponent_length_reg[7]_i_3_n_0 ;
  wire exponent_length_we1_out;
  wire [31:0]exponent_mem_api_read_data;
  wire exponent_mem_api_wr4_out;
  wire first_iteration_reg_i_1_n_0;
  wire \loop_counter_1_to_nn_reg[0]_i_3_n_0 ;
  wire \loop_counter_1_to_nn_reg[0]_i_4_n_0 ;
  wire \loop_counter_1_to_nn_reg[0]_i_5_n_0 ;
  wire \loop_counter_1_to_nn_reg[0]_i_6_n_0 ;
  wire \loop_counter_1_to_nn_reg[0]_i_7_n_0 ;
  wire \loop_counter_1_to_nn_reg[12]_i_2_n_0 ;
  wire \loop_counter_1_to_nn_reg[12]_i_3_n_0 ;
  wire \loop_counter_1_to_nn_reg[12]_i_4_n_0 ;
  wire \loop_counter_1_to_nn_reg[4]_i_2_n_0 ;
  wire \loop_counter_1_to_nn_reg[4]_i_3_n_0 ;
  wire \loop_counter_1_to_nn_reg[4]_i_4_n_0 ;
  wire \loop_counter_1_to_nn_reg[4]_i_5_n_0 ;
  wire \loop_counter_1_to_nn_reg[8]_i_2_n_0 ;
  wire \loop_counter_1_to_nn_reg[8]_i_3_n_0 ;
  wire \loop_counter_1_to_nn_reg[8]_i_4_n_0 ;
  wire \loop_counter_1_to_nn_reg[8]_i_5_n_0 ;
  wire \loop_counter_1_to_nn_reg_reg[0]_i_2_n_0 ;
  wire \loop_counter_1_to_nn_reg_reg[0]_i_2_n_4 ;
  wire \loop_counter_1_to_nn_reg_reg[0]_i_2_n_5 ;
  wire \loop_counter_1_to_nn_reg_reg[0]_i_2_n_6 ;
  wire \loop_counter_1_to_nn_reg_reg[0]_i_2_n_7 ;
  wire \loop_counter_1_to_nn_reg_reg[12]_i_1_n_5 ;
  wire \loop_counter_1_to_nn_reg_reg[12]_i_1_n_6 ;
  wire \loop_counter_1_to_nn_reg_reg[12]_i_1_n_7 ;
  wire \loop_counter_1_to_nn_reg_reg[4]_i_1_n_0 ;
  wire \loop_counter_1_to_nn_reg_reg[4]_i_1_n_4 ;
  wire \loop_counter_1_to_nn_reg_reg[4]_i_1_n_5 ;
  wire \loop_counter_1_to_nn_reg_reg[4]_i_1_n_6 ;
  wire \loop_counter_1_to_nn_reg_reg[4]_i_1_n_7 ;
  wire \loop_counter_1_to_nn_reg_reg[8]_i_1_n_0 ;
  wire \loop_counter_1_to_nn_reg_reg[8]_i_1_n_4 ;
  wire \loop_counter_1_to_nn_reg_reg[8]_i_1_n_5 ;
  wire \loop_counter_1_to_nn_reg_reg[8]_i_1_n_6 ;
  wire \loop_counter_1_to_nn_reg_reg[8]_i_1_n_7 ;
  wire \loop_counter_reg[0]_i_1_n_0 ;
  wire \loop_counter_reg[10]_i_1_n_0 ;
  wire \loop_counter_reg[11]_i_1_n_0 ;
  wire \loop_counter_reg[12]_i_1_n_0 ;
  wire \loop_counter_reg[12]_i_2_n_0 ;
  wire \loop_counter_reg[1]_i_1_n_0 ;
  wire \loop_counter_reg[2]_i_1_n_0 ;
  wire \loop_counter_reg[3]_i_1_n_0 ;
  wire \loop_counter_reg[4]_i_1_n_0 ;
  wire \loop_counter_reg[5]_i_1_n_0 ;
  wire \loop_counter_reg[6]_i_1_n_0 ;
  wire \loop_counter_reg[7]_i_1_n_0 ;
  wire \loop_counter_reg[8]_i_1_n_0 ;
  wire \loop_counter_reg[9]_i_1_n_0 ;
  wire \loop_ctr_reg[0]_i_3_n_0 ;
  wire \loop_ctr_reg[0]_i_4_n_0 ;
  wire \loop_ctr_reg[0]_i_5_n_0 ;
  wire \loop_ctr_reg[0]_i_6_n_0 ;
  wire \loop_ctr_reg[0]_i_7_n_0 ;
  wire \loop_ctr_reg[12]_i_2_n_0 ;
  wire \loop_ctr_reg[4]_i_2_n_0 ;
  wire \loop_ctr_reg[4]_i_3_n_0 ;
  wire \loop_ctr_reg[4]_i_4_n_0 ;
  wire \loop_ctr_reg[4]_i_5_n_0 ;
  wire \loop_ctr_reg[8]_i_2_n_0 ;
  wire \loop_ctr_reg[8]_i_3_n_0 ;
  wire \loop_ctr_reg[8]_i_4_n_0 ;
  wire \loop_ctr_reg[8]_i_5_n_0 ;
  wire \loop_ctr_reg_reg[0]_i_2_n_0 ;
  wire \loop_ctr_reg_reg[0]_i_2_n_4 ;
  wire \loop_ctr_reg_reg[0]_i_2_n_5 ;
  wire \loop_ctr_reg_reg[0]_i_2_n_6 ;
  wire \loop_ctr_reg_reg[0]_i_2_n_7 ;
  wire \loop_ctr_reg_reg[12]_i_1_n_7 ;
  wire \loop_ctr_reg_reg[4]_i_1_n_0 ;
  wire \loop_ctr_reg_reg[4]_i_1_n_4 ;
  wire \loop_ctr_reg_reg[4]_i_1_n_5 ;
  wire \loop_ctr_reg_reg[4]_i_1_n_6 ;
  wire \loop_ctr_reg_reg[4]_i_1_n_7 ;
  wire \loop_ctr_reg_reg[8]_i_1_n_0 ;
  wire \loop_ctr_reg_reg[8]_i_1_n_4 ;
  wire \loop_ctr_reg_reg[8]_i_1_n_5 ;
  wire \loop_ctr_reg_reg[8]_i_1_n_6 ;
  wire \loop_ctr_reg_reg[8]_i_1_n_7 ;
  wire mem_reg_0_127_0_0_i_1__0_n_0;
  wire mem_reg_0_127_0_0_i_1__1_n_0;
  wire mem_reg_0_127_0_0_i_1_n_0;
  wire mem_reg_0_127_0_0_i_3__0_n_0;
  wire mem_reg_0_127_0_0_i_9_n_0;
  wire mem_reg_0_127_22_22_i_1_n_0;
  wire mem_reg_0_127_22_22_i_2_n_0;
  wire mem_reg_0_127_22_22_i_3_n_0;
  wire mem_reg_0_127_22_22_i_4_n_0;
  wire mem_reg_0_127_22_22_i_5_n_0;
  wire mem_reg_0_127_22_22_i_6_n_0;
  wire mem_reg_0_127_22_22_i_7_n_0;
  wire mem_reg_0_63_0_2_i_24_n_0;
  wire mem_reg_0_63_0_2_i_4_n_0;
  wire mem_reg_0_63_0_2_i_5_n_0;
  wire mem_reg_0_63_0_2_i_6_n_0;
  wire mem_reg_0_63_0_2_i_6_n_4;
  wire mem_reg_0_63_0_2_i_6_n_5;
  wire mem_reg_0_63_0_2_i_6_n_6;
  wire mem_reg_0_63_0_2_i_6_n_7;
  wire mem_reg_0_63_0_2_i_7_n_0;
  wire mem_reg_0_63_0_2_i_8_n_0;
  wire mem_reg_0_63_0_2_i_9_n_0;
  wire mem_reg_0_63_0_2_i_9_n_4;
  wire mem_reg_0_63_0_2_i_9_n_5;
  wire mem_reg_0_63_0_2_i_9_n_6;
  wire mem_reg_0_63_0_2_i_9_n_7;
  wire mem_reg_0_63_12_14_i_16_n_0;
  wire mem_reg_0_63_12_14_i_16_n_4;
  wire mem_reg_0_63_12_14_i_16_n_5;
  wire mem_reg_0_63_12_14_i_16_n_6;
  wire mem_reg_0_63_12_14_i_16_n_7;
  wire mem_reg_0_63_12_14_i_4_n_0;
  wire mem_reg_0_63_12_14_i_4_n_4;
  wire mem_reg_0_63_12_14_i_4_n_5;
  wire mem_reg_0_63_12_14_i_4_n_6;
  wire mem_reg_0_63_12_14_i_4_n_7;
  wire mem_reg_0_63_12_14_i_5_n_0;
  wire mem_reg_0_63_12_14_i_6_n_0;
  wire mem_reg_0_63_12_14_i_7_n_0;
  wire mem_reg_0_63_15_17_i_16_n_0;
  wire mem_reg_0_63_15_17_i_16_n_4;
  wire mem_reg_0_63_15_17_i_16_n_5;
  wire mem_reg_0_63_15_17_i_16_n_6;
  wire mem_reg_0_63_15_17_i_16_n_7;
  wire mem_reg_0_63_15_17_i_4_n_0;
  wire mem_reg_0_63_15_17_i_5_n_0;
  wire mem_reg_0_63_15_17_i_5_n_4;
  wire mem_reg_0_63_15_17_i_5_n_5;
  wire mem_reg_0_63_15_17_i_5_n_6;
  wire mem_reg_0_63_15_17_i_5_n_7;
  wire mem_reg_0_63_15_17_i_6_n_0;
  wire mem_reg_0_63_15_17_i_7_n_0;
  wire mem_reg_0_63_18_20_i_16_n_0;
  wire mem_reg_0_63_18_20_i_16_n_4;
  wire mem_reg_0_63_18_20_i_16_n_5;
  wire mem_reg_0_63_18_20_i_16_n_6;
  wire mem_reg_0_63_18_20_i_16_n_7;
  wire mem_reg_0_63_18_20_i_4_n_0;
  wire mem_reg_0_63_18_20_i_5_n_0;
  wire mem_reg_0_63_18_20_i_6_n_0;
  wire mem_reg_0_63_18_20_i_6_n_4;
  wire mem_reg_0_63_18_20_i_6_n_5;
  wire mem_reg_0_63_18_20_i_6_n_6;
  wire mem_reg_0_63_18_20_i_6_n_7;
  wire mem_reg_0_63_18_20_i_7_n_0;
  wire mem_reg_0_63_21_23_i_4_n_0;
  wire mem_reg_0_63_21_23_i_5_n_0;
  wire mem_reg_0_63_21_23_i_6_n_0;
  wire mem_reg_0_63_24_26_i_16_n_0;
  wire mem_reg_0_63_24_26_i_16_n_4;
  wire mem_reg_0_63_24_26_i_16_n_5;
  wire mem_reg_0_63_24_26_i_16_n_6;
  wire mem_reg_0_63_24_26_i_16_n_7;
  wire mem_reg_0_63_24_26_i_4_n_0;
  wire mem_reg_0_63_24_26_i_4_n_4;
  wire mem_reg_0_63_24_26_i_4_n_5;
  wire mem_reg_0_63_24_26_i_4_n_6;
  wire mem_reg_0_63_24_26_i_4_n_7;
  wire mem_reg_0_63_24_26_i_5_n_0;
  wire mem_reg_0_63_24_26_i_6_n_0;
  wire mem_reg_0_63_24_26_i_7_n_0;
  wire mem_reg_0_63_27_29_i_4_n_0;
  wire mem_reg_0_63_27_29_i_5_n_0;
  wire mem_reg_0_63_27_29_i_5_n_4;
  wire mem_reg_0_63_27_29_i_5_n_5;
  wire mem_reg_0_63_27_29_i_5_n_6;
  wire mem_reg_0_63_27_29_i_5_n_7;
  wire mem_reg_0_63_27_29_i_6_n_0;
  wire mem_reg_0_63_27_29_i_7_n_0;
  wire mem_reg_0_63_30_30_i_2_n_0;
  wire mem_reg_0_63_31_31_i_2_n_0;
  wire mem_reg_0_63_3_5_i_16_n_0;
  wire mem_reg_0_63_3_5_i_16_n_4;
  wire mem_reg_0_63_3_5_i_16_n_5;
  wire mem_reg_0_63_3_5_i_16_n_6;
  wire mem_reg_0_63_3_5_i_16_n_7;
  wire mem_reg_0_63_3_5_i_4_n_0;
  wire mem_reg_0_63_3_5_i_5_n_0;
  wire mem_reg_0_63_3_5_i_5_n_4;
  wire mem_reg_0_63_3_5_i_5_n_5;
  wire mem_reg_0_63_3_5_i_5_n_6;
  wire mem_reg_0_63_3_5_i_5_n_7;
  wire mem_reg_0_63_3_5_i_6_n_0;
  wire mem_reg_0_63_3_5_i_7_n_0;
  wire mem_reg_0_63_6_8_i_16_n_0;
  wire mem_reg_0_63_6_8_i_16_n_4;
  wire mem_reg_0_63_6_8_i_16_n_5;
  wire mem_reg_0_63_6_8_i_16_n_6;
  wire mem_reg_0_63_6_8_i_16_n_7;
  wire mem_reg_0_63_6_8_i_4_n_0;
  wire mem_reg_0_63_6_8_i_5_n_0;
  wire mem_reg_0_63_6_8_i_6_n_0;
  wire mem_reg_0_63_6_8_i_6_n_4;
  wire mem_reg_0_63_6_8_i_6_n_5;
  wire mem_reg_0_63_6_8_i_6_n_6;
  wire mem_reg_0_63_6_8_i_6_n_7;
  wire mem_reg_0_63_6_8_i_7_n_0;
  wire mem_reg_0_63_9_11_i_4_n_0;
  wire mem_reg_0_63_9_11_i_5_n_0;
  wire mem_reg_0_63_9_11_i_6_n_0;
  wire mem_reg_128_191_0_2_i_1_n_0;
  wire mem_reg_128_255_0_0_i_1__0_n_0;
  wire mem_reg_128_255_0_0_i_1__1_n_0;
  wire mem_reg_128_255_0_0_i_1_n_0;
  wire mem_reg_192_255_0_2_i_1_n_0;
  wire mem_reg_64_127_0_2_i_1_n_0;
  wire mem_reg_r1_0_63_0_2_i_10_n_0;
  wire mem_reg_r1_0_63_0_2_i_11_n_0;
  wire mem_reg_r1_0_63_0_2_i_12_n_0;
  wire mem_reg_r1_0_63_0_2_i_13_n_0;
  wire mem_reg_r1_0_63_0_2_i_1__0_n_0;
  wire mem_reg_r1_0_63_0_2_i_1__1_n_0;
  wire mem_reg_r1_0_63_0_2_i_3__0_n_0;
  wire mem_reg_r1_0_63_0_2_i_4_n_0;
  wire mem_reg_r1_0_63_0_2_i_5_n_0;
  wire mem_reg_r1_0_63_0_2_i_6_n_0;
  wire mem_reg_r1_0_63_0_2_i_6_n_4;
  wire mem_reg_r1_0_63_0_2_i_6_n_5;
  wire mem_reg_r1_0_63_0_2_i_6_n_6;
  wire mem_reg_r1_0_63_0_2_i_6_n_7;
  wire mem_reg_r1_0_63_0_2_i_7_n_0;
  wire mem_reg_r1_0_63_0_2_i_8_n_0;
  wire mem_reg_r1_0_63_12_14_i_4_n_0;
  wire mem_reg_r1_0_63_12_14_i_4_n_4;
  wire mem_reg_r1_0_63_12_14_i_4_n_5;
  wire mem_reg_r1_0_63_12_14_i_4_n_6;
  wire mem_reg_r1_0_63_12_14_i_4_n_7;
  wire mem_reg_r1_0_63_12_14_i_5_n_0;
  wire mem_reg_r1_0_63_12_14_i_6_n_0;
  wire mem_reg_r1_0_63_12_14_i_7_n_0;
  wire mem_reg_r1_0_63_12_14_i_8_n_0;
  wire mem_reg_r1_0_63_15_17_i_4_n_0;
  wire mem_reg_r1_0_63_15_17_i_4_n_4;
  wire mem_reg_r1_0_63_15_17_i_4_n_5;
  wire mem_reg_r1_0_63_15_17_i_4_n_6;
  wire mem_reg_r1_0_63_15_17_i_4_n_7;
  wire mem_reg_r1_0_63_15_17_i_5_n_0;
  wire mem_reg_r1_0_63_15_17_i_6_n_0;
  wire mem_reg_r1_0_63_15_17_i_7_n_0;
  wire mem_reg_r1_0_63_15_17_i_8_n_0;
  wire mem_reg_r1_0_63_18_20_i_4_n_0;
  wire mem_reg_r1_0_63_18_20_i_4_n_4;
  wire mem_reg_r1_0_63_18_20_i_4_n_5;
  wire mem_reg_r1_0_63_18_20_i_4_n_6;
  wire mem_reg_r1_0_63_18_20_i_4_n_7;
  wire mem_reg_r1_0_63_18_20_i_5_n_0;
  wire mem_reg_r1_0_63_18_20_i_6_n_0;
  wire mem_reg_r1_0_63_18_20_i_7_n_0;
  wire mem_reg_r1_0_63_18_20_i_8_n_0;
  wire mem_reg_r1_0_63_24_26_i_4_n_0;
  wire mem_reg_r1_0_63_24_26_i_4_n_4;
  wire mem_reg_r1_0_63_24_26_i_4_n_5;
  wire mem_reg_r1_0_63_24_26_i_4_n_6;
  wire mem_reg_r1_0_63_24_26_i_4_n_7;
  wire mem_reg_r1_0_63_24_26_i_5_n_0;
  wire mem_reg_r1_0_63_24_26_i_6_n_0;
  wire mem_reg_r1_0_63_24_26_i_7_n_0;
  wire mem_reg_r1_0_63_24_26_i_8_n_0;
  wire mem_reg_r1_0_63_27_29_i_4_n_0;
  wire mem_reg_r1_0_63_27_29_i_4_n_4;
  wire mem_reg_r1_0_63_27_29_i_4_n_5;
  wire mem_reg_r1_0_63_27_29_i_4_n_6;
  wire mem_reg_r1_0_63_27_29_i_4_n_7;
  wire mem_reg_r1_0_63_27_29_i_5_n_0;
  wire mem_reg_r1_0_63_27_29_i_6_n_0;
  wire mem_reg_r1_0_63_27_29_i_7_n_0;
  wire mem_reg_r1_0_63_27_29_i_8_n_0;
  wire mem_reg_r1_0_63_3_5_i_4_n_0;
  wire mem_reg_r1_0_63_3_5_i_4_n_4;
  wire mem_reg_r1_0_63_3_5_i_4_n_5;
  wire mem_reg_r1_0_63_3_5_i_4_n_6;
  wire mem_reg_r1_0_63_3_5_i_4_n_7;
  wire mem_reg_r1_0_63_3_5_i_5_n_0;
  wire mem_reg_r1_0_63_3_5_i_6_n_0;
  wire mem_reg_r1_0_63_3_5_i_7_n_0;
  wire mem_reg_r1_0_63_3_5_i_8_n_0;
  wire mem_reg_r1_0_63_6_8_i_4_n_0;
  wire mem_reg_r1_0_63_6_8_i_4_n_4;
  wire mem_reg_r1_0_63_6_8_i_4_n_5;
  wire mem_reg_r1_0_63_6_8_i_4_n_6;
  wire mem_reg_r1_0_63_6_8_i_4_n_7;
  wire mem_reg_r1_0_63_6_8_i_5_n_0;
  wire mem_reg_r1_0_63_6_8_i_6_n_0;
  wire mem_reg_r1_0_63_6_8_i_7_n_0;
  wire mem_reg_r1_0_63_6_8_i_8_n_0;
  wire mem_reg_r1_128_191_0_2_i_1__0_n_0;
  wire mem_reg_r1_128_191_0_2_i_1__1_n_0;
  wire mem_reg_r1_128_191_0_2_i_1_n_0;
  wire mem_reg_r1_192_255_0_2_i_1__0_n_0;
  wire mem_reg_r1_192_255_0_2_i_1__1_n_0;
  wire mem_reg_r1_192_255_0_2_i_1_n_0;
  wire mem_reg_r1_64_127_0_2_i_1__0_n_0;
  wire mem_reg_r1_64_127_0_2_i_1__1_n_0;
  wire mem_reg_r1_64_127_0_2_i_1_n_0;
  wire mem_reg_r2_0_63_0_2_i_7_n_0;
  wire mem_reg_r2_0_63_0_2_i_8_n_0;
  wire mem_reg_r2_0_63_12_14_i_1_n_0;
  wire mem_reg_r2_0_63_12_14_i_2_n_0;
  wire mem_reg_r2_0_63_12_14_i_3_n_0;
  wire mem_reg_r2_0_63_12_14_i_4_n_0;
  wire mem_reg_r2_0_63_12_14_i_5_n_0;
  wire mem_reg_r2_0_63_12_14_i_6_n_0;
  wire mem_reg_r2_0_63_24_26_i_1_n_0;
  wire mem_reg_r2_0_63_24_26_i_2_n_0;
  wire mem_reg_r2_0_63_24_26_i_3_n_0;
  wire mem_reg_r2_0_63_24_26_i_4_n_0;
  wire mem_reg_r2_0_63_24_26_i_5_n_0;
  wire mem_reg_r2_0_63_24_26_i_6_n_0;
  wire [31:0]message_mem_api_read_data;
  wire \modexp_ctrl_reg[0]_i_2_n_0 ;
  wire \modexp_ctrl_reg[1]_i_1_n_0 ;
  wire \modexp_ctrl_reg[1]_i_2_n_0 ;
  wire \modexp_ctrl_reg[3]_i_3_n_0 ;
  wire [7:0]modulus_length_reg;
  wire modulus_length_we2_out;
  wire [31:0]modulus_mem_api_read_data;
  wire modulus_mem_api_wr7_out;
  wire \montprod_dest_reg[0]_i_1_n_0 ;
  wire \montprod_select_reg[2]_i_3_n_0 ;
  wire \montprod_select_reg[2]_i_4_n_0 ;
  wire montprod_select_we0_carry__0_i_1_n_0;
  wire montprod_select_we0_carry_i_1_n_0;
  wire montprod_select_we0_carry_i_2_n_0;
  wire montprod_select_we0_carry_i_3_n_0;
  wire montprod_select_we0_carry_i_4_n_0;
  wire \one_reg[0]_i_2_n_0 ;
  wire \one_reg[0]_i_3_n_0 ;
  wire \one_reg[0]_i_4_n_0 ;
  wire \one_reg[0]_i_5_n_0 ;
  wire \one_reg[0]_i_6_n_0 ;
  wire \one_reg[0]_i_7_n_0 ;
  wire \one_reg[0]_i_8_n_0 ;
  wire \one_reg[0]_i_9_n_0 ;
  wire [7:0]ptr_new;
  wire [7:0]ptr_new__0;
  wire [7:0]ptr_new__1;
  wire \ptr_reg[0]_rep__0_i_1__0_n_0 ;
  wire \ptr_reg[0]_rep__0_i_1_n_0 ;
  wire \ptr_reg[0]_rep_i_1__0_n_0 ;
  wire \ptr_reg[0]_rep_i_1__1_n_0 ;
  wire \ptr_reg[0]_rep_i_1_n_0 ;
  wire \ptr_reg[1]_rep__0_i_1_n_0 ;
  wire \ptr_reg[1]_rep_i_1__0_n_0 ;
  wire \ptr_reg[1]_rep_i_1__1_n_0 ;
  wire \ptr_reg[1]_rep_i_1_n_0 ;
  wire \ptr_reg[2]_rep_i_1__0_n_0 ;
  wire \ptr_reg[2]_rep_i_1__1_n_0 ;
  wire \ptr_reg[2]_rep_i_1_n_0 ;
  wire \ptr_reg[3]_rep_i_1__0_n_0 ;
  wire \ptr_reg[3]_rep_i_1__1_n_0 ;
  wire \ptr_reg[3]_rep_i_1_n_0 ;
  wire \ptr_reg[4]_rep__0_i_1_n_0 ;
  wire \ptr_reg[4]_rep_i_1__0_n_0 ;
  wire \ptr_reg[4]_rep_i_1__1_n_0 ;
  wire \ptr_reg[4]_rep_i_1_n_0 ;
  wire \ptr_reg[5]_i_2__0_n_0 ;
  wire \ptr_reg[5]_i_2__1_n_0 ;
  wire \ptr_reg[5]_i_2__2_n_0 ;
  wire \ptr_reg[5]_i_3_n_0 ;
  wire \ptr_reg[5]_i_4_n_0 ;
  wire \ptr_reg[5]_i_5_n_0 ;
  wire \ptr_reg[5]_rep_i_1__0_n_0 ;
  wire \ptr_reg[5]_rep_i_1__1_n_0 ;
  wire \ptr_reg[5]_rep_i_1_n_0 ;
  wire \ptr_reg[6]_rep_i_1__0_n_0 ;
  wire \ptr_reg[6]_rep_i_1__1_n_0 ;
  wire \ptr_reg[6]_rep_i_1_n_0 ;
  wire \ptr_reg[7]_i_2__1_n_0 ;
  wire \ptr_reg[7]_i_3__0_n_0 ;
  wire \ptr_reg[7]_i_3__1_n_0 ;
  wire \ptr_reg[7]_i_3_n_0 ;
  wire \ptr_reg[7]_i_4__0_n_0 ;
  wire \ptr_reg[7]_i_4__1_n_0 ;
  wire \ptr_reg[7]_i_4_n_0 ;
  wire \ptr_reg[7]_i_5__0_n_0 ;
  wire \ptr_reg[7]_i_5__1_n_0 ;
  wire \ptr_reg[7]_i_5_n_0 ;
  wire \ptr_reg[7]_i_6__0_n_0 ;
  wire \ptr_reg[7]_i_6_n_0 ;
  wire \ptr_reg[7]_i_7_n_0 ;
  wire \ptr_reg[7]_i_8_n_0 ;
  wire q_reg_i_15_n_0;
  wire q_reg_i_16_n_0;
  wire q_reg_i_17_n_0;
  wire q_reg_i_18_n_0;
  wire q_reg_i_19_n_0;
  wire q_reg_i_1_n_0;
  wire q_reg_i_20_n_0;
  wire q_reg_i_21_n_0;
  wire q_reg_i_22_n_0;
  wire q_reg_i_23_n_0;
  wire q_reg_i_24_n_0;
  wire q_reg_i_25_n_0;
  wire q_reg_i_26_n_0;
  wire q_reg_i_27_n_0;
  wire q_reg_i_28_n_0;
  wire q_reg_i_29_n_0;
  wire q_reg_i_30_n_0;
  wire q_reg_i_31_n_0;
  wire q_reg_i_32_n_0;
  wire q_reg_i_33_n_0;
  wire q_reg_i_34_n_0;
  wire q_reg_i_35_n_0;
  wire q_reg_i_36_n_0;
  wire q_reg_i_37_n_0;
  wire q_reg_i_38_n_0;
  wire q_reg_i_39_n_0;
  wire q_reg_i_40_n_0;
  wire q_reg_i_41_n_0;
  wire q_reg_i_42_n_0;
  wire q_reg_i_43_n_0;
  wire q_reg_i_44_n_0;
  wire q_reg_i_45_n_0;
  wire q_reg_i_46_n_0;
  wire q_reg_i_4_n_0;
  wire q_reg_i_5_n_0;
  wire q_reg_i_6_n_0;
  wire q_reg_reg_i_10_n_0;
  wire q_reg_reg_i_11_n_0;
  wire q_reg_reg_i_12_n_0;
  wire q_reg_reg_i_13_n_0;
  wire q_reg_reg_i_14_n_0;
  wire q_reg_reg_i_7_n_0;
  wire q_reg_reg_i_8_n_0;
  wire q_reg_reg_i_9_n_0;
  wire read_addr00_carry__0_i_1_n_0;
  wire read_addr00_carry__0_i_2_n_0;
  wire read_addr00_carry__0_i_3_n_0;
  wire read_addr00_carry__0_i_4_n_0;
  wire read_addr00_carry_i_2_n_0;
  wire read_addr00_carry_i_3_n_0;
  wire read_addr00_carry_i_4_n_0;
  wire read_addr00_carry_i_5_n_0;
  wire [31:0]read_data;
  wire [31:0]read_data_OBUF;
  wire \read_data_OBUF[0]_inst_i_2_n_0 ;
  wire \read_data_OBUF[0]_inst_i_3_n_0 ;
  wire \read_data_OBUF[0]_inst_i_4_n_0 ;
  wire \read_data_OBUF[0]_inst_i_5_n_0 ;
  wire \read_data_OBUF[10]_inst_i_2_n_0 ;
  wire \read_data_OBUF[10]_inst_i_3_n_0 ;
  wire \read_data_OBUF[11]_inst_i_2_n_0 ;
  wire \read_data_OBUF[11]_inst_i_3_n_0 ;
  wire \read_data_OBUF[11]_inst_i_4_n_0 ;
  wire \read_data_OBUF[12]_inst_i_2_n_0 ;
  wire \read_data_OBUF[12]_inst_i_3_n_0 ;
  wire \read_data_OBUF[13]_inst_i_2_n_0 ;
  wire \read_data_OBUF[13]_inst_i_3_n_0 ;
  wire \read_data_OBUF[14]_inst_i_2_n_0 ;
  wire \read_data_OBUF[14]_inst_i_3_n_0 ;
  wire \read_data_OBUF[15]_inst_i_2_n_0 ;
  wire \read_data_OBUF[15]_inst_i_3_n_0 ;
  wire \read_data_OBUF[15]_inst_i_4_n_0 ;
  wire \read_data_OBUF[16]_inst_i_2_n_0 ;
  wire \read_data_OBUF[16]_inst_i_3_n_0 ;
  wire \read_data_OBUF[17]_inst_i_2_n_0 ;
  wire \read_data_OBUF[17]_inst_i_3_n_0 ;
  wire \read_data_OBUF[18]_inst_i_2_n_0 ;
  wire \read_data_OBUF[18]_inst_i_3_n_0 ;
  wire \read_data_OBUF[19]_inst_i_2_n_0 ;
  wire \read_data_OBUF[19]_inst_i_3_n_0 ;
  wire \read_data_OBUF[1]_inst_i_2_n_0 ;
  wire \read_data_OBUF[1]_inst_i_3_n_0 ;
  wire \read_data_OBUF[1]_inst_i_4_n_0 ;
  wire \read_data_OBUF[20]_inst_i_2_n_0 ;
  wire \read_data_OBUF[20]_inst_i_3_n_0 ;
  wire \read_data_OBUF[21]_inst_i_2_n_0 ;
  wire \read_data_OBUF[21]_inst_i_3_n_0 ;
  wire \read_data_OBUF[22]_inst_i_2_n_0 ;
  wire \read_data_OBUF[22]_inst_i_3_n_0 ;
  wire \read_data_OBUF[23]_inst_i_2_n_0 ;
  wire \read_data_OBUF[23]_inst_i_3_n_0 ;
  wire \read_data_OBUF[24]_inst_i_2_n_0 ;
  wire \read_data_OBUF[24]_inst_i_3_n_0 ;
  wire \read_data_OBUF[24]_inst_i_4_n_0 ;
  wire \read_data_OBUF[25]_inst_i_2_n_0 ;
  wire \read_data_OBUF[25]_inst_i_3_n_0 ;
  wire \read_data_OBUF[26]_inst_i_2_n_0 ;
  wire \read_data_OBUF[26]_inst_i_3_n_0 ;
  wire \read_data_OBUF[27]_inst_i_2_n_0 ;
  wire \read_data_OBUF[27]_inst_i_3_n_0 ;
  wire \read_data_OBUF[28]_inst_i_2_n_0 ;
  wire \read_data_OBUF[28]_inst_i_3_n_0 ;
  wire \read_data_OBUF[29]_inst_i_2_n_0 ;
  wire \read_data_OBUF[29]_inst_i_3_n_0 ;
  wire \read_data_OBUF[2]_inst_i_2_n_0 ;
  wire \read_data_OBUF[2]_inst_i_3_n_0 ;
  wire \read_data_OBUF[2]_inst_i_4_n_0 ;
  wire \read_data_OBUF[30]_inst_i_2_n_0 ;
  wire \read_data_OBUF[30]_inst_i_3_n_0 ;
  wire \read_data_OBUF[31]_inst_i_2_n_0 ;
  wire \read_data_OBUF[31]_inst_i_3_n_0 ;
  wire \read_data_OBUF[31]_inst_i_4_n_0 ;
  wire \read_data_OBUF[31]_inst_i_5_n_0 ;
  wire \read_data_OBUF[31]_inst_i_6_n_0 ;
  wire \read_data_OBUF[31]_inst_i_7_n_0 ;
  wire \read_data_OBUF[31]_inst_i_8_n_0 ;
  wire \read_data_OBUF[31]_inst_i_9_n_0 ;
  wire \read_data_OBUF[3]_inst_i_2_n_0 ;
  wire \read_data_OBUF[3]_inst_i_3_n_0 ;
  wire \read_data_OBUF[3]_inst_i_4_n_0 ;
  wire \read_data_OBUF[4]_inst_i_2_n_0 ;
  wire \read_data_OBUF[4]_inst_i_3_n_0 ;
  wire \read_data_OBUF[4]_inst_i_4_n_0 ;
  wire \read_data_OBUF[5]_inst_i_2_n_0 ;
  wire \read_data_OBUF[5]_inst_i_3_n_0 ;
  wire \read_data_OBUF[5]_inst_i_4_n_0 ;
  wire \read_data_OBUF[5]_inst_i_5_n_0 ;
  wire \read_data_OBUF[5]_inst_i_6_n_0 ;
  wire \read_data_OBUF[5]_inst_i_7_n_0 ;
  wire \read_data_OBUF[5]_inst_i_8_n_0 ;
  wire \read_data_OBUF[5]_inst_i_9_n_0 ;
  wire \read_data_OBUF[6]_inst_i_2_n_0 ;
  wire \read_data_OBUF[6]_inst_i_3_n_0 ;
  wire \read_data_OBUF[6]_inst_i_4_n_0 ;
  wire \read_data_OBUF[7]_inst_i_2_n_0 ;
  wire \read_data_OBUF[7]_inst_i_3_n_0 ;
  wire \read_data_OBUF[7]_inst_i_4_n_0 ;
  wire \read_data_OBUF[8]_inst_i_2_n_0 ;
  wire \read_data_OBUF[8]_inst_i_3_n_0 ;
  wire \read_data_OBUF[9]_inst_i_2_n_0 ;
  wire \read_data_OBUF[9]_inst_i_3_n_0 ;
  wire ready;
  wire ready_reg_i_1__0_n_0;
  wire ready_reg_i_1__1_n_0;
  wire ready_reg_i_1_n_0;
  wire reset_n;
  wire reset_n_IBUF;
  wire residue_ctrl_new1_carry__0_i_1_n_0;
  wire residue_ctrl_new1_carry_i_1_n_0;
  wire residue_ctrl_new1_carry_i_2_n_0;
  wire residue_ctrl_new1_carry_i_3_n_0;
  wire residue_ctrl_new1_carry_i_4_n_0;
  wire residue_valid_reg_i_1_n_0;
  wire [31:0]result_mem_api_read_data;
  wire \s_mem_read_addr_reg[2]_i_2_n_0 ;
  wire \s_mem_read_addr_reg[3]_i_2_n_0 ;
  wire \s_mem_read_addr_reg[4]_i_2_n_0 ;
  wire \s_mem_read_addr_reg[5]_i_2_n_0 ;
  wire start_new0_out;
  wire start_reg;
  wire start_reg_i_2_n_0;
  wire [31:0]tmp_read_data00;
  wire \tmp_read_data0[0]_i_1__0_n_0 ;
  wire \tmp_read_data0[0]_i_1__1_n_0 ;
  wire \tmp_read_data0[0]_i_1__2_n_0 ;
  wire \tmp_read_data0[0]_i_1__3_n_0 ;
  wire \tmp_read_data0[0]_i_1__4_n_0 ;
  wire \tmp_read_data0[10]_i_1__0_n_0 ;
  wire \tmp_read_data0[10]_i_1__1_n_0 ;
  wire \tmp_read_data0[10]_i_1__2_n_0 ;
  wire \tmp_read_data0[10]_i_1__3_n_0 ;
  wire \tmp_read_data0[10]_i_1__4_n_0 ;
  wire \tmp_read_data0[11]_i_1__0_n_0 ;
  wire \tmp_read_data0[11]_i_1__1_n_0 ;
  wire \tmp_read_data0[11]_i_1__2_n_0 ;
  wire \tmp_read_data0[11]_i_1__3_n_0 ;
  wire \tmp_read_data0[11]_i_1__4_n_0 ;
  wire \tmp_read_data0[12]_i_1__0_n_0 ;
  wire \tmp_read_data0[12]_i_1__1_n_0 ;
  wire \tmp_read_data0[12]_i_1__2_n_0 ;
  wire \tmp_read_data0[12]_i_1__3_n_0 ;
  wire \tmp_read_data0[12]_i_1__4_n_0 ;
  wire \tmp_read_data0[13]_i_1__0_n_0 ;
  wire \tmp_read_data0[13]_i_1__1_n_0 ;
  wire \tmp_read_data0[13]_i_1__2_n_0 ;
  wire \tmp_read_data0[13]_i_1__3_n_0 ;
  wire \tmp_read_data0[13]_i_1__4_n_0 ;
  wire \tmp_read_data0[14]_i_1__0_n_0 ;
  wire \tmp_read_data0[14]_i_1__1_n_0 ;
  wire \tmp_read_data0[14]_i_1__2_n_0 ;
  wire \tmp_read_data0[14]_i_1__3_n_0 ;
  wire \tmp_read_data0[14]_i_1__4_n_0 ;
  wire \tmp_read_data0[15]_i_1__0_n_0 ;
  wire \tmp_read_data0[15]_i_1__1_n_0 ;
  wire \tmp_read_data0[15]_i_1__2_n_0 ;
  wire \tmp_read_data0[15]_i_1__3_n_0 ;
  wire \tmp_read_data0[15]_i_1__4_n_0 ;
  wire \tmp_read_data0[16]_i_1__0_n_0 ;
  wire \tmp_read_data0[16]_i_1__1_n_0 ;
  wire \tmp_read_data0[16]_i_1__2_n_0 ;
  wire \tmp_read_data0[16]_i_1__3_n_0 ;
  wire \tmp_read_data0[16]_i_1__4_n_0 ;
  wire \tmp_read_data0[17]_i_1__0_n_0 ;
  wire \tmp_read_data0[17]_i_1__1_n_0 ;
  wire \tmp_read_data0[17]_i_1__2_n_0 ;
  wire \tmp_read_data0[17]_i_1__3_n_0 ;
  wire \tmp_read_data0[17]_i_1__4_n_0 ;
  wire \tmp_read_data0[18]_i_1__0_n_0 ;
  wire \tmp_read_data0[18]_i_1__1_n_0 ;
  wire \tmp_read_data0[18]_i_1__2_n_0 ;
  wire \tmp_read_data0[18]_i_1__3_n_0 ;
  wire \tmp_read_data0[18]_i_1__4_n_0 ;
  wire \tmp_read_data0[19]_i_1__0_n_0 ;
  wire \tmp_read_data0[19]_i_1__1_n_0 ;
  wire \tmp_read_data0[19]_i_1__2_n_0 ;
  wire \tmp_read_data0[19]_i_1__3_n_0 ;
  wire \tmp_read_data0[19]_i_1__4_n_0 ;
  wire \tmp_read_data0[1]_i_1__0_n_0 ;
  wire \tmp_read_data0[1]_i_1__1_n_0 ;
  wire \tmp_read_data0[1]_i_1__2_n_0 ;
  wire \tmp_read_data0[1]_i_1__3_n_0 ;
  wire \tmp_read_data0[1]_i_1__4_n_0 ;
  wire \tmp_read_data0[20]_i_1__0_n_0 ;
  wire \tmp_read_data0[20]_i_1__1_n_0 ;
  wire \tmp_read_data0[20]_i_1__2_n_0 ;
  wire \tmp_read_data0[20]_i_1__3_n_0 ;
  wire \tmp_read_data0[20]_i_1__4_n_0 ;
  wire \tmp_read_data0[21]_i_1__0_n_0 ;
  wire \tmp_read_data0[21]_i_1__1_n_0 ;
  wire \tmp_read_data0[21]_i_1__2_n_0 ;
  wire \tmp_read_data0[21]_i_1__3_n_0 ;
  wire \tmp_read_data0[21]_i_1__4_n_0 ;
  wire \tmp_read_data0[22]_i_1__0_n_0 ;
  wire \tmp_read_data0[22]_i_1__1_n_0 ;
  wire \tmp_read_data0[22]_i_1__2_n_0 ;
  wire \tmp_read_data0[22]_i_1__3_n_0 ;
  wire \tmp_read_data0[22]_i_1__4_n_0 ;
  wire \tmp_read_data0[23]_i_1__0_n_0 ;
  wire \tmp_read_data0[23]_i_1__1_n_0 ;
  wire \tmp_read_data0[23]_i_1__2_n_0 ;
  wire \tmp_read_data0[23]_i_1__3_n_0 ;
  wire \tmp_read_data0[23]_i_1__4_n_0 ;
  wire \tmp_read_data0[24]_i_1__0_n_0 ;
  wire \tmp_read_data0[24]_i_1__1_n_0 ;
  wire \tmp_read_data0[24]_i_1__2_n_0 ;
  wire \tmp_read_data0[24]_i_1__3_n_0 ;
  wire \tmp_read_data0[24]_i_1__4_n_0 ;
  wire \tmp_read_data0[25]_i_1__0_n_0 ;
  wire \tmp_read_data0[25]_i_1__1_n_0 ;
  wire \tmp_read_data0[25]_i_1__2_n_0 ;
  wire \tmp_read_data0[25]_i_1__3_n_0 ;
  wire \tmp_read_data0[25]_i_1__4_n_0 ;
  wire \tmp_read_data0[26]_i_1__0_n_0 ;
  wire \tmp_read_data0[26]_i_1__1_n_0 ;
  wire \tmp_read_data0[26]_i_1__2_n_0 ;
  wire \tmp_read_data0[26]_i_1__3_n_0 ;
  wire \tmp_read_data0[26]_i_1__4_n_0 ;
  wire \tmp_read_data0[27]_i_1__0_n_0 ;
  wire \tmp_read_data0[27]_i_1__1_n_0 ;
  wire \tmp_read_data0[27]_i_1__2_n_0 ;
  wire \tmp_read_data0[27]_i_1__3_n_0 ;
  wire \tmp_read_data0[27]_i_1__4_n_0 ;
  wire \tmp_read_data0[28]_i_1__0_n_0 ;
  wire \tmp_read_data0[28]_i_1__1_n_0 ;
  wire \tmp_read_data0[28]_i_1__2_n_0 ;
  wire \tmp_read_data0[28]_i_1__3_n_0 ;
  wire \tmp_read_data0[28]_i_1__4_n_0 ;
  wire \tmp_read_data0[29]_i_1__0_n_0 ;
  wire \tmp_read_data0[29]_i_1__1_n_0 ;
  wire \tmp_read_data0[29]_i_1__2_n_0 ;
  wire \tmp_read_data0[29]_i_1__3_n_0 ;
  wire \tmp_read_data0[29]_i_1__4_n_0 ;
  wire \tmp_read_data0[2]_i_1__0_n_0 ;
  wire \tmp_read_data0[2]_i_1__1_n_0 ;
  wire \tmp_read_data0[2]_i_1__2_n_0 ;
  wire \tmp_read_data0[2]_i_1__3_n_0 ;
  wire \tmp_read_data0[2]_i_1__4_n_0 ;
  wire \tmp_read_data0[30]_i_1__0_n_0 ;
  wire \tmp_read_data0[30]_i_1__1_n_0 ;
  wire \tmp_read_data0[30]_i_1__2_n_0 ;
  wire \tmp_read_data0[30]_i_1__3_n_0 ;
  wire \tmp_read_data0[30]_i_1__4_n_0 ;
  wire \tmp_read_data0[31]_i_1__0_n_0 ;
  wire \tmp_read_data0[31]_i_1__1_n_0 ;
  wire \tmp_read_data0[31]_i_1__2_n_0 ;
  wire \tmp_read_data0[31]_i_1__3_n_0 ;
  wire \tmp_read_data0[31]_i_1__4_n_0 ;
  wire \tmp_read_data0[31]_i_2__0_n_0 ;
  wire \tmp_read_data0[3]_i_1__0_n_0 ;
  wire \tmp_read_data0[3]_i_1__1_n_0 ;
  wire \tmp_read_data0[3]_i_1__2_n_0 ;
  wire \tmp_read_data0[3]_i_1__3_n_0 ;
  wire \tmp_read_data0[3]_i_1__4_n_0 ;
  wire \tmp_read_data0[4]_i_1__0_n_0 ;
  wire \tmp_read_data0[4]_i_1__1_n_0 ;
  wire \tmp_read_data0[4]_i_1__2_n_0 ;
  wire \tmp_read_data0[4]_i_1__3_n_0 ;
  wire \tmp_read_data0[4]_i_1__4_n_0 ;
  wire \tmp_read_data0[5]_i_1__0_n_0 ;
  wire \tmp_read_data0[5]_i_1__1_n_0 ;
  wire \tmp_read_data0[5]_i_1__2_n_0 ;
  wire \tmp_read_data0[5]_i_1__3_n_0 ;
  wire \tmp_read_data0[5]_i_1__4_n_0 ;
  wire \tmp_read_data0[6]_i_1__0_n_0 ;
  wire \tmp_read_data0[6]_i_1__1_n_0 ;
  wire \tmp_read_data0[6]_i_1__2_n_0 ;
  wire \tmp_read_data0[6]_i_1__3_n_0 ;
  wire \tmp_read_data0[6]_i_1__4_n_0 ;
  wire \tmp_read_data0[7]_i_1__0_n_0 ;
  wire \tmp_read_data0[7]_i_1__1_n_0 ;
  wire \tmp_read_data0[7]_i_1__2_n_0 ;
  wire \tmp_read_data0[7]_i_1__3_n_0 ;
  wire \tmp_read_data0[7]_i_1__4_n_0 ;
  wire \tmp_read_data0[8]_i_1__0_n_0 ;
  wire \tmp_read_data0[8]_i_1__1_n_0 ;
  wire \tmp_read_data0[8]_i_1__2_n_0 ;
  wire \tmp_read_data0[8]_i_1__3_n_0 ;
  wire \tmp_read_data0[8]_i_1__4_n_0 ;
  wire \tmp_read_data0[9]_i_1__0_n_0 ;
  wire \tmp_read_data0[9]_i_1__1_n_0 ;
  wire \tmp_read_data0[9]_i_1__2_n_0 ;
  wire \tmp_read_data0[9]_i_1__3_n_0 ;
  wire \tmp_read_data0[9]_i_1__4_n_0 ;
  wire [31:0]tmp_read_data10;
  wire \tmp_read_data1[0]_i_1__0_n_0 ;
  wire \tmp_read_data1[0]_i_1__1_n_0 ;
  wire \tmp_read_data1[0]_i_1__2_n_0 ;
  wire \tmp_read_data1[0]_i_1__3_n_0 ;
  wire \tmp_read_data1[0]_i_1__4_n_0 ;
  wire \tmp_read_data1[10]_i_1__0_n_0 ;
  wire \tmp_read_data1[10]_i_1__1_n_0 ;
  wire \tmp_read_data1[10]_i_1__2_n_0 ;
  wire \tmp_read_data1[10]_i_1__3_n_0 ;
  wire \tmp_read_data1[10]_i_1__4_n_0 ;
  wire \tmp_read_data1[11]_i_1__0_n_0 ;
  wire \tmp_read_data1[11]_i_1__1_n_0 ;
  wire \tmp_read_data1[11]_i_1__2_n_0 ;
  wire \tmp_read_data1[11]_i_1__3_n_0 ;
  wire \tmp_read_data1[11]_i_1__4_n_0 ;
  wire \tmp_read_data1[12]_i_1__0_n_0 ;
  wire \tmp_read_data1[12]_i_1__1_n_0 ;
  wire \tmp_read_data1[12]_i_1__2_n_0 ;
  wire \tmp_read_data1[12]_i_1__3_n_0 ;
  wire \tmp_read_data1[12]_i_1__4_n_0 ;
  wire \tmp_read_data1[13]_i_1__0_n_0 ;
  wire \tmp_read_data1[13]_i_1__1_n_0 ;
  wire \tmp_read_data1[13]_i_1__2_n_0 ;
  wire \tmp_read_data1[13]_i_1__3_n_0 ;
  wire \tmp_read_data1[13]_i_1__4_n_0 ;
  wire \tmp_read_data1[14]_i_1__0_n_0 ;
  wire \tmp_read_data1[14]_i_1__1_n_0 ;
  wire \tmp_read_data1[14]_i_1__2_n_0 ;
  wire \tmp_read_data1[14]_i_1__3_n_0 ;
  wire \tmp_read_data1[14]_i_1__4_n_0 ;
  wire \tmp_read_data1[15]_i_1__0_n_0 ;
  wire \tmp_read_data1[15]_i_1__1_n_0 ;
  wire \tmp_read_data1[15]_i_1__2_n_0 ;
  wire \tmp_read_data1[15]_i_1__3_n_0 ;
  wire \tmp_read_data1[15]_i_1__4_n_0 ;
  wire \tmp_read_data1[16]_i_1__0_n_0 ;
  wire \tmp_read_data1[16]_i_1__1_n_0 ;
  wire \tmp_read_data1[16]_i_1__2_n_0 ;
  wire \tmp_read_data1[16]_i_1__3_n_0 ;
  wire \tmp_read_data1[16]_i_1__4_n_0 ;
  wire \tmp_read_data1[17]_i_1__0_n_0 ;
  wire \tmp_read_data1[17]_i_1__1_n_0 ;
  wire \tmp_read_data1[17]_i_1__2_n_0 ;
  wire \tmp_read_data1[17]_i_1__3_n_0 ;
  wire \tmp_read_data1[17]_i_1__4_n_0 ;
  wire \tmp_read_data1[18]_i_1__0_n_0 ;
  wire \tmp_read_data1[18]_i_1__1_n_0 ;
  wire \tmp_read_data1[18]_i_1__2_n_0 ;
  wire \tmp_read_data1[18]_i_1__3_n_0 ;
  wire \tmp_read_data1[18]_i_1__4_n_0 ;
  wire \tmp_read_data1[19]_i_1__0_n_0 ;
  wire \tmp_read_data1[19]_i_1__1_n_0 ;
  wire \tmp_read_data1[19]_i_1__2_n_0 ;
  wire \tmp_read_data1[19]_i_1__3_n_0 ;
  wire \tmp_read_data1[19]_i_1__4_n_0 ;
  wire \tmp_read_data1[1]_i_1__0_n_0 ;
  wire \tmp_read_data1[1]_i_1__1_n_0 ;
  wire \tmp_read_data1[1]_i_1__2_n_0 ;
  wire \tmp_read_data1[1]_i_1__3_n_0 ;
  wire \tmp_read_data1[1]_i_1__4_n_0 ;
  wire \tmp_read_data1[20]_i_1__0_n_0 ;
  wire \tmp_read_data1[20]_i_1__1_n_0 ;
  wire \tmp_read_data1[20]_i_1__2_n_0 ;
  wire \tmp_read_data1[20]_i_1__3_n_0 ;
  wire \tmp_read_data1[20]_i_1__4_n_0 ;
  wire \tmp_read_data1[21]_i_1__0_n_0 ;
  wire \tmp_read_data1[21]_i_1__1_n_0 ;
  wire \tmp_read_data1[21]_i_1__2_n_0 ;
  wire \tmp_read_data1[21]_i_1__3_n_0 ;
  wire \tmp_read_data1[21]_i_1__4_n_0 ;
  wire \tmp_read_data1[22]_i_1__0_n_0 ;
  wire \tmp_read_data1[22]_i_1__1_n_0 ;
  wire \tmp_read_data1[22]_i_1__2_n_0 ;
  wire \tmp_read_data1[22]_i_1__3_n_0 ;
  wire \tmp_read_data1[22]_i_1__4_n_0 ;
  wire \tmp_read_data1[23]_i_1__0_n_0 ;
  wire \tmp_read_data1[23]_i_1__1_n_0 ;
  wire \tmp_read_data1[23]_i_1__2_n_0 ;
  wire \tmp_read_data1[23]_i_1__3_n_0 ;
  wire \tmp_read_data1[23]_i_1__4_n_0 ;
  wire \tmp_read_data1[24]_i_1__0_n_0 ;
  wire \tmp_read_data1[24]_i_1__1_n_0 ;
  wire \tmp_read_data1[24]_i_1__2_n_0 ;
  wire \tmp_read_data1[24]_i_1__3_n_0 ;
  wire \tmp_read_data1[24]_i_1__4_n_0 ;
  wire \tmp_read_data1[25]_i_1__0_n_0 ;
  wire \tmp_read_data1[25]_i_1__1_n_0 ;
  wire \tmp_read_data1[25]_i_1__2_n_0 ;
  wire \tmp_read_data1[25]_i_1__3_n_0 ;
  wire \tmp_read_data1[25]_i_1__4_n_0 ;
  wire \tmp_read_data1[26]_i_1__0_n_0 ;
  wire \tmp_read_data1[26]_i_1__1_n_0 ;
  wire \tmp_read_data1[26]_i_1__2_n_0 ;
  wire \tmp_read_data1[26]_i_1__3_n_0 ;
  wire \tmp_read_data1[26]_i_1__4_n_0 ;
  wire \tmp_read_data1[27]_i_1__0_n_0 ;
  wire \tmp_read_data1[27]_i_1__1_n_0 ;
  wire \tmp_read_data1[27]_i_1__2_n_0 ;
  wire \tmp_read_data1[27]_i_1__3_n_0 ;
  wire \tmp_read_data1[27]_i_1__4_n_0 ;
  wire \tmp_read_data1[28]_i_1__0_n_0 ;
  wire \tmp_read_data1[28]_i_1__1_n_0 ;
  wire \tmp_read_data1[28]_i_1__2_n_0 ;
  wire \tmp_read_data1[28]_i_1__3_n_0 ;
  wire \tmp_read_data1[28]_i_1__4_n_0 ;
  wire \tmp_read_data1[29]_i_1__0_n_0 ;
  wire \tmp_read_data1[29]_i_1__1_n_0 ;
  wire \tmp_read_data1[29]_i_1__2_n_0 ;
  wire \tmp_read_data1[29]_i_1__3_n_0 ;
  wire \tmp_read_data1[29]_i_1__4_n_0 ;
  wire \tmp_read_data1[2]_i_1__0_n_0 ;
  wire \tmp_read_data1[2]_i_1__1_n_0 ;
  wire \tmp_read_data1[2]_i_1__2_n_0 ;
  wire \tmp_read_data1[2]_i_1__3_n_0 ;
  wire \tmp_read_data1[2]_i_1__4_n_0 ;
  wire \tmp_read_data1[30]_i_1__0_n_0 ;
  wire \tmp_read_data1[30]_i_1__1_n_0 ;
  wire \tmp_read_data1[30]_i_1__2_n_0 ;
  wire \tmp_read_data1[30]_i_1__3_n_0 ;
  wire \tmp_read_data1[30]_i_1__4_n_0 ;
  wire \tmp_read_data1[31]_i_1__0_n_0 ;
  wire \tmp_read_data1[31]_i_1__1_n_0 ;
  wire \tmp_read_data1[31]_i_1__2_n_0 ;
  wire \tmp_read_data1[31]_i_1__3_n_0 ;
  wire \tmp_read_data1[31]_i_1__4_n_0 ;
  wire \tmp_read_data1[3]_i_1__0_n_0 ;
  wire \tmp_read_data1[3]_i_1__1_n_0 ;
  wire \tmp_read_data1[3]_i_1__2_n_0 ;
  wire \tmp_read_data1[3]_i_1__3_n_0 ;
  wire \tmp_read_data1[3]_i_1__4_n_0 ;
  wire \tmp_read_data1[4]_i_1__0_n_0 ;
  wire \tmp_read_data1[4]_i_1__1_n_0 ;
  wire \tmp_read_data1[4]_i_1__2_n_0 ;
  wire \tmp_read_data1[4]_i_1__3_n_0 ;
  wire \tmp_read_data1[4]_i_1__4_n_0 ;
  wire \tmp_read_data1[5]_i_1__0_n_0 ;
  wire \tmp_read_data1[5]_i_1__1_n_0 ;
  wire \tmp_read_data1[5]_i_1__2_n_0 ;
  wire \tmp_read_data1[5]_i_1__3_n_0 ;
  wire \tmp_read_data1[5]_i_1__4_n_0 ;
  wire \tmp_read_data1[6]_i_1__0_n_0 ;
  wire \tmp_read_data1[6]_i_1__1_n_0 ;
  wire \tmp_read_data1[6]_i_1__2_n_0 ;
  wire \tmp_read_data1[6]_i_1__3_n_0 ;
  wire \tmp_read_data1[6]_i_1__4_n_0 ;
  wire \tmp_read_data1[7]_i_1__0_n_0 ;
  wire \tmp_read_data1[7]_i_1__1_n_0 ;
  wire \tmp_read_data1[7]_i_1__2_n_0 ;
  wire \tmp_read_data1[7]_i_1__3_n_0 ;
  wire \tmp_read_data1[7]_i_1__4_n_0 ;
  wire \tmp_read_data1[8]_i_1__0_n_0 ;
  wire \tmp_read_data1[8]_i_1__1_n_0 ;
  wire \tmp_read_data1[8]_i_1__2_n_0 ;
  wire \tmp_read_data1[8]_i_1__3_n_0 ;
  wire \tmp_read_data1[8]_i_1__4_n_0 ;
  wire \tmp_read_data1[9]_i_1__0_n_0 ;
  wire \tmp_read_data1[9]_i_1__1_n_0 ;
  wire \tmp_read_data1[9]_i_1__2_n_0 ;
  wire \tmp_read_data1[9]_i_1__3_n_0 ;
  wire \tmp_read_data1[9]_i_1__4_n_0 ;
  wire \tmp_read_data[0]_i_1_n_0 ;
  wire \tmp_read_data[10]_i_1_n_0 ;
  wire \tmp_read_data[11]_i_1_n_0 ;
  wire \tmp_read_data[12]_i_1_n_0 ;
  wire \tmp_read_data[13]_i_1_n_0 ;
  wire \tmp_read_data[14]_i_1_n_0 ;
  wire \tmp_read_data[15]_i_1_n_0 ;
  wire \tmp_read_data[16]_i_1_n_0 ;
  wire \tmp_read_data[17]_i_1_n_0 ;
  wire \tmp_read_data[18]_i_1_n_0 ;
  wire \tmp_read_data[19]_i_1_n_0 ;
  wire \tmp_read_data[1]_i_1_n_0 ;
  wire \tmp_read_data[20]_i_1_n_0 ;
  wire \tmp_read_data[21]_i_1_n_0 ;
  wire \tmp_read_data[22]_i_1_n_0 ;
  wire \tmp_read_data[23]_i_1_n_0 ;
  wire \tmp_read_data[24]_i_1_n_0 ;
  wire \tmp_read_data[25]_i_1_n_0 ;
  wire \tmp_read_data[26]_i_1_n_0 ;
  wire \tmp_read_data[27]_i_1_n_0 ;
  wire \tmp_read_data[28]_i_1_n_0 ;
  wire \tmp_read_data[29]_i_1_n_0 ;
  wire \tmp_read_data[2]_i_1_n_0 ;
  wire \tmp_read_data[30]_i_1_n_0 ;
  wire \tmp_read_data[31]_i_1_n_0 ;
  wire \tmp_read_data[3]_i_1_n_0 ;
  wire \tmp_read_data[4]_i_1_n_0 ;
  wire \tmp_read_data[5]_i_1_n_0 ;
  wire \tmp_read_data[6]_i_1_n_0 ;
  wire \tmp_read_data[7]_i_1_n_0 ;
  wire \tmp_read_data[8]_i_1_n_0 ;
  wire \tmp_read_data[9]_i_1_n_0 ;
  wire we;
  wire we_IBUF;
  wire [7:0]word_index_new;
  wire \word_index_reg[1]_i_2__0_n_0 ;
  wire \word_index_reg[1]_i_2_n_0 ;
  wire \word_index_reg[2]_i_2__0_n_0 ;
  wire \word_index_reg[2]_i_2_n_0 ;
  wire \word_index_reg[2]_i_3_n_0 ;
  wire \word_index_reg[2]_i_4_n_0 ;
  wire \word_index_reg[3]_i_2__0_n_0 ;
  wire \word_index_reg[3]_i_2_n_0 ;
  wire \word_index_reg[3]_i_3_n_0 ;
  wire \word_index_reg[3]_i_4_n_0 ;
  wire \word_index_reg[4]_i_2__0_n_0 ;
  wire \word_index_reg[4]_i_2_n_0 ;
  wire \word_index_reg[4]_i_3_n_0 ;
  wire \word_index_reg[4]_i_4_n_0 ;
  wire \word_index_reg[5]_i_2__0_n_0 ;
  wire \word_index_reg[5]_i_2_n_0 ;
  wire \word_index_reg[5]_i_3_n_0 ;
  wire \word_index_reg[5]_i_4_n_0 ;
  wire \word_index_reg[6]_i_2__0_n_0 ;
  wire \word_index_reg[6]_i_2_n_0 ;
  wire \word_index_reg[6]_i_3_n_0 ;
  wire \word_index_reg[6]_i_4_n_0 ;
  wire \word_index_reg[7]_i_10_n_0 ;
  wire \word_index_reg[7]_i_2__0_n_0 ;
  wire \word_index_reg[7]_i_3__0_n_0 ;
  wire \word_index_reg[7]_i_3_n_0 ;
  wire \word_index_reg[7]_i_4_n_0 ;
  wire \word_index_reg[7]_i_5_n_0 ;
  wire \word_index_reg[7]_i_6_n_0 ;
  wire \word_index_reg[7]_i_7_n_0 ;
  wire \word_index_reg[7]_i_8_n_0 ;
  wire \word_index_reg[7]_i_9_n_0 ;
  wire [31:0]write_data;
  wire [31:0]write_data_IBUF;
  wire [3:0]NLW_add_carry_in_sm_reg_reg_i_3_CO_UNCONNECTED;
  wire [3:0]\NLW_core_inst/cycle_ctr_high_new0_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/cycle_ctr_high_new0_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/cycle_ctr_high_new0_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/cycle_ctr_high_new0_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/cycle_ctr_high_new0_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/cycle_ctr_high_new0_carry__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/cycle_ctr_high_new0_carry__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/cycle_ctr_low_new0_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/cycle_ctr_low_new0_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/cycle_ctr_low_new0_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/cycle_ctr_low_new0_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/cycle_ctr_low_new0_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/cycle_ctr_low_new0_carry__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/cycle_ctr_low_new0_carry__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/exponent_length_m1_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/exponent_length_m1_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/loop_counter_new0_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/loop_counter_new0_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/montprod_select_we0_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/read_addr00_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_core_inst/residue_inst/residue_ctrl_new1_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_ctr_low_reg_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_ctr_low_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_ctr_low_reg_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_ctr_low_reg_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_ctr_low_reg_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_ctr_low_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_ctr_low_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_loop_counter_1_to_nn_reg_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_loop_counter_1_to_nn_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_loop_counter_1_to_nn_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_loop_ctr_reg_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_loop_ctr_reg_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_loop_ctr_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_mem_reg_0_63_0_2_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_63_0_2_i_9_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_63_12_14_i_16_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_63_12_14_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_63_15_17_i_16_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_63_15_17_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_63_18_20_i_16_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_63_18_20_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_63_24_26_i_16_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_63_24_26_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_63_27_29_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_63_3_5_i_16_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_63_3_5_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_63_6_8_i_16_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_63_6_8_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_r1_0_63_0_2_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_r1_0_63_12_14_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_r1_0_63_15_17_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_r1_0_63_18_20_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_r1_0_63_24_26_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_r1_0_63_27_29_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_r1_0_63_3_5_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_r1_0_63_6_8_i_4_CO_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFDDD)) 
    \FSM_onehot_montprod_ctrl_reg[0]_i_1 
       (.I0(\FSM_onehot_montprod_ctrl_reg[0]_i_2_n_0 ),
        .I1(\FSM_onehot_montprod_ctrl_reg[0]_i_3_n_0 ),
        .I2(\core_inst/montprod_dest_new ),
        .I3(\core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg_n_0_[0] ),
        .O(\FSM_onehot_montprod_ctrl_reg[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h15)) 
    \FSM_onehot_montprod_ctrl_reg[0]_i_2 
       (.I0(\core_inst/montprod_result_we ),
        .I1(\FSM_onehot_montprod_ctrl_reg[0]_i_4_n_0 ),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .O(\FSM_onehot_montprod_ctrl_reg[0]_i_2_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h6FF6FFFF00000000)) 
    \FSM_onehot_montprod_ctrl_reg[0]_i_3 
       (.I0(\core_inst/residue_inst/in6 [7]),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\core_inst/montprod_opm_addr [6]),
        .I3(\core_inst/residue_inst/in6 [6]),
        .I4(\FSM_onehot_montprod_ctrl_reg[6]_i_4_n_0 ),
        .I5(\core_inst/montprod_inst/s_mux_new [1]),
        .O(\FSM_onehot_montprod_ctrl_reg[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_montprod_ctrl_reg[0]_i_4 
       (.I0(\FSM_onehot_montprod_ctrl_reg[4]_i_2_n_0 ),
        .I1(\core_inst/montprod_opm_addr [6]),
        .I2(\core_inst/montprod_opm_addr [7]),
        .I3(\core_inst/montprod_opm_addr [4]),
        .I4(\core_inst/montprod_opm_addr [5]),
        .O(\FSM_onehot_montprod_ctrl_reg[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_montprod_ctrl_reg[1]_i_1 
       (.I0(\core_inst/montprod_inst/first_iteration_new ),
        .I1(\FSM_onehot_montprod_ctrl_reg[7]_i_2_n_0 ),
        .I2(\core_inst/montprod_inst/loop_ctr_dec ),
        .O(\FSM_onehot_montprod_ctrl_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \FSM_onehot_montprod_ctrl_reg[4]_i_1 
       (.I0(\core_inst/montprod_inst/s_mux_new [0]),
        .I1(\core_inst/montprod_opm_addr [5]),
        .I2(\core_inst/montprod_opm_addr [4]),
        .I3(\core_inst/montprod_opm_addr [7]),
        .I4(\core_inst/montprod_opm_addr [6]),
        .I5(\FSM_onehot_montprod_ctrl_reg[4]_i_2_n_0 ),
        .O(\FSM_onehot_montprod_ctrl_reg[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_montprod_ctrl_reg[4]_i_2 
       (.I0(\core_inst/montprod_opm_addr [3]),
        .I1(\core_inst/montprod_opm_addr [1]),
        .I2(\core_inst/montprod_opm_addr [0]),
        .I3(\core_inst/montprod_opm_addr [2]),
        .O(\FSM_onehot_montprod_ctrl_reg[4]_i_2_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \FSM_onehot_montprod_ctrl_reg[6]_i_1 
       (.I0(\core_inst/residue_inst/in6 [7]),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\core_inst/montprod_opm_addr [6]),
        .I3(\core_inst/residue_inst/in6 [6]),
        .I4(\FSM_onehot_montprod_ctrl_reg[6]_i_4_n_0 ),
        .I5(\core_inst/montprod_inst/s_mux_new [1]),
        .O(\FSM_onehot_montprod_ctrl_reg[6]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \FSM_onehot_montprod_ctrl_reg[6]_i_2 
       (.I0(modulus_length_reg[7]),
        .I1(\FSM_onehot_montprod_ctrl_reg[6]_i_5_n_0 ),
        .I2(modulus_length_reg[6]),
        .O(\core_inst/residue_inst/in6 [7]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_onehot_montprod_ctrl_reg[6]_i_3 
       (.I0(modulus_length_reg[6]),
        .I1(\FSM_onehot_montprod_ctrl_reg[6]_i_5_n_0 ),
        .O(\core_inst/residue_inst/in6 [6]));
  LUT6 #(
    .INIT(64'h0000000600060000)) 
    \FSM_onehot_montprod_ctrl_reg[6]_i_4 
       (.I0(\s_mem_read_addr_reg[5]_i_2_n_0 ),
        .I1(\core_inst/montprod_opm_addr [5]),
        .I2(\FSM_onehot_montprod_ctrl_reg[6]_i_6_n_0 ),
        .I3(\FSM_onehot_montprod_ctrl_reg[6]_i_7_n_0 ),
        .I4(\core_inst/montprod_opm_addr [4]),
        .I5(\s_mem_read_addr_reg[4]_i_2_n_0 ),
        .O(\FSM_onehot_montprod_ctrl_reg[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_montprod_ctrl_reg[6]_i_5 
       (.I0(modulus_length_reg[3]),
        .I1(modulus_length_reg[1]),
        .I2(modulus_length_reg[0]),
        .I3(modulus_length_reg[2]),
        .I4(modulus_length_reg[4]),
        .I5(modulus_length_reg[5]),
        .O(\FSM_onehot_montprod_ctrl_reg[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF6FF9F6FFFF6FF)) 
    \FSM_onehot_montprod_ctrl_reg[6]_i_6 
       (.I0(modulus_length_reg[2]),
        .I1(\core_inst/montprod_opm_addr [2]),
        .I2(\core_inst/montprod_opm_addr [1]),
        .I3(modulus_length_reg[0]),
        .I4(modulus_length_reg[1]),
        .I5(\core_inst/montprod_opm_addr [0]),
        .O(\FSM_onehot_montprod_ctrl_reg[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h5556AAA9)) 
    \FSM_onehot_montprod_ctrl_reg[6]_i_7 
       (.I0(\core_inst/montprod_opm_addr [3]),
        .I1(modulus_length_reg[1]),
        .I2(modulus_length_reg[0]),
        .I3(modulus_length_reg[2]),
        .I4(modulus_length_reg[3]),
        .O(\FSM_onehot_montprod_ctrl_reg[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_montprod_ctrl_reg[7]_i_1 
       (.I0(\core_inst/montprod_inst/loop_ctr_dec ),
        .I1(\FSM_onehot_montprod_ctrl_reg[7]_i_2_n_0 ),
        .O(\FSM_onehot_montprod_ctrl_reg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_onehot_montprod_ctrl_reg[7]_i_2 
       (.I0(\FSM_onehot_montprod_ctrl_reg[7]_i_3_n_0 ),
        .I1(\FSM_onehot_montprod_ctrl_reg[7]_i_4_n_0 ),
        .I2(\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ),
        .I3(\core_inst/p_mem_rd1_addr [2]),
        .I4(\core_inst/montprod_inst/loop_ctr_reg_reg [1]),
        .O(\FSM_onehot_montprod_ctrl_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_montprod_ctrl_reg[7]_i_3 
       (.I0(\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ),
        .I1(\core_inst/montprod_inst/loop_ctr_reg_reg [4]),
        .I2(\core_inst/montprod_inst/loop_ctr_reg_reg [2]),
        .I3(\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ),
        .I4(\core_inst/montprod_inst/loop_ctr_reg_reg [0]),
        .I5(\core_inst/p_mem_rd1_addr [6]),
        .O(\FSM_onehot_montprod_ctrl_reg[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_montprod_ctrl_reg[7]_i_4 
       (.I0(\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ),
        .I1(\core_inst/p_mem_rd1_addr [0]),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/montprod_inst/loop_ctr_reg_reg [3]),
        .O(\FSM_onehot_montprod_ctrl_reg[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_montprod_ctrl_reg[8]_i_1 
       (.I0(\FSM_onehot_montprod_ctrl_reg[6]_i_1_n_0 ),
        .I1(\FSM_onehot_montprod_ctrl_reg[8]_i_3_n_0 ),
        .I2(\core_inst/montprod_inst/first_iteration_new ),
        .I3(\core_inst/montprod_inst/ready_new ),
        .O(\FSM_onehot_montprod_ctrl_reg[8]_i_1_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "1136" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_montprod_ctrl_reg[8]_i_2 
       (.I0(reset_n_IBUF),
        .O(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_montprod_ctrl_reg[8]_i_3 
       (.I0(\FSM_onehot_montprod_ctrl_reg[4]_i_1_n_0 ),
        .I1(\core_inst/montprod_inst/bq_we ),
        .I2(\core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg_n_0_[7] ),
        .I3(\core_inst/montprod_inst/reset_word_index_msw ),
        .I4(\core_inst/montprod_inst/loop_ctr_dec ),
        .I5(\core_inst/montprod_inst/b_bit_index_we ),
        .O(\FSM_onehot_montprod_ctrl_reg[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202000202)) 
    \FSM_onehot_montprod_ctrl_reg[8]_i_4 
       (.I0(\core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg_n_0_[0] ),
        .I1(\montprod_select_reg[2]_i_3_n_0 ),
        .I2(\core_inst/modexp_ctrl_reg [3]),
        .I3(\core_inst/residue_ready ),
        .I4(\core_inst/modexp_ctrl_reg [0]),
        .I5(\core_inst/modexp_ctrl_reg [2]),
        .O(\core_inst/montprod_inst/first_iteration_new ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_montprod_ctrl_reg[8]_i_5 
       (.I0(\core_inst/result_mem_int_wr_addr [0]),
        .I1(\core_inst/result_mem_int_wr_addr [4]),
        .I2(\core_inst/result_mem_int_wr_addr [5]),
        .I3(\FSM_onehot_montprod_ctrl_reg[8]_i_6_n_0 ),
        .O(\core_inst/montprod_inst/ready_new ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \FSM_onehot_montprod_ctrl_reg[8]_i_6 
       (.I0(\core_inst/result_mem_int_wr_addr [6]),
        .I1(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .I2(\core_inst/result_mem_int_wr_addr [7]),
        .I3(\core_inst/montprod_result_we ),
        .I4(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .I5(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .O(\FSM_onehot_montprod_ctrl_reg[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \FSM_onehot_residue_ctrl_reg[0]_i_1 
       (.I0(\FSM_onehot_residue_ctrl_reg[0]_i_2_n_0 ),
        .I1(\FSM_onehot_residue_ctrl_reg[9]_i_3_n_0 ),
        .I2(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[0] ),
        .I3(\FSM_onehot_residue_ctrl_reg[0]_i_3_n_0 ),
        .I4(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[9] ),
        .I5(\core_inst/residue_inst/residue_ctrl_new1_carry__0_n_3 ),
        .O(\FSM_onehot_residue_ctrl_reg[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_residue_ctrl_reg[0]_i_2 
       (.I0(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[5] ),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .I2(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[1] ),
        .O(\FSM_onehot_residue_ctrl_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \FSM_onehot_residue_ctrl_reg[0]_i_3 
       (.I0(\core_inst/modexp_ctrl_reg [0]),
        .I1(\core_inst/modexp_ctrl_reg [3]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/residue_valid_reg ),
        .I5(start_reg),
        .O(\FSM_onehot_residue_ctrl_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \FSM_onehot_residue_ctrl_reg[1]_i_1 
       (.I0(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[0] ),
        .I1(start_reg),
        .I2(\core_inst/residue_valid_reg ),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/modexp_ctrl_reg [1]),
        .I5(\FSM_onehot_residue_ctrl_reg[1]_i_2_n_0 ),
        .O(\core_inst/residue_inst/length_m1_we ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_residue_ctrl_reg[1]_i_2 
       (.I0(\core_inst/modexp_ctrl_reg [0]),
        .I1(\core_inst/modexp_ctrl_reg [3]),
        .O(\FSM_onehot_residue_ctrl_reg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_residue_ctrl_reg[2]_i_1 
       (.I0(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[1] ),
        .I1(\FSM_onehot_residue_ctrl_reg[9]_i_3_n_0 ),
        .O(\FSM_onehot_residue_ctrl_reg[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_residue_ctrl_reg[3]_i_1 
       (.I0(\core_inst/residue_inst/reset_n_counter ),
        .I1(\core_inst/residue_inst/residue_ctrl_new1_carry__0_n_3 ),
        .I2(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[9] ),
        .O(\FSM_onehot_residue_ctrl_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_residue_ctrl_reg[4]_i_1 
       (.I0(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .I1(\FSM_onehot_residue_ctrl_reg[9]_i_3_n_0 ),
        .O(\FSM_onehot_residue_ctrl_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_residue_ctrl_reg[6]_i_1 
       (.I0(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[5] ),
        .I1(\FSM_onehot_residue_ctrl_reg[9]_i_3_n_0 ),
        .O(\FSM_onehot_residue_ctrl_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_residue_ctrl_reg[7]_i_1 
       (.I0(\core_inst/residue_inst/sub_carry_in_reg ),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[6] ),
        .O(\FSM_onehot_residue_ctrl_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_residue_ctrl_reg[8]_i_1 
       (.I0(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I1(\FSM_onehot_residue_ctrl_reg[9]_i_3_n_0 ),
        .O(\FSM_onehot_residue_ctrl_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FFFE)) 
    \FSM_onehot_residue_ctrl_reg[9]_i_1 
       (.I0(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[5] ),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .I2(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[1] ),
        .I4(\FSM_onehot_residue_ctrl_reg[9]_i_3_n_0 ),
        .I5(\FSM_onehot_residue_ctrl_reg[9]_i_4_n_0 ),
        .O(\FSM_onehot_residue_ctrl_reg[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_residue_ctrl_reg[9]_i_2 
       (.I0(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[8] ),
        .I1(\core_inst/residue_inst/sub_carry_in_reg ),
        .I2(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[6] ),
        .O(\FSM_onehot_residue_ctrl_reg[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_residue_ctrl_reg[9]_i_3 
       (.I0(\core_inst/residue_opa_wr_addr [7]),
        .I1(\core_inst/residue_opa_wr_addr [6]),
        .I2(\word_index_reg[4]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opa_wr_addr [4]),
        .I4(\core_inst/residue_opa_wr_addr [5]),
        .O(\FSM_onehot_residue_ctrl_reg[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_residue_ctrl_reg[9]_i_4 
       (.I0(\core_inst/residue_inst/length_m1_we ),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[8] ),
        .I2(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[9] ),
        .I3(\core_inst/residue_inst/reset_n_counter ),
        .I4(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[4] ),
        .I5(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[6] ),
        .O(\FSM_onehot_residue_ctrl_reg[9]_i_4_n_0 ));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT3 #(
    .INIT(8'h20)) 
    add_carry_in_sa_reg_i_1
       (.I0(\core_inst/montprod_inst/add_carry_out_sa ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .O(\core_inst/montprod_inst/add_carry_in_sa_new ));
  CARRY4 add_carry_in_sa_reg_reg_i_2
       (.CI(mem_reg_0_63_27_29_i_5_n_0),
        .CO(\core_inst/montprod_inst/add_carry_out_sa ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h20)) 
    add_carry_in_sm_reg_i_1
       (.I0(\core_inst/montprod_inst/add_carry_out_sm ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .O(\core_inst/montprod_inst/add_carry_in_sm_new ));
  LUT4 #(
    .INIT(16'h0008)) 
    add_carry_in_sm_reg_i_4
       (.I0(\core_inst/result_mem_int_wr_data [31]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [31]));
  LUT4 #(
    .INIT(16'h0008)) 
    add_carry_in_sm_reg_i_5
       (.I0(\core_inst/result_mem_int_wr_data [30]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [30]));
  LUT4 #(
    .INIT(16'h0008)) 
    add_carry_in_sm_reg_i_6
       (.I0(\core_inst/result_mem_int_wr_data [29]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [29]));
  LUT4 #(
    .INIT(16'h0008)) 
    add_carry_in_sm_reg_i_7
       (.I0(\core_inst/result_mem_int_wr_data [28]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [28]));
  CARRY4 add_carry_in_sm_reg_reg_i_2
       (.CI(add_carry_in_sm_reg_reg_i_3_n_0),
        .CO(\core_inst/montprod_inst/add_carry_out_sm ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 add_carry_in_sm_reg_reg_i_3
       (.CI(mem_reg_0_63_24_26_i_16_n_0),
        .CO({add_carry_in_sm_reg_reg_i_3_n_0,NLW_add_carry_in_sm_reg_reg_i_3_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [31:28]),
        .O({add_carry_in_sm_reg_reg_i_3_n_4,add_carry_in_sm_reg_reg_i_3_n_5,add_carry_in_sm_reg_reg_i_3_n_6,add_carry_in_sm_reg_reg_i_3_n_7}),
        .S({\core_inst/montprod_inst/s_adder_sm/add_carry_in_sm_reg_i_8_n_0 ,\core_inst/montprod_inst/s_adder_sm/add_carry_in_sm_reg_i_9_n_0 ,\core_inst/montprod_inst/s_adder_sm/add_carry_in_sm_reg_i_10_n_0 ,\core_inst/montprod_inst/s_adder_sm/add_carry_in_sm_reg_i_11_n_0 }));
  IBUF \address_IBUF[0]_inst 
       (.I(address[0]),
        .O(address_IBUF[0]));
  IBUF \address_IBUF[1]_inst 
       (.I(address[1]),
        .O(address_IBUF[1]));
  IBUF \address_IBUF[2]_inst 
       (.I(address[2]),
        .O(address_IBUF[2]));
  IBUF \address_IBUF[3]_inst 
       (.I(address[3]),
        .O(address_IBUF[3]));
  IBUF \address_IBUF[4]_inst 
       (.I(address[4]),
        .O(address_IBUF[4]));
  IBUF \address_IBUF[5]_inst 
       (.I(address[5]),
        .O(address_IBUF[5]));
  IBUF \address_IBUF[6]_inst 
       (.I(address[6]),
        .O(address_IBUF[6]));
  IBUF \address_IBUF[7]_inst 
       (.I(address[7]),
        .O(address_IBUF[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \b_bit_index_reg[0]_i_1 
       (.I0(\core_inst/montprod_inst/loop_ctr_reg_reg [0]),
        .O(\core_inst/montprod_inst/b_bit_index_reg0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \b_bit_index_reg[1]_i_1 
       (.I0(\core_inst/montprod_inst/loop_ctr_reg_reg [1]),
        .O(\core_inst/montprod_inst/b_bit_index_reg0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \b_bit_index_reg[2]_i_1 
       (.I0(\core_inst/montprod_inst/loop_ctr_reg_reg [2]),
        .O(\core_inst/montprod_inst/b_bit_index_reg0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \b_bit_index_reg[3]_i_1 
       (.I0(\core_inst/montprod_inst/loop_ctr_reg_reg [3]),
        .O(\core_inst/montprod_inst/b_bit_index_reg0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \b_bit_index_reg[4]_i_1 
       (.I0(\core_inst/montprod_inst/loop_ctr_reg_reg [4]),
        .O(\core_inst/montprod_inst/b_bit_index_reg0 [4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h41000041)) 
    \b_one_reg[0]_i_1 
       (.I0(\b_one_reg[0]_i_2_n_0 ),
        .I1(\core_inst/p_mem_rd1_addr [7]),
        .I2(\core_inst/residue_inst/in6 [7]),
        .I3(\core_inst/p_mem_rd1_addr [6]),
        .I4(\core_inst/residue_inst/in6 [6]),
        .O(\core_inst/b_one_new ));
  LUT6 #(
    .INIT(64'hFFFF9FFF9FFFFFFF)) 
    \b_one_reg[0]_i_2 
       (.I0(\s_mem_read_addr_reg[5]_i_2_n_0 ),
        .I1(\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ),
        .I2(\b_one_reg[0]_i_3_n_0 ),
        .I3(\b_one_reg[0]_i_4_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [4]),
        .I5(\s_mem_read_addr_reg[4]_i_2_n_0 ),
        .O(\b_one_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0009006090000900)) 
    \b_one_reg[0]_i_3 
       (.I0(modulus_length_reg[2]),
        .I1(\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ),
        .I2(\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ),
        .I3(modulus_length_reg[0]),
        .I4(modulus_length_reg[1]),
        .I5(\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 ),
        .O(\b_one_reg[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \b_one_reg[0]_i_4 
       (.I0(\core_inst/p_mem_rd1_addr [3]),
        .I1(modulus_length_reg[1]),
        .I2(modulus_length_reg[0]),
        .I3(modulus_length_reg[2]),
        .I4(modulus_length_reg[3]),
        .O(\b_one_reg[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    b_reg_i_1
       (.I0(\core_inst/montprod_inst/b_new ),
        .I1(\core_inst/montprod_inst/bq_we ),
        .I2(\core_inst/montprod_inst/b_reg ),
        .O(b_reg_i_1_n_0));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/b_one_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/b_one_new ),
        .Q(\core_inst/b_one_reg ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/cycle_ctr_high_new0_carry 
       (.CI(\<const0> ),
        .CO({\core_inst/cycle_ctr_high_new0_carry_n_0 ,\NLW_core_inst/cycle_ctr_high_new0_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\core_inst/cycle_ctr_high_reg_reg_n_0_[0] ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/cycle_ctr_high_new0 [4:1]),
        .S({\core_inst/cycle_ctr_high_reg_reg_n_0_[4] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[3] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[2] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[1] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/cycle_ctr_high_new0_carry__0 
       (.CI(\core_inst/cycle_ctr_high_new0_carry_n_0 ),
        .CO({\core_inst/cycle_ctr_high_new0_carry__0_n_0 ,\NLW_core_inst/cycle_ctr_high_new0_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/cycle_ctr_high_new0 [8:5]),
        .S({\core_inst/cycle_ctr_high_reg_reg_n_0_[8] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[7] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[6] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[5] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/cycle_ctr_high_new0_carry__1 
       (.CI(\core_inst/cycle_ctr_high_new0_carry__0_n_0 ),
        .CO({\core_inst/cycle_ctr_high_new0_carry__1_n_0 ,\NLW_core_inst/cycle_ctr_high_new0_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/cycle_ctr_high_new0 [12:9]),
        .S({\core_inst/cycle_ctr_high_reg_reg_n_0_[12] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[11] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[10] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[9] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/cycle_ctr_high_new0_carry__2 
       (.CI(\core_inst/cycle_ctr_high_new0_carry__1_n_0 ),
        .CO({\core_inst/cycle_ctr_high_new0_carry__2_n_0 ,\NLW_core_inst/cycle_ctr_high_new0_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/cycle_ctr_high_new0 [16:13]),
        .S({\core_inst/cycle_ctr_high_reg_reg_n_0_[16] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[15] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[14] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[13] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/cycle_ctr_high_new0_carry__3 
       (.CI(\core_inst/cycle_ctr_high_new0_carry__2_n_0 ),
        .CO({\core_inst/cycle_ctr_high_new0_carry__3_n_0 ,\NLW_core_inst/cycle_ctr_high_new0_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/cycle_ctr_high_new0 [20:17]),
        .S({\core_inst/cycle_ctr_high_reg_reg_n_0_[20] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[19] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[18] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[17] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/cycle_ctr_high_new0_carry__4 
       (.CI(\core_inst/cycle_ctr_high_new0_carry__3_n_0 ),
        .CO({\core_inst/cycle_ctr_high_new0_carry__4_n_0 ,\NLW_core_inst/cycle_ctr_high_new0_carry__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/cycle_ctr_high_new0 [24:21]),
        .S({\core_inst/cycle_ctr_high_reg_reg_n_0_[24] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[23] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[22] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[21] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/cycle_ctr_high_new0_carry__5 
       (.CI(\core_inst/cycle_ctr_high_new0_carry__4_n_0 ),
        .CO({\core_inst/cycle_ctr_high_new0_carry__5_n_0 ,\NLW_core_inst/cycle_ctr_high_new0_carry__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/cycle_ctr_high_new0 [28:25]),
        .S({\core_inst/cycle_ctr_high_reg_reg_n_0_[28] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[27] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[26] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[25] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/cycle_ctr_high_new0_carry__6 
       (.CI(\core_inst/cycle_ctr_high_new0_carry__5_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/cycle_ctr_high_new0 [31:29]),
        .S({\<const0> ,\core_inst/cycle_ctr_high_reg_reg_n_0_[31] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[30] ,\core_inst/cycle_ctr_high_reg_reg_n_0_[29] }));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [0]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [10]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [11]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [12]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [13]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [14]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [15]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [16]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [17]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [18]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [19]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [1]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [20]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [21]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [22]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [23]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [24]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [25]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [26]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [27]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [28]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [29]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [2]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [30]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [31]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [3]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [4]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [5]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [6]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [7]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [8]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_high_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\cycle_ctr_high_reg[31]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/cycle_ctr_high_new [9]),
        .Q(\core_inst/cycle_ctr_high_reg_reg_n_0_[9] ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/cycle_ctr_low_new0_carry 
       (.CI(\<const0> ),
        .CO({\core_inst/cycle_ctr_low_new0_carry_n_0 ,\NLW_core_inst/cycle_ctr_low_new0_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\core_inst/cycle_ctr_low_reg_reg_n_0_[0] ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/cycle_ctr_low_new0 [4:1]),
        .S({\core_inst/cycle_ctr_low_reg_reg_n_0_[4] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[3] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[2] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[1] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/cycle_ctr_low_new0_carry__0 
       (.CI(\core_inst/cycle_ctr_low_new0_carry_n_0 ),
        .CO({\core_inst/cycle_ctr_low_new0_carry__0_n_0 ,\NLW_core_inst/cycle_ctr_low_new0_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/cycle_ctr_low_new0 [8:5]),
        .S({\core_inst/cycle_ctr_low_reg_reg_n_0_[8] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[7] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[6] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[5] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/cycle_ctr_low_new0_carry__1 
       (.CI(\core_inst/cycle_ctr_low_new0_carry__0_n_0 ),
        .CO({\core_inst/cycle_ctr_low_new0_carry__1_n_0 ,\NLW_core_inst/cycle_ctr_low_new0_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/cycle_ctr_low_new0 [12:9]),
        .S({\core_inst/cycle_ctr_low_reg_reg_n_0_[12] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[11] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[10] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[9] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/cycle_ctr_low_new0_carry__2 
       (.CI(\core_inst/cycle_ctr_low_new0_carry__1_n_0 ),
        .CO({\core_inst/cycle_ctr_low_new0_carry__2_n_0 ,\NLW_core_inst/cycle_ctr_low_new0_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/cycle_ctr_low_new0 [16:13]),
        .S({\core_inst/cycle_ctr_low_reg_reg_n_0_[16] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[15] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[14] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[13] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/cycle_ctr_low_new0_carry__3 
       (.CI(\core_inst/cycle_ctr_low_new0_carry__2_n_0 ),
        .CO({\core_inst/cycle_ctr_low_new0_carry__3_n_0 ,\NLW_core_inst/cycle_ctr_low_new0_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/cycle_ctr_low_new0 [20:17]),
        .S({\core_inst/cycle_ctr_low_reg_reg_n_0_[20] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[19] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[18] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[17] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/cycle_ctr_low_new0_carry__4 
       (.CI(\core_inst/cycle_ctr_low_new0_carry__3_n_0 ),
        .CO({\core_inst/cycle_ctr_low_new0_carry__4_n_0 ,\NLW_core_inst/cycle_ctr_low_new0_carry__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/cycle_ctr_low_new0 [24:21]),
        .S({\core_inst/cycle_ctr_low_reg_reg_n_0_[24] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[23] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[22] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[21] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/cycle_ctr_low_new0_carry__5 
       (.CI(\core_inst/cycle_ctr_low_new0_carry__4_n_0 ),
        .CO({\core_inst/cycle_ctr_low_new0_carry__5_n_0 ,\NLW_core_inst/cycle_ctr_low_new0_carry__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/cycle_ctr_low_new0 [28:25]),
        .S({\core_inst/cycle_ctr_low_reg_reg_n_0_[28] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[27] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[26] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[25] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/cycle_ctr_low_new0_carry__6 
       (.CI(\core_inst/cycle_ctr_low_new0_carry__5_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/cycle_ctr_low_new0 [31:29]),
        .S({\<const0> ,\core_inst/cycle_ctr_low_reg_reg_n_0_[31] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[30] ,\core_inst/cycle_ctr_low_reg_reg_n_0_[29] }));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[0]_i_2_n_7 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[8]_i_1_n_5 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[8]_i_1_n_4 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[12]_i_1_n_7 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[12]_i_1_n_6 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[12]_i_1_n_5 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[12]_i_1_n_4 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[16]_i_1_n_7 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[16]_i_1_n_6 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[16]_i_1_n_5 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[16]_i_1_n_4 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[0]_i_2_n_6 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[20]_i_1_n_7 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[20]_i_1_n_6 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[20]_i_1_n_5 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[20]_i_1_n_4 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[24]_i_1_n_7 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[24]_i_1_n_6 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[24]_i_1_n_5 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[24]_i_1_n_4 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[28]_i_1_n_7 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[28]_i_1_n_6 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[0]_i_2_n_5 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[28]_i_1_n_5 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[28]_i_1_n_4 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[0]_i_2_n_4 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[4]_i_1_n_7 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[4]_i_1_n_6 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[4]_i_1_n_5 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[4]_i_1_n_4 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[8]_i_1_n_7 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_low_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/cycle_ctr_low_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\cycle_ctr_low_reg_reg[8]_i_1_n_6 ),
        .Q(\core_inst/cycle_ctr_low_reg_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/cycle_ctr_state_reg_reg 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(cycle_ctr_state_reg_i_1_n_0),
        .Q(\core_inst/cycle_ctr_state_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/ei_reg_reg 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ei_reg_i_1_n_0),
        .Q(\core_inst/ei_reg ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/exponent_length_m1_carry 
       (.CI(\<const0> ),
        .CO({\core_inst/exponent_length_m1_carry_n_0 ,\NLW_core_inst/exponent_length_m1_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(exponent_length_reg[0]),
        .DI(exponent_length_reg[4:1]),
        .O({\core_inst/exponent_length_m1_carry_n_4 ,\core_inst/exponent_length_m1_carry_n_5 ,\core_inst/exponent_length_m1_carry_n_6 ,\core_inst/exponent_length_m1_carry_n_7 }),
        .S({exponent_length_m1_carry_i_1_n_0,exponent_length_m1_carry_i_2_n_0,exponent_length_m1_carry_i_3_n_0,exponent_length_m1_carry_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/exponent_length_m1_carry__0 
       (.CI(\core_inst/exponent_length_m1_carry_n_0 ),
        .CO({\core_inst/exponent_length_m1_carry__0_n_0 ,\NLW_core_inst/exponent_length_m1_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,exponent_length_reg[7:5]}),
        .O(\core_inst/p_1_in [2:0]),
        .S({\<const1> ,exponent_length_m1_carry__0_i_1_n_0,exponent_length_m1_carry__0_i_2_n_0,exponent_length_m1_carry__0_i_3_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_0_0 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[0]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_0_0_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_0_0_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_10_10 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[10]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_10_10_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_10_10_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_11_11 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[11]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_11_11_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_11_11_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_12_12 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[12]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_12_12_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_12_12_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_13_13 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[13]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_13_13_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_13_13_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_14_14 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[14]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_14_14_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_14_14_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_15_15 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[15]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_15_15_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_15_15_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_16_16 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[16]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_16_16_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_16_16_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_17_17 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[17]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_17_17_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_17_17_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_18_18 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[18]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_18_18_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_18_18_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_19_19 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[19]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_19_19_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_19_19_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_1_1 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[1]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_1_1_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_1_1_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_20_20 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[20]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_20_20_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_20_20_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_21_21 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[21]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_21_21_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_21_21_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_22_22 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[22]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_22_22_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_22_22_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_23_23 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[23]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_23_23_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_23_23_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_24_24 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[24]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_24_24_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_24_24_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_25_25 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[25]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_25_25_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_25_25_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_26_26 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[26]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_26_26_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_26_26_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_27_27 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[27]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_27_27_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_27_27_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_28_28 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[28]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_28_28_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_28_28_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_29_29 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[29]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_29_29_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_29_29_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_2_2 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[2]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_2_2_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_2_2_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_30_30 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[30]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_30_30_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_30_30_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_31_31 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[31]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_31_31_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_31_31_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_3_3 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[3]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_3_3_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_3_3_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_4_4 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[4]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_4_4_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_4_4_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_5_5 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[5]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_5_5_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_5_5_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_6_6 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[6]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_6_6_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_6_6_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_7_7 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[7]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_7_7_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_7_7_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_8_8 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[8]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_8_8_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_8_8_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_0_127_9_9 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[9]),
        .DPO(\core_inst/exponent_mem/mem_reg_0_127_9_9_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_0_127_9_9_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_0_0 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[0]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_0_0_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_0_0_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_10_10 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[10]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_10_10_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_10_10_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_11_11 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[11]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_11_11_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_11_11_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_12_12 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[12]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_12_12_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_12_12_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_13_13 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[13]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_13_13_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_13_13_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_14_14 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[14]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_14_14_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_14_14_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_15_15 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[15]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_15_15_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_15_15_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_16_16 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[16]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_16_16_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_16_16_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_17_17 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[17]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_17_17_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_17_17_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_18_18 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[18]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_18_18_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_18_18_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_19_19 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[19]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_19_19_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_19_19_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_1_1 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[1]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_1_1_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_1_1_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_20_20 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[20]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_20_20_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_20_20_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_21_21 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[21]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_21_21_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_21_21_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_22_22 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[22]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_22_22_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_22_22_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_23_23 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[23]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_23_23_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_23_23_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_24_24 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[24]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_24_24_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_24_24_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_25_25 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[25]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_25_25_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_25_25_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_26_26 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[26]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_26_26_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_26_26_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_27_27 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[27]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_27_27_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_27_27_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_28_28 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[28]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_28_28_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_28_28_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_29_29 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[29]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_29_29_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_29_29_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_2_2 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[2]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_2_2_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_2_2_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_30_30 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[30]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_30_30_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_30_30_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_31_31 
       (.A({\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [3],\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[31]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_31_31_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_31_31_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_3_3 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[3]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_3_3_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_3_3_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_4_4 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[4]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_4_4_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_4_4_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_5_5 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[5]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_5_5_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_5_5_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_6_6 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[6]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_6_6_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_6_6_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_7_7 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[7]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_7_7_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_7_7_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_8_8 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[8]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_8_8_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_8_8_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/exponent_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/exponent_mem/mem_reg_128_255_9_9 
       (.A({\core_inst/exponent_mem/ptr_reg_reg [6:4],\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg [2],\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[9]),
        .DPO(\core_inst/exponent_mem/mem_reg_128_255_9_9_n_0 ),
        .DPRA({\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 ,\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .SPO(\core_inst/exponent_mem/mem_reg_128_255_9_9_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1_n_0));
  (* ORIG_CELL_NAME = "ptr_reg_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/ptr_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/exponent_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new[0]),
        .Q(\core_inst/exponent_mem/ptr_reg_reg [0]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/ptr_reg_reg[0]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/exponent_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[0]_rep_i_1_n_0 ),
        .Q(\core_inst/exponent_mem/ptr_reg_reg[0]_rep_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/ptr_reg_reg[0]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/exponent_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[0]_rep__0_i_1_n_0 ),
        .Q(\core_inst/exponent_mem/ptr_reg_reg[0]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/ptr_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/exponent_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new[1]),
        .Q(\core_inst/exponent_mem/ptr_reg_reg [1]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/ptr_reg_reg[1]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/exponent_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[1]_rep_i_1_n_0 ),
        .Q(\core_inst/exponent_mem/ptr_reg_reg[1]_rep_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/ptr_reg_reg[1]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/exponent_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[1]_rep__0_i_1_n_0 ),
        .Q(\core_inst/exponent_mem/ptr_reg_reg[1]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/ptr_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/exponent_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new[2]),
        .Q(\core_inst/exponent_mem/ptr_reg_reg [2]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/ptr_reg_reg[2]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/exponent_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[2]_rep_i_1_n_0 ),
        .Q(\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/ptr_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/exponent_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new[3]),
        .Q(\core_inst/exponent_mem/ptr_reg_reg [3]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/ptr_reg_reg[3]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/exponent_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[3]_rep_i_1_n_0 ),
        .Q(\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/ptr_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/exponent_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new[4]),
        .Q(\core_inst/exponent_mem/ptr_reg_reg [4]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/ptr_reg_reg[4]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/exponent_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[4]_rep_i_1_n_0 ),
        .Q(\core_inst/exponent_mem/ptr_reg_reg[4]_rep_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/ptr_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/exponent_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new[5]),
        .Q(\core_inst/exponent_mem/ptr_reg_reg [5]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/ptr_reg_reg[5]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/exponent_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[5]_rep_i_1_n_0 ),
        .Q(\core_inst/exponent_mem/ptr_reg_reg[5]_rep_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[6]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/ptr_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/exponent_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new[6]),
        .Q(\core_inst/exponent_mem/ptr_reg_reg [6]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[6]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/ptr_reg_reg[6]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/exponent_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[6]_rep_i_1_n_0 ),
        .Q(\core_inst/exponent_mem/ptr_reg_reg[6]_rep_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/ptr_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/exponent_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new[7]),
        .Q(\core_inst/exponent_mem/ptr_reg_reg [7]));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[0]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[10]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[11]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[12]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[13]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[14]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[15]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[16]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[17]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[18]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[19]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[1]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[20]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[21]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[22]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[23]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[24]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[25]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[26]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[27]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[28]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[29]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[2]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[30]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[31]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[3]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[4]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[5]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[6]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[7]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[8]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data0_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[9]_i_1__1_n_0 ),
        .Q(\core_inst/exponent_mem_int_rd_data [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[0]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[10]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[11]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[12]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[13]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[14]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[15]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[16]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[17]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[18]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[19]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[1]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[20]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[21]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[22]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[23]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[24]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[25]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[26]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[27]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[28]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[29]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[2]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[30]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[31]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[3]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[4]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[5]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[6]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[7]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[8]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/exponent_mem/tmp_read_data1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[9]_i_1__1_n_0 ),
        .Q(exponent_mem_api_read_data[9]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/loop_counter_new0_carry 
       (.CI(\<const0> ),
        .CO({\core_inst/loop_counter_new0_carry_n_0 ,\NLW_core_inst/loop_counter_new0_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\core_inst/loop_counter_reg [0]),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/loop_counter_new0 [4:1]),
        .S(\core_inst/loop_counter_reg [4:1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/loop_counter_new0_carry__0 
       (.CI(\core_inst/loop_counter_new0_carry_n_0 ),
        .CO({\core_inst/loop_counter_new0_carry__0_n_0 ,\NLW_core_inst/loop_counter_new0_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/loop_counter_new0 [8:5]),
        .S(\core_inst/loop_counter_reg [8:5]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/loop_counter_new0_carry__1 
       (.CI(\core_inst/loop_counter_new0_carry__0_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\core_inst/loop_counter_new0 [12:9]),
        .S(\core_inst/loop_counter_reg [12:9]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/loop_counter_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\loop_counter_reg[12]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_reg[0]_i_1_n_0 ),
        .Q(\core_inst/loop_counter_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/loop_counter_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\loop_counter_reg[12]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_reg[10]_i_1_n_0 ),
        .Q(\core_inst/loop_counter_reg [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/loop_counter_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\loop_counter_reg[12]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_reg[11]_i_1_n_0 ),
        .Q(\core_inst/loop_counter_reg [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/loop_counter_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\loop_counter_reg[12]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_reg[12]_i_2_n_0 ),
        .Q(\core_inst/loop_counter_reg [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/loop_counter_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\loop_counter_reg[12]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_reg[1]_i_1_n_0 ),
        .Q(\core_inst/loop_counter_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/loop_counter_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\loop_counter_reg[12]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_reg[2]_i_1_n_0 ),
        .Q(\core_inst/loop_counter_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/loop_counter_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\loop_counter_reg[12]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_reg[3]_i_1_n_0 ),
        .Q(\core_inst/loop_counter_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/loop_counter_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\loop_counter_reg[12]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_reg[4]_i_1_n_0 ),
        .Q(\core_inst/loop_counter_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/loop_counter_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\loop_counter_reg[12]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_reg[5]_i_1_n_0 ),
        .Q(\core_inst/loop_counter_reg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/loop_counter_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\loop_counter_reg[12]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_reg[6]_i_1_n_0 ),
        .Q(\core_inst/loop_counter_reg [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/loop_counter_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\loop_counter_reg[12]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_reg[7]_i_1_n_0 ),
        .Q(\core_inst/loop_counter_reg [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/loop_counter_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\loop_counter_reg[12]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_reg[8]_i_1_n_0 ),
        .Q(\core_inst/loop_counter_reg [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/loop_counter_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\loop_counter_reg[12]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_reg[9]_i_1_n_0 ),
        .Q(\core_inst/loop_counter_reg [9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_0_0 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[0]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_0_0_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_0_127_0_0_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_10_10 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[10]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_10_10_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_0_127_10_10_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_11_11 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[11]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_11_11_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_0_127_11_11_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_12_12 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[12]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_12_12_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_12_12_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_13_13 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[13]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_13_13_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_13_13_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_14_14 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[14]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_14_14_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_14_14_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_15_15 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[15]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_15_15_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_15_15_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_16_16 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[16]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_16_16_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_16_16_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_17_17 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[17]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_17_17_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_17_17_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_18_18 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[18]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_18_18_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_18_18_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_19_19 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[19]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_19_19_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_19_19_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_1_1 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[1]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_1_1_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_0_127_1_1_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_20_20 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[20]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_20_20_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_20_20_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_21_21 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[21]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_21_21_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_21_21_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_22_22 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[22]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_22_22_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_22_22_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_23_23 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[23]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_23_23_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_23_23_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_24_24 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[24]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_24_24_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_24_24_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_25_25 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[25]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_25_25_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_25_25_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_26_26 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[26]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_26_26_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_26_26_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_27_27 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[27]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_27_27_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_27_27_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_28_28 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[28]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_28_28_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_28_28_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_29_29 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[29]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_29_29_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_29_29_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_2_2 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[2]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_2_2_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_0_127_2_2_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_30_30 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[30]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_30_30_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_30_30_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_31_31 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[31]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_31_31_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_0_127_31_31_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_3_3 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[3]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_3_3_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_0_127_3_3_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_4_4 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[4]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_4_4_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_0_127_4_4_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_5_5 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[5]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_5_5_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_0_127_5_5_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_6_6 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[6]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_6_6_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_0_127_6_6_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_7_7 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[7]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_7_7_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_0_127_7_7_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_8_8 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[8]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_8_8_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_0_127_8_8_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_0_127_9_9 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[9]),
        .DPO(\core_inst/message_mem/mem_reg_0_127_9_9_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_0_127_9_9_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_0_0 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[0]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_0_0_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_128_255_0_0_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_10_10 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[10]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_10_10_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_128_255_10_10_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_11_11 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[11]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_11_11_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_128_255_11_11_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_12_12 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[12]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_12_12_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_12_12_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_13_13 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[13]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_13_13_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_13_13_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_14_14 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[14]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_14_14_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_14_14_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_15_15 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[15]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_15_15_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_15_15_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_16_16 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[16]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_16_16_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_16_16_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_17_17 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[17]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_17_17_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_17_17_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_18_18 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[18]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_18_18_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_18_18_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_19_19 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[19]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_19_19_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_19_19_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_1_1 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[1]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_1_1_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_128_255_1_1_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_20_20 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[20]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_20_20_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_20_20_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_21_21 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[21]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_21_21_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_21_21_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_22_22 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[22]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_22_22_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_22_22_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_23_23 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[23]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_23_23_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_23_23_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_24_24 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[24]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_24_24_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_24_24_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_25_25 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[25]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_25_25_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_25_25_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_26_26 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[26]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_26_26_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_26_26_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_27_27 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[27]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_27_27_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_27_27_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_28_28 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[28]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_28_28_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_28_28_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_29_29 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[29]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_29_29_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_29_29_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_2_2 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[2]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_2_2_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_128_255_2_2_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_30_30 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[30]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_30_30_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_30_30_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_31_31 
       (.A({\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [5:1],\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[31]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_31_31_n_0 ),
        .DPRA({\core_inst/message_mem_int_rd_addr [6],mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .SPO(\core_inst/message_mem/mem_reg_128_255_31_31_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_3_3 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[3]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_3_3_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_128_255_3_3_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_4_4 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[4]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_4_4_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_128_255_4_4_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_5_5 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[5]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_5_5_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_128_255_5_5_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_6_6 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[6]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_6_6_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_128_255_6_6_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_7_7 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[7]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_7_7_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_128_255_7_7_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_8_8 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[8]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_8_8_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_128_255_8_8_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/message_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/message_mem/mem_reg_128_255_9_9 
       (.A({\core_inst/message_mem/ptr_reg_reg [6],\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/message_mem/ptr_reg_reg [0]}),
        .D(write_data_IBUF[9]),
        .DPO(\core_inst/message_mem/mem_reg_128_255_9_9_n_0 ),
        .DPRA(\core_inst/message_mem_int_rd_addr [6:0]),
        .SPO(\core_inst/message_mem/mem_reg_128_255_9_9_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__1_n_0));
  (* ORIG_CELL_NAME = "ptr_reg_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/ptr_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/message_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new__1[0]),
        .Q(\core_inst/message_mem/ptr_reg_reg [0]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/ptr_reg_reg[0]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/message_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[0]_rep_i_1__1_n_0 ),
        .Q(\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/ptr_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/message_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new__1[1]),
        .Q(\core_inst/message_mem/ptr_reg_reg [1]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/ptr_reg_reg[1]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/message_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[1]_rep_i_1__1_n_0 ),
        .Q(\core_inst/message_mem/ptr_reg_reg[1]_rep_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/ptr_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/message_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new__1[2]),
        .Q(\core_inst/message_mem/ptr_reg_reg [2]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/ptr_reg_reg[2]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/message_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[2]_rep_i_1__0_n_0 ),
        .Q(\core_inst/message_mem/ptr_reg_reg[2]_rep_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/ptr_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/message_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new__1[3]),
        .Q(\core_inst/message_mem/ptr_reg_reg [3]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/ptr_reg_reg[3]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/message_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[3]_rep_i_1__1_n_0 ),
        .Q(\core_inst/message_mem/ptr_reg_reg[3]_rep_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/ptr_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/message_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new__1[4]),
        .Q(\core_inst/message_mem/ptr_reg_reg [4]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/ptr_reg_reg[4]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/message_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[4]_rep_i_1__1_n_0 ),
        .Q(\core_inst/message_mem/ptr_reg_reg[4]_rep_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/ptr_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/message_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new__1[5]),
        .Q(\core_inst/message_mem/ptr_reg_reg [5]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/ptr_reg_reg[5]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/message_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[5]_rep_i_1__1_n_0 ),
        .Q(\core_inst/message_mem/ptr_reg_reg[5]_rep_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[6]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/ptr_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/message_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new__1[6]),
        .Q(\core_inst/message_mem/ptr_reg_reg [6]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[6]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/ptr_reg_reg[6]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/message_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[6]_rep_i_1__1_n_0 ),
        .Q(\core_inst/message_mem/ptr_reg_reg[6]_rep_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/ptr_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/message_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new__1[7]),
        .Q(\core_inst/message_mem/ptr_reg_reg [7]));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[0]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[10]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[11]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[12]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[13]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[14]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[15]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[16]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[17]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[18]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[19]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[1]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[20]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[21]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[22]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[23]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[24]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[25]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[26]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[27]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[28]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[29]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[2]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[30]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[31]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[3]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[4]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[5]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[6]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[7]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[8]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data0_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[9]_i_1__3_n_0 ),
        .Q(\core_inst/message_mem_int_rd_data [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[0]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[10]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[11]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[12]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[13]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[14]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[15]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[16]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[17]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[18]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[19]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[1]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[20]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[21]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[22]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[23]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[24]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[25]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[26]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[27]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[28]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[29]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[2]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[30]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[31]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[3]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[4]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[5]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[6]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[7]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[8]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/message_mem/tmp_read_data1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[9]_i_1__3_n_0 ),
        .Q(message_mem_api_read_data[9]),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modexp_ctrl_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modexp_ctrl_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/modexp_ctrl_new [0]),
        .Q(\core_inst/modexp_ctrl_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modexp_ctrl_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modexp_ctrl_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\modexp_ctrl_reg[1]_i_1_n_0 ),
        .Q(\core_inst/modexp_ctrl_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modexp_ctrl_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modexp_ctrl_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/modexp_ctrl_new [2]),
        .Q(\core_inst/modexp_ctrl_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modexp_ctrl_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modexp_ctrl_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/modexp_ctrl_new [3]),
        .Q(\core_inst/modexp_ctrl_reg [3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_0_0 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[0]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_0_0_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_0_0_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_10_10 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[10]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_10_10_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_10_10_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_11_11 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[11]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_11_11_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_11_11_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_12_12 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [3:1],\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[12]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_12_12_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_12_12_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_13_13 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [3:1],\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[13]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_13_13_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_13_13_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_14_14 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [3:1],\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[14]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_14_14_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_14_14_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_15_15 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [3:1],\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[15]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_15_15_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_15_15_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_16_16 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [3:1],\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[16]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_16_16_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_16_16_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_17_17 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [3:1],\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[17]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_17_17_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_17_17_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_18_18 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [3:1],\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[18]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_18_18_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_18_18_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_19_19 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [3:1],\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[19]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_19_19_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_19_19_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_1_1 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[1]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_1_1_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_1_1_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_20_20 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [3:1],\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[20]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_20_20_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_20_20_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_21_21 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[21]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_21_21_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_21_21_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_22_22 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[22]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_22_22_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_22_22_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_23_23 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[23]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_23_23_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_23_23_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_24_24 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[24]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_24_24_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_24_24_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_25_25 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[25]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_25_25_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_25_25_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_26_26 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[26]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_26_26_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_26_26_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_27_27 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[27]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_27_27_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_27_27_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_28_28 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[28]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_28_28_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_28_28_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_29_29 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[29]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_29_29_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_29_29_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_2_2 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[2]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_2_2_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_2_2_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_30_30 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[30]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_30_30_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_30_30_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_31_31 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[31]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_31_31_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_31_31_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_3_3 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[3]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_3_3_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_3_3_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_4_4 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[4]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_4_4_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_4_4_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_5_5 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[5]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_5_5_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_5_5_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_6_6 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[6]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_6_6_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_6_6_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_7_7 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[7]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_7_7_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_7_7_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_8_8 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[8]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_8_8_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_8_8_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_0_127_9_9 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[9]),
        .DPO(\core_inst/modulus_mem/mem_reg_0_127_9_9_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_0_127_9_9_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_127_0_0_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_0_0 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[0]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_0_0_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_0_0_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_10_10 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[10]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_10_10_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_10_10_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_11_11 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[11]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_11_11_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_11_11_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_12_12 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [3:1],\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[12]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_12_12_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_12_12_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_13_13 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [3:1],\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[13]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_13_13_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_13_13_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_14_14 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [3:1],\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[14]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_14_14_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_14_14_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_15_15 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [3:1],\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[15]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_15_15_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_15_15_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_16_16 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [3:1],\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[16]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_16_16_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_16_16_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_17_17 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [3:1],\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[17]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_17_17_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_17_17_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_18_18 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [3:1],\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[18]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_18_18_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_18_18_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_19_19 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [3:1],\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[19]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_19_19_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_19_19_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_1_1 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[1]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_1_1_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_1_1_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_20_20 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [3:1],\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 }),
        .D(write_data_IBUF[20]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_20_20_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_20_20_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_21_21 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[21]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_21_21_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_21_21_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_22_22 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[22]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_22_22_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_22_22_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_23_23 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[23]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_23_23_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_23_23_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_24_24 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[24]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_24_24_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_24_24_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_25_25 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[25]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_25_25_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_25_25_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_26_26 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[26]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_26_26_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_26_26_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_27_27 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[27]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_27_27_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_27_27_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_28_28 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[28]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_28_28_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_28_28_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_29_29 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[29]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_29_29_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_29_29_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_2_2 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[2]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_2_2_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_2_2_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_30_30 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[30]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_30_30_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_30_30_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_31_31 
       (.A({\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [4:3],\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 }),
        .D(write_data_IBUF[31]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_31_31_n_0 ),
        .DPRA({mem_reg_0_127_22_22_i_1_n_0,mem_reg_0_127_22_22_i_2_n_0,mem_reg_0_127_22_22_i_3_n_0,mem_reg_0_127_22_22_i_4_n_0,mem_reg_0_127_22_22_i_5_n_0,mem_reg_0_127_22_22_i_6_n_0,mem_reg_0_127_22_22_i_7_n_0}),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_31_31_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_3_3 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[3]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_3_3_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_3_3_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_4_4 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[4]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_4_4_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_4_4_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_5_5 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[5]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_5_5_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_5_5_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_6_6 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[6]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_6_6_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_6_6_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_7_7 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[7]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_7_7_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_7_7_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_8_8 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[8]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_8_8_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_8_8_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/modulus_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    \core_inst/modulus_mem/mem_reg_128_255_9_9 
       (.A({\core_inst/modulus_mem/ptr_reg_reg [6:5],\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ,\core_inst/modulus_mem/ptr_reg_reg [2:0]}),
        .D(write_data_IBUF[9]),
        .DPO(\core_inst/modulus_mem/mem_reg_128_255_9_9_n_0 ),
        .DPRA(\core_inst/modulus_mem_int_rd_addr ),
        .SPO(\core_inst/modulus_mem/mem_reg_128_255_9_9_n_1 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_255_0_0_i_1__0_n_0));
  (* ORIG_CELL_NAME = "ptr_reg_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/ptr_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modulus_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new__0[0]),
        .Q(\core_inst/modulus_mem/ptr_reg_reg [0]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/ptr_reg_reg[0]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modulus_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[0]_rep_i_1__0_n_0 ),
        .Q(\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/ptr_reg_reg[0]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modulus_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[0]_rep__0_i_1__0_n_0 ),
        .Q(\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/ptr_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modulus_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new__0[1]),
        .Q(\core_inst/modulus_mem/ptr_reg_reg [1]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/ptr_reg_reg[1]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modulus_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[1]_rep_i_1__0_n_0 ),
        .Q(\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/ptr_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modulus_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new__0[2]),
        .Q(\core_inst/modulus_mem/ptr_reg_reg [2]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/ptr_reg_reg[2]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modulus_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[2]_rep_i_1__1_n_0 ),
        .Q(\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/ptr_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modulus_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new__0[3]),
        .Q(\core_inst/modulus_mem/ptr_reg_reg [3]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/ptr_reg_reg[3]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modulus_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[3]_rep_i_1__0_n_0 ),
        .Q(\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/ptr_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modulus_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new__0[4]),
        .Q(\core_inst/modulus_mem/ptr_reg_reg [4]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/ptr_reg_reg[4]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modulus_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[4]_rep_i_1__0_n_0 ),
        .Q(\core_inst/modulus_mem/ptr_reg_reg[4]_rep_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/ptr_reg_reg[4]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modulus_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[4]_rep__0_i_1_n_0 ),
        .Q(\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/ptr_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modulus_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new__0[5]),
        .Q(\core_inst/modulus_mem/ptr_reg_reg [5]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/ptr_reg_reg[5]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modulus_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[5]_rep_i_1__0_n_0 ),
        .Q(\core_inst/modulus_mem/ptr_reg_reg[5]_rep_n_0 ));
  (* ORIG_CELL_NAME = "ptr_reg_reg[6]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/ptr_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modulus_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new__0[6]),
        .Q(\core_inst/modulus_mem/ptr_reg_reg [6]));
  (* ORIG_CELL_NAME = "ptr_reg_reg[6]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/ptr_reg_reg[6]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modulus_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\ptr_reg[6]_rep_i_1__0_n_0 ),
        .Q(\core_inst/modulus_mem/ptr_reg_reg[6]_rep_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/ptr_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/modulus_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(ptr_new__0[7]),
        .Q(\core_inst/modulus_mem/ptr_reg_reg [7]));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[0]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[10]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[11]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[12]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[13]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[14]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[15]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[16]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[17]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[18]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[19]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[1]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[20]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[21]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[22]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[23]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[24]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[25]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[26]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[27]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[28]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[29]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[2]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[30]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[31]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[3]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[4]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[5]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[6]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[7]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[8]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data0_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[9]_i_1__2_n_0 ),
        .Q(\core_inst/modulus_mem_int_rd_data [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[0]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[10]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[11]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[12]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[13]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[14]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[15]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[16]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[17]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[18]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[19]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[1]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[20]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[21]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[22]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[23]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[24]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[25]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[26]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[27]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[28]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[29]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[2]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[30]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[31]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[3]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[4]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[5]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[6]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[7]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[8]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/modulus_mem/tmp_read_data1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[9]_i_1__2_n_0 ),
        .Q(modulus_mem_api_read_data[9]),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_dest_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_select_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\montprod_dest_reg[0]_i_1_n_0 ),
        .Q(\core_inst/montprod_dest_reg [0]));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/montprod_dest_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_select_we ),
        .D(\core_inst/montprod_dest_new ),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/montprod_dest_reg [1]));
  (* FSM_ENCODED_STATES = "CTRL_STALLPIPE_ADD:000010000,CTRL_CALC_ADD:000001000,CTRL_LOOP_BQ:000000100,CTRL_LOOP_ITER:000000010,CTRL_IDLE:000000001,CTRL_L_STALLPIPE_ES:010000000,CTRL_STALLPIPE_SDIV2:001000000,CTRL_EMIT_S:100000000,CTRL_CALC_SDIV2:000100000" *) 
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_montprod_ctrl_reg[8]_i_1_n_0 ),
        .D(\FSM_onehot_montprod_ctrl_reg[0]_i_1_n_0 ),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "CTRL_STALLPIPE_ADD:000010000,CTRL_CALC_ADD:000001000,CTRL_LOOP_BQ:000000100,CTRL_LOOP_ITER:000000010,CTRL_IDLE:000000001,CTRL_L_STALLPIPE_ES:010000000,CTRL_STALLPIPE_SDIV2:001000000,CTRL_EMIT_S:100000000,CTRL_CALC_SDIV2:000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_montprod_ctrl_reg[8]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\FSM_onehot_montprod_ctrl_reg[1]_i_1_n_0 ),
        .Q(\core_inst/montprod_inst/b_bit_index_we ));
  (* FSM_ENCODED_STATES = "CTRL_STALLPIPE_ADD:000010000,CTRL_CALC_ADD:000001000,CTRL_LOOP_BQ:000000100,CTRL_LOOP_ITER:000000010,CTRL_IDLE:000000001,CTRL_L_STALLPIPE_ES:010000000,CTRL_STALLPIPE_SDIV2:001000000,CTRL_EMIT_S:100000000,CTRL_CALC_SDIV2:000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_montprod_ctrl_reg[8]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/b_bit_index_we ),
        .Q(\core_inst/montprod_inst/bq_we ));
  (* FSM_ENCODED_STATES = "CTRL_STALLPIPE_ADD:000010000,CTRL_CALC_ADD:000001000,CTRL_LOOP_BQ:000000100,CTRL_LOOP_ITER:000000010,CTRL_IDLE:000000001,CTRL_L_STALLPIPE_ES:010000000,CTRL_STALLPIPE_SDIV2:001000000,CTRL_EMIT_S:100000000,CTRL_CALC_SDIV2:000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_montprod_ctrl_reg[8]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/bq_we ),
        .Q(\core_inst/montprod_inst/s_mux_new [0]));
  (* FSM_ENCODED_STATES = "CTRL_STALLPIPE_ADD:000010000,CTRL_CALC_ADD:000001000,CTRL_LOOP_BQ:000000100,CTRL_LOOP_ITER:000000010,CTRL_IDLE:000000001,CTRL_L_STALLPIPE_ES:010000000,CTRL_STALLPIPE_SDIV2:001000000,CTRL_EMIT_S:100000000,CTRL_CALC_SDIV2:000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_montprod_ctrl_reg[8]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\FSM_onehot_montprod_ctrl_reg[4]_i_1_n_0 ),
        .Q(\core_inst/montprod_inst/reset_word_index_msw ));
  (* FSM_ENCODED_STATES = "CTRL_STALLPIPE_ADD:000010000,CTRL_CALC_ADD:000001000,CTRL_LOOP_BQ:000000100,CTRL_LOOP_ITER:000000010,CTRL_IDLE:000000001,CTRL_L_STALLPIPE_ES:010000000,CTRL_STALLPIPE_SDIV2:001000000,CTRL_EMIT_S:100000000,CTRL_CALC_SDIV2:000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_montprod_ctrl_reg[8]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/reset_word_index_msw ),
        .Q(\core_inst/montprod_inst/s_mux_new [1]));
  (* FSM_ENCODED_STATES = "CTRL_STALLPIPE_ADD:000010000,CTRL_CALC_ADD:000001000,CTRL_LOOP_BQ:000000100,CTRL_LOOP_ITER:000000010,CTRL_IDLE:000000001,CTRL_L_STALLPIPE_ES:010000000,CTRL_STALLPIPE_SDIV2:001000000,CTRL_EMIT_S:100000000,CTRL_CALC_SDIV2:000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_montprod_ctrl_reg[8]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\FSM_onehot_montprod_ctrl_reg[6]_i_1_n_0 ),
        .Q(\core_inst/montprod_inst/loop_ctr_dec ));
  (* FSM_ENCODED_STATES = "CTRL_STALLPIPE_ADD:000010000,CTRL_CALC_ADD:000001000,CTRL_LOOP_BQ:000000100,CTRL_LOOP_ITER:000000010,CTRL_IDLE:000000001,CTRL_L_STALLPIPE_ES:010000000,CTRL_STALLPIPE_SDIV2:001000000,CTRL_EMIT_S:100000000,CTRL_CALC_SDIV2:000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_montprod_ctrl_reg[8]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\FSM_onehot_montprod_ctrl_reg[7]_i_1_n_0 ),
        .Q(\core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg_n_0_[7] ));
  (* FSM_ENCODED_STATES = "CTRL_STALLPIPE_ADD:000010000,CTRL_CALC_ADD:000001000,CTRL_LOOP_BQ:000000100,CTRL_LOOP_ITER:000000010,CTRL_IDLE:000000001,CTRL_L_STALLPIPE_ES:010000000,CTRL_STALLPIPE_SDIV2:001000000,CTRL_EMIT_S:100000000,CTRL_CALC_SDIV2:000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_montprod_ctrl_reg[8]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg_n_0_[7] ),
        .Q(\core_inst/montprod_result_we ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/add_carry_in_sa_reg_reg 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/add_carry_in_sa_new ),
        .Q(\core_inst/montprod_inst/add_carry_in_sa_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/add_carry_in_sm_reg_reg 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/add_carry_in_sm_new ),
        .Q(\core_inst/montprod_inst/add_carry_in_sm_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/b_bit_index_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/b_bit_index_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/b_bit_index_reg0 [0]),
        .Q(\core_inst/montprod_inst/b_bit_index_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/b_bit_index_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/b_bit_index_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/b_bit_index_reg0 [1]),
        .Q(\core_inst/montprod_inst/b_bit_index_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/b_bit_index_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/b_bit_index_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/b_bit_index_reg0 [2]),
        .Q(\core_inst/montprod_inst/b_bit_index_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/b_bit_index_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/b_bit_index_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/b_bit_index_reg0 [3]),
        .Q(\core_inst/montprod_inst/b_bit_index_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/b_bit_index_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/b_bit_index_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/b_bit_index_reg0 [4]),
        .Q(\core_inst/montprod_inst/b_bit_index_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/b_reg_reg 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(b_reg_i_1_n_0),
        .Q(\core_inst/montprod_inst/b_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/first_iteration_reg_reg 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(first_iteration_reg_i_1_n_0),
        .Q(\core_inst/montprod_inst/first_iteration_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[0]_i_2_n_7 ),
        .Q(\core_inst/montprod_inst/loop_ctr_reg_reg [0]));
  (* ORIG_CELL_NAME = "loop_ctr_reg_reg[10]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[8]_i_1_n_5 ),
        .Q(\core_inst/p_mem_rd1_addr [5]));
  (* ORIG_CELL_NAME = "loop_ctr_reg_reg[10]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[8]_i_1_n_5 ),
        .Q(\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ));
  (* ORIG_CELL_NAME = "loop_ctr_reg_reg[10]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[8]_i_1_n_5 ),
        .Q(\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[8]_i_1_n_4 ),
        .Q(\core_inst/p_mem_rd1_addr [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[12]_i_1_n_7 ),
        .Q(\core_inst/p_mem_rd1_addr [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[0]_i_2_n_6 ),
        .Q(\core_inst/montprod_inst/loop_ctr_reg_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[0]_i_2_n_5 ),
        .Q(\core_inst/montprod_inst/loop_ctr_reg_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[0]_i_2_n_4 ),
        .Q(\core_inst/montprod_inst/loop_ctr_reg_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[4]_i_1_n_7 ),
        .Q(\core_inst/montprod_inst/loop_ctr_reg_reg [4]));
  (* ORIG_CELL_NAME = "loop_ctr_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[4]_i_1_n_6 ),
        .Q(\core_inst/p_mem_rd1_addr [0]));
  (* ORIG_CELL_NAME = "loop_ctr_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[4]_i_1_n_6 ),
        .Q(\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 ));
  (* ORIG_CELL_NAME = "loop_ctr_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[4]_i_1_n_6 ),
        .Q(\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "loop_ctr_reg_reg[6]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[4]_i_1_n_5 ),
        .Q(\core_inst/p_mem_rd1_addr [1]));
  (* ORIG_CELL_NAME = "loop_ctr_reg_reg[6]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[4]_i_1_n_5 ),
        .Q(\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ));
  (* ORIG_CELL_NAME = "loop_ctr_reg_reg[6]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[4]_i_1_n_5 ),
        .Q(\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "loop_ctr_reg_reg[7]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[4]_i_1_n_4 ),
        .Q(\core_inst/p_mem_rd1_addr [2]));
  (* ORIG_CELL_NAME = "loop_ctr_reg_reg[7]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[4]_i_1_n_4 ),
        .Q(\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ));
  (* ORIG_CELL_NAME = "loop_ctr_reg_reg[7]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[4]_i_1_n_4 ),
        .Q(\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "loop_ctr_reg_reg[8]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[8]_i_1_n_7 ),
        .Q(\core_inst/p_mem_rd1_addr [3]));
  (* ORIG_CELL_NAME = "loop_ctr_reg_reg[8]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[8]_i_1_n_7 ),
        .Q(\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ));
  (* ORIG_CELL_NAME = "loop_ctr_reg_reg[9]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[8]_i_1_n_6 ),
        .Q(\core_inst/p_mem_rd1_addr [4]));
  (* ORIG_CELL_NAME = "loop_ctr_reg_reg[9]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/loop_ctr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_ctr_reg_reg[8]_i_1_n_6 ),
        .Q(\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/q_reg_reg 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(q_reg_i_1_n_0),
        .Q(\core_inst/montprod_inst/q_reg ));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/montprod_inst/ready_reg_reg 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ready_reg_i_1_n_0),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/montprod_ready ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_0_2_i_13 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [3]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_0_2_i_9_n_4),
        .I5(\core_inst/montprod_opa_data [3]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_0_2_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_0_2_i_14 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [2]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_0_2_i_9_n_5),
        .I5(\core_inst/montprod_opa_data [2]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_0_2_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_0_2_i_15 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [1]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_0_2_i_9_n_6),
        .I5(\core_inst/montprod_opa_data [1]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_0_2_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7747FFFF88B80000)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_0_2_i_16 
       (.I0(mem_reg_0_63_0_2_i_9_n_7),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [0]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .I4(mem_reg_0_63_0_2_i_24_n_0),
        .I5(\core_inst/montprod_inst/add_carry_in_sa_reg ),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_0_2_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_12_14_i_12 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [15]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_12_14_i_16_n_4),
        .I5(\core_inst/montprod_opa_data [15]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_12_14_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_12_14_i_13 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [14]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_12_14_i_16_n_5),
        .I5(\core_inst/montprod_opa_data [14]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_12_14_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_12_14_i_14 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [13]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_12_14_i_16_n_6),
        .I5(\core_inst/montprod_opa_data [13]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_12_14_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_12_14_i_15 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [12]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_12_14_i_16_n_7),
        .I5(\core_inst/montprod_opa_data [12]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_12_14_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_15_17_i_12 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [19]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_15_17_i_16_n_4),
        .I5(\core_inst/montprod_opa_data [19]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_15_17_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_15_17_i_13 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [18]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_15_17_i_16_n_5),
        .I5(\core_inst/montprod_opa_data [18]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_15_17_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_15_17_i_14 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [17]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_15_17_i_16_n_6),
        .I5(\core_inst/montprod_opa_data [17]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_15_17_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_15_17_i_15 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [16]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_15_17_i_16_n_7),
        .I5(\core_inst/montprod_opa_data [16]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_15_17_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_18_20_i_12 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [23]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_18_20_i_16_n_4),
        .I5(\core_inst/montprod_opa_data [23]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_18_20_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_18_20_i_13 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [22]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_18_20_i_16_n_5),
        .I5(\core_inst/montprod_opa_data [22]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_18_20_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_18_20_i_14 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [21]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_18_20_i_16_n_6),
        .I5(\core_inst/montprod_opa_data [21]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_18_20_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_18_20_i_15 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [20]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_18_20_i_16_n_7),
        .I5(\core_inst/montprod_opa_data [20]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_18_20_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_24_26_i_12 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [27]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_24_26_i_16_n_4),
        .I5(\core_inst/montprod_opa_data [27]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_24_26_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_24_26_i_13 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [26]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_24_26_i_16_n_5),
        .I5(\core_inst/montprod_opa_data [26]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_24_26_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_24_26_i_14 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [25]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_24_26_i_16_n_6),
        .I5(\core_inst/montprod_opa_data [25]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_24_26_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_24_26_i_15 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [24]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_24_26_i_16_n_7),
        .I5(\core_inst/montprod_opa_data [24]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_24_26_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_27_29_i_12 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [31]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(add_carry_in_sm_reg_reg_i_3_n_4),
        .I5(\core_inst/montprod_opa_data [31]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_27_29_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_27_29_i_13 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [30]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(add_carry_in_sm_reg_reg_i_3_n_5),
        .I5(\core_inst/montprod_opa_data [30]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_27_29_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_27_29_i_14 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [29]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(add_carry_in_sm_reg_reg_i_3_n_6),
        .I5(\core_inst/montprod_opa_data [29]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_27_29_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_27_29_i_15 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [28]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(add_carry_in_sm_reg_reg_i_3_n_7),
        .I5(\core_inst/montprod_opa_data [28]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_27_29_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_3_5_i_12 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [7]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_3_5_i_16_n_4),
        .I5(\core_inst/montprod_opa_data [7]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_3_5_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_3_5_i_13 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [6]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_3_5_i_16_n_5),
        .I5(\core_inst/montprod_opa_data [6]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_3_5_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_3_5_i_14 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [5]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_3_5_i_16_n_6),
        .I5(\core_inst/montprod_opa_data [5]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_3_5_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_3_5_i_15 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [4]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_3_5_i_16_n_7),
        .I5(\core_inst/montprod_opa_data [4]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_3_5_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_6_8_i_12 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [11]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_6_8_i_16_n_4),
        .I5(\core_inst/montprod_opa_data [11]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_6_8_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_6_8_i_13 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [10]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_6_8_i_16_n_5),
        .I5(\core_inst/montprod_opa_data [10]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_6_8_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_6_8_i_14 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [9]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_6_8_i_16_n_6),
        .I5(\core_inst/montprod_opa_data [9]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_6_8_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h33BFFFBFCC400040)) 
    \core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_6_8_i_15 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(mem_reg_0_63_0_2_i_24_n_0),
        .I2(\core_inst/result_mem_int_wr_data [8]),
        .I3(\core_inst/montprod_inst/q_reg ),
        .I4(mem_reg_0_63_6_8_i_16_n_7),
        .I5(\core_inst/montprod_opa_data [8]),
        .O(\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_6_8_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/add_carry_in_sm_reg_i_10 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [29]),
        .I4(\core_inst/modulus_mem_int_rd_data [29]),
        .O(\core_inst/montprod_inst/s_adder_sm/add_carry_in_sm_reg_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/add_carry_in_sm_reg_i_11 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [28]),
        .I4(\core_inst/modulus_mem_int_rd_data [28]),
        .O(\core_inst/montprod_inst/s_adder_sm/add_carry_in_sm_reg_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/add_carry_in_sm_reg_i_8 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [31]),
        .I4(\core_inst/modulus_mem_int_rd_data [31]),
        .O(\core_inst/montprod_inst/s_adder_sm/add_carry_in_sm_reg_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/add_carry_in_sm_reg_i_9 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [30]),
        .I4(\core_inst/modulus_mem_int_rd_data [30]),
        .O(\core_inst/montprod_inst/s_adder_sm/add_carry_in_sm_reg_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_0_2_i_20 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [3]),
        .I4(\core_inst/modulus_mem_int_rd_data [3]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_0_2_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_0_2_i_21 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [2]),
        .I4(\core_inst/modulus_mem_int_rd_data [2]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_0_2_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_0_2_i_22 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [1]),
        .I4(\core_inst/modulus_mem_int_rd_data [1]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_0_2_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_0_2_i_23 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [0]),
        .I4(\core_inst/montprod_inst/add_carry_in_sm_reg ),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_0_2_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_12_14_i_25 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [15]),
        .I4(\core_inst/modulus_mem_int_rd_data [15]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_12_14_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_12_14_i_26 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [14]),
        .I4(\core_inst/modulus_mem_int_rd_data [14]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_12_14_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_12_14_i_27 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [13]),
        .I4(\core_inst/modulus_mem_int_rd_data [13]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_12_14_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_12_14_i_28 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [12]),
        .I4(\core_inst/modulus_mem_int_rd_data [12]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_12_14_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_15_17_i_25 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [19]),
        .I4(\core_inst/modulus_mem_int_rd_data [19]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_15_17_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_15_17_i_26 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [18]),
        .I4(\core_inst/modulus_mem_int_rd_data [18]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_15_17_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_15_17_i_27 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [17]),
        .I4(\core_inst/modulus_mem_int_rd_data [17]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_15_17_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_15_17_i_28 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [16]),
        .I4(\core_inst/modulus_mem_int_rd_data [16]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_15_17_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_18_20_i_25 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [23]),
        .I4(\core_inst/modulus_mem_int_rd_data [23]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_18_20_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_18_20_i_26 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [22]),
        .I4(\core_inst/modulus_mem_int_rd_data [22]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_18_20_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_18_20_i_27 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [21]),
        .I4(\core_inst/modulus_mem_int_rd_data [21]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_18_20_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_18_20_i_28 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [20]),
        .I4(\core_inst/modulus_mem_int_rd_data [20]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_18_20_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_24_26_i_25 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [27]),
        .I4(\core_inst/modulus_mem_int_rd_data [27]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_24_26_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_24_26_i_26 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [26]),
        .I4(\core_inst/modulus_mem_int_rd_data [26]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_24_26_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_24_26_i_27 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [25]),
        .I4(\core_inst/modulus_mem_int_rd_data [25]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_24_26_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_24_26_i_28 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [24]),
        .I4(\core_inst/modulus_mem_int_rd_data [24]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_24_26_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_3_5_i_25 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [7]),
        .I4(\core_inst/modulus_mem_int_rd_data [7]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_3_5_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_3_5_i_26 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [6]),
        .I4(\core_inst/modulus_mem_int_rd_data [6]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_3_5_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_3_5_i_27 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [5]),
        .I4(\core_inst/modulus_mem_int_rd_data [5]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_3_5_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_3_5_i_28 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [4]),
        .I4(\core_inst/modulus_mem_int_rd_data [4]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_3_5_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_6_8_i_25 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [11]),
        .I4(\core_inst/modulus_mem_int_rd_data [11]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_6_8_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_6_8_i_26 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [10]),
        .I4(\core_inst/modulus_mem_int_rd_data [10]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_6_8_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_6_8_i_27 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [9]),
        .I4(\core_inst/modulus_mem_int_rd_data [9]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_6_8_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF1000)) 
    \core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_6_8_i_28 
       (.I0(\core_inst/montprod_inst/first_iteration_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/result_mem_int_wr_data [8]),
        .I4(\core_inst/modulus_mem_int_rd_data [8]),
        .O(\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_6_8_i_28_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_0_63_0_2 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [0]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [1]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_0_63_0_2_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_0_63_0_2_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_0_63_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_0_63_12_14 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [12]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [13]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_0_63_12_14_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_0_63_12_14_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_0_63_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_0_63_15_17 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [15]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [16]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_0_63_15_17_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_0_63_15_17_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_0_63_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_0_63_18_20 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [18]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [19]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_0_63_18_20_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_0_63_18_20_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_0_63_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_0_63_21_23 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [21]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [22]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_0_63_21_23_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_0_63_21_23_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_0_63_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_0_63_24_26 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [24]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [25]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_0_63_24_26_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_0_63_24_26_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_0_63_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_0_63_27_29 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [27]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [28]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_0_63_27_29_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_0_63_27_29_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_0_63_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_63_0_2_i_4_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_0_63_30_30 
       (.A0(\core_inst/montprod_inst/s_mem_read_addr_reg [0]),
        .A1(\core_inst/montprod_inst/s_mem_read_addr_reg [1]),
        .A2(\core_inst/montprod_inst/s_mem_read_addr_reg [2]),
        .A3(\core_inst/montprod_inst/s_mem_read_addr_reg [3]),
        .A4(\core_inst/montprod_inst/s_mem_read_addr_reg [4]),
        .A5(\core_inst/montprod_inst/s_mem_read_addr_reg [5]),
        .D(\core_inst/montprod_inst/s_mem_write_data [30]),
        .DPO(\core_inst/montprod_inst/s_mem/mem_reg_0_63_30_30_n_0 ),
        .DPRA0(\core_inst/montprod_inst/s_mem_read_addr [0]),
        .DPRA1(\core_inst/montprod_inst/s_mem_read_addr [1]),
        .DPRA2(\core_inst/montprod_inst/s_mem_read_addr [2]),
        .DPRA3(\core_inst/montprod_inst/s_mem_read_addr [3]),
        .DPRA4(\core_inst/montprod_inst/s_mem_read_addr [4]),
        .DPRA5(\core_inst/montprod_inst/s_mem_read_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_63_0_2_i_4_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_0_63_31_31 
       (.A0(\core_inst/montprod_inst/s_mem_read_addr_reg [0]),
        .A1(\core_inst/montprod_inst/s_mem_read_addr_reg [1]),
        .A2(\core_inst/montprod_inst/s_mem_read_addr_reg [2]),
        .A3(\core_inst/montprod_inst/s_mem_read_addr_reg [3]),
        .A4(\core_inst/montprod_inst/s_mem_read_addr_reg [4]),
        .A5(\core_inst/montprod_inst/s_mem_read_addr_reg [5]),
        .D(\core_inst/montprod_inst/s_mem_write_data [31]),
        .DPO(\core_inst/montprod_inst/s_mem/mem_reg_0_63_31_31_n_0 ),
        .DPRA0(\core_inst/montprod_inst/s_mem_read_addr [0]),
        .DPRA1(\core_inst/montprod_inst/s_mem_read_addr [1]),
        .DPRA2(\core_inst/montprod_inst/s_mem_read_addr [2]),
        .DPRA3(\core_inst/montprod_inst/s_mem_read_addr [3]),
        .DPRA4(\core_inst/montprod_inst/s_mem_read_addr [4]),
        .DPRA5(\core_inst/montprod_inst/s_mem_read_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_0_63_3_5 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [3]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [4]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_0_63_3_5_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_0_63_3_5_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_0_63_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_0_63_6_8 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [6]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [7]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_0_63_6_8_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_0_63_6_8_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_0_63_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_0_63_9_11 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [9]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [10]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_0_63_9_11_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_0_63_9_11_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_0_63_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_128_191_0_2 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [0]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [1]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_128_191_0_2_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_128_191_0_2_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_128_191_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_128_191_12_14 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [12]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [13]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_128_191_12_14_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_128_191_12_14_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_128_191_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_128_191_15_17 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [15]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [16]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_128_191_15_17_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_128_191_15_17_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_128_191_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_128_191_18_20 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [18]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [19]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_128_191_18_20_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_128_191_18_20_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_128_191_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_128_191_21_23 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [21]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [22]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_128_191_21_23_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_128_191_21_23_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_128_191_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_128_191_24_26 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [24]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [25]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_128_191_24_26_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_128_191_24_26_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_128_191_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_128_191_27_29 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [27]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [28]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_128_191_27_29_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_128_191_27_29_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_128_191_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_128_191_30_30 
       (.A0(\core_inst/montprod_inst/s_mem_read_addr_reg [0]),
        .A1(\core_inst/montprod_inst/s_mem_read_addr_reg [1]),
        .A2(\core_inst/montprod_inst/s_mem_read_addr_reg [2]),
        .A3(\core_inst/montprod_inst/s_mem_read_addr_reg [3]),
        .A4(\core_inst/montprod_inst/s_mem_read_addr_reg [4]),
        .A5(\core_inst/montprod_inst/s_mem_read_addr_reg [5]),
        .D(\core_inst/montprod_inst/s_mem_write_data [30]),
        .DPO(\core_inst/montprod_inst/s_mem/mem_reg_128_191_30_30_n_0 ),
        .DPRA0(\core_inst/montprod_inst/s_mem_read_addr [0]),
        .DPRA1(\core_inst/montprod_inst/s_mem_read_addr [1]),
        .DPRA2(\core_inst/montprod_inst/s_mem_read_addr [2]),
        .DPRA3(\core_inst/montprod_inst/s_mem_read_addr [3]),
        .DPRA4(\core_inst/montprod_inst/s_mem_read_addr [4]),
        .DPRA5(\core_inst/montprod_inst/s_mem_read_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_128_191_31_31 
       (.A0(\core_inst/montprod_inst/s_mem_read_addr_reg [0]),
        .A1(\core_inst/montprod_inst/s_mem_read_addr_reg [1]),
        .A2(\core_inst/montprod_inst/s_mem_read_addr_reg [2]),
        .A3(\core_inst/montprod_inst/s_mem_read_addr_reg [3]),
        .A4(\core_inst/montprod_inst/s_mem_read_addr_reg [4]),
        .A5(\core_inst/montprod_inst/s_mem_read_addr_reg [5]),
        .D(\core_inst/montprod_inst/s_mem_write_data [31]),
        .DPO(\core_inst/montprod_inst/s_mem/mem_reg_128_191_31_31_n_0 ),
        .DPRA0(\core_inst/montprod_inst/s_mem_read_addr [0]),
        .DPRA1(\core_inst/montprod_inst/s_mem_read_addr [1]),
        .DPRA2(\core_inst/montprod_inst/s_mem_read_addr [2]),
        .DPRA3(\core_inst/montprod_inst/s_mem_read_addr [3]),
        .DPRA4(\core_inst/montprod_inst/s_mem_read_addr [4]),
        .DPRA5(\core_inst/montprod_inst/s_mem_read_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_128_191_3_5 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [3]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [4]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_128_191_3_5_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_128_191_3_5_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_128_191_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_128_191_6_8 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [6]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [7]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_128_191_6_8_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_128_191_6_8_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_128_191_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_128_191_9_11 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [9]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [10]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_128_191_9_11_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_128_191_9_11_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_128_191_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_192_255_0_2 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [0]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [1]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_192_255_0_2_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_192_255_0_2_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_192_255_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_192_255_12_14 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [12]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [13]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_192_255_12_14_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_192_255_12_14_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_192_255_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_192_255_15_17 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [15]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [16]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_192_255_15_17_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_192_255_15_17_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_192_255_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_192_255_18_20 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [18]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [19]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_192_255_18_20_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_192_255_18_20_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_192_255_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_192_255_21_23 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [21]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [22]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_192_255_21_23_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_192_255_21_23_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_192_255_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_192_255_24_26 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [24]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [25]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_192_255_24_26_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_192_255_24_26_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_192_255_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_192_255_27_29 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [27]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [28]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_192_255_27_29_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_192_255_27_29_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_192_255_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_192_255_30_30 
       (.A0(\core_inst/montprod_inst/s_mem_read_addr_reg [0]),
        .A1(\core_inst/montprod_inst/s_mem_read_addr_reg [1]),
        .A2(\core_inst/montprod_inst/s_mem_read_addr_reg [2]),
        .A3(\core_inst/montprod_inst/s_mem_read_addr_reg [3]),
        .A4(\core_inst/montprod_inst/s_mem_read_addr_reg [4]),
        .A5(\core_inst/montprod_inst/s_mem_read_addr_reg [5]),
        .D(\core_inst/montprod_inst/s_mem_write_data [30]),
        .DPO(\core_inst/montprod_inst/s_mem/mem_reg_192_255_30_30_n_0 ),
        .DPRA0(\core_inst/montprod_inst/s_mem_read_addr [0]),
        .DPRA1(\core_inst/montprod_inst/s_mem_read_addr [1]),
        .DPRA2(\core_inst/montprod_inst/s_mem_read_addr [2]),
        .DPRA3(\core_inst/montprod_inst/s_mem_read_addr [3]),
        .DPRA4(\core_inst/montprod_inst/s_mem_read_addr [4]),
        .DPRA5(\core_inst/montprod_inst/s_mem_read_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_192_255_31_31 
       (.A0(\core_inst/montprod_inst/s_mem_read_addr_reg [0]),
        .A1(\core_inst/montprod_inst/s_mem_read_addr_reg [1]),
        .A2(\core_inst/montprod_inst/s_mem_read_addr_reg [2]),
        .A3(\core_inst/montprod_inst/s_mem_read_addr_reg [3]),
        .A4(\core_inst/montprod_inst/s_mem_read_addr_reg [4]),
        .A5(\core_inst/montprod_inst/s_mem_read_addr_reg [5]),
        .D(\core_inst/montprod_inst/s_mem_write_data [31]),
        .DPO(\core_inst/montprod_inst/s_mem/mem_reg_192_255_31_31_n_0 ),
        .DPRA0(\core_inst/montprod_inst/s_mem_read_addr [0]),
        .DPRA1(\core_inst/montprod_inst/s_mem_read_addr [1]),
        .DPRA2(\core_inst/montprod_inst/s_mem_read_addr [2]),
        .DPRA3(\core_inst/montprod_inst/s_mem_read_addr [3]),
        .DPRA4(\core_inst/montprod_inst/s_mem_read_addr [4]),
        .DPRA5(\core_inst/montprod_inst/s_mem_read_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_192_255_3_5 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [3]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [4]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_192_255_3_5_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_192_255_3_5_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_192_255_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_192_255_6_8 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [6]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [7]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_192_255_6_8_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_192_255_6_8_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_192_255_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_192_255_9_11 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [9]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [10]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_192_255_9_11_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_192_255_9_11_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_192_255_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_64_127_0_2 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [0]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [1]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_64_127_0_2_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_64_127_0_2_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_64_127_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_64_127_12_14 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [12]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [13]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_64_127_12_14_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_64_127_12_14_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_64_127_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_64_127_15_17 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [15]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [16]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_64_127_15_17_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_64_127_15_17_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_64_127_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_64_127_18_20 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [18]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [19]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_64_127_18_20_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_64_127_18_20_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_64_127_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_64_127_21_23 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [21]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [22]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_64_127_21_23_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_64_127_21_23_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_64_127_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_64_127_24_26 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [24]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [25]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_64_127_24_26_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_64_127_24_26_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_64_127_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_64_127_27_29 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [27]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [28]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_64_127_27_29_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_64_127_27_29_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_64_127_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_64_127_30_30 
       (.A0(\core_inst/montprod_inst/s_mem_read_addr_reg [0]),
        .A1(\core_inst/montprod_inst/s_mem_read_addr_reg [1]),
        .A2(\core_inst/montprod_inst/s_mem_read_addr_reg [2]),
        .A3(\core_inst/montprod_inst/s_mem_read_addr_reg [3]),
        .A4(\core_inst/montprod_inst/s_mem_read_addr_reg [4]),
        .A5(\core_inst/montprod_inst/s_mem_read_addr_reg [5]),
        .D(\core_inst/montprod_inst/s_mem_write_data [30]),
        .DPO(\core_inst/montprod_inst/s_mem/mem_reg_64_127_30_30_n_0 ),
        .DPRA0(\core_inst/montprod_inst/s_mem_read_addr [0]),
        .DPRA1(\core_inst/montprod_inst/s_mem_read_addr [1]),
        .DPRA2(\core_inst/montprod_inst/s_mem_read_addr [2]),
        .DPRA3(\core_inst/montprod_inst/s_mem_read_addr [3]),
        .DPRA4(\core_inst/montprod_inst/s_mem_read_addr [4]),
        .DPRA5(\core_inst/montprod_inst/s_mem_read_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_64_127_31_31 
       (.A0(\core_inst/montprod_inst/s_mem_read_addr_reg [0]),
        .A1(\core_inst/montprod_inst/s_mem_read_addr_reg [1]),
        .A2(\core_inst/montprod_inst/s_mem_read_addr_reg [2]),
        .A3(\core_inst/montprod_inst/s_mem_read_addr_reg [3]),
        .A4(\core_inst/montprod_inst/s_mem_read_addr_reg [4]),
        .A5(\core_inst/montprod_inst/s_mem_read_addr_reg [5]),
        .D(\core_inst/montprod_inst/s_mem_write_data [31]),
        .DPO(\core_inst/montprod_inst/s_mem/mem_reg_64_127_31_31_n_0 ),
        .DPRA0(\core_inst/montprod_inst/s_mem_read_addr [0]),
        .DPRA1(\core_inst/montprod_inst/s_mem_read_addr [1]),
        .DPRA2(\core_inst/montprod_inst/s_mem_read_addr [2]),
        .DPRA3(\core_inst/montprod_inst/s_mem_read_addr [3]),
        .DPRA4(\core_inst/montprod_inst/s_mem_read_addr [4]),
        .DPRA5(\core_inst/montprod_inst/s_mem_read_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_64_127_3_5 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [3]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [4]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_64_127_3_5_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_64_127_3_5_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_64_127_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_64_127_6_8 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [6]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [7]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_64_127_6_8_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_64_127_6_8_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_64_127_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/montprod_inst/s_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/montprod_inst/s_mem/mem_reg_64_127_9_11 
       (.ADDRA(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRB(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRC(\core_inst/montprod_inst/s_mem_read_addr [5:0]),
        .ADDRD(\core_inst/montprod_inst/s_mem_read_addr_reg [5:0]),
        .DIA(\core_inst/montprod_inst/s_mem_write_data [9]),
        .DIB(\core_inst/montprod_inst/s_mem_write_data [10]),
        .DIC(\core_inst/montprod_inst/s_mem_write_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/montprod_inst/s_mem/mem_reg_64_127_9_11_n_0 ),
        .DOB(\core_inst/montprod_inst/s_mem/mem_reg_64_127_9_11_n_1 ),
        .DOC(\core_inst/montprod_inst/s_mem/mem_reg_64_127_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_64_127_0_2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[0]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[10]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[11]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[12]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[13]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[14]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[15]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[16]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[17]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[18]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[19]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[1]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[20]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[21]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[22]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[23]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[24]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[25]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[26]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[27]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[28]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[29]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[2]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[30]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[31]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[3]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[4]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[5]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[6]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[7]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[8]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem/tmp_read_data_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data[9]_i_1_n_0 ),
        .Q(\core_inst/result_mem_int_wr_data [9]),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem_read_addr_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/s_mem_read_addr [0]),
        .Q(\core_inst/montprod_inst/s_mem_read_addr_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem_read_addr_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/s_mem_read_addr [1]),
        .Q(\core_inst/montprod_inst/s_mem_read_addr_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem_read_addr_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/s_mem_read_addr [2]),
        .Q(\core_inst/montprod_inst/s_mem_read_addr_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem_read_addr_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/s_mem_read_addr [3]),
        .Q(\core_inst/montprod_inst/s_mem_read_addr_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem_read_addr_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/s_mem_read_addr [4]),
        .Q(\core_inst/montprod_inst/s_mem_read_addr_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem_read_addr_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/s_mem_read_addr [5]),
        .Q(\core_inst/montprod_inst/s_mem_read_addr_reg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem_read_addr_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .Q(\core_inst/montprod_inst/s_mem_read_addr_reg [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem_read_addr_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .Q(\core_inst/montprod_inst/s_mem_read_addr_reg [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mem_we_reg_reg 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/s_mem_we_new ),
        .Q(\core_inst/montprod_inst/s_mem_we_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mux_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/s_mux_new [0]),
        .Q(\core_inst/montprod_inst/s_mux_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/s_mux_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/s_mux_new [1]),
        .Q(\core_inst/montprod_inst/s_mux_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/shr_carry_in_reg_reg 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_inst/shr_carry_in_new ),
        .Q(\core_inst/montprod_inst/shr_carry_in_reg ));
  (* ORIG_CELL_NAME = "word_index_prev_reg_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_prev_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_opm_addr [0]),
        .Q(\core_inst/result_mem_int_wr_addr [0]));
  (* ORIG_CELL_NAME = "word_index_prev_reg_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_opm_addr [0]),
        .Q(\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 ));
  (* ORIG_CELL_NAME = "word_index_prev_reg_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_prev_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_opm_addr [1]),
        .Q(\core_inst/result_mem_int_wr_addr [1]));
  (* ORIG_CELL_NAME = "word_index_prev_reg_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_opm_addr [1]),
        .Q(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ));
  (* ORIG_CELL_NAME = "word_index_prev_reg_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_prev_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_opm_addr [2]),
        .Q(\core_inst/result_mem_int_wr_addr [2]));
  (* ORIG_CELL_NAME = "word_index_prev_reg_reg[2]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_opm_addr [2]),
        .Q(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ));
  (* ORIG_CELL_NAME = "word_index_prev_reg_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_prev_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_opm_addr [3]),
        .Q(\core_inst/result_mem_int_wr_addr [3]));
  (* ORIG_CELL_NAME = "word_index_prev_reg_reg[3]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_opm_addr [3]),
        .Q(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ));
  (* ORIG_CELL_NAME = "word_index_prev_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_prev_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_opm_addr [4]),
        .Q(\core_inst/result_mem_int_wr_addr [4]));
  (* ORIG_CELL_NAME = "word_index_prev_reg_reg[4]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_opm_addr [4]),
        .Q(\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ));
  (* ORIG_CELL_NAME = "word_index_prev_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_prev_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_opm_addr [5]),
        .Q(\core_inst/result_mem_int_wr_addr [5]));
  (* ORIG_CELL_NAME = "word_index_prev_reg_reg[5]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_opm_addr [5]),
        .Q(\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_prev_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_opm_addr [6]),
        .Q(\core_inst/result_mem_int_wr_addr [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_prev_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_opm_addr [7]),
        .Q(\core_inst/result_mem_int_wr_addr [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/word_index_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(word_index_new[0]),
        .Q(\core_inst/montprod_opm_addr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/word_index_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(word_index_new[1]),
        .Q(\core_inst/montprod_opm_addr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/word_index_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(word_index_new[2]),
        .Q(\core_inst/montprod_opm_addr [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/word_index_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(word_index_new[3]),
        .Q(\core_inst/montprod_opm_addr [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/word_index_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(word_index_new[4]),
        .Q(\core_inst/montprod_opm_addr [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/word_index_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(word_index_new[5]),
        .Q(\core_inst/montprod_opm_addr [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/word_index_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(word_index_new[6]),
        .Q(\core_inst/montprod_opm_addr [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_inst/word_index_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_inst/word_index_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(word_index_new[7]),
        .Q(\core_inst/montprod_opm_addr [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_select_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_select_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_select_new [1]),
        .Q(\core_inst/montprod_select_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/montprod_select_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/montprod_select_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/montprod_select_new [2]),
        .Q(\core_inst/montprod_select_reg [2]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/montprod_select_we0_carry 
       (.CI(\<const0> ),
        .CO({\core_inst/montprod_select_we0_carry_n_0 ,\NLW_core_inst/montprod_select_we0_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({montprod_select_we0_carry_i_1_n_0,montprod_select_we0_carry_i_2_n_0,montprod_select_we0_carry_i_3_n_0,montprod_select_we0_carry_i_4_n_0}));
  CARRY4 \core_inst/montprod_select_we0_carry__0 
       (.CI(\core_inst/montprod_select_we0_carry_n_0 ),
        .CO(\core_inst/last_iteration ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,montprod_select_we0_carry__0_i_1_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/one_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/one_new ),
        .Q(\core_inst/one_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_0_63_0_2 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [0]),
        .DIB(\core_inst/result_mem_int_wr_data [1]),
        .DIC(\core_inst/result_mem_int_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_0_63_0_2_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_0_63_0_2_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_0_63_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_0_63_12_14 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/p_mem_rd1_addr [1],\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [12]),
        .DIB(\core_inst/result_mem_int_wr_data [13]),
        .DIC(\core_inst/result_mem_int_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_0_63_12_14_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_0_63_12_14_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_0_63_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_0_63_15_17 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [15]),
        .DIB(\core_inst/result_mem_int_wr_data [16]),
        .DIC(\core_inst/result_mem_int_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_0_63_15_17_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_0_63_15_17_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_0_63_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_0_63_18_20 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [18]),
        .DIB(\core_inst/result_mem_int_wr_data [19]),
        .DIC(\core_inst/result_mem_int_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_0_63_18_20_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_0_63_18_20_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_0_63_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_0_63_21_23 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [21]),
        .DIB(\core_inst/result_mem_int_wr_data [22]),
        .DIC(\core_inst/result_mem_int_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_0_63_21_23_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_0_63_21_23_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_0_63_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_0_63_24_26 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [24]),
        .DIB(\core_inst/result_mem_int_wr_data [25]),
        .DIC(\core_inst/result_mem_int_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_0_63_24_26_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_0_63_24_26_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_0_63_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_0_63_27_29 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [27]),
        .DIB(\core_inst/result_mem_int_wr_data [28]),
        .DIC(\core_inst/result_mem_int_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_0_63_27_29_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_0_63_27_29_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_0_63_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_0_63_30_30 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [30]),
        .DPO(\core_inst/p_mem/mem_reg_r1_0_63_30_30_n_0 ),
        .DPRA0(\core_inst/p_mem_rd1_addr [0]),
        .DPRA1(\core_inst/p_mem_rd1_addr [1]),
        .DPRA2(\core_inst/p_mem_rd1_addr [2]),
        .DPRA3(\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ),
        .DPRA4(\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ),
        .DPRA5(\core_inst/p_mem_rd1_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_0_63_31_31 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [31]),
        .DPO(\core_inst/p_mem/mem_reg_r1_0_63_31_31_n_0 ),
        .DPRA0(\core_inst/p_mem_rd1_addr [0]),
        .DPRA1(\core_inst/p_mem_rd1_addr [1]),
        .DPRA2(\core_inst/p_mem_rd1_addr [2]),
        .DPRA3(\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ),
        .DPRA4(\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ),
        .DPRA5(\core_inst/p_mem_rd1_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_0_63_3_5 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [3]),
        .DIB(\core_inst/result_mem_int_wr_data [4]),
        .DIC(\core_inst/result_mem_int_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_0_63_3_5_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_0_63_3_5_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_0_63_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_0_63_6_8 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [6]),
        .DIB(\core_inst/result_mem_int_wr_data [7]),
        .DIC(\core_inst/result_mem_int_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_0_63_6_8_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_0_63_6_8_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_0_63_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_0_63_9_11 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [9]),
        .DIB(\core_inst/result_mem_int_wr_data [10]),
        .DIC(\core_inst/result_mem_int_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_0_63_9_11_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_0_63_9_11_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_0_63_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_128_191_0_2 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [0]),
        .DIB(\core_inst/result_mem_int_wr_data [1]),
        .DIC(\core_inst/result_mem_int_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_128_191_0_2_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_128_191_0_2_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_128_191_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_128_191_12_14 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/p_mem_rd1_addr [5:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/p_mem_rd1_addr [5:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [12]),
        .DIB(\core_inst/result_mem_int_wr_data [13]),
        .DIC(\core_inst/result_mem_int_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_128_191_12_14_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_128_191_12_14_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_128_191_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_128_191_15_17 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [15]),
        .DIB(\core_inst/result_mem_int_wr_data [16]),
        .DIC(\core_inst/result_mem_int_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_128_191_15_17_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_128_191_15_17_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_128_191_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_128_191_18_20 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [18]),
        .DIB(\core_inst/result_mem_int_wr_data [19]),
        .DIC(\core_inst/result_mem_int_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_128_191_18_20_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_128_191_18_20_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_128_191_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_128_191_21_23 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [21]),
        .DIB(\core_inst/result_mem_int_wr_data [22]),
        .DIC(\core_inst/result_mem_int_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_128_191_21_23_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_128_191_21_23_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_128_191_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_128_191_24_26 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [24]),
        .DIB(\core_inst/result_mem_int_wr_data [25]),
        .DIC(\core_inst/result_mem_int_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_128_191_24_26_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_128_191_24_26_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_128_191_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_128_191_27_29 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [27]),
        .DIB(\core_inst/result_mem_int_wr_data [28]),
        .DIC(\core_inst/result_mem_int_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_128_191_27_29_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_128_191_27_29_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_128_191_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_128_191_30_30 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [30]),
        .DPO(\core_inst/p_mem/mem_reg_r1_128_191_30_30_n_0 ),
        .DPRA0(\core_inst/p_mem_rd1_addr [0]),
        .DPRA1(\core_inst/p_mem_rd1_addr [1]),
        .DPRA2(\core_inst/p_mem_rd1_addr [2]),
        .DPRA3(\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ),
        .DPRA4(\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ),
        .DPRA5(\core_inst/p_mem_rd1_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_128_191_31_31 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [31]),
        .DPO(\core_inst/p_mem/mem_reg_r1_128_191_31_31_n_0 ),
        .DPRA0(\core_inst/p_mem_rd1_addr [0]),
        .DPRA1(\core_inst/p_mem_rd1_addr [1]),
        .DPRA2(\core_inst/p_mem_rd1_addr [2]),
        .DPRA3(\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ),
        .DPRA4(\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ),
        .DPRA5(\core_inst/p_mem_rd1_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_128_191_3_5 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [3]),
        .DIB(\core_inst/result_mem_int_wr_data [4]),
        .DIC(\core_inst/result_mem_int_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_128_191_3_5_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_128_191_3_5_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_128_191_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_128_191_6_8 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [6]),
        .DIB(\core_inst/result_mem_int_wr_data [7]),
        .DIC(\core_inst/result_mem_int_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_128_191_6_8_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_128_191_6_8_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_128_191_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_128_191_9_11 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [9]),
        .DIB(\core_inst/result_mem_int_wr_data [10]),
        .DIC(\core_inst/result_mem_int_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_128_191_9_11_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_128_191_9_11_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_128_191_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_192_255_0_2 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [0]),
        .DIB(\core_inst/result_mem_int_wr_data [1]),
        .DIC(\core_inst/result_mem_int_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_192_255_0_2_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_192_255_0_2_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_192_255_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_192_255_12_14 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/p_mem_rd1_addr [5:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/p_mem_rd1_addr [5:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [12]),
        .DIB(\core_inst/result_mem_int_wr_data [13]),
        .DIC(\core_inst/result_mem_int_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_192_255_12_14_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_192_255_12_14_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_192_255_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_192_255_15_17 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [15]),
        .DIB(\core_inst/result_mem_int_wr_data [16]),
        .DIC(\core_inst/result_mem_int_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_192_255_15_17_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_192_255_15_17_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_192_255_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_192_255_18_20 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [18]),
        .DIB(\core_inst/result_mem_int_wr_data [19]),
        .DIC(\core_inst/result_mem_int_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_192_255_18_20_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_192_255_18_20_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_192_255_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_192_255_21_23 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [21]),
        .DIB(\core_inst/result_mem_int_wr_data [22]),
        .DIC(\core_inst/result_mem_int_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_192_255_21_23_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_192_255_21_23_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_192_255_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_192_255_24_26 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [24]),
        .DIB(\core_inst/result_mem_int_wr_data [25]),
        .DIC(\core_inst/result_mem_int_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_192_255_24_26_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_192_255_24_26_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_192_255_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_192_255_27_29 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [27]),
        .DIB(\core_inst/result_mem_int_wr_data [28]),
        .DIC(\core_inst/result_mem_int_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_192_255_27_29_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_192_255_27_29_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_192_255_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_192_255_30_30 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [30]),
        .DPO(\core_inst/p_mem/mem_reg_r1_192_255_30_30_n_0 ),
        .DPRA0(\core_inst/p_mem_rd1_addr [0]),
        .DPRA1(\core_inst/p_mem_rd1_addr [1]),
        .DPRA2(\core_inst/p_mem_rd1_addr [2]),
        .DPRA3(\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ),
        .DPRA4(\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ),
        .DPRA5(\core_inst/p_mem_rd1_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_192_255_31_31 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [31]),
        .DPO(\core_inst/p_mem/mem_reg_r1_192_255_31_31_n_0 ),
        .DPRA0(\core_inst/p_mem_rd1_addr [0]),
        .DPRA1(\core_inst/p_mem_rd1_addr [1]),
        .DPRA2(\core_inst/p_mem_rd1_addr [2]),
        .DPRA3(\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ),
        .DPRA4(\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ),
        .DPRA5(\core_inst/p_mem_rd1_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_192_255_3_5 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [3]),
        .DIB(\core_inst/result_mem_int_wr_data [4]),
        .DIC(\core_inst/result_mem_int_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_192_255_3_5_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_192_255_3_5_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_192_255_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_192_255_6_8 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [6]),
        .DIB(\core_inst/result_mem_int_wr_data [7]),
        .DIC(\core_inst/result_mem_int_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_192_255_6_8_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_192_255_6_8_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_192_255_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_192_255_9_11 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [9]),
        .DIB(\core_inst/result_mem_int_wr_data [10]),
        .DIC(\core_inst/result_mem_int_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_192_255_9_11_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_192_255_9_11_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_192_255_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_64_127_0_2 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [0]),
        .DIB(\core_inst/result_mem_int_wr_data [1]),
        .DIC(\core_inst/result_mem_int_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_64_127_0_2_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_64_127_0_2_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_64_127_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_64_127_12_14 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/p_mem_rd1_addr [5:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/p_mem_rd1_addr [5:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [12]),
        .DIB(\core_inst/result_mem_int_wr_data [13]),
        .DIC(\core_inst/result_mem_int_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_64_127_12_14_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_64_127_12_14_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_64_127_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_64_127_15_17 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [15]),
        .DIB(\core_inst/result_mem_int_wr_data [16]),
        .DIC(\core_inst/result_mem_int_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_64_127_15_17_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_64_127_15_17_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_64_127_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_64_127_18_20 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [18]),
        .DIB(\core_inst/result_mem_int_wr_data [19]),
        .DIC(\core_inst/result_mem_int_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_64_127_18_20_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_64_127_18_20_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_64_127_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_64_127_21_23 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [21]),
        .DIB(\core_inst/result_mem_int_wr_data [22]),
        .DIC(\core_inst/result_mem_int_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_64_127_21_23_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_64_127_21_23_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_64_127_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_64_127_24_26 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [24]),
        .DIB(\core_inst/result_mem_int_wr_data [25]),
        .DIC(\core_inst/result_mem_int_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_64_127_24_26_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_64_127_24_26_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_64_127_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_64_127_27_29 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [27]),
        .DIB(\core_inst/result_mem_int_wr_data [28]),
        .DIC(\core_inst/result_mem_int_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_64_127_27_29_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_64_127_27_29_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_64_127_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_64_127_30_30 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [30]),
        .DPO(\core_inst/p_mem/mem_reg_r1_64_127_30_30_n_0 ),
        .DPRA0(\core_inst/p_mem_rd1_addr [0]),
        .DPRA1(\core_inst/p_mem_rd1_addr [1]),
        .DPRA2(\core_inst/p_mem_rd1_addr [2]),
        .DPRA3(\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ),
        .DPRA4(\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ),
        .DPRA5(\core_inst/p_mem_rd1_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_64_127_31_31 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [31]),
        .DPO(\core_inst/p_mem/mem_reg_r1_64_127_31_31_n_0 ),
        .DPRA0(\core_inst/p_mem_rd1_addr [0]),
        .DPRA1(\core_inst/p_mem_rd1_addr [1]),
        .DPRA2(\core_inst/p_mem_rd1_addr [2]),
        .DPRA3(\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ),
        .DPRA4(\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ),
        .DPRA5(\core_inst/p_mem_rd1_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_64_127_3_5 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [3]),
        .DIB(\core_inst/result_mem_int_wr_data [4]),
        .DIC(\core_inst/result_mem_int_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_64_127_3_5_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_64_127_3_5_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_64_127_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_64_127_6_8 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [6]),
        .DIB(\core_inst/result_mem_int_wr_data [7]),
        .DIC(\core_inst/result_mem_int_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_64_127_6_8_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_64_127_6_8_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_64_127_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r1_64_127_9_11 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [9]),
        .DIB(\core_inst/result_mem_int_wr_data [10]),
        .DIC(\core_inst/result_mem_int_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r1_64_127_9_11_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r1_64_127_9_11_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r1_64_127_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_0_63_0_2 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [0]),
        .DIB(\core_inst/result_mem_int_wr_data [1]),
        .DIC(\core_inst/result_mem_int_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_0_63_0_2_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_0_63_0_2_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_0_63_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_0_63_12_14 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [12]),
        .DIB(\core_inst/result_mem_int_wr_data [13]),
        .DIC(\core_inst/result_mem_int_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_0_63_12_14_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_0_63_12_14_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_0_63_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_0_63_15_17 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [15]),
        .DIB(\core_inst/result_mem_int_wr_data [16]),
        .DIC(\core_inst/result_mem_int_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_0_63_15_17_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_0_63_15_17_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_0_63_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_0_63_18_20 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [18]),
        .DIB(\core_inst/result_mem_int_wr_data [19]),
        .DIC(\core_inst/result_mem_int_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_0_63_18_20_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_0_63_18_20_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_0_63_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_0_63_21_23 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [21]),
        .DIB(\core_inst/result_mem_int_wr_data [22]),
        .DIC(\core_inst/result_mem_int_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_0_63_21_23_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_0_63_21_23_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_0_63_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_0_63_24_26 
       (.ADDRA({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [24]),
        .DIB(\core_inst/result_mem_int_wr_data [25]),
        .DIC(\core_inst/result_mem_int_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_0_63_24_26_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_0_63_24_26_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_0_63_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_0_63_27_29 
       (.ADDRA({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [27]),
        .DIB(\core_inst/result_mem_int_wr_data [28]),
        .DIC(\core_inst/result_mem_int_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_0_63_27_29_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_0_63_27_29_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_0_63_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_0_63_30_30 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [30]),
        .DPO(\core_inst/p_mem/mem_reg_r2_0_63_30_30_n_0 ),
        .DPRA0(mem_reg_r2_0_63_24_26_i_6_n_0),
        .DPRA1(mem_reg_r2_0_63_24_26_i_5_n_0),
        .DPRA2(mem_reg_r2_0_63_24_26_i_4_n_0),
        .DPRA3(mem_reg_r2_0_63_24_26_i_3_n_0),
        .DPRA4(mem_reg_r2_0_63_24_26_i_2_n_0),
        .DPRA5(mem_reg_r2_0_63_24_26_i_1_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_0_63_31_31 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [31]),
        .DPO(\core_inst/p_mem/mem_reg_r2_0_63_31_31_n_0 ),
        .DPRA0(mem_reg_r2_0_63_24_26_i_6_n_0),
        .DPRA1(mem_reg_r2_0_63_24_26_i_5_n_0),
        .DPRA2(mem_reg_r2_0_63_24_26_i_4_n_0),
        .DPRA3(mem_reg_r2_0_63_24_26_i_3_n_0),
        .DPRA4(mem_reg_r2_0_63_24_26_i_2_n_0),
        .DPRA5(mem_reg_r2_0_63_24_26_i_1_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_0_63_3_5 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [3]),
        .DIB(\core_inst/result_mem_int_wr_data [4]),
        .DIC(\core_inst/result_mem_int_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_0_63_3_5_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_0_63_3_5_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_0_63_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_0_63_6_8 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [6]),
        .DIB(\core_inst/result_mem_int_wr_data [7]),
        .DIC(\core_inst/result_mem_int_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_0_63_6_8_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_0_63_6_8_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_0_63_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_0_63_9_11 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [9]),
        .DIB(\core_inst/result_mem_int_wr_data [10]),
        .DIC(\core_inst/result_mem_int_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_0_63_9_11_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_0_63_9_11_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_0_63_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_128_191_0_2 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [0]),
        .DIB(\core_inst/result_mem_int_wr_data [1]),
        .DIC(\core_inst/result_mem_int_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_128_191_0_2_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_128_191_0_2_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_128_191_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_128_191_12_14 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [12]),
        .DIB(\core_inst/result_mem_int_wr_data [13]),
        .DIC(\core_inst/result_mem_int_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_128_191_12_14_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_128_191_12_14_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_128_191_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_128_191_15_17 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [15]),
        .DIB(\core_inst/result_mem_int_wr_data [16]),
        .DIC(\core_inst/result_mem_int_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_128_191_15_17_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_128_191_15_17_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_128_191_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_128_191_18_20 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [18]),
        .DIB(\core_inst/result_mem_int_wr_data [19]),
        .DIC(\core_inst/result_mem_int_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_128_191_18_20_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_128_191_18_20_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_128_191_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_128_191_21_23 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [21]),
        .DIB(\core_inst/result_mem_int_wr_data [22]),
        .DIC(\core_inst/result_mem_int_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_128_191_21_23_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_128_191_21_23_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_128_191_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_128_191_24_26 
       (.ADDRA({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [24]),
        .DIB(\core_inst/result_mem_int_wr_data [25]),
        .DIC(\core_inst/result_mem_int_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_128_191_24_26_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_128_191_24_26_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_128_191_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_128_191_27_29 
       (.ADDRA({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [27]),
        .DIB(\core_inst/result_mem_int_wr_data [28]),
        .DIC(\core_inst/result_mem_int_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_128_191_27_29_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_128_191_27_29_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_128_191_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_128_191_30_30 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [30]),
        .DPO(\core_inst/p_mem/mem_reg_r2_128_191_30_30_n_0 ),
        .DPRA0(mem_reg_r2_0_63_24_26_i_6_n_0),
        .DPRA1(mem_reg_r2_0_63_24_26_i_5_n_0),
        .DPRA2(mem_reg_r2_0_63_24_26_i_4_n_0),
        .DPRA3(mem_reg_r2_0_63_24_26_i_3_n_0),
        .DPRA4(mem_reg_r2_0_63_24_26_i_2_n_0),
        .DPRA5(mem_reg_r2_0_63_24_26_i_1_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_128_191_31_31 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [31]),
        .DPO(\core_inst/p_mem/mem_reg_r2_128_191_31_31_n_0 ),
        .DPRA0(mem_reg_r2_0_63_24_26_i_6_n_0),
        .DPRA1(mem_reg_r2_0_63_24_26_i_5_n_0),
        .DPRA2(mem_reg_r2_0_63_24_26_i_4_n_0),
        .DPRA3(mem_reg_r2_0_63_24_26_i_3_n_0),
        .DPRA4(mem_reg_r2_0_63_24_26_i_2_n_0),
        .DPRA5(mem_reg_r2_0_63_24_26_i_1_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_128_191_3_5 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [3]),
        .DIB(\core_inst/result_mem_int_wr_data [4]),
        .DIC(\core_inst/result_mem_int_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_128_191_3_5_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_128_191_3_5_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_128_191_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_128_191_6_8 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [6]),
        .DIB(\core_inst/result_mem_int_wr_data [7]),
        .DIC(\core_inst/result_mem_int_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_128_191_6_8_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_128_191_6_8_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_128_191_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_128_191_9_11 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [9]),
        .DIB(\core_inst/result_mem_int_wr_data [10]),
        .DIC(\core_inst/result_mem_int_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_128_191_9_11_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_128_191_9_11_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_128_191_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_192_255_0_2 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [0]),
        .DIB(\core_inst/result_mem_int_wr_data [1]),
        .DIC(\core_inst/result_mem_int_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_192_255_0_2_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_192_255_0_2_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_192_255_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_192_255_12_14 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [12]),
        .DIB(\core_inst/result_mem_int_wr_data [13]),
        .DIC(\core_inst/result_mem_int_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_192_255_12_14_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_192_255_12_14_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_192_255_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_192_255_15_17 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [15]),
        .DIB(\core_inst/result_mem_int_wr_data [16]),
        .DIC(\core_inst/result_mem_int_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_192_255_15_17_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_192_255_15_17_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_192_255_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_192_255_18_20 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [18]),
        .DIB(\core_inst/result_mem_int_wr_data [19]),
        .DIC(\core_inst/result_mem_int_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_192_255_18_20_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_192_255_18_20_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_192_255_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_192_255_21_23 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [21]),
        .DIB(\core_inst/result_mem_int_wr_data [22]),
        .DIC(\core_inst/result_mem_int_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_192_255_21_23_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_192_255_21_23_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_192_255_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_192_255_24_26 
       (.ADDRA({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [24]),
        .DIB(\core_inst/result_mem_int_wr_data [25]),
        .DIC(\core_inst/result_mem_int_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_192_255_24_26_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_192_255_24_26_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_192_255_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_192_255_27_29 
       (.ADDRA({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [27]),
        .DIB(\core_inst/result_mem_int_wr_data [28]),
        .DIC(\core_inst/result_mem_int_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_192_255_27_29_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_192_255_27_29_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_192_255_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_192_255_30_30 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [30]),
        .DPO(\core_inst/p_mem/mem_reg_r2_192_255_30_30_n_0 ),
        .DPRA0(mem_reg_r2_0_63_24_26_i_6_n_0),
        .DPRA1(mem_reg_r2_0_63_24_26_i_5_n_0),
        .DPRA2(mem_reg_r2_0_63_24_26_i_4_n_0),
        .DPRA3(mem_reg_r2_0_63_24_26_i_3_n_0),
        .DPRA4(mem_reg_r2_0_63_24_26_i_2_n_0),
        .DPRA5(mem_reg_r2_0_63_24_26_i_1_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_192_255_31_31 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [31]),
        .DPO(\core_inst/p_mem/mem_reg_r2_192_255_31_31_n_0 ),
        .DPRA0(mem_reg_r2_0_63_24_26_i_6_n_0),
        .DPRA1(mem_reg_r2_0_63_24_26_i_5_n_0),
        .DPRA2(mem_reg_r2_0_63_24_26_i_4_n_0),
        .DPRA3(mem_reg_r2_0_63_24_26_i_3_n_0),
        .DPRA4(mem_reg_r2_0_63_24_26_i_2_n_0),
        .DPRA5(mem_reg_r2_0_63_24_26_i_1_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_192_255_3_5 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [3]),
        .DIB(\core_inst/result_mem_int_wr_data [4]),
        .DIC(\core_inst/result_mem_int_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_192_255_3_5_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_192_255_3_5_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_192_255_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_192_255_6_8 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [6]),
        .DIB(\core_inst/result_mem_int_wr_data [7]),
        .DIC(\core_inst/result_mem_int_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_192_255_6_8_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_192_255_6_8_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_192_255_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_192_255_9_11 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [9]),
        .DIB(\core_inst/result_mem_int_wr_data [10]),
        .DIC(\core_inst/result_mem_int_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_192_255_9_11_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_192_255_9_11_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_192_255_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_64_127_0_2 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [0]),
        .DIB(\core_inst/result_mem_int_wr_data [1]),
        .DIC(\core_inst/result_mem_int_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_64_127_0_2_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_64_127_0_2_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_64_127_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_64_127_12_14 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [12]),
        .DIB(\core_inst/result_mem_int_wr_data [13]),
        .DIC(\core_inst/result_mem_int_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_64_127_12_14_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_64_127_12_14_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_64_127_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_64_127_15_17 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [15]),
        .DIB(\core_inst/result_mem_int_wr_data [16]),
        .DIC(\core_inst/result_mem_int_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_64_127_15_17_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_64_127_15_17_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_64_127_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_64_127_18_20 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [18]),
        .DIB(\core_inst/result_mem_int_wr_data [19]),
        .DIC(\core_inst/result_mem_int_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_64_127_18_20_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_64_127_18_20_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_64_127_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_64_127_21_23 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [21]),
        .DIB(\core_inst/result_mem_int_wr_data [22]),
        .DIC(\core_inst/result_mem_int_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_64_127_21_23_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_64_127_21_23_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_64_127_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_64_127_24_26 
       (.ADDRA({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [24]),
        .DIB(\core_inst/result_mem_int_wr_data [25]),
        .DIC(\core_inst/result_mem_int_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_64_127_24_26_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_64_127_24_26_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_64_127_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_64_127_27_29 
       (.ADDRA({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [27]),
        .DIB(\core_inst/result_mem_int_wr_data [28]),
        .DIC(\core_inst/result_mem_int_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_64_127_27_29_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_64_127_27_29_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_64_127_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_64_127_30_30 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [30]),
        .DPO(\core_inst/p_mem/mem_reg_r2_64_127_30_30_n_0 ),
        .DPRA0(mem_reg_r2_0_63_24_26_i_6_n_0),
        .DPRA1(mem_reg_r2_0_63_24_26_i_5_n_0),
        .DPRA2(mem_reg_r2_0_63_24_26_i_4_n_0),
        .DPRA3(mem_reg_r2_0_63_24_26_i_3_n_0),
        .DPRA4(mem_reg_r2_0_63_24_26_i_2_n_0),
        .DPRA5(mem_reg_r2_0_63_24_26_i_1_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_64_127_31_31 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [31]),
        .DPO(\core_inst/p_mem/mem_reg_r2_64_127_31_31_n_0 ),
        .DPRA0(mem_reg_r2_0_63_24_26_i_6_n_0),
        .DPRA1(mem_reg_r2_0_63_24_26_i_5_n_0),
        .DPRA2(mem_reg_r2_0_63_24_26_i_4_n_0),
        .DPRA3(mem_reg_r2_0_63_24_26_i_3_n_0),
        .DPRA4(mem_reg_r2_0_63_24_26_i_2_n_0),
        .DPRA5(mem_reg_r2_0_63_24_26_i_1_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_64_127_3_5 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [3]),
        .DIB(\core_inst/result_mem_int_wr_data [4]),
        .DIC(\core_inst/result_mem_int_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_64_127_3_5_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_64_127_3_5_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_64_127_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_64_127_6_8 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [6]),
        .DIB(\core_inst/result_mem_int_wr_data [7]),
        .DIC(\core_inst/result_mem_int_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_64_127_6_8_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_64_127_6_8_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_64_127_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/p_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/p_mem/mem_reg_r2_64_127_9_11 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [9]),
        .DIB(\core_inst/result_mem_int_wr_data [10]),
        .DIC(\core_inst/result_mem_int_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/p_mem/mem_reg_r2_64_127_9_11_n_0 ),
        .DOB(\core_inst/p_mem/mem_reg_r2_64_127_9_11_n_1 ),
        .DOC(\core_inst/p_mem/mem_reg_r2_64_127_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[0]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[10]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[11]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[12]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[13]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[14]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[15]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[16]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[17]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[18]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[19]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[1]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[20]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[21]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[22]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[23]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[24]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[25]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[26]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[27]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[28]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[29]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[2]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[30]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[31]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[3]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[4]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[5]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[6]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[7]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[8]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data0_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[9]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd0_data [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[0]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[10]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[11]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[12]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[13]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[14]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[15]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[16]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[17]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[18]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[19]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[1]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[20]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[21]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[22]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[23]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[24]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[25]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[26]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[27]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[28]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[29]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[2]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[30]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[31]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[3]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[4]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[5]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[6]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[7]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[8]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/p_mem/tmp_read_data1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[9]_i_1__0_n_0 ),
        .Q(\core_inst/p_mem_rd1_data [9]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/read_addr00_carry 
       (.CI(\<const0> ),
        .CO({\core_inst/read_addr00_carry_n_0 ,\NLW_core_inst/read_addr00_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\core_inst/p_1_in [7],\core_inst/p_1_in [2:0]}),
        .O({\core_inst/read_addr00_carry_n_4 ,\core_inst/read_addr00_carry_n_5 ,\core_inst/read_addr00_carry_n_6 ,\core_inst/read_addr00_carry_n_7 }),
        .S({read_addr00_carry_i_2_n_0,read_addr00_carry_i_3_n_0,read_addr00_carry_i_4_n_0,read_addr00_carry_i_5_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/read_addr00_carry__0 
       (.CI(\core_inst/read_addr00_carry_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\core_inst/p_1_in [7],\core_inst/p_1_in [7],\core_inst/p_1_in [7]}),
        .O({\core_inst/read_addr00_carry__0_n_4 ,\core_inst/read_addr00_carry__0_n_5 ,\core_inst/read_addr00_carry__0_n_6 ,\core_inst/read_addr00_carry__0_n_7 }),
        .S({read_addr00_carry__0_i_1_n_0,read_addr00_carry__0_i_2_n_0,read_addr00_carry__0_i_3_n_0,read_addr00_carry__0_i_4_n_0}));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/ready_reg_reg 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ready_reg_i_1__1_n_0),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(ready));
  (* FSM_ENCODED_STATES = "CTRL_SHL_STALL:0000010000,CTRL_SHL:0000001000,CTRL_INIT_STALL:0000000100,CTRL_INIT:0000000010,CTRL_IDLE:0000000001,CTRL_SUB:0010000000,CTRL_LOOP:1000000000,CTRL_COMPARE_STALL:0001000000,CTRL_SUB_STALL:0100000000,CTRL_COMPARE:0000100000" *) 
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_residue_ctrl_reg[9]_i_1_n_0 ),
        .D(\FSM_onehot_residue_ctrl_reg[0]_i_1_n_0 ),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "CTRL_SHL_STALL:0000010000,CTRL_SHL:0000001000,CTRL_INIT_STALL:0000000100,CTRL_INIT:0000000010,CTRL_IDLE:0000000001,CTRL_SUB:0010000000,CTRL_LOOP:1000000000,CTRL_COMPARE_STALL:0001000000,CTRL_SUB_STALL:0100000000,CTRL_COMPARE:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_residue_ctrl_reg[9]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/residue_inst/length_m1_we ),
        .Q(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "CTRL_SHL_STALL:0000010000,CTRL_SHL:0000001000,CTRL_INIT_STALL:0000000100,CTRL_INIT:0000000010,CTRL_IDLE:0000000001,CTRL_SUB:0010000000,CTRL_LOOP:1000000000,CTRL_COMPARE_STALL:0001000000,CTRL_SUB_STALL:0100000000,CTRL_COMPARE:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_residue_ctrl_reg[9]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\FSM_onehot_residue_ctrl_reg[2]_i_1_n_0 ),
        .Q(\core_inst/residue_inst/reset_n_counter ));
  (* FSM_ENCODED_STATES = "CTRL_SHL_STALL:0000010000,CTRL_SHL:0000001000,CTRL_INIT_STALL:0000000100,CTRL_INIT:0000000010,CTRL_IDLE:0000000001,CTRL_SUB:0010000000,CTRL_LOOP:1000000000,CTRL_COMPARE_STALL:0001000000,CTRL_SUB_STALL:0100000000,CTRL_COMPARE:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_residue_ctrl_reg[9]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\FSM_onehot_residue_ctrl_reg[3]_i_1_n_0 ),
        .Q(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "CTRL_SHL_STALL:0000010000,CTRL_SHL:0000001000,CTRL_INIT_STALL:0000000100,CTRL_INIT:0000000010,CTRL_IDLE:0000000001,CTRL_SUB:0010000000,CTRL_LOOP:1000000000,CTRL_COMPARE_STALL:0001000000,CTRL_SUB_STALL:0100000000,CTRL_COMPARE:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_residue_ctrl_reg[9]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\FSM_onehot_residue_ctrl_reg[4]_i_1_n_0 ),
        .Q(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[4] ));
  (* FSM_ENCODED_STATES = "CTRL_SHL_STALL:0000010000,CTRL_SHL:0000001000,CTRL_INIT_STALL:0000000100,CTRL_INIT:0000000010,CTRL_IDLE:0000000001,CTRL_SUB:0010000000,CTRL_LOOP:1000000000,CTRL_COMPARE_STALL:0001000000,CTRL_SUB_STALL:0100000000,CTRL_COMPARE:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_residue_ctrl_reg[9]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[4] ),
        .Q(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[5] ));
  (* FSM_ENCODED_STATES = "CTRL_SHL_STALL:0000010000,CTRL_SHL:0000001000,CTRL_INIT_STALL:0000000100,CTRL_INIT:0000000010,CTRL_IDLE:0000000001,CTRL_SUB:0010000000,CTRL_LOOP:1000000000,CTRL_COMPARE_STALL:0001000000,CTRL_SUB_STALL:0100000000,CTRL_COMPARE:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_residue_ctrl_reg[9]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\FSM_onehot_residue_ctrl_reg[6]_i_1_n_0 ),
        .Q(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[6] ));
  (* FSM_ENCODED_STATES = "CTRL_SHL_STALL:0000010000,CTRL_SHL:0000001000,CTRL_INIT_STALL:0000000100,CTRL_INIT:0000000010,CTRL_IDLE:0000000001,CTRL_SUB:0010000000,CTRL_LOOP:1000000000,CTRL_COMPARE_STALL:0001000000,CTRL_SUB_STALL:0100000000,CTRL_COMPARE:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_residue_ctrl_reg[9]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\FSM_onehot_residue_ctrl_reg[7]_i_1_n_0 ),
        .Q(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ));
  (* FSM_ENCODED_STATES = "CTRL_SHL_STALL:0000010000,CTRL_SHL:0000001000,CTRL_INIT_STALL:0000000100,CTRL_INIT:0000000010,CTRL_IDLE:0000000001,CTRL_SUB:0010000000,CTRL_LOOP:1000000000,CTRL_COMPARE_STALL:0001000000,CTRL_SUB_STALL:0100000000,CTRL_COMPARE:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_residue_ctrl_reg[9]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\FSM_onehot_residue_ctrl_reg[8]_i_1_n_0 ),
        .Q(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[8] ));
  (* FSM_ENCODED_STATES = "CTRL_SHL_STALL:0000010000,CTRL_SHL:0000001000,CTRL_INIT_STALL:0000000100,CTRL_INIT:0000000010,CTRL_IDLE:0000000001,CTRL_SUB:0010000000,CTRL_LOOP:1000000000,CTRL_COMPARE_STALL:0001000000,CTRL_SUB_STALL:0100000000,CTRL_COMPARE:0000100000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_residue_ctrl_reg[9]_i_1_n_0 ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\FSM_onehot_residue_ctrl_reg[9]_i_2_n_0 ),
        .Q(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[9] ));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/residue_inst/length_m1_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/length_m1_we ),
        .D(\core_inst/residue_inst/in6 [0]),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/residue_inst/length_m1_reg [0]));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/residue_inst/length_m1_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/length_m1_we ),
        .D(\core_inst/residue_inst/in6 [1]),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/residue_inst/length_m1_reg [1]));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/residue_inst/length_m1_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/length_m1_we ),
        .D(\core_inst/residue_inst/in6 [2]),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/residue_inst/length_m1_reg [2]));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/residue_inst/length_m1_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/length_m1_we ),
        .D(\core_inst/residue_inst/in6 [3]),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/residue_inst/length_m1_reg [3]));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/residue_inst/length_m1_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/length_m1_we ),
        .D(\core_inst/residue_inst/in6 [4]),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/residue_inst/length_m1_reg [4]));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/residue_inst/length_m1_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/length_m1_we ),
        .D(\core_inst/residue_inst/in6 [5]),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/residue_inst/length_m1_reg [5]));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/residue_inst/length_m1_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/length_m1_we ),
        .D(\core_inst/residue_inst/in6 [6]),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/residue_inst/length_m1_reg [6]));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/residue_inst/length_m1_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/length_m1_we ),
        .D(\core_inst/residue_inst/in6 [7]),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/residue_inst/length_m1_reg [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/loop_counter_1_to_nn_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/loop_counter_1_to_nn_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_1_to_nn_reg_reg[0]_i_2_n_7 ),
        .Q(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/loop_counter_1_to_nn_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/loop_counter_1_to_nn_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_1_to_nn_reg_reg[8]_i_1_n_5 ),
        .Q(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/loop_counter_1_to_nn_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/loop_counter_1_to_nn_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_1_to_nn_reg_reg[8]_i_1_n_4 ),
        .Q(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/loop_counter_1_to_nn_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/loop_counter_1_to_nn_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_1_to_nn_reg_reg[12]_i_1_n_7 ),
        .Q(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/loop_counter_1_to_nn_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/loop_counter_1_to_nn_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_1_to_nn_reg_reg[12]_i_1_n_6 ),
        .Q(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/loop_counter_1_to_nn_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/loop_counter_1_to_nn_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_1_to_nn_reg_reg[12]_i_1_n_5 ),
        .Q(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [14]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/loop_counter_1_to_nn_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/loop_counter_1_to_nn_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_1_to_nn_reg_reg[0]_i_2_n_6 ),
        .Q(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/loop_counter_1_to_nn_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/loop_counter_1_to_nn_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_1_to_nn_reg_reg[0]_i_2_n_5 ),
        .Q(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/loop_counter_1_to_nn_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/loop_counter_1_to_nn_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_1_to_nn_reg_reg[0]_i_2_n_4 ),
        .Q(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/loop_counter_1_to_nn_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/loop_counter_1_to_nn_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_1_to_nn_reg_reg[4]_i_1_n_7 ),
        .Q(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/loop_counter_1_to_nn_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/loop_counter_1_to_nn_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_1_to_nn_reg_reg[4]_i_1_n_6 ),
        .Q(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/loop_counter_1_to_nn_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/loop_counter_1_to_nn_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_1_to_nn_reg_reg[4]_i_1_n_5 ),
        .Q(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/loop_counter_1_to_nn_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/loop_counter_1_to_nn_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_1_to_nn_reg_reg[4]_i_1_n_4 ),
        .Q(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/loop_counter_1_to_nn_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/loop_counter_1_to_nn_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_1_to_nn_reg_reg[8]_i_1_n_7 ),
        .Q(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/loop_counter_1_to_nn_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/loop_counter_1_to_nn_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\loop_counter_1_to_nn_reg_reg[8]_i_1_n_6 ),
        .Q(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [9]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/nn_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/length_m1_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(modulus_length_reg[4]),
        .Q(\core_inst/residue_inst/nn_reg [10]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/nn_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/length_m1_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(modulus_length_reg[5]),
        .Q(\core_inst/residue_inst/nn_reg [11]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/nn_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/length_m1_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(modulus_length_reg[6]),
        .Q(\core_inst/residue_inst/nn_reg [12]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/nn_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/length_m1_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(modulus_length_reg[7]),
        .Q(\core_inst/residue_inst/nn_reg [13]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/nn_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/length_m1_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(modulus_length_reg[0]),
        .Q(\core_inst/residue_inst/nn_reg [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/nn_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/length_m1_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(modulus_length_reg[1]),
        .Q(\core_inst/residue_inst/nn_reg [7]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/nn_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/length_m1_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(modulus_length_reg[2]),
        .Q(\core_inst/residue_inst/nn_reg [8]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/nn_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/residue_inst/length_m1_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(modulus_length_reg[3]),
        .Q(\core_inst/residue_inst/nn_reg [9]));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/residue_inst/ready_reg_reg 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ready_reg_i_1__0_n_0),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/residue_ready ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \core_inst/residue_inst/residue_ctrl_new1_carry 
       (.CI(\<const0> ),
        .CO({\core_inst/residue_inst/residue_ctrl_new1_carry_n_0 ,\NLW_core_inst/residue_inst/residue_ctrl_new1_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({residue_ctrl_new1_carry_i_1_n_0,residue_ctrl_new1_carry_i_2_n_0,residue_ctrl_new1_carry_i_3_n_0,residue_ctrl_new1_carry_i_4_n_0}));
  CARRY4 \core_inst/residue_inst/residue_ctrl_new1_carry__0 
       (.CI(\core_inst/residue_inst/residue_ctrl_new1_carry_n_0 ),
        .CO(\core_inst/residue_inst/residue_ctrl_new1_carry__0_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,residue_ctrl_new1_carry__0_i_1_n_0}));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/shl_carry_in_reg_reg 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/residue_inst/shl_carry_in_new ),
        .Q(\core_inst/residue_inst/in12 ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_inst/sub_carry_in_reg_reg 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/residue_inst/sub_carry_in_new ),
        .Q(\core_inst/residue_inst/sub_carry_in_reg ));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/residue_inst/word_index_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\core_inst/residue_opm_addr [0]),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/residue_opa_wr_addr [0]));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/residue_inst/word_index_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\core_inst/residue_opm_addr [1]),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/residue_opa_wr_addr [1]));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/residue_inst/word_index_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\core_inst/residue_opm_addr [2]),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/residue_opa_wr_addr [2]));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/residue_inst/word_index_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\core_inst/residue_opm_addr [3]),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/residue_opa_wr_addr [3]));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/residue_inst/word_index_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\core_inst/residue_opm_addr [4]),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/residue_opa_wr_addr [4]));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/residue_inst/word_index_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\core_inst/residue_opm_addr [5]),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/residue_opa_wr_addr [5]));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/residue_inst/word_index_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\core_inst/residue_opm_addr [6]),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/residue_opa_wr_addr [6]));
  FDPE #(
    .INIT(1'b1)) 
    \core_inst/residue_inst/word_index_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\core_inst/residue_opm_addr [7]),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(\core_inst/residue_opa_wr_addr [7]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_0_63_0_2 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [0]),
        .DIB(\core_inst/residue_opa_wr_data [1]),
        .DIC(\core_inst/residue_opa_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_0_63_0_2_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_0_63_0_2_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_0_63_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_0_63_12_14 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [12]),
        .DIB(\core_inst/residue_opa_wr_data [13]),
        .DIC(\core_inst/residue_opa_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_0_63_12_14_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_0_63_12_14_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_0_63_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_0_63_15_17 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [15]),
        .DIB(\core_inst/residue_opa_wr_data [16]),
        .DIC(\core_inst/residue_opa_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_0_63_15_17_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_0_63_15_17_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_0_63_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_0_63_18_20 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [18]),
        .DIB(\core_inst/residue_opa_wr_data [19]),
        .DIC(\core_inst/residue_opa_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_0_63_18_20_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_0_63_18_20_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_0_63_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_0_63_21_23 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [21]),
        .DIB(\core_inst/residue_opa_wr_data [22]),
        .DIC(\core_inst/residue_opa_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_0_63_21_23_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_0_63_21_23_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_0_63_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_0_63_24_26 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [24]),
        .DIB(\core_inst/residue_opa_wr_data [25]),
        .DIC(\core_inst/residue_opa_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_0_63_24_26_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_0_63_24_26_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_0_63_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_0_63_27_29 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [27]),
        .DIB(\core_inst/residue_opa_wr_data [28]),
        .DIC(\core_inst/residue_opa_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_0_63_27_29_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_0_63_27_29_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_0_63_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_0_63_30_30 
       (.A0(\core_inst/residue_opa_wr_addr [0]),
        .A1(\core_inst/residue_opa_wr_addr [1]),
        .A2(\core_inst/residue_opa_wr_addr [2]),
        .A3(\core_inst/residue_opa_wr_addr [3]),
        .A4(\core_inst/residue_opa_wr_addr [4]),
        .A5(\core_inst/residue_opa_wr_addr [5]),
        .D(\core_inst/residue_opa_wr_data [30]),
        .DPO(\core_inst/residue_mem/mem_reg_r1_0_63_30_30_n_0 ),
        .DPRA0(\core_inst/p_mem_rd1_addr [0]),
        .DPRA1(\core_inst/p_mem_rd1_addr [1]),
        .DPRA2(\core_inst/p_mem_rd1_addr [2]),
        .DPRA3(\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ),
        .DPRA4(\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ),
        .DPRA5(\core_inst/p_mem_rd1_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_0_63_31_31 
       (.A0(\core_inst/residue_opa_wr_addr [0]),
        .A1(\core_inst/residue_opa_wr_addr [1]),
        .A2(\core_inst/residue_opa_wr_addr [2]),
        .A3(\core_inst/residue_opa_wr_addr [3]),
        .A4(\core_inst/residue_opa_wr_addr [4]),
        .A5(\core_inst/residue_opa_wr_addr [5]),
        .D(\core_inst/residue_opa_wr_data [31]),
        .DPO(\core_inst/residue_mem/mem_reg_r1_0_63_31_31_n_0 ),
        .DPRA0(\core_inst/p_mem_rd1_addr [0]),
        .DPRA1(\core_inst/p_mem_rd1_addr [1]),
        .DPRA2(\core_inst/p_mem_rd1_addr [2]),
        .DPRA3(\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ),
        .DPRA4(\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ),
        .DPRA5(\core_inst/p_mem_rd1_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_0_63_3_5 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [3]),
        .DIB(\core_inst/residue_opa_wr_data [4]),
        .DIC(\core_inst/residue_opa_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_0_63_3_5_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_0_63_3_5_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_0_63_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_0_63_6_8 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [6]),
        .DIB(\core_inst/residue_opa_wr_data [7]),
        .DIC(\core_inst/residue_opa_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_0_63_6_8_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_0_63_6_8_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_0_63_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_0_63_9_11 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [9]),
        .DIB(\core_inst/residue_opa_wr_data [10]),
        .DIC(\core_inst/residue_opa_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_0_63_9_11_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_0_63_9_11_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_0_63_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_128_191_0_2 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [0]),
        .DIB(\core_inst/residue_opa_wr_data [1]),
        .DIC(\core_inst/residue_opa_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_128_191_0_2_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_128_191_0_2_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_128_191_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_128_191_12_14 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [12]),
        .DIB(\core_inst/residue_opa_wr_data [13]),
        .DIC(\core_inst/residue_opa_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_128_191_12_14_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_128_191_12_14_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_128_191_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_128_191_15_17 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [15]),
        .DIB(\core_inst/residue_opa_wr_data [16]),
        .DIC(\core_inst/residue_opa_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_128_191_15_17_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_128_191_15_17_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_128_191_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_128_191_18_20 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [18]),
        .DIB(\core_inst/residue_opa_wr_data [19]),
        .DIC(\core_inst/residue_opa_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_128_191_18_20_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_128_191_18_20_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_128_191_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_128_191_21_23 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [21]),
        .DIB(\core_inst/residue_opa_wr_data [22]),
        .DIC(\core_inst/residue_opa_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_128_191_21_23_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_128_191_21_23_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_128_191_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_128_191_24_26 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [24]),
        .DIB(\core_inst/residue_opa_wr_data [25]),
        .DIC(\core_inst/residue_opa_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_128_191_24_26_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_128_191_24_26_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_128_191_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_128_191_27_29 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [27]),
        .DIB(\core_inst/residue_opa_wr_data [28]),
        .DIC(\core_inst/residue_opa_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_128_191_27_29_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_128_191_27_29_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_128_191_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_128_191_30_30 
       (.A0(\core_inst/residue_opa_wr_addr [0]),
        .A1(\core_inst/residue_opa_wr_addr [1]),
        .A2(\core_inst/residue_opa_wr_addr [2]),
        .A3(\core_inst/residue_opa_wr_addr [3]),
        .A4(\core_inst/residue_opa_wr_addr [4]),
        .A5(\core_inst/residue_opa_wr_addr [5]),
        .D(\core_inst/residue_opa_wr_data [30]),
        .DPO(\core_inst/residue_mem/mem_reg_r1_128_191_30_30_n_0 ),
        .DPRA0(\core_inst/p_mem_rd1_addr [0]),
        .DPRA1(\core_inst/p_mem_rd1_addr [1]),
        .DPRA2(\core_inst/p_mem_rd1_addr [2]),
        .DPRA3(\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ),
        .DPRA4(\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ),
        .DPRA5(\core_inst/p_mem_rd1_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_128_191_31_31 
       (.A0(\core_inst/residue_opa_wr_addr [0]),
        .A1(\core_inst/residue_opa_wr_addr [1]),
        .A2(\core_inst/residue_opa_wr_addr [2]),
        .A3(\core_inst/residue_opa_wr_addr [3]),
        .A4(\core_inst/residue_opa_wr_addr [4]),
        .A5(\core_inst/residue_opa_wr_addr [5]),
        .D(\core_inst/residue_opa_wr_data [31]),
        .DPO(\core_inst/residue_mem/mem_reg_r1_128_191_31_31_n_0 ),
        .DPRA0(\core_inst/p_mem_rd1_addr [0]),
        .DPRA1(\core_inst/p_mem_rd1_addr [1]),
        .DPRA2(\core_inst/p_mem_rd1_addr [2]),
        .DPRA3(\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ),
        .DPRA4(\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ),
        .DPRA5(\core_inst/p_mem_rd1_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_128_191_3_5 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [3]),
        .DIB(\core_inst/residue_opa_wr_data [4]),
        .DIC(\core_inst/residue_opa_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_128_191_3_5_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_128_191_3_5_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_128_191_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_128_191_6_8 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [6]),
        .DIB(\core_inst/residue_opa_wr_data [7]),
        .DIC(\core_inst/residue_opa_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_128_191_6_8_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_128_191_6_8_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_128_191_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_128_191_9_11 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [9]),
        .DIB(\core_inst/residue_opa_wr_data [10]),
        .DIC(\core_inst/residue_opa_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_128_191_9_11_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_128_191_9_11_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_128_191_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_192_255_0_2 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [0]),
        .DIB(\core_inst/residue_opa_wr_data [1]),
        .DIC(\core_inst/residue_opa_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_192_255_0_2_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_192_255_0_2_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_192_255_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_192_255_12_14 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [12]),
        .DIB(\core_inst/residue_opa_wr_data [13]),
        .DIC(\core_inst/residue_opa_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_192_255_12_14_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_192_255_12_14_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_192_255_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_192_255_15_17 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [15]),
        .DIB(\core_inst/residue_opa_wr_data [16]),
        .DIC(\core_inst/residue_opa_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_192_255_15_17_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_192_255_15_17_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_192_255_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_192_255_18_20 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [18]),
        .DIB(\core_inst/residue_opa_wr_data [19]),
        .DIC(\core_inst/residue_opa_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_192_255_18_20_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_192_255_18_20_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_192_255_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_192_255_21_23 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [21]),
        .DIB(\core_inst/residue_opa_wr_data [22]),
        .DIC(\core_inst/residue_opa_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_192_255_21_23_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_192_255_21_23_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_192_255_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_192_255_24_26 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [24]),
        .DIB(\core_inst/residue_opa_wr_data [25]),
        .DIC(\core_inst/residue_opa_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_192_255_24_26_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_192_255_24_26_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_192_255_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_192_255_27_29 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [27]),
        .DIB(\core_inst/residue_opa_wr_data [28]),
        .DIC(\core_inst/residue_opa_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_192_255_27_29_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_192_255_27_29_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_192_255_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_192_255_30_30 
       (.A0(\core_inst/residue_opa_wr_addr [0]),
        .A1(\core_inst/residue_opa_wr_addr [1]),
        .A2(\core_inst/residue_opa_wr_addr [2]),
        .A3(\core_inst/residue_opa_wr_addr [3]),
        .A4(\core_inst/residue_opa_wr_addr [4]),
        .A5(\core_inst/residue_opa_wr_addr [5]),
        .D(\core_inst/residue_opa_wr_data [30]),
        .DPO(\core_inst/residue_mem/mem_reg_r1_192_255_30_30_n_0 ),
        .DPRA0(\core_inst/p_mem_rd1_addr [0]),
        .DPRA1(\core_inst/p_mem_rd1_addr [1]),
        .DPRA2(\core_inst/p_mem_rd1_addr [2]),
        .DPRA3(\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ),
        .DPRA4(\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ),
        .DPRA5(\core_inst/p_mem_rd1_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_192_255_31_31 
       (.A0(\core_inst/residue_opa_wr_addr [0]),
        .A1(\core_inst/residue_opa_wr_addr [1]),
        .A2(\core_inst/residue_opa_wr_addr [2]),
        .A3(\core_inst/residue_opa_wr_addr [3]),
        .A4(\core_inst/residue_opa_wr_addr [4]),
        .A5(\core_inst/residue_opa_wr_addr [5]),
        .D(\core_inst/residue_opa_wr_data [31]),
        .DPO(\core_inst/residue_mem/mem_reg_r1_192_255_31_31_n_0 ),
        .DPRA0(\core_inst/p_mem_rd1_addr [0]),
        .DPRA1(\core_inst/p_mem_rd1_addr [1]),
        .DPRA2(\core_inst/p_mem_rd1_addr [2]),
        .DPRA3(\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ),
        .DPRA4(\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ),
        .DPRA5(\core_inst/p_mem_rd1_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_192_255_3_5 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [3]),
        .DIB(\core_inst/residue_opa_wr_data [4]),
        .DIC(\core_inst/residue_opa_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_192_255_3_5_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_192_255_3_5_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_192_255_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_192_255_6_8 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [6]),
        .DIB(\core_inst/residue_opa_wr_data [7]),
        .DIC(\core_inst/residue_opa_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_192_255_6_8_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_192_255_6_8_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_192_255_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_192_255_9_11 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [9]),
        .DIB(\core_inst/residue_opa_wr_data [10]),
        .DIC(\core_inst/residue_opa_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_192_255_9_11_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_192_255_9_11_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_192_255_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_64_127_0_2 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [0]),
        .DIB(\core_inst/residue_opa_wr_data [1]),
        .DIC(\core_inst/residue_opa_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_64_127_0_2_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_64_127_0_2_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_64_127_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_64_127_12_14 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [12]),
        .DIB(\core_inst/residue_opa_wr_data [13]),
        .DIC(\core_inst/residue_opa_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_64_127_12_14_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_64_127_12_14_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_64_127_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_64_127_15_17 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [15]),
        .DIB(\core_inst/residue_opa_wr_data [16]),
        .DIC(\core_inst/residue_opa_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_64_127_15_17_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_64_127_15_17_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_64_127_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_64_127_18_20 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [18]),
        .DIB(\core_inst/residue_opa_wr_data [19]),
        .DIC(\core_inst/residue_opa_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_64_127_18_20_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_64_127_18_20_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_64_127_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_64_127_21_23 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [21]),
        .DIB(\core_inst/residue_opa_wr_data [22]),
        .DIC(\core_inst/residue_opa_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_64_127_21_23_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_64_127_21_23_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_64_127_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_64_127_24_26 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [24]),
        .DIB(\core_inst/residue_opa_wr_data [25]),
        .DIC(\core_inst/residue_opa_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_64_127_24_26_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_64_127_24_26_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_64_127_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_64_127_27_29 
       (.ADDRA({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRB({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRC({\core_inst/p_mem_rd1_addr [5],\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ,\core_inst/p_mem_rd1_addr [2:0]}),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [27]),
        .DIB(\core_inst/residue_opa_wr_data [28]),
        .DIC(\core_inst/residue_opa_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_64_127_27_29_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_64_127_27_29_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_64_127_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_64_127_30_30 
       (.A0(\core_inst/residue_opa_wr_addr [0]),
        .A1(\core_inst/residue_opa_wr_addr [1]),
        .A2(\core_inst/residue_opa_wr_addr [2]),
        .A3(\core_inst/residue_opa_wr_addr [3]),
        .A4(\core_inst/residue_opa_wr_addr [4]),
        .A5(\core_inst/residue_opa_wr_addr [5]),
        .D(\core_inst/residue_opa_wr_data [30]),
        .DPO(\core_inst/residue_mem/mem_reg_r1_64_127_30_30_n_0 ),
        .DPRA0(\core_inst/p_mem_rd1_addr [0]),
        .DPRA1(\core_inst/p_mem_rd1_addr [1]),
        .DPRA2(\core_inst/p_mem_rd1_addr [2]),
        .DPRA3(\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ),
        .DPRA4(\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ),
        .DPRA5(\core_inst/p_mem_rd1_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_64_127_31_31 
       (.A0(\core_inst/residue_opa_wr_addr [0]),
        .A1(\core_inst/residue_opa_wr_addr [1]),
        .A2(\core_inst/residue_opa_wr_addr [2]),
        .A3(\core_inst/residue_opa_wr_addr [3]),
        .A4(\core_inst/residue_opa_wr_addr [4]),
        .A5(\core_inst/residue_opa_wr_addr [5]),
        .D(\core_inst/residue_opa_wr_data [31]),
        .DPO(\core_inst/residue_mem/mem_reg_r1_64_127_31_31_n_0 ),
        .DPRA0(\core_inst/p_mem_rd1_addr [0]),
        .DPRA1(\core_inst/p_mem_rd1_addr [1]),
        .DPRA2(\core_inst/p_mem_rd1_addr [2]),
        .DPRA3(\core_inst/montprod_inst/loop_ctr_reg_reg[8]_rep_n_0 ),
        .DPRA4(\core_inst/montprod_inst/loop_ctr_reg_reg[9]_rep_n_0 ),
        .DPRA5(\core_inst/p_mem_rd1_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_64_127_3_5 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep__0_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [3]),
        .DIB(\core_inst/residue_opa_wr_data [4]),
        .DIC(\core_inst/residue_opa_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_64_127_3_5_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_64_127_3_5_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_64_127_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_64_127_6_8 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [6]),
        .DIB(\core_inst/residue_opa_wr_data [7]),
        .DIC(\core_inst/residue_opa_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_64_127_6_8_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_64_127_6_8_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_64_127_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r1_64_127_9_11 
       (.ADDRA({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRB({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRC({\core_inst/montprod_inst/loop_ctr_reg_reg[10]_rep__0_n_0 ,\core_inst/p_mem_rd1_addr [4:3],\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep__0_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ,\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 }),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [9]),
        .DIB(\core_inst/residue_opa_wr_data [10]),
        .DIC(\core_inst/residue_opa_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r1_64_127_9_11_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r1_64_127_9_11_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r1_64_127_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_0_63_0_2 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [0]),
        .DIB(\core_inst/residue_opa_wr_data [1]),
        .DIC(\core_inst/residue_opa_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_0_63_0_2_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_0_63_0_2_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_0_63_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_0_63_12_14 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [12]),
        .DIB(\core_inst/residue_opa_wr_data [13]),
        .DIC(\core_inst/residue_opa_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_0_63_12_14_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_0_63_12_14_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_0_63_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_0_63_15_17 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [15]),
        .DIB(\core_inst/residue_opa_wr_data [16]),
        .DIC(\core_inst/residue_opa_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_0_63_15_17_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_0_63_15_17_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_0_63_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_0_63_18_20 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [18]),
        .DIB(\core_inst/residue_opa_wr_data [19]),
        .DIC(\core_inst/residue_opa_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_0_63_18_20_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_0_63_18_20_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_0_63_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_0_63_21_23 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [21]),
        .DIB(\core_inst/residue_opa_wr_data [22]),
        .DIC(\core_inst/residue_opa_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_0_63_21_23_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_0_63_21_23_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_0_63_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_0_63_24_26 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [24]),
        .DIB(\core_inst/residue_opa_wr_data [25]),
        .DIC(\core_inst/residue_opa_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_0_63_24_26_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_0_63_24_26_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_0_63_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_0_63_27_29 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [27]),
        .DIB(\core_inst/residue_opa_wr_data [28]),
        .DIC(\core_inst/residue_opa_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_0_63_27_29_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_0_63_27_29_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_0_63_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_0_63_30_30 
       (.A0(\core_inst/residue_opa_wr_addr [0]),
        .A1(\core_inst/residue_opa_wr_addr [1]),
        .A2(\core_inst/residue_opa_wr_addr [2]),
        .A3(\core_inst/residue_opa_wr_addr [3]),
        .A4(\core_inst/residue_opa_wr_addr [4]),
        .A5(\core_inst/residue_opa_wr_addr [5]),
        .D(\core_inst/residue_opa_wr_data [30]),
        .DPO(\core_inst/residue_mem/mem_reg_r2_0_63_30_30_n_0 ),
        .DPRA0(\core_inst/residue_opm_addr [0]),
        .DPRA1(\core_inst/residue_opm_addr [1]),
        .DPRA2(\core_inst/residue_opm_addr [2]),
        .DPRA3(\core_inst/residue_opm_addr [3]),
        .DPRA4(\core_inst/residue_opm_addr [4]),
        .DPRA5(\core_inst/residue_opm_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_0_63_31_31 
       (.A0(\core_inst/residue_opa_wr_addr [0]),
        .A1(\core_inst/residue_opa_wr_addr [1]),
        .A2(\core_inst/residue_opa_wr_addr [2]),
        .A3(\core_inst/residue_opa_wr_addr [3]),
        .A4(\core_inst/residue_opa_wr_addr [4]),
        .A5(\core_inst/residue_opa_wr_addr [5]),
        .D(\core_inst/residue_opa_wr_data [31]),
        .DPO(\core_inst/residue_mem/mem_reg_r2_0_63_31_31_n_0 ),
        .DPRA0(\core_inst/residue_opm_addr [0]),
        .DPRA1(\core_inst/residue_opm_addr [1]),
        .DPRA2(\core_inst/residue_opm_addr [2]),
        .DPRA3(\core_inst/residue_opm_addr [3]),
        .DPRA4(\core_inst/residue_opm_addr [4]),
        .DPRA5(\core_inst/residue_opm_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_0_63_3_5 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [3]),
        .DIB(\core_inst/residue_opa_wr_data [4]),
        .DIC(\core_inst/residue_opa_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_0_63_3_5_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_0_63_3_5_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_0_63_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_0_63_6_8 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [6]),
        .DIB(\core_inst/residue_opa_wr_data [7]),
        .DIC(\core_inst/residue_opa_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_0_63_6_8_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_0_63_6_8_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_0_63_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_0_63_9_11 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [9]),
        .DIB(\core_inst/residue_opa_wr_data [10]),
        .DIC(\core_inst/residue_opa_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_0_63_9_11_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_0_63_9_11_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_0_63_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_128_191_0_2 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [0]),
        .DIB(\core_inst/residue_opa_wr_data [1]),
        .DIC(\core_inst/residue_opa_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_128_191_0_2_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_128_191_0_2_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_128_191_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_128_191_12_14 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [12]),
        .DIB(\core_inst/residue_opa_wr_data [13]),
        .DIC(\core_inst/residue_opa_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_128_191_12_14_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_128_191_12_14_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_128_191_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_128_191_15_17 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [15]),
        .DIB(\core_inst/residue_opa_wr_data [16]),
        .DIC(\core_inst/residue_opa_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_128_191_15_17_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_128_191_15_17_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_128_191_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_128_191_18_20 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [18]),
        .DIB(\core_inst/residue_opa_wr_data [19]),
        .DIC(\core_inst/residue_opa_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_128_191_18_20_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_128_191_18_20_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_128_191_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_128_191_21_23 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [21]),
        .DIB(\core_inst/residue_opa_wr_data [22]),
        .DIC(\core_inst/residue_opa_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_128_191_21_23_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_128_191_21_23_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_128_191_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_128_191_24_26 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [24]),
        .DIB(\core_inst/residue_opa_wr_data [25]),
        .DIC(\core_inst/residue_opa_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_128_191_24_26_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_128_191_24_26_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_128_191_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_128_191_27_29 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [27]),
        .DIB(\core_inst/residue_opa_wr_data [28]),
        .DIC(\core_inst/residue_opa_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_128_191_27_29_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_128_191_27_29_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_128_191_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_128_191_30_30 
       (.A0(\core_inst/residue_opa_wr_addr [0]),
        .A1(\core_inst/residue_opa_wr_addr [1]),
        .A2(\core_inst/residue_opa_wr_addr [2]),
        .A3(\core_inst/residue_opa_wr_addr [3]),
        .A4(\core_inst/residue_opa_wr_addr [4]),
        .A5(\core_inst/residue_opa_wr_addr [5]),
        .D(\core_inst/residue_opa_wr_data [30]),
        .DPO(\core_inst/residue_mem/mem_reg_r2_128_191_30_30_n_0 ),
        .DPRA0(\core_inst/residue_opm_addr [0]),
        .DPRA1(\core_inst/residue_opm_addr [1]),
        .DPRA2(\core_inst/residue_opm_addr [2]),
        .DPRA3(\core_inst/residue_opm_addr [3]),
        .DPRA4(\core_inst/residue_opm_addr [4]),
        .DPRA5(\core_inst/residue_opm_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_128_191_31_31 
       (.A0(\core_inst/residue_opa_wr_addr [0]),
        .A1(\core_inst/residue_opa_wr_addr [1]),
        .A2(\core_inst/residue_opa_wr_addr [2]),
        .A3(\core_inst/residue_opa_wr_addr [3]),
        .A4(\core_inst/residue_opa_wr_addr [4]),
        .A5(\core_inst/residue_opa_wr_addr [5]),
        .D(\core_inst/residue_opa_wr_data [31]),
        .DPO(\core_inst/residue_mem/mem_reg_r2_128_191_31_31_n_0 ),
        .DPRA0(\core_inst/residue_opm_addr [0]),
        .DPRA1(\core_inst/residue_opm_addr [1]),
        .DPRA2(\core_inst/residue_opm_addr [2]),
        .DPRA3(\core_inst/residue_opm_addr [3]),
        .DPRA4(\core_inst/residue_opm_addr [4]),
        .DPRA5(\core_inst/residue_opm_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_128_191_3_5 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [3]),
        .DIB(\core_inst/residue_opa_wr_data [4]),
        .DIC(\core_inst/residue_opa_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_128_191_3_5_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_128_191_3_5_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_128_191_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_128_191_6_8 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [6]),
        .DIB(\core_inst/residue_opa_wr_data [7]),
        .DIC(\core_inst/residue_opa_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_128_191_6_8_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_128_191_6_8_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_128_191_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_128_191_9_11 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [9]),
        .DIB(\core_inst/residue_opa_wr_data [10]),
        .DIC(\core_inst/residue_opa_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_128_191_9_11_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_128_191_9_11_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_128_191_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_192_255_0_2 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [0]),
        .DIB(\core_inst/residue_opa_wr_data [1]),
        .DIC(\core_inst/residue_opa_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_192_255_0_2_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_192_255_0_2_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_192_255_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_192_255_12_14 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [12]),
        .DIB(\core_inst/residue_opa_wr_data [13]),
        .DIC(\core_inst/residue_opa_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_192_255_12_14_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_192_255_12_14_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_192_255_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_192_255_15_17 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [15]),
        .DIB(\core_inst/residue_opa_wr_data [16]),
        .DIC(\core_inst/residue_opa_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_192_255_15_17_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_192_255_15_17_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_192_255_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_192_255_18_20 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [18]),
        .DIB(\core_inst/residue_opa_wr_data [19]),
        .DIC(\core_inst/residue_opa_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_192_255_18_20_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_192_255_18_20_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_192_255_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_192_255_21_23 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [21]),
        .DIB(\core_inst/residue_opa_wr_data [22]),
        .DIC(\core_inst/residue_opa_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_192_255_21_23_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_192_255_21_23_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_192_255_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_192_255_24_26 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [24]),
        .DIB(\core_inst/residue_opa_wr_data [25]),
        .DIC(\core_inst/residue_opa_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_192_255_24_26_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_192_255_24_26_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_192_255_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_192_255_27_29 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [27]),
        .DIB(\core_inst/residue_opa_wr_data [28]),
        .DIC(\core_inst/residue_opa_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_192_255_27_29_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_192_255_27_29_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_192_255_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_192_255_30_30 
       (.A0(\core_inst/residue_opa_wr_addr [0]),
        .A1(\core_inst/residue_opa_wr_addr [1]),
        .A2(\core_inst/residue_opa_wr_addr [2]),
        .A3(\core_inst/residue_opa_wr_addr [3]),
        .A4(\core_inst/residue_opa_wr_addr [4]),
        .A5(\core_inst/residue_opa_wr_addr [5]),
        .D(\core_inst/residue_opa_wr_data [30]),
        .DPO(\core_inst/residue_mem/mem_reg_r2_192_255_30_30_n_0 ),
        .DPRA0(\core_inst/residue_opm_addr [0]),
        .DPRA1(\core_inst/residue_opm_addr [1]),
        .DPRA2(\core_inst/residue_opm_addr [2]),
        .DPRA3(\core_inst/residue_opm_addr [3]),
        .DPRA4(\core_inst/residue_opm_addr [4]),
        .DPRA5(\core_inst/residue_opm_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_192_255_31_31 
       (.A0(\core_inst/residue_opa_wr_addr [0]),
        .A1(\core_inst/residue_opa_wr_addr [1]),
        .A2(\core_inst/residue_opa_wr_addr [2]),
        .A3(\core_inst/residue_opa_wr_addr [3]),
        .A4(\core_inst/residue_opa_wr_addr [4]),
        .A5(\core_inst/residue_opa_wr_addr [5]),
        .D(\core_inst/residue_opa_wr_data [31]),
        .DPO(\core_inst/residue_mem/mem_reg_r2_192_255_31_31_n_0 ),
        .DPRA0(\core_inst/residue_opm_addr [0]),
        .DPRA1(\core_inst/residue_opm_addr [1]),
        .DPRA2(\core_inst/residue_opm_addr [2]),
        .DPRA3(\core_inst/residue_opm_addr [3]),
        .DPRA4(\core_inst/residue_opm_addr [4]),
        .DPRA5(\core_inst/residue_opm_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_192_255_3_5 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [3]),
        .DIB(\core_inst/residue_opa_wr_data [4]),
        .DIC(\core_inst/residue_opa_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_192_255_3_5_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_192_255_3_5_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_192_255_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_192_255_6_8 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [6]),
        .DIB(\core_inst/residue_opa_wr_data [7]),
        .DIC(\core_inst/residue_opa_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_192_255_6_8_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_192_255_6_8_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_192_255_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_192_255_9_11 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [9]),
        .DIB(\core_inst/residue_opa_wr_data [10]),
        .DIC(\core_inst/residue_opa_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_192_255_9_11_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_192_255_9_11_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_192_255_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_64_127_0_2 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [0]),
        .DIB(\core_inst/residue_opa_wr_data [1]),
        .DIC(\core_inst/residue_opa_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_64_127_0_2_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_64_127_0_2_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_64_127_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_64_127_12_14 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [12]),
        .DIB(\core_inst/residue_opa_wr_data [13]),
        .DIC(\core_inst/residue_opa_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_64_127_12_14_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_64_127_12_14_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_64_127_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_64_127_15_17 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [15]),
        .DIB(\core_inst/residue_opa_wr_data [16]),
        .DIC(\core_inst/residue_opa_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_64_127_15_17_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_64_127_15_17_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_64_127_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_64_127_18_20 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [18]),
        .DIB(\core_inst/residue_opa_wr_data [19]),
        .DIC(\core_inst/residue_opa_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_64_127_18_20_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_64_127_18_20_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_64_127_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_64_127_21_23 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [21]),
        .DIB(\core_inst/residue_opa_wr_data [22]),
        .DIC(\core_inst/residue_opa_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_64_127_21_23_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_64_127_21_23_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_64_127_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_64_127_24_26 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [24]),
        .DIB(\core_inst/residue_opa_wr_data [25]),
        .DIC(\core_inst/residue_opa_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_64_127_24_26_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_64_127_24_26_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_64_127_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_64_127_27_29 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [27]),
        .DIB(\core_inst/residue_opa_wr_data [28]),
        .DIC(\core_inst/residue_opa_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_64_127_27_29_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_64_127_27_29_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_64_127_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_64_127_30_30 
       (.A0(\core_inst/residue_opa_wr_addr [0]),
        .A1(\core_inst/residue_opa_wr_addr [1]),
        .A2(\core_inst/residue_opa_wr_addr [2]),
        .A3(\core_inst/residue_opa_wr_addr [3]),
        .A4(\core_inst/residue_opa_wr_addr [4]),
        .A5(\core_inst/residue_opa_wr_addr [5]),
        .D(\core_inst/residue_opa_wr_data [30]),
        .DPO(\core_inst/residue_mem/mem_reg_r2_64_127_30_30_n_0 ),
        .DPRA0(\core_inst/residue_opm_addr [0]),
        .DPRA1(\core_inst/residue_opm_addr [1]),
        .DPRA2(\core_inst/residue_opm_addr [2]),
        .DPRA3(\core_inst/residue_opm_addr [3]),
        .DPRA4(\core_inst/residue_opm_addr [4]),
        .DPRA5(\core_inst/residue_opm_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_64_127_31_31 
       (.A0(\core_inst/residue_opa_wr_addr [0]),
        .A1(\core_inst/residue_opa_wr_addr [1]),
        .A2(\core_inst/residue_opa_wr_addr [2]),
        .A3(\core_inst/residue_opa_wr_addr [3]),
        .A4(\core_inst/residue_opa_wr_addr [4]),
        .A5(\core_inst/residue_opa_wr_addr [5]),
        .D(\core_inst/residue_opa_wr_data [31]),
        .DPO(\core_inst/residue_mem/mem_reg_r2_64_127_31_31_n_0 ),
        .DPRA0(\core_inst/residue_opm_addr [0]),
        .DPRA1(\core_inst/residue_opm_addr [1]),
        .DPRA2(\core_inst/residue_opm_addr [2]),
        .DPRA3(\core_inst/residue_opm_addr [3]),
        .DPRA4(\core_inst/residue_opm_addr [4]),
        .DPRA5(\core_inst/residue_opm_addr [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_64_127_3_5 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [3]),
        .DIB(\core_inst/residue_opa_wr_data [4]),
        .DIC(\core_inst/residue_opa_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_64_127_3_5_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_64_127_3_5_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_64_127_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_64_127_6_8 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [6]),
        .DIB(\core_inst/residue_opa_wr_data [7]),
        .DIC(\core_inst/residue_opa_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_64_127_6_8_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_64_127_6_8_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_64_127_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/residue_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/residue_mem/mem_reg_r2_64_127_9_11 
       (.ADDRA(\core_inst/residue_opm_addr [5:0]),
        .ADDRB(\core_inst/residue_opm_addr [5:0]),
        .ADDRC(\core_inst/residue_opm_addr [5:0]),
        .ADDRD(\core_inst/residue_opa_wr_addr [5:0]),
        .DIA(\core_inst/residue_opa_wr_data [9]),
        .DIB(\core_inst/residue_opa_wr_data [10]),
        .DIC(\core_inst/residue_opa_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/residue_mem/mem_reg_r2_64_127_9_11_n_0 ),
        .DOB(\core_inst/residue_mem/mem_reg_r2_64_127_9_11_n_1 ),
        .DOC(\core_inst/residue_mem/mem_reg_r2_64_127_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[0]),
        .Q(\core_inst/residue_opa_rd_data [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[10]),
        .Q(\core_inst/residue_opa_rd_data [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[11]),
        .Q(\core_inst/residue_opa_rd_data [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[12]),
        .Q(\core_inst/residue_opa_rd_data [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[13]),
        .Q(\core_inst/residue_opa_rd_data [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[14]),
        .Q(\core_inst/residue_opa_rd_data [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[15]),
        .Q(\core_inst/residue_opa_rd_data [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[16]),
        .Q(\core_inst/residue_opa_rd_data [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[17]),
        .Q(\core_inst/residue_opa_rd_data [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[18]),
        .Q(\core_inst/residue_opa_rd_data [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[19]),
        .Q(\core_inst/residue_opa_rd_data [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[1]),
        .Q(\core_inst/residue_opa_rd_data [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[20]),
        .Q(\core_inst/residue_opa_rd_data [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[21]),
        .Q(\core_inst/residue_opa_rd_data [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[22]),
        .Q(\core_inst/residue_opa_rd_data [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[23]),
        .Q(\core_inst/residue_opa_rd_data [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[24]),
        .Q(\core_inst/residue_opa_rd_data [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[25]),
        .Q(\core_inst/residue_opa_rd_data [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[26]),
        .Q(\core_inst/residue_opa_rd_data [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[27]),
        .Q(\core_inst/residue_opa_rd_data [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[28]),
        .Q(\core_inst/residue_opa_rd_data [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[29]),
        .Q(\core_inst/residue_opa_rd_data [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[2]),
        .Q(\core_inst/residue_opa_rd_data [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[30]),
        .Q(\core_inst/residue_opa_rd_data [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[31]),
        .Q(\core_inst/residue_opa_rd_data [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[3]),
        .Q(\core_inst/residue_opa_rd_data [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[4]),
        .Q(\core_inst/residue_opa_rd_data [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[5]),
        .Q(\core_inst/residue_opa_rd_data [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[6]),
        .Q(\core_inst/residue_opa_rd_data [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[7]),
        .Q(\core_inst/residue_opa_rd_data [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[8]),
        .Q(\core_inst/residue_opa_rd_data [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data0_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data00[9]),
        .Q(\core_inst/residue_opa_rd_data [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[0]),
        .Q(\core_inst/residue_mem_montprod_read_data [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[10]),
        .Q(\core_inst/residue_mem_montprod_read_data [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[11]),
        .Q(\core_inst/residue_mem_montprod_read_data [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[12]),
        .Q(\core_inst/residue_mem_montprod_read_data [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[13]),
        .Q(\core_inst/residue_mem_montprod_read_data [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[14]),
        .Q(\core_inst/residue_mem_montprod_read_data [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[15]),
        .Q(\core_inst/residue_mem_montprod_read_data [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[16]),
        .Q(\core_inst/residue_mem_montprod_read_data [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[17]),
        .Q(\core_inst/residue_mem_montprod_read_data [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[18]),
        .Q(\core_inst/residue_mem_montprod_read_data [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[19]),
        .Q(\core_inst/residue_mem_montprod_read_data [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[1]),
        .Q(\core_inst/residue_mem_montprod_read_data [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[20]),
        .Q(\core_inst/residue_mem_montprod_read_data [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[21]),
        .Q(\core_inst/residue_mem_montprod_read_data [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[22]),
        .Q(\core_inst/residue_mem_montprod_read_data [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[23]),
        .Q(\core_inst/residue_mem_montprod_read_data [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[24]),
        .Q(\core_inst/residue_mem_montprod_read_data [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[25]),
        .Q(\core_inst/residue_mem_montprod_read_data [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[26]),
        .Q(\core_inst/residue_mem_montprod_read_data [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[27]),
        .Q(\core_inst/residue_mem_montprod_read_data [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[28]),
        .Q(\core_inst/residue_mem_montprod_read_data [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[29]),
        .Q(\core_inst/residue_mem_montprod_read_data [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[2]),
        .Q(\core_inst/residue_mem_montprod_read_data [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[30]),
        .Q(\core_inst/residue_mem_montprod_read_data [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[31]),
        .Q(\core_inst/residue_mem_montprod_read_data [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[3]),
        .Q(\core_inst/residue_mem_montprod_read_data [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[4]),
        .Q(\core_inst/residue_mem_montprod_read_data [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[5]),
        .Q(\core_inst/residue_mem_montprod_read_data [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[6]),
        .Q(\core_inst/residue_mem_montprod_read_data [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[7]),
        .Q(\core_inst/residue_mem_montprod_read_data [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[8]),
        .Q(\core_inst/residue_mem_montprod_read_data [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/residue_mem/tmp_read_data1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(tmp_read_data10[9]),
        .Q(\core_inst/residue_mem_montprod_read_data [9]),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/residue_valid_reg_reg 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(residue_valid_reg_i_1_n_0),
        .Q(\core_inst/residue_valid_reg ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_0_63_0_2 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [0]),
        .DIB(\core_inst/result_mem_int_wr_data [1]),
        .DIC(\core_inst/result_mem_int_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_0_63_0_2_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_0_63_0_2_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_0_63_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_0_63_12_14 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [12]),
        .DIB(\core_inst/result_mem_int_wr_data [13]),
        .DIC(\core_inst/result_mem_int_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_0_63_12_14_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_0_63_12_14_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_0_63_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_0_63_15_17 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [15]),
        .DIB(\core_inst/result_mem_int_wr_data [16]),
        .DIC(\core_inst/result_mem_int_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_0_63_15_17_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_0_63_15_17_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_0_63_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_0_63_18_20 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [18]),
        .DIB(\core_inst/result_mem_int_wr_data [19]),
        .DIC(\core_inst/result_mem_int_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_0_63_18_20_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_0_63_18_20_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_0_63_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_0_63_21_23 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [21]),
        .DIB(\core_inst/result_mem_int_wr_data [22]),
        .DIC(\core_inst/result_mem_int_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_0_63_21_23_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_0_63_21_23_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_0_63_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_0_63_24_26 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [24]),
        .DIB(\core_inst/result_mem_int_wr_data [25]),
        .DIC(\core_inst/result_mem_int_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_0_63_24_26_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_0_63_24_26_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_0_63_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_0_63_27_29 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [27]),
        .DIB(\core_inst/result_mem_int_wr_data [28]),
        .DIC(\core_inst/result_mem_int_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_0_63_27_29_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_0_63_27_29_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_0_63_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_0_63_30_30 
       (.A0(\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 ),
        .A1(\core_inst/result_mem_int_wr_addr [1]),
        .A2(\core_inst/result_mem_int_wr_addr [2]),
        .A3(\core_inst/result_mem_int_wr_addr [3]),
        .A4(\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ),
        .A5(\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ),
        .D(\core_inst/result_mem_int_wr_data [30]),
        .DPO(\core_inst/result_mem/mem_reg_r1_0_63_30_30_n_0 ),
        .DPRA0(\core_inst/result_mem/ptr_reg_reg [0]),
        .DPRA1(\core_inst/result_mem/ptr_reg_reg [1]),
        .DPRA2(\core_inst/result_mem/ptr_reg_reg [2]),
        .DPRA3(\core_inst/result_mem/ptr_reg_reg [3]),
        .DPRA4(\core_inst/result_mem/ptr_reg_reg [4]),
        .DPRA5(\core_inst/result_mem/ptr_reg_reg [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_0_63_31_31 
       (.A0(\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 ),
        .A1(\core_inst/result_mem_int_wr_addr [1]),
        .A2(\core_inst/result_mem_int_wr_addr [2]),
        .A3(\core_inst/result_mem_int_wr_addr [3]),
        .A4(\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ),
        .A5(\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ),
        .D(\core_inst/result_mem_int_wr_data [31]),
        .DPO(\core_inst/result_mem/mem_reg_r1_0_63_31_31_n_0 ),
        .DPRA0(\core_inst/result_mem/ptr_reg_reg [0]),
        .DPRA1(\core_inst/result_mem/ptr_reg_reg [1]),
        .DPRA2(\core_inst/result_mem/ptr_reg_reg [2]),
        .DPRA3(\core_inst/result_mem/ptr_reg_reg [3]),
        .DPRA4(\core_inst/result_mem/ptr_reg_reg [4]),
        .DPRA5(\core_inst/result_mem/ptr_reg_reg [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_0_63_3_5 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [3]),
        .DIB(\core_inst/result_mem_int_wr_data [4]),
        .DIC(\core_inst/result_mem_int_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_0_63_3_5_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_0_63_3_5_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_0_63_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_0_63_6_8 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [6]),
        .DIB(\core_inst/result_mem_int_wr_data [7]),
        .DIC(\core_inst/result_mem_int_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_0_63_6_8_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_0_63_6_8_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_0_63_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_0_63_9_11 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [9]),
        .DIB(\core_inst/result_mem_int_wr_data [10]),
        .DIC(\core_inst/result_mem_int_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_0_63_9_11_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_0_63_9_11_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_0_63_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_128_191_0_2 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [0]),
        .DIB(\core_inst/result_mem_int_wr_data [1]),
        .DIC(\core_inst/result_mem_int_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_128_191_0_2_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_128_191_0_2_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_128_191_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_128_191_12_14 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [12]),
        .DIB(\core_inst/result_mem_int_wr_data [13]),
        .DIC(\core_inst/result_mem_int_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_128_191_12_14_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_128_191_12_14_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_128_191_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_128_191_15_17 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [15]),
        .DIB(\core_inst/result_mem_int_wr_data [16]),
        .DIC(\core_inst/result_mem_int_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_128_191_15_17_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_128_191_15_17_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_128_191_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_128_191_18_20 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [18]),
        .DIB(\core_inst/result_mem_int_wr_data [19]),
        .DIC(\core_inst/result_mem_int_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_128_191_18_20_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_128_191_18_20_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_128_191_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_128_191_21_23 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [21]),
        .DIB(\core_inst/result_mem_int_wr_data [22]),
        .DIC(\core_inst/result_mem_int_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_128_191_21_23_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_128_191_21_23_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_128_191_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_128_191_24_26 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [24]),
        .DIB(\core_inst/result_mem_int_wr_data [25]),
        .DIC(\core_inst/result_mem_int_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_128_191_24_26_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_128_191_24_26_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_128_191_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_128_191_27_29 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [27]),
        .DIB(\core_inst/result_mem_int_wr_data [28]),
        .DIC(\core_inst/result_mem_int_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_128_191_27_29_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_128_191_27_29_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_128_191_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_128_191_30_30 
       (.A0(\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 ),
        .A1(\core_inst/result_mem_int_wr_addr [1]),
        .A2(\core_inst/result_mem_int_wr_addr [2]),
        .A3(\core_inst/result_mem_int_wr_addr [3]),
        .A4(\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ),
        .A5(\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ),
        .D(\core_inst/result_mem_int_wr_data [30]),
        .DPO(\core_inst/result_mem/mem_reg_r1_128_191_30_30_n_0 ),
        .DPRA0(\core_inst/result_mem/ptr_reg_reg [0]),
        .DPRA1(\core_inst/result_mem/ptr_reg_reg [1]),
        .DPRA2(\core_inst/result_mem/ptr_reg_reg [2]),
        .DPRA3(\core_inst/result_mem/ptr_reg_reg [3]),
        .DPRA4(\core_inst/result_mem/ptr_reg_reg [4]),
        .DPRA5(\core_inst/result_mem/ptr_reg_reg [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_128_191_31_31 
       (.A0(\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 ),
        .A1(\core_inst/result_mem_int_wr_addr [1]),
        .A2(\core_inst/result_mem_int_wr_addr [2]),
        .A3(\core_inst/result_mem_int_wr_addr [3]),
        .A4(\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ),
        .A5(\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ),
        .D(\core_inst/result_mem_int_wr_data [31]),
        .DPO(\core_inst/result_mem/mem_reg_r1_128_191_31_31_n_0 ),
        .DPRA0(\core_inst/result_mem/ptr_reg_reg [0]),
        .DPRA1(\core_inst/result_mem/ptr_reg_reg [1]),
        .DPRA2(\core_inst/result_mem/ptr_reg_reg [2]),
        .DPRA3(\core_inst/result_mem/ptr_reg_reg [3]),
        .DPRA4(\core_inst/result_mem/ptr_reg_reg [4]),
        .DPRA5(\core_inst/result_mem/ptr_reg_reg [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_128_191_3_5 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [3]),
        .DIB(\core_inst/result_mem_int_wr_data [4]),
        .DIC(\core_inst/result_mem_int_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_128_191_3_5_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_128_191_3_5_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_128_191_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_128_191_6_8 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [6]),
        .DIB(\core_inst/result_mem_int_wr_data [7]),
        .DIC(\core_inst/result_mem_int_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_128_191_6_8_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_128_191_6_8_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_128_191_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_128_191_9_11 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [9]),
        .DIB(\core_inst/result_mem_int_wr_data [10]),
        .DIC(\core_inst/result_mem_int_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_128_191_9_11_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_128_191_9_11_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_128_191_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_192_255_0_2 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [0]),
        .DIB(\core_inst/result_mem_int_wr_data [1]),
        .DIC(\core_inst/result_mem_int_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_192_255_0_2_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_192_255_0_2_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_192_255_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_192_255_12_14 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [12]),
        .DIB(\core_inst/result_mem_int_wr_data [13]),
        .DIC(\core_inst/result_mem_int_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_192_255_12_14_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_192_255_12_14_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_192_255_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_192_255_15_17 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [15]),
        .DIB(\core_inst/result_mem_int_wr_data [16]),
        .DIC(\core_inst/result_mem_int_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_192_255_15_17_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_192_255_15_17_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_192_255_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_192_255_18_20 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [18]),
        .DIB(\core_inst/result_mem_int_wr_data [19]),
        .DIC(\core_inst/result_mem_int_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_192_255_18_20_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_192_255_18_20_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_192_255_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_192_255_21_23 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [21]),
        .DIB(\core_inst/result_mem_int_wr_data [22]),
        .DIC(\core_inst/result_mem_int_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_192_255_21_23_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_192_255_21_23_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_192_255_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_192_255_24_26 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [24]),
        .DIB(\core_inst/result_mem_int_wr_data [25]),
        .DIC(\core_inst/result_mem_int_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_192_255_24_26_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_192_255_24_26_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_192_255_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_192_255_27_29 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [27]),
        .DIB(\core_inst/result_mem_int_wr_data [28]),
        .DIC(\core_inst/result_mem_int_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_192_255_27_29_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_192_255_27_29_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_192_255_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_192_255_30_30 
       (.A0(\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 ),
        .A1(\core_inst/result_mem_int_wr_addr [1]),
        .A2(\core_inst/result_mem_int_wr_addr [2]),
        .A3(\core_inst/result_mem_int_wr_addr [3]),
        .A4(\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ),
        .A5(\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ),
        .D(\core_inst/result_mem_int_wr_data [30]),
        .DPO(\core_inst/result_mem/mem_reg_r1_192_255_30_30_n_0 ),
        .DPRA0(\core_inst/result_mem/ptr_reg_reg [0]),
        .DPRA1(\core_inst/result_mem/ptr_reg_reg [1]),
        .DPRA2(\core_inst/result_mem/ptr_reg_reg [2]),
        .DPRA3(\core_inst/result_mem/ptr_reg_reg [3]),
        .DPRA4(\core_inst/result_mem/ptr_reg_reg [4]),
        .DPRA5(\core_inst/result_mem/ptr_reg_reg [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_192_255_31_31 
       (.A0(\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 ),
        .A1(\core_inst/result_mem_int_wr_addr [1]),
        .A2(\core_inst/result_mem_int_wr_addr [2]),
        .A3(\core_inst/result_mem_int_wr_addr [3]),
        .A4(\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ),
        .A5(\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ),
        .D(\core_inst/result_mem_int_wr_data [31]),
        .DPO(\core_inst/result_mem/mem_reg_r1_192_255_31_31_n_0 ),
        .DPRA0(\core_inst/result_mem/ptr_reg_reg [0]),
        .DPRA1(\core_inst/result_mem/ptr_reg_reg [1]),
        .DPRA2(\core_inst/result_mem/ptr_reg_reg [2]),
        .DPRA3(\core_inst/result_mem/ptr_reg_reg [3]),
        .DPRA4(\core_inst/result_mem/ptr_reg_reg [4]),
        .DPRA5(\core_inst/result_mem/ptr_reg_reg [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_192_255_3_5 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [3]),
        .DIB(\core_inst/result_mem_int_wr_data [4]),
        .DIC(\core_inst/result_mem_int_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_192_255_3_5_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_192_255_3_5_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_192_255_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_192_255_6_8 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [6]),
        .DIB(\core_inst/result_mem_int_wr_data [7]),
        .DIC(\core_inst/result_mem_int_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_192_255_6_8_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_192_255_6_8_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_192_255_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_192_255_9_11 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [9]),
        .DIB(\core_inst/result_mem_int_wr_data [10]),
        .DIC(\core_inst/result_mem_int_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_192_255_9_11_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_192_255_9_11_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_192_255_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_64_127_0_2 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [0]),
        .DIB(\core_inst/result_mem_int_wr_data [1]),
        .DIC(\core_inst/result_mem_int_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_64_127_0_2_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_64_127_0_2_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_64_127_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_64_127_12_14 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [12]),
        .DIB(\core_inst/result_mem_int_wr_data [13]),
        .DIC(\core_inst/result_mem_int_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_64_127_12_14_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_64_127_12_14_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_64_127_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_64_127_15_17 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [15]),
        .DIB(\core_inst/result_mem_int_wr_data [16]),
        .DIC(\core_inst/result_mem_int_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_64_127_15_17_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_64_127_15_17_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_64_127_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_64_127_18_20 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [18]),
        .DIB(\core_inst/result_mem_int_wr_data [19]),
        .DIC(\core_inst/result_mem_int_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_64_127_18_20_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_64_127_18_20_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_64_127_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_64_127_21_23 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [21]),
        .DIB(\core_inst/result_mem_int_wr_data [22]),
        .DIC(\core_inst/result_mem_int_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_64_127_21_23_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_64_127_21_23_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_64_127_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_64_127_24_26 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [24]),
        .DIB(\core_inst/result_mem_int_wr_data [25]),
        .DIC(\core_inst/result_mem_int_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_64_127_24_26_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_64_127_24_26_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_64_127_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_64_127_27_29 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [27]),
        .DIB(\core_inst/result_mem_int_wr_data [28]),
        .DIC(\core_inst/result_mem_int_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_64_127_27_29_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_64_127_27_29_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_64_127_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_64_127_30_30 
       (.A0(\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 ),
        .A1(\core_inst/result_mem_int_wr_addr [1]),
        .A2(\core_inst/result_mem_int_wr_addr [2]),
        .A3(\core_inst/result_mem_int_wr_addr [3]),
        .A4(\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ),
        .A5(\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ),
        .D(\core_inst/result_mem_int_wr_data [30]),
        .DPO(\core_inst/result_mem/mem_reg_r1_64_127_30_30_n_0 ),
        .DPRA0(\core_inst/result_mem/ptr_reg_reg [0]),
        .DPRA1(\core_inst/result_mem/ptr_reg_reg [1]),
        .DPRA2(\core_inst/result_mem/ptr_reg_reg [2]),
        .DPRA3(\core_inst/result_mem/ptr_reg_reg [3]),
        .DPRA4(\core_inst/result_mem/ptr_reg_reg [4]),
        .DPRA5(\core_inst/result_mem/ptr_reg_reg [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_64_127_31_31 
       (.A0(\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 ),
        .A1(\core_inst/result_mem_int_wr_addr [1]),
        .A2(\core_inst/result_mem_int_wr_addr [2]),
        .A3(\core_inst/result_mem_int_wr_addr [3]),
        .A4(\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ),
        .A5(\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ),
        .D(\core_inst/result_mem_int_wr_data [31]),
        .DPO(\core_inst/result_mem/mem_reg_r1_64_127_31_31_n_0 ),
        .DPRA0(\core_inst/result_mem/ptr_reg_reg [0]),
        .DPRA1(\core_inst/result_mem/ptr_reg_reg [1]),
        .DPRA2(\core_inst/result_mem/ptr_reg_reg [2]),
        .DPRA3(\core_inst/result_mem/ptr_reg_reg [3]),
        .DPRA4(\core_inst/result_mem/ptr_reg_reg [4]),
        .DPRA5(\core_inst/result_mem/ptr_reg_reg [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_64_127_3_5 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [3]),
        .DIB(\core_inst/result_mem_int_wr_data [4]),
        .DIC(\core_inst/result_mem_int_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_64_127_3_5_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_64_127_3_5_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_64_127_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_64_127_6_8 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [6]),
        .DIB(\core_inst/result_mem_int_wr_data [7]),
        .DIC(\core_inst/result_mem_int_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_64_127_6_8_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_64_127_6_8_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_64_127_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r1_64_127_9_11 
       (.ADDRA(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRB(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRC(\core_inst/result_mem/ptr_reg_reg ),
        .ADDRD({\core_inst/montprod_inst/word_index_prev_reg_reg[5]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[4]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [3:1],\core_inst/montprod_inst/word_index_prev_reg_reg[0]_rep_n_0 }),
        .DIA(\core_inst/result_mem_int_wr_data [9]),
        .DIB(\core_inst/result_mem_int_wr_data [10]),
        .DIC(\core_inst/result_mem_int_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r1_64_127_9_11_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r1_64_127_9_11_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r1_64_127_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_0_63_0_2 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [0]),
        .DIB(\core_inst/result_mem_int_wr_data [1]),
        .DIC(\core_inst/result_mem_int_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_0_63_0_2_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_0_63_0_2_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_0_63_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_0_63_12_14 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [12]),
        .DIB(\core_inst/result_mem_int_wr_data [13]),
        .DIC(\core_inst/result_mem_int_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_0_63_12_14_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_0_63_12_14_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_0_63_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_0_63_15_17 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [15]),
        .DIB(\core_inst/result_mem_int_wr_data [16]),
        .DIC(\core_inst/result_mem_int_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_0_63_15_17_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_0_63_15_17_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_0_63_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_0_63_18_20 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [18]),
        .DIB(\core_inst/result_mem_int_wr_data [19]),
        .DIC(\core_inst/result_mem_int_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_0_63_18_20_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_0_63_18_20_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_0_63_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_0_63_21_23 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [21]),
        .DIB(\core_inst/result_mem_int_wr_data [22]),
        .DIC(\core_inst/result_mem_int_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_0_63_21_23_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_0_63_21_23_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_0_63_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_0_63_24_26 
       (.ADDRA({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [24]),
        .DIB(\core_inst/result_mem_int_wr_data [25]),
        .DIC(\core_inst/result_mem_int_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_0_63_24_26_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_0_63_24_26_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_0_63_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_0_63_27_29 
       (.ADDRA({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [27]),
        .DIB(\core_inst/result_mem_int_wr_data [28]),
        .DIC(\core_inst/result_mem_int_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_0_63_27_29_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_0_63_27_29_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_0_63_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_0_63_30_30 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [30]),
        .DPO(\core_inst/result_mem/mem_reg_r2_0_63_30_30_n_0 ),
        .DPRA0(mem_reg_r2_0_63_24_26_i_6_n_0),
        .DPRA1(mem_reg_r2_0_63_24_26_i_5_n_0),
        .DPRA2(mem_reg_r2_0_63_24_26_i_4_n_0),
        .DPRA3(mem_reg_r2_0_63_24_26_i_3_n_0),
        .DPRA4(mem_reg_r2_0_63_24_26_i_2_n_0),
        .DPRA5(mem_reg_r2_0_63_24_26_i_1_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_0_63_31_31 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [31]),
        .DPO(\core_inst/result_mem/mem_reg_r2_0_63_31_31_n_0 ),
        .DPRA0(mem_reg_r2_0_63_24_26_i_6_n_0),
        .DPRA1(mem_reg_r2_0_63_24_26_i_5_n_0),
        .DPRA2(mem_reg_r2_0_63_24_26_i_4_n_0),
        .DPRA3(mem_reg_r2_0_63_24_26_i_3_n_0),
        .DPRA4(mem_reg_r2_0_63_24_26_i_2_n_0),
        .DPRA5(mem_reg_r2_0_63_24_26_i_1_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_0_63_3_5 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [3]),
        .DIB(\core_inst/result_mem_int_wr_data [4]),
        .DIC(\core_inst/result_mem_int_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_0_63_3_5_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_0_63_3_5_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_0_63_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_0_63_6_8 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [6]),
        .DIB(\core_inst/result_mem_int_wr_data [7]),
        .DIC(\core_inst/result_mem_int_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_0_63_6_8_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_0_63_6_8_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_0_63_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_0_63_9_11 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [9]),
        .DIB(\core_inst/result_mem_int_wr_data [10]),
        .DIC(\core_inst/result_mem_int_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_0_63_9_11_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_0_63_9_11_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_0_63_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_128_191_0_2 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [0]),
        .DIB(\core_inst/result_mem_int_wr_data [1]),
        .DIC(\core_inst/result_mem_int_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_128_191_0_2_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_128_191_0_2_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_128_191_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_128_191_12_14 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [12]),
        .DIB(\core_inst/result_mem_int_wr_data [13]),
        .DIC(\core_inst/result_mem_int_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_128_191_12_14_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_128_191_12_14_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_128_191_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_128_191_15_17 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [15]),
        .DIB(\core_inst/result_mem_int_wr_data [16]),
        .DIC(\core_inst/result_mem_int_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_128_191_15_17_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_128_191_15_17_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_128_191_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_128_191_18_20 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [18]),
        .DIB(\core_inst/result_mem_int_wr_data [19]),
        .DIC(\core_inst/result_mem_int_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_128_191_18_20_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_128_191_18_20_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_128_191_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_128_191_21_23 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [21]),
        .DIB(\core_inst/result_mem_int_wr_data [22]),
        .DIC(\core_inst/result_mem_int_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_128_191_21_23_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_128_191_21_23_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_128_191_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_128_191_24_26 
       (.ADDRA({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [24]),
        .DIB(\core_inst/result_mem_int_wr_data [25]),
        .DIC(\core_inst/result_mem_int_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_128_191_24_26_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_128_191_24_26_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_128_191_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_128_191_27_29 
       (.ADDRA({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [27]),
        .DIB(\core_inst/result_mem_int_wr_data [28]),
        .DIC(\core_inst/result_mem_int_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_128_191_27_29_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_128_191_27_29_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_128_191_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_128_191_30_30 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [30]),
        .DPO(\core_inst/result_mem/mem_reg_r2_128_191_30_30_n_0 ),
        .DPRA0(mem_reg_r2_0_63_24_26_i_6_n_0),
        .DPRA1(mem_reg_r2_0_63_24_26_i_5_n_0),
        .DPRA2(mem_reg_r2_0_63_24_26_i_4_n_0),
        .DPRA3(mem_reg_r2_0_63_24_26_i_3_n_0),
        .DPRA4(mem_reg_r2_0_63_24_26_i_2_n_0),
        .DPRA5(mem_reg_r2_0_63_24_26_i_1_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_128_191_31_31 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [31]),
        .DPO(\core_inst/result_mem/mem_reg_r2_128_191_31_31_n_0 ),
        .DPRA0(mem_reg_r2_0_63_24_26_i_6_n_0),
        .DPRA1(mem_reg_r2_0_63_24_26_i_5_n_0),
        .DPRA2(mem_reg_r2_0_63_24_26_i_4_n_0),
        .DPRA3(mem_reg_r2_0_63_24_26_i_3_n_0),
        .DPRA4(mem_reg_r2_0_63_24_26_i_2_n_0),
        .DPRA5(mem_reg_r2_0_63_24_26_i_1_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_128_191_3_5 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [3]),
        .DIB(\core_inst/result_mem_int_wr_data [4]),
        .DIC(\core_inst/result_mem_int_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_128_191_3_5_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_128_191_3_5_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_128_191_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_128_191_6_8 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [6]),
        .DIB(\core_inst/result_mem_int_wr_data [7]),
        .DIC(\core_inst/result_mem_int_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_128_191_6_8_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_128_191_6_8_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_128_191_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_128_191_9_11 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [9]),
        .DIB(\core_inst/result_mem_int_wr_data [10]),
        .DIC(\core_inst/result_mem_int_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_128_191_9_11_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_128_191_9_11_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_128_191_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_192_255_0_2 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [0]),
        .DIB(\core_inst/result_mem_int_wr_data [1]),
        .DIC(\core_inst/result_mem_int_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_192_255_0_2_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_192_255_0_2_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_192_255_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_192_255_12_14 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [12]),
        .DIB(\core_inst/result_mem_int_wr_data [13]),
        .DIC(\core_inst/result_mem_int_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_192_255_12_14_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_192_255_12_14_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_192_255_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_192_255_15_17 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [15]),
        .DIB(\core_inst/result_mem_int_wr_data [16]),
        .DIC(\core_inst/result_mem_int_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_192_255_15_17_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_192_255_15_17_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_192_255_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_192_255_18_20 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [18]),
        .DIB(\core_inst/result_mem_int_wr_data [19]),
        .DIC(\core_inst/result_mem_int_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_192_255_18_20_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_192_255_18_20_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_192_255_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_192_255_21_23 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [21]),
        .DIB(\core_inst/result_mem_int_wr_data [22]),
        .DIC(\core_inst/result_mem_int_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_192_255_21_23_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_192_255_21_23_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_192_255_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_192_255_24_26 
       (.ADDRA({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [24]),
        .DIB(\core_inst/result_mem_int_wr_data [25]),
        .DIC(\core_inst/result_mem_int_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_192_255_24_26_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_192_255_24_26_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_192_255_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_192_255_27_29 
       (.ADDRA({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [27]),
        .DIB(\core_inst/result_mem_int_wr_data [28]),
        .DIC(\core_inst/result_mem_int_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_192_255_27_29_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_192_255_27_29_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_192_255_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_192_255_30_30 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [30]),
        .DPO(\core_inst/result_mem/mem_reg_r2_192_255_30_30_n_0 ),
        .DPRA0(mem_reg_r2_0_63_24_26_i_6_n_0),
        .DPRA1(mem_reg_r2_0_63_24_26_i_5_n_0),
        .DPRA2(mem_reg_r2_0_63_24_26_i_4_n_0),
        .DPRA3(mem_reg_r2_0_63_24_26_i_3_n_0),
        .DPRA4(mem_reg_r2_0_63_24_26_i_2_n_0),
        .DPRA5(mem_reg_r2_0_63_24_26_i_1_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_192_255_31_31 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [31]),
        .DPO(\core_inst/result_mem/mem_reg_r2_192_255_31_31_n_0 ),
        .DPRA0(mem_reg_r2_0_63_24_26_i_6_n_0),
        .DPRA1(mem_reg_r2_0_63_24_26_i_5_n_0),
        .DPRA2(mem_reg_r2_0_63_24_26_i_4_n_0),
        .DPRA3(mem_reg_r2_0_63_24_26_i_3_n_0),
        .DPRA4(mem_reg_r2_0_63_24_26_i_2_n_0),
        .DPRA5(mem_reg_r2_0_63_24_26_i_1_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_192_255_3_5 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [3]),
        .DIB(\core_inst/result_mem_int_wr_data [4]),
        .DIC(\core_inst/result_mem_int_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_192_255_3_5_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_192_255_3_5_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_192_255_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_192_255_6_8 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [6]),
        .DIB(\core_inst/result_mem_int_wr_data [7]),
        .DIC(\core_inst/result_mem_int_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_192_255_6_8_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_192_255_6_8_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_192_255_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_192_255_9_11 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [9]),
        .DIB(\core_inst/result_mem_int_wr_data [10]),
        .DIC(\core_inst/result_mem_int_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_192_255_9_11_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_192_255_9_11_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_192_255_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_64_127_0_2 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [0]),
        .DIB(\core_inst/result_mem_int_wr_data [1]),
        .DIC(\core_inst/result_mem_int_wr_data [2]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_64_127_0_2_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_64_127_0_2_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_64_127_0_2_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_64_127_12_14 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [12]),
        .DIB(\core_inst/result_mem_int_wr_data [13]),
        .DIC(\core_inst/result_mem_int_wr_data [14]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_64_127_12_14_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_64_127_12_14_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_64_127_12_14_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_64_127_15_17 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [15]),
        .DIB(\core_inst/result_mem_int_wr_data [16]),
        .DIC(\core_inst/result_mem_int_wr_data [17]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_64_127_15_17_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_64_127_15_17_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_64_127_15_17_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_64_127_18_20 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [18]),
        .DIB(\core_inst/result_mem_int_wr_data [19]),
        .DIC(\core_inst/result_mem_int_wr_data [20]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_64_127_18_20_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_64_127_18_20_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_64_127_18_20_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_64_127_21_23 
       (.ADDRA({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_12_14_i_1_n_0,mem_reg_r2_0_63_12_14_i_2_n_0,mem_reg_r2_0_63_12_14_i_3_n_0,mem_reg_r2_0_63_12_14_i_4_n_0,mem_reg_r2_0_63_12_14_i_5_n_0,mem_reg_r2_0_63_12_14_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [21]),
        .DIB(\core_inst/result_mem_int_wr_data [22]),
        .DIC(\core_inst/result_mem_int_wr_data [23]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_64_127_21_23_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_64_127_21_23_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_64_127_21_23_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_64_127_24_26 
       (.ADDRA({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [24]),
        .DIB(\core_inst/result_mem_int_wr_data [25]),
        .DIC(\core_inst/result_mem_int_wr_data [26]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_64_127_24_26_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_64_127_24_26_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_64_127_24_26_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_64_127_27_29 
       (.ADDRA({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRB({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRC({mem_reg_r2_0_63_24_26_i_1_n_0,mem_reg_r2_0_63_24_26_i_2_n_0,mem_reg_r2_0_63_24_26_i_3_n_0,mem_reg_r2_0_63_24_26_i_4_n_0,mem_reg_r2_0_63_24_26_i_5_n_0,mem_reg_r2_0_63_24_26_i_6_n_0}),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [27]),
        .DIB(\core_inst/result_mem_int_wr_data [28]),
        .DIC(\core_inst/result_mem_int_wr_data [29]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_64_127_27_29_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_64_127_27_29_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_64_127_27_29_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_64_127_30_30 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [30]),
        .DPO(\core_inst/result_mem/mem_reg_r2_64_127_30_30_n_0 ),
        .DPRA0(mem_reg_r2_0_63_24_26_i_6_n_0),
        .DPRA1(mem_reg_r2_0_63_24_26_i_5_n_0),
        .DPRA2(mem_reg_r2_0_63_24_26_i_4_n_0),
        .DPRA3(mem_reg_r2_0_63_24_26_i_3_n_0),
        .DPRA4(mem_reg_r2_0_63_24_26_i_2_n_0),
        .DPRA5(mem_reg_r2_0_63_24_26_i_1_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_64_127_31_31 
       (.A0(\core_inst/result_mem_int_wr_addr [0]),
        .A1(\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ),
        .A2(\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ),
        .A3(\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ),
        .A4(\core_inst/result_mem_int_wr_addr [4]),
        .A5(\core_inst/result_mem_int_wr_addr [5]),
        .D(\core_inst/result_mem_int_wr_data [31]),
        .DPO(\core_inst/result_mem/mem_reg_r2_64_127_31_31_n_0 ),
        .DPRA0(mem_reg_r2_0_63_24_26_i_6_n_0),
        .DPRA1(mem_reg_r2_0_63_24_26_i_5_n_0),
        .DPRA2(mem_reg_r2_0_63_24_26_i_4_n_0),
        .DPRA3(mem_reg_r2_0_63_24_26_i_3_n_0),
        .DPRA4(mem_reg_r2_0_63_24_26_i_2_n_0),
        .DPRA5(mem_reg_r2_0_63_24_26_i_1_n_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_64_127_3_5 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [3]),
        .DIB(\core_inst/result_mem_int_wr_data [4]),
        .DIC(\core_inst/result_mem_int_wr_data [5]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_64_127_3_5_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_64_127_3_5_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_64_127_3_5_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_64_127_6_8 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [6]),
        .DIB(\core_inst/result_mem_int_wr_data [7]),
        .DIC(\core_inst/result_mem_int_wr_data [8]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_64_127_6_8_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_64_127_6_8_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_64_127_6_8_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "core_inst/result_mem/mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \core_inst/result_mem/mem_reg_r2_64_127_9_11 
       (.ADDRA(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRB(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRC(\core_inst/message_mem_int_rd_addr [5:0]),
        .ADDRD({\core_inst/result_mem_int_wr_addr [5:4],\core_inst/montprod_inst/word_index_prev_reg_reg[3]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[2]_rep_n_0 ,\core_inst/montprod_inst/word_index_prev_reg_reg[1]_rep_n_0 ,\core_inst/result_mem_int_wr_addr [0]}),
        .DIA(\core_inst/result_mem_int_wr_data [9]),
        .DIB(\core_inst/result_mem_int_wr_data [10]),
        .DIC(\core_inst/result_mem_int_wr_data [11]),
        .DID(\<const0> ),
        .DOA(\core_inst/result_mem/mem_reg_r2_64_127_9_11_n_0 ),
        .DOB(\core_inst/result_mem/mem_reg_r2_64_127_9_11_n_1 ),
        .DOC(\core_inst/result_mem/mem_reg_r2_64_127_9_11_n_2 ),
        .WCLK(clk_IBUF_BUFG),
        .WE(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/ptr_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/result_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/result_mem/ptr_new [0]),
        .Q(\core_inst/result_mem/ptr_reg_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/ptr_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/result_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/result_mem/ptr_new [1]),
        .Q(\core_inst/result_mem/ptr_reg_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/ptr_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/result_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/result_mem/ptr_new [2]),
        .Q(\core_inst/result_mem/ptr_reg_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/ptr_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/result_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/result_mem/ptr_new [3]),
        .Q(\core_inst/result_mem/ptr_reg_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/ptr_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/result_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/result_mem/ptr_new [4]),
        .Q(\core_inst/result_mem/ptr_reg_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/ptr_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/result_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/result_mem/ptr_new [5]),
        .Q(\core_inst/result_mem/ptr_reg_reg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/ptr_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/result_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/result_mem/ptr_new [6]),
        .Q(\core_inst/result_mem/ptr_reg [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/ptr_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\core_inst/result_mem/ptr_we ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(\core_inst/result_mem/ptr_new [7]),
        .Q(\core_inst/result_mem/ptr_reg [7]));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[0]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[10]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[11]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[12]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[13]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[14]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[15]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[16]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[17]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[18]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[19]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[1]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[20]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[21]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[22]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[23]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[24]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[25]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[26]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[27]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[28]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[29]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[2]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[30]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[31]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[3]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[4]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[5]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[6]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[7]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[8]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data0_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data0[9]_i_1__4_n_0 ),
        .Q(\core_inst/result_mem_int_rd_data [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[0]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[10]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[11]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[12]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[13]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[14]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[15]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[16]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[17]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[18]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[19]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[1]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[20]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[21]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[22]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[23]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[24]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[25]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[26]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[27]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[28]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[29]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[2]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[30]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[31]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[3]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[4]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[5]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[6]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[7]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[8]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \core_inst/result_mem/tmp_read_data1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\tmp_read_data1[9]_i_1__4_n_0 ),
        .Q(result_mem_api_read_data[9]),
        .R(\<const0> ));
  IBUF cs_IBUF_inst
       (.I(cs),
        .O(cs_IBUF));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cycle_ctr_high_reg[0]_i_1 
       (.I0(\core_inst/cycle_ctr_high_reg_reg_n_0_[0] ),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [0]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[10]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [10]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [10]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[11]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [11]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [11]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[12]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [12]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [12]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[13]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [13]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [13]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[14]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [14]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [14]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[15]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [15]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [15]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[16]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [16]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [16]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[17]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [17]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [17]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[18]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [18]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [18]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[19]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [19]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [19]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[1]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [1]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [1]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[20]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [20]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [20]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[21]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [21]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [21]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[22]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [22]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [22]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[23]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [23]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [23]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[24]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [24]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [24]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[25]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [25]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [25]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[26]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [26]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [26]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[27]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [27]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [27]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[28]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [28]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [28]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[29]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [29]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [29]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[2]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [2]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [2]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[30]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [30]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [30]));
  LUT5 #(
    .INIT(32'h55555557)) 
    \cycle_ctr_high_reg[31]_i_1 
       (.I0(\cycle_ctr_high_reg[31]_i_3_n_0 ),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\cycle_ctr_high_reg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cycle_ctr_high_reg[31]_i_10 
       (.I0(\core_inst/cycle_ctr_low_new0 [31]),
        .I1(\core_inst/cycle_ctr_low_new0 [23]),
        .I2(\core_inst/cycle_ctr_low_new0 [30]),
        .I3(\core_inst/cycle_ctr_low_new0 [10]),
        .O(\cycle_ctr_high_reg[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cycle_ctr_high_reg[31]_i_11 
       (.I0(\core_inst/cycle_ctr_low_new0 [13]),
        .I1(\core_inst/cycle_ctr_low_new0 [8]),
        .I2(\core_inst/cycle_ctr_low_new0 [2]),
        .I3(\core_inst/cycle_ctr_low_new0 [9]),
        .O(\cycle_ctr_high_reg[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[31]_i_2 
       (.I0(\core_inst/cycle_ctr_high_new0 [31]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [31]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \cycle_ctr_high_reg[31]_i_3 
       (.I0(\core_inst/modexp_ctrl_reg [0]),
        .I1(\core_inst/modexp_ctrl_reg [3]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(start_reg),
        .O(\cycle_ctr_high_reg[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \cycle_ctr_high_reg[31]_i_4 
       (.I0(\core_inst/cycle_ctr_low_reg_reg_n_0_[0] ),
        .I1(\core_inst/cycle_ctr_state_reg ),
        .I2(\core_inst/cycle_ctr_low_new0 [27]),
        .I3(\core_inst/cycle_ctr_low_new0 [25]),
        .I4(\core_inst/cycle_ctr_low_new0 [18]),
        .I5(\core_inst/cycle_ctr_low_new0 [24]),
        .O(\cycle_ctr_high_reg[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cycle_ctr_high_reg[31]_i_5 
       (.I0(\core_inst/cycle_ctr_low_new0 [22]),
        .I1(\core_inst/cycle_ctr_low_new0 [19]),
        .I2(\core_inst/cycle_ctr_low_new0 [6]),
        .I3(\core_inst/cycle_ctr_low_new0 [26]),
        .I4(\cycle_ctr_high_reg[31]_i_8_n_0 ),
        .O(\cycle_ctr_high_reg[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cycle_ctr_high_reg[31]_i_6 
       (.I0(\core_inst/cycle_ctr_low_new0 [12]),
        .I1(\core_inst/cycle_ctr_low_new0 [4]),
        .I2(\core_inst/cycle_ctr_low_new0 [15]),
        .I3(\core_inst/cycle_ctr_low_new0 [28]),
        .I4(\cycle_ctr_high_reg[31]_i_9_n_0 ),
        .O(\cycle_ctr_high_reg[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cycle_ctr_high_reg[31]_i_7 
       (.I0(\core_inst/cycle_ctr_low_new0 [7]),
        .I1(\core_inst/cycle_ctr_low_new0 [17]),
        .I2(\core_inst/cycle_ctr_low_new0 [20]),
        .I3(\cycle_ctr_high_reg[31]_i_10_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_11_n_0 ),
        .O(\cycle_ctr_high_reg[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cycle_ctr_high_reg[31]_i_8 
       (.I0(\core_inst/cycle_ctr_low_new0 [29]),
        .I1(\core_inst/cycle_ctr_low_new0 [11]),
        .I2(\core_inst/cycle_ctr_low_new0 [21]),
        .I3(\core_inst/cycle_ctr_low_new0 [1]),
        .O(\cycle_ctr_high_reg[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cycle_ctr_high_reg[31]_i_9 
       (.I0(\core_inst/cycle_ctr_low_new0 [3]),
        .I1(\core_inst/cycle_ctr_low_new0 [14]),
        .I2(\core_inst/cycle_ctr_low_new0 [16]),
        .I3(\core_inst/cycle_ctr_low_new0 [5]),
        .O(\cycle_ctr_high_reg[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[3]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [3]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [3]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[4]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [4]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [4]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[5]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [5]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [5]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[6]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [6]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [6]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[7]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [7]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [7]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[8]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [8]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [8]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \cycle_ctr_high_reg[9]_i_1 
       (.I0(\core_inst/cycle_ctr_high_new0 [9]),
        .I1(\cycle_ctr_high_reg[31]_i_4_n_0 ),
        .I2(\cycle_ctr_high_reg[31]_i_5_n_0 ),
        .I3(\cycle_ctr_high_reg[31]_i_6_n_0 ),
        .I4(\cycle_ctr_high_reg[31]_i_7_n_0 ),
        .O(\core_inst/cycle_ctr_high_new [9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    \cycle_ctr_low_reg[0]_i_1 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(start_reg),
        .I2(\core_inst/modexp_ctrl_reg [2]),
        .I3(\core_inst/modexp_ctrl_reg [1]),
        .I4(\core_inst/modexp_ctrl_reg [3]),
        .I5(\core_inst/modexp_ctrl_reg [0]),
        .O(\core_inst/cycle_ctr_low_we ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[0]_i_3 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[0] ),
        .O(\cycle_ctr_low_reg[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[0]_i_4 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[3] ),
        .O(\cycle_ctr_low_reg[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[0]_i_5 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[2] ),
        .O(\cycle_ctr_low_reg[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[0]_i_6 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[1] ),
        .O(\cycle_ctr_low_reg[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \cycle_ctr_low_reg[0]_i_7 
       (.I0(\core_inst/cycle_ctr_low_reg_reg_n_0_[0] ),
        .I1(\core_inst/cycle_ctr_state_reg ),
        .O(\cycle_ctr_low_reg[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[12]_i_2 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[15] ),
        .O(\cycle_ctr_low_reg[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[12]_i_3 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[14] ),
        .O(\cycle_ctr_low_reg[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[12]_i_4 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[13] ),
        .O(\cycle_ctr_low_reg[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[12]_i_5 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[12] ),
        .O(\cycle_ctr_low_reg[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[16]_i_2 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[19] ),
        .O(\cycle_ctr_low_reg[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[16]_i_3 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[18] ),
        .O(\cycle_ctr_low_reg[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[16]_i_4 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[17] ),
        .O(\cycle_ctr_low_reg[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[16]_i_5 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[16] ),
        .O(\cycle_ctr_low_reg[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[20]_i_2 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[23] ),
        .O(\cycle_ctr_low_reg[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[20]_i_3 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[22] ),
        .O(\cycle_ctr_low_reg[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[20]_i_4 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[21] ),
        .O(\cycle_ctr_low_reg[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[20]_i_5 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[20] ),
        .O(\cycle_ctr_low_reg[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[24]_i_2 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[27] ),
        .O(\cycle_ctr_low_reg[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[24]_i_3 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[26] ),
        .O(\cycle_ctr_low_reg[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[24]_i_4 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[25] ),
        .O(\cycle_ctr_low_reg[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[24]_i_5 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[24] ),
        .O(\cycle_ctr_low_reg[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[28]_i_2 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[31] ),
        .O(\cycle_ctr_low_reg[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[28]_i_3 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[30] ),
        .O(\cycle_ctr_low_reg[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[28]_i_4 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[29] ),
        .O(\cycle_ctr_low_reg[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[28]_i_5 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[28] ),
        .O(\cycle_ctr_low_reg[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[4]_i_2 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[7] ),
        .O(\cycle_ctr_low_reg[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[4]_i_3 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[6] ),
        .O(\cycle_ctr_low_reg[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[4]_i_4 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[5] ),
        .O(\cycle_ctr_low_reg[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[4]_i_5 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[4] ),
        .O(\cycle_ctr_low_reg[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[8]_i_2 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[11] ),
        .O(\cycle_ctr_low_reg[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[8]_i_3 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[10] ),
        .O(\cycle_ctr_low_reg[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[8]_i_4 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[9] ),
        .O(\cycle_ctr_low_reg[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_ctr_low_reg[8]_i_5 
       (.I0(\core_inst/cycle_ctr_state_reg ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[8] ),
        .O(\cycle_ctr_low_reg[8]_i_5_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cycle_ctr_low_reg_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\cycle_ctr_low_reg_reg[0]_i_2_n_0 ,\NLW_cycle_ctr_low_reg_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\cycle_ctr_low_reg[0]_i_3_n_0 }),
        .O({\cycle_ctr_low_reg_reg[0]_i_2_n_4 ,\cycle_ctr_low_reg_reg[0]_i_2_n_5 ,\cycle_ctr_low_reg_reg[0]_i_2_n_6 ,\cycle_ctr_low_reg_reg[0]_i_2_n_7 }),
        .S({\cycle_ctr_low_reg[0]_i_4_n_0 ,\cycle_ctr_low_reg[0]_i_5_n_0 ,\cycle_ctr_low_reg[0]_i_6_n_0 ,\cycle_ctr_low_reg[0]_i_7_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cycle_ctr_low_reg_reg[12]_i_1 
       (.CI(\cycle_ctr_low_reg_reg[8]_i_1_n_0 ),
        .CO({\cycle_ctr_low_reg_reg[12]_i_1_n_0 ,\NLW_cycle_ctr_low_reg_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_ctr_low_reg_reg[12]_i_1_n_4 ,\cycle_ctr_low_reg_reg[12]_i_1_n_5 ,\cycle_ctr_low_reg_reg[12]_i_1_n_6 ,\cycle_ctr_low_reg_reg[12]_i_1_n_7 }),
        .S({\cycle_ctr_low_reg[12]_i_2_n_0 ,\cycle_ctr_low_reg[12]_i_3_n_0 ,\cycle_ctr_low_reg[12]_i_4_n_0 ,\cycle_ctr_low_reg[12]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cycle_ctr_low_reg_reg[16]_i_1 
       (.CI(\cycle_ctr_low_reg_reg[12]_i_1_n_0 ),
        .CO({\cycle_ctr_low_reg_reg[16]_i_1_n_0 ,\NLW_cycle_ctr_low_reg_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_ctr_low_reg_reg[16]_i_1_n_4 ,\cycle_ctr_low_reg_reg[16]_i_1_n_5 ,\cycle_ctr_low_reg_reg[16]_i_1_n_6 ,\cycle_ctr_low_reg_reg[16]_i_1_n_7 }),
        .S({\cycle_ctr_low_reg[16]_i_2_n_0 ,\cycle_ctr_low_reg[16]_i_3_n_0 ,\cycle_ctr_low_reg[16]_i_4_n_0 ,\cycle_ctr_low_reg[16]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cycle_ctr_low_reg_reg[20]_i_1 
       (.CI(\cycle_ctr_low_reg_reg[16]_i_1_n_0 ),
        .CO({\cycle_ctr_low_reg_reg[20]_i_1_n_0 ,\NLW_cycle_ctr_low_reg_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_ctr_low_reg_reg[20]_i_1_n_4 ,\cycle_ctr_low_reg_reg[20]_i_1_n_5 ,\cycle_ctr_low_reg_reg[20]_i_1_n_6 ,\cycle_ctr_low_reg_reg[20]_i_1_n_7 }),
        .S({\cycle_ctr_low_reg[20]_i_2_n_0 ,\cycle_ctr_low_reg[20]_i_3_n_0 ,\cycle_ctr_low_reg[20]_i_4_n_0 ,\cycle_ctr_low_reg[20]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cycle_ctr_low_reg_reg[24]_i_1 
       (.CI(\cycle_ctr_low_reg_reg[20]_i_1_n_0 ),
        .CO({\cycle_ctr_low_reg_reg[24]_i_1_n_0 ,\NLW_cycle_ctr_low_reg_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_ctr_low_reg_reg[24]_i_1_n_4 ,\cycle_ctr_low_reg_reg[24]_i_1_n_5 ,\cycle_ctr_low_reg_reg[24]_i_1_n_6 ,\cycle_ctr_low_reg_reg[24]_i_1_n_7 }),
        .S({\cycle_ctr_low_reg[24]_i_2_n_0 ,\cycle_ctr_low_reg[24]_i_3_n_0 ,\cycle_ctr_low_reg[24]_i_4_n_0 ,\cycle_ctr_low_reg[24]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cycle_ctr_low_reg_reg[28]_i_1 
       (.CI(\cycle_ctr_low_reg_reg[24]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_ctr_low_reg_reg[28]_i_1_n_4 ,\cycle_ctr_low_reg_reg[28]_i_1_n_5 ,\cycle_ctr_low_reg_reg[28]_i_1_n_6 ,\cycle_ctr_low_reg_reg[28]_i_1_n_7 }),
        .S({\cycle_ctr_low_reg[28]_i_2_n_0 ,\cycle_ctr_low_reg[28]_i_3_n_0 ,\cycle_ctr_low_reg[28]_i_4_n_0 ,\cycle_ctr_low_reg[28]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cycle_ctr_low_reg_reg[4]_i_1 
       (.CI(\cycle_ctr_low_reg_reg[0]_i_2_n_0 ),
        .CO({\cycle_ctr_low_reg_reg[4]_i_1_n_0 ,\NLW_cycle_ctr_low_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_ctr_low_reg_reg[4]_i_1_n_4 ,\cycle_ctr_low_reg_reg[4]_i_1_n_5 ,\cycle_ctr_low_reg_reg[4]_i_1_n_6 ,\cycle_ctr_low_reg_reg[4]_i_1_n_7 }),
        .S({\cycle_ctr_low_reg[4]_i_2_n_0 ,\cycle_ctr_low_reg[4]_i_3_n_0 ,\cycle_ctr_low_reg[4]_i_4_n_0 ,\cycle_ctr_low_reg[4]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cycle_ctr_low_reg_reg[8]_i_1 
       (.CI(\cycle_ctr_low_reg_reg[4]_i_1_n_0 ),
        .CO({\cycle_ctr_low_reg_reg[8]_i_1_n_0 ,\NLW_cycle_ctr_low_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_ctr_low_reg_reg[8]_i_1_n_4 ,\cycle_ctr_low_reg_reg[8]_i_1_n_5 ,\cycle_ctr_low_reg_reg[8]_i_1_n_6 ,\cycle_ctr_low_reg_reg[8]_i_1_n_7 }),
        .S({\cycle_ctr_low_reg[8]_i_2_n_0 ,\cycle_ctr_low_reg[8]_i_3_n_0 ,\cycle_ctr_low_reg[8]_i_4_n_0 ,\cycle_ctr_low_reg[8]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'hFCFFFFFF00000002)) 
    cycle_ctr_state_reg_i_1
       (.I0(start_reg),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [3]),
        .I4(\core_inst/modexp_ctrl_reg [0]),
        .I5(\core_inst/cycle_ctr_state_reg ),
        .O(cycle_ctr_state_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ei_reg_i_1
       (.I0(ei_reg_reg_i_2_n_0),
        .I1(\core_inst/loop_counter_reg [4]),
        .I2(ei_reg_reg_i_3_n_0),
        .I3(\core_inst/ei_we ),
        .I4(\core_inst/ei_reg ),
        .O(ei_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ei_reg_i_10
       (.I0(\core_inst/exponent_mem_int_rd_data [23]),
        .I1(\core_inst/exponent_mem_int_rd_data [22]),
        .I2(\core_inst/loop_counter_reg [1]),
        .I3(\core_inst/exponent_mem_int_rd_data [21]),
        .I4(\core_inst/loop_counter_reg [0]),
        .I5(\core_inst/exponent_mem_int_rd_data [20]),
        .O(ei_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ei_reg_i_11
       (.I0(\core_inst/exponent_mem_int_rd_data [27]),
        .I1(\core_inst/exponent_mem_int_rd_data [26]),
        .I2(\core_inst/loop_counter_reg [1]),
        .I3(\core_inst/exponent_mem_int_rd_data [25]),
        .I4(\core_inst/loop_counter_reg [0]),
        .I5(\core_inst/exponent_mem_int_rd_data [24]),
        .O(ei_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ei_reg_i_12
       (.I0(\core_inst/exponent_mem_int_rd_data [31]),
        .I1(\core_inst/exponent_mem_int_rd_data [30]),
        .I2(\core_inst/loop_counter_reg [1]),
        .I3(\core_inst/exponent_mem_int_rd_data [29]),
        .I4(\core_inst/loop_counter_reg [0]),
        .I5(\core_inst/exponent_mem_int_rd_data [28]),
        .O(ei_reg_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ei_reg_i_13
       (.I0(\core_inst/exponent_mem_int_rd_data [3]),
        .I1(\core_inst/exponent_mem_int_rd_data [2]),
        .I2(\core_inst/loop_counter_reg [1]),
        .I3(\core_inst/exponent_mem_int_rd_data [1]),
        .I4(\core_inst/loop_counter_reg [0]),
        .I5(\core_inst/exponent_mem_int_rd_data [0]),
        .O(ei_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ei_reg_i_14
       (.I0(\core_inst/exponent_mem_int_rd_data [7]),
        .I1(\core_inst/exponent_mem_int_rd_data [6]),
        .I2(\core_inst/loop_counter_reg [1]),
        .I3(\core_inst/exponent_mem_int_rd_data [5]),
        .I4(\core_inst/loop_counter_reg [0]),
        .I5(\core_inst/exponent_mem_int_rd_data [4]),
        .O(ei_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ei_reg_i_15
       (.I0(\core_inst/exponent_mem_int_rd_data [11]),
        .I1(\core_inst/exponent_mem_int_rd_data [10]),
        .I2(\core_inst/loop_counter_reg [1]),
        .I3(\core_inst/exponent_mem_int_rd_data [9]),
        .I4(\core_inst/loop_counter_reg [0]),
        .I5(\core_inst/exponent_mem_int_rd_data [8]),
        .O(ei_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ei_reg_i_16
       (.I0(\core_inst/exponent_mem_int_rd_data [15]),
        .I1(\core_inst/exponent_mem_int_rd_data [14]),
        .I2(\core_inst/loop_counter_reg [1]),
        .I3(\core_inst/exponent_mem_int_rd_data [13]),
        .I4(\core_inst/loop_counter_reg [0]),
        .I5(\core_inst/exponent_mem_int_rd_data [12]),
        .O(ei_reg_i_16_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    ei_reg_i_4
       (.I0(\core_inst/modexp_ctrl_reg [3]),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .I2(\core_inst/modexp_ctrl_reg [0]),
        .I3(\core_inst/modexp_ctrl_reg [1]),
        .O(\core_inst/ei_we ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ei_reg_i_9
       (.I0(\core_inst/exponent_mem_int_rd_data [19]),
        .I1(\core_inst/exponent_mem_int_rd_data [18]),
        .I2(\core_inst/loop_counter_reg [1]),
        .I3(\core_inst/exponent_mem_int_rd_data [17]),
        .I4(\core_inst/loop_counter_reg [0]),
        .I5(\core_inst/exponent_mem_int_rd_data [16]),
        .O(ei_reg_i_9_n_0));
  MUXF8 ei_reg_reg_i_2
       (.I0(ei_reg_reg_i_5_n_0),
        .I1(ei_reg_reg_i_6_n_0),
        .O(ei_reg_reg_i_2_n_0),
        .S(\core_inst/loop_counter_reg [3]));
  MUXF8 ei_reg_reg_i_3
       (.I0(ei_reg_reg_i_7_n_0),
        .I1(ei_reg_reg_i_8_n_0),
        .O(ei_reg_reg_i_3_n_0),
        .S(\core_inst/loop_counter_reg [3]));
  MUXF7 ei_reg_reg_i_5
       (.I0(ei_reg_i_9_n_0),
        .I1(ei_reg_i_10_n_0),
        .O(ei_reg_reg_i_5_n_0),
        .S(\core_inst/loop_counter_reg [2]));
  MUXF7 ei_reg_reg_i_6
       (.I0(ei_reg_i_11_n_0),
        .I1(ei_reg_i_12_n_0),
        .O(ei_reg_reg_i_6_n_0),
        .S(\core_inst/loop_counter_reg [2]));
  MUXF7 ei_reg_reg_i_7
       (.I0(ei_reg_i_13_n_0),
        .I1(ei_reg_i_14_n_0),
        .O(ei_reg_reg_i_7_n_0),
        .S(\core_inst/loop_counter_reg [2]));
  MUXF7 ei_reg_reg_i_8
       (.I0(ei_reg_i_15_n_0),
        .I1(ei_reg_i_16_n_0),
        .O(ei_reg_reg_i_8_n_0),
        .S(\core_inst/loop_counter_reg [2]));
  LUT1 #(
    .INIT(2'h1)) 
    exponent_length_m1_carry__0_i_1
       (.I0(exponent_length_reg[7]),
        .O(exponent_length_m1_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    exponent_length_m1_carry__0_i_2
       (.I0(exponent_length_reg[6]),
        .O(exponent_length_m1_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    exponent_length_m1_carry__0_i_3
       (.I0(exponent_length_reg[5]),
        .O(exponent_length_m1_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    exponent_length_m1_carry_i_1
       (.I0(exponent_length_reg[4]),
        .O(exponent_length_m1_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    exponent_length_m1_carry_i_2
       (.I0(exponent_length_reg[3]),
        .O(exponent_length_m1_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    exponent_length_m1_carry_i_3
       (.I0(exponent_length_reg[2]),
        .O(exponent_length_m1_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    exponent_length_m1_carry_i_4
       (.I0(exponent_length_reg[1]),
        .O(exponent_length_m1_carry_i_4_n_0));
  (* \PinAttr:I1:HOLD_DETOUR  = "1350" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "1230" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1344" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \exponent_length_reg[7]_i_1 
       (.I0(\exponent_length_reg[7]_i_2_n_0 ),
        .I1(address_IBUF[0]),
        .I2(address_IBUF[6]),
        .I3(address_IBUF[1]),
        .I4(\exponent_length_reg[7]_i_3_n_0 ),
        .O(exponent_length_we1_out));
  (* \PinAttr:I0:HOLD_DETOUR  = "1222" *) 
  (* \PinAttr:I1:HOLD_DETOUR  = "1239" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "1212" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1236" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \exponent_length_reg[7]_i_2 
       (.I0(address_IBUF[3]),
        .I1(address_IBUF[5]),
        .I2(address_IBUF[4]),
        .I3(address_IBUF[2]),
        .O(\exponent_length_reg[7]_i_2_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "1218" *) 
  (* \PinAttr:I1:HOLD_DETOUR  = "1223" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "1213" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \exponent_length_reg[7]_i_3 
       (.I0(we_IBUF),
        .I1(cs_IBUF),
        .I2(address_IBUF[7]),
        .O(\exponent_length_reg[7]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \exponent_length_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(exponent_length_we1_out),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(write_data_IBUF[0]),
        .Q(exponent_length_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \exponent_length_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(exponent_length_we1_out),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(write_data_IBUF[1]),
        .Q(exponent_length_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \exponent_length_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(exponent_length_we1_out),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(write_data_IBUF[2]),
        .Q(exponent_length_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \exponent_length_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(exponent_length_we1_out),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(write_data_IBUF[3]),
        .Q(exponent_length_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \exponent_length_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(exponent_length_we1_out),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(write_data_IBUF[4]),
        .Q(exponent_length_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \exponent_length_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(exponent_length_we1_out),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(write_data_IBUF[5]),
        .Q(exponent_length_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \exponent_length_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(exponent_length_we1_out),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(write_data_IBUF[6]),
        .Q(exponent_length_reg[6]));
  FDPE #(
    .INIT(1'b1)) 
    \exponent_length_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(exponent_length_we1_out),
        .D(write_data_IBUF[7]),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(exponent_length_reg[7]));
  LUT3 #(
    .INIT(8'hDC)) 
    first_iteration_reg_i_1
       (.I0(\core_inst/montprod_inst/reset_word_index_msw ),
        .I1(\core_inst/montprod_inst/first_iteration_new ),
        .I2(\core_inst/montprod_inst/first_iteration_reg ),
        .O(first_iteration_reg_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \length_m1_reg[0]_i_1 
       (.I0(modulus_length_reg[0]),
        .O(\core_inst/residue_inst/in6 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \length_m1_reg[1]_i_1 
       (.I0(modulus_length_reg[0]),
        .I1(modulus_length_reg[1]),
        .O(\core_inst/residue_inst/in6 [1]));
  LUT3 #(
    .INIT(8'hE1)) 
    \length_m1_reg[2]_i_1 
       (.I0(modulus_length_reg[1]),
        .I1(modulus_length_reg[0]),
        .I2(modulus_length_reg[2]),
        .O(\core_inst/residue_inst/in6 [2]));
  LUT4 #(
    .INIT(16'hFE01)) 
    \length_m1_reg[3]_i_1 
       (.I0(modulus_length_reg[1]),
        .I1(modulus_length_reg[0]),
        .I2(modulus_length_reg[2]),
        .I3(modulus_length_reg[3]),
        .O(\core_inst/residue_inst/in6 [3]));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \length_m1_reg[4]_i_1 
       (.I0(modulus_length_reg[2]),
        .I1(modulus_length_reg[0]),
        .I2(modulus_length_reg[1]),
        .I3(modulus_length_reg[3]),
        .I4(modulus_length_reg[4]),
        .O(\core_inst/residue_inst/in6 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \length_m1_reg[5]_i_1 
       (.I0(modulus_length_reg[3]),
        .I1(modulus_length_reg[1]),
        .I2(modulus_length_reg[0]),
        .I3(modulus_length_reg[2]),
        .I4(modulus_length_reg[4]),
        .I5(modulus_length_reg[5]),
        .O(\core_inst/residue_inst/in6 [5]));
  LUT2 #(
    .INIT(4'hE)) 
    \loop_counter_1_to_nn_reg[0]_i_1 
       (.I0(\core_inst/residue_inst/reset_n_counter ),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[9] ),
        .O(\core_inst/residue_inst/loop_counter_1_to_nn_we ));
  LUT2 #(
    .INIT(4'hE)) 
    \loop_counter_1_to_nn_reg[0]_i_3 
       (.I0(\core_inst/residue_inst/reset_n_counter ),
        .I1(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [0]),
        .O(\loop_counter_1_to_nn_reg[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \loop_counter_1_to_nn_reg[0]_i_4 
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [3]),
        .I1(\core_inst/residue_inst/reset_n_counter ),
        .O(\loop_counter_1_to_nn_reg[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \loop_counter_1_to_nn_reg[0]_i_5 
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [2]),
        .I1(\core_inst/residue_inst/reset_n_counter ),
        .O(\loop_counter_1_to_nn_reg[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \loop_counter_1_to_nn_reg[0]_i_6 
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [1]),
        .I1(\core_inst/residue_inst/reset_n_counter ),
        .O(\loop_counter_1_to_nn_reg[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \loop_counter_1_to_nn_reg[0]_i_7 
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [0]),
        .I1(\core_inst/residue_inst/reset_n_counter ),
        .O(\loop_counter_1_to_nn_reg[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \loop_counter_1_to_nn_reg[12]_i_2 
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [14]),
        .I1(\core_inst/residue_inst/reset_n_counter ),
        .O(\loop_counter_1_to_nn_reg[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \loop_counter_1_to_nn_reg[12]_i_3 
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [13]),
        .I1(\core_inst/residue_inst/reset_n_counter ),
        .O(\loop_counter_1_to_nn_reg[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \loop_counter_1_to_nn_reg[12]_i_4 
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [12]),
        .I1(\core_inst/residue_inst/reset_n_counter ),
        .O(\loop_counter_1_to_nn_reg[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \loop_counter_1_to_nn_reg[4]_i_2 
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [7]),
        .I1(\core_inst/residue_inst/reset_n_counter ),
        .O(\loop_counter_1_to_nn_reg[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \loop_counter_1_to_nn_reg[4]_i_3 
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [6]),
        .I1(\core_inst/residue_inst/reset_n_counter ),
        .O(\loop_counter_1_to_nn_reg[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \loop_counter_1_to_nn_reg[4]_i_4 
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [5]),
        .I1(\core_inst/residue_inst/reset_n_counter ),
        .O(\loop_counter_1_to_nn_reg[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \loop_counter_1_to_nn_reg[4]_i_5 
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [4]),
        .I1(\core_inst/residue_inst/reset_n_counter ),
        .O(\loop_counter_1_to_nn_reg[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \loop_counter_1_to_nn_reg[8]_i_2 
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [11]),
        .I1(\core_inst/residue_inst/reset_n_counter ),
        .O(\loop_counter_1_to_nn_reg[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \loop_counter_1_to_nn_reg[8]_i_3 
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [10]),
        .I1(\core_inst/residue_inst/reset_n_counter ),
        .O(\loop_counter_1_to_nn_reg[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \loop_counter_1_to_nn_reg[8]_i_4 
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [9]),
        .I1(\core_inst/residue_inst/reset_n_counter ),
        .O(\loop_counter_1_to_nn_reg[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \loop_counter_1_to_nn_reg[8]_i_5 
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [8]),
        .I1(\core_inst/residue_inst/reset_n_counter ),
        .O(\loop_counter_1_to_nn_reg[8]_i_5_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \loop_counter_1_to_nn_reg_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\loop_counter_1_to_nn_reg_reg[0]_i_2_n_0 ,\NLW_loop_counter_1_to_nn_reg_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\loop_counter_1_to_nn_reg[0]_i_3_n_0 }),
        .O({\loop_counter_1_to_nn_reg_reg[0]_i_2_n_4 ,\loop_counter_1_to_nn_reg_reg[0]_i_2_n_5 ,\loop_counter_1_to_nn_reg_reg[0]_i_2_n_6 ,\loop_counter_1_to_nn_reg_reg[0]_i_2_n_7 }),
        .S({\loop_counter_1_to_nn_reg[0]_i_4_n_0 ,\loop_counter_1_to_nn_reg[0]_i_5_n_0 ,\loop_counter_1_to_nn_reg[0]_i_6_n_0 ,\loop_counter_1_to_nn_reg[0]_i_7_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \loop_counter_1_to_nn_reg_reg[12]_i_1 
       (.CI(\loop_counter_1_to_nn_reg_reg[8]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\loop_counter_1_to_nn_reg_reg[12]_i_1_n_5 ,\loop_counter_1_to_nn_reg_reg[12]_i_1_n_6 ,\loop_counter_1_to_nn_reg_reg[12]_i_1_n_7 }),
        .S({\<const0> ,\loop_counter_1_to_nn_reg[12]_i_2_n_0 ,\loop_counter_1_to_nn_reg[12]_i_3_n_0 ,\loop_counter_1_to_nn_reg[12]_i_4_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \loop_counter_1_to_nn_reg_reg[4]_i_1 
       (.CI(\loop_counter_1_to_nn_reg_reg[0]_i_2_n_0 ),
        .CO({\loop_counter_1_to_nn_reg_reg[4]_i_1_n_0 ,\NLW_loop_counter_1_to_nn_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\loop_counter_1_to_nn_reg_reg[4]_i_1_n_4 ,\loop_counter_1_to_nn_reg_reg[4]_i_1_n_5 ,\loop_counter_1_to_nn_reg_reg[4]_i_1_n_6 ,\loop_counter_1_to_nn_reg_reg[4]_i_1_n_7 }),
        .S({\loop_counter_1_to_nn_reg[4]_i_2_n_0 ,\loop_counter_1_to_nn_reg[4]_i_3_n_0 ,\loop_counter_1_to_nn_reg[4]_i_4_n_0 ,\loop_counter_1_to_nn_reg[4]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \loop_counter_1_to_nn_reg_reg[8]_i_1 
       (.CI(\loop_counter_1_to_nn_reg_reg[4]_i_1_n_0 ),
        .CO({\loop_counter_1_to_nn_reg_reg[8]_i_1_n_0 ,\NLW_loop_counter_1_to_nn_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\loop_counter_1_to_nn_reg_reg[8]_i_1_n_4 ,\loop_counter_1_to_nn_reg_reg[8]_i_1_n_5 ,\loop_counter_1_to_nn_reg_reg[8]_i_1_n_6 ,\loop_counter_1_to_nn_reg_reg[8]_i_1_n_7 }),
        .S({\loop_counter_1_to_nn_reg[8]_i_2_n_0 ,\loop_counter_1_to_nn_reg[8]_i_3_n_0 ,\loop_counter_1_to_nn_reg[8]_i_4_n_0 ,\loop_counter_1_to_nn_reg[8]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \loop_counter_reg[0]_i_1 
       (.I0(\core_inst/loop_counter_reg [0]),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .O(\loop_counter_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop_counter_reg[10]_i_1 
       (.I0(\core_inst/loop_counter_new0 [10]),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .O(\loop_counter_reg[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop_counter_reg[11]_i_1 
       (.I0(\core_inst/loop_counter_new0 [11]),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .O(\loop_counter_reg[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \loop_counter_reg[12]_i_1 
       (.I0(\core_inst/modexp_ctrl_reg [3]),
        .I1(\core_inst/modexp_ctrl_reg [0]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .O(\loop_counter_reg[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop_counter_reg[12]_i_2 
       (.I0(\core_inst/loop_counter_new0 [12]),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .O(\loop_counter_reg[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop_counter_reg[1]_i_1 
       (.I0(\core_inst/loop_counter_new0 [1]),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .O(\loop_counter_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop_counter_reg[2]_i_1 
       (.I0(\core_inst/loop_counter_new0 [2]),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .O(\loop_counter_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop_counter_reg[3]_i_1 
       (.I0(\core_inst/loop_counter_new0 [3]),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .O(\loop_counter_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop_counter_reg[4]_i_1 
       (.I0(\core_inst/loop_counter_new0 [4]),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .O(\loop_counter_reg[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \loop_counter_reg[5]_i_1 
       (.I0(\core_inst/loop_counter_new0 [5]),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .O(\loop_counter_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop_counter_reg[6]_i_1 
       (.I0(\core_inst/loop_counter_new0 [6]),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .O(\loop_counter_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop_counter_reg[7]_i_1 
       (.I0(\core_inst/loop_counter_new0 [7]),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .O(\loop_counter_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop_counter_reg[8]_i_1 
       (.I0(\core_inst/loop_counter_new0 [8]),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .O(\loop_counter_reg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \loop_counter_reg[9]_i_1 
       (.I0(\core_inst/loop_counter_new0 [9]),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .O(\loop_counter_reg[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAA)) 
    \loop_ctr_reg[0]_i_1 
       (.I0(\core_inst/montprod_inst/loop_ctr_dec ),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .I2(\loop_ctr_reg[0]_i_3_n_0 ),
        .I3(\core_inst/modexp_ctrl_reg [3]),
        .I4(\montprod_select_reg[2]_i_3_n_0 ),
        .I5(\core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg_n_0_[0] ),
        .O(\core_inst/montprod_inst/loop_ctr_we ));
  LUT2 #(
    .INIT(4'hB)) 
    \loop_ctr_reg[0]_i_3 
       (.I0(\core_inst/residue_ready ),
        .I1(\core_inst/modexp_ctrl_reg [0]),
        .O(\loop_ctr_reg[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \loop_ctr_reg[0]_i_4 
       (.I0(\core_inst/montprod_inst/first_iteration_new ),
        .I1(\core_inst/montprod_inst/loop_ctr_reg_reg [3]),
        .I2(\core_inst/montprod_inst/loop_ctr_dec ),
        .O(\loop_ctr_reg[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \loop_ctr_reg[0]_i_5 
       (.I0(\core_inst/montprod_inst/first_iteration_new ),
        .I1(\core_inst/montprod_inst/loop_ctr_reg_reg [2]),
        .I2(\core_inst/montprod_inst/loop_ctr_dec ),
        .O(\loop_ctr_reg[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \loop_ctr_reg[0]_i_6 
       (.I0(\core_inst/montprod_inst/first_iteration_new ),
        .I1(\core_inst/montprod_inst/loop_ctr_reg_reg [1]),
        .I2(\core_inst/montprod_inst/loop_ctr_dec ),
        .O(\loop_ctr_reg[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \loop_ctr_reg[0]_i_7 
       (.I0(\core_inst/montprod_inst/first_iteration_new ),
        .I1(\core_inst/montprod_inst/loop_ctr_reg_reg [0]),
        .I2(\core_inst/montprod_inst/loop_ctr_dec ),
        .O(\loop_ctr_reg[0]_i_7_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h0F88)) 
    \loop_ctr_reg[12]_i_2 
       (.I0(\core_inst/residue_inst/in6 [7]),
        .I1(\core_inst/montprod_inst/first_iteration_new ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/montprod_inst/loop_ctr_dec ),
        .O(\loop_ctr_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFA900A900)) 
    \loop_ctr_reg[4]_i_2 
       (.I0(modulus_length_reg[2]),
        .I1(modulus_length_reg[0]),
        .I2(modulus_length_reg[1]),
        .I3(\core_inst/montprod_inst/first_iteration_new ),
        .I4(\core_inst/montprod_inst/loop_ctr_reg_reg[7]_rep_n_0 ),
        .I5(\core_inst/montprod_inst/loop_ctr_dec ),
        .O(\loop_ctr_reg[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00FF9090)) 
    \loop_ctr_reg[4]_i_3 
       (.I0(modulus_length_reg[1]),
        .I1(modulus_length_reg[0]),
        .I2(\core_inst/montprod_inst/first_iteration_new ),
        .I3(\core_inst/montprod_inst/loop_ctr_reg_reg[6]_rep_n_0 ),
        .I4(\core_inst/montprod_inst/loop_ctr_dec ),
        .O(\loop_ctr_reg[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0F44)) 
    \loop_ctr_reg[4]_i_4 
       (.I0(modulus_length_reg[0]),
        .I1(\core_inst/montprod_inst/first_iteration_new ),
        .I2(\core_inst/montprod_inst/loop_ctr_reg_reg[5]_rep_n_0 ),
        .I3(\core_inst/montprod_inst/loop_ctr_dec ),
        .O(\loop_ctr_reg[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \loop_ctr_reg[4]_i_5 
       (.I0(\core_inst/montprod_inst/first_iteration_new ),
        .I1(\core_inst/montprod_inst/loop_ctr_reg_reg [4]),
        .I2(\core_inst/montprod_inst/loop_ctr_dec ),
        .O(\loop_ctr_reg[4]_i_5_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h0F88)) 
    \loop_ctr_reg[8]_i_2 
       (.I0(\core_inst/residue_inst/in6 [6]),
        .I1(\core_inst/montprod_inst/first_iteration_new ),
        .I2(\core_inst/p_mem_rd1_addr [6]),
        .I3(\core_inst/montprod_inst/loop_ctr_dec ),
        .O(\loop_ctr_reg[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0F44)) 
    \loop_ctr_reg[8]_i_3 
       (.I0(\s_mem_read_addr_reg[5]_i_2_n_0 ),
        .I1(\core_inst/montprod_inst/first_iteration_new ),
        .I2(\core_inst/p_mem_rd1_addr [5]),
        .I3(\core_inst/montprod_inst/loop_ctr_dec ),
        .O(\loop_ctr_reg[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0F44)) 
    \loop_ctr_reg[8]_i_4 
       (.I0(\s_mem_read_addr_reg[4]_i_2_n_0 ),
        .I1(\core_inst/montprod_inst/first_iteration_new ),
        .I2(\core_inst/p_mem_rd1_addr [4]),
        .I3(\core_inst/montprod_inst/loop_ctr_dec ),
        .O(\loop_ctr_reg[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0F44)) 
    \loop_ctr_reg[8]_i_5 
       (.I0(\s_mem_read_addr_reg[3]_i_2_n_0 ),
        .I1(\core_inst/montprod_inst/first_iteration_new ),
        .I2(\core_inst/p_mem_rd1_addr [3]),
        .I3(\core_inst/montprod_inst/loop_ctr_dec ),
        .O(\loop_ctr_reg[8]_i_5_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \loop_ctr_reg_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\loop_ctr_reg_reg[0]_i_2_n_0 ,\NLW_loop_ctr_reg_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\core_inst/montprod_inst/loop_ctr_dec ,\core_inst/montprod_inst/loop_ctr_dec ,\core_inst/montprod_inst/loop_ctr_dec ,\core_inst/montprod_inst/loop_ctr_dec }),
        .O({\loop_ctr_reg_reg[0]_i_2_n_4 ,\loop_ctr_reg_reg[0]_i_2_n_5 ,\loop_ctr_reg_reg[0]_i_2_n_6 ,\loop_ctr_reg_reg[0]_i_2_n_7 }),
        .S({\loop_ctr_reg[0]_i_4_n_0 ,\loop_ctr_reg[0]_i_5_n_0 ,\loop_ctr_reg[0]_i_6_n_0 ,\loop_ctr_reg[0]_i_7_n_0 }));
  CARRY4 \loop_ctr_reg_reg[12]_i_1 
       (.CI(\loop_ctr_reg_reg[8]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\loop_ctr_reg_reg[12]_i_1_n_7 ),
        .S({\<const0> ,\<const0> ,\<const0> ,\loop_ctr_reg[12]_i_2_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \loop_ctr_reg_reg[4]_i_1 
       (.CI(\loop_ctr_reg_reg[0]_i_2_n_0 ),
        .CO({\loop_ctr_reg_reg[4]_i_1_n_0 ,\NLW_loop_ctr_reg_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\core_inst/montprod_inst/loop_ctr_dec ,\core_inst/montprod_inst/loop_ctr_dec ,\core_inst/montprod_inst/loop_ctr_dec ,\core_inst/montprod_inst/loop_ctr_dec }),
        .O({\loop_ctr_reg_reg[4]_i_1_n_4 ,\loop_ctr_reg_reg[4]_i_1_n_5 ,\loop_ctr_reg_reg[4]_i_1_n_6 ,\loop_ctr_reg_reg[4]_i_1_n_7 }),
        .S({\loop_ctr_reg[4]_i_2_n_0 ,\loop_ctr_reg[4]_i_3_n_0 ,\loop_ctr_reg[4]_i_4_n_0 ,\loop_ctr_reg[4]_i_5_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \loop_ctr_reg_reg[8]_i_1 
       (.CI(\loop_ctr_reg_reg[4]_i_1_n_0 ),
        .CO({\loop_ctr_reg_reg[8]_i_1_n_0 ,\NLW_loop_ctr_reg_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\core_inst/montprod_inst/loop_ctr_dec ,\core_inst/montprod_inst/loop_ctr_dec ,\core_inst/montprod_inst/loop_ctr_dec ,\core_inst/montprod_inst/loop_ctr_dec }),
        .O({\loop_ctr_reg_reg[8]_i_1_n_4 ,\loop_ctr_reg_reg[8]_i_1_n_5 ,\loop_ctr_reg_reg[8]_i_1_n_6 ,\loop_ctr_reg_reg[8]_i_1_n_7 }),
        .S({\loop_ctr_reg[8]_i_2_n_0 ,\loop_ctr_reg[8]_i_3_n_0 ,\loop_ctr_reg[8]_i_4_n_0 ,\loop_ctr_reg[8]_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_0_127_0_0_i_1
       (.I0(exponent_mem_api_wr4_out),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .O(mem_reg_0_127_0_0_i_1_n_0));
  (* \PinAttr:I0:HOLD_DETOUR  = "1457" *) 
  (* \PinAttr:I1:HOLD_DETOUR  = "1471" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "1462" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1386" *) 
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    mem_reg_0_127_0_0_i_1__0
       (.I0(address_IBUF[3]),
        .I1(address_IBUF[5]),
        .I2(address_IBUF[1]),
        .I3(address_IBUF[6]),
        .I4(mem_reg_0_127_0_0_i_9_n_0),
        .I5(\core_inst/message_mem/ptr_reg_reg [7]),
        .O(mem_reg_0_127_0_0_i_1__0_n_0));
  (* \PinAttr:I1:HOLD_DETOUR  = "1528" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "1545" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1457" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "1541" *) 
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    mem_reg_0_127_0_0_i_1__1
       (.I0(mem_reg_0_127_0_0_i_9_n_0),
        .I1(address_IBUF[3]),
        .I2(address_IBUF[5]),
        .I3(address_IBUF[6]),
        .I4(address_IBUF[1]),
        .I5(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .O(mem_reg_0_127_0_0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    mem_reg_0_127_0_0_i_2
       (.I0(\core_inst/montprod_opm_addr [6]),
        .I1(\core_inst/modexp_ctrl_reg [3]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/modexp_ctrl_reg [0]),
        .I5(\core_inst/residue_opm_addr [6]),
        .O(\core_inst/modulus_mem_int_rd_addr [6]));
  (* \PinAttr:I1:HOLD_DETOUR  = "1136" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "1122" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "1112" *) 
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    mem_reg_0_127_0_0_i_2__1
       (.I0(mem_reg_0_127_0_0_i_3__0_n_0),
        .I1(address_IBUF[1]),
        .I2(address_IBUF[2]),
        .I3(address_IBUF[6]),
        .I4(address_IBUF[5]),
        .I5(\exponent_length_reg[7]_i_3_n_0 ),
        .O(exponent_mem_api_wr4_out));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    mem_reg_0_127_0_0_i_3
       (.I0(\core_inst/montprod_opm_addr [5]),
        .I1(\core_inst/modexp_ctrl_reg [3]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/modexp_ctrl_reg [0]),
        .I5(\core_inst/residue_opm_addr [5]),
        .O(\core_inst/modulus_mem_int_rd_addr [5]));
  (* \PinAttr:I0:HOLD_DETOUR  = "959" *) 
  (* \PinAttr:I1:HOLD_DETOUR  = "1084" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "1099" *) 
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_127_0_0_i_3__0
       (.I0(address_IBUF[0]),
        .I1(address_IBUF[4]),
        .I2(address_IBUF[3]),
        .O(mem_reg_0_127_0_0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    mem_reg_0_127_0_0_i_4
       (.I0(\core_inst/montprod_opm_addr [4]),
        .I1(\core_inst/modexp_ctrl_reg [3]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/modexp_ctrl_reg [0]),
        .I5(\core_inst/residue_opm_addr [4]),
        .O(\core_inst/modulus_mem_int_rd_addr [4]));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    mem_reg_0_127_0_0_i_5
       (.I0(\core_inst/montprod_opm_addr [3]),
        .I1(\core_inst/modexp_ctrl_reg [3]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/modexp_ctrl_reg [0]),
        .I5(\core_inst/residue_opm_addr [3]),
        .O(\core_inst/modulus_mem_int_rd_addr [3]));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    mem_reg_0_127_0_0_i_6
       (.I0(\core_inst/montprod_opm_addr [2]),
        .I1(\core_inst/modexp_ctrl_reg [3]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/modexp_ctrl_reg [0]),
        .I5(\core_inst/residue_opm_addr [2]),
        .O(\core_inst/modulus_mem_int_rd_addr [2]));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    mem_reg_0_127_0_0_i_7
       (.I0(\core_inst/montprod_opm_addr [1]),
        .I1(\core_inst/modexp_ctrl_reg [3]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/modexp_ctrl_reg [0]),
        .I5(\core_inst/residue_opm_addr [1]),
        .O(\core_inst/modulus_mem_int_rd_addr [1]));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    mem_reg_0_127_0_0_i_8
       (.I0(\core_inst/montprod_opm_addr [0]),
        .I1(\core_inst/modexp_ctrl_reg [3]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/modexp_ctrl_reg [0]),
        .I5(\core_inst/residue_opm_addr [0]),
        .O(\core_inst/modulus_mem_int_rd_addr [0]));
  (* \PinAttr:I2:HOLD_DETOUR  = "1196" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1289" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "1300" *) 
  (* \PinAttr:I5:HOLD_DETOUR  = "1331" *) 
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    mem_reg_0_127_0_0_i_9
       (.I0(address_IBUF[7]),
        .I1(cs_IBUF),
        .I2(we_IBUF),
        .I3(address_IBUF[4]),
        .I4(address_IBUF[2]),
        .I5(address_IBUF[0]),
        .O(mem_reg_0_127_0_0_i_9_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    mem_reg_0_127_22_22_i_1
       (.I0(\core_inst/montprod_opm_addr [6]),
        .I1(\core_inst/modexp_ctrl_reg [3]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/modexp_ctrl_reg [0]),
        .I5(\core_inst/residue_opm_addr [6]),
        .O(mem_reg_0_127_22_22_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    mem_reg_0_127_22_22_i_2
       (.I0(\core_inst/montprod_opm_addr [5]),
        .I1(\core_inst/modexp_ctrl_reg [3]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/modexp_ctrl_reg [0]),
        .I5(\core_inst/residue_opm_addr [5]),
        .O(mem_reg_0_127_22_22_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    mem_reg_0_127_22_22_i_3
       (.I0(\core_inst/montprod_opm_addr [4]),
        .I1(\core_inst/modexp_ctrl_reg [3]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/modexp_ctrl_reg [0]),
        .I5(\core_inst/residue_opm_addr [4]),
        .O(mem_reg_0_127_22_22_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    mem_reg_0_127_22_22_i_4
       (.I0(\core_inst/montprod_opm_addr [3]),
        .I1(\core_inst/modexp_ctrl_reg [3]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/modexp_ctrl_reg [0]),
        .I5(\core_inst/residue_opm_addr [3]),
        .O(mem_reg_0_127_22_22_i_4_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    mem_reg_0_127_22_22_i_5
       (.I0(\core_inst/montprod_opm_addr [2]),
        .I1(\core_inst/modexp_ctrl_reg [3]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/modexp_ctrl_reg [0]),
        .I5(\core_inst/residue_opm_addr [2]),
        .O(mem_reg_0_127_22_22_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    mem_reg_0_127_22_22_i_6
       (.I0(\core_inst/montprod_opm_addr [1]),
        .I1(\core_inst/modexp_ctrl_reg [3]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/modexp_ctrl_reg [0]),
        .I5(\core_inst/residue_opm_addr [1]),
        .O(mem_reg_0_127_22_22_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    mem_reg_0_127_22_22_i_7
       (.I0(\core_inst/montprod_opm_addr [0]),
        .I1(\core_inst/modexp_ctrl_reg [3]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/modexp_ctrl_reg [0]),
        .I5(\core_inst/residue_opm_addr [0]),
        .O(mem_reg_0_127_22_22_i_7_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    mem_reg_0_63_0_2_i_1
       (.I0(mem_reg_0_63_0_2_i_5_n_0),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/result_mem_int_wr_data [1]),
        .O(\core_inst/montprod_inst/s_mem_write_data [0]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_0_2_i_10
       (.I0(mem_reg_0_63_0_2_i_9_n_4),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [3]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [3]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_0_2_i_11
       (.I0(mem_reg_0_63_0_2_i_9_n_5),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [2]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [2]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_0_2_i_12
       (.I0(mem_reg_0_63_0_2_i_9_n_6),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [1]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [1]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_0_2_i_17
       (.I0(\core_inst/result_mem_int_wr_data [3]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [3]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_0_2_i_18
       (.I0(\core_inst/result_mem_int_wr_data [2]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [2]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_0_2_i_19
       (.I0(\core_inst/result_mem_int_wr_data [1]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [1]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_0_2_i_2
       (.I0(\core_inst/result_mem_int_wr_data [2]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_0_2_i_6_n_6),
        .I5(mem_reg_0_63_0_2_i_7_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [1]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_0_63_0_2_i_24
       (.I0(\core_inst/montprod_inst/s_mux_reg [0]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .O(mem_reg_0_63_0_2_i_24_n_0));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_0_2_i_25
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [3]),
        .I2(\core_inst/result_mem_int_rd_data [3]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [3]),
        .O(\core_inst/montprod_opa_data [3]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_0_2_i_26
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [2]),
        .I2(\core_inst/result_mem_int_rd_data [2]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [2]),
        .O(\core_inst/montprod_opa_data [2]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_0_2_i_27
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [1]),
        .I2(\core_inst/result_mem_int_rd_data [1]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [1]),
        .O(\core_inst/montprod_opa_data [1]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_0_2_i_3
       (.I0(\core_inst/result_mem_int_wr_data [3]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_0_2_i_6_n_5),
        .I5(mem_reg_0_63_0_2_i_8_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [2]));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_63_0_2_i_4
       (.I0(\core_inst/montprod_inst/s_mem_we_reg ),
        .I1(\core_inst/montprod_inst/s_mem_read_addr_reg [6]),
        .I2(\core_inst/montprod_inst/s_mem_read_addr_reg [7]),
        .O(mem_reg_0_63_0_2_i_4_n_0));
  LUT5 #(
    .INIT(32'h0000F808)) 
    mem_reg_0_63_0_2_i_5
       (.I0(mem_reg_0_63_0_2_i_9_n_7),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/montprod_inst/b_reg ),
        .I3(mem_reg_0_63_0_2_i_6_n_7),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .O(mem_reg_0_63_0_2_i_5_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_63_0_2_i_6
       (.CI(\<const0> ),
        .CO({mem_reg_0_63_0_2_i_6_n_0,NLW_mem_reg_0_63_0_2_i_6_CO_UNCONNECTED[2:0]}),
        .CYINIT(\core_inst/montprod_opa_data [0]),
        .DI({\core_inst/montprod_inst/sa_adder_data_in [3:1],\core_inst/montprod_inst/add_carry_in_sa_reg }),
        .O({mem_reg_0_63_0_2_i_6_n_4,mem_reg_0_63_0_2_i_6_n_5,mem_reg_0_63_0_2_i_6_n_6,mem_reg_0_63_0_2_i_6_n_7}),
        .S({\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_0_2_i_13_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_0_2_i_14_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_0_2_i_15_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_0_2_i_16_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_0_2_i_7
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_0_2_i_9_n_6),
        .O(mem_reg_0_63_0_2_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_0_2_i_8
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_0_2_i_9_n_5),
        .O(mem_reg_0_63_0_2_i_8_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_63_0_2_i_9
       (.CI(\<const0> ),
        .CO({mem_reg_0_63_0_2_i_9_n_0,NLW_mem_reg_0_63_0_2_i_9_CO_UNCONNECTED[2:0]}),
        .CYINIT(\core_inst/modulus_mem_int_rd_data [0]),
        .DI({\core_inst/montprod_inst/muxed_s_mem_read_data0_out [3:1],\core_inst/montprod_inst/add_carry_in_sm_reg }),
        .O({mem_reg_0_63_0_2_i_9_n_4,mem_reg_0_63_0_2_i_9_n_5,mem_reg_0_63_0_2_i_9_n_6,mem_reg_0_63_0_2_i_9_n_7}),
        .S({\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_0_2_i_20_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_0_2_i_21_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_0_2_i_22_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_0_2_i_23_n_0 }));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_12_14_i_1
       (.I0(\core_inst/result_mem_int_wr_data [13]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_12_14_i_4_n_7),
        .I5(mem_reg_0_63_12_14_i_5_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [12]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_12_14_i_10
       (.I0(mem_reg_0_63_12_14_i_16_n_6),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [13]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [13]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_12_14_i_11
       (.I0(mem_reg_0_63_12_14_i_16_n_7),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [12]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [12]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_63_12_14_i_16
       (.CI(mem_reg_0_63_6_8_i_16_n_0),
        .CO({mem_reg_0_63_12_14_i_16_n_0,NLW_mem_reg_0_63_12_14_i_16_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [15:12]),
        .O({mem_reg_0_63_12_14_i_16_n_4,mem_reg_0_63_12_14_i_16_n_5,mem_reg_0_63_12_14_i_16_n_6,mem_reg_0_63_12_14_i_16_n_7}),
        .S({\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_12_14_i_25_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_12_14_i_26_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_12_14_i_27_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_12_14_i_28_n_0 }));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_12_14_i_17
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [15]),
        .I2(\core_inst/result_mem_int_rd_data [15]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [15]),
        .O(\core_inst/montprod_opa_data [15]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_12_14_i_18
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [14]),
        .I2(\core_inst/result_mem_int_rd_data [14]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [14]),
        .O(\core_inst/montprod_opa_data [14]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_12_14_i_19
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [13]),
        .I2(\core_inst/result_mem_int_rd_data [13]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [13]),
        .O(\core_inst/montprod_opa_data [13]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_12_14_i_2
       (.I0(\core_inst/result_mem_int_wr_data [14]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_12_14_i_4_n_6),
        .I5(mem_reg_0_63_12_14_i_6_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [13]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_12_14_i_20
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [12]),
        .I2(\core_inst/result_mem_int_rd_data [12]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [12]),
        .O(\core_inst/montprod_opa_data [12]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_12_14_i_21
       (.I0(\core_inst/result_mem_int_wr_data [15]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [15]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_12_14_i_22
       (.I0(\core_inst/result_mem_int_wr_data [14]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [14]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_12_14_i_23
       (.I0(\core_inst/result_mem_int_wr_data [13]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [13]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_12_14_i_24
       (.I0(\core_inst/result_mem_int_wr_data [12]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [12]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_12_14_i_3
       (.I0(\core_inst/result_mem_int_wr_data [15]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_12_14_i_4_n_5),
        .I5(mem_reg_0_63_12_14_i_7_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [14]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_63_12_14_i_4
       (.CI(mem_reg_0_63_6_8_i_6_n_0),
        .CO({mem_reg_0_63_12_14_i_4_n_0,NLW_mem_reg_0_63_12_14_i_4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/montprod_inst/sa_adder_data_in [15:12]),
        .O({mem_reg_0_63_12_14_i_4_n_4,mem_reg_0_63_12_14_i_4_n_5,mem_reg_0_63_12_14_i_4_n_6,mem_reg_0_63_12_14_i_4_n_7}),
        .S({\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_12_14_i_12_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_12_14_i_13_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_12_14_i_14_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_12_14_i_15_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_12_14_i_5
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_12_14_i_16_n_7),
        .O(mem_reg_0_63_12_14_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_12_14_i_6
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_12_14_i_16_n_6),
        .O(mem_reg_0_63_12_14_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_12_14_i_7
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_12_14_i_16_n_5),
        .O(mem_reg_0_63_12_14_i_7_n_0));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_12_14_i_8
       (.I0(mem_reg_0_63_12_14_i_16_n_4),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [15]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [15]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_12_14_i_9
       (.I0(mem_reg_0_63_12_14_i_16_n_5),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [14]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [14]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_15_17_i_1
       (.I0(\core_inst/result_mem_int_wr_data [16]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_12_14_i_4_n_4),
        .I5(mem_reg_0_63_15_17_i_4_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [15]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_15_17_i_10
       (.I0(mem_reg_0_63_15_17_i_16_n_6),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [17]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [17]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_15_17_i_11
       (.I0(mem_reg_0_63_15_17_i_16_n_7),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [16]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [16]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_63_15_17_i_16
       (.CI(mem_reg_0_63_12_14_i_16_n_0),
        .CO({mem_reg_0_63_15_17_i_16_n_0,NLW_mem_reg_0_63_15_17_i_16_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [19:16]),
        .O({mem_reg_0_63_15_17_i_16_n_4,mem_reg_0_63_15_17_i_16_n_5,mem_reg_0_63_15_17_i_16_n_6,mem_reg_0_63_15_17_i_16_n_7}),
        .S({\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_15_17_i_25_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_15_17_i_26_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_15_17_i_27_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_15_17_i_28_n_0 }));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_15_17_i_17
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [19]),
        .I2(\core_inst/result_mem_int_rd_data [19]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [19]),
        .O(\core_inst/montprod_opa_data [19]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_15_17_i_18
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [18]),
        .I2(\core_inst/result_mem_int_rd_data [18]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [18]),
        .O(\core_inst/montprod_opa_data [18]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_15_17_i_19
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [17]),
        .I2(\core_inst/result_mem_int_rd_data [17]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [17]),
        .O(\core_inst/montprod_opa_data [17]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_15_17_i_2
       (.I0(\core_inst/result_mem_int_wr_data [17]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_15_17_i_5_n_7),
        .I5(mem_reg_0_63_15_17_i_6_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [16]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_15_17_i_20
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [16]),
        .I2(\core_inst/result_mem_int_rd_data [16]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [16]),
        .O(\core_inst/montprod_opa_data [16]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_15_17_i_21
       (.I0(\core_inst/result_mem_int_wr_data [19]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [19]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_15_17_i_22
       (.I0(\core_inst/result_mem_int_wr_data [18]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [18]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_15_17_i_23
       (.I0(\core_inst/result_mem_int_wr_data [17]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [17]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_15_17_i_24
       (.I0(\core_inst/result_mem_int_wr_data [16]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [16]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_15_17_i_3
       (.I0(\core_inst/result_mem_int_wr_data [18]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_15_17_i_5_n_6),
        .I5(mem_reg_0_63_15_17_i_7_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [17]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_15_17_i_4
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_12_14_i_16_n_4),
        .O(mem_reg_0_63_15_17_i_4_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_63_15_17_i_5
       (.CI(mem_reg_0_63_12_14_i_4_n_0),
        .CO({mem_reg_0_63_15_17_i_5_n_0,NLW_mem_reg_0_63_15_17_i_5_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/montprod_inst/sa_adder_data_in [19:16]),
        .O({mem_reg_0_63_15_17_i_5_n_4,mem_reg_0_63_15_17_i_5_n_5,mem_reg_0_63_15_17_i_5_n_6,mem_reg_0_63_15_17_i_5_n_7}),
        .S({\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_15_17_i_12_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_15_17_i_13_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_15_17_i_14_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_15_17_i_15_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_15_17_i_6
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_15_17_i_16_n_7),
        .O(mem_reg_0_63_15_17_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_15_17_i_7
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_15_17_i_16_n_6),
        .O(mem_reg_0_63_15_17_i_7_n_0));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_15_17_i_8
       (.I0(mem_reg_0_63_15_17_i_16_n_4),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [19]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [19]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_15_17_i_9
       (.I0(mem_reg_0_63_15_17_i_16_n_5),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [18]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [18]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_18_20_i_1
       (.I0(\core_inst/result_mem_int_wr_data [19]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_15_17_i_5_n_5),
        .I5(mem_reg_0_63_18_20_i_4_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [18]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_18_20_i_10
       (.I0(mem_reg_0_63_18_20_i_16_n_6),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [21]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [21]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_18_20_i_11
       (.I0(mem_reg_0_63_18_20_i_16_n_7),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [20]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [20]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_63_18_20_i_16
       (.CI(mem_reg_0_63_15_17_i_16_n_0),
        .CO({mem_reg_0_63_18_20_i_16_n_0,NLW_mem_reg_0_63_18_20_i_16_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [23:20]),
        .O({mem_reg_0_63_18_20_i_16_n_4,mem_reg_0_63_18_20_i_16_n_5,mem_reg_0_63_18_20_i_16_n_6,mem_reg_0_63_18_20_i_16_n_7}),
        .S({\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_18_20_i_25_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_18_20_i_26_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_18_20_i_27_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_18_20_i_28_n_0 }));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_18_20_i_17
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [23]),
        .I2(\core_inst/result_mem_int_rd_data [23]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [23]),
        .O(\core_inst/montprod_opa_data [23]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_18_20_i_18
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [22]),
        .I2(\core_inst/result_mem_int_rd_data [22]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [22]),
        .O(\core_inst/montprod_opa_data [22]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_18_20_i_19
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [21]),
        .I2(\core_inst/result_mem_int_rd_data [21]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [21]),
        .O(\core_inst/montprod_opa_data [21]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_18_20_i_2
       (.I0(\core_inst/result_mem_int_wr_data [20]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_15_17_i_5_n_4),
        .I5(mem_reg_0_63_18_20_i_5_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [19]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_18_20_i_20
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [20]),
        .I2(\core_inst/result_mem_int_rd_data [20]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [20]),
        .O(\core_inst/montprod_opa_data [20]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_18_20_i_21
       (.I0(\core_inst/result_mem_int_wr_data [23]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [23]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_18_20_i_22
       (.I0(\core_inst/result_mem_int_wr_data [22]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [22]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_18_20_i_23
       (.I0(\core_inst/result_mem_int_wr_data [21]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [21]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_18_20_i_24
       (.I0(\core_inst/result_mem_int_wr_data [20]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [20]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_18_20_i_3
       (.I0(\core_inst/result_mem_int_wr_data [21]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_18_20_i_6_n_7),
        .I5(mem_reg_0_63_18_20_i_7_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [20]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_18_20_i_4
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_15_17_i_16_n_5),
        .O(mem_reg_0_63_18_20_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_18_20_i_5
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_15_17_i_16_n_4),
        .O(mem_reg_0_63_18_20_i_5_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_63_18_20_i_6
       (.CI(mem_reg_0_63_15_17_i_5_n_0),
        .CO({mem_reg_0_63_18_20_i_6_n_0,NLW_mem_reg_0_63_18_20_i_6_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/montprod_inst/sa_adder_data_in [23:20]),
        .O({mem_reg_0_63_18_20_i_6_n_4,mem_reg_0_63_18_20_i_6_n_5,mem_reg_0_63_18_20_i_6_n_6,mem_reg_0_63_18_20_i_6_n_7}),
        .S({\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_18_20_i_12_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_18_20_i_13_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_18_20_i_14_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_18_20_i_15_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_18_20_i_7
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_18_20_i_16_n_7),
        .O(mem_reg_0_63_18_20_i_7_n_0));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_18_20_i_8
       (.I0(mem_reg_0_63_18_20_i_16_n_4),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [23]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [23]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_18_20_i_9
       (.I0(mem_reg_0_63_18_20_i_16_n_5),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [22]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [22]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_21_23_i_1
       (.I0(\core_inst/result_mem_int_wr_data [22]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_18_20_i_6_n_6),
        .I5(mem_reg_0_63_21_23_i_4_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [21]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_21_23_i_2
       (.I0(\core_inst/result_mem_int_wr_data [23]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_18_20_i_6_n_5),
        .I5(mem_reg_0_63_21_23_i_5_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [22]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_21_23_i_3
       (.I0(\core_inst/result_mem_int_wr_data [24]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_18_20_i_6_n_4),
        .I5(mem_reg_0_63_21_23_i_6_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [23]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_21_23_i_4
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_18_20_i_16_n_6),
        .O(mem_reg_0_63_21_23_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_21_23_i_5
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_18_20_i_16_n_5),
        .O(mem_reg_0_63_21_23_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_21_23_i_6
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_18_20_i_16_n_4),
        .O(mem_reg_0_63_21_23_i_6_n_0));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_24_26_i_1
       (.I0(\core_inst/result_mem_int_wr_data [25]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_24_26_i_4_n_7),
        .I5(mem_reg_0_63_24_26_i_5_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [24]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_24_26_i_10
       (.I0(mem_reg_0_63_24_26_i_16_n_6),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [25]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [25]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_24_26_i_11
       (.I0(mem_reg_0_63_24_26_i_16_n_7),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [24]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [24]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_63_24_26_i_16
       (.CI(mem_reg_0_63_18_20_i_16_n_0),
        .CO({mem_reg_0_63_24_26_i_16_n_0,NLW_mem_reg_0_63_24_26_i_16_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [27:24]),
        .O({mem_reg_0_63_24_26_i_16_n_4,mem_reg_0_63_24_26_i_16_n_5,mem_reg_0_63_24_26_i_16_n_6,mem_reg_0_63_24_26_i_16_n_7}),
        .S({\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_24_26_i_25_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_24_26_i_26_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_24_26_i_27_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_24_26_i_28_n_0 }));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_24_26_i_17
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [27]),
        .I2(\core_inst/result_mem_int_rd_data [27]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [27]),
        .O(\core_inst/montprod_opa_data [27]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_24_26_i_18
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [26]),
        .I2(\core_inst/result_mem_int_rd_data [26]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [26]),
        .O(\core_inst/montprod_opa_data [26]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_24_26_i_19
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [25]),
        .I2(\core_inst/result_mem_int_rd_data [25]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [25]),
        .O(\core_inst/montprod_opa_data [25]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_24_26_i_2
       (.I0(\core_inst/result_mem_int_wr_data [26]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_24_26_i_4_n_6),
        .I5(mem_reg_0_63_24_26_i_6_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [25]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_24_26_i_20
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [24]),
        .I2(\core_inst/result_mem_int_rd_data [24]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [24]),
        .O(\core_inst/montprod_opa_data [24]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_24_26_i_21
       (.I0(\core_inst/result_mem_int_wr_data [27]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [27]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_24_26_i_22
       (.I0(\core_inst/result_mem_int_wr_data [26]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [26]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_24_26_i_23
       (.I0(\core_inst/result_mem_int_wr_data [25]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [25]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_24_26_i_24
       (.I0(\core_inst/result_mem_int_wr_data [24]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [24]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_24_26_i_3
       (.I0(\core_inst/result_mem_int_wr_data [27]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_24_26_i_4_n_5),
        .I5(mem_reg_0_63_24_26_i_7_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [26]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_63_24_26_i_4
       (.CI(mem_reg_0_63_18_20_i_6_n_0),
        .CO({mem_reg_0_63_24_26_i_4_n_0,NLW_mem_reg_0_63_24_26_i_4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/montprod_inst/sa_adder_data_in [27:24]),
        .O({mem_reg_0_63_24_26_i_4_n_4,mem_reg_0_63_24_26_i_4_n_5,mem_reg_0_63_24_26_i_4_n_6,mem_reg_0_63_24_26_i_4_n_7}),
        .S({\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_24_26_i_12_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_24_26_i_13_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_24_26_i_14_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_24_26_i_15_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_24_26_i_5
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_24_26_i_16_n_7),
        .O(mem_reg_0_63_24_26_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_24_26_i_6
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_24_26_i_16_n_6),
        .O(mem_reg_0_63_24_26_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_24_26_i_7
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_24_26_i_16_n_5),
        .O(mem_reg_0_63_24_26_i_7_n_0));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_24_26_i_8
       (.I0(mem_reg_0_63_24_26_i_16_n_4),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [27]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [27]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_24_26_i_9
       (.I0(mem_reg_0_63_24_26_i_16_n_5),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [26]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [26]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_27_29_i_1
       (.I0(\core_inst/result_mem_int_wr_data [28]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_24_26_i_4_n_4),
        .I5(mem_reg_0_63_27_29_i_4_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [27]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_27_29_i_10
       (.I0(add_carry_in_sm_reg_reg_i_3_n_6),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [29]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [29]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_27_29_i_11
       (.I0(add_carry_in_sm_reg_reg_i_3_n_7),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [28]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [28]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_27_29_i_16
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [31]),
        .I2(\core_inst/result_mem_int_rd_data [31]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [31]),
        .O(\core_inst/montprod_opa_data [31]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_27_29_i_17
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [30]),
        .I2(\core_inst/result_mem_int_rd_data [30]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [30]),
        .O(\core_inst/montprod_opa_data [30]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_27_29_i_18
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [29]),
        .I2(\core_inst/result_mem_int_rd_data [29]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [29]),
        .O(\core_inst/montprod_opa_data [29]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_27_29_i_19
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [28]),
        .I2(\core_inst/result_mem_int_rd_data [28]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [28]),
        .O(\core_inst/montprod_opa_data [28]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_27_29_i_2
       (.I0(\core_inst/result_mem_int_wr_data [29]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_27_29_i_5_n_7),
        .I5(mem_reg_0_63_27_29_i_6_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [28]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_27_29_i_3
       (.I0(\core_inst/result_mem_int_wr_data [30]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_27_29_i_5_n_6),
        .I5(mem_reg_0_63_27_29_i_7_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [29]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_27_29_i_4
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_24_26_i_16_n_4),
        .O(mem_reg_0_63_27_29_i_4_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_63_27_29_i_5
       (.CI(mem_reg_0_63_24_26_i_4_n_0),
        .CO({mem_reg_0_63_27_29_i_5_n_0,NLW_mem_reg_0_63_27_29_i_5_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/montprod_inst/sa_adder_data_in [31:28]),
        .O({mem_reg_0_63_27_29_i_5_n_4,mem_reg_0_63_27_29_i_5_n_5,mem_reg_0_63_27_29_i_5_n_6,mem_reg_0_63_27_29_i_5_n_7}),
        .S({\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_27_29_i_12_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_27_29_i_13_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_27_29_i_14_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_27_29_i_15_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_27_29_i_6
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(add_carry_in_sm_reg_reg_i_3_n_7),
        .O(mem_reg_0_63_27_29_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_27_29_i_7
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(add_carry_in_sm_reg_reg_i_3_n_6),
        .O(mem_reg_0_63_27_29_i_7_n_0));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_27_29_i_8
       (.I0(add_carry_in_sm_reg_reg_i_3_n_4),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [31]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [31]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_27_29_i_9
       (.I0(add_carry_in_sm_reg_reg_i_3_n_5),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [30]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [30]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_30_30_i_1
       (.I0(\core_inst/result_mem_int_wr_data [31]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_27_29_i_5_n_5),
        .I5(mem_reg_0_63_30_30_i_2_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [30]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_30_30_i_2
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(add_carry_in_sm_reg_reg_i_3_n_5),
        .O(mem_reg_0_63_30_30_i_2_n_0));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_31_31_i_1
       (.I0(\core_inst/montprod_inst/shr_carry_in_reg ),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_27_29_i_5_n_4),
        .I5(mem_reg_0_63_31_31_i_2_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [31]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_31_31_i_2
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(add_carry_in_sm_reg_reg_i_3_n_4),
        .O(mem_reg_0_63_31_31_i_2_n_0));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_3_5_i_1
       (.I0(\core_inst/result_mem_int_wr_data [4]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_0_2_i_6_n_4),
        .I5(mem_reg_0_63_3_5_i_4_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [3]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_3_5_i_10
       (.I0(mem_reg_0_63_3_5_i_16_n_6),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [5]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [5]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_3_5_i_11
       (.I0(mem_reg_0_63_3_5_i_16_n_7),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [4]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [4]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_63_3_5_i_16
       (.CI(mem_reg_0_63_0_2_i_9_n_0),
        .CO({mem_reg_0_63_3_5_i_16_n_0,NLW_mem_reg_0_63_3_5_i_16_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [7:4]),
        .O({mem_reg_0_63_3_5_i_16_n_4,mem_reg_0_63_3_5_i_16_n_5,mem_reg_0_63_3_5_i_16_n_6,mem_reg_0_63_3_5_i_16_n_7}),
        .S({\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_3_5_i_25_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_3_5_i_26_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_3_5_i_27_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_3_5_i_28_n_0 }));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_3_5_i_17
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [7]),
        .I2(\core_inst/result_mem_int_rd_data [7]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [7]),
        .O(\core_inst/montprod_opa_data [7]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_3_5_i_18
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [6]),
        .I2(\core_inst/result_mem_int_rd_data [6]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [6]),
        .O(\core_inst/montprod_opa_data [6]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_3_5_i_19
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [5]),
        .I2(\core_inst/result_mem_int_rd_data [5]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [5]),
        .O(\core_inst/montprod_opa_data [5]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_3_5_i_2
       (.I0(\core_inst/result_mem_int_wr_data [5]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_3_5_i_5_n_7),
        .I5(mem_reg_0_63_3_5_i_6_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [4]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_3_5_i_20
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [4]),
        .I2(\core_inst/result_mem_int_rd_data [4]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [4]),
        .O(\core_inst/montprod_opa_data [4]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_3_5_i_21
       (.I0(\core_inst/result_mem_int_wr_data [7]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [7]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_3_5_i_22
       (.I0(\core_inst/result_mem_int_wr_data [6]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [6]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_3_5_i_23
       (.I0(\core_inst/result_mem_int_wr_data [5]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [5]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_3_5_i_24
       (.I0(\core_inst/result_mem_int_wr_data [4]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [4]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_3_5_i_3
       (.I0(\core_inst/result_mem_int_wr_data [6]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_3_5_i_5_n_6),
        .I5(mem_reg_0_63_3_5_i_7_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [5]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_3_5_i_4
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_0_2_i_9_n_4),
        .O(mem_reg_0_63_3_5_i_4_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_63_3_5_i_5
       (.CI(mem_reg_0_63_0_2_i_6_n_0),
        .CO({mem_reg_0_63_3_5_i_5_n_0,NLW_mem_reg_0_63_3_5_i_5_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/montprod_inst/sa_adder_data_in [7:4]),
        .O({mem_reg_0_63_3_5_i_5_n_4,mem_reg_0_63_3_5_i_5_n_5,mem_reg_0_63_3_5_i_5_n_6,mem_reg_0_63_3_5_i_5_n_7}),
        .S({\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_3_5_i_12_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_3_5_i_13_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_3_5_i_14_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_3_5_i_15_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_3_5_i_6
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_3_5_i_16_n_7),
        .O(mem_reg_0_63_3_5_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_3_5_i_7
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_3_5_i_16_n_6),
        .O(mem_reg_0_63_3_5_i_7_n_0));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_3_5_i_8
       (.I0(mem_reg_0_63_3_5_i_16_n_4),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [7]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [7]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_3_5_i_9
       (.I0(mem_reg_0_63_3_5_i_16_n_5),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [6]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [6]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_6_8_i_1
       (.I0(\core_inst/result_mem_int_wr_data [7]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_3_5_i_5_n_5),
        .I5(mem_reg_0_63_6_8_i_4_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [6]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_6_8_i_10
       (.I0(mem_reg_0_63_6_8_i_16_n_6),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [9]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [9]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_6_8_i_11
       (.I0(mem_reg_0_63_6_8_i_16_n_7),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [8]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [8]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_63_6_8_i_16
       (.CI(mem_reg_0_63_3_5_i_16_n_0),
        .CO({mem_reg_0_63_6_8_i_16_n_0,NLW_mem_reg_0_63_6_8_i_16_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [11:8]),
        .O({mem_reg_0_63_6_8_i_16_n_4,mem_reg_0_63_6_8_i_16_n_5,mem_reg_0_63_6_8_i_16_n_6,mem_reg_0_63_6_8_i_16_n_7}),
        .S({\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_6_8_i_25_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_6_8_i_26_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_6_8_i_27_n_0 ,\core_inst/montprod_inst/s_adder_sm/mem_reg_0_63_6_8_i_28_n_0 }));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_6_8_i_17
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [11]),
        .I2(\core_inst/result_mem_int_rd_data [11]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [11]),
        .O(\core_inst/montprod_opa_data [11]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_6_8_i_18
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [10]),
        .I2(\core_inst/result_mem_int_rd_data [10]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [10]),
        .O(\core_inst/montprod_opa_data [10]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_6_8_i_19
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [9]),
        .I2(\core_inst/result_mem_int_rd_data [9]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [9]),
        .O(\core_inst/montprod_opa_data [9]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_6_8_i_2
       (.I0(\core_inst/result_mem_int_wr_data [8]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_3_5_i_5_n_4),
        .I5(mem_reg_0_63_6_8_i_5_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [7]));
  LUT6 #(
    .INIT(64'h445550A0440050A0)) 
    mem_reg_0_63_6_8_i_20
       (.I0(\core_inst/montprod_select_reg [2]),
        .I1(\core_inst/p_mem_rd0_data [8]),
        .I2(\core_inst/result_mem_int_rd_data [8]),
        .I3(\core_inst/montprod_select_reg [1]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/message_mem_int_rd_data [8]),
        .O(\core_inst/montprod_opa_data [8]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_6_8_i_21
       (.I0(\core_inst/result_mem_int_wr_data [11]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [11]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_6_8_i_22
       (.I0(\core_inst/result_mem_int_wr_data [10]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [10]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_6_8_i_23
       (.I0(\core_inst/result_mem_int_wr_data [9]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [9]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_63_6_8_i_24
       (.I0(\core_inst/result_mem_int_wr_data [8]),
        .I1(\core_inst/montprod_inst/s_mux_reg [0]),
        .I2(\core_inst/montprod_inst/s_mux_reg [1]),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/muxed_s_mem_read_data0_out [8]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_6_8_i_3
       (.I0(\core_inst/result_mem_int_wr_data [9]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_6_8_i_6_n_7),
        .I5(mem_reg_0_63_6_8_i_7_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [8]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_6_8_i_4
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_3_5_i_16_n_5),
        .O(mem_reg_0_63_6_8_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_6_8_i_5
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_3_5_i_16_n_4),
        .O(mem_reg_0_63_6_8_i_5_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_63_6_8_i_6
       (.CI(mem_reg_0_63_3_5_i_5_n_0),
        .CO({mem_reg_0_63_6_8_i_6_n_0,NLW_mem_reg_0_63_6_8_i_6_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/montprod_inst/sa_adder_data_in [11:8]),
        .O({mem_reg_0_63_6_8_i_6_n_4,mem_reg_0_63_6_8_i_6_n_5,mem_reg_0_63_6_8_i_6_n_6,mem_reg_0_63_6_8_i_6_n_7}),
        .S({\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_6_8_i_12_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_6_8_i_13_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_6_8_i_14_n_0 ,\core_inst/montprod_inst/s_adder_sa/mem_reg_0_63_6_8_i_15_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_6_8_i_7
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_6_8_i_16_n_7),
        .O(mem_reg_0_63_6_8_i_7_n_0));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_6_8_i_8
       (.I0(mem_reg_0_63_6_8_i_16_n_4),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [11]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [11]));
  LUT6 #(
    .INIT(64'h000088000000B800)) 
    mem_reg_0_63_6_8_i_9
       (.I0(mem_reg_0_63_6_8_i_16_n_5),
        .I1(\core_inst/montprod_inst/q_reg ),
        .I2(\core_inst/result_mem_int_wr_data [10]),
        .I3(\core_inst/montprod_inst/s_mux_reg [0]),
        .I4(\core_inst/montprod_inst/s_mux_reg [1]),
        .I5(\core_inst/montprod_inst/first_iteration_reg ),
        .O(\core_inst/montprod_inst/sa_adder_data_in [10]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_9_11_i_1
       (.I0(\core_inst/result_mem_int_wr_data [10]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_6_8_i_6_n_6),
        .I5(mem_reg_0_63_9_11_i_4_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [9]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_9_11_i_2
       (.I0(\core_inst/result_mem_int_wr_data [11]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_6_8_i_6_n_5),
        .I5(mem_reg_0_63_9_11_i_5_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [10]));
  LUT6 #(
    .INIT(64'h3838083838080808)) 
    mem_reg_0_63_9_11_i_3
       (.I0(\core_inst/result_mem_int_wr_data [12]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .I3(\core_inst/montprod_inst/b_reg ),
        .I4(mem_reg_0_63_6_8_i_6_n_4),
        .I5(mem_reg_0_63_9_11_i_6_n_0),
        .O(\core_inst/montprod_inst/s_mem_write_data [11]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_9_11_i_4
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_6_8_i_16_n_6),
        .O(mem_reg_0_63_9_11_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_9_11_i_5
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_6_8_i_16_n_5),
        .O(mem_reg_0_63_9_11_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_63_9_11_i_6
       (.I0(\core_inst/montprod_inst/q_reg ),
        .I1(mem_reg_0_63_6_8_i_16_n_4),
        .O(mem_reg_0_63_9_11_i_6_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    mem_reg_128_191_0_2_i_1
       (.I0(\core_inst/montprod_inst/s_mem_read_addr_reg [6]),
        .I1(\core_inst/montprod_inst/s_mem_read_addr_reg [7]),
        .I2(\core_inst/montprod_inst/s_mem_we_reg ),
        .O(mem_reg_128_191_0_2_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_128_255_0_0_i_1
       (.I0(exponent_mem_api_wr4_out),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .O(mem_reg_128_255_0_0_i_1_n_0));
  (* \PinAttr:I1:HOLD_DETOUR  = "1513" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "1534" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1453" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "1520" *) 
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    mem_reg_128_255_0_0_i_1__0
       (.I0(mem_reg_0_127_0_0_i_9_n_0),
        .I1(address_IBUF[3]),
        .I2(address_IBUF[5]),
        .I3(address_IBUF[6]),
        .I4(address_IBUF[1]),
        .I5(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .O(mem_reg_128_255_0_0_i_1__0_n_0));
  (* \PinAttr:I0:HOLD_DETOUR  = "1463" *) 
  (* \PinAttr:I1:HOLD_DETOUR  = "1500" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "1479" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1401" *) 
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    mem_reg_128_255_0_0_i_1__1
       (.I0(address_IBUF[3]),
        .I1(address_IBUF[5]),
        .I2(address_IBUF[1]),
        .I3(address_IBUF[6]),
        .I4(mem_reg_0_127_0_0_i_9_n_0),
        .I5(\core_inst/message_mem/ptr_reg_reg [7]),
        .O(mem_reg_128_255_0_0_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_192_255_0_2_i_1
       (.I0(\core_inst/montprod_inst/s_mem_we_reg ),
        .I1(\core_inst/montprod_inst/s_mem_read_addr_reg [6]),
        .I2(\core_inst/montprod_inst/s_mem_read_addr_reg [7]),
        .O(mem_reg_192_255_0_2_i_1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    mem_reg_64_127_0_2_i_1
       (.I0(\core_inst/montprod_inst/s_mem_read_addr_reg [7]),
        .I1(\core_inst/montprod_inst/s_mem_read_addr_reg [6]),
        .I2(\core_inst/montprod_inst/s_mem_we_reg ),
        .O(mem_reg_64_127_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    mem_reg_r1_0_63_0_2_i_1
       (.I0(\core_inst/residue_inst/in12 ),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .I2(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[1] ),
        .I3(mem_reg_r1_0_63_0_2_i_5_n_0),
        .I4(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I5(mem_reg_r1_0_63_0_2_i_6_n_7),
        .O(\core_inst/residue_opa_wr_data [0]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_0_2_i_10
       (.I0(\core_inst/residue_opa_rd_data [3]),
        .I1(\core_inst/modulus_mem_int_rd_data [3]),
        .O(mem_reg_r1_0_63_0_2_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_0_2_i_11
       (.I0(\core_inst/residue_opa_rd_data [2]),
        .I1(\core_inst/modulus_mem_int_rd_data [2]),
        .O(mem_reg_r1_0_63_0_2_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_0_2_i_12
       (.I0(\core_inst/residue_opa_rd_data [1]),
        .I1(\core_inst/modulus_mem_int_rd_data [1]),
        .O(mem_reg_r1_0_63_0_2_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_r1_0_63_0_2_i_13
       (.I0(\core_inst/residue_opa_rd_data [0]),
        .I1(\core_inst/residue_inst/sub_carry_in_reg ),
        .O(mem_reg_r1_0_63_0_2_i_13_n_0));
  LUT5 #(
    .INIT(32'h00000040)) 
    mem_reg_r1_0_63_0_2_i_1__0
       (.I0(\core_inst/montprod_dest_reg [1]),
        .I1(\core_inst/montprod_result_we ),
        .I2(\core_inst/montprod_dest_reg [0]),
        .I3(\core_inst/result_mem_int_wr_addr [6]),
        .I4(\core_inst/result_mem_int_wr_addr [7]),
        .O(mem_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_r1_0_63_0_2_i_1__1
       (.I0(\core_inst/result_mem_int_we ),
        .I1(\core_inst/result_mem_int_wr_addr [6]),
        .I2(\core_inst/result_mem_int_wr_addr [7]),
        .O(mem_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0404040004040404)) 
    mem_reg_r1_0_63_0_2_i_2
       (.I0(\core_inst/montprod_dest_reg [1]),
        .I1(\core_inst/montprod_result_we ),
        .I2(\core_inst/montprod_dest_reg [0]),
        .I3(\core_inst/modexp_ctrl_reg [1]),
        .I4(\core_inst/ei_reg ),
        .I5(mem_reg_r1_0_63_0_2_i_3__0_n_0),
        .O(\core_inst/result_mem_int_we ));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_0_2_i_2__0
       (.I0(mem_reg_r1_0_63_0_2_i_6_n_6),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [0]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_0_2_i_3
       (.I0(mem_reg_r1_0_63_0_2_i_6_n_5),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [1]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [2]));
  LUT3 #(
    .INIT(8'h40)) 
    mem_reg_r1_0_63_0_2_i_3__0
       (.I0(\core_inst/modexp_ctrl_reg [3]),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .I2(\core_inst/modexp_ctrl_reg [0]),
        .O(mem_reg_r1_0_63_0_2_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h000000FE)) 
    mem_reg_r1_0_63_0_2_i_4
       (.I0(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[1] ),
        .I3(\core_inst/residue_opa_wr_addr [6]),
        .I4(\core_inst/residue_opa_wr_addr [7]),
        .O(mem_reg_r1_0_63_0_2_i_4_n_0));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    mem_reg_r1_0_63_0_2_i_5
       (.I0(mem_reg_r1_0_63_0_2_i_7_n_0),
        .I1(mem_reg_r1_0_63_0_2_i_8_n_0),
        .I2(\core_inst/residue_opa_wr_addr [7]),
        .I3(\core_inst/residue_inst/length_m1_reg [7]),
        .I4(\core_inst/residue_opa_wr_addr [6]),
        .I5(\core_inst/residue_inst/length_m1_reg [6]),
        .O(mem_reg_r1_0_63_0_2_i_5_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_r1_0_63_0_2_i_6
       (.CI(\<const0> ),
        .CO({mem_reg_r1_0_63_0_2_i_6_n_0,NLW_mem_reg_r1_0_63_0_2_i_6_CO_UNCONNECTED[2:0]}),
        .CYINIT(\core_inst/residue_inst/b0 ),
        .DI(\core_inst/residue_opa_rd_data [3:0]),
        .O({mem_reg_r1_0_63_0_2_i_6_n_4,mem_reg_r1_0_63_0_2_i_6_n_5,mem_reg_r1_0_63_0_2_i_6_n_6,mem_reg_r1_0_63_0_2_i_6_n_7}),
        .S({mem_reg_r1_0_63_0_2_i_10_n_0,mem_reg_r1_0_63_0_2_i_11_n_0,mem_reg_r1_0_63_0_2_i_12_n_0,mem_reg_r1_0_63_0_2_i_13_n_0}));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    mem_reg_r1_0_63_0_2_i_7
       (.I0(\core_inst/residue_inst/length_m1_reg [0]),
        .I1(\core_inst/residue_opa_wr_addr [0]),
        .I2(\core_inst/residue_opa_wr_addr [1]),
        .I3(\core_inst/residue_inst/length_m1_reg [1]),
        .I4(\core_inst/residue_opa_wr_addr [2]),
        .I5(\core_inst/residue_inst/length_m1_reg [2]),
        .O(mem_reg_r1_0_63_0_2_i_7_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    mem_reg_r1_0_63_0_2_i_8
       (.I0(\core_inst/residue_inst/length_m1_reg [3]),
        .I1(\core_inst/residue_opa_wr_addr [3]),
        .I2(\core_inst/residue_opa_wr_addr [4]),
        .I3(\core_inst/residue_inst/length_m1_reg [4]),
        .I4(\core_inst/residue_opa_wr_addr [5]),
        .I5(\core_inst/residue_inst/length_m1_reg [5]),
        .O(mem_reg_r1_0_63_0_2_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_r1_0_63_0_2_i_9
       (.I0(\core_inst/modulus_mem_int_rd_data [0]),
        .O(\core_inst/residue_inst/b0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_12_14_i_1
       (.I0(mem_reg_r1_0_63_12_14_i_4_n_7),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [11]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [12]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_12_14_i_2
       (.I0(mem_reg_r1_0_63_12_14_i_4_n_6),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [12]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [13]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_12_14_i_3
       (.I0(mem_reg_r1_0_63_12_14_i_4_n_5),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [13]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [14]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_r1_0_63_12_14_i_4
       (.CI(mem_reg_r1_0_63_6_8_i_4_n_0),
        .CO({mem_reg_r1_0_63_12_14_i_4_n_0,NLW_mem_reg_r1_0_63_12_14_i_4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/residue_opa_rd_data [15:12]),
        .O({mem_reg_r1_0_63_12_14_i_4_n_4,mem_reg_r1_0_63_12_14_i_4_n_5,mem_reg_r1_0_63_12_14_i_4_n_6,mem_reg_r1_0_63_12_14_i_4_n_7}),
        .S({mem_reg_r1_0_63_12_14_i_5_n_0,mem_reg_r1_0_63_12_14_i_6_n_0,mem_reg_r1_0_63_12_14_i_7_n_0,mem_reg_r1_0_63_12_14_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_12_14_i_5
       (.I0(\core_inst/residue_opa_rd_data [15]),
        .I1(\core_inst/modulus_mem_int_rd_data [15]),
        .O(mem_reg_r1_0_63_12_14_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_12_14_i_6
       (.I0(\core_inst/residue_opa_rd_data [14]),
        .I1(\core_inst/modulus_mem_int_rd_data [14]),
        .O(mem_reg_r1_0_63_12_14_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_12_14_i_7
       (.I0(\core_inst/residue_opa_rd_data [13]),
        .I1(\core_inst/modulus_mem_int_rd_data [13]),
        .O(mem_reg_r1_0_63_12_14_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_12_14_i_8
       (.I0(\core_inst/residue_opa_rd_data [12]),
        .I1(\core_inst/modulus_mem_int_rd_data [12]),
        .O(mem_reg_r1_0_63_12_14_i_8_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_15_17_i_1
       (.I0(mem_reg_r1_0_63_12_14_i_4_n_4),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [14]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [15]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_15_17_i_2
       (.I0(mem_reg_r1_0_63_15_17_i_4_n_7),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [15]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [16]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_15_17_i_3
       (.I0(mem_reg_r1_0_63_15_17_i_4_n_6),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [16]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [17]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_r1_0_63_15_17_i_4
       (.CI(mem_reg_r1_0_63_12_14_i_4_n_0),
        .CO({mem_reg_r1_0_63_15_17_i_4_n_0,NLW_mem_reg_r1_0_63_15_17_i_4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/residue_opa_rd_data [19:16]),
        .O({mem_reg_r1_0_63_15_17_i_4_n_4,mem_reg_r1_0_63_15_17_i_4_n_5,mem_reg_r1_0_63_15_17_i_4_n_6,mem_reg_r1_0_63_15_17_i_4_n_7}),
        .S({mem_reg_r1_0_63_15_17_i_5_n_0,mem_reg_r1_0_63_15_17_i_6_n_0,mem_reg_r1_0_63_15_17_i_7_n_0,mem_reg_r1_0_63_15_17_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_15_17_i_5
       (.I0(\core_inst/residue_opa_rd_data [19]),
        .I1(\core_inst/modulus_mem_int_rd_data [19]),
        .O(mem_reg_r1_0_63_15_17_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_15_17_i_6
       (.I0(\core_inst/residue_opa_rd_data [18]),
        .I1(\core_inst/modulus_mem_int_rd_data [18]),
        .O(mem_reg_r1_0_63_15_17_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_15_17_i_7
       (.I0(\core_inst/residue_opa_rd_data [17]),
        .I1(\core_inst/modulus_mem_int_rd_data [17]),
        .O(mem_reg_r1_0_63_15_17_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_15_17_i_8
       (.I0(\core_inst/residue_opa_rd_data [16]),
        .I1(\core_inst/modulus_mem_int_rd_data [16]),
        .O(mem_reg_r1_0_63_15_17_i_8_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_18_20_i_1
       (.I0(mem_reg_r1_0_63_15_17_i_4_n_5),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [17]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [18]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_18_20_i_2
       (.I0(mem_reg_r1_0_63_15_17_i_4_n_4),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [18]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [19]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_18_20_i_3
       (.I0(mem_reg_r1_0_63_18_20_i_4_n_7),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [19]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [20]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_r1_0_63_18_20_i_4
       (.CI(mem_reg_r1_0_63_15_17_i_4_n_0),
        .CO({mem_reg_r1_0_63_18_20_i_4_n_0,NLW_mem_reg_r1_0_63_18_20_i_4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/residue_opa_rd_data [23:20]),
        .O({mem_reg_r1_0_63_18_20_i_4_n_4,mem_reg_r1_0_63_18_20_i_4_n_5,mem_reg_r1_0_63_18_20_i_4_n_6,mem_reg_r1_0_63_18_20_i_4_n_7}),
        .S({mem_reg_r1_0_63_18_20_i_5_n_0,mem_reg_r1_0_63_18_20_i_6_n_0,mem_reg_r1_0_63_18_20_i_7_n_0,mem_reg_r1_0_63_18_20_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_18_20_i_5
       (.I0(\core_inst/residue_opa_rd_data [23]),
        .I1(\core_inst/modulus_mem_int_rd_data [23]),
        .O(mem_reg_r1_0_63_18_20_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_18_20_i_6
       (.I0(\core_inst/residue_opa_rd_data [22]),
        .I1(\core_inst/modulus_mem_int_rd_data [22]),
        .O(mem_reg_r1_0_63_18_20_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_18_20_i_7
       (.I0(\core_inst/residue_opa_rd_data [21]),
        .I1(\core_inst/modulus_mem_int_rd_data [21]),
        .O(mem_reg_r1_0_63_18_20_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_18_20_i_8
       (.I0(\core_inst/residue_opa_rd_data [20]),
        .I1(\core_inst/modulus_mem_int_rd_data [20]),
        .O(mem_reg_r1_0_63_18_20_i_8_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_21_23_i_1
       (.I0(mem_reg_r1_0_63_18_20_i_4_n_6),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [20]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [21]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_21_23_i_2
       (.I0(mem_reg_r1_0_63_18_20_i_4_n_5),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [21]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [22]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_21_23_i_3
       (.I0(mem_reg_r1_0_63_18_20_i_4_n_4),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [22]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [23]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_24_26_i_1
       (.I0(mem_reg_r1_0_63_24_26_i_4_n_7),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [23]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [24]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_24_26_i_2
       (.I0(mem_reg_r1_0_63_24_26_i_4_n_6),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [24]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [25]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_24_26_i_3
       (.I0(mem_reg_r1_0_63_24_26_i_4_n_5),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [25]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [26]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_r1_0_63_24_26_i_4
       (.CI(mem_reg_r1_0_63_18_20_i_4_n_0),
        .CO({mem_reg_r1_0_63_24_26_i_4_n_0,NLW_mem_reg_r1_0_63_24_26_i_4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/residue_opa_rd_data [27:24]),
        .O({mem_reg_r1_0_63_24_26_i_4_n_4,mem_reg_r1_0_63_24_26_i_4_n_5,mem_reg_r1_0_63_24_26_i_4_n_6,mem_reg_r1_0_63_24_26_i_4_n_7}),
        .S({mem_reg_r1_0_63_24_26_i_5_n_0,mem_reg_r1_0_63_24_26_i_6_n_0,mem_reg_r1_0_63_24_26_i_7_n_0,mem_reg_r1_0_63_24_26_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_24_26_i_5
       (.I0(\core_inst/residue_opa_rd_data [27]),
        .I1(\core_inst/modulus_mem_int_rd_data [27]),
        .O(mem_reg_r1_0_63_24_26_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_24_26_i_6
       (.I0(\core_inst/residue_opa_rd_data [26]),
        .I1(\core_inst/modulus_mem_int_rd_data [26]),
        .O(mem_reg_r1_0_63_24_26_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_24_26_i_7
       (.I0(\core_inst/residue_opa_rd_data [25]),
        .I1(\core_inst/modulus_mem_int_rd_data [25]),
        .O(mem_reg_r1_0_63_24_26_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_24_26_i_8
       (.I0(\core_inst/residue_opa_rd_data [24]),
        .I1(\core_inst/modulus_mem_int_rd_data [24]),
        .O(mem_reg_r1_0_63_24_26_i_8_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_27_29_i_1
       (.I0(mem_reg_r1_0_63_24_26_i_4_n_4),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [26]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [27]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_27_29_i_2
       (.I0(mem_reg_r1_0_63_27_29_i_4_n_7),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [27]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [28]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_27_29_i_3
       (.I0(mem_reg_r1_0_63_27_29_i_4_n_6),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [28]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [29]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_r1_0_63_27_29_i_4
       (.CI(mem_reg_r1_0_63_24_26_i_4_n_0),
        .CO({mem_reg_r1_0_63_27_29_i_4_n_0,NLW_mem_reg_r1_0_63_27_29_i_4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/residue_opa_rd_data [31:28]),
        .O({mem_reg_r1_0_63_27_29_i_4_n_4,mem_reg_r1_0_63_27_29_i_4_n_5,mem_reg_r1_0_63_27_29_i_4_n_6,mem_reg_r1_0_63_27_29_i_4_n_7}),
        .S({mem_reg_r1_0_63_27_29_i_5_n_0,mem_reg_r1_0_63_27_29_i_6_n_0,mem_reg_r1_0_63_27_29_i_7_n_0,mem_reg_r1_0_63_27_29_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_27_29_i_5
       (.I0(\core_inst/residue_opa_rd_data [31]),
        .I1(\core_inst/modulus_mem_int_rd_data [31]),
        .O(mem_reg_r1_0_63_27_29_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_27_29_i_6
       (.I0(\core_inst/residue_opa_rd_data [30]),
        .I1(\core_inst/modulus_mem_int_rd_data [30]),
        .O(mem_reg_r1_0_63_27_29_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_27_29_i_7
       (.I0(\core_inst/residue_opa_rd_data [29]),
        .I1(\core_inst/modulus_mem_int_rd_data [29]),
        .O(mem_reg_r1_0_63_27_29_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_27_29_i_8
       (.I0(\core_inst/residue_opa_rd_data [28]),
        .I1(\core_inst/modulus_mem_int_rd_data [28]),
        .O(mem_reg_r1_0_63_27_29_i_8_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_30_30_i_1
       (.I0(mem_reg_r1_0_63_27_29_i_4_n_5),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [29]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [30]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_31_31_i_1
       (.I0(mem_reg_r1_0_63_27_29_i_4_n_4),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [30]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [31]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_3_5_i_1
       (.I0(mem_reg_r1_0_63_0_2_i_6_n_4),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [2]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_3_5_i_2
       (.I0(mem_reg_r1_0_63_3_5_i_4_n_7),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [3]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_3_5_i_3
       (.I0(mem_reg_r1_0_63_3_5_i_4_n_6),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [4]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [5]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_r1_0_63_3_5_i_4
       (.CI(mem_reg_r1_0_63_0_2_i_6_n_0),
        .CO({mem_reg_r1_0_63_3_5_i_4_n_0,NLW_mem_reg_r1_0_63_3_5_i_4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/residue_opa_rd_data [7:4]),
        .O({mem_reg_r1_0_63_3_5_i_4_n_4,mem_reg_r1_0_63_3_5_i_4_n_5,mem_reg_r1_0_63_3_5_i_4_n_6,mem_reg_r1_0_63_3_5_i_4_n_7}),
        .S({mem_reg_r1_0_63_3_5_i_5_n_0,mem_reg_r1_0_63_3_5_i_6_n_0,mem_reg_r1_0_63_3_5_i_7_n_0,mem_reg_r1_0_63_3_5_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_3_5_i_5
       (.I0(\core_inst/residue_opa_rd_data [7]),
        .I1(\core_inst/modulus_mem_int_rd_data [7]),
        .O(mem_reg_r1_0_63_3_5_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_3_5_i_6
       (.I0(\core_inst/residue_opa_rd_data [6]),
        .I1(\core_inst/modulus_mem_int_rd_data [6]),
        .O(mem_reg_r1_0_63_3_5_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_3_5_i_7
       (.I0(\core_inst/residue_opa_rd_data [5]),
        .I1(\core_inst/modulus_mem_int_rd_data [5]),
        .O(mem_reg_r1_0_63_3_5_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_3_5_i_8
       (.I0(\core_inst/residue_opa_rd_data [4]),
        .I1(\core_inst/modulus_mem_int_rd_data [4]),
        .O(mem_reg_r1_0_63_3_5_i_8_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_6_8_i_1
       (.I0(mem_reg_r1_0_63_3_5_i_4_n_5),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [5]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_6_8_i_2
       (.I0(mem_reg_r1_0_63_3_5_i_4_n_4),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [6]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_6_8_i_3
       (.I0(mem_reg_r1_0_63_6_8_i_4_n_7),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [7]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [8]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_r1_0_63_6_8_i_4
       (.CI(mem_reg_r1_0_63_3_5_i_4_n_0),
        .CO({mem_reg_r1_0_63_6_8_i_4_n_0,NLW_mem_reg_r1_0_63_6_8_i_4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(\core_inst/residue_opa_rd_data [11:8]),
        .O({mem_reg_r1_0_63_6_8_i_4_n_4,mem_reg_r1_0_63_6_8_i_4_n_5,mem_reg_r1_0_63_6_8_i_4_n_6,mem_reg_r1_0_63_6_8_i_4_n_7}),
        .S({mem_reg_r1_0_63_6_8_i_5_n_0,mem_reg_r1_0_63_6_8_i_6_n_0,mem_reg_r1_0_63_6_8_i_7_n_0,mem_reg_r1_0_63_6_8_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_6_8_i_5
       (.I0(\core_inst/residue_opa_rd_data [11]),
        .I1(\core_inst/modulus_mem_int_rd_data [11]),
        .O(mem_reg_r1_0_63_6_8_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_6_8_i_6
       (.I0(\core_inst/residue_opa_rd_data [10]),
        .I1(\core_inst/modulus_mem_int_rd_data [10]),
        .O(mem_reg_r1_0_63_6_8_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_6_8_i_7
       (.I0(\core_inst/residue_opa_rd_data [9]),
        .I1(\core_inst/modulus_mem_int_rd_data [9]),
        .O(mem_reg_r1_0_63_6_8_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_r1_0_63_6_8_i_8
       (.I0(\core_inst/residue_opa_rd_data [8]),
        .I1(\core_inst/modulus_mem_int_rd_data [8]),
        .O(mem_reg_r1_0_63_6_8_i_8_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_9_11_i_1
       (.I0(mem_reg_r1_0_63_6_8_i_4_n_6),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [8]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [9]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_9_11_i_2
       (.I0(mem_reg_r1_0_63_6_8_i_4_n_5),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [9]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [10]));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_r1_0_63_9_11_i_3
       (.I0(mem_reg_r1_0_63_6_8_i_4_n_4),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_opa_rd_data [10]),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_opa_wr_data [11]));
  LUT5 #(
    .INIT(32'h44444440)) 
    mem_reg_r1_128_191_0_2_i_1
       (.I0(\core_inst/residue_opa_wr_addr [6]),
        .I1(\core_inst/residue_opa_wr_addr [7]),
        .I2(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[1] ),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I4(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(mem_reg_r1_128_191_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    mem_reg_r1_128_191_0_2_i_1__0
       (.I0(\core_inst/result_mem_int_wr_addr [6]),
        .I1(\core_inst/result_mem_int_wr_addr [7]),
        .I2(\core_inst/montprod_dest_reg [0]),
        .I3(\core_inst/montprod_result_we ),
        .I4(\core_inst/montprod_dest_reg [1]),
        .O(mem_reg_r1_128_191_0_2_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    mem_reg_r1_128_191_0_2_i_1__1
       (.I0(\core_inst/result_mem_int_wr_addr [6]),
        .I1(\core_inst/result_mem_int_wr_addr [7]),
        .I2(\core_inst/result_mem_int_we ),
        .O(mem_reg_r1_128_191_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hFE000000)) 
    mem_reg_r1_192_255_0_2_i_1
       (.I0(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[1] ),
        .I3(\core_inst/residue_opa_wr_addr [6]),
        .I4(\core_inst/residue_opa_wr_addr [7]),
        .O(mem_reg_r1_192_255_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    mem_reg_r1_192_255_0_2_i_1__0
       (.I0(\core_inst/montprod_dest_reg [1]),
        .I1(\core_inst/montprod_result_we ),
        .I2(\core_inst/montprod_dest_reg [0]),
        .I3(\core_inst/result_mem_int_wr_addr [6]),
        .I4(\core_inst/result_mem_int_wr_addr [7]),
        .O(mem_reg_r1_192_255_0_2_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_r1_192_255_0_2_i_1__1
       (.I0(\core_inst/result_mem_int_we ),
        .I1(\core_inst/result_mem_int_wr_addr [6]),
        .I2(\core_inst/result_mem_int_wr_addr [7]),
        .O(mem_reg_r1_192_255_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h44444440)) 
    mem_reg_r1_64_127_0_2_i_1
       (.I0(\core_inst/residue_opa_wr_addr [7]),
        .I1(\core_inst/residue_opa_wr_addr [6]),
        .I2(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[1] ),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I4(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(mem_reg_r1_64_127_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    mem_reg_r1_64_127_0_2_i_1__0
       (.I0(\core_inst/result_mem_int_wr_addr [7]),
        .I1(\core_inst/result_mem_int_wr_addr [6]),
        .I2(\core_inst/montprod_dest_reg [0]),
        .I3(\core_inst/montprod_result_we ),
        .I4(\core_inst/montprod_dest_reg [1]),
        .O(mem_reg_r1_64_127_0_2_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    mem_reg_r1_64_127_0_2_i_1__1
       (.I0(\core_inst/result_mem_int_wr_addr [7]),
        .I1(\core_inst/result_mem_int_wr_addr [6]),
        .I2(\core_inst/result_mem_int_we ),
        .O(mem_reg_r1_64_127_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hF2FF2222)) 
    mem_reg_r2_0_63_0_2_i_1
       (.I0(\core_inst/montprod_inst/b_bit_index_we ),
        .I1(\s_mem_read_addr_reg[5]_i_2_n_0 ),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I4(\core_inst/montprod_opm_addr [5]),
        .O(\core_inst/message_mem_int_rd_addr [5]));
  LUT5 #(
    .INIT(32'hA2FFA2A2)) 
    mem_reg_r2_0_63_0_2_i_2
       (.I0(\core_inst/montprod_opm_addr [4]),
        .I1(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(\s_mem_read_addr_reg[4]_i_2_n_0 ),
        .I4(\core_inst/montprod_inst/b_bit_index_we ),
        .O(\core_inst/message_mem_int_rd_addr [4]));
  LUT5 #(
    .INIT(32'hA2FFA2A2)) 
    mem_reg_r2_0_63_0_2_i_3
       (.I0(\core_inst/montprod_opm_addr [3]),
        .I1(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(\s_mem_read_addr_reg[3]_i_2_n_0 ),
        .I4(\core_inst/montprod_inst/b_bit_index_we ),
        .O(\core_inst/message_mem_int_rd_addr [3]));
  LUT5 #(
    .INIT(32'hA2FFA2A2)) 
    mem_reg_r2_0_63_0_2_i_4
       (.I0(\core_inst/montprod_opm_addr [2]),
        .I1(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(\s_mem_read_addr_reg[2]_i_2_n_0 ),
        .I4(\core_inst/montprod_inst/b_bit_index_we ),
        .O(\core_inst/message_mem_int_rd_addr [2]));
  LUT6 #(
    .INIT(64'hFFA2A2FFA2A2A2A2)) 
    mem_reg_r2_0_63_0_2_i_5
       (.I0(\core_inst/montprod_opm_addr [1]),
        .I1(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(modulus_length_reg[1]),
        .I4(modulus_length_reg[0]),
        .I5(\core_inst/montprod_inst/b_bit_index_we ),
        .O(\core_inst/message_mem_int_rd_addr [1]));
  LUT5 #(
    .INIT(32'hA2FFA2A2)) 
    mem_reg_r2_0_63_0_2_i_6
       (.I0(\core_inst/montprod_opm_addr [0]),
        .I1(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(modulus_length_reg[0]),
        .I4(\core_inst/montprod_inst/b_bit_index_we ),
        .O(\core_inst/message_mem_int_rd_addr [0]));
  LUT5 #(
    .INIT(32'h00000002)) 
    mem_reg_r2_0_63_0_2_i_7
       (.I0(mem_reg_r2_0_63_0_2_i_8_n_0),
        .I1(\core_inst/montprod_inst/s_mux_new [1]),
        .I2(\core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg_n_0_[0] ),
        .I3(\core_inst/montprod_inst/loop_ctr_dec ),
        .I4(\core_inst/montprod_result_we ),
        .O(mem_reg_r2_0_63_0_2_i_7_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    mem_reg_r2_0_63_0_2_i_8
       (.I0(\core_inst/montprod_inst/bq_we ),
        .I1(\core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/montprod_inst/reset_word_index_msw ),
        .O(mem_reg_r2_0_63_0_2_i_8_n_0));
  LUT5 #(
    .INIT(32'hF2FF2222)) 
    mem_reg_r2_0_63_12_14_i_1
       (.I0(\core_inst/montprod_inst/b_bit_index_we ),
        .I1(\s_mem_read_addr_reg[5]_i_2_n_0 ),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I4(\core_inst/montprod_opm_addr [5]),
        .O(mem_reg_r2_0_63_12_14_i_1_n_0));
  LUT5 #(
    .INIT(32'hA2FFA2A2)) 
    mem_reg_r2_0_63_12_14_i_2
       (.I0(\core_inst/montprod_opm_addr [4]),
        .I1(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(\s_mem_read_addr_reg[4]_i_2_n_0 ),
        .I4(\core_inst/montprod_inst/b_bit_index_we ),
        .O(mem_reg_r2_0_63_12_14_i_2_n_0));
  LUT5 #(
    .INIT(32'hA2FFA2A2)) 
    mem_reg_r2_0_63_12_14_i_3
       (.I0(\core_inst/montprod_opm_addr [3]),
        .I1(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(\s_mem_read_addr_reg[3]_i_2_n_0 ),
        .I4(\core_inst/montprod_inst/b_bit_index_we ),
        .O(mem_reg_r2_0_63_12_14_i_3_n_0));
  LUT5 #(
    .INIT(32'hA2FFA2A2)) 
    mem_reg_r2_0_63_12_14_i_4
       (.I0(\core_inst/montprod_opm_addr [2]),
        .I1(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(\s_mem_read_addr_reg[2]_i_2_n_0 ),
        .I4(\core_inst/montprod_inst/b_bit_index_we ),
        .O(mem_reg_r2_0_63_12_14_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFA2A2FFA2A2A2A2)) 
    mem_reg_r2_0_63_12_14_i_5
       (.I0(\core_inst/montprod_opm_addr [1]),
        .I1(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(modulus_length_reg[1]),
        .I4(modulus_length_reg[0]),
        .I5(\core_inst/montprod_inst/b_bit_index_we ),
        .O(mem_reg_r2_0_63_12_14_i_5_n_0));
  LUT5 #(
    .INIT(32'hA2FFA2A2)) 
    mem_reg_r2_0_63_12_14_i_6
       (.I0(\core_inst/montprod_opm_addr [0]),
        .I1(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(modulus_length_reg[0]),
        .I4(\core_inst/montprod_inst/b_bit_index_we ),
        .O(mem_reg_r2_0_63_12_14_i_6_n_0));
  LUT5 #(
    .INIT(32'hF2FF2222)) 
    mem_reg_r2_0_63_24_26_i_1
       (.I0(\core_inst/montprod_inst/b_bit_index_we ),
        .I1(\s_mem_read_addr_reg[5]_i_2_n_0 ),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I4(\core_inst/montprod_opm_addr [5]),
        .O(mem_reg_r2_0_63_24_26_i_1_n_0));
  LUT5 #(
    .INIT(32'hA2FFA2A2)) 
    mem_reg_r2_0_63_24_26_i_2
       (.I0(\core_inst/montprod_opm_addr [4]),
        .I1(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(\s_mem_read_addr_reg[4]_i_2_n_0 ),
        .I4(\core_inst/montprod_inst/b_bit_index_we ),
        .O(mem_reg_r2_0_63_24_26_i_2_n_0));
  LUT5 #(
    .INIT(32'hA2FFA2A2)) 
    mem_reg_r2_0_63_24_26_i_3
       (.I0(\core_inst/montprod_opm_addr [3]),
        .I1(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(\s_mem_read_addr_reg[3]_i_2_n_0 ),
        .I4(\core_inst/montprod_inst/b_bit_index_we ),
        .O(mem_reg_r2_0_63_24_26_i_3_n_0));
  LUT5 #(
    .INIT(32'hA2FFA2A2)) 
    mem_reg_r2_0_63_24_26_i_4
       (.I0(\core_inst/montprod_opm_addr [2]),
        .I1(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(\s_mem_read_addr_reg[2]_i_2_n_0 ),
        .I4(\core_inst/montprod_inst/b_bit_index_we ),
        .O(mem_reg_r2_0_63_24_26_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFA2A2FFA2A2A2A2)) 
    mem_reg_r2_0_63_24_26_i_5
       (.I0(\core_inst/montprod_opm_addr [1]),
        .I1(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(modulus_length_reg[1]),
        .I4(modulus_length_reg[0]),
        .I5(\core_inst/montprod_inst/b_bit_index_we ),
        .O(mem_reg_r2_0_63_24_26_i_5_n_0));
  LUT5 #(
    .INIT(32'hA2FFA2A2)) 
    mem_reg_r2_0_63_24_26_i_6
       (.I0(\core_inst/montprod_opm_addr [0]),
        .I1(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(modulus_length_reg[0]),
        .I4(\core_inst/montprod_inst/b_bit_index_we ),
        .O(mem_reg_r2_0_63_24_26_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000330303003202)) 
    \modexp_ctrl_reg[0]_i_1 
       (.I0(\modexp_ctrl_reg[0]_i_2_n_0 ),
        .I1(\core_inst/modexp_ctrl_reg [0]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/montprod_ready ),
        .I4(\core_inst/modexp_ctrl_reg [3]),
        .I5(\core_inst/modexp_ctrl_reg [2]),
        .O(\core_inst/modexp_ctrl_new [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \modexp_ctrl_reg[0]_i_2 
       (.I0(start_reg),
        .I1(\core_inst/residue_valid_reg ),
        .O(\modexp_ctrl_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555514100000)) 
    \modexp_ctrl_reg[1]_i_1 
       (.I0(\core_inst/modexp_ctrl_reg [3]),
        .I1(\core_inst/modexp_ctrl_reg [0]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/montprod_ready ),
        .I5(\modexp_ctrl_reg[1]_i_2_n_0 ),
        .O(\modexp_ctrl_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000F000000080008)) 
    \modexp_ctrl_reg[1]_i_2 
       (.I0(\core_inst/residue_valid_reg ),
        .I1(start_reg),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/residue_ready ),
        .I5(\core_inst/modexp_ctrl_reg [0]),
        .O(\modexp_ctrl_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h007F004300C00000)) 
    \modexp_ctrl_reg[2]_i_1 
       (.I0(\core_inst/last_iteration ),
        .I1(\core_inst/modexp_ctrl_reg [0]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [3]),
        .I4(\core_inst/montprod_ready ),
        .I5(\core_inst/modexp_ctrl_reg [2]),
        .O(\core_inst/modexp_ctrl_new [2]));
  LUT6 #(
    .INIT(64'hFFFFFFEF0030C320)) 
    \modexp_ctrl_reg[3]_i_1 
       (.I0(\core_inst/residue_ready ),
        .I1(\core_inst/modexp_ctrl_reg [1]),
        .I2(\core_inst/modexp_ctrl_reg [0]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/modexp_ctrl_reg [3]),
        .I5(\modexp_ctrl_reg[3]_i_3_n_0 ),
        .O(\core_inst/modexp_ctrl_we ));
  LUT6 #(
    .INIT(64'h20002000000C0000)) 
    \modexp_ctrl_reg[3]_i_2 
       (.I0(\core_inst/last_iteration ),
        .I1(\core_inst/modexp_ctrl_reg [3]),
        .I2(\core_inst/modexp_ctrl_reg [0]),
        .I3(\core_inst/modexp_ctrl_reg [1]),
        .I4(\core_inst/montprod_ready ),
        .I5(\core_inst/modexp_ctrl_reg [2]),
        .O(\core_inst/modexp_ctrl_new [3]));
  LUT6 #(
    .INIT(64'h030C0F3E00000002)) 
    \modexp_ctrl_reg[3]_i_3 
       (.I0(start_reg),
        .I1(\core_inst/modexp_ctrl_reg [1]),
        .I2(\core_inst/modexp_ctrl_reg [3]),
        .I3(\core_inst/modexp_ctrl_reg [0]),
        .I4(\core_inst/modexp_ctrl_reg [2]),
        .I5(\core_inst/montprod_ready ),
        .O(\modexp_ctrl_reg[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \modulus_length_reg[7]_i_1 
       (.I0(address_IBUF[1]),
        .I1(address_IBUF[6]),
        .I2(address_IBUF[5]),
        .I3(address_IBUF[3]),
        .I4(start_reg_i_2_n_0),
        .O(modulus_length_we2_out));
  FDCE #(
    .INIT(1'b0)) 
    \modulus_length_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(modulus_length_we2_out),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(write_data_IBUF[0]),
        .Q(modulus_length_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \modulus_length_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(modulus_length_we2_out),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(write_data_IBUF[1]),
        .Q(modulus_length_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \modulus_length_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(modulus_length_we2_out),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(write_data_IBUF[2]),
        .Q(modulus_length_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \modulus_length_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(modulus_length_we2_out),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(write_data_IBUF[3]),
        .Q(modulus_length_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \modulus_length_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(modulus_length_we2_out),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(write_data_IBUF[4]),
        .Q(modulus_length_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \modulus_length_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(modulus_length_we2_out),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(write_data_IBUF[5]),
        .Q(modulus_length_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \modulus_length_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(modulus_length_we2_out),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(write_data_IBUF[6]),
        .Q(modulus_length_reg[6]));
  FDPE #(
    .INIT(1'b1)) 
    \modulus_length_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(modulus_length_we2_out),
        .D(write_data_IBUF[7]),
        .PRE(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .Q(modulus_length_reg[7]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00104000)) 
    \montprod_dest_reg[0]_i_1 
       (.I0(\core_inst/modexp_ctrl_reg [3]),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .I2(\core_inst/montprod_ready ),
        .I3(\core_inst/modexp_ctrl_reg [0]),
        .I4(\core_inst/modexp_ctrl_reg [1]),
        .O(\montprod_dest_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \montprod_dest_reg[1]_i_1 
       (.I0(\core_inst/modexp_ctrl_reg [2]),
        .I1(\core_inst/modexp_ctrl_reg [0]),
        .I2(\core_inst/residue_ready ),
        .I3(\core_inst/modexp_ctrl_reg [3]),
        .I4(\montprod_select_reg[2]_i_3_n_0 ),
        .O(\core_inst/montprod_dest_new ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h000000B0)) 
    \montprod_select_reg[1]_i_1 
       (.I0(\core_inst/montprod_ready ),
        .I1(\core_inst/modexp_ctrl_reg [0]),
        .I2(\core_inst/modexp_ctrl_reg [2]),
        .I3(\core_inst/modexp_ctrl_reg [3]),
        .I4(\core_inst/modexp_ctrl_reg [1]),
        .O(\core_inst/montprod_select_new [1]));
  LUT5 #(
    .INIT(32'h000000FB)) 
    \montprod_select_reg[2]_i_1 
       (.I0(\core_inst/modexp_ctrl_reg [2]),
        .I1(\core_inst/modexp_ctrl_reg [0]),
        .I2(\core_inst/residue_ready ),
        .I3(\core_inst/modexp_ctrl_reg [3]),
        .I4(\montprod_select_reg[2]_i_3_n_0 ),
        .O(\core_inst/montprod_select_we ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \montprod_select_reg[2]_i_2 
       (.I0(\core_inst/modexp_ctrl_reg [1]),
        .I1(\core_inst/modexp_ctrl_reg [0]),
        .I2(\core_inst/last_iteration ),
        .I3(\core_inst/modexp_ctrl_reg [3]),
        .I4(\core_inst/modexp_ctrl_reg [2]),
        .O(\core_inst/montprod_select_new [2]));
  LUT6 #(
    .INIT(64'h4CC37CCF4CC07CCC)) 
    \montprod_select_reg[2]_i_3 
       (.I0(\core_inst/last_iteration ),
        .I1(\core_inst/modexp_ctrl_reg [1]),
        .I2(\core_inst/modexp_ctrl_reg [0]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .I4(\core_inst/montprod_ready ),
        .I5(\montprod_select_reg[2]_i_4_n_0 ),
        .O(\montprod_select_reg[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \montprod_select_reg[2]_i_4 
       (.I0(\core_inst/residue_valid_reg ),
        .I1(start_reg),
        .O(\montprod_select_reg[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    montprod_select_we0_carry__0_i_1
       (.I0(\core_inst/exponent_length_m1_carry__0_n_0 ),
        .I1(\core_inst/loop_counter_reg [12]),
        .O(montprod_select_we0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h0180)) 
    montprod_select_we0_carry_i_1
       (.I0(\core_inst/loop_counter_reg [10]),
        .I1(\core_inst/loop_counter_reg [11]),
        .I2(\core_inst/loop_counter_reg [9]),
        .I3(\core_inst/exponent_length_m1_carry__0_n_0 ),
        .O(montprod_select_we0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    montprod_select_we0_carry_i_2
       (.I0(\core_inst/loop_counter_reg [8]),
        .I1(\core_inst/exponent_length_m1_carry__0_n_0 ),
        .I2(\core_inst/loop_counter_reg [6]),
        .I3(\core_inst/p_1_in [1]),
        .I4(\core_inst/loop_counter_reg [7]),
        .I5(\core_inst/p_1_in [2]),
        .O(montprod_select_we0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    montprod_select_we0_carry_i_3
       (.I0(\core_inst/loop_counter_reg [3]),
        .I1(\core_inst/exponent_length_m1_carry_n_5 ),
        .I2(\core_inst/loop_counter_reg [4]),
        .I3(\core_inst/exponent_length_m1_carry_n_4 ),
        .I4(\core_inst/p_1_in [0]),
        .I5(\core_inst/loop_counter_reg [5]),
        .O(montprod_select_we0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    montprod_select_we0_carry_i_4
       (.I0(exponent_length_reg[0]),
        .I1(\core_inst/loop_counter_reg [0]),
        .I2(\core_inst/loop_counter_reg [2]),
        .I3(\core_inst/exponent_length_m1_carry_n_6 ),
        .I4(\core_inst/loop_counter_reg [1]),
        .I5(\core_inst/exponent_length_m1_carry_n_7 ),
        .O(montprod_select_we0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000020200)) 
    \one_reg[0]_i_1 
       (.I0(\one_reg[0]_i_2_n_0 ),
        .I1(\one_reg[0]_i_3_n_0 ),
        .I2(\one_reg[0]_i_4_n_0 ),
        .I3(\s_mem_read_addr_reg[5]_i_2_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [5]),
        .I5(\one_reg[0]_i_5_n_0 ),
        .O(\core_inst/one_new ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \one_reg[0]_i_2 
       (.I0(\core_inst/residue_inst/in6 [7]),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .O(\one_reg[0]_i_2_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \one_reg[0]_i_3 
       (.I0(\core_inst/residue_inst/in6 [6]),
        .I1(\core_inst/message_mem_int_rd_addr [6]),
        .O(\one_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBBFEFFE)) 
    \one_reg[0]_i_4 
       (.I0(\one_reg[0]_i_6_n_0 ),
        .I1(\one_reg[0]_i_7_n_0 ),
        .I2(\one_reg[0]_i_8_n_0 ),
        .I3(modulus_length_reg[1]),
        .I4(modulus_length_reg[0]),
        .I5(\one_reg[0]_i_9_n_0 ),
        .O(\one_reg[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA200A25D)) 
    \one_reg[0]_i_5 
       (.I0(\core_inst/montprod_opm_addr [4]),
        .I1(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(\s_mem_read_addr_reg[4]_i_2_n_0 ),
        .I4(\core_inst/montprod_inst/b_bit_index_we ),
        .O(\one_reg[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA200A25D)) 
    \one_reg[0]_i_6 
       (.I0(\core_inst/montprod_opm_addr [3]),
        .I1(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(\s_mem_read_addr_reg[3]_i_2_n_0 ),
        .I4(\core_inst/montprod_inst/b_bit_index_we ),
        .O(\one_reg[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0D00DDDD)) 
    \one_reg[0]_i_7 
       (.I0(\core_inst/montprod_inst/b_bit_index_we ),
        .I1(modulus_length_reg[0]),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I4(\core_inst/montprod_opm_addr [0]),
        .O(\one_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h007D00007D7D7D7D)) 
    \one_reg[0]_i_8 
       (.I0(\core_inst/montprod_inst/b_bit_index_we ),
        .I1(modulus_length_reg[0]),
        .I2(modulus_length_reg[1]),
        .I3(\core_inst/montprod_inst/s_mux_new [0]),
        .I4(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I5(\core_inst/montprod_opm_addr [1]),
        .O(\one_reg[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA200A25D)) 
    \one_reg[0]_i_9 
       (.I0(\core_inst/montprod_opm_addr [2]),
        .I1(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(\s_mem_read_addr_reg[2]_i_2_n_0 ),
        .I4(\core_inst/montprod_inst/b_bit_index_we ),
        .O(\one_reg[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ptr_reg[0]_i_1 
       (.I0(\ptr_reg[5]_i_3_n_0 ),
        .I1(\core_inst/result_mem/ptr_reg_reg [0]),
        .O(\core_inst/result_mem/ptr_new [0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ptr_reg[0]_i_1__0 
       (.I0(\ptr_reg[7]_i_3_n_0 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [0]),
        .O(ptr_new[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ptr_reg[0]_i_1__1 
       (.I0(\ptr_reg[7]_i_3__0_n_0 ),
        .I1(\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 ),
        .O(ptr_new__1[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ptr_reg[0]_i_1__2 
       (.I0(\ptr_reg[7]_i_3__1_n_0 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 ),
        .O(ptr_new__0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ptr_reg[0]_rep__0_i_1 
       (.I0(\ptr_reg[7]_i_3_n_0 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [0]),
        .O(\ptr_reg[0]_rep__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ptr_reg[0]_rep__0_i_1__0 
       (.I0(\ptr_reg[7]_i_3__1_n_0 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 ),
        .O(\ptr_reg[0]_rep__0_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ptr_reg[0]_rep_i_1 
       (.I0(\ptr_reg[7]_i_3_n_0 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [0]),
        .O(\ptr_reg[0]_rep_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ptr_reg[0]_rep_i_1__0 
       (.I0(\ptr_reg[7]_i_3__1_n_0 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 ),
        .O(\ptr_reg[0]_rep_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ptr_reg[0]_rep_i_1__1 
       (.I0(\ptr_reg[7]_i_3__0_n_0 ),
        .I1(\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 ),
        .O(\ptr_reg[0]_rep_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[1]_i_1 
       (.I0(\ptr_reg[5]_i_3_n_0 ),
        .I1(\core_inst/result_mem/ptr_reg_reg [1]),
        .I2(\core_inst/result_mem/ptr_reg_reg [0]),
        .O(\core_inst/result_mem/ptr_new [1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[1]_i_1__0 
       (.I0(\ptr_reg[7]_i_3_n_0 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [1]),
        .I2(\core_inst/exponent_mem/ptr_reg_reg [0]),
        .O(ptr_new[1]));
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[1]_i_1__1 
       (.I0(\ptr_reg[7]_i_3__0_n_0 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [1]),
        .I2(\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 ),
        .O(ptr_new__1[1]));
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[1]_i_1__2 
       (.I0(\ptr_reg[7]_i_3__1_n_0 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ),
        .I2(\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 ),
        .O(ptr_new__0[1]));
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[1]_rep__0_i_1 
       (.I0(\ptr_reg[7]_i_3_n_0 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [1]),
        .I2(\core_inst/exponent_mem/ptr_reg_reg [0]),
        .O(\ptr_reg[1]_rep__0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[1]_rep_i_1 
       (.I0(\ptr_reg[7]_i_3_n_0 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [1]),
        .I2(\core_inst/exponent_mem/ptr_reg_reg [0]),
        .O(\ptr_reg[1]_rep_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[1]_rep_i_1__0 
       (.I0(\ptr_reg[7]_i_3__1_n_0 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ),
        .I2(\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 ),
        .O(\ptr_reg[1]_rep_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[1]_rep_i_1__1 
       (.I0(\ptr_reg[7]_i_3__0_n_0 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [1]),
        .I2(\core_inst/message_mem/ptr_reg_reg [0]),
        .O(\ptr_reg[1]_rep_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h2A80)) 
    \ptr_reg[2]_i_1 
       (.I0(\ptr_reg[5]_i_3_n_0 ),
        .I1(\core_inst/result_mem/ptr_reg_reg [0]),
        .I2(\core_inst/result_mem/ptr_reg_reg [1]),
        .I3(\core_inst/result_mem/ptr_reg_reg [2]),
        .O(\core_inst/result_mem/ptr_new [2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \ptr_reg[2]_i_1__0 
       (.I0(\ptr_reg[7]_i_3_n_0 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [0]),
        .I2(\core_inst/exponent_mem/ptr_reg_reg [1]),
        .I3(\core_inst/exponent_mem/ptr_reg_reg [2]),
        .O(ptr_new[2]));
  LUT4 #(
    .INIT(16'h2A80)) 
    \ptr_reg[2]_i_1__1 
       (.I0(\ptr_reg[7]_i_3__0_n_0 ),
        .I1(\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 ),
        .I2(\core_inst/message_mem/ptr_reg_reg [1]),
        .I3(\core_inst/message_mem/ptr_reg_reg [2]),
        .O(ptr_new__1[2]));
  LUT4 #(
    .INIT(16'h2A80)) 
    \ptr_reg[2]_i_1__2 
       (.I0(\ptr_reg[7]_i_3__1_n_0 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 ),
        .I2(\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ),
        .I3(\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ),
        .O(ptr_new__0[2]));
  LUT4 #(
    .INIT(16'h2A80)) 
    \ptr_reg[2]_rep_i_1 
       (.I0(\ptr_reg[7]_i_3_n_0 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [0]),
        .I2(\core_inst/exponent_mem/ptr_reg_reg [1]),
        .I3(\core_inst/exponent_mem/ptr_reg_reg [2]),
        .O(\ptr_reg[2]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2A80)) 
    \ptr_reg[2]_rep_i_1__0 
       (.I0(\ptr_reg[7]_i_3__0_n_0 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [0]),
        .I2(\core_inst/message_mem/ptr_reg_reg [1]),
        .I3(\core_inst/message_mem/ptr_reg_reg [2]),
        .O(\ptr_reg[2]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2A80)) 
    \ptr_reg[2]_rep_i_1__1 
       (.I0(\ptr_reg[7]_i_3__1_n_0 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 ),
        .I2(\core_inst/modulus_mem/ptr_reg_reg[1]_rep_n_0 ),
        .I3(\core_inst/modulus_mem/ptr_reg_reg[2]_rep_n_0 ),
        .O(\ptr_reg[2]_rep_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \ptr_reg[3]_i_1 
       (.I0(\ptr_reg[5]_i_3_n_0 ),
        .I1(\core_inst/result_mem/ptr_reg_reg [1]),
        .I2(\core_inst/result_mem/ptr_reg_reg [0]),
        .I3(\core_inst/result_mem/ptr_reg_reg [2]),
        .I4(\core_inst/result_mem/ptr_reg_reg [3]),
        .O(\core_inst/result_mem/ptr_new [3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \ptr_reg[3]_i_1__0 
       (.I0(\ptr_reg[7]_i_3_n_0 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [1]),
        .I2(\core_inst/exponent_mem/ptr_reg_reg [0]),
        .I3(\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ),
        .I4(\core_inst/exponent_mem/ptr_reg_reg [3]),
        .O(ptr_new[3]));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \ptr_reg[3]_i_1__1 
       (.I0(\ptr_reg[7]_i_3__0_n_0 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [1]),
        .I2(\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 ),
        .I3(\core_inst/message_mem/ptr_reg_reg [2]),
        .I4(\core_inst/message_mem/ptr_reg_reg [3]),
        .O(ptr_new__1[3]));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \ptr_reg[3]_i_1__2 
       (.I0(\ptr_reg[7]_i_3__1_n_0 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [1]),
        .I2(\core_inst/modulus_mem/ptr_reg_reg [0]),
        .I3(\core_inst/modulus_mem/ptr_reg_reg [2]),
        .I4(\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ),
        .O(ptr_new__0[3]));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \ptr_reg[3]_rep_i_1 
       (.I0(\ptr_reg[7]_i_3_n_0 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [1]),
        .I2(\core_inst/exponent_mem/ptr_reg_reg [0]),
        .I3(\core_inst/exponent_mem/ptr_reg_reg [2]),
        .I4(\core_inst/exponent_mem/ptr_reg_reg [3]),
        .O(\ptr_reg[3]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \ptr_reg[3]_rep_i_1__0 
       (.I0(\ptr_reg[7]_i_3__1_n_0 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [1]),
        .I2(\core_inst/modulus_mem/ptr_reg_reg [0]),
        .I3(\core_inst/modulus_mem/ptr_reg_reg [2]),
        .I4(\core_inst/modulus_mem/ptr_reg_reg[3]_rep_n_0 ),
        .O(\ptr_reg[3]_rep_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \ptr_reg[3]_rep_i_1__1 
       (.I0(\ptr_reg[7]_i_3__0_n_0 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [1]),
        .I2(\core_inst/message_mem/ptr_reg_reg [0]),
        .I3(\core_inst/message_mem/ptr_reg_reg [2]),
        .I4(\core_inst/message_mem/ptr_reg_reg [3]),
        .O(\ptr_reg[3]_rep_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \ptr_reg[4]_i_1 
       (.I0(\ptr_reg[5]_i_3_n_0 ),
        .I1(\core_inst/result_mem/ptr_reg_reg [2]),
        .I2(\core_inst/result_mem/ptr_reg_reg [0]),
        .I3(\core_inst/result_mem/ptr_reg_reg [1]),
        .I4(\core_inst/result_mem/ptr_reg_reg [3]),
        .I5(\core_inst/result_mem/ptr_reg_reg [4]),
        .O(\core_inst/result_mem/ptr_new [4]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \ptr_reg[4]_i_1__0 
       (.I0(\ptr_reg[7]_i_3_n_0 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [2]),
        .I2(\core_inst/exponent_mem/ptr_reg_reg [0]),
        .I3(\core_inst/exponent_mem/ptr_reg_reg [1]),
        .I4(\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ),
        .I5(\core_inst/exponent_mem/ptr_reg_reg [4]),
        .O(ptr_new[4]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \ptr_reg[4]_i_1__1 
       (.I0(\ptr_reg[7]_i_3__0_n_0 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [2]),
        .I2(\core_inst/message_mem/ptr_reg_reg[0]_rep_n_0 ),
        .I3(\core_inst/message_mem/ptr_reg_reg [1]),
        .I4(\core_inst/message_mem/ptr_reg_reg [3]),
        .I5(\core_inst/message_mem/ptr_reg_reg [4]),
        .O(ptr_new__1[4]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \ptr_reg[4]_i_1__2 
       (.I0(\ptr_reg[7]_i_3__1_n_0 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [2]),
        .I2(\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 ),
        .I3(\core_inst/modulus_mem/ptr_reg_reg [1]),
        .I4(\core_inst/modulus_mem/ptr_reg_reg [3]),
        .I5(\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ),
        .O(ptr_new__0[4]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \ptr_reg[4]_rep__0_i_1 
       (.I0(\ptr_reg[7]_i_3__1_n_0 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [2]),
        .I2(\core_inst/modulus_mem/ptr_reg_reg[0]_rep__0_n_0 ),
        .I3(\core_inst/modulus_mem/ptr_reg_reg [1]),
        .I4(\core_inst/modulus_mem/ptr_reg_reg [3]),
        .I5(\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ),
        .O(\ptr_reg[4]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \ptr_reg[4]_rep_i_1 
       (.I0(\ptr_reg[7]_i_3_n_0 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg[2]_rep_n_0 ),
        .I2(\core_inst/exponent_mem/ptr_reg_reg [0]),
        .I3(\core_inst/exponent_mem/ptr_reg_reg [1]),
        .I4(\core_inst/exponent_mem/ptr_reg_reg [3]),
        .I5(\core_inst/exponent_mem/ptr_reg_reg [4]),
        .O(\ptr_reg[4]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \ptr_reg[4]_rep_i_1__0 
       (.I0(\ptr_reg[7]_i_3__1_n_0 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [2]),
        .I2(\core_inst/modulus_mem/ptr_reg_reg [0]),
        .I3(\core_inst/modulus_mem/ptr_reg_reg [1]),
        .I4(\core_inst/modulus_mem/ptr_reg_reg [3]),
        .I5(\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ),
        .O(\ptr_reg[4]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \ptr_reg[4]_rep_i_1__1 
       (.I0(\ptr_reg[7]_i_3__0_n_0 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [2]),
        .I2(\core_inst/message_mem/ptr_reg_reg [0]),
        .I3(\core_inst/message_mem/ptr_reg_reg [1]),
        .I4(\core_inst/message_mem/ptr_reg_reg [3]),
        .I5(\core_inst/message_mem/ptr_reg_reg [4]),
        .O(\ptr_reg[4]_rep_i_1__1_n_0 ));
  (* \PinAttr:I2:HOLD_DETOUR  = "1508" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1593" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "1636" *) 
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \ptr_reg[5]_i_1 
       (.I0(\ptr_reg[5]_i_3_n_0 ),
        .I1(\exponent_length_reg[7]_i_3_n_0 ),
        .I2(address_IBUF[6]),
        .I3(address_IBUF[1]),
        .I4(address_IBUF[0]),
        .I5(\exponent_length_reg[7]_i_2_n_0 ),
        .O(\core_inst/result_mem/ptr_we ));
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[5]_i_1__0 
       (.I0(\ptr_reg[7]_i_3_n_0 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [5]),
        .I2(\ptr_reg[5]_i_2__0_n_0 ),
        .O(ptr_new[5]));
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[5]_i_1__1 
       (.I0(\ptr_reg[7]_i_3__0_n_0 ),
        .I1(\ptr_reg[5]_i_2__2_n_0 ),
        .I2(\core_inst/message_mem/ptr_reg_reg [5]),
        .O(ptr_new__1[5]));
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[5]_i_1__2 
       (.I0(\ptr_reg[7]_i_3__1_n_0 ),
        .I1(\ptr_reg[5]_i_2__1_n_0 ),
        .I2(\core_inst/modulus_mem/ptr_reg_reg [5]),
        .O(ptr_new__0[5]));
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[5]_i_2 
       (.I0(\ptr_reg[5]_i_3_n_0 ),
        .I1(\core_inst/result_mem/ptr_reg_reg [5]),
        .I2(\ptr_reg[5]_i_4_n_0 ),
        .O(\core_inst/result_mem/ptr_new [5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ptr_reg[5]_i_2__0 
       (.I0(\core_inst/exponent_mem/ptr_reg_reg [3]),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [1]),
        .I2(\core_inst/exponent_mem/ptr_reg_reg [0]),
        .I3(\core_inst/exponent_mem/ptr_reg_reg [2]),
        .I4(\core_inst/exponent_mem/ptr_reg_reg [4]),
        .O(\ptr_reg[5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ptr_reg[5]_i_2__1 
       (.I0(\core_inst/modulus_mem/ptr_reg_reg [3]),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [1]),
        .I2(\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 ),
        .I3(\core_inst/modulus_mem/ptr_reg_reg [2]),
        .I4(\core_inst/modulus_mem/ptr_reg_reg [4]),
        .O(\ptr_reg[5]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ptr_reg[5]_i_2__2 
       (.I0(\core_inst/message_mem/ptr_reg_reg [3]),
        .I1(\core_inst/message_mem/ptr_reg_reg [1]),
        .I2(\core_inst/message_mem/ptr_reg_reg [0]),
        .I3(\core_inst/message_mem/ptr_reg_reg [2]),
        .I4(\core_inst/message_mem/ptr_reg_reg [4]),
        .O(\ptr_reg[5]_i_2__2_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "1350" *) 
  (* \PinAttr:I1:HOLD_DETOUR  = "1432" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "1459" *) 
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \ptr_reg[5]_i_3 
       (.I0(address_IBUF[6]),
        .I1(address_IBUF[4]),
        .I2(address_IBUF[0]),
        .I3(\ptr_reg[5]_i_5_n_0 ),
        .I4(\ptr_reg[7]_i_5_n_0 ),
        .I5(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .O(\ptr_reg[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ptr_reg[5]_i_4 
       (.I0(\core_inst/result_mem/ptr_reg_reg [4]),
        .I1(\core_inst/result_mem/ptr_reg_reg [3]),
        .I2(\core_inst/result_mem/ptr_reg_reg [1]),
        .I3(\core_inst/result_mem/ptr_reg_reg [0]),
        .I4(\core_inst/result_mem/ptr_reg_reg [2]),
        .O(\ptr_reg[5]_i_4_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "1130" *) 
  (* \PinAttr:I1:HOLD_DETOUR  = "1130" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ptr_reg[5]_i_5 
       (.I0(address_IBUF[5]),
        .I1(address_IBUF[3]),
        .O(\ptr_reg[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[5]_rep_i_1 
       (.I0(\ptr_reg[7]_i_3_n_0 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [5]),
        .I2(\ptr_reg[5]_i_2__0_n_0 ),
        .O(\ptr_reg[5]_rep_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[5]_rep_i_1__0 
       (.I0(\ptr_reg[7]_i_3__1_n_0 ),
        .I1(\ptr_reg[5]_i_2__1_n_0 ),
        .I2(\core_inst/modulus_mem/ptr_reg_reg [5]),
        .O(\ptr_reg[5]_rep_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[5]_rep_i_1__1 
       (.I0(\ptr_reg[7]_i_3__0_n_0 ),
        .I1(\ptr_reg[5]_i_2__2_n_0 ),
        .I2(\core_inst/message_mem/ptr_reg_reg [5]),
        .O(\ptr_reg[5]_rep_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[6]_i_1 
       (.I0(\ptr_reg[5]_i_3_n_0 ),
        .I1(\core_inst/result_mem/ptr_reg [6]),
        .I2(\ptr_reg[7]_i_2__1_n_0 ),
        .O(\core_inst/result_mem/ptr_new [6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[6]_i_1__0 
       (.I0(\ptr_reg[7]_i_3_n_0 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [6]),
        .I2(\ptr_reg[7]_i_7_n_0 ),
        .O(ptr_new[6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[6]_i_1__1 
       (.I0(\ptr_reg[7]_i_3__0_n_0 ),
        .I1(\ptr_reg[7]_i_4__1_n_0 ),
        .I2(\core_inst/message_mem/ptr_reg_reg [6]),
        .O(ptr_new__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[6]_i_1__2 
       (.I0(\ptr_reg[7]_i_3__1_n_0 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [6]),
        .I2(\ptr_reg[7]_i_5__1_n_0 ),
        .O(ptr_new__0[6]));
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[6]_rep_i_1 
       (.I0(\ptr_reg[7]_i_3_n_0 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [6]),
        .I2(\ptr_reg[7]_i_7_n_0 ),
        .O(\ptr_reg[6]_rep_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[6]_rep_i_1__0 
       (.I0(\ptr_reg[7]_i_3__1_n_0 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [6]),
        .I2(\ptr_reg[7]_i_5__1_n_0 ),
        .O(\ptr_reg[6]_rep_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \ptr_reg[6]_rep_i_1__1 
       (.I0(\ptr_reg[7]_i_3__0_n_0 ),
        .I1(\ptr_reg[7]_i_4__1_n_0 ),
        .I2(\core_inst/message_mem/ptr_reg_reg [6]),
        .O(\ptr_reg[6]_rep_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \ptr_reg[7]_i_1 
       (.I0(\core_inst/result_mem/ptr_reg [7]),
        .I1(\core_inst/result_mem/ptr_reg [6]),
        .I2(\ptr_reg[7]_i_2__1_n_0 ),
        .I3(\ptr_reg[5]_i_3_n_0 ),
        .O(\core_inst/result_mem/ptr_new [7]));
  (* \PinAttr:I1:HOLD_DETOUR  = "1500" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "1501" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1496" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "1444" *) 
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \ptr_reg[7]_i_1__0 
       (.I0(\ptr_reg[7]_i_3__1_n_0 ),
        .I1(address_IBUF[1]),
        .I2(address_IBUF[2]),
        .I3(address_IBUF[5]),
        .I4(address_IBUF[6]),
        .I5(\ptr_reg[7]_i_4__0_n_0 ),
        .O(\core_inst/modulus_mem/ptr_we ));
  (* \PinAttr:I2:HOLD_DETOUR  = "1396" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1415" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "1157" *) 
  (* \PinAttr:I5:HOLD_DETOUR  = "1416" *) 
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    \ptr_reg[7]_i_1__1 
       (.I0(\ptr_reg[7]_i_3__0_n_0 ),
        .I1(\ptr_reg[7]_i_4__0_n_0 ),
        .I2(address_IBUF[1]),
        .I3(address_IBUF[2]),
        .I4(address_IBUF[6]),
        .I5(address_IBUF[5]),
        .O(\core_inst/message_mem/ptr_we ));
  (* \PinAttr:I2:HOLD_DETOUR  = "1462" *) 
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \ptr_reg[7]_i_1__2 
       (.I0(\ptr_reg[7]_i_3_n_0 ),
        .I1(\ptr_reg[7]_i_4_n_0 ),
        .I2(address_IBUF[0]),
        .I3(\ptr_reg[7]_i_5_n_0 ),
        .I4(\ptr_reg[7]_i_6_n_0 ),
        .I5(\exponent_length_reg[7]_i_3_n_0 ),
        .O(\core_inst/exponent_mem/ptr_we ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \ptr_reg[7]_i_2 
       (.I0(\ptr_reg[7]_i_3_n_0 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/ptr_reg_reg [6]),
        .I3(\ptr_reg[7]_i_7_n_0 ),
        .O(ptr_new[7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \ptr_reg[7]_i_2__0 
       (.I0(\ptr_reg[7]_i_3__0_n_0 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [6]),
        .I2(\ptr_reg[7]_i_4__1_n_0 ),
        .I3(\core_inst/message_mem/ptr_reg_reg [7]),
        .O(ptr_new__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ptr_reg[7]_i_2__1 
       (.I0(\core_inst/result_mem/ptr_reg_reg [2]),
        .I1(\core_inst/result_mem/ptr_reg_reg [0]),
        .I2(\core_inst/result_mem/ptr_reg_reg [1]),
        .I3(\core_inst/result_mem/ptr_reg_reg [3]),
        .I4(\core_inst/result_mem/ptr_reg_reg [4]),
        .I5(\core_inst/result_mem/ptr_reg_reg [5]),
        .O(\ptr_reg[7]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \ptr_reg[7]_i_2__2 
       (.I0(\ptr_reg[7]_i_5__1_n_0 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [6]),
        .I2(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I3(\ptr_reg[7]_i_3__1_n_0 ),
        .O(ptr_new__0[7]));
  (* \PinAttr:I1:HOLD_DETOUR  = "1228" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "1313" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1360" *) 
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \ptr_reg[7]_i_3 
       (.I0(exponent_mem_api_wr4_out),
        .I1(address_IBUF[6]),
        .I2(address_IBUF[4]),
        .I3(address_IBUF[0]),
        .I4(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I5(\ptr_reg[7]_i_8_n_0 ),
        .O(\ptr_reg[7]_i_3_n_0 ));
  (* \PinAttr:I1:HOLD_DETOUR  = "1438" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "1449" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1462" *) 
  LUT6 #(
    .INIT(64'h000000000C000800)) 
    \ptr_reg[7]_i_3__0 
       (.I0(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I1(address_IBUF[4]),
        .I2(address_IBUF[2]),
        .I3(address_IBUF[0]),
        .I4(\exponent_length_reg[7]_i_3_n_0 ),
        .I5(\ptr_reg[7]_i_5__0_n_0 ),
        .O(\ptr_reg[7]_i_3__0_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "1424" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "1516" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1534" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "1532" *) 
  (* \PinAttr:I5:HOLD_DETOUR  = "1553" *) 
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \ptr_reg[7]_i_3__1 
       (.I0(cs_IBUF),
        .I1(\ptr_reg[7]_i_6__0_n_0 ),
        .I2(address_IBUF[3]),
        .I3(address_IBUF[5]),
        .I4(address_IBUF[4]),
        .I5(address_IBUF[0]),
        .O(\ptr_reg[7]_i_3__1_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "1165" *) 
  (* \PinAttr:I1:HOLD_DETOUR  = "1062" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ptr_reg[7]_i_4 
       (.I0(address_IBUF[5]),
        .I1(address_IBUF[6]),
        .O(\ptr_reg[7]_i_4_n_0 ));
  (* \PinAttr:I1:HOLD_DETOUR  = "998" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1239" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "1265" *) 
  (* \PinAttr:I5:HOLD_DETOUR  = "1241" *) 
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \ptr_reg[7]_i_4__0 
       (.I0(address_IBUF[7]),
        .I1(cs_IBUF),
        .I2(we_IBUF),
        .I3(address_IBUF[3]),
        .I4(address_IBUF[0]),
        .I5(address_IBUF[4]),
        .O(\ptr_reg[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ptr_reg[7]_i_4__1 
       (.I0(\core_inst/message_mem/ptr_reg_reg [4]),
        .I1(\core_inst/message_mem/ptr_reg_reg [2]),
        .I2(\core_inst/message_mem/ptr_reg_reg [0]),
        .I3(\core_inst/message_mem/ptr_reg_reg [1]),
        .I4(\core_inst/message_mem/ptr_reg_reg [3]),
        .I5(\core_inst/message_mem/ptr_reg_reg [5]),
        .O(\ptr_reg[7]_i_4__1_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "1298" *) 
  (* \PinAttr:I1:HOLD_DETOUR  = "1292" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ptr_reg[7]_i_5 
       (.I0(address_IBUF[2]),
        .I1(address_IBUF[1]),
        .O(\ptr_reg[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \ptr_reg[7]_i_5__0 
       (.I0(address_IBUF[3]),
        .I1(address_IBUF[5]),
        .I2(address_IBUF[1]),
        .I3(address_IBUF[6]),
        .O(\ptr_reg[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ptr_reg[7]_i_5__1 
       (.I0(\core_inst/modulus_mem/ptr_reg_reg[4]_rep__0_n_0 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [2]),
        .I2(\core_inst/modulus_mem/ptr_reg_reg[0]_rep_n_0 ),
        .I3(\core_inst/modulus_mem/ptr_reg_reg [1]),
        .I4(\core_inst/modulus_mem/ptr_reg_reg [3]),
        .I5(\core_inst/modulus_mem/ptr_reg_reg [5]),
        .O(\ptr_reg[7]_i_5__1_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "1099" *) 
  (* \PinAttr:I1:HOLD_DETOUR  = "1084" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ptr_reg[7]_i_6 
       (.I0(address_IBUF[3]),
        .I1(address_IBUF[4]),
        .O(\ptr_reg[7]_i_6_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "1194" *) 
  (* \PinAttr:I1:HOLD_DETOUR  = "1292" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "1298" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1182" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ptr_reg[7]_i_6__0 
       (.I0(address_IBUF[6]),
        .I1(address_IBUF[1]),
        .I2(address_IBUF[2]),
        .I3(address_IBUF[7]),
        .O(\ptr_reg[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ptr_reg[7]_i_7 
       (.I0(\core_inst/exponent_mem/ptr_reg_reg [4]),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [2]),
        .I2(\core_inst/exponent_mem/ptr_reg_reg [0]),
        .I3(\core_inst/exponent_mem/ptr_reg_reg [1]),
        .I4(\core_inst/exponent_mem/ptr_reg_reg[3]_rep_n_0 ),
        .I5(\core_inst/exponent_mem/ptr_reg_reg [5]),
        .O(\ptr_reg[7]_i_7_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "1239" *) 
  (* \PinAttr:I1:HOLD_DETOUR  = "1222" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "1124" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "1236" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ptr_reg[7]_i_8 
       (.I0(address_IBUF[5]),
        .I1(address_IBUF[3]),
        .I2(address_IBUF[1]),
        .I3(address_IBUF[2]),
        .O(\ptr_reg[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8788FFFF87880000)) 
    q_reg_i_1
       (.I0(\core_inst/montprod_opa_data [0]),
        .I1(\core_inst/montprod_inst/b_new ),
        .I2(\core_inst/montprod_inst/first_iteration_reg ),
        .I3(\core_inst/result_mem_int_wr_data [0]),
        .I4(\core_inst/montprod_inst/bq_we ),
        .I5(\core_inst/montprod_inst/q_reg ),
        .O(q_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q_reg_i_15
       (.I0(\core_inst/p_mem_rd1_data [13]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [13]),
        .I3(\core_inst/montprod_select_reg [2]),
        .I4(\core_inst/montprod_inst/b_bit_index_reg [0]),
        .I5(q_reg_i_31_n_0),
        .O(q_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q_reg_i_16
       (.I0(\core_inst/p_mem_rd1_data [15]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [15]),
        .I3(\core_inst/montprod_select_reg [2]),
        .I4(\core_inst/montprod_inst/b_bit_index_reg [0]),
        .I5(q_reg_i_32_n_0),
        .O(q_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q_reg_i_17
       (.I0(\core_inst/p_mem_rd1_data [9]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [9]),
        .I3(\core_inst/montprod_select_reg [2]),
        .I4(\core_inst/montprod_inst/b_bit_index_reg [0]),
        .I5(q_reg_i_33_n_0),
        .O(q_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q_reg_i_18
       (.I0(\core_inst/p_mem_rd1_data [11]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [11]),
        .I3(\core_inst/montprod_select_reg [2]),
        .I4(\core_inst/montprod_inst/b_bit_index_reg [0]),
        .I5(q_reg_i_34_n_0),
        .O(q_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q_reg_i_19
       (.I0(\core_inst/p_mem_rd1_data [5]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [5]),
        .I3(\core_inst/montprod_select_reg [2]),
        .I4(\core_inst/montprod_inst/b_bit_index_reg [0]),
        .I5(q_reg_i_35_n_0),
        .O(q_reg_i_19_n_0));
  LUT5 #(
    .INIT(32'h33003B08)) 
    q_reg_i_2
       (.I0(\core_inst/result_mem_int_rd_data [0]),
        .I1(\core_inst/montprod_select_reg [2]),
        .I2(\core_inst/montprod_select_reg [1]),
        .I3(q_reg_i_4_n_0),
        .I4(\core_inst/montprod_dest_reg [0]),
        .O(\core_inst/montprod_opa_data [0]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q_reg_i_20
       (.I0(\core_inst/p_mem_rd1_data [7]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [7]),
        .I3(\core_inst/montprod_select_reg [2]),
        .I4(\core_inst/montprod_inst/b_bit_index_reg [0]),
        .I5(q_reg_i_36_n_0),
        .O(q_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q_reg_i_21
       (.I0(\core_inst/p_mem_rd1_data [1]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [1]),
        .I3(\core_inst/montprod_select_reg [2]),
        .I4(\core_inst/montprod_inst/b_bit_index_reg [0]),
        .I5(q_reg_i_37_n_0),
        .O(q_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q_reg_i_22
       (.I0(\core_inst/p_mem_rd1_data [3]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [3]),
        .I3(\core_inst/montprod_select_reg [2]),
        .I4(\core_inst/montprod_inst/b_bit_index_reg [0]),
        .I5(q_reg_i_38_n_0),
        .O(q_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q_reg_i_23
       (.I0(\core_inst/p_mem_rd1_data [29]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [29]),
        .I3(\core_inst/montprod_select_reg [2]),
        .I4(\core_inst/montprod_inst/b_bit_index_reg [0]),
        .I5(q_reg_i_39_n_0),
        .O(q_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q_reg_i_24
       (.I0(\core_inst/p_mem_rd1_data [31]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [31]),
        .I3(\core_inst/montprod_select_reg [2]),
        .I4(\core_inst/montprod_inst/b_bit_index_reg [0]),
        .I5(q_reg_i_40_n_0),
        .O(q_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q_reg_i_25
       (.I0(\core_inst/p_mem_rd1_data [25]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [25]),
        .I3(\core_inst/montprod_select_reg [2]),
        .I4(\core_inst/montprod_inst/b_bit_index_reg [0]),
        .I5(q_reg_i_41_n_0),
        .O(q_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q_reg_i_26
       (.I0(\core_inst/p_mem_rd1_data [27]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [27]),
        .I3(\core_inst/montprod_select_reg [2]),
        .I4(\core_inst/montprod_inst/b_bit_index_reg [0]),
        .I5(q_reg_i_42_n_0),
        .O(q_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q_reg_i_27
       (.I0(\core_inst/p_mem_rd1_data [21]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [21]),
        .I3(\core_inst/montprod_select_reg [2]),
        .I4(\core_inst/montprod_inst/b_bit_index_reg [0]),
        .I5(q_reg_i_43_n_0),
        .O(q_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q_reg_i_28
       (.I0(\core_inst/p_mem_rd1_data [23]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [23]),
        .I3(\core_inst/montprod_select_reg [2]),
        .I4(\core_inst/montprod_inst/b_bit_index_reg [0]),
        .I5(q_reg_i_44_n_0),
        .O(q_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q_reg_i_29
       (.I0(\core_inst/p_mem_rd1_data [17]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [17]),
        .I3(\core_inst/montprod_select_reg [2]),
        .I4(\core_inst/montprod_inst/b_bit_index_reg [0]),
        .I5(q_reg_i_45_n_0),
        .O(q_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    q_reg_i_30
       (.I0(\core_inst/p_mem_rd1_data [19]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [19]),
        .I3(\core_inst/montprod_select_reg [2]),
        .I4(\core_inst/montprod_inst/b_bit_index_reg [0]),
        .I5(q_reg_i_46_n_0),
        .O(q_reg_i_30_n_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    q_reg_i_31
       (.I0(\core_inst/p_mem_rd1_data [12]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [12]),
        .I3(\core_inst/montprod_select_reg [2]),
        .O(q_reg_i_31_n_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    q_reg_i_32
       (.I0(\core_inst/p_mem_rd1_data [14]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [14]),
        .I3(\core_inst/montprod_select_reg [2]),
        .O(q_reg_i_32_n_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    q_reg_i_33
       (.I0(\core_inst/p_mem_rd1_data [8]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [8]),
        .I3(\core_inst/montprod_select_reg [2]),
        .O(q_reg_i_33_n_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    q_reg_i_34
       (.I0(\core_inst/p_mem_rd1_data [10]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [10]),
        .I3(\core_inst/montprod_select_reg [2]),
        .O(q_reg_i_34_n_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    q_reg_i_35
       (.I0(\core_inst/p_mem_rd1_data [4]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [4]),
        .I3(\core_inst/montprod_select_reg [2]),
        .O(q_reg_i_35_n_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    q_reg_i_36
       (.I0(\core_inst/p_mem_rd1_data [6]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [6]),
        .I3(\core_inst/montprod_select_reg [2]),
        .O(q_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'h0030BBBB00308888)) 
    q_reg_i_37
       (.I0(\core_inst/p_mem_rd1_data [0]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/b_one_reg ),
        .I3(\core_inst/montprod_dest_reg [0]),
        .I4(\core_inst/montprod_select_reg [2]),
        .I5(\core_inst/residue_mem_montprod_read_data [0]),
        .O(q_reg_i_37_n_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    q_reg_i_38
       (.I0(\core_inst/p_mem_rd1_data [2]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [2]),
        .I3(\core_inst/montprod_select_reg [2]),
        .O(q_reg_i_38_n_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    q_reg_i_39
       (.I0(\core_inst/p_mem_rd1_data [28]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [28]),
        .I3(\core_inst/montprod_select_reg [2]),
        .O(q_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_reg_i_4
       (.I0(\core_inst/p_mem_rd0_data [0]),
        .I1(\core_inst/result_mem_int_rd_data [0]),
        .I2(\core_inst/montprod_select_reg [1]),
        .I3(\core_inst/message_mem_int_rd_data [0]),
        .I4(\core_inst/montprod_dest_reg [0]),
        .I5(\core_inst/one_reg ),
        .O(q_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    q_reg_i_40
       (.I0(\core_inst/p_mem_rd1_data [30]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [30]),
        .I3(\core_inst/montprod_select_reg [2]),
        .O(q_reg_i_40_n_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    q_reg_i_41
       (.I0(\core_inst/p_mem_rd1_data [24]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [24]),
        .I3(\core_inst/montprod_select_reg [2]),
        .O(q_reg_i_41_n_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    q_reg_i_42
       (.I0(\core_inst/p_mem_rd1_data [26]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [26]),
        .I3(\core_inst/montprod_select_reg [2]),
        .O(q_reg_i_42_n_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    q_reg_i_43
       (.I0(\core_inst/p_mem_rd1_data [20]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [20]),
        .I3(\core_inst/montprod_select_reg [2]),
        .O(q_reg_i_43_n_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    q_reg_i_44
       (.I0(\core_inst/p_mem_rd1_data [22]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [22]),
        .I3(\core_inst/montprod_select_reg [2]),
        .O(q_reg_i_44_n_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    q_reg_i_45
       (.I0(\core_inst/p_mem_rd1_data [16]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [16]),
        .I3(\core_inst/montprod_select_reg [2]),
        .O(q_reg_i_45_n_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    q_reg_i_46
       (.I0(\core_inst/p_mem_rd1_data [18]),
        .I1(\core_inst/montprod_select_reg [1]),
        .I2(\core_inst/residue_mem_montprod_read_data [18]),
        .I3(\core_inst/montprod_select_reg [2]),
        .O(q_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_reg_i_5
       (.I0(q_reg_reg_i_7_n_0),
        .I1(q_reg_reg_i_8_n_0),
        .I2(\core_inst/montprod_inst/b_bit_index_reg [3]),
        .I3(q_reg_reg_i_9_n_0),
        .I4(\core_inst/montprod_inst/b_bit_index_reg [2]),
        .I5(q_reg_reg_i_10_n_0),
        .O(q_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_reg_i_6
       (.I0(q_reg_reg_i_11_n_0),
        .I1(q_reg_reg_i_12_n_0),
        .I2(\core_inst/montprod_inst/b_bit_index_reg [3]),
        .I3(q_reg_reg_i_13_n_0),
        .I4(\core_inst/montprod_inst/b_bit_index_reg [2]),
        .I5(q_reg_reg_i_14_n_0),
        .O(q_reg_i_6_n_0));
  MUXF7 q_reg_reg_i_10
       (.I0(q_reg_i_21_n_0),
        .I1(q_reg_i_22_n_0),
        .O(q_reg_reg_i_10_n_0),
        .S(\core_inst/montprod_inst/b_bit_index_reg [1]));
  MUXF7 q_reg_reg_i_11
       (.I0(q_reg_i_23_n_0),
        .I1(q_reg_i_24_n_0),
        .O(q_reg_reg_i_11_n_0),
        .S(\core_inst/montprod_inst/b_bit_index_reg [1]));
  MUXF7 q_reg_reg_i_12
       (.I0(q_reg_i_25_n_0),
        .I1(q_reg_i_26_n_0),
        .O(q_reg_reg_i_12_n_0),
        .S(\core_inst/montprod_inst/b_bit_index_reg [1]));
  MUXF7 q_reg_reg_i_13
       (.I0(q_reg_i_27_n_0),
        .I1(q_reg_i_28_n_0),
        .O(q_reg_reg_i_13_n_0),
        .S(\core_inst/montprod_inst/b_bit_index_reg [1]));
  MUXF7 q_reg_reg_i_14
       (.I0(q_reg_i_29_n_0),
        .I1(q_reg_i_30_n_0),
        .O(q_reg_reg_i_14_n_0),
        .S(\core_inst/montprod_inst/b_bit_index_reg [1]));
  MUXF7 q_reg_reg_i_3
       (.I0(q_reg_i_5_n_0),
        .I1(q_reg_i_6_n_0),
        .O(\core_inst/montprod_inst/b_new ),
        .S(\core_inst/montprod_inst/b_bit_index_reg [4]));
  MUXF7 q_reg_reg_i_7
       (.I0(q_reg_i_15_n_0),
        .I1(q_reg_i_16_n_0),
        .O(q_reg_reg_i_7_n_0),
        .S(\core_inst/montprod_inst/b_bit_index_reg [1]));
  MUXF7 q_reg_reg_i_8
       (.I0(q_reg_i_17_n_0),
        .I1(q_reg_i_18_n_0),
        .O(q_reg_reg_i_8_n_0),
        .S(\core_inst/montprod_inst/b_bit_index_reg [1]));
  MUXF7 q_reg_reg_i_9
       (.I0(q_reg_i_19_n_0),
        .I1(q_reg_i_20_n_0),
        .O(q_reg_reg_i_9_n_0),
        .S(\core_inst/montprod_inst/b_bit_index_reg [1]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    read_addr00_carry__0_i_1
       (.I0(\core_inst/exponent_length_m1_carry__0_n_0 ),
        .I1(\core_inst/modexp_ctrl_reg [0]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [3]),
        .I4(\core_inst/modexp_ctrl_reg [2]),
        .I5(\core_inst/loop_counter_new0 [12]),
        .O(read_addr00_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    read_addr00_carry__0_i_2
       (.I0(\core_inst/exponent_length_m1_carry__0_n_0 ),
        .I1(\core_inst/modexp_ctrl_reg [0]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [3]),
        .I4(\core_inst/modexp_ctrl_reg [2]),
        .I5(\core_inst/loop_counter_new0 [11]),
        .O(read_addr00_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    read_addr00_carry__0_i_3
       (.I0(\core_inst/exponent_length_m1_carry__0_n_0 ),
        .I1(\core_inst/modexp_ctrl_reg [0]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [3]),
        .I4(\core_inst/modexp_ctrl_reg [2]),
        .I5(\core_inst/loop_counter_new0 [10]),
        .O(read_addr00_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    read_addr00_carry__0_i_4
       (.I0(\core_inst/exponent_length_m1_carry__0_n_0 ),
        .I1(\core_inst/modexp_ctrl_reg [0]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [3]),
        .I4(\core_inst/modexp_ctrl_reg [2]),
        .I5(\core_inst/loop_counter_new0 [9]),
        .O(read_addr00_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    read_addr00_carry_i_1
       (.I0(\core_inst/exponent_length_m1_carry__0_n_0 ),
        .O(\core_inst/p_1_in [7]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    read_addr00_carry_i_2
       (.I0(\core_inst/exponent_length_m1_carry__0_n_0 ),
        .I1(\core_inst/modexp_ctrl_reg [0]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [3]),
        .I4(\core_inst/modexp_ctrl_reg [2]),
        .I5(\core_inst/loop_counter_new0 [8]),
        .O(read_addr00_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h5595555555555555)) 
    read_addr00_carry_i_3
       (.I0(\core_inst/p_1_in [2]),
        .I1(\core_inst/modexp_ctrl_reg [0]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [3]),
        .I4(\core_inst/modexp_ctrl_reg [2]),
        .I5(\core_inst/loop_counter_new0 [7]),
        .O(read_addr00_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h5595555555555555)) 
    read_addr00_carry_i_4
       (.I0(\core_inst/p_1_in [1]),
        .I1(\core_inst/modexp_ctrl_reg [0]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [3]),
        .I4(\core_inst/modexp_ctrl_reg [2]),
        .I5(\core_inst/loop_counter_new0 [6]),
        .O(read_addr00_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h5595555555555555)) 
    read_addr00_carry_i_5
       (.I0(\core_inst/p_1_in [0]),
        .I1(\core_inst/modexp_ctrl_reg [0]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [3]),
        .I4(\core_inst/modexp_ctrl_reg [2]),
        .I5(\core_inst/loop_counter_new0 [5]),
        .O(read_addr00_carry_i_5_n_0));
  OBUF \read_data_OBUF[0]_inst 
       (.I(read_data_OBUF[0]),
        .O(read_data[0]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \read_data_OBUF[0]_inst_i_1 
       (.I0(\read_data_OBUF[0]_inst_i_2_n_0 ),
        .I1(we_IBUF),
        .I2(cs_IBUF),
        .I3(address_IBUF[7]),
        .I4(\read_data_OBUF[0]_inst_i_3_n_0 ),
        .O(read_data_OBUF[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEE2222E2)) 
    \read_data_OBUF[0]_inst_i_2 
       (.I0(\read_data_OBUF[0]_inst_i_4_n_0 ),
        .I1(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I2(start_reg),
        .I3(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I4(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I5(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .O(\read_data_OBUF[0]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hD0D000D0)) 
    \read_data_OBUF[0]_inst_i_3 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[0]_inst_i_5_n_0 ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(result_mem_api_read_data[0]),
        .I4(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .O(\read_data_OBUF[0]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \read_data_OBUF[0]_inst_i_4 
       (.I0(ready),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[0] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\core_inst/cycle_ctr_low_reg_reg_n_0_[0] ),
        .I4(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I5(modulus_length_reg[0]),
        .O(\read_data_OBUF[0]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \read_data_OBUF[0]_inst_i_5 
       (.I0(exponent_length_reg[0]),
        .I1(modulus_mem_api_read_data[0]),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(exponent_mem_api_read_data[0]),
        .I4(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I5(message_mem_api_read_data[0]),
        .O(\read_data_OBUF[0]_inst_i_5_n_0 ));
  OBUF \read_data_OBUF[10]_inst 
       (.I(read_data_OBUF[10]),
        .O(read_data[10]));
  LUT6 #(
    .INIT(64'hA202A2A2A202A202)) 
    \read_data_OBUF[10]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[10]_inst_i_2_n_0 ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[10]_inst_i_3_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I5(result_mem_api_read_data[10]),
        .O(read_data_OBUF[10]));
  LUT5 #(
    .INIT(32'h50BF55BF)) 
    \read_data_OBUF[10]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[10] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\core_inst/cycle_ctr_low_reg_reg_n_0_[10] ),
        .O(\read_data_OBUF[10]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \read_data_OBUF[10]_inst_i_3 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(message_mem_api_read_data[10]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(exponent_mem_api_read_data[10]),
        .I4(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I5(modulus_mem_api_read_data[10]),
        .O(\read_data_OBUF[10]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[11]_inst 
       (.I(read_data_OBUF[11]),
        .O(read_data[11]));
  LUT6 #(
    .INIT(64'h0000000404040004)) 
    \read_data_OBUF[11]_inst_i_1 
       (.I0(address_IBUF[7]),
        .I1(cs_IBUF),
        .I2(we_IBUF),
        .I3(\read_data_OBUF[11]_inst_i_2_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I5(\read_data_OBUF[11]_inst_i_3_n_0 ),
        .O(read_data_OBUF[11]));
  LUT5 #(
    .INIT(32'hFABFFFBF)) 
    \read_data_OBUF[11]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[11] ),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I4(\core_inst/cycle_ctr_high_reg_reg_n_0_[11] ),
        .O(\read_data_OBUF[11]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA2AA0FFFA2AAFFFF)) 
    \read_data_OBUF[11]_inst_i_3 
       (.I0(\read_data_OBUF[11]_inst_i_4_n_0 ),
        .I1(exponent_mem_api_read_data[11]),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I5(result_mem_api_read_data[11]),
        .O(\read_data_OBUF[11]_inst_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \read_data_OBUF[11]_inst_i_4 
       (.I0(modulus_mem_api_read_data[11]),
        .I1(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(message_mem_api_read_data[11]),
        .O(\read_data_OBUF[11]_inst_i_4_n_0 ));
  OBUF \read_data_OBUF[12]_inst 
       (.I(read_data_OBUF[12]),
        .O(read_data[12]));
  LUT6 #(
    .INIT(64'hA202A2A2A202A202)) 
    \read_data_OBUF[12]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[12]_inst_i_2_n_0 ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[12]_inst_i_3_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I5(result_mem_api_read_data[12]),
        .O(read_data_OBUF[12]));
  LUT5 #(
    .INIT(32'hF0BFF5BF)) 
    \read_data_OBUF[12]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[12] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\core_inst/cycle_ctr_low_reg_reg_n_0_[12] ),
        .O(\read_data_OBUF[12]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \read_data_OBUF[12]_inst_i_3 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(message_mem_api_read_data[12]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(exponent_mem_api_read_data[12]),
        .I4(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I5(modulus_mem_api_read_data[12]),
        .O(\read_data_OBUF[12]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[13]_inst 
       (.I(read_data_OBUF[13]),
        .O(read_data[13]));
  LUT6 #(
    .INIT(64'h00000000FF4F0000)) 
    \read_data_OBUF[13]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I1(result_mem_api_read_data[13]),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[13]_inst_i_2_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I5(\read_data_OBUF[13]_inst_i_3_n_0 ),
        .O(read_data_OBUF[13]));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \read_data_OBUF[13]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(message_mem_api_read_data[13]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(exponent_mem_api_read_data[13]),
        .I4(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I5(modulus_mem_api_read_data[13]),
        .O(\read_data_OBUF[13]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0005000550155515)) 
    \read_data_OBUF[13]_inst_i_3 
       (.I0(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[13] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\core_inst/cycle_ctr_low_reg_reg_n_0_[13] ),
        .I5(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .O(\read_data_OBUF[13]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[14]_inst 
       (.I(read_data_OBUF[14]),
        .O(read_data[14]));
  LUT6 #(
    .INIT(64'hA202A2A2A202A202)) 
    \read_data_OBUF[14]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[14]_inst_i_2_n_0 ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[14]_inst_i_3_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I5(result_mem_api_read_data[14]),
        .O(read_data_OBUF[14]));
  LUT5 #(
    .INIT(32'h5ABF5FBF)) 
    \read_data_OBUF[14]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[14] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\core_inst/cycle_ctr_low_reg_reg_n_0_[14] ),
        .O(\read_data_OBUF[14]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \read_data_OBUF[14]_inst_i_3 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(message_mem_api_read_data[14]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(exponent_mem_api_read_data[14]),
        .I4(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I5(modulus_mem_api_read_data[14]),
        .O(\read_data_OBUF[14]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[15]_inst 
       (.I(read_data_OBUF[15]),
        .O(read_data[15]));
  LUT6 #(
    .INIT(64'h0000000404040004)) 
    \read_data_OBUF[15]_inst_i_1 
       (.I0(address_IBUF[7]),
        .I1(cs_IBUF),
        .I2(we_IBUF),
        .I3(\read_data_OBUF[15]_inst_i_2_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I5(\read_data_OBUF[15]_inst_i_3_n_0 ),
        .O(read_data_OBUF[15]));
  LUT5 #(
    .INIT(32'hFABFFFBF)) 
    \read_data_OBUF[15]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[15] ),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I4(\core_inst/cycle_ctr_high_reg_reg_n_0_[15] ),
        .O(\read_data_OBUF[15]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA2AA0FFFA2AAFFFF)) 
    \read_data_OBUF[15]_inst_i_3 
       (.I0(\read_data_OBUF[15]_inst_i_4_n_0 ),
        .I1(exponent_mem_api_read_data[15]),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I5(result_mem_api_read_data[15]),
        .O(\read_data_OBUF[15]_inst_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \read_data_OBUF[15]_inst_i_4 
       (.I0(modulus_mem_api_read_data[15]),
        .I1(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(message_mem_api_read_data[15]),
        .O(\read_data_OBUF[15]_inst_i_4_n_0 ));
  OBUF \read_data_OBUF[16]_inst 
       (.I(read_data_OBUF[16]),
        .O(read_data[16]));
  LUT6 #(
    .INIT(64'hA202A2A2A202A202)) 
    \read_data_OBUF[16]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[16]_inst_i_2_n_0 ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[16]_inst_i_3_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I5(result_mem_api_read_data[16]),
        .O(read_data_OBUF[16]));
  LUT5 #(
    .INIT(32'h5ABF5FBF)) 
    \read_data_OBUF[16]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[16] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\core_inst/cycle_ctr_low_reg_reg_n_0_[16] ),
        .O(\read_data_OBUF[16]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \read_data_OBUF[16]_inst_i_3 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(message_mem_api_read_data[16]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(exponent_mem_api_read_data[16]),
        .I4(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I5(modulus_mem_api_read_data[16]),
        .O(\read_data_OBUF[16]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[17]_inst 
       (.I(read_data_OBUF[17]),
        .O(read_data[17]));
  LUT6 #(
    .INIT(64'hA202A2A2A202A202)) 
    \read_data_OBUF[17]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[17]_inst_i_2_n_0 ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[17]_inst_i_3_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I5(result_mem_api_read_data[17]),
        .O(read_data_OBUF[17]));
  LUT5 #(
    .INIT(32'h50BF55BF)) 
    \read_data_OBUF[17]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[17] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\core_inst/cycle_ctr_low_reg_reg_n_0_[17] ),
        .O(\read_data_OBUF[17]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \read_data_OBUF[17]_inst_i_3 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(message_mem_api_read_data[17]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(exponent_mem_api_read_data[17]),
        .I4(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I5(modulus_mem_api_read_data[17]),
        .O(\read_data_OBUF[17]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[18]_inst 
       (.I(read_data_OBUF[18]),
        .O(read_data[18]));
  LUT6 #(
    .INIT(64'hA202A2A2A202A202)) 
    \read_data_OBUF[18]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[18]_inst_i_2_n_0 ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[18]_inst_i_3_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I5(result_mem_api_read_data[18]),
        .O(read_data_OBUF[18]));
  LUT5 #(
    .INIT(32'h50BF55BF)) 
    \read_data_OBUF[18]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[18] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\core_inst/cycle_ctr_low_reg_reg_n_0_[18] ),
        .O(\read_data_OBUF[18]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \read_data_OBUF[18]_inst_i_3 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(message_mem_api_read_data[18]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(exponent_mem_api_read_data[18]),
        .I4(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I5(modulus_mem_api_read_data[18]),
        .O(\read_data_OBUF[18]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[19]_inst 
       (.I(read_data_OBUF[19]),
        .O(read_data[19]));
  LUT6 #(
    .INIT(64'hA202A2A2A202A202)) 
    \read_data_OBUF[19]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[19]_inst_i_2_n_0 ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[19]_inst_i_3_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I5(result_mem_api_read_data[19]),
        .O(read_data_OBUF[19]));
  LUT5 #(
    .INIT(32'h50BF55BF)) 
    \read_data_OBUF[19]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[19] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\core_inst/cycle_ctr_low_reg_reg_n_0_[19] ),
        .O(\read_data_OBUF[19]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \read_data_OBUF[19]_inst_i_3 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(message_mem_api_read_data[19]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(exponent_mem_api_read_data[19]),
        .I4(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I5(modulus_mem_api_read_data[19]),
        .O(\read_data_OBUF[19]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[1]_inst 
       (.I(read_data_OBUF[1]),
        .O(read_data[1]));
  LUT4 #(
    .INIT(16'h0004)) 
    \read_data_OBUF[1]_inst_i_1 
       (.I0(address_IBUF[7]),
        .I1(cs_IBUF),
        .I2(we_IBUF),
        .I3(\read_data_OBUF[1]_inst_i_2_n_0 ),
        .O(read_data_OBUF[1]));
  LUT6 #(
    .INIT(64'hD0DDFFFFD0DD0000)) 
    \read_data_OBUF[1]_inst_i_2 
       (.I0(result_mem_api_read_data[1]),
        .I1(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I2(\read_data_OBUF[1]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I5(\read_data_OBUF[1]_inst_i_4_n_0 ),
        .O(\read_data_OBUF[1]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \read_data_OBUF[1]_inst_i_3 
       (.I0(exponent_length_reg[1]),
        .I1(modulus_mem_api_read_data[1]),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(exponent_mem_api_read_data[1]),
        .I4(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I5(message_mem_api_read_data[1]),
        .O(\read_data_OBUF[1]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F5BABAF0F5BFBF)) 
    \read_data_OBUF[1]_inst_i_4 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[1] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\core_inst/cycle_ctr_low_reg_reg_n_0_[1] ),
        .I4(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I5(modulus_length_reg[1]),
        .O(\read_data_OBUF[1]_inst_i_4_n_0 ));
  OBUF \read_data_OBUF[20]_inst 
       (.I(read_data_OBUF[20]),
        .O(read_data[20]));
  LUT6 #(
    .INIT(64'h0202A202A2A2A2A2)) 
    \read_data_OBUF[20]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[20]_inst_i_2_n_0 ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(result_mem_api_read_data[20]),
        .I4(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I5(\read_data_OBUF[20]_inst_i_3_n_0 ),
        .O(read_data_OBUF[20]));
  LUT5 #(
    .INIT(32'hFA1FFF1F)) 
    \read_data_OBUF[20]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[20] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\core_inst/cycle_ctr_low_reg_reg_n_0_[20] ),
        .O(\read_data_OBUF[20]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC1DFF1DFFFFFFFF)) 
    \read_data_OBUF[20]_inst_i_3 
       (.I0(message_mem_api_read_data[20]),
        .I1(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I2(exponent_mem_api_read_data[20]),
        .I3(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I4(modulus_mem_api_read_data[20]),
        .I5(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .O(\read_data_OBUF[20]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[21]_inst 
       (.I(read_data_OBUF[21]),
        .O(read_data[21]));
  LUT6 #(
    .INIT(64'h00000000FF4F0000)) 
    \read_data_OBUF[21]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I1(result_mem_api_read_data[21]),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[21]_inst_i_2_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I5(\read_data_OBUF[21]_inst_i_3_n_0 ),
        .O(read_data_OBUF[21]));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \read_data_OBUF[21]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(message_mem_api_read_data[21]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(exponent_mem_api_read_data[21]),
        .I4(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I5(modulus_mem_api_read_data[21]),
        .O(\read_data_OBUF[21]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0005000550155515)) 
    \read_data_OBUF[21]_inst_i_3 
       (.I0(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[21] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\core_inst/cycle_ctr_low_reg_reg_n_0_[21] ),
        .I5(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .O(\read_data_OBUF[21]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[22]_inst 
       (.I(read_data_OBUF[22]),
        .O(read_data[22]));
  LUT6 #(
    .INIT(64'hA202A2A2A202A202)) 
    \read_data_OBUF[22]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[22]_inst_i_2_n_0 ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[22]_inst_i_3_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I5(result_mem_api_read_data[22]),
        .O(read_data_OBUF[22]));
  LUT5 #(
    .INIT(32'h5A1F5F1F)) 
    \read_data_OBUF[22]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[22] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\core_inst/cycle_ctr_low_reg_reg_n_0_[22] ),
        .O(\read_data_OBUF[22]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \read_data_OBUF[22]_inst_i_3 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(message_mem_api_read_data[22]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(exponent_mem_api_read_data[22]),
        .I4(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I5(modulus_mem_api_read_data[22]),
        .O(\read_data_OBUF[22]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[23]_inst 
       (.I(read_data_OBUF[23]),
        .O(read_data[23]));
  LUT6 #(
    .INIT(64'hA202A2A2A202A202)) 
    \read_data_OBUF[23]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[23]_inst_i_2_n_0 ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[23]_inst_i_3_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I5(result_mem_api_read_data[23]),
        .O(read_data_OBUF[23]));
  LUT5 #(
    .INIT(32'hFABFFFBF)) 
    \read_data_OBUF[23]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[23] ),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I4(\core_inst/cycle_ctr_high_reg_reg_n_0_[23] ),
        .O(\read_data_OBUF[23]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \read_data_OBUF[23]_inst_i_3 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(message_mem_api_read_data[23]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(exponent_mem_api_read_data[23]),
        .I4(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I5(modulus_mem_api_read_data[23]),
        .O(\read_data_OBUF[23]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[24]_inst 
       (.I(read_data_OBUF[24]),
        .O(read_data[24]));
  LUT6 #(
    .INIT(64'h0000000404040004)) 
    \read_data_OBUF[24]_inst_i_1 
       (.I0(address_IBUF[7]),
        .I1(cs_IBUF),
        .I2(we_IBUF),
        .I3(\read_data_OBUF[24]_inst_i_2_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I5(\read_data_OBUF[24]_inst_i_3_n_0 ),
        .O(read_data_OBUF[24]));
  LUT5 #(
    .INIT(32'h5ABF5FBF)) 
    \read_data_OBUF[24]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[24] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\core_inst/cycle_ctr_low_reg_reg_n_0_[24] ),
        .O(\read_data_OBUF[24]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA2AA0FFFA2AAFFFF)) 
    \read_data_OBUF[24]_inst_i_3 
       (.I0(\read_data_OBUF[24]_inst_i_4_n_0 ),
        .I1(exponent_mem_api_read_data[24]),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I5(result_mem_api_read_data[24]),
        .O(\read_data_OBUF[24]_inst_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \read_data_OBUF[24]_inst_i_4 
       (.I0(modulus_mem_api_read_data[24]),
        .I1(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(message_mem_api_read_data[24]),
        .O(\read_data_OBUF[24]_inst_i_4_n_0 ));
  OBUF \read_data_OBUF[25]_inst 
       (.I(read_data_OBUF[25]),
        .O(read_data[25]));
  LUT6 #(
    .INIT(64'hA202A2A2A202A202)) 
    \read_data_OBUF[25]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[25]_inst_i_2_n_0 ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[25]_inst_i_3_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I5(result_mem_api_read_data[25]),
        .O(read_data_OBUF[25]));
  LUT5 #(
    .INIT(32'hFABFFFBF)) 
    \read_data_OBUF[25]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[25] ),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I4(\core_inst/cycle_ctr_high_reg_reg_n_0_[25] ),
        .O(\read_data_OBUF[25]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \read_data_OBUF[25]_inst_i_3 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(message_mem_api_read_data[25]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(exponent_mem_api_read_data[25]),
        .I4(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I5(modulus_mem_api_read_data[25]),
        .O(\read_data_OBUF[25]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[26]_inst 
       (.I(read_data_OBUF[26]),
        .O(read_data[26]));
  LUT6 #(
    .INIT(64'hA202A2A2A202A202)) 
    \read_data_OBUF[26]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[26]_inst_i_2_n_0 ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[26]_inst_i_3_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I5(result_mem_api_read_data[26]),
        .O(read_data_OBUF[26]));
  LUT5 #(
    .INIT(32'h5ABF5FBF)) 
    \read_data_OBUF[26]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[26] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\core_inst/cycle_ctr_low_reg_reg_n_0_[26] ),
        .O(\read_data_OBUF[26]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \read_data_OBUF[26]_inst_i_3 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(message_mem_api_read_data[26]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(exponent_mem_api_read_data[26]),
        .I4(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I5(modulus_mem_api_read_data[26]),
        .O(\read_data_OBUF[26]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[27]_inst 
       (.I(read_data_OBUF[27]),
        .O(read_data[27]));
  LUT6 #(
    .INIT(64'hA202A2A2A202A202)) 
    \read_data_OBUF[27]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[27]_inst_i_2_n_0 ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[27]_inst_i_3_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I5(result_mem_api_read_data[27]),
        .O(read_data_OBUF[27]));
  LUT5 #(
    .INIT(32'h5A1F5F1F)) 
    \read_data_OBUF[27]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[27] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\core_inst/cycle_ctr_low_reg_reg_n_0_[27] ),
        .O(\read_data_OBUF[27]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \read_data_OBUF[27]_inst_i_3 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(message_mem_api_read_data[27]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(exponent_mem_api_read_data[27]),
        .I4(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I5(modulus_mem_api_read_data[27]),
        .O(\read_data_OBUF[27]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[28]_inst 
       (.I(read_data_OBUF[28]),
        .O(read_data[28]));
  LUT6 #(
    .INIT(64'h00000000FF4F0000)) 
    \read_data_OBUF[28]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I1(result_mem_api_read_data[28]),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[28]_inst_i_2_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I5(\read_data_OBUF[28]_inst_i_3_n_0 ),
        .O(read_data_OBUF[28]));
  LUT6 #(
    .INIT(64'h0A8A0A80008A0080)) 
    \read_data_OBUF[28]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(modulus_mem_api_read_data[28]),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(message_mem_api_read_data[28]),
        .I5(exponent_mem_api_read_data[28]),
        .O(\read_data_OBUF[28]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00000F0F03050F)) 
    \read_data_OBUF[28]_inst_i_3 
       (.I0(\core_inst/cycle_ctr_high_reg_reg_n_0_[28] ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[28] ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I4(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I5(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .O(\read_data_OBUF[28]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[29]_inst 
       (.I(read_data_OBUF[29]),
        .O(read_data[29]));
  LUT6 #(
    .INIT(64'h00000000FF4F0000)) 
    \read_data_OBUF[29]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I1(result_mem_api_read_data[29]),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[29]_inst_i_2_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I5(\read_data_OBUF[29]_inst_i_3_n_0 ),
        .O(read_data_OBUF[29]));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    \read_data_OBUF[29]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(modulus_mem_api_read_data[29]),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(exponent_mem_api_read_data[29]),
        .I5(message_mem_api_read_data[29]),
        .O(\read_data_OBUF[29]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000FF53F)) 
    \read_data_OBUF[29]_inst_i_3 
       (.I0(\core_inst/cycle_ctr_high_reg_reg_n_0_[29] ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[29] ),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I4(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I5(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .O(\read_data_OBUF[29]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[2]_inst 
       (.I(read_data_OBUF[2]),
        .O(read_data[2]));
  LUT4 #(
    .INIT(16'h0004)) 
    \read_data_OBUF[2]_inst_i_1 
       (.I0(address_IBUF[7]),
        .I1(cs_IBUF),
        .I2(we_IBUF),
        .I3(\read_data_OBUF[2]_inst_i_2_n_0 ),
        .O(read_data_OBUF[2]));
  LUT6 #(
    .INIT(64'hD0DDFFFFD0DD0000)) 
    \read_data_OBUF[2]_inst_i_2 
       (.I0(result_mem_api_read_data[2]),
        .I1(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I2(\read_data_OBUF[2]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I5(\read_data_OBUF[2]_inst_i_4_n_0 ),
        .O(\read_data_OBUF[2]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \read_data_OBUF[2]_inst_i_3 
       (.I0(exponent_length_reg[2]),
        .I1(modulus_mem_api_read_data[2]),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(exponent_mem_api_read_data[2]),
        .I4(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I5(message_mem_api_read_data[2]),
        .O(\read_data_OBUF[2]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5A5ABABF5F5FBABF)) 
    \read_data_OBUF[2]_inst_i_4 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[2] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(modulus_length_reg[2]),
        .I4(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I5(\core_inst/cycle_ctr_low_reg_reg_n_0_[2] ),
        .O(\read_data_OBUF[2]_inst_i_4_n_0 ));
  OBUF \read_data_OBUF[30]_inst 
       (.I(read_data_OBUF[30]),
        .O(read_data[30]));
  LUT6 #(
    .INIT(64'hA202A2A2A202A202)) 
    \read_data_OBUF[30]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[30]_inst_i_2_n_0 ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[30]_inst_i_3_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I5(result_mem_api_read_data[30]),
        .O(read_data_OBUF[30]));
  LUT5 #(
    .INIT(32'h5A1F5F1F)) 
    \read_data_OBUF[30]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[30] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\core_inst/cycle_ctr_low_reg_reg_n_0_[30] ),
        .O(\read_data_OBUF[30]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \read_data_OBUF[30]_inst_i_3 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(message_mem_api_read_data[30]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(exponent_mem_api_read_data[30]),
        .I4(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I5(modulus_mem_api_read_data[30]),
        .O(\read_data_OBUF[30]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[31]_inst 
       (.I(read_data_OBUF[31]),
        .O(read_data[31]));
  LUT6 #(
    .INIT(64'hA202A2A2A202A202)) 
    \read_data_OBUF[31]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[31]_inst_i_3_n_0 ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[31]_inst_i_5_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I5(result_mem_api_read_data[31]),
        .O(read_data_OBUF[31]));
  LUT3 #(
    .INIT(8'h04)) 
    \read_data_OBUF[31]_inst_i_2 
       (.I0(we_IBUF),
        .I1(cs_IBUF),
        .I2(address_IBUF[7]),
        .O(\read_data_OBUF[31]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFC7F7)) 
    \read_data_OBUF[31]_inst_i_3 
       (.I0(\core_inst/cycle_ctr_low_reg_reg_n_0_[31] ),
        .I1(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\core_inst/cycle_ctr_high_reg_reg_n_0_[31] ),
        .I4(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .O(\read_data_OBUF[31]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \read_data_OBUF[31]_inst_i_4 
       (.I0(address_IBUF[2]),
        .I1(address_IBUF[1]),
        .I2(address_IBUF[3]),
        .I3(address_IBUF[0]),
        .I4(\read_data_OBUF[31]_inst_i_7_n_0 ),
        .I5(\read_data_OBUF[31]_inst_i_8_n_0 ),
        .O(\read_data_OBUF[31]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \read_data_OBUF[31]_inst_i_5 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(message_mem_api_read_data[31]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(exponent_mem_api_read_data[31]),
        .I4(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I5(modulus_mem_api_read_data[31]),
        .O(\read_data_OBUF[31]_inst_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \read_data_OBUF[31]_inst_i_6 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .O(\read_data_OBUF[31]_inst_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \read_data_OBUF[31]_inst_i_7 
       (.I0(address_IBUF[4]),
        .I1(address_IBUF[6]),
        .O(\read_data_OBUF[31]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0001000500010007)) 
    \read_data_OBUF[31]_inst_i_8 
       (.I0(address_IBUF[1]),
        .I1(address_IBUF[4]),
        .I2(address_IBUF[2]),
        .I3(\read_data_OBUF[31]_inst_i_9_n_0 ),
        .I4(address_IBUF[3]),
        .I5(address_IBUF[0]),
        .O(\read_data_OBUF[31]_inst_i_8_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "1130" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \read_data_OBUF[31]_inst_i_9 
       (.I0(address_IBUF[5]),
        .I1(address_IBUF[6]),
        .O(\read_data_OBUF[31]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[3]_inst 
       (.I(read_data_OBUF[3]),
        .O(read_data[3]));
  LUT4 #(
    .INIT(16'h0004)) 
    \read_data_OBUF[3]_inst_i_1 
       (.I0(address_IBUF[7]),
        .I1(cs_IBUF),
        .I2(we_IBUF),
        .I3(\read_data_OBUF[3]_inst_i_2_n_0 ),
        .O(read_data_OBUF[3]));
  LUT6 #(
    .INIT(64'hD0FFDDFFD0FFDD00)) 
    \read_data_OBUF[3]_inst_i_2 
       (.I0(result_mem_api_read_data[3]),
        .I1(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I2(\read_data_OBUF[3]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I4(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I5(\read_data_OBUF[3]_inst_i_4_n_0 ),
        .O(\read_data_OBUF[3]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \read_data_OBUF[3]_inst_i_3 
       (.I0(exponent_length_reg[3]),
        .I1(modulus_mem_api_read_data[3]),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(exponent_mem_api_read_data[3]),
        .I4(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I5(message_mem_api_read_data[3]),
        .O(\read_data_OBUF[3]_inst_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \read_data_OBUF[3]_inst_i_4 
       (.I0(\core_inst/cycle_ctr_high_reg_reg_n_0_[3] ),
        .I1(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I2(\core_inst/cycle_ctr_low_reg_reg_n_0_[3] ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(modulus_length_reg[3]),
        .O(\read_data_OBUF[3]_inst_i_4_n_0 ));
  OBUF \read_data_OBUF[4]_inst 
       (.I(read_data_OBUF[4]),
        .O(read_data[4]));
  LUT4 #(
    .INIT(16'h0004)) 
    \read_data_OBUF[4]_inst_i_1 
       (.I0(address_IBUF[7]),
        .I1(cs_IBUF),
        .I2(we_IBUF),
        .I3(\read_data_OBUF[4]_inst_i_2_n_0 ),
        .O(read_data_OBUF[4]));
  LUT6 #(
    .INIT(64'hD0DDFFFFD0DD0000)) 
    \read_data_OBUF[4]_inst_i_2 
       (.I0(result_mem_api_read_data[4]),
        .I1(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I2(\read_data_OBUF[4]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I5(\read_data_OBUF[4]_inst_i_4_n_0 ),
        .O(\read_data_OBUF[4]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \read_data_OBUF[4]_inst_i_3 
       (.I0(exponent_length_reg[4]),
        .I1(modulus_mem_api_read_data[4]),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(exponent_mem_api_read_data[4]),
        .I4(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I5(message_mem_api_read_data[4]),
        .O(\read_data_OBUF[4]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0BABFF5F5BABF)) 
    \read_data_OBUF[4]_inst_i_4 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[4] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(modulus_length_reg[4]),
        .I4(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I5(\core_inst/cycle_ctr_low_reg_reg_n_0_[4] ),
        .O(\read_data_OBUF[4]_inst_i_4_n_0 ));
  OBUF \read_data_OBUF[5]_inst 
       (.I(read_data_OBUF[5]),
        .O(read_data[5]));
  LUT6 #(
    .INIT(64'h00000000EEEAFFFB)) 
    \read_data_OBUF[5]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I1(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\read_data_OBUF[5]_inst_i_5_n_0 ),
        .I5(\read_data_OBUF[5]_inst_i_6_n_0 ),
        .O(read_data_OBUF[5]));
  LUT4 #(
    .INIT(16'h022A)) 
    \read_data_OBUF[5]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_7_n_0 ),
        .I1(address_IBUF[3]),
        .I2(address_IBUF[0]),
        .I3(address_IBUF[1]),
        .O(\read_data_OBUF[5]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEE7)) 
    \read_data_OBUF[5]_inst_i_3 
       (.I0(address_IBUF[0]),
        .I1(\read_data_OBUF[31]_inst_i_7_n_0 ),
        .I2(address_IBUF[5]),
        .I3(address_IBUF[3]),
        .I4(address_IBUF[1]),
        .I5(address_IBUF[2]),
        .O(\read_data_OBUF[5]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000170001)) 
    \read_data_OBUF[5]_inst_i_4 
       (.I0(address_IBUF[6]),
        .I1(address_IBUF[4]),
        .I2(address_IBUF[3]),
        .I3(address_IBUF[2]),
        .I4(address_IBUF[0]),
        .I5(\read_data_OBUF[5]_inst_i_8_n_0 ),
        .O(\read_data_OBUF[5]_inst_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \read_data_OBUF[5]_inst_i_5 
       (.I0(\core_inst/cycle_ctr_low_reg_reg_n_0_[5] ),
        .I1(modulus_length_reg[5]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I4(\core_inst/cycle_ctr_high_reg_reg_n_0_[5] ),
        .O(\read_data_OBUF[5]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB000B0B0FFFFFFFF)) 
    \read_data_OBUF[5]_inst_i_6 
       (.I0(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I1(result_mem_api_read_data[5]),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_9_n_0 ),
        .I4(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I5(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .O(\read_data_OBUF[5]_inst_i_6_n_0 ));
  (* \PinAttr:I1:HOLD_DETOUR  = "1165" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "1062" *) 
  LUT5 #(
    .INIT(32'h0028002B)) 
    \read_data_OBUF[5]_inst_i_7 
       (.I0(address_IBUF[0]),
        .I1(address_IBUF[5]),
        .I2(address_IBUF[6]),
        .I3(address_IBUF[2]),
        .I4(address_IBUF[4]),
        .O(\read_data_OBUF[5]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0F0EFEF0010)) 
    \read_data_OBUF[5]_inst_i_8 
       (.I0(address_IBUF[3]),
        .I1(address_IBUF[4]),
        .I2(address_IBUF[0]),
        .I3(address_IBUF[6]),
        .I4(address_IBUF[5]),
        .I5(address_IBUF[1]),
        .O(\read_data_OBUF[5]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \read_data_OBUF[5]_inst_i_9 
       (.I0(exponent_length_reg[5]),
        .I1(modulus_mem_api_read_data[5]),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(exponent_mem_api_read_data[5]),
        .I4(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I5(message_mem_api_read_data[5]),
        .O(\read_data_OBUF[5]_inst_i_9_n_0 ));
  OBUF \read_data_OBUF[6]_inst 
       (.I(read_data_OBUF[6]),
        .O(read_data[6]));
  LUT4 #(
    .INIT(16'h0004)) 
    \read_data_OBUF[6]_inst_i_1 
       (.I0(address_IBUF[7]),
        .I1(cs_IBUF),
        .I2(we_IBUF),
        .I3(\read_data_OBUF[6]_inst_i_2_n_0 ),
        .O(read_data_OBUF[6]));
  LUT6 #(
    .INIT(64'hD0DDFFFFD0DD0000)) 
    \read_data_OBUF[6]_inst_i_2 
       (.I0(result_mem_api_read_data[6]),
        .I1(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I2(\read_data_OBUF[6]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I5(\read_data_OBUF[6]_inst_i_4_n_0 ),
        .O(\read_data_OBUF[6]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \read_data_OBUF[6]_inst_i_3 
       (.I0(exponent_length_reg[6]),
        .I1(modulus_mem_api_read_data[6]),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(exponent_mem_api_read_data[6]),
        .I4(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I5(message_mem_api_read_data[6]),
        .O(\read_data_OBUF[6]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5A5ABABF5F5FBABF)) 
    \read_data_OBUF[6]_inst_i_4 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[6] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(modulus_length_reg[6]),
        .I4(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I5(\core_inst/cycle_ctr_low_reg_reg_n_0_[6] ),
        .O(\read_data_OBUF[6]_inst_i_4_n_0 ));
  OBUF \read_data_OBUF[7]_inst 
       (.I(read_data_OBUF[7]),
        .O(read_data[7]));
  LUT4 #(
    .INIT(16'h0004)) 
    \read_data_OBUF[7]_inst_i_1 
       (.I0(address_IBUF[7]),
        .I1(cs_IBUF),
        .I2(we_IBUF),
        .I3(\read_data_OBUF[7]_inst_i_2_n_0 ),
        .O(read_data_OBUF[7]));
  LUT6 #(
    .INIT(64'hD0FFDDFFD0FFDD00)) 
    \read_data_OBUF[7]_inst_i_2 
       (.I0(result_mem_api_read_data[7]),
        .I1(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I2(\read_data_OBUF[7]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I4(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I5(\read_data_OBUF[7]_inst_i_4_n_0 ),
        .O(\read_data_OBUF[7]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \read_data_OBUF[7]_inst_i_3 
       (.I0(exponent_length_reg[7]),
        .I1(modulus_mem_api_read_data[7]),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(exponent_mem_api_read_data[7]),
        .I4(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I5(message_mem_api_read_data[7]),
        .O(\read_data_OBUF[7]_inst_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \read_data_OBUF[7]_inst_i_4 
       (.I0(\core_inst/cycle_ctr_low_reg_reg_n_0_[7] ),
        .I1(modulus_length_reg[7]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I4(\core_inst/cycle_ctr_high_reg_reg_n_0_[7] ),
        .O(\read_data_OBUF[7]_inst_i_4_n_0 ));
  OBUF \read_data_OBUF[8]_inst 
       (.I(read_data_OBUF[8]),
        .O(read_data[8]));
  LUT6 #(
    .INIT(64'hA202A2A2A202A202)) 
    \read_data_OBUF[8]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[8]_inst_i_2_n_0 ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[8]_inst_i_3_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I5(result_mem_api_read_data[8]),
        .O(read_data_OBUF[8]));
  LUT5 #(
    .INIT(32'hF0BFF5BF)) 
    \read_data_OBUF[8]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_high_reg_reg_n_0_[8] ),
        .I2(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I4(\core_inst/cycle_ctr_low_reg_reg_n_0_[8] ),
        .O(\read_data_OBUF[8]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \read_data_OBUF[8]_inst_i_3 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(message_mem_api_read_data[8]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(exponent_mem_api_read_data[8]),
        .I4(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I5(modulus_mem_api_read_data[8]),
        .O(\read_data_OBUF[8]_inst_i_3_n_0 ));
  OBUF \read_data_OBUF[9]_inst 
       (.I(read_data_OBUF[9]),
        .O(read_data[9]));
  LUT6 #(
    .INIT(64'hA202A2A2A202A202)) 
    \read_data_OBUF[9]_inst_i_1 
       (.I0(\read_data_OBUF[31]_inst_i_2_n_0 ),
        .I1(\read_data_OBUF[9]_inst_i_2_n_0 ),
        .I2(\read_data_OBUF[31]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[9]_inst_i_3_n_0 ),
        .I4(\read_data_OBUF[31]_inst_i_6_n_0 ),
        .I5(result_mem_api_read_data[9]),
        .O(read_data_OBUF[9]));
  LUT5 #(
    .INIT(32'hFABFFFBF)) 
    \read_data_OBUF[9]_inst_i_2 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(\core_inst/cycle_ctr_low_reg_reg_n_0_[9] ),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I4(\core_inst/cycle_ctr_high_reg_reg_n_0_[9] ),
        .O(\read_data_OBUF[9]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \read_data_OBUF[9]_inst_i_3 
       (.I0(\read_data_OBUF[5]_inst_i_2_n_0 ),
        .I1(message_mem_api_read_data[9]),
        .I2(\read_data_OBUF[5]_inst_i_4_n_0 ),
        .I3(exponent_mem_api_read_data[9]),
        .I4(\read_data_OBUF[5]_inst_i_3_n_0 ),
        .I5(modulus_mem_api_read_data[9]),
        .O(\read_data_OBUF[9]_inst_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hDC)) 
    ready_reg_i_1
       (.I0(\core_inst/montprod_inst/first_iteration_new ),
        .I1(\core_inst/montprod_inst/ready_new ),
        .I2(\core_inst/montprod_ready ),
        .O(ready_reg_i_1_n_0));
  LUT4 #(
    .INIT(16'hD5C0)) 
    ready_reg_i_1__0
       (.I0(\core_inst/residue_inst/length_m1_we ),
        .I1(\core_inst/residue_inst/residue_ctrl_new1_carry__0_n_3 ),
        .I2(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[9] ),
        .I3(\core_inst/residue_ready ),
        .O(ready_reg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFD03000000)) 
    ready_reg_i_1__1
       (.I0(start_reg),
        .I1(\core_inst/modexp_ctrl_reg [2]),
        .I2(\core_inst/modexp_ctrl_reg [1]),
        .I3(\core_inst/modexp_ctrl_reg [3]),
        .I4(\core_inst/modexp_ctrl_reg [0]),
        .I5(ready),
        .O(ready_reg_i_1__1_n_0));
  IBUF reset_n_IBUF_inst
       (.I(reset_n),
        .O(reset_n_IBUF));
  LUT5 #(
    .INIT(32'h09000009)) 
    residue_ctrl_new1_carry__0_i_1
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [13]),
        .I1(\core_inst/residue_inst/nn_reg [13]),
        .I2(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [14]),
        .I3(\core_inst/residue_inst/nn_reg [12]),
        .I4(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [12]),
        .O(residue_ctrl_new1_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    residue_ctrl_new1_carry_i_1
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [10]),
        .I1(\core_inst/residue_inst/nn_reg [10]),
        .I2(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [9]),
        .I3(\core_inst/residue_inst/nn_reg [9]),
        .I4(\core_inst/residue_inst/nn_reg [11]),
        .I5(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [11]),
        .O(residue_ctrl_new1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    residue_ctrl_new1_carry_i_2
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [7]),
        .I1(\core_inst/residue_inst/nn_reg [7]),
        .I2(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [6]),
        .I3(\core_inst/residue_inst/nn_reg [6]),
        .I4(\core_inst/residue_inst/nn_reg [8]),
        .I5(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [8]),
        .O(residue_ctrl_new1_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    residue_ctrl_new1_carry_i_3
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [4]),
        .I1(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [5]),
        .I2(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [3]),
        .O(residue_ctrl_new1_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    residue_ctrl_new1_carry_i_4
       (.I0(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [1]),
        .I1(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [2]),
        .I2(\core_inst/residue_inst/loop_counter_1_to_nn_reg_reg [0]),
        .O(residue_ctrl_new1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h5510)) 
    residue_valid_reg_i_1
       (.I0(modulus_mem_api_wr7_out),
        .I1(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I2(\core_inst/residue_ready ),
        .I3(\core_inst/residue_valid_reg ),
        .O(residue_valid_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'h00100000)) 
    residue_valid_reg_i_2
       (.I0(address_IBUF[1]),
        .I1(address_IBUF[6]),
        .I2(address_IBUF[5]),
        .I3(address_IBUF[3]),
        .I4(mem_reg_0_127_0_0_i_9_n_0),
        .O(modulus_mem_api_wr7_out));
  LUT5 #(
    .INIT(32'hFFDF5050)) 
    \s_mem_read_addr_reg[0]_i_1 
       (.I0(modulus_length_reg[0]),
        .I1(\core_inst/montprod_inst/s_mux_new [1]),
        .I2(\core_inst/montprod_inst/b_bit_index_we ),
        .I3(\core_inst/montprod_inst/s_mux_new [0]),
        .I4(\core_inst/montprod_opm_addr [0]),
        .O(\core_inst/montprod_inst/s_mem_read_addr [0]));
  LUT6 #(
    .INIT(64'hFFFFF9FF99009900)) 
    \s_mem_read_addr_reg[1]_i_1 
       (.I0(modulus_length_reg[0]),
        .I1(modulus_length_reg[1]),
        .I2(\core_inst/montprod_inst/s_mux_new [1]),
        .I3(\core_inst/montprod_inst/b_bit_index_we ),
        .I4(\core_inst/montprod_inst/s_mux_new [0]),
        .I5(\core_inst/montprod_opm_addr [1]),
        .O(\core_inst/montprod_inst/s_mem_read_addr [1]));
  LUT5 #(
    .INIT(32'hFFDF5050)) 
    \s_mem_read_addr_reg[2]_i_1 
       (.I0(\s_mem_read_addr_reg[2]_i_2_n_0 ),
        .I1(\core_inst/montprod_inst/s_mux_new [1]),
        .I2(\core_inst/montprod_inst/b_bit_index_we ),
        .I3(\core_inst/montprod_inst/s_mux_new [0]),
        .I4(\core_inst/montprod_opm_addr [2]),
        .O(\core_inst/montprod_inst/s_mem_read_addr [2]));
  LUT3 #(
    .INIT(8'h56)) 
    \s_mem_read_addr_reg[2]_i_2 
       (.I0(modulus_length_reg[2]),
        .I1(modulus_length_reg[0]),
        .I2(modulus_length_reg[1]),
        .O(\s_mem_read_addr_reg[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF5050)) 
    \s_mem_read_addr_reg[3]_i_1 
       (.I0(\s_mem_read_addr_reg[3]_i_2_n_0 ),
        .I1(\core_inst/montprod_inst/s_mux_new [1]),
        .I2(\core_inst/montprod_inst/b_bit_index_we ),
        .I3(\core_inst/montprod_inst/s_mux_new [0]),
        .I4(\core_inst/montprod_opm_addr [3]),
        .O(\core_inst/montprod_inst/s_mem_read_addr [3]));
  LUT4 #(
    .INIT(16'h5556)) 
    \s_mem_read_addr_reg[3]_i_2 
       (.I0(modulus_length_reg[3]),
        .I1(modulus_length_reg[2]),
        .I2(modulus_length_reg[0]),
        .I3(modulus_length_reg[1]),
        .O(\s_mem_read_addr_reg[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF5050)) 
    \s_mem_read_addr_reg[4]_i_1 
       (.I0(\s_mem_read_addr_reg[4]_i_2_n_0 ),
        .I1(\core_inst/montprod_inst/s_mux_new [1]),
        .I2(\core_inst/montprod_inst/b_bit_index_we ),
        .I3(\core_inst/montprod_inst/s_mux_new [0]),
        .I4(\core_inst/montprod_opm_addr [4]),
        .O(\core_inst/montprod_inst/s_mem_read_addr [4]));
  LUT5 #(
    .INIT(32'h55555556)) 
    \s_mem_read_addr_reg[4]_i_2 
       (.I0(modulus_length_reg[4]),
        .I1(modulus_length_reg[3]),
        .I2(modulus_length_reg[1]),
        .I3(modulus_length_reg[0]),
        .I4(modulus_length_reg[2]),
        .O(\s_mem_read_addr_reg[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF5050)) 
    \s_mem_read_addr_reg[5]_i_1 
       (.I0(\s_mem_read_addr_reg[5]_i_2_n_0 ),
        .I1(\core_inst/montprod_inst/s_mux_new [1]),
        .I2(\core_inst/montprod_inst/b_bit_index_we ),
        .I3(\core_inst/montprod_inst/s_mux_new [0]),
        .I4(\core_inst/montprod_opm_addr [5]),
        .O(\core_inst/montprod_inst/s_mem_read_addr [5]));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \s_mem_read_addr_reg[5]_i_2 
       (.I0(modulus_length_reg[5]),
        .I1(modulus_length_reg[4]),
        .I2(modulus_length_reg[2]),
        .I3(modulus_length_reg[0]),
        .I4(modulus_length_reg[1]),
        .I5(modulus_length_reg[3]),
        .O(\s_mem_read_addr_reg[5]_i_2_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFFEFA0A0)) 
    \s_mem_read_addr_reg[6]_i_1 
       (.I0(\core_inst/residue_inst/in6 [6]),
        .I1(\core_inst/montprod_inst/s_mux_new [1]),
        .I2(\core_inst/montprod_inst/b_bit_index_we ),
        .I3(\core_inst/montprod_inst/s_mux_new [0]),
        .I4(\core_inst/montprod_opm_addr [6]),
        .O(\core_inst/montprod_inst/s_mem_read_addr [6]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFFEFA0A0)) 
    \s_mem_read_addr_reg[7]_i_1 
       (.I0(\core_inst/residue_inst/in6 [7]),
        .I1(\core_inst/montprod_inst/s_mux_new [1]),
        .I2(\core_inst/montprod_inst/b_bit_index_we ),
        .I3(\core_inst/montprod_inst/s_mux_new [0]),
        .I4(\core_inst/montprod_opm_addr [7]),
        .O(\core_inst/montprod_inst/s_mem_read_addr [7]));
  LUT5 #(
    .INIT(32'hFFFEAAAA)) 
    s_mem_we_reg_i_1
       (.I0(\core_inst/montprod_inst/s_mux_new [1]),
        .I1(\core_inst/montprod_inst/b_reg ),
        .I2(\core_inst/montprod_inst/q_reg ),
        .I3(\core_inst/montprod_inst/first_iteration_reg ),
        .I4(\core_inst/montprod_inst/s_mux_new [0]),
        .O(\core_inst/montprod_inst/s_mem_we_new ));
  LUT2 #(
    .INIT(4'h8)) 
    shl_carry_in_reg_i_1
       (.I0(\core_inst/residue_opa_rd_data [31]),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[3] ),
        .O(\core_inst/residue_inst/shl_carry_in_new ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h08)) 
    shr_carry_in_reg_i_1
       (.I0(\core_inst/result_mem_int_wr_data [0]),
        .I1(\core_inst/montprod_inst/s_mux_reg [1]),
        .I2(\core_inst/montprod_inst/s_mux_reg [0]),
        .O(\core_inst/montprod_inst/shr_carry_in_new ));
  (* \PinAttr:I1:HOLD_DETOUR  = "1846" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "1861" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "1855" *) 
  (* \PinAttr:I5:HOLD_DETOUR  = "1766" *) 
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    start_reg_i_1
       (.I0(start_reg_i_2_n_0),
        .I1(address_IBUF[3]),
        .I2(address_IBUF[5]),
        .I3(write_data_IBUF[0]),
        .I4(address_IBUF[1]),
        .I5(address_IBUF[6]),
        .O(start_new0_out));
  (* \PinAttr:I3:HOLD_DETOUR  = "1230" *) 
  (* \PinAttr:I4:HOLD_DETOUR  = "1351" *) 
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    start_reg_i_2
       (.I0(address_IBUF[7]),
        .I1(cs_IBUF),
        .I2(we_IBUF),
        .I3(address_IBUF[2]),
        .I4(address_IBUF[4]),
        .I5(address_IBUF[0]),
        .O(start_reg_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    start_reg_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FSM_onehot_montprod_ctrl_reg[8]_i_2_n_0 ),
        .D(start_new0_out),
        .Q(start_reg));
  LUT3 #(
    .INIT(8'hAB)) 
    sub_carry_in_reg_i_1
       (.I0(\core_inst/residue_inst/sub_carry_out ),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[7] ),
        .I2(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[5] ),
        .O(\core_inst/residue_inst/sub_carry_in_new ));
  CARRY4 sub_carry_in_reg_reg_i_2
       (.CI(mem_reg_r1_0_63_27_29_i_4_n_0),
        .CO(\core_inst/residue_inst/sub_carry_out ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[0]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_0_2_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_0_2_n_0 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_0_2_n_0 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_0_2_n_0 ),
        .O(tmp_read_data00[0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[0]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_0_2_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_0_2_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_0_2_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_0_2_n_0 ),
        .O(\tmp_read_data0[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[0]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_0_0_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_0_0_n_0 ),
        .O(\tmp_read_data0[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[0]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_0_0_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_0_0_n_0 ),
        .O(\tmp_read_data0[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[0]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_0_0_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_0_0_n_0 ),
        .O(\tmp_read_data0[0]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[0]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_0_2_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_0_2_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_0_2_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_0_2_n_0 ),
        .O(\tmp_read_data0[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[10]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_9_11_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_9_11_n_1 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_9_11_n_1 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_9_11_n_1 ),
        .O(tmp_read_data00[10]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[10]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_9_11_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_9_11_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_9_11_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_9_11_n_1 ),
        .O(\tmp_read_data0[10]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[10]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_10_10_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_10_10_n_0 ),
        .O(\tmp_read_data0[10]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[10]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_10_10_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_10_10_n_0 ),
        .O(\tmp_read_data0[10]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[10]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_10_10_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_10_10_n_0 ),
        .O(\tmp_read_data0[10]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[10]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_9_11_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_9_11_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_9_11_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_9_11_n_1 ),
        .O(\tmp_read_data0[10]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[11]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_9_11_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_9_11_n_2 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_9_11_n_2 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_9_11_n_2 ),
        .O(tmp_read_data00[11]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[11]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_9_11_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_9_11_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_9_11_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_9_11_n_2 ),
        .O(\tmp_read_data0[11]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[11]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_11_11_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_11_11_n_0 ),
        .O(\tmp_read_data0[11]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[11]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_11_11_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_11_11_n_0 ),
        .O(\tmp_read_data0[11]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[11]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_11_11_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_11_11_n_0 ),
        .O(\tmp_read_data0[11]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[11]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_9_11_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_9_11_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_9_11_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_9_11_n_2 ),
        .O(\tmp_read_data0[11]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[12]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_12_14_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_12_14_n_0 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_12_14_n_0 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_12_14_n_0 ),
        .O(tmp_read_data00[12]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[12]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_12_14_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_12_14_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_12_14_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_12_14_n_0 ),
        .O(\tmp_read_data0[12]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[12]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_12_12_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_12_12_n_0 ),
        .O(\tmp_read_data0[12]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[12]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_12_12_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_12_12_n_0 ),
        .O(\tmp_read_data0[12]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[12]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_12_12_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_12_12_n_0 ),
        .O(\tmp_read_data0[12]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[12]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_12_14_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_12_14_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_12_14_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_12_14_n_0 ),
        .O(\tmp_read_data0[12]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[13]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_12_14_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_12_14_n_1 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_12_14_n_1 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_12_14_n_1 ),
        .O(tmp_read_data00[13]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[13]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_12_14_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_12_14_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_12_14_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_12_14_n_1 ),
        .O(\tmp_read_data0[13]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[13]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_13_13_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_13_13_n_0 ),
        .O(\tmp_read_data0[13]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[13]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_13_13_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_13_13_n_0 ),
        .O(\tmp_read_data0[13]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[13]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_13_13_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_13_13_n_0 ),
        .O(\tmp_read_data0[13]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[13]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_12_14_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_12_14_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_12_14_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_12_14_n_1 ),
        .O(\tmp_read_data0[13]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[14]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_12_14_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_12_14_n_2 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_12_14_n_2 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_12_14_n_2 ),
        .O(tmp_read_data00[14]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[14]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_12_14_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_12_14_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_12_14_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_12_14_n_2 ),
        .O(\tmp_read_data0[14]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[14]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_14_14_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_14_14_n_0 ),
        .O(\tmp_read_data0[14]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[14]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_14_14_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_14_14_n_0 ),
        .O(\tmp_read_data0[14]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[14]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_14_14_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_14_14_n_0 ),
        .O(\tmp_read_data0[14]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[14]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_12_14_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_12_14_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_12_14_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_12_14_n_2 ),
        .O(\tmp_read_data0[14]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[15]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_15_17_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_15_17_n_0 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_15_17_n_0 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_15_17_n_0 ),
        .O(tmp_read_data00[15]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[15]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_15_17_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_15_17_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_15_17_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_15_17_n_0 ),
        .O(\tmp_read_data0[15]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[15]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_15_15_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_15_15_n_0 ),
        .O(\tmp_read_data0[15]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[15]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_15_15_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_15_15_n_0 ),
        .O(\tmp_read_data0[15]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[15]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_15_15_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_15_15_n_0 ),
        .O(\tmp_read_data0[15]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[15]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_15_17_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_15_17_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_15_17_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_15_17_n_0 ),
        .O(\tmp_read_data0[15]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[16]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_15_17_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_15_17_n_1 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_15_17_n_1 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_15_17_n_1 ),
        .O(tmp_read_data00[16]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[16]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_15_17_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_15_17_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_15_17_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_15_17_n_1 ),
        .O(\tmp_read_data0[16]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[16]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_16_16_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_16_16_n_0 ),
        .O(\tmp_read_data0[16]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[16]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_16_16_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_16_16_n_0 ),
        .O(\tmp_read_data0[16]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[16]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_16_16_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_16_16_n_0 ),
        .O(\tmp_read_data0[16]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[16]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_15_17_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_15_17_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_15_17_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_15_17_n_1 ),
        .O(\tmp_read_data0[16]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[17]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_15_17_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_15_17_n_2 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_15_17_n_2 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_15_17_n_2 ),
        .O(tmp_read_data00[17]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[17]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_15_17_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_15_17_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_15_17_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_15_17_n_2 ),
        .O(\tmp_read_data0[17]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[17]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_17_17_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_17_17_n_0 ),
        .O(\tmp_read_data0[17]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[17]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_17_17_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_17_17_n_0 ),
        .O(\tmp_read_data0[17]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[17]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_17_17_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_17_17_n_0 ),
        .O(\tmp_read_data0[17]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[17]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_15_17_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_15_17_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_15_17_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_15_17_n_2 ),
        .O(\tmp_read_data0[17]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[18]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_18_20_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_18_20_n_0 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_18_20_n_0 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_18_20_n_0 ),
        .O(tmp_read_data00[18]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[18]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_18_20_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_18_20_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_18_20_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_18_20_n_0 ),
        .O(\tmp_read_data0[18]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[18]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_18_18_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_18_18_n_0 ),
        .O(\tmp_read_data0[18]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[18]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_18_18_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_18_18_n_0 ),
        .O(\tmp_read_data0[18]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[18]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_18_18_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_18_18_n_0 ),
        .O(\tmp_read_data0[18]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[18]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_18_20_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_18_20_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_18_20_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_18_20_n_0 ),
        .O(\tmp_read_data0[18]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[19]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_18_20_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_18_20_n_1 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_18_20_n_1 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_18_20_n_1 ),
        .O(tmp_read_data00[19]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[19]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_18_20_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_18_20_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_18_20_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_18_20_n_1 ),
        .O(\tmp_read_data0[19]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[19]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_19_19_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_19_19_n_0 ),
        .O(\tmp_read_data0[19]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[19]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_19_19_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_19_19_n_0 ),
        .O(\tmp_read_data0[19]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[19]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_19_19_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_19_19_n_0 ),
        .O(\tmp_read_data0[19]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[19]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_18_20_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_18_20_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_18_20_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_18_20_n_1 ),
        .O(\tmp_read_data0[19]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[1]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_0_2_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_0_2_n_1 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_0_2_n_1 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_0_2_n_1 ),
        .O(tmp_read_data00[1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[1]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_0_2_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_0_2_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_0_2_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_0_2_n_1 ),
        .O(\tmp_read_data0[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[1]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_1_1_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_1_1_n_0 ),
        .O(\tmp_read_data0[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[1]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_1_1_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_1_1_n_0 ),
        .O(\tmp_read_data0[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[1]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_1_1_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_1_1_n_0 ),
        .O(\tmp_read_data0[1]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[1]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_0_2_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_0_2_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_0_2_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_0_2_n_1 ),
        .O(\tmp_read_data0[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[20]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_18_20_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_18_20_n_2 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_18_20_n_2 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_18_20_n_2 ),
        .O(tmp_read_data00[20]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[20]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_18_20_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_18_20_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_18_20_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_18_20_n_2 ),
        .O(\tmp_read_data0[20]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[20]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_20_20_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_20_20_n_0 ),
        .O(\tmp_read_data0[20]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[20]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_20_20_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_20_20_n_0 ),
        .O(\tmp_read_data0[20]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[20]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_20_20_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_20_20_n_0 ),
        .O(\tmp_read_data0[20]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[20]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_18_20_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_18_20_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_18_20_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_18_20_n_2 ),
        .O(\tmp_read_data0[20]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[21]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_21_23_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_21_23_n_0 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_21_23_n_0 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_21_23_n_0 ),
        .O(tmp_read_data00[21]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[21]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_21_23_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_21_23_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_21_23_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_21_23_n_0 ),
        .O(\tmp_read_data0[21]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[21]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_21_21_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_21_21_n_0 ),
        .O(\tmp_read_data0[21]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[21]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_21_21_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_21_21_n_0 ),
        .O(\tmp_read_data0[21]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[21]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_21_21_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_21_21_n_0 ),
        .O(\tmp_read_data0[21]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[21]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_21_23_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_21_23_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_21_23_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_21_23_n_0 ),
        .O(\tmp_read_data0[21]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[22]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_21_23_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_21_23_n_1 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_21_23_n_1 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_21_23_n_1 ),
        .O(tmp_read_data00[22]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[22]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_21_23_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_21_23_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_21_23_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_21_23_n_1 ),
        .O(\tmp_read_data0[22]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[22]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_22_22_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_22_22_n_0 ),
        .O(\tmp_read_data0[22]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[22]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_22_22_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_22_22_n_0 ),
        .O(\tmp_read_data0[22]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[22]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_22_22_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_22_22_n_0 ),
        .O(\tmp_read_data0[22]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[22]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_21_23_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_21_23_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_21_23_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_21_23_n_1 ),
        .O(\tmp_read_data0[22]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[23]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_21_23_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_21_23_n_2 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_21_23_n_2 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_21_23_n_2 ),
        .O(tmp_read_data00[23]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[23]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_21_23_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_21_23_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_21_23_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_21_23_n_2 ),
        .O(\tmp_read_data0[23]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[23]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_23_23_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_23_23_n_0 ),
        .O(\tmp_read_data0[23]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[23]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_23_23_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_23_23_n_0 ),
        .O(\tmp_read_data0[23]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[23]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_23_23_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_23_23_n_0 ),
        .O(\tmp_read_data0[23]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[23]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_21_23_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_21_23_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_21_23_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_21_23_n_2 ),
        .O(\tmp_read_data0[23]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[24]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_24_26_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_24_26_n_0 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_24_26_n_0 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_24_26_n_0 ),
        .O(tmp_read_data00[24]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[24]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_24_26_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_24_26_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_24_26_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_24_26_n_0 ),
        .O(\tmp_read_data0[24]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[24]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_24_24_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_24_24_n_0 ),
        .O(\tmp_read_data0[24]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[24]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_24_24_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_24_24_n_0 ),
        .O(\tmp_read_data0[24]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[24]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_24_24_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_24_24_n_0 ),
        .O(\tmp_read_data0[24]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[24]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_24_26_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_24_26_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_24_26_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_24_26_n_0 ),
        .O(\tmp_read_data0[24]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[25]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_24_26_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_24_26_n_1 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_24_26_n_1 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_24_26_n_1 ),
        .O(tmp_read_data00[25]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[25]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_24_26_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_24_26_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_24_26_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_24_26_n_1 ),
        .O(\tmp_read_data0[25]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[25]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_25_25_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_25_25_n_0 ),
        .O(\tmp_read_data0[25]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[25]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_25_25_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_25_25_n_0 ),
        .O(\tmp_read_data0[25]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[25]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_25_25_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_25_25_n_0 ),
        .O(\tmp_read_data0[25]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[25]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_24_26_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_24_26_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_24_26_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_24_26_n_1 ),
        .O(\tmp_read_data0[25]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[26]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_24_26_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_24_26_n_2 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_24_26_n_2 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_24_26_n_2 ),
        .O(tmp_read_data00[26]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[26]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_24_26_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_24_26_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_24_26_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_24_26_n_2 ),
        .O(\tmp_read_data0[26]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[26]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_26_26_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_26_26_n_0 ),
        .O(\tmp_read_data0[26]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[26]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_26_26_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_26_26_n_0 ),
        .O(\tmp_read_data0[26]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[26]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_26_26_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_26_26_n_0 ),
        .O(\tmp_read_data0[26]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[26]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_24_26_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_24_26_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_24_26_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_24_26_n_2 ),
        .O(\tmp_read_data0[26]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[27]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_27_29_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_27_29_n_0 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_27_29_n_0 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_27_29_n_0 ),
        .O(tmp_read_data00[27]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[27]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_27_29_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_27_29_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_27_29_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_27_29_n_0 ),
        .O(\tmp_read_data0[27]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[27]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_27_27_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_27_27_n_0 ),
        .O(\tmp_read_data0[27]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[27]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_27_27_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_27_27_n_0 ),
        .O(\tmp_read_data0[27]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[27]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_27_27_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_27_27_n_0 ),
        .O(\tmp_read_data0[27]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[27]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_27_29_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_27_29_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_27_29_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_27_29_n_0 ),
        .O(\tmp_read_data0[27]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[28]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_27_29_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_27_29_n_1 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_27_29_n_1 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_27_29_n_1 ),
        .O(tmp_read_data00[28]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[28]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_27_29_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_27_29_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_27_29_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_27_29_n_1 ),
        .O(\tmp_read_data0[28]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[28]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_28_28_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_28_28_n_0 ),
        .O(\tmp_read_data0[28]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[28]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_28_28_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_28_28_n_0 ),
        .O(\tmp_read_data0[28]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[28]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_28_28_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_28_28_n_0 ),
        .O(\tmp_read_data0[28]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[28]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_27_29_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_27_29_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_27_29_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_27_29_n_1 ),
        .O(\tmp_read_data0[28]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[29]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_27_29_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_27_29_n_2 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_27_29_n_2 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_27_29_n_2 ),
        .O(tmp_read_data00[29]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[29]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_27_29_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_27_29_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_27_29_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_27_29_n_2 ),
        .O(\tmp_read_data0[29]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[29]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_29_29_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_29_29_n_0 ),
        .O(\tmp_read_data0[29]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[29]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_29_29_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_29_29_n_0 ),
        .O(\tmp_read_data0[29]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[29]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_29_29_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_29_29_n_0 ),
        .O(\tmp_read_data0[29]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[29]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_27_29_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_27_29_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_27_29_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_27_29_n_2 ),
        .O(\tmp_read_data0[29]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[2]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_0_2_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_0_2_n_2 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_0_2_n_2 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_0_2_n_2 ),
        .O(tmp_read_data00[2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[2]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_0_2_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_0_2_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_0_2_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_0_2_n_2 ),
        .O(\tmp_read_data0[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[2]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_2_2_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_2_2_n_0 ),
        .O(\tmp_read_data0[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[2]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_2_2_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_2_2_n_0 ),
        .O(\tmp_read_data0[2]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[2]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_2_2_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_2_2_n_0 ),
        .O(\tmp_read_data0[2]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[2]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_0_2_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_0_2_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_0_2_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_0_2_n_2 ),
        .O(\tmp_read_data0[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[30]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_30_30_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_30_30_n_0 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_30_30_n_0 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_30_30_n_0 ),
        .O(tmp_read_data00[30]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[30]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_30_30_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_30_30_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_30_30_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_30_30_n_0 ),
        .O(\tmp_read_data0[30]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[30]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_30_30_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_30_30_n_0 ),
        .O(\tmp_read_data0[30]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[30]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_30_30_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_30_30_n_0 ),
        .O(\tmp_read_data0[30]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[30]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_30_30_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_30_30_n_0 ),
        .O(\tmp_read_data0[30]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[30]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_30_30_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_30_30_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_30_30_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_30_30_n_0 ),
        .O(\tmp_read_data0[30]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[31]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_31_31_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_31_31_n_0 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_31_31_n_0 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_31_31_n_0 ),
        .O(tmp_read_data00[31]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[31]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_31_31_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_31_31_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_31_31_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_31_31_n_0 ),
        .O(\tmp_read_data0[31]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[31]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_31_31_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_31_31_n_0 ),
        .O(\tmp_read_data0[31]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[31]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_31_31_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_31_31_n_0 ),
        .O(\tmp_read_data0[31]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[31]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_31_31_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_31_31_n_0 ),
        .O(\tmp_read_data0[31]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[31]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_31_31_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_31_31_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_31_31_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_31_31_n_0 ),
        .O(\tmp_read_data0[31]_i_1__4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF8FF8888)) 
    \tmp_read_data0[31]_i_2 
       (.I0(\core_inst/montprod_inst/b_bit_index_we ),
        .I1(\core_inst/residue_inst/in6 [7]),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I4(\core_inst/montprod_opm_addr [7]),
        .O(\core_inst/message_mem_int_rd_addr [7]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \tmp_read_data0[31]_i_2__0 
       (.I0(\core_inst/modexp_ctrl_reg [3]),
        .I1(\core_inst/modexp_ctrl_reg [1]),
        .I2(\core_inst/modexp_ctrl_reg [2]),
        .I3(\core_inst/modexp_ctrl_reg [0]),
        .O(\tmp_read_data0[31]_i_2__0_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF8FF8888)) 
    \tmp_read_data0[31]_i_3 
       (.I0(\core_inst/montprod_inst/b_bit_index_we ),
        .I1(\core_inst/residue_inst/in6 [6]),
        .I2(\core_inst/montprod_inst/s_mux_new [0]),
        .I3(mem_reg_r2_0_63_0_2_i_7_n_0),
        .I4(\core_inst/montprod_opm_addr [6]),
        .O(\core_inst/message_mem_int_rd_addr [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[3]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_3_5_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_3_5_n_0 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_3_5_n_0 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_3_5_n_0 ),
        .O(tmp_read_data00[3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[3]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_3_5_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_3_5_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_3_5_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_3_5_n_0 ),
        .O(\tmp_read_data0[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[3]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_3_3_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_3_3_n_0 ),
        .O(\tmp_read_data0[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[3]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_3_3_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_3_3_n_0 ),
        .O(\tmp_read_data0[3]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[3]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_3_3_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_3_3_n_0 ),
        .O(\tmp_read_data0[3]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[3]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_3_5_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_3_5_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_3_5_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_3_5_n_0 ),
        .O(\tmp_read_data0[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[4]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_3_5_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_3_5_n_1 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_3_5_n_1 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_3_5_n_1 ),
        .O(tmp_read_data00[4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[4]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_3_5_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_3_5_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_3_5_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_3_5_n_1 ),
        .O(\tmp_read_data0[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[4]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_4_4_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_4_4_n_0 ),
        .O(\tmp_read_data0[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[4]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_4_4_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_4_4_n_0 ),
        .O(\tmp_read_data0[4]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[4]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_4_4_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_4_4_n_0 ),
        .O(\tmp_read_data0[4]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[4]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_3_5_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_3_5_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_3_5_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_3_5_n_1 ),
        .O(\tmp_read_data0[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[5]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_3_5_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_3_5_n_2 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_3_5_n_2 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_3_5_n_2 ),
        .O(tmp_read_data00[5]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[5]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_3_5_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_3_5_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_3_5_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_3_5_n_2 ),
        .O(\tmp_read_data0[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[5]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_5_5_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_5_5_n_0 ),
        .O(\tmp_read_data0[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[5]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_5_5_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_5_5_n_0 ),
        .O(\tmp_read_data0[5]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[5]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_5_5_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_5_5_n_0 ),
        .O(\tmp_read_data0[5]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[5]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_3_5_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_3_5_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_3_5_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_3_5_n_2 ),
        .O(\tmp_read_data0[5]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[6]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_6_8_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_6_8_n_0 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_6_8_n_0 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_6_8_n_0 ),
        .O(tmp_read_data00[6]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[6]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_6_8_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_6_8_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_6_8_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_6_8_n_0 ),
        .O(\tmp_read_data0[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[6]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_6_6_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_6_6_n_0 ),
        .O(\tmp_read_data0[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[6]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_6_6_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_6_6_n_0 ),
        .O(\tmp_read_data0[6]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[6]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_6_6_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_6_6_n_0 ),
        .O(\tmp_read_data0[6]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[6]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_6_8_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_6_8_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_6_8_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_6_8_n_0 ),
        .O(\tmp_read_data0[6]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[7]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_6_8_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_6_8_n_1 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_6_8_n_1 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_6_8_n_1 ),
        .O(tmp_read_data00[7]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[7]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_6_8_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_6_8_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_6_8_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_6_8_n_1 ),
        .O(\tmp_read_data0[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[7]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_7_7_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_7_7_n_0 ),
        .O(\tmp_read_data0[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[7]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_7_7_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_7_7_n_0 ),
        .O(\tmp_read_data0[7]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[7]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_7_7_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_7_7_n_0 ),
        .O(\tmp_read_data0[7]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[7]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_6_8_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_6_8_n_1 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_6_8_n_1 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_6_8_n_1 ),
        .O(\tmp_read_data0[7]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[8]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_6_8_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_6_8_n_2 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_6_8_n_2 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_6_8_n_2 ),
        .O(tmp_read_data00[8]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[8]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_6_8_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_6_8_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_6_8_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_6_8_n_2 ),
        .O(\tmp_read_data0[8]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[8]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_8_8_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_8_8_n_0 ),
        .O(\tmp_read_data0[8]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[8]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_8_8_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_8_8_n_0 ),
        .O(\tmp_read_data0[8]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[8]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_8_8_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_8_8_n_0 ),
        .O(\tmp_read_data0[8]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[8]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_6_8_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_6_8_n_2 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_6_8_n_2 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_6_8_n_2 ),
        .O(\tmp_read_data0[8]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data0[9]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r2_192_255_9_11_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r2_128_191_9_11_n_0 ),
        .I2(\core_inst/residue_opm_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r2_64_127_9_11_n_0 ),
        .I4(\core_inst/residue_opm_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r2_0_63_9_11_n_0 ),
        .O(tmp_read_data00[9]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[9]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r2_128_191_9_11_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r2_192_255_9_11_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r2_0_63_9_11_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r2_64_127_9_11_n_0 ),
        .O(\tmp_read_data0[9]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[9]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_9_9_n_0 ),
        .I1(\core_inst/read_addr00_carry__0_n_4 ),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_9_9_n_0 ),
        .O(\tmp_read_data0[9]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \tmp_read_data0[9]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_9_9_n_0 ),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\tmp_read_data0[31]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opm_addr [7]),
        .I4(\core_inst/modulus_mem/mem_reg_0_127_9_9_n_0 ),
        .O(\tmp_read_data0[9]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data0[9]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_9_9_n_0 ),
        .I1(\core_inst/message_mem_int_rd_addr [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_9_9_n_0 ),
        .O(\tmp_read_data0[9]_i_1__3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \tmp_read_data0[9]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r2_128_191_9_11_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r2_192_255_9_11_n_0 ),
        .I2(\core_inst/message_mem_int_rd_addr [7]),
        .I3(\core_inst/result_mem/mem_reg_r2_0_63_9_11_n_0 ),
        .I4(\core_inst/message_mem_int_rd_addr [6]),
        .I5(\core_inst/result_mem/mem_reg_r2_64_127_9_11_n_0 ),
        .O(\tmp_read_data0[9]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[0]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_0_2_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_0_2_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_0_2_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_0_2_n_0 ),
        .O(tmp_read_data10[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[0]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_0_2_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_0_2_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_0_2_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_0_2_n_0 ),
        .O(\tmp_read_data1[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[0]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_0_0_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_0_0_n_1 ),
        .O(\tmp_read_data1[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[0]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_0_0_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_0_0_n_1 ),
        .O(\tmp_read_data1[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[0]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_0_0_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_0_0_n_1 ),
        .O(\tmp_read_data1[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[0]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_0_2_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_0_2_n_0 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_0_2_n_0 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_0_2_n_0 ),
        .O(\tmp_read_data1[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[10]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_9_11_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_9_11_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_9_11_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_9_11_n_1 ),
        .O(tmp_read_data10[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[10]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_9_11_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_9_11_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_9_11_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_9_11_n_1 ),
        .O(\tmp_read_data1[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[10]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_10_10_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_10_10_n_1 ),
        .O(\tmp_read_data1[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[10]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_10_10_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_10_10_n_1 ),
        .O(\tmp_read_data1[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[10]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_10_10_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_10_10_n_1 ),
        .O(\tmp_read_data1[10]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[10]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_9_11_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_9_11_n_1 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_9_11_n_1 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_9_11_n_1 ),
        .O(\tmp_read_data1[10]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[11]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_9_11_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_9_11_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_9_11_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_9_11_n_2 ),
        .O(tmp_read_data10[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[11]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_9_11_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_9_11_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_9_11_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_9_11_n_2 ),
        .O(\tmp_read_data1[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[11]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_11_11_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_11_11_n_1 ),
        .O(\tmp_read_data1[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[11]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_11_11_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_11_11_n_1 ),
        .O(\tmp_read_data1[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[11]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_11_11_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_11_11_n_1 ),
        .O(\tmp_read_data1[11]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[11]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_9_11_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_9_11_n_2 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_9_11_n_2 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_9_11_n_2 ),
        .O(\tmp_read_data1[11]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[12]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_12_14_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_12_14_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_12_14_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_12_14_n_0 ),
        .O(tmp_read_data10[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[12]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_12_14_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_12_14_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_12_14_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_12_14_n_0 ),
        .O(\tmp_read_data1[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[12]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_12_12_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_12_12_n_1 ),
        .O(\tmp_read_data1[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[12]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_12_12_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_12_12_n_1 ),
        .O(\tmp_read_data1[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[12]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_12_12_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_12_12_n_1 ),
        .O(\tmp_read_data1[12]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[12]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_12_14_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_12_14_n_0 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_12_14_n_0 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_12_14_n_0 ),
        .O(\tmp_read_data1[12]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[13]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_12_14_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_12_14_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_12_14_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_12_14_n_1 ),
        .O(tmp_read_data10[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[13]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_12_14_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_12_14_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_12_14_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_12_14_n_1 ),
        .O(\tmp_read_data1[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[13]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_13_13_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_13_13_n_1 ),
        .O(\tmp_read_data1[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[13]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_13_13_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_13_13_n_1 ),
        .O(\tmp_read_data1[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[13]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_13_13_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_13_13_n_1 ),
        .O(\tmp_read_data1[13]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[13]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_12_14_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_12_14_n_1 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_12_14_n_1 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_12_14_n_1 ),
        .O(\tmp_read_data1[13]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[14]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_12_14_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_12_14_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_12_14_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_12_14_n_2 ),
        .O(tmp_read_data10[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[14]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_12_14_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_12_14_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_12_14_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_12_14_n_2 ),
        .O(\tmp_read_data1[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[14]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_14_14_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_14_14_n_1 ),
        .O(\tmp_read_data1[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[14]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_14_14_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_14_14_n_1 ),
        .O(\tmp_read_data1[14]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[14]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_14_14_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_14_14_n_1 ),
        .O(\tmp_read_data1[14]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[14]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_12_14_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_12_14_n_2 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_12_14_n_2 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_12_14_n_2 ),
        .O(\tmp_read_data1[14]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[15]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_15_17_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_15_17_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_15_17_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_15_17_n_0 ),
        .O(tmp_read_data10[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[15]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_15_17_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_15_17_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_15_17_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_15_17_n_0 ),
        .O(\tmp_read_data1[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[15]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_15_15_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_15_15_n_1 ),
        .O(\tmp_read_data1[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[15]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_15_15_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_15_15_n_1 ),
        .O(\tmp_read_data1[15]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[15]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_15_15_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_15_15_n_1 ),
        .O(\tmp_read_data1[15]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[15]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_15_17_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_15_17_n_0 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_15_17_n_0 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_15_17_n_0 ),
        .O(\tmp_read_data1[15]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[16]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_15_17_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_15_17_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_15_17_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_15_17_n_1 ),
        .O(tmp_read_data10[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[16]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_15_17_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_15_17_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_15_17_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_15_17_n_1 ),
        .O(\tmp_read_data1[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[16]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_16_16_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_16_16_n_1 ),
        .O(\tmp_read_data1[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[16]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_16_16_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_16_16_n_1 ),
        .O(\tmp_read_data1[16]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[16]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_16_16_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_16_16_n_1 ),
        .O(\tmp_read_data1[16]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[16]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_15_17_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_15_17_n_1 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_15_17_n_1 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_15_17_n_1 ),
        .O(\tmp_read_data1[16]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[17]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_15_17_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_15_17_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_15_17_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_15_17_n_2 ),
        .O(tmp_read_data10[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[17]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_15_17_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_15_17_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_15_17_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_15_17_n_2 ),
        .O(\tmp_read_data1[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[17]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_17_17_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_17_17_n_1 ),
        .O(\tmp_read_data1[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[17]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_17_17_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_17_17_n_1 ),
        .O(\tmp_read_data1[17]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[17]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_17_17_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_17_17_n_1 ),
        .O(\tmp_read_data1[17]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[17]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_15_17_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_15_17_n_2 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_15_17_n_2 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_15_17_n_2 ),
        .O(\tmp_read_data1[17]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[18]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_18_20_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_18_20_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_18_20_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_18_20_n_0 ),
        .O(tmp_read_data10[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[18]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_18_20_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_18_20_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_18_20_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_18_20_n_0 ),
        .O(\tmp_read_data1[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[18]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_18_18_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_18_18_n_1 ),
        .O(\tmp_read_data1[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[18]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_18_18_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_18_18_n_1 ),
        .O(\tmp_read_data1[18]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[18]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_18_18_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_18_18_n_1 ),
        .O(\tmp_read_data1[18]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[18]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_18_20_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_18_20_n_0 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_18_20_n_0 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_18_20_n_0 ),
        .O(\tmp_read_data1[18]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[19]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_18_20_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_18_20_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_18_20_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_18_20_n_1 ),
        .O(tmp_read_data10[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[19]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_18_20_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_18_20_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_18_20_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_18_20_n_1 ),
        .O(\tmp_read_data1[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[19]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_19_19_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_19_19_n_1 ),
        .O(\tmp_read_data1[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[19]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_19_19_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_19_19_n_1 ),
        .O(\tmp_read_data1[19]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[19]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_19_19_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_19_19_n_1 ),
        .O(\tmp_read_data1[19]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[19]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_18_20_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_18_20_n_1 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_18_20_n_1 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_18_20_n_1 ),
        .O(\tmp_read_data1[19]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[1]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_0_2_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_0_2_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_0_2_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_0_2_n_1 ),
        .O(tmp_read_data10[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[1]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_0_2_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_0_2_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_0_2_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_0_2_n_1 ),
        .O(\tmp_read_data1[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[1]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_1_1_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_1_1_n_1 ),
        .O(\tmp_read_data1[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[1]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_1_1_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_1_1_n_1 ),
        .O(\tmp_read_data1[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[1]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_1_1_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_1_1_n_1 ),
        .O(\tmp_read_data1[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[1]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_0_2_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_0_2_n_1 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_0_2_n_1 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_0_2_n_1 ),
        .O(\tmp_read_data1[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[20]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_18_20_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_18_20_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_18_20_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_18_20_n_2 ),
        .O(tmp_read_data10[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[20]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_18_20_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_18_20_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_18_20_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_18_20_n_2 ),
        .O(\tmp_read_data1[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[20]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_20_20_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_20_20_n_1 ),
        .O(\tmp_read_data1[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[20]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_20_20_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_20_20_n_1 ),
        .O(\tmp_read_data1[20]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[20]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_20_20_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_20_20_n_1 ),
        .O(\tmp_read_data1[20]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[20]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_18_20_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_18_20_n_2 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_18_20_n_2 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_18_20_n_2 ),
        .O(\tmp_read_data1[20]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[21]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_21_23_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_21_23_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_21_23_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_21_23_n_0 ),
        .O(tmp_read_data10[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[21]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_21_23_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_21_23_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_21_23_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_21_23_n_0 ),
        .O(\tmp_read_data1[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[21]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_21_21_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_21_21_n_1 ),
        .O(\tmp_read_data1[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[21]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_21_21_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_21_21_n_1 ),
        .O(\tmp_read_data1[21]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[21]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_21_21_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_21_21_n_1 ),
        .O(\tmp_read_data1[21]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[21]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_21_23_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_21_23_n_0 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_21_23_n_0 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_21_23_n_0 ),
        .O(\tmp_read_data1[21]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[22]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_21_23_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_21_23_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_21_23_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_21_23_n_1 ),
        .O(tmp_read_data10[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[22]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_21_23_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_21_23_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_21_23_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_21_23_n_1 ),
        .O(\tmp_read_data1[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[22]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_22_22_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_22_22_n_1 ),
        .O(\tmp_read_data1[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[22]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_22_22_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_22_22_n_1 ),
        .O(\tmp_read_data1[22]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[22]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_22_22_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_22_22_n_1 ),
        .O(\tmp_read_data1[22]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[22]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_21_23_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_21_23_n_1 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_21_23_n_1 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_21_23_n_1 ),
        .O(\tmp_read_data1[22]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[23]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_21_23_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_21_23_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_21_23_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_21_23_n_2 ),
        .O(tmp_read_data10[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[23]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_21_23_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_21_23_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_21_23_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_21_23_n_2 ),
        .O(\tmp_read_data1[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[23]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_23_23_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_23_23_n_1 ),
        .O(\tmp_read_data1[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[23]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_23_23_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_23_23_n_1 ),
        .O(\tmp_read_data1[23]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[23]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_23_23_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_23_23_n_1 ),
        .O(\tmp_read_data1[23]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[23]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_21_23_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_21_23_n_2 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_21_23_n_2 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_21_23_n_2 ),
        .O(\tmp_read_data1[23]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[24]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_24_26_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_24_26_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_24_26_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_24_26_n_0 ),
        .O(tmp_read_data10[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[24]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_24_26_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_24_26_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_24_26_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_24_26_n_0 ),
        .O(\tmp_read_data1[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[24]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_24_24_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_24_24_n_1 ),
        .O(\tmp_read_data1[24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[24]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_24_24_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_24_24_n_1 ),
        .O(\tmp_read_data1[24]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[24]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_24_24_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_24_24_n_1 ),
        .O(\tmp_read_data1[24]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[24]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_24_26_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_24_26_n_0 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_24_26_n_0 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_24_26_n_0 ),
        .O(\tmp_read_data1[24]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[25]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_24_26_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_24_26_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_24_26_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_24_26_n_1 ),
        .O(tmp_read_data10[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[25]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_24_26_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_24_26_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_24_26_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_24_26_n_1 ),
        .O(\tmp_read_data1[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[25]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_25_25_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_25_25_n_1 ),
        .O(\tmp_read_data1[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[25]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_25_25_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_25_25_n_1 ),
        .O(\tmp_read_data1[25]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[25]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_25_25_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_25_25_n_1 ),
        .O(\tmp_read_data1[25]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[25]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_24_26_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_24_26_n_1 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_24_26_n_1 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_24_26_n_1 ),
        .O(\tmp_read_data1[25]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[26]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_24_26_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_24_26_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_24_26_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_24_26_n_2 ),
        .O(tmp_read_data10[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[26]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_24_26_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_24_26_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_24_26_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_24_26_n_2 ),
        .O(\tmp_read_data1[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[26]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_26_26_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_26_26_n_1 ),
        .O(\tmp_read_data1[26]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[26]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_26_26_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_26_26_n_1 ),
        .O(\tmp_read_data1[26]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[26]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_26_26_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_26_26_n_1 ),
        .O(\tmp_read_data1[26]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[26]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_24_26_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_24_26_n_2 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_24_26_n_2 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_24_26_n_2 ),
        .O(\tmp_read_data1[26]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[27]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_27_29_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_27_29_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_27_29_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_27_29_n_0 ),
        .O(tmp_read_data10[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[27]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_27_29_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_27_29_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_27_29_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_27_29_n_0 ),
        .O(\tmp_read_data1[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[27]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_27_27_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_27_27_n_1 ),
        .O(\tmp_read_data1[27]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[27]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_27_27_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_27_27_n_1 ),
        .O(\tmp_read_data1[27]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[27]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_27_27_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_27_27_n_1 ),
        .O(\tmp_read_data1[27]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[27]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_27_29_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_27_29_n_0 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_27_29_n_0 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_27_29_n_0 ),
        .O(\tmp_read_data1[27]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[28]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_27_29_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_27_29_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_27_29_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_27_29_n_1 ),
        .O(tmp_read_data10[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[28]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_27_29_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_27_29_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_27_29_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_27_29_n_1 ),
        .O(\tmp_read_data1[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[28]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_28_28_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_28_28_n_1 ),
        .O(\tmp_read_data1[28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[28]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_28_28_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_28_28_n_1 ),
        .O(\tmp_read_data1[28]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[28]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_28_28_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_28_28_n_1 ),
        .O(\tmp_read_data1[28]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[28]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_27_29_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_27_29_n_1 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_27_29_n_1 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_27_29_n_1 ),
        .O(\tmp_read_data1[28]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[29]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_27_29_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_27_29_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_27_29_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_27_29_n_2 ),
        .O(tmp_read_data10[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[29]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_27_29_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_27_29_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_27_29_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_27_29_n_2 ),
        .O(\tmp_read_data1[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[29]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_29_29_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_29_29_n_1 ),
        .O(\tmp_read_data1[29]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[29]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_29_29_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_29_29_n_1 ),
        .O(\tmp_read_data1[29]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[29]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_29_29_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_29_29_n_1 ),
        .O(\tmp_read_data1[29]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[29]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_27_29_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_27_29_n_2 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_27_29_n_2 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_27_29_n_2 ),
        .O(\tmp_read_data1[29]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[2]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_0_2_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_0_2_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_0_2_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_0_2_n_2 ),
        .O(tmp_read_data10[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[2]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_0_2_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_0_2_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_0_2_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_0_2_n_2 ),
        .O(\tmp_read_data1[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[2]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_2_2_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_2_2_n_1 ),
        .O(\tmp_read_data1[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[2]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_2_2_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_2_2_n_1 ),
        .O(\tmp_read_data1[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[2]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_2_2_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_2_2_n_1 ),
        .O(\tmp_read_data1[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[2]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_0_2_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_0_2_n_2 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_0_2_n_2 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_0_2_n_2 ),
        .O(\tmp_read_data1[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[30]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_30_30_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_30_30_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_30_30_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_30_30_n_0 ),
        .O(tmp_read_data10[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[30]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_30_30_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_30_30_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_30_30_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_30_30_n_0 ),
        .O(\tmp_read_data1[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[30]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_30_30_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_30_30_n_1 ),
        .O(\tmp_read_data1[30]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[30]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_30_30_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_30_30_n_1 ),
        .O(\tmp_read_data1[30]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[30]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_30_30_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_30_30_n_1 ),
        .O(\tmp_read_data1[30]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[30]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_30_30_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_30_30_n_0 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_30_30_n_0 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_30_30_n_0 ),
        .O(\tmp_read_data1[30]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[31]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_31_31_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_31_31_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_31_31_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_31_31_n_0 ),
        .O(tmp_read_data10[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[31]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_31_31_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_31_31_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_31_31_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_31_31_n_0 ),
        .O(\tmp_read_data1[31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[31]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_31_31_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_31_31_n_1 ),
        .O(\tmp_read_data1[31]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[31]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_31_31_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_31_31_n_1 ),
        .O(\tmp_read_data1[31]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[31]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_31_31_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_31_31_n_1 ),
        .O(\tmp_read_data1[31]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[31]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_31_31_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_31_31_n_0 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_31_31_n_0 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_31_31_n_0 ),
        .O(\tmp_read_data1[31]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[3]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_3_5_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_3_5_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_3_5_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_3_5_n_0 ),
        .O(tmp_read_data10[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[3]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_3_5_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_3_5_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_3_5_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_3_5_n_0 ),
        .O(\tmp_read_data1[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[3]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_3_3_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_3_3_n_1 ),
        .O(\tmp_read_data1[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[3]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_3_3_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_3_3_n_1 ),
        .O(\tmp_read_data1[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[3]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_3_3_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_3_3_n_1 ),
        .O(\tmp_read_data1[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[3]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_3_5_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_3_5_n_0 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_3_5_n_0 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_3_5_n_0 ),
        .O(\tmp_read_data1[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[4]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_3_5_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_3_5_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_3_5_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_3_5_n_1 ),
        .O(tmp_read_data10[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[4]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_3_5_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_3_5_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_3_5_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_3_5_n_1 ),
        .O(\tmp_read_data1[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[4]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_4_4_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_4_4_n_1 ),
        .O(\tmp_read_data1[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[4]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_4_4_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_4_4_n_1 ),
        .O(\tmp_read_data1[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[4]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_4_4_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_4_4_n_1 ),
        .O(\tmp_read_data1[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[4]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_3_5_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_3_5_n_1 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_3_5_n_1 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_3_5_n_1 ),
        .O(\tmp_read_data1[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[5]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_3_5_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_3_5_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_3_5_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_3_5_n_2 ),
        .O(tmp_read_data10[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[5]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_3_5_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_3_5_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_3_5_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_3_5_n_2 ),
        .O(\tmp_read_data1[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[5]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_5_5_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_5_5_n_1 ),
        .O(\tmp_read_data1[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[5]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_5_5_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_5_5_n_1 ),
        .O(\tmp_read_data1[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[5]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_5_5_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_5_5_n_1 ),
        .O(\tmp_read_data1[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[5]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_3_5_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_3_5_n_2 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_3_5_n_2 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_3_5_n_2 ),
        .O(\tmp_read_data1[5]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[6]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_6_8_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_6_8_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_6_8_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_6_8_n_0 ),
        .O(tmp_read_data10[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[6]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_6_8_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_6_8_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_6_8_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_6_8_n_0 ),
        .O(\tmp_read_data1[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[6]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_6_6_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_6_6_n_1 ),
        .O(\tmp_read_data1[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[6]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_6_6_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_6_6_n_1 ),
        .O(\tmp_read_data1[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[6]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_6_6_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_6_6_n_1 ),
        .O(\tmp_read_data1[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[6]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_6_8_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_6_8_n_0 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_6_8_n_0 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_6_8_n_0 ),
        .O(\tmp_read_data1[6]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[7]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_6_8_n_1 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_6_8_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_6_8_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_6_8_n_1 ),
        .O(tmp_read_data10[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[7]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_6_8_n_1 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_6_8_n_1 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_6_8_n_1 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_6_8_n_1 ),
        .O(\tmp_read_data1[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[7]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_7_7_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_7_7_n_1 ),
        .O(\tmp_read_data1[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[7]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_7_7_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_7_7_n_1 ),
        .O(\tmp_read_data1[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[7]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_7_7_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_7_7_n_1 ),
        .O(\tmp_read_data1[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[7]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_6_8_n_1 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_6_8_n_1 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_6_8_n_1 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_6_8_n_1 ),
        .O(\tmp_read_data1[7]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[8]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_6_8_n_2 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_6_8_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_6_8_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_6_8_n_2 ),
        .O(tmp_read_data10[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[8]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_6_8_n_2 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_6_8_n_2 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_6_8_n_2 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_6_8_n_2 ),
        .O(\tmp_read_data1[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[8]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_8_8_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_8_8_n_1 ),
        .O(\tmp_read_data1[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[8]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_8_8_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_8_8_n_1 ),
        .O(\tmp_read_data1[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[8]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_8_8_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_8_8_n_1 ),
        .O(\tmp_read_data1[8]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[8]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_6_8_n_2 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_6_8_n_2 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_6_8_n_2 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_6_8_n_2 ),
        .O(\tmp_read_data1[8]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[9]_i_1 
       (.I0(\core_inst/residue_mem/mem_reg_r1_192_255_9_11_n_0 ),
        .I1(\core_inst/residue_mem/mem_reg_r1_128_191_9_11_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/residue_mem/mem_reg_r1_64_127_9_11_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/residue_mem/mem_reg_r1_0_63_9_11_n_0 ),
        .O(tmp_read_data10[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[9]_i_1__0 
       (.I0(\core_inst/p_mem/mem_reg_r1_192_255_9_11_n_0 ),
        .I1(\core_inst/p_mem/mem_reg_r1_128_191_9_11_n_0 ),
        .I2(\core_inst/p_mem_rd1_addr [7]),
        .I3(\core_inst/p_mem/mem_reg_r1_64_127_9_11_n_0 ),
        .I4(\core_inst/p_mem_rd1_addr [6]),
        .I5(\core_inst/p_mem/mem_reg_r1_0_63_9_11_n_0 ),
        .O(\tmp_read_data1[9]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[9]_i_1__1 
       (.I0(\core_inst/exponent_mem/mem_reg_128_255_9_9_n_1 ),
        .I1(\core_inst/exponent_mem/ptr_reg_reg [7]),
        .I2(\core_inst/exponent_mem/mem_reg_0_127_9_9_n_1 ),
        .O(\tmp_read_data1[9]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[9]_i_1__2 
       (.I0(\core_inst/modulus_mem/mem_reg_128_255_9_9_n_1 ),
        .I1(\core_inst/modulus_mem/ptr_reg_reg [7]),
        .I2(\core_inst/modulus_mem/mem_reg_0_127_9_9_n_1 ),
        .O(\tmp_read_data1[9]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_read_data1[9]_i_1__3 
       (.I0(\core_inst/message_mem/mem_reg_128_255_9_9_n_1 ),
        .I1(\core_inst/message_mem/ptr_reg_reg [7]),
        .I2(\core_inst/message_mem/mem_reg_0_127_9_9_n_1 ),
        .O(\tmp_read_data1[9]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data1[9]_i_1__4 
       (.I0(\core_inst/result_mem/mem_reg_r1_192_255_9_11_n_0 ),
        .I1(\core_inst/result_mem/mem_reg_r1_128_191_9_11_n_0 ),
        .I2(\core_inst/result_mem/ptr_reg [7]),
        .I3(\core_inst/result_mem/mem_reg_r1_64_127_9_11_n_0 ),
        .I4(\core_inst/result_mem/ptr_reg [6]),
        .I5(\core_inst/result_mem/mem_reg_r1_0_63_9_11_n_0 ),
        .O(\tmp_read_data1[9]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[0]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_0_2_n_0 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_0_2_n_0 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_0_2_n_0 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_0_2_n_0 ),
        .O(\tmp_read_data[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[10]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_9_11_n_1 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_9_11_n_1 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_9_11_n_1 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_9_11_n_1 ),
        .O(\tmp_read_data[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[11]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_9_11_n_2 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_9_11_n_2 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_9_11_n_2 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_9_11_n_2 ),
        .O(\tmp_read_data[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[12]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_12_14_n_0 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_12_14_n_0 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_12_14_n_0 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_12_14_n_0 ),
        .O(\tmp_read_data[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[13]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_12_14_n_1 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_12_14_n_1 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_12_14_n_1 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_12_14_n_1 ),
        .O(\tmp_read_data[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[14]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_12_14_n_2 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_12_14_n_2 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_12_14_n_2 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_12_14_n_2 ),
        .O(\tmp_read_data[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[15]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_15_17_n_0 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_15_17_n_0 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_15_17_n_0 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_15_17_n_0 ),
        .O(\tmp_read_data[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[16]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_15_17_n_1 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_15_17_n_1 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_15_17_n_1 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_15_17_n_1 ),
        .O(\tmp_read_data[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[17]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_15_17_n_2 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_15_17_n_2 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_15_17_n_2 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_15_17_n_2 ),
        .O(\tmp_read_data[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[18]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_18_20_n_0 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_18_20_n_0 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_18_20_n_0 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_18_20_n_0 ),
        .O(\tmp_read_data[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[19]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_18_20_n_1 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_18_20_n_1 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_18_20_n_1 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_18_20_n_1 ),
        .O(\tmp_read_data[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[1]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_0_2_n_1 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_0_2_n_1 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_0_2_n_1 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_0_2_n_1 ),
        .O(\tmp_read_data[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[20]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_18_20_n_2 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_18_20_n_2 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_18_20_n_2 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_18_20_n_2 ),
        .O(\tmp_read_data[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[21]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_21_23_n_0 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_21_23_n_0 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_21_23_n_0 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_21_23_n_0 ),
        .O(\tmp_read_data[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[22]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_21_23_n_1 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_21_23_n_1 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_21_23_n_1 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_21_23_n_1 ),
        .O(\tmp_read_data[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[23]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_21_23_n_2 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_21_23_n_2 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_21_23_n_2 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_21_23_n_2 ),
        .O(\tmp_read_data[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[24]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_24_26_n_0 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_24_26_n_0 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_24_26_n_0 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_24_26_n_0 ),
        .O(\tmp_read_data[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[25]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_24_26_n_1 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_24_26_n_1 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_24_26_n_1 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_24_26_n_1 ),
        .O(\tmp_read_data[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[26]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_24_26_n_2 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_24_26_n_2 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_24_26_n_2 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_24_26_n_2 ),
        .O(\tmp_read_data[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[27]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_27_29_n_0 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_27_29_n_0 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_27_29_n_0 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_27_29_n_0 ),
        .O(\tmp_read_data[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[28]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_27_29_n_1 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_27_29_n_1 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_27_29_n_1 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_27_29_n_1 ),
        .O(\tmp_read_data[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[29]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_27_29_n_2 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_27_29_n_2 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_27_29_n_2 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_27_29_n_2 ),
        .O(\tmp_read_data[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[2]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_0_2_n_2 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_0_2_n_2 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_0_2_n_2 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_0_2_n_2 ),
        .O(\tmp_read_data[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[30]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_30_30_n_0 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_30_30_n_0 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_30_30_n_0 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_30_30_n_0 ),
        .O(\tmp_read_data[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[31]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_31_31_n_0 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_31_31_n_0 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_31_31_n_0 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_31_31_n_0 ),
        .O(\tmp_read_data[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[3]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_3_5_n_0 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_3_5_n_0 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_3_5_n_0 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_3_5_n_0 ),
        .O(\tmp_read_data[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[4]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_3_5_n_1 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_3_5_n_1 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_3_5_n_1 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_3_5_n_1 ),
        .O(\tmp_read_data[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[5]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_3_5_n_2 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_3_5_n_2 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_3_5_n_2 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_3_5_n_2 ),
        .O(\tmp_read_data[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[6]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_6_8_n_0 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_6_8_n_0 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_6_8_n_0 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_6_8_n_0 ),
        .O(\tmp_read_data[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[7]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_6_8_n_1 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_6_8_n_1 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_6_8_n_1 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_6_8_n_1 ),
        .O(\tmp_read_data[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[8]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_6_8_n_2 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_6_8_n_2 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_6_8_n_2 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_6_8_n_2 ),
        .O(\tmp_read_data[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_read_data[9]_i_1 
       (.I0(\core_inst/montprod_inst/s_mem/mem_reg_192_255_9_11_n_0 ),
        .I1(\core_inst/montprod_inst/s_mem/mem_reg_128_191_9_11_n_0 ),
        .I2(\core_inst/montprod_inst/s_mem_read_addr [7]),
        .I3(\core_inst/montprod_inst/s_mem/mem_reg_64_127_9_11_n_0 ),
        .I4(\core_inst/montprod_inst/s_mem_read_addr [6]),
        .I5(\core_inst/montprod_inst/s_mem/mem_reg_0_63_9_11_n_0 ),
        .O(\tmp_read_data[9]_i_1_n_0 ));
  IBUF we_IBUF_inst
       (.I(we),
        .O(we_IBUF));
  LUT6 #(
    .INIT(64'h4545454545454575)) 
    \word_index_reg[0]_i_1 
       (.I0(\core_inst/montprod_opm_addr [0]),
        .I1(\FSM_onehot_montprod_ctrl_reg[0]_i_3_n_0 ),
        .I2(\FSM_onehot_montprod_ctrl_reg[0]_i_2_n_0 ),
        .I3(modulus_length_reg[0]),
        .I4(\word_index_reg[7]_i_3_n_0 ),
        .I5(\core_inst/montprod_inst/reset_word_index_msw ),
        .O(word_index_new[0]));
  LUT5 #(
    .INIT(32'h74447477)) 
    \word_index_reg[0]_i_1__0 
       (.I0(modulus_length_reg[0]),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[0] ),
        .I2(\core_inst/residue_inst/length_m1_reg [0]),
        .I3(\word_index_reg[7]_i_2__0_n_0 ),
        .I4(\core_inst/residue_opa_wr_addr [0]),
        .O(\core_inst/residue_opm_addr [0]));
  LUT6 #(
    .INIT(64'hAAAB00000001FFFF)) 
    \word_index_reg[1]_i_1 
       (.I0(\FSM_onehot_montprod_ctrl_reg[0]_i_3_n_0 ),
        .I1(\word_index_reg[1]_i_2_n_0 ),
        .I2(\word_index_reg[7]_i_3_n_0 ),
        .I3(\core_inst/montprod_inst/reset_word_index_msw ),
        .I4(\FSM_onehot_montprod_ctrl_reg[0]_i_2_n_0 ),
        .I5(\word_index_reg[1]_i_2__0_n_0 ),
        .O(word_index_new[1]));
  LUT6 #(
    .INIT(64'h7477744474447477)) 
    \word_index_reg[1]_i_1__0 
       (.I0(\word_index_reg[1]_i_2_n_0 ),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[0] ),
        .I2(\core_inst/residue_inst/length_m1_reg [1]),
        .I3(\word_index_reg[7]_i_2__0_n_0 ),
        .I4(\core_inst/residue_opa_wr_addr [0]),
        .I5(\core_inst/residue_opa_wr_addr [1]),
        .O(\core_inst/residue_opm_addr [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \word_index_reg[1]_i_2 
       (.I0(modulus_length_reg[1]),
        .I1(modulus_length_reg[0]),
        .O(\word_index_reg[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \word_index_reg[1]_i_2__0 
       (.I0(\core_inst/montprod_opm_addr [1]),
        .I1(\core_inst/montprod_opm_addr [0]),
        .O(\word_index_reg[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h1F10FFFF1F100000)) 
    \word_index_reg[2]_i_1 
       (.I0(\core_inst/montprod_inst/reset_word_index_msw ),
        .I1(\word_index_reg[2]_i_2_n_0 ),
        .I2(\word_index_reg[7]_i_5_n_0 ),
        .I3(\word_index_reg[2]_i_3_n_0 ),
        .I4(\FSM_onehot_montprod_ctrl_reg[0]_i_2_n_0 ),
        .I5(\word_index_reg[2]_i_4_n_0 ),
        .O(word_index_new[2]));
  LUT6 #(
    .INIT(64'h7477744474447477)) 
    \word_index_reg[2]_i_1__0 
       (.I0(\s_mem_read_addr_reg[2]_i_2_n_0 ),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[0] ),
        .I2(\core_inst/residue_inst/length_m1_reg [2]),
        .I3(\word_index_reg[7]_i_2__0_n_0 ),
        .I4(\word_index_reg[2]_i_2__0_n_0 ),
        .I5(\core_inst/residue_opa_wr_addr [2]),
        .O(\core_inst/residue_opm_addr [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101111)) 
    \word_index_reg[2]_i_2 
       (.I0(\word_index_reg[7]_i_9_n_0 ),
        .I1(\core_inst/montprod_inst/loop_ctr_dec ),
        .I2(\word_index_reg[7]_i_8_n_0 ),
        .I3(\montprod_select_reg[2]_i_3_n_0 ),
        .I4(\core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg_n_0_[0] ),
        .I5(\s_mem_read_addr_reg[2]_i_2_n_0 ),
        .O(\word_index_reg[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \word_index_reg[2]_i_2__0 
       (.I0(\core_inst/residue_opa_wr_addr [0]),
        .I1(\core_inst/residue_opa_wr_addr [1]),
        .O(\word_index_reg[2]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \word_index_reg[2]_i_3 
       (.I0(\core_inst/montprod_opm_addr [2]),
        .I1(\core_inst/montprod_opm_addr [0]),
        .I2(\core_inst/montprod_opm_addr [1]),
        .O(\word_index_reg[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \word_index_reg[2]_i_4 
       (.I0(\core_inst/montprod_opm_addr [2]),
        .I1(\core_inst/montprod_opm_addr [0]),
        .I2(\core_inst/montprod_opm_addr [1]),
        .O(\word_index_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1F10FFFF1F100000)) 
    \word_index_reg[3]_i_1 
       (.I0(\core_inst/montprod_inst/reset_word_index_msw ),
        .I1(\word_index_reg[3]_i_2_n_0 ),
        .I2(\word_index_reg[7]_i_5_n_0 ),
        .I3(\word_index_reg[3]_i_3_n_0 ),
        .I4(\FSM_onehot_montprod_ctrl_reg[0]_i_2_n_0 ),
        .I5(\word_index_reg[3]_i_4_n_0 ),
        .O(word_index_new[3]));
  LUT6 #(
    .INIT(64'h7477744474447477)) 
    \word_index_reg[3]_i_1__0 
       (.I0(\s_mem_read_addr_reg[3]_i_2_n_0 ),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[0] ),
        .I2(\core_inst/residue_inst/length_m1_reg [3]),
        .I3(\word_index_reg[7]_i_2__0_n_0 ),
        .I4(\word_index_reg[3]_i_2__0_n_0 ),
        .I5(\core_inst/residue_opa_wr_addr [3]),
        .O(\core_inst/residue_opm_addr [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101111)) 
    \word_index_reg[3]_i_2 
       (.I0(\word_index_reg[7]_i_9_n_0 ),
        .I1(\core_inst/montprod_inst/loop_ctr_dec ),
        .I2(\word_index_reg[7]_i_8_n_0 ),
        .I3(\montprod_select_reg[2]_i_3_n_0 ),
        .I4(\core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg_n_0_[0] ),
        .I5(\s_mem_read_addr_reg[3]_i_2_n_0 ),
        .O(\word_index_reg[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \word_index_reg[3]_i_2__0 
       (.I0(\core_inst/residue_opa_wr_addr [2]),
        .I1(\core_inst/residue_opa_wr_addr [1]),
        .I2(\core_inst/residue_opa_wr_addr [0]),
        .O(\word_index_reg[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \word_index_reg[3]_i_3 
       (.I0(\core_inst/montprod_opm_addr [3]),
        .I1(\core_inst/montprod_opm_addr [2]),
        .I2(\core_inst/montprod_opm_addr [1]),
        .I3(\core_inst/montprod_opm_addr [0]),
        .O(\word_index_reg[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \word_index_reg[3]_i_4 
       (.I0(\core_inst/montprod_opm_addr [3]),
        .I1(\core_inst/montprod_opm_addr [1]),
        .I2(\core_inst/montprod_opm_addr [0]),
        .I3(\core_inst/montprod_opm_addr [2]),
        .O(\word_index_reg[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1F10FFFF1F100000)) 
    \word_index_reg[4]_i_1 
       (.I0(\core_inst/montprod_inst/reset_word_index_msw ),
        .I1(\word_index_reg[4]_i_2_n_0 ),
        .I2(\word_index_reg[7]_i_5_n_0 ),
        .I3(\word_index_reg[4]_i_3_n_0 ),
        .I4(\FSM_onehot_montprod_ctrl_reg[0]_i_2_n_0 ),
        .I5(\word_index_reg[4]_i_4_n_0 ),
        .O(word_index_new[4]));
  LUT6 #(
    .INIT(64'h7477744474447477)) 
    \word_index_reg[4]_i_1__0 
       (.I0(\s_mem_read_addr_reg[4]_i_2_n_0 ),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[0] ),
        .I2(\core_inst/residue_inst/length_m1_reg [4]),
        .I3(\word_index_reg[7]_i_2__0_n_0 ),
        .I4(\core_inst/residue_opa_wr_addr [4]),
        .I5(\word_index_reg[4]_i_2__0_n_0 ),
        .O(\core_inst/residue_opm_addr [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101111)) 
    \word_index_reg[4]_i_2 
       (.I0(\word_index_reg[7]_i_9_n_0 ),
        .I1(\core_inst/montprod_inst/loop_ctr_dec ),
        .I2(\word_index_reg[7]_i_8_n_0 ),
        .I3(\montprod_select_reg[2]_i_3_n_0 ),
        .I4(\core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg_n_0_[0] ),
        .I5(\s_mem_read_addr_reg[4]_i_2_n_0 ),
        .O(\word_index_reg[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \word_index_reg[4]_i_2__0 
       (.I0(\core_inst/residue_opa_wr_addr [3]),
        .I1(\core_inst/residue_opa_wr_addr [0]),
        .I2(\core_inst/residue_opa_wr_addr [1]),
        .I3(\core_inst/residue_opa_wr_addr [2]),
        .O(\word_index_reg[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \word_index_reg[4]_i_3 
       (.I0(\core_inst/montprod_opm_addr [4]),
        .I1(\core_inst/montprod_opm_addr [3]),
        .I2(\core_inst/montprod_opm_addr [0]),
        .I3(\core_inst/montprod_opm_addr [1]),
        .I4(\core_inst/montprod_opm_addr [2]),
        .O(\word_index_reg[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \word_index_reg[4]_i_4 
       (.I0(\core_inst/montprod_opm_addr [4]),
        .I1(\core_inst/montprod_opm_addr [2]),
        .I2(\core_inst/montprod_opm_addr [0]),
        .I3(\core_inst/montprod_opm_addr [1]),
        .I4(\core_inst/montprod_opm_addr [3]),
        .O(\word_index_reg[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1F10FFFF1F100000)) 
    \word_index_reg[5]_i_1 
       (.I0(\core_inst/montprod_inst/reset_word_index_msw ),
        .I1(\word_index_reg[5]_i_2_n_0 ),
        .I2(\word_index_reg[7]_i_5_n_0 ),
        .I3(\word_index_reg[5]_i_3_n_0 ),
        .I4(\FSM_onehot_montprod_ctrl_reg[0]_i_2_n_0 ),
        .I5(\word_index_reg[5]_i_4_n_0 ),
        .O(word_index_new[5]));
  LUT6 #(
    .INIT(64'h7444747774777444)) 
    \word_index_reg[5]_i_1__0 
       (.I0(\s_mem_read_addr_reg[5]_i_2_n_0 ),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[0] ),
        .I2(\core_inst/residue_inst/length_m1_reg [5]),
        .I3(\word_index_reg[7]_i_2__0_n_0 ),
        .I4(\core_inst/residue_opa_wr_addr [5]),
        .I5(\word_index_reg[5]_i_2__0_n_0 ),
        .O(\core_inst/residue_opm_addr [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101111)) 
    \word_index_reg[5]_i_2 
       (.I0(\word_index_reg[7]_i_9_n_0 ),
        .I1(\core_inst/montprod_inst/loop_ctr_dec ),
        .I2(\word_index_reg[7]_i_8_n_0 ),
        .I3(\montprod_select_reg[2]_i_3_n_0 ),
        .I4(\core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg_n_0_[0] ),
        .I5(\s_mem_read_addr_reg[5]_i_2_n_0 ),
        .O(\word_index_reg[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \word_index_reg[5]_i_2__0 
       (.I0(\core_inst/residue_opa_wr_addr [4]),
        .I1(\core_inst/residue_opa_wr_addr [2]),
        .I2(\core_inst/residue_opa_wr_addr [1]),
        .I3(\core_inst/residue_opa_wr_addr [0]),
        .I4(\core_inst/residue_opa_wr_addr [3]),
        .O(\word_index_reg[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \word_index_reg[5]_i_3 
       (.I0(\core_inst/montprod_opm_addr [5]),
        .I1(\core_inst/montprod_opm_addr [4]),
        .I2(\core_inst/montprod_opm_addr [2]),
        .I3(\core_inst/montprod_opm_addr [1]),
        .I4(\core_inst/montprod_opm_addr [0]),
        .I5(\core_inst/montprod_opm_addr [3]),
        .O(\word_index_reg[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \word_index_reg[5]_i_4 
       (.I0(\core_inst/montprod_opm_addr [5]),
        .I1(\core_inst/montprod_opm_addr [3]),
        .I2(\core_inst/montprod_opm_addr [1]),
        .I3(\core_inst/montprod_opm_addr [0]),
        .I4(\core_inst/montprod_opm_addr [2]),
        .I5(\core_inst/montprod_opm_addr [4]),
        .O(\word_index_reg[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1F10FFFF1F100000)) 
    \word_index_reg[6]_i_1 
       (.I0(\core_inst/montprod_inst/reset_word_index_msw ),
        .I1(\word_index_reg[6]_i_2_n_0 ),
        .I2(\word_index_reg[7]_i_5_n_0 ),
        .I3(\word_index_reg[6]_i_3_n_0 ),
        .I4(\FSM_onehot_montprod_ctrl_reg[0]_i_2_n_0 ),
        .I5(\word_index_reg[6]_i_4_n_0 ),
        .O(word_index_new[6]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB888)) 
    \word_index_reg[6]_i_1__0 
       (.I0(\core_inst/residue_inst/in6 [6]),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[0] ),
        .I2(\core_inst/residue_inst/length_m1_reg [6]),
        .I3(\word_index_reg[7]_i_2__0_n_0 ),
        .I4(\core_inst/residue_opa_wr_addr [6]),
        .I5(\word_index_reg[6]_i_2__0_n_0 ),
        .O(\core_inst/residue_opm_addr [6]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h11101111FFFFFFFF)) 
    \word_index_reg[6]_i_2 
       (.I0(\word_index_reg[7]_i_9_n_0 ),
        .I1(\core_inst/montprod_inst/loop_ctr_dec ),
        .I2(\word_index_reg[7]_i_8_n_0 ),
        .I3(\montprod_select_reg[2]_i_3_n_0 ),
        .I4(\core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg_n_0_[0] ),
        .I5(\core_inst/residue_inst/in6 [6]),
        .O(\word_index_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \word_index_reg[6]_i_2__0 
       (.I0(\core_inst/residue_opa_wr_addr [3]),
        .I1(\core_inst/residue_opa_wr_addr [0]),
        .I2(\core_inst/residue_opa_wr_addr [1]),
        .I3(\core_inst/residue_opa_wr_addr [2]),
        .I4(\core_inst/residue_opa_wr_addr [4]),
        .I5(\core_inst/residue_opa_wr_addr [5]),
        .O(\word_index_reg[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \word_index_reg[6]_i_3 
       (.I0(\word_index_reg[7]_i_10_n_0 ),
        .I1(\core_inst/montprod_opm_addr [6]),
        .O(\word_index_reg[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \word_index_reg[6]_i_4 
       (.I0(\core_inst/montprod_opm_addr [5]),
        .I1(\FSM_onehot_montprod_ctrl_reg[4]_i_2_n_0 ),
        .I2(\core_inst/montprod_opm_addr [4]),
        .I3(\core_inst/montprod_opm_addr [6]),
        .O(\word_index_reg[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \word_index_reg[7]_i_1 
       (.I0(\FSM_onehot_montprod_ctrl_reg[0]_i_3_n_0 ),
        .I1(\core_inst/montprod_inst/reset_word_index_msw ),
        .I2(\FSM_onehot_montprod_ctrl_reg[0]_i_2_n_0 ),
        .I3(\word_index_reg[7]_i_3_n_0 ),
        .O(\core_inst/montprod_inst/word_index_we ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \word_index_reg[7]_i_10 
       (.I0(\core_inst/montprod_opm_addr [4]),
        .I1(\core_inst/montprod_opm_addr [2]),
        .I2(\core_inst/montprod_opm_addr [1]),
        .I3(\core_inst/montprod_opm_addr [0]),
        .I4(\core_inst/montprod_opm_addr [3]),
        .I5(\core_inst/montprod_opm_addr [5]),
        .O(\word_index_reg[7]_i_10_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB888)) 
    \word_index_reg[7]_i_1__0 
       (.I0(\core_inst/residue_inst/in6 [7]),
        .I1(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[0] ),
        .I2(\core_inst/residue_inst/length_m1_reg [7]),
        .I3(\word_index_reg[7]_i_2__0_n_0 ),
        .I4(\core_inst/residue_opa_wr_addr [7]),
        .I5(\word_index_reg[7]_i_3__0_n_0 ),
        .O(\core_inst/residue_opm_addr [7]));
  LUT6 #(
    .INIT(64'h1F10FFFF1F100000)) 
    \word_index_reg[7]_i_2 
       (.I0(\core_inst/montprod_inst/reset_word_index_msw ),
        .I1(\word_index_reg[7]_i_4_n_0 ),
        .I2(\word_index_reg[7]_i_5_n_0 ),
        .I3(\word_index_reg[7]_i_6_n_0 ),
        .I4(\FSM_onehot_montprod_ctrl_reg[0]_i_2_n_0 ),
        .I5(\word_index_reg[7]_i_7_n_0 ),
        .O(word_index_new[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \word_index_reg[7]_i_2__0 
       (.I0(\core_inst/residue_inst/length_m1_we ),
        .I1(\core_inst/residue_inst/reset_n_counter ),
        .I2(\core_inst/residue_inst/residue_ctrl_new1_carry__0_n_3 ),
        .I3(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[9] ),
        .I4(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[4] ),
        .I5(\core_inst/residue_inst/FSM_onehot_residue_ctrl_reg_reg_n_0_[6] ),
        .O(\word_index_reg[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000FD)) 
    \word_index_reg[7]_i_3 
       (.I0(\core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg_n_0_[0] ),
        .I1(\montprod_select_reg[2]_i_3_n_0 ),
        .I2(\word_index_reg[7]_i_8_n_0 ),
        .I3(\core_inst/montprod_inst/loop_ctr_dec ),
        .I4(\FSM_onehot_montprod_ctrl_reg[4]_i_1_n_0 ),
        .I5(\core_inst/montprod_inst/bq_we ),
        .O(\word_index_reg[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \word_index_reg[7]_i_3__0 
       (.I0(\core_inst/residue_opa_wr_addr [5]),
        .I1(\core_inst/residue_opa_wr_addr [4]),
        .I2(\word_index_reg[4]_i_2__0_n_0 ),
        .I3(\core_inst/residue_opa_wr_addr [6]),
        .O(\word_index_reg[7]_i_3__0_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h5757575557575757)) 
    \word_index_reg[7]_i_4 
       (.I0(\core_inst/residue_inst/in6 [7]),
        .I1(\word_index_reg[7]_i_9_n_0 ),
        .I2(\core_inst/montprod_inst/loop_ctr_dec ),
        .I3(\word_index_reg[7]_i_8_n_0 ),
        .I4(\montprod_select_reg[2]_i_3_n_0 ),
        .I5(\core_inst/montprod_inst/FSM_onehot_montprod_ctrl_reg_reg_n_0_[0] ),
        .O(\word_index_reg[7]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h90090000FFFFFFFF)) 
    \word_index_reg[7]_i_5 
       (.I0(\core_inst/residue_inst/in6 [7]),
        .I1(\core_inst/montprod_opm_addr [7]),
        .I2(\core_inst/montprod_opm_addr [6]),
        .I3(\core_inst/residue_inst/in6 [6]),
        .I4(\FSM_onehot_montprod_ctrl_reg[6]_i_4_n_0 ),
        .I5(\core_inst/montprod_inst/s_mux_new [1]),
        .O(\word_index_reg[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \word_index_reg[7]_i_6 
       (.I0(\core_inst/montprod_opm_addr [7]),
        .I1(\word_index_reg[7]_i_10_n_0 ),
        .I2(\core_inst/montprod_opm_addr [6]),
        .O(\word_index_reg[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \word_index_reg[7]_i_7 
       (.I0(\core_inst/montprod_opm_addr [6]),
        .I1(\core_inst/montprod_opm_addr [4]),
        .I2(\FSM_onehot_montprod_ctrl_reg[4]_i_2_n_0 ),
        .I3(\core_inst/montprod_opm_addr [5]),
        .I4(\core_inst/montprod_opm_addr [7]),
        .O(\word_index_reg[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \word_index_reg[7]_i_8 
       (.I0(\core_inst/modexp_ctrl_reg [3]),
        .I1(\core_inst/residue_ready ),
        .I2(\core_inst/modexp_ctrl_reg [0]),
        .I3(\core_inst/modexp_ctrl_reg [2]),
        .O(\word_index_reg[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \word_index_reg[7]_i_9 
       (.I0(\core_inst/montprod_inst/bq_we ),
        .I1(\FSM_onehot_montprod_ctrl_reg[4]_i_1_n_0 ),
        .O(\word_index_reg[7]_i_9_n_0 ));
  IBUF \write_data_IBUF[0]_inst 
       (.I(write_data[0]),
        .O(write_data_IBUF[0]));
  IBUF \write_data_IBUF[10]_inst 
       (.I(write_data[10]),
        .O(write_data_IBUF[10]));
  IBUF \write_data_IBUF[11]_inst 
       (.I(write_data[11]),
        .O(write_data_IBUF[11]));
  IBUF \write_data_IBUF[12]_inst 
       (.I(write_data[12]),
        .O(write_data_IBUF[12]));
  IBUF \write_data_IBUF[13]_inst 
       (.I(write_data[13]),
        .O(write_data_IBUF[13]));
  IBUF \write_data_IBUF[14]_inst 
       (.I(write_data[14]),
        .O(write_data_IBUF[14]));
  IBUF \write_data_IBUF[15]_inst 
       (.I(write_data[15]),
        .O(write_data_IBUF[15]));
  IBUF \write_data_IBUF[16]_inst 
       (.I(write_data[16]),
        .O(write_data_IBUF[16]));
  IBUF \write_data_IBUF[17]_inst 
       (.I(write_data[17]),
        .O(write_data_IBUF[17]));
  IBUF \write_data_IBUF[18]_inst 
       (.I(write_data[18]),
        .O(write_data_IBUF[18]));
  IBUF \write_data_IBUF[19]_inst 
       (.I(write_data[19]),
        .O(write_data_IBUF[19]));
  IBUF \write_data_IBUF[1]_inst 
       (.I(write_data[1]),
        .O(write_data_IBUF[1]));
  IBUF \write_data_IBUF[20]_inst 
       (.I(write_data[20]),
        .O(write_data_IBUF[20]));
  IBUF \write_data_IBUF[21]_inst 
       (.I(write_data[21]),
        .O(write_data_IBUF[21]));
  IBUF \write_data_IBUF[22]_inst 
       (.I(write_data[22]),
        .O(write_data_IBUF[22]));
  IBUF \write_data_IBUF[23]_inst 
       (.I(write_data[23]),
        .O(write_data_IBUF[23]));
  IBUF \write_data_IBUF[24]_inst 
       (.I(write_data[24]),
        .O(write_data_IBUF[24]));
  IBUF \write_data_IBUF[25]_inst 
       (.I(write_data[25]),
        .O(write_data_IBUF[25]));
  IBUF \write_data_IBUF[26]_inst 
       (.I(write_data[26]),
        .O(write_data_IBUF[26]));
  IBUF \write_data_IBUF[27]_inst 
       (.I(write_data[27]),
        .O(write_data_IBUF[27]));
  IBUF \write_data_IBUF[28]_inst 
       (.I(write_data[28]),
        .O(write_data_IBUF[28]));
  IBUF \write_data_IBUF[29]_inst 
       (.I(write_data[29]),
        .O(write_data_IBUF[29]));
  IBUF \write_data_IBUF[2]_inst 
       (.I(write_data[2]),
        .O(write_data_IBUF[2]));
  IBUF \write_data_IBUF[30]_inst 
       (.I(write_data[30]),
        .O(write_data_IBUF[30]));
  IBUF \write_data_IBUF[31]_inst 
       (.I(write_data[31]),
        .O(write_data_IBUF[31]));
  IBUF \write_data_IBUF[3]_inst 
       (.I(write_data[3]),
        .O(write_data_IBUF[3]));
  IBUF \write_data_IBUF[4]_inst 
       (.I(write_data[4]),
        .O(write_data_IBUF[4]));
  IBUF \write_data_IBUF[5]_inst 
       (.I(write_data[5]),
        .O(write_data_IBUF[5]));
  IBUF \write_data_IBUF[6]_inst 
       (.I(write_data[6]),
        .O(write_data_IBUF[6]));
  IBUF \write_data_IBUF[7]_inst 
       (.I(write_data[7]),
        .O(write_data_IBUF[7]));
  IBUF \write_data_IBUF[8]_inst 
       (.I(write_data[8]),
        .O(write_data_IBUF[8]));
  IBUF \write_data_IBUF[9]_inst 
       (.I(write_data[9]),
        .O(write_data_IBUF[9]));
endmodule
