INFO: [VRFC 10-163] Analyzing VHDL file "D:/sabyasachi_005/FULLADD_BH/FULLADD_BH.srcs/sources_1/new/FULLADD_BH.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FULLADD_BH
INFO: [VRFC 10-163] Analyzing VHDL file "D:/sabyasachi_005/FULLADD_BH/FULLADD_BH.srcs/sim_1/new/FULLADD_TBW.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FULLADD_TBW
