// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module calcHaarPattern_x_y (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        sumBuf_0_address0,
        sumBuf_0_ce0,
        sumBuf_0_q0,
        sumBuf_0_address1,
        sumBuf_0_ce1,
        sumBuf_0_q1,
        sumBuf_1_address0,
        sumBuf_1_ce0,
        sumBuf_1_q0,
        sumBuf_1_address1,
        sumBuf_1_ce1,
        sumBuf_1_q1,
        sumBuf_2_address0,
        sumBuf_2_ce0,
        sumBuf_2_q0,
        sumBuf_2_address1,
        sumBuf_2_ce1,
        sumBuf_2_q1,
        sumBuf_3_address0,
        sumBuf_3_ce0,
        sumBuf_3_q0,
        sumBuf_3_address1,
        sumBuf_3_ce1,
        sumBuf_3_q1,
        sumBuf_4_address0,
        sumBuf_4_ce0,
        sumBuf_4_q0,
        sumBuf_4_address1,
        sumBuf_4_ce1,
        sumBuf_4_q1,
        sumBuf_5_address0,
        sumBuf_5_ce0,
        sumBuf_5_q0,
        sumBuf_5_address1,
        sumBuf_5_ce1,
        sumBuf_5_q1,
        sumBuf_6_address0,
        sumBuf_6_ce0,
        sumBuf_6_q0,
        sumBuf_6_address1,
        sumBuf_6_ce1,
        sumBuf_6_q1,
        sumBuf_7_address0,
        sumBuf_7_ce0,
        sumBuf_7_q0,
        sumBuf_7_address1,
        sumBuf_7_ce1,
        sumBuf_7_q1,
        sumBuf_8_address0,
        sumBuf_8_ce0,
        sumBuf_8_q0,
        sumBuf_8_address1,
        sumBuf_8_ce1,
        sumBuf_8_q1,
        sumBuf_9_address0,
        sumBuf_9_ce0,
        sumBuf_9_q0,
        sumBuf_9_address1,
        sumBuf_9_ce1,
        sumBuf_9_q1,
        sumBuf_10_address0,
        sumBuf_10_ce0,
        sumBuf_10_q0,
        sumBuf_10_address1,
        sumBuf_10_ce1,
        sumBuf_10_q1,
        sumBuf_11_address0,
        sumBuf_11_ce0,
        sumBuf_11_q0,
        sumBuf_11_address1,
        sumBuf_11_ce1,
        sumBuf_11_q1,
        sumBuf_12_address0,
        sumBuf_12_ce0,
        sumBuf_12_q0,
        sumBuf_12_address1,
        sumBuf_12_ce1,
        sumBuf_12_q1,
        sumBuf_13_address0,
        sumBuf_13_ce0,
        sumBuf_13_q0,
        sumBuf_13_address1,
        sumBuf_13_ce1,
        sumBuf_13_q1,
        sumBuf_14_address0,
        sumBuf_14_ce0,
        sumBuf_14_q0,
        sumBuf_14_address1,
        sumBuf_14_ce1,
        sumBuf_14_q1,
        sumBuf_15_address0,
        sumBuf_15_ce0,
        sumBuf_15_q0,
        sumBuf_15_address1,
        sumBuf_15_ce1,
        sumBuf_15_q1,
        sumBuf_16_address0,
        sumBuf_16_ce0,
        sumBuf_16_q0,
        sumBuf_16_address1,
        sumBuf_16_ce1,
        sumBuf_16_q1,
        sumBuf_17_address0,
        sumBuf_17_ce0,
        sumBuf_17_q0,
        sumBuf_17_address1,
        sumBuf_17_ce1,
        sumBuf_17_q1,
        sumBuf_18_address0,
        sumBuf_18_ce0,
        sumBuf_18_q0,
        sumBuf_18_address1,
        sumBuf_18_ce1,
        sumBuf_18_q1,
        sumBuf_19_address0,
        sumBuf_19_ce0,
        sumBuf_19_q0,
        sumBuf_19_address1,
        sumBuf_19_ce1,
        sumBuf_19_q1,
        sumBuf_20_address0,
        sumBuf_20_ce0,
        sumBuf_20_q0,
        sumBuf_20_address1,
        sumBuf_20_ce1,
        sumBuf_20_q1,
        sumBuf_21_address0,
        sumBuf_21_ce0,
        sumBuf_21_q0,
        sumBuf_21_address1,
        sumBuf_21_ce1,
        sumBuf_21_q1,
        box_0_0_read,
        box_0_1_read,
        box_0_2_read,
        box_0_3_read,
        box_0_4_read,
        box_1_0_read,
        box_1_1_read,
        box_1_2_read,
        box_1_3_read,
        box_1_4_read,
        box_2_0_read,
        box_2_1_read,
        box_2_2_read,
        box_2_3_read,
        box_2_4_read,
        sumBufIndex_V,
        rOffset,
        cOffset,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
output  [9:0] sumBuf_0_address0;
output   sumBuf_0_ce0;
input  [31:0] sumBuf_0_q0;
output  [9:0] sumBuf_0_address1;
output   sumBuf_0_ce1;
input  [31:0] sumBuf_0_q1;
output  [9:0] sumBuf_1_address0;
output   sumBuf_1_ce0;
input  [31:0] sumBuf_1_q0;
output  [9:0] sumBuf_1_address1;
output   sumBuf_1_ce1;
input  [31:0] sumBuf_1_q1;
output  [9:0] sumBuf_2_address0;
output   sumBuf_2_ce0;
input  [31:0] sumBuf_2_q0;
output  [9:0] sumBuf_2_address1;
output   sumBuf_2_ce1;
input  [31:0] sumBuf_2_q1;
output  [9:0] sumBuf_3_address0;
output   sumBuf_3_ce0;
input  [31:0] sumBuf_3_q0;
output  [9:0] sumBuf_3_address1;
output   sumBuf_3_ce1;
input  [31:0] sumBuf_3_q1;
output  [9:0] sumBuf_4_address0;
output   sumBuf_4_ce0;
input  [31:0] sumBuf_4_q0;
output  [9:0] sumBuf_4_address1;
output   sumBuf_4_ce1;
input  [31:0] sumBuf_4_q1;
output  [9:0] sumBuf_5_address0;
output   sumBuf_5_ce0;
input  [31:0] sumBuf_5_q0;
output  [9:0] sumBuf_5_address1;
output   sumBuf_5_ce1;
input  [31:0] sumBuf_5_q1;
output  [9:0] sumBuf_6_address0;
output   sumBuf_6_ce0;
input  [31:0] sumBuf_6_q0;
output  [9:0] sumBuf_6_address1;
output   sumBuf_6_ce1;
input  [31:0] sumBuf_6_q1;
output  [9:0] sumBuf_7_address0;
output   sumBuf_7_ce0;
input  [31:0] sumBuf_7_q0;
output  [9:0] sumBuf_7_address1;
output   sumBuf_7_ce1;
input  [31:0] sumBuf_7_q1;
output  [9:0] sumBuf_8_address0;
output   sumBuf_8_ce0;
input  [31:0] sumBuf_8_q0;
output  [9:0] sumBuf_8_address1;
output   sumBuf_8_ce1;
input  [31:0] sumBuf_8_q1;
output  [9:0] sumBuf_9_address0;
output   sumBuf_9_ce0;
input  [31:0] sumBuf_9_q0;
output  [9:0] sumBuf_9_address1;
output   sumBuf_9_ce1;
input  [31:0] sumBuf_9_q1;
output  [9:0] sumBuf_10_address0;
output   sumBuf_10_ce0;
input  [31:0] sumBuf_10_q0;
output  [9:0] sumBuf_10_address1;
output   sumBuf_10_ce1;
input  [31:0] sumBuf_10_q1;
output  [9:0] sumBuf_11_address0;
output   sumBuf_11_ce0;
input  [31:0] sumBuf_11_q0;
output  [9:0] sumBuf_11_address1;
output   sumBuf_11_ce1;
input  [31:0] sumBuf_11_q1;
output  [9:0] sumBuf_12_address0;
output   sumBuf_12_ce0;
input  [31:0] sumBuf_12_q0;
output  [9:0] sumBuf_12_address1;
output   sumBuf_12_ce1;
input  [31:0] sumBuf_12_q1;
output  [9:0] sumBuf_13_address0;
output   sumBuf_13_ce0;
input  [31:0] sumBuf_13_q0;
output  [9:0] sumBuf_13_address1;
output   sumBuf_13_ce1;
input  [31:0] sumBuf_13_q1;
output  [9:0] sumBuf_14_address0;
output   sumBuf_14_ce0;
input  [31:0] sumBuf_14_q0;
output  [9:0] sumBuf_14_address1;
output   sumBuf_14_ce1;
input  [31:0] sumBuf_14_q1;
output  [9:0] sumBuf_15_address0;
output   sumBuf_15_ce0;
input  [31:0] sumBuf_15_q0;
output  [9:0] sumBuf_15_address1;
output   sumBuf_15_ce1;
input  [31:0] sumBuf_15_q1;
output  [9:0] sumBuf_16_address0;
output   sumBuf_16_ce0;
input  [31:0] sumBuf_16_q0;
output  [9:0] sumBuf_16_address1;
output   sumBuf_16_ce1;
input  [31:0] sumBuf_16_q1;
output  [9:0] sumBuf_17_address0;
output   sumBuf_17_ce0;
input  [31:0] sumBuf_17_q0;
output  [9:0] sumBuf_17_address1;
output   sumBuf_17_ce1;
input  [31:0] sumBuf_17_q1;
output  [9:0] sumBuf_18_address0;
output   sumBuf_18_ce0;
input  [31:0] sumBuf_18_q0;
output  [9:0] sumBuf_18_address1;
output   sumBuf_18_ce1;
input  [31:0] sumBuf_18_q1;
output  [9:0] sumBuf_19_address0;
output   sumBuf_19_ce0;
input  [31:0] sumBuf_19_q0;
output  [9:0] sumBuf_19_address1;
output   sumBuf_19_ce1;
input  [31:0] sumBuf_19_q1;
output  [9:0] sumBuf_20_address0;
output   sumBuf_20_ce0;
input  [31:0] sumBuf_20_q0;
output  [9:0] sumBuf_20_address1;
output   sumBuf_20_ce1;
input  [31:0] sumBuf_20_q1;
output  [9:0] sumBuf_21_address0;
output   sumBuf_21_ce0;
input  [31:0] sumBuf_21_q0;
output  [9:0] sumBuf_21_address1;
output   sumBuf_21_ce1;
input  [31:0] sumBuf_21_q1;
input  [31:0] box_0_0_read;
input  [31:0] box_0_1_read;
input  [31:0] box_0_2_read;
input  [31:0] box_0_3_read;
input  [31:0] box_0_4_read;
input  [31:0] box_1_0_read;
input  [31:0] box_1_1_read;
input  [31:0] box_1_2_read;
input  [31:0] box_1_3_read;
input  [31:0] box_1_4_read;
input  [31:0] box_2_0_read;
input  [31:0] box_2_1_read;
input  [31:0] box_2_2_read;
input  [31:0] box_2_3_read;
input  [31:0] box_2_4_read;
input  [175:0] sumBufIndex_V;
input  [4:0] rOffset;
input  [10:0] cOffset;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] sumBuf_0_address0;
reg sumBuf_0_ce0;
reg[9:0] sumBuf_0_address1;
reg sumBuf_0_ce1;
reg[9:0] sumBuf_1_address0;
reg sumBuf_1_ce0;
reg[9:0] sumBuf_1_address1;
reg sumBuf_1_ce1;
reg[9:0] sumBuf_2_address0;
reg sumBuf_2_ce0;
reg[9:0] sumBuf_2_address1;
reg sumBuf_2_ce1;
reg[9:0] sumBuf_3_address0;
reg sumBuf_3_ce0;
reg[9:0] sumBuf_3_address1;
reg sumBuf_3_ce1;
reg[9:0] sumBuf_4_address0;
reg sumBuf_4_ce0;
reg[9:0] sumBuf_4_address1;
reg sumBuf_4_ce1;
reg[9:0] sumBuf_5_address0;
reg sumBuf_5_ce0;
reg[9:0] sumBuf_5_address1;
reg sumBuf_5_ce1;
reg[9:0] sumBuf_6_address0;
reg sumBuf_6_ce0;
reg[9:0] sumBuf_6_address1;
reg sumBuf_6_ce1;
reg[9:0] sumBuf_7_address0;
reg sumBuf_7_ce0;
reg[9:0] sumBuf_7_address1;
reg sumBuf_7_ce1;
reg[9:0] sumBuf_8_address0;
reg sumBuf_8_ce0;
reg[9:0] sumBuf_8_address1;
reg sumBuf_8_ce1;
reg[9:0] sumBuf_9_address0;
reg sumBuf_9_ce0;
reg[9:0] sumBuf_9_address1;
reg sumBuf_9_ce1;
reg[9:0] sumBuf_10_address0;
reg sumBuf_10_ce0;
reg[9:0] sumBuf_10_address1;
reg sumBuf_10_ce1;
reg[9:0] sumBuf_11_address0;
reg sumBuf_11_ce0;
reg[9:0] sumBuf_11_address1;
reg sumBuf_11_ce1;
reg[9:0] sumBuf_12_address0;
reg sumBuf_12_ce0;
reg[9:0] sumBuf_12_address1;
reg sumBuf_12_ce1;
reg[9:0] sumBuf_13_address0;
reg sumBuf_13_ce0;
reg[9:0] sumBuf_13_address1;
reg sumBuf_13_ce1;
reg[9:0] sumBuf_14_address0;
reg sumBuf_14_ce0;
reg[9:0] sumBuf_14_address1;
reg sumBuf_14_ce1;
reg[9:0] sumBuf_15_address0;
reg sumBuf_15_ce0;
reg[9:0] sumBuf_15_address1;
reg sumBuf_15_ce1;
reg[9:0] sumBuf_16_address0;
reg sumBuf_16_ce0;
reg[9:0] sumBuf_16_address1;
reg sumBuf_16_ce1;
reg[9:0] sumBuf_17_address0;
reg sumBuf_17_ce0;
reg[9:0] sumBuf_17_address1;
reg sumBuf_17_ce1;
reg[9:0] sumBuf_18_address0;
reg sumBuf_18_ce0;
reg[9:0] sumBuf_18_address1;
reg sumBuf_18_ce1;
reg[9:0] sumBuf_19_address0;
reg sumBuf_19_ce0;
reg[9:0] sumBuf_19_address1;
reg sumBuf_19_ce1;
reg[9:0] sumBuf_20_address0;
reg sumBuf_20_ce0;
reg[9:0] sumBuf_20_address1;
reg sumBuf_20_ce1;
reg[9:0] sumBuf_21_address0;
reg sumBuf_21_ce0;
reg[9:0] sumBuf_21_address1;
reg sumBuf_21_ce1;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_state9_pp0_stage2_iter2;
wire    ap_block_state12_pp0_stage2_iter3;
wire    ap_block_state15_pp0_stage2_iter4;
wire    ap_block_state18_pp0_stage2_iter5;
wire    ap_block_state21_pp0_stage2_iter6;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] grp_p_hls_fptosi_float_i_fu_1484_ap_return;
reg   [31:0] reg_1528;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_state13_pp0_stage0_iter4;
wire    ap_block_state16_pp0_stage0_iter5;
wire    ap_block_state19_pp0_stage0_iter6;
wire    ap_block_state22_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_state11_pp0_stage1_iter3;
wire    ap_block_state14_pp0_stage1_iter4;
wire    ap_block_state17_pp0_stage1_iter5;
wire    ap_block_state20_pp0_stage1_iter6;
wire    ap_block_state23_pp0_stage1_iter7;
wire    ap_block_pp0_stage1_11001;
wire   [31:0] grp_p_hls_fptosi_float_i_fu_1496_ap_return;
reg   [31:0] reg_1532;
wire   [28:0] tmp_400_fu_1546_p1;
reg   [28:0] tmp_400_reg_3178;
wire   [28:0] tmp_419_fu_1550_p1;
reg   [28:0] tmp_419_reg_3184;
wire   [31:0] cOffset_cast_fu_1558_p1;
reg   [31:0] cOffset_cast_reg_3190;
wire   [28:0] tmp_fu_1564_p1;
reg   [28:0] tmp_reg_3196;
wire   [28:0] tmp_179_cast_fu_1604_p1;
reg   [28:0] tmp_179_cast_reg_3204;
wire   [0:0] tmp_402_fu_1644_p2;
reg   [0:0] tmp_402_reg_3212;
wire   [7:0] tmp_403_fu_1650_p3;
reg   [7:0] tmp_403_reg_3219;
wire   [7:0] tmp_404_fu_1658_p1;
reg   [7:0] tmp_404_reg_3226;
wire   [7:0] tmp_407_fu_1662_p2;
reg   [7:0] tmp_407_reg_3232;
wire   [0:0] tmp_421_fu_1730_p2;
reg   [0:0] tmp_421_reg_3457;
wire   [7:0] tmp_422_fu_1736_p3;
reg   [7:0] tmp_422_reg_3464;
wire   [7:0] tmp_423_fu_1744_p1;
reg   [7:0] tmp_423_reg_3471;
wire   [7:0] tmp_426_fu_1748_p2;
reg   [7:0] tmp_426_reg_3477;
wire   [28:0] tmp_438_fu_1754_p1;
reg   [28:0] tmp_438_reg_3482;
wire   [28:0] tmp_457_fu_1758_p1;
reg   [28:0] tmp_457_reg_3488;
reg   [175:0] sumBufIndex_V_read_reg_3494;
reg   [31:0] box_2_4_read_2_reg_3506;
reg   [31:0] box_2_4_read_2_reg_3506_pp0_iter1_reg;
reg   [31:0] box_2_4_read_2_reg_3506_pp0_iter2_reg;
reg   [31:0] box_1_4_read_2_reg_3511;
reg   [31:0] box_1_4_read_2_reg_3511_pp0_iter1_reg;
reg   [31:0] box_1_4_read_2_reg_3511_pp0_iter2_reg;
reg   [31:0] box_0_4_read_2_reg_3516;
reg   [31:0] box_0_4_read_2_reg_3516_pp0_iter1_reg;
wire   [31:0] tmp_219_fu_1835_p24;
reg   [31:0] tmp_219_reg_3521;
wire   [31:0] tmp_220_fu_1885_p24;
reg   [31:0] tmp_220_reg_3526;
wire   [31:0] tmp_221_fu_2008_p24;
reg   [31:0] tmp_221_reg_3531;
wire   [31:0] tmp_222_fu_2058_p24;
reg   [31:0] tmp_222_reg_3536;
wire   [0:0] tmp_440_fu_2168_p2;
reg   [0:0] tmp_440_reg_3541;
wire   [7:0] tmp_441_fu_2174_p3;
reg   [7:0] tmp_441_reg_3548;
wire   [7:0] tmp_442_fu_2182_p1;
reg   [7:0] tmp_442_reg_3555;
wire   [7:0] tmp_445_fu_2186_p2;
reg   [7:0] tmp_445_reg_3561;
wire   [0:0] tmp_459_fu_2252_p2;
reg   [0:0] tmp_459_reg_3786;
wire   [7:0] tmp_460_fu_2258_p3;
reg   [7:0] tmp_460_reg_3793;
wire   [7:0] tmp_461_fu_2266_p1;
reg   [7:0] tmp_461_reg_3800;
wire   [7:0] tmp_464_fu_2270_p2;
reg   [7:0] tmp_464_reg_3806;
wire   [28:0] tmp_476_fu_2276_p1;
reg   [28:0] tmp_476_reg_3811;
wire   [28:0] tmp_495_fu_2280_p1;
reg   [28:0] tmp_495_reg_3817;
wire   [31:0] tmp_101_fu_2293_p2;
reg   [31:0] tmp_101_reg_3823;
wire   [31:0] tmp_223_fu_2369_p24;
reg   [31:0] tmp_223_reg_3828;
wire   [31:0] tmp_224_fu_2419_p24;
reg   [31:0] tmp_224_reg_3833;
wire   [31:0] tmp_225_fu_2540_p24;
reg   [31:0] tmp_225_reg_3838;
wire   [31:0] tmp_226_fu_2590_p24;
reg   [31:0] tmp_226_reg_3843;
wire   [0:0] tmp_478_fu_2700_p2;
reg   [0:0] tmp_478_reg_3848;
wire   [7:0] tmp_479_fu_2706_p3;
reg   [7:0] tmp_479_reg_3855;
wire   [7:0] tmp_480_fu_2714_p1;
reg   [7:0] tmp_480_reg_3862;
wire   [7:0] tmp_483_fu_2718_p2;
reg   [7:0] tmp_483_reg_3868;
wire   [0:0] tmp_497_fu_2784_p2;
reg   [0:0] tmp_497_reg_4093;
wire   [7:0] tmp_498_fu_2790_p3;
reg   [7:0] tmp_498_reg_4100;
wire   [7:0] tmp_499_fu_2798_p1;
reg   [7:0] tmp_499_reg_4107;
wire   [7:0] tmp_502_fu_2802_p2;
reg   [7:0] tmp_502_reg_4113;
wire   [31:0] tmp_189_1_fu_2817_p2;
reg   [31:0] tmp_189_1_reg_4118;
wire   [31:0] tmp_227_fu_2893_p24;
reg   [31:0] tmp_227_reg_4123;
wire   [31:0] tmp_228_fu_2943_p24;
reg   [31:0] tmp_228_reg_4128;
wire   [31:0] tmp_229_fu_3064_p24;
reg   [31:0] tmp_229_reg_4133;
wire   [31:0] tmp_230_fu_3114_p24;
reg   [31:0] tmp_230_reg_4138;
wire   [31:0] tmp_189_2_fu_3173_p2;
reg   [31:0] tmp_189_2_reg_4143;
wire   [31:0] grp_fu_1525_p1;
reg   [31:0] tmp_102_reg_4148;
reg   [31:0] tmp_190_1_reg_4153;
reg   [31:0] tmp_190_2_reg_4158;
wire   [31:0] grp_fu_1521_p2;
reg   [31:0] tmp_103_reg_4163;
reg   [31:0] tmp_191_1_reg_4168;
reg   [31:0] tmp_191_1_reg_4168_pp0_iter4_reg;
reg   [31:0] tmp_191_2_reg_4173;
reg   [31:0] tmp_191_2_reg_4173_pp0_iter5_reg;
reg   [31:0] tmp_191_2_reg_4173_pp0_iter6_reg;
wire   [31:0] grp_fu_1516_p2;
reg   [31:0] d_2_reg_4178;
reg   [31:0] d_2_1_reg_4183;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage1_subdone;
reg   [31:0] ap_port_reg_box_0_4_read;
reg   [31:0] ap_port_reg_box_1_0_read;
reg   [31:0] ap_port_reg_box_1_1_read;
reg   [31:0] ap_port_reg_box_1_2_read;
reg   [31:0] ap_port_reg_box_1_3_read;
reg   [31:0] ap_port_reg_box_1_4_read;
reg   [31:0] ap_port_reg_box_2_0_read;
reg   [31:0] ap_port_reg_box_2_1_read;
reg   [31:0] ap_port_reg_box_2_2_read;
reg   [31:0] ap_port_reg_box_2_3_read;
reg   [31:0] ap_port_reg_box_2_4_read;
reg   [175:0] ap_port_reg_sumBufIndex_V;
reg   [4:0] ap_port_reg_rOffset;
reg   [10:0] ap_port_reg_cOffset;
wire    grp_p_hls_fptosi_float_i_fu_1484_ap_ready;
reg   [31:0] grp_p_hls_fptosi_float_i_fu_1484_x;
wire    grp_p_hls_fptosi_float_i_fu_1490_ap_ready;
reg   [31:0] grp_p_hls_fptosi_float_i_fu_1490_x;
wire   [31:0] grp_p_hls_fptosi_float_i_fu_1490_ap_return;
wire    grp_p_hls_fptosi_float_i_fu_1496_ap_ready;
reg   [31:0] grp_p_hls_fptosi_float_i_fu_1496_x;
wire    grp_p_hls_fptosi_float_i_fu_1502_ap_ready;
reg   [31:0] grp_p_hls_fptosi_float_i_fu_1502_x;
wire   [31:0] grp_p_hls_fptosi_float_i_fu_1502_ap_return;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire  signed [63:0] tmp_81_fu_1572_p1;
wire  signed [63:0] tmp_91_fu_1668_p1;
wire  signed [63:0] tmp_153_1_fu_2108_p1;
wire  signed [63:0] tmp_162_1_fu_2192_p1;
wire  signed [63:0] tmp_153_2_fu_2640_p1;
wire  signed [63:0] tmp_162_2_fu_2724_p1;
reg   [31:0] grp_fu_1516_p0;
reg   [31:0] grp_fu_1516_p1;
reg   [31:0] grp_fu_1521_p0;
reg   [31:0] grp_fu_1521_p1;
reg   [31:0] grp_fu_1525_p0;
reg   [31:0] grp_fu_1536_p0;
reg   [31:0] grp_fu_1541_p0;
wire  signed [9:0] rOffset_cast_fu_1554_p1;
wire   [31:0] grp_fu_1536_p2;
wire   [10:0] tmp_cast_fu_1568_p1;
wire   [10:0] tmp_84_fu_1598_p2;
wire   [28:0] tmp_s_fu_1608_p2;
wire   [31:0] tmp_86_fu_1613_p3;
wire   [28:0] tmp_87_fu_1627_p2;
wire   [31:0] Lo_assign_fu_1636_p3;
wire   [31:0] Hi_assign_fu_1621_p2;
wire   [4:0] tmp_401_fu_1632_p1;
wire   [31:0] grp_fu_1541_p2;
wire   [28:0] tmp_94_fu_1694_p2;
wire   [31:0] tmp_96_fu_1699_p3;
wire   [28:0] tmp_97_fu_1713_p2;
wire   [31:0] Lo_assign_5_fu_1722_p3;
wire   [31:0] Hi_assign_5_fu_1707_p2;
wire   [4:0] tmp_420_fu_1718_p1;
wire   [7:0] tmp_406_fu_1772_p2;
wire   [7:0] tmp_408_fu_1776_p2;
reg   [175:0] tmp_405_fu_1762_p4;
wire   [7:0] tmp_409_fu_1780_p3;
wire   [7:0] tmp_411_fu_1794_p3;
wire   [7:0] tmp_412_fu_1799_p2;
wire   [175:0] tmp_410_fu_1787_p3;
wire   [175:0] tmp_413_fu_1805_p1;
wire   [175:0] tmp_414_fu_1809_p1;
wire   [175:0] tmp_415_fu_1813_p2;
wire   [175:0] tmp_416_fu_1819_p2;
wire   [175:0] tmp_417_fu_1825_p2;
wire   [4:0] tmp_418_fu_1831_p1;
wire   [7:0] tmp_425_fu_1945_p2;
wire   [7:0] tmp_427_fu_1949_p2;
reg   [175:0] tmp_424_fu_1935_p4;
wire   [7:0] tmp_428_fu_1953_p3;
wire   [7:0] tmp_430_fu_1967_p3;
wire   [7:0] tmp_431_fu_1972_p2;
wire   [175:0] tmp_429_fu_1960_p3;
wire   [175:0] tmp_432_fu_1978_p1;
wire   [175:0] tmp_433_fu_1982_p1;
wire   [175:0] tmp_434_fu_1986_p2;
wire   [175:0] tmp_435_fu_1992_p2;
wire   [175:0] tmp_436_fu_1998_p2;
wire   [4:0] tmp_437_fu_2004_p1;
wire   [28:0] tmp_15525_1_fu_2134_p2;
wire   [31:0] tmp_156_1_fu_2138_p3;
wire   [28:0] tmp_15823_1_fu_2152_p2;
wire   [31:0] Lo_assign_1_fu_2160_p3;
wire   [31:0] Hi_assign_1_fu_2146_p2;
wire   [4:0] tmp_439_fu_2156_p1;
wire   [28:0] tmp_17317_1_fu_2218_p2;
wire   [31:0] tmp_174_1_fu_2222_p3;
wire   [28:0] tmp_17615_1_fu_2236_p2;
wire   [31:0] Lo_assign_5_1_fu_2244_p3;
wire   [31:0] Hi_assign_5_1_fu_2230_p2;
wire   [4:0] tmp_458_fu_2240_p1;
wire   [31:0] tmp_99_fu_2284_p2;
wire   [31:0] tmp_100_fu_2288_p2;
wire   [7:0] tmp_444_fu_2307_p2;
wire   [7:0] tmp_446_fu_2311_p2;
reg   [175:0] tmp_443_fu_2298_p4;
wire   [7:0] tmp_447_fu_2315_p3;
wire   [7:0] tmp_449_fu_2328_p3;
wire   [7:0] tmp_450_fu_2333_p2;
wire   [175:0] tmp_448_fu_2322_p3;
wire   [175:0] tmp_451_fu_2339_p1;
wire   [175:0] tmp_452_fu_2343_p1;
wire   [175:0] tmp_453_fu_2347_p2;
wire   [175:0] tmp_454_fu_2353_p2;
wire   [175:0] tmp_455_fu_2359_p2;
wire   [4:0] tmp_456_fu_2365_p1;
wire   [7:0] tmp_463_fu_2478_p2;
wire   [7:0] tmp_465_fu_2482_p2;
reg   [175:0] tmp_462_fu_2469_p4;
wire   [7:0] tmp_466_fu_2486_p3;
wire   [7:0] tmp_468_fu_2499_p3;
wire   [7:0] tmp_469_fu_2504_p2;
wire   [175:0] tmp_467_fu_2493_p3;
wire   [175:0] tmp_470_fu_2510_p1;
wire   [175:0] tmp_471_fu_2514_p1;
wire   [175:0] tmp_472_fu_2518_p2;
wire   [175:0] tmp_473_fu_2524_p2;
wire   [175:0] tmp_474_fu_2530_p2;
wire   [4:0] tmp_475_fu_2536_p1;
wire   [28:0] tmp_15525_2_fu_2666_p2;
wire   [31:0] tmp_156_2_fu_2670_p3;
wire   [28:0] tmp_15823_2_fu_2684_p2;
wire   [31:0] Lo_assign_2_fu_2692_p3;
wire   [31:0] Hi_assign_2_fu_2678_p2;
wire   [4:0] tmp_477_fu_2688_p1;
wire   [28:0] tmp_17317_2_fu_2750_p2;
wire   [31:0] tmp_174_2_fu_2754_p3;
wire   [28:0] tmp_17615_2_fu_2768_p2;
wire   [31:0] Lo_assign_5_2_fu_2776_p3;
wire   [31:0] Hi_assign_5_2_fu_2762_p2;
wire   [4:0] tmp_496_fu_2772_p1;
wire   [31:0] tmp_187_1_fu_2808_p2;
wire   [31:0] tmp_188_1_fu_2812_p2;
wire   [7:0] tmp_482_fu_2831_p2;
wire   [7:0] tmp_484_fu_2835_p2;
reg   [175:0] tmp_481_fu_2822_p4;
wire   [7:0] tmp_485_fu_2839_p3;
wire   [7:0] tmp_487_fu_2852_p3;
wire   [7:0] tmp_488_fu_2857_p2;
wire   [175:0] tmp_486_fu_2846_p3;
wire   [175:0] tmp_489_fu_2863_p1;
wire   [175:0] tmp_490_fu_2867_p1;
wire   [175:0] tmp_491_fu_2871_p2;
wire   [175:0] tmp_492_fu_2877_p2;
wire   [175:0] tmp_493_fu_2883_p2;
wire   [4:0] tmp_494_fu_2889_p1;
wire   [7:0] tmp_501_fu_3002_p2;
wire   [7:0] tmp_503_fu_3006_p2;
reg   [175:0] tmp_500_fu_2993_p4;
wire   [7:0] tmp_504_fu_3010_p3;
wire   [7:0] tmp_506_fu_3023_p3;
wire   [7:0] tmp_507_fu_3028_p2;
wire   [175:0] tmp_505_fu_3017_p3;
wire   [175:0] tmp_508_fu_3034_p1;
wire   [175:0] tmp_509_fu_3038_p1;
wire   [175:0] tmp_510_fu_3042_p2;
wire   [175:0] tmp_511_fu_3048_p2;
wire   [175:0] tmp_512_fu_3054_p2;
wire   [4:0] tmp_513_fu_3060_p1;
wire   [31:0] tmp_187_2_fu_3164_p2;
wire   [31:0] tmp_188_2_fu_3168_p2;
reg    grp_fu_1516_ce;
reg    grp_fu_1521_ce;
reg    grp_fu_1525_ce;
reg   [2:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to7;
reg    ap_idle_pp0_0to6;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

p_hls_fptosi_float_i grp_p_hls_fptosi_float_i_fu_1484(
    .ap_ready(grp_p_hls_fptosi_float_i_fu_1484_ap_ready),
    .x(grp_p_hls_fptosi_float_i_fu_1484_x),
    .ap_return(grp_p_hls_fptosi_float_i_fu_1484_ap_return)
);

p_hls_fptosi_float_i grp_p_hls_fptosi_float_i_fu_1490(
    .ap_ready(grp_p_hls_fptosi_float_i_fu_1490_ap_ready),
    .x(grp_p_hls_fptosi_float_i_fu_1490_x),
    .ap_return(grp_p_hls_fptosi_float_i_fu_1490_ap_return)
);

p_hls_fptosi_float_i grp_p_hls_fptosi_float_i_fu_1496(
    .ap_ready(grp_p_hls_fptosi_float_i_fu_1496_ap_ready),
    .x(grp_p_hls_fptosi_float_i_fu_1496_x),
    .ap_return(grp_p_hls_fptosi_float_i_fu_1496_ap_return)
);

p_hls_fptosi_float_i grp_p_hls_fptosi_float_i_fu_1502(
    .ap_ready(grp_p_hls_fptosi_float_i_fu_1502_ap_ready),
    .x(grp_p_hls_fptosi_float_i_fu_1502_x),
    .ap_return(grp_p_hls_fptosi_float_i_fu_1502_ap_return)
);

surfDetector_faddbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
surfDetector_faddbkb_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1516_p0),
    .din1(grp_fu_1516_p1),
    .ce(grp_fu_1516_ce),
    .dout(grp_fu_1516_p2)
);

surfDetector_fmulcud #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
surfDetector_fmulcud_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1521_p0),
    .din1(grp_fu_1521_p1),
    .ce(grp_fu_1521_ce),
    .dout(grp_fu_1521_p2)
);

surfDetector_sitodEe #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
surfDetector_sitodEe_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1525_p0),
    .ce(grp_fu_1525_ce),
    .dout(grp_fu_1525_p1)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U14(
    .din0(sumBuf_0_q0),
    .din1(sumBuf_1_q0),
    .din2(sumBuf_2_q0),
    .din3(sumBuf_3_q0),
    .din4(sumBuf_4_q0),
    .din5(sumBuf_5_q0),
    .din6(sumBuf_6_q0),
    .din7(sumBuf_7_q0),
    .din8(sumBuf_8_q0),
    .din9(sumBuf_9_q0),
    .din10(sumBuf_10_q0),
    .din11(sumBuf_11_q0),
    .din12(sumBuf_12_q0),
    .din13(sumBuf_13_q0),
    .din14(sumBuf_14_q0),
    .din15(sumBuf_15_q0),
    .din16(sumBuf_16_q0),
    .din17(sumBuf_17_q0),
    .din18(sumBuf_18_q0),
    .din19(sumBuf_19_q0),
    .din20(sumBuf_20_q0),
    .din21(sumBuf_21_q0),
    .din22(tmp_418_fu_1831_p1),
    .dout(tmp_219_fu_1835_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U15(
    .din0(sumBuf_0_q1),
    .din1(sumBuf_1_q1),
    .din2(sumBuf_2_q1),
    .din3(sumBuf_3_q1),
    .din4(sumBuf_4_q1),
    .din5(sumBuf_5_q1),
    .din6(sumBuf_6_q1),
    .din7(sumBuf_7_q1),
    .din8(sumBuf_8_q1),
    .din9(sumBuf_9_q1),
    .din10(sumBuf_10_q1),
    .din11(sumBuf_11_q1),
    .din12(sumBuf_12_q1),
    .din13(sumBuf_13_q1),
    .din14(sumBuf_14_q1),
    .din15(sumBuf_15_q1),
    .din16(sumBuf_16_q1),
    .din17(sumBuf_17_q1),
    .din18(sumBuf_18_q1),
    .din19(sumBuf_19_q1),
    .din20(sumBuf_20_q1),
    .din21(sumBuf_21_q1),
    .din22(tmp_418_fu_1831_p1),
    .dout(tmp_220_fu_1885_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U16(
    .din0(sumBuf_0_q0),
    .din1(sumBuf_1_q0),
    .din2(sumBuf_2_q0),
    .din3(sumBuf_3_q0),
    .din4(sumBuf_4_q0),
    .din5(sumBuf_5_q0),
    .din6(sumBuf_6_q0),
    .din7(sumBuf_7_q0),
    .din8(sumBuf_8_q0),
    .din9(sumBuf_9_q0),
    .din10(sumBuf_10_q0),
    .din11(sumBuf_11_q0),
    .din12(sumBuf_12_q0),
    .din13(sumBuf_13_q0),
    .din14(sumBuf_14_q0),
    .din15(sumBuf_15_q0),
    .din16(sumBuf_16_q0),
    .din17(sumBuf_17_q0),
    .din18(sumBuf_18_q0),
    .din19(sumBuf_19_q0),
    .din20(sumBuf_20_q0),
    .din21(sumBuf_21_q0),
    .din22(tmp_437_fu_2004_p1),
    .dout(tmp_221_fu_2008_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U17(
    .din0(sumBuf_0_q1),
    .din1(sumBuf_1_q1),
    .din2(sumBuf_2_q1),
    .din3(sumBuf_3_q1),
    .din4(sumBuf_4_q1),
    .din5(sumBuf_5_q1),
    .din6(sumBuf_6_q1),
    .din7(sumBuf_7_q1),
    .din8(sumBuf_8_q1),
    .din9(sumBuf_9_q1),
    .din10(sumBuf_10_q1),
    .din11(sumBuf_11_q1),
    .din12(sumBuf_12_q1),
    .din13(sumBuf_13_q1),
    .din14(sumBuf_14_q1),
    .din15(sumBuf_15_q1),
    .din16(sumBuf_16_q1),
    .din17(sumBuf_17_q1),
    .din18(sumBuf_18_q1),
    .din19(sumBuf_19_q1),
    .din20(sumBuf_20_q1),
    .din21(sumBuf_21_q1),
    .din22(tmp_437_fu_2004_p1),
    .dout(tmp_222_fu_2058_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U18(
    .din0(sumBuf_0_q0),
    .din1(sumBuf_1_q0),
    .din2(sumBuf_2_q0),
    .din3(sumBuf_3_q0),
    .din4(sumBuf_4_q0),
    .din5(sumBuf_5_q0),
    .din6(sumBuf_6_q0),
    .din7(sumBuf_7_q0),
    .din8(sumBuf_8_q0),
    .din9(sumBuf_9_q0),
    .din10(sumBuf_10_q0),
    .din11(sumBuf_11_q0),
    .din12(sumBuf_12_q0),
    .din13(sumBuf_13_q0),
    .din14(sumBuf_14_q0),
    .din15(sumBuf_15_q0),
    .din16(sumBuf_16_q0),
    .din17(sumBuf_17_q0),
    .din18(sumBuf_18_q0),
    .din19(sumBuf_19_q0),
    .din20(sumBuf_20_q0),
    .din21(sumBuf_21_q0),
    .din22(tmp_456_fu_2365_p1),
    .dout(tmp_223_fu_2369_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U19(
    .din0(sumBuf_0_q1),
    .din1(sumBuf_1_q1),
    .din2(sumBuf_2_q1),
    .din3(sumBuf_3_q1),
    .din4(sumBuf_4_q1),
    .din5(sumBuf_5_q1),
    .din6(sumBuf_6_q1),
    .din7(sumBuf_7_q1),
    .din8(sumBuf_8_q1),
    .din9(sumBuf_9_q1),
    .din10(sumBuf_10_q1),
    .din11(sumBuf_11_q1),
    .din12(sumBuf_12_q1),
    .din13(sumBuf_13_q1),
    .din14(sumBuf_14_q1),
    .din15(sumBuf_15_q1),
    .din16(sumBuf_16_q1),
    .din17(sumBuf_17_q1),
    .din18(sumBuf_18_q1),
    .din19(sumBuf_19_q1),
    .din20(sumBuf_20_q1),
    .din21(sumBuf_21_q1),
    .din22(tmp_456_fu_2365_p1),
    .dout(tmp_224_fu_2419_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U20(
    .din0(sumBuf_0_q0),
    .din1(sumBuf_1_q0),
    .din2(sumBuf_2_q0),
    .din3(sumBuf_3_q0),
    .din4(sumBuf_4_q0),
    .din5(sumBuf_5_q0),
    .din6(sumBuf_6_q0),
    .din7(sumBuf_7_q0),
    .din8(sumBuf_8_q0),
    .din9(sumBuf_9_q0),
    .din10(sumBuf_10_q0),
    .din11(sumBuf_11_q0),
    .din12(sumBuf_12_q0),
    .din13(sumBuf_13_q0),
    .din14(sumBuf_14_q0),
    .din15(sumBuf_15_q0),
    .din16(sumBuf_16_q0),
    .din17(sumBuf_17_q0),
    .din18(sumBuf_18_q0),
    .din19(sumBuf_19_q0),
    .din20(sumBuf_20_q0),
    .din21(sumBuf_21_q0),
    .din22(tmp_475_fu_2536_p1),
    .dout(tmp_225_fu_2540_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U21(
    .din0(sumBuf_0_q1),
    .din1(sumBuf_1_q1),
    .din2(sumBuf_2_q1),
    .din3(sumBuf_3_q1),
    .din4(sumBuf_4_q1),
    .din5(sumBuf_5_q1),
    .din6(sumBuf_6_q1),
    .din7(sumBuf_7_q1),
    .din8(sumBuf_8_q1),
    .din9(sumBuf_9_q1),
    .din10(sumBuf_10_q1),
    .din11(sumBuf_11_q1),
    .din12(sumBuf_12_q1),
    .din13(sumBuf_13_q1),
    .din14(sumBuf_14_q1),
    .din15(sumBuf_15_q1),
    .din16(sumBuf_16_q1),
    .din17(sumBuf_17_q1),
    .din18(sumBuf_18_q1),
    .din19(sumBuf_19_q1),
    .din20(sumBuf_20_q1),
    .din21(sumBuf_21_q1),
    .din22(tmp_475_fu_2536_p1),
    .dout(tmp_226_fu_2590_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U22(
    .din0(sumBuf_0_q0),
    .din1(sumBuf_1_q0),
    .din2(sumBuf_2_q0),
    .din3(sumBuf_3_q0),
    .din4(sumBuf_4_q0),
    .din5(sumBuf_5_q0),
    .din6(sumBuf_6_q0),
    .din7(sumBuf_7_q0),
    .din8(sumBuf_8_q0),
    .din9(sumBuf_9_q0),
    .din10(sumBuf_10_q0),
    .din11(sumBuf_11_q0),
    .din12(sumBuf_12_q0),
    .din13(sumBuf_13_q0),
    .din14(sumBuf_14_q0),
    .din15(sumBuf_15_q0),
    .din16(sumBuf_16_q0),
    .din17(sumBuf_17_q0),
    .din18(sumBuf_18_q0),
    .din19(sumBuf_19_q0),
    .din20(sumBuf_20_q0),
    .din21(sumBuf_21_q0),
    .din22(tmp_494_fu_2889_p1),
    .dout(tmp_227_fu_2893_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U23(
    .din0(sumBuf_0_q1),
    .din1(sumBuf_1_q1),
    .din2(sumBuf_2_q1),
    .din3(sumBuf_3_q1),
    .din4(sumBuf_4_q1),
    .din5(sumBuf_5_q1),
    .din6(sumBuf_6_q1),
    .din7(sumBuf_7_q1),
    .din8(sumBuf_8_q1),
    .din9(sumBuf_9_q1),
    .din10(sumBuf_10_q1),
    .din11(sumBuf_11_q1),
    .din12(sumBuf_12_q1),
    .din13(sumBuf_13_q1),
    .din14(sumBuf_14_q1),
    .din15(sumBuf_15_q1),
    .din16(sumBuf_16_q1),
    .din17(sumBuf_17_q1),
    .din18(sumBuf_18_q1),
    .din19(sumBuf_19_q1),
    .din20(sumBuf_20_q1),
    .din21(sumBuf_21_q1),
    .din22(tmp_494_fu_2889_p1),
    .dout(tmp_228_fu_2943_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U24(
    .din0(sumBuf_0_q0),
    .din1(sumBuf_1_q0),
    .din2(sumBuf_2_q0),
    .din3(sumBuf_3_q0),
    .din4(sumBuf_4_q0),
    .din5(sumBuf_5_q0),
    .din6(sumBuf_6_q0),
    .din7(sumBuf_7_q0),
    .din8(sumBuf_8_q0),
    .din9(sumBuf_9_q0),
    .din10(sumBuf_10_q0),
    .din11(sumBuf_11_q0),
    .din12(sumBuf_12_q0),
    .din13(sumBuf_13_q0),
    .din14(sumBuf_14_q0),
    .din15(sumBuf_15_q0),
    .din16(sumBuf_16_q0),
    .din17(sumBuf_17_q0),
    .din18(sumBuf_18_q0),
    .din19(sumBuf_19_q0),
    .din20(sumBuf_20_q0),
    .din21(sumBuf_21_q0),
    .din22(tmp_513_fu_3060_p1),
    .dout(tmp_229_fu_3064_p24)
);

surfDetector_mux_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
surfDetector_mux_eOg_U25(
    .din0(sumBuf_0_q1),
    .din1(sumBuf_1_q1),
    .din2(sumBuf_2_q1),
    .din3(sumBuf_3_q1),
    .din4(sumBuf_4_q1),
    .din5(sumBuf_5_q1),
    .din6(sumBuf_6_q1),
    .din7(sumBuf_7_q1),
    .din8(sumBuf_8_q1),
    .din9(sumBuf_9_q1),
    .din10(sumBuf_10_q1),
    .din11(sumBuf_11_q1),
    .din12(sumBuf_12_q1),
    .din13(sumBuf_13_q1),
    .din14(sumBuf_14_q1),
    .din15(sumBuf_15_q1),
    .din16(sumBuf_16_q1),
    .din17(sumBuf_17_q1),
    .din18(sumBuf_18_q1),
    .din19(sumBuf_19_q1),
    .din20(sumBuf_20_q1),
    .din21(sumBuf_21_q1),
    .din22(tmp_513_fu_3060_p1),
    .dout(tmp_230_fu_3114_p24)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter6 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_port_reg_box_0_4_read <= box_0_4_read;
        ap_port_reg_box_1_0_read <= box_1_0_read;
        ap_port_reg_box_1_1_read <= box_1_1_read;
        ap_port_reg_box_1_2_read <= box_1_2_read;
        ap_port_reg_box_1_3_read <= box_1_3_read;
        ap_port_reg_box_1_4_read <= box_1_4_read;
        ap_port_reg_box_2_0_read <= box_2_0_read;
        ap_port_reg_box_2_1_read <= box_2_1_read;
        ap_port_reg_box_2_2_read <= box_2_2_read;
        ap_port_reg_box_2_3_read <= box_2_3_read;
        ap_port_reg_box_2_4_read <= box_2_4_read;
        ap_port_reg_cOffset <= cOffset;
        ap_port_reg_rOffset <= rOffset;
        ap_port_reg_sumBufIndex_V <= sumBufIndex_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        box_0_4_read_2_reg_3516 <= ap_port_reg_box_0_4_read;
        box_0_4_read_2_reg_3516_pp0_iter1_reg <= box_0_4_read_2_reg_3516;
        box_1_4_read_2_reg_3511 <= ap_port_reg_box_1_4_read;
        box_1_4_read_2_reg_3511_pp0_iter1_reg <= box_1_4_read_2_reg_3511;
        box_1_4_read_2_reg_3511_pp0_iter2_reg <= box_1_4_read_2_reg_3511_pp0_iter1_reg;
        box_2_4_read_2_reg_3506 <= ap_port_reg_box_2_4_read;
        box_2_4_read_2_reg_3506_pp0_iter1_reg <= box_2_4_read_2_reg_3506;
        box_2_4_read_2_reg_3506_pp0_iter2_reg <= box_2_4_read_2_reg_3506_pp0_iter1_reg;
        sumBufIndex_V_read_reg_3494 <= ap_port_reg_sumBufIndex_V;
        tmp_189_2_reg_4143 <= tmp_189_2_fu_3173_p2;
        tmp_191_1_reg_4168_pp0_iter4_reg <= tmp_191_1_reg_4168;
        tmp_219_reg_3521 <= tmp_219_fu_1835_p24;
        tmp_220_reg_3526 <= tmp_220_fu_1885_p24;
        tmp_221_reg_3531 <= tmp_221_fu_2008_p24;
        tmp_222_reg_3536 <= tmp_222_fu_2058_p24;
        tmp_440_reg_3541 <= tmp_440_fu_2168_p2;
        tmp_441_reg_3548[7 : 3] <= tmp_441_fu_2174_p3[7 : 3];
        tmp_442_reg_3555[7 : 3] <= tmp_442_fu_2182_p1[7 : 3];
        tmp_445_reg_3561[7 : 3] <= tmp_445_fu_2186_p2[7 : 3];
        tmp_459_reg_3786 <= tmp_459_fu_2252_p2;
        tmp_460_reg_3793[7 : 3] <= tmp_460_fu_2258_p3[7 : 3];
        tmp_461_reg_3800[7 : 3] <= tmp_461_fu_2266_p1[7 : 3];
        tmp_464_reg_3806[7 : 3] <= tmp_464_fu_2270_p2[7 : 3];
        tmp_476_reg_3811 <= tmp_476_fu_2276_p1;
        tmp_495_reg_3817 <= tmp_495_fu_2280_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cOffset_cast_reg_3190[10 : 0] <= cOffset_cast_fu_1558_p1[10 : 0];
        tmp_179_cast_reg_3204[10 : 0] <= tmp_179_cast_fu_1604_p1[10 : 0];
        tmp_189_1_reg_4118 <= tmp_189_1_fu_2817_p2;
        tmp_227_reg_4123 <= tmp_227_fu_2893_p24;
        tmp_228_reg_4128 <= tmp_228_fu_2943_p24;
        tmp_229_reg_4133 <= tmp_229_fu_3064_p24;
        tmp_230_reg_4138 <= tmp_230_fu_3114_p24;
        tmp_402_reg_3212 <= tmp_402_fu_1644_p2;
        tmp_403_reg_3219[7 : 3] <= tmp_403_fu_1650_p3[7 : 3];
        tmp_404_reg_3226[7 : 3] <= tmp_404_fu_1658_p1[7 : 3];
        tmp_407_reg_3232[7 : 3] <= tmp_407_fu_1662_p2[7 : 3];
        tmp_421_reg_3457 <= tmp_421_fu_1730_p2;
        tmp_422_reg_3464[7 : 3] <= tmp_422_fu_1736_p3[7 : 3];
        tmp_423_reg_3471[7 : 3] <= tmp_423_fu_1744_p1[7 : 3];
        tmp_426_reg_3477[7 : 3] <= tmp_426_fu_1748_p2[7 : 3];
        tmp_438_reg_3482 <= tmp_438_fu_1754_p1;
        tmp_457_reg_3488 <= tmp_457_fu_1758_p1;
        tmp_reg_3196[9 : 0] <= tmp_fu_1564_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_2_1_reg_4183 <= grp_fu_1516_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        d_2_reg_4178 <= grp_fu_1516_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1528 <= grp_p_hls_fptosi_float_i_fu_1484_ap_return;
        reg_1532 <= grp_p_hls_fptosi_float_i_fu_1496_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_101_reg_3823 <= tmp_101_fu_2293_p2;
        tmp_191_2_reg_4173_pp0_iter5_reg <= tmp_191_2_reg_4173;
        tmp_191_2_reg_4173_pp0_iter6_reg <= tmp_191_2_reg_4173_pp0_iter5_reg;
        tmp_223_reg_3828 <= tmp_223_fu_2369_p24;
        tmp_224_reg_3833 <= tmp_224_fu_2419_p24;
        tmp_225_reg_3838 <= tmp_225_fu_2540_p24;
        tmp_226_reg_3843 <= tmp_226_fu_2590_p24;
        tmp_400_reg_3178 <= tmp_400_fu_1546_p1;
        tmp_419_reg_3184 <= tmp_419_fu_1550_p1;
        tmp_478_reg_3848 <= tmp_478_fu_2700_p2;
        tmp_479_reg_3855[7 : 3] <= tmp_479_fu_2706_p3[7 : 3];
        tmp_480_reg_3862[7 : 3] <= tmp_480_fu_2714_p1[7 : 3];
        tmp_483_reg_3868[7 : 3] <= tmp_483_fu_2718_p2[7 : 3];
        tmp_497_reg_4093 <= tmp_497_fu_2784_p2;
        tmp_498_reg_4100[7 : 3] <= tmp_498_fu_2790_p3[7 : 3];
        tmp_499_reg_4107[7 : 3] <= tmp_499_fu_2798_p1[7 : 3];
        tmp_502_reg_4113[7 : 3] <= tmp_502_fu_2802_p2[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_102_reg_4148 <= grp_fu_1525_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_103_reg_4163 <= grp_fu_1521_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tmp_190_1_reg_4153 <= grp_fu_1525_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_190_2_reg_4158 <= grp_fu_1525_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        tmp_191_1_reg_4168 <= grp_fu_1521_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_191_2_reg_4173 <= grp_fu_1521_p2;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to7 = 1'b1;
    end else begin
        ap_idle_pp0_1to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        grp_fu_1516_ce = 1'b1;
    end else begin
        grp_fu_1516_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1516_p0 = d_2_1_reg_4183;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1516_p0 = d_2_reg_4178;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_1516_p0 = tmp_103_reg_4163;
    end else begin
        grp_fu_1516_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1516_p1 = tmp_191_2_reg_4173_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1516_p1 = tmp_191_1_reg_4168_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_1516_p1 = 32'd0;
    end else begin
        grp_fu_1516_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        grp_fu_1521_ce = 1'b1;
    end else begin
        grp_fu_1521_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1521_p0 = tmp_190_2_reg_4158;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1521_p0 = tmp_190_1_reg_4153;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_1521_p0 = tmp_102_reg_4148;
    end else begin
        grp_fu_1521_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1521_p1 = box_2_4_read_2_reg_3506_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1521_p1 = box_1_4_read_2_reg_3511_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_1521_p1 = box_0_4_read_2_reg_3516_pp0_iter1_reg;
    end else begin
        grp_fu_1521_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        grp_fu_1525_ce = 1'b1;
    end else begin
        grp_fu_1525_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1525_p0 = tmp_189_2_reg_4143;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1525_p0 = tmp_189_1_reg_4118;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1525_p0 = tmp_101_reg_3823;
    end else begin
        grp_fu_1525_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1536_p0 = cOffset_cast_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1536_p0 = cOffset_cast_fu_1558_p1;
    end else begin
        grp_fu_1536_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1541_p0 = cOffset_cast_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1541_p0 = cOffset_cast_fu_1558_p1;
    end else begin
        grp_fu_1541_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_p_hls_fptosi_float_i_fu_1484_x = ap_port_reg_box_2_2_read;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_p_hls_fptosi_float_i_fu_1484_x = ap_port_reg_box_1_2_read;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_p_hls_fptosi_float_i_fu_1484_x = box_0_2_read;
        end else begin
            grp_p_hls_fptosi_float_i_fu_1484_x = 'bx;
        end
    end else begin
        grp_p_hls_fptosi_float_i_fu_1484_x = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_p_hls_fptosi_float_i_fu_1490_x = ap_port_reg_box_2_3_read;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_p_hls_fptosi_float_i_fu_1490_x = ap_port_reg_box_1_3_read;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_p_hls_fptosi_float_i_fu_1490_x = box_0_3_read;
        end else begin
            grp_p_hls_fptosi_float_i_fu_1490_x = 'bx;
        end
    end else begin
        grp_p_hls_fptosi_float_i_fu_1490_x = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_p_hls_fptosi_float_i_fu_1496_x = ap_port_reg_box_2_0_read;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_p_hls_fptosi_float_i_fu_1496_x = ap_port_reg_box_1_0_read;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_p_hls_fptosi_float_i_fu_1496_x = box_0_0_read;
        end else begin
            grp_p_hls_fptosi_float_i_fu_1496_x = 'bx;
        end
    end else begin
        grp_p_hls_fptosi_float_i_fu_1496_x = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_p_hls_fptosi_float_i_fu_1502_x = ap_port_reg_box_2_1_read;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_p_hls_fptosi_float_i_fu_1502_x = ap_port_reg_box_1_1_read;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_p_hls_fptosi_float_i_fu_1502_x = box_0_1_read;
        end else begin
            grp_p_hls_fptosi_float_i_fu_1502_x = 'bx;
        end
    end else begin
        grp_p_hls_fptosi_float_i_fu_1502_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_0_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_0_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_0_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_0_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_0_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_0_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_0_ce0 = 1'b1;
    end else begin
        sumBuf_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_0_ce1 = 1'b1;
    end else begin
        sumBuf_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_10_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_10_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_10_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_10_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_10_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_10_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_10_ce0 = 1'b1;
    end else begin
        sumBuf_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_10_ce1 = 1'b1;
    end else begin
        sumBuf_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_11_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_11_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_11_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_11_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_11_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_11_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_11_ce0 = 1'b1;
    end else begin
        sumBuf_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_11_ce1 = 1'b1;
    end else begin
        sumBuf_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_12_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_12_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_12_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_12_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_12_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_12_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_12_ce0 = 1'b1;
    end else begin
        sumBuf_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_12_ce1 = 1'b1;
    end else begin
        sumBuf_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_13_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_13_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_13_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_13_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_13_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_13_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_13_ce0 = 1'b1;
    end else begin
        sumBuf_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_13_ce1 = 1'b1;
    end else begin
        sumBuf_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_14_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_14_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_14_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_14_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_14_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_14_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_14_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_14_ce0 = 1'b1;
    end else begin
        sumBuf_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_14_ce1 = 1'b1;
    end else begin
        sumBuf_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_15_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_15_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_15_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_15_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_15_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_15_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_15_ce0 = 1'b1;
    end else begin
        sumBuf_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_15_ce1 = 1'b1;
    end else begin
        sumBuf_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_16_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_16_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_16_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_16_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_16_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_16_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_16_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_16_ce0 = 1'b1;
    end else begin
        sumBuf_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_16_ce1 = 1'b1;
    end else begin
        sumBuf_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_17_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_17_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_17_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_17_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_17_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_17_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_17_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_17_ce0 = 1'b1;
    end else begin
        sumBuf_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_17_ce1 = 1'b1;
    end else begin
        sumBuf_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_18_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_18_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_18_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_18_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_18_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_18_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_18_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_18_ce0 = 1'b1;
    end else begin
        sumBuf_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_18_ce1 = 1'b1;
    end else begin
        sumBuf_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_19_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_19_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_19_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_19_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_19_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_19_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_19_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_19_ce0 = 1'b1;
    end else begin
        sumBuf_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_19_ce1 = 1'b1;
    end else begin
        sumBuf_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_1_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_1_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_1_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_1_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_1_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_1_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_1_ce0 = 1'b1;
    end else begin
        sumBuf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_1_ce1 = 1'b1;
    end else begin
        sumBuf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_20_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_20_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_20_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_20_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_20_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_20_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_20_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_20_ce0 = 1'b1;
    end else begin
        sumBuf_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_20_ce1 = 1'b1;
    end else begin
        sumBuf_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_21_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_21_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_21_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_21_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_21_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_21_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_21_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_21_ce0 = 1'b1;
    end else begin
        sumBuf_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_21_ce1 = 1'b1;
    end else begin
        sumBuf_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_2_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_2_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_2_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_2_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_2_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_2_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_2_ce0 = 1'b1;
    end else begin
        sumBuf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_2_ce1 = 1'b1;
    end else begin
        sumBuf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_3_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_3_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_3_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_3_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_3_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_3_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_3_ce0 = 1'b1;
    end else begin
        sumBuf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_3_ce1 = 1'b1;
    end else begin
        sumBuf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_4_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_4_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_4_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_4_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_4_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_4_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_4_ce0 = 1'b1;
    end else begin
        sumBuf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_4_ce1 = 1'b1;
    end else begin
        sumBuf_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_5_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_5_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_5_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_5_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_5_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_5_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_5_ce0 = 1'b1;
    end else begin
        sumBuf_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_5_ce1 = 1'b1;
    end else begin
        sumBuf_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_6_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_6_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_6_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_6_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_6_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_6_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_6_ce0 = 1'b1;
    end else begin
        sumBuf_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_6_ce1 = 1'b1;
    end else begin
        sumBuf_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_7_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_7_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_7_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_7_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_7_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_7_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_7_ce0 = 1'b1;
    end else begin
        sumBuf_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_7_ce1 = 1'b1;
    end else begin
        sumBuf_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_8_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_8_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_8_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_8_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_8_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_8_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_8_ce0 = 1'b1;
    end else begin
        sumBuf_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_8_ce1 = 1'b1;
    end else begin
        sumBuf_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_9_address0 = tmp_153_2_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_9_address0 = tmp_153_1_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_9_address0 = tmp_81_fu_1572_p1;
    end else begin
        sumBuf_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sumBuf_9_address1 = tmp_162_2_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_9_address1 = tmp_162_1_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        sumBuf_9_address1 = tmp_91_fu_1668_p1;
    end else begin
        sumBuf_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_9_ce0 = 1'b1;
    end else begin
        sumBuf_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sumBuf_9_ce1 = 1'b1;
    end else begin
        sumBuf_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to7 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_assign_1_fu_2146_p2 = ($signed(tmp_156_1_fu_2138_p3) + $signed(32'd4294967295));

assign Hi_assign_2_fu_2678_p2 = ($signed(tmp_156_2_fu_2670_p3) + $signed(32'd4294967295));

assign Hi_assign_5_1_fu_2230_p2 = ($signed(tmp_174_1_fu_2222_p3) + $signed(32'd4294967295));

assign Hi_assign_5_2_fu_2762_p2 = ($signed(tmp_174_2_fu_2754_p3) + $signed(32'd4294967295));

assign Hi_assign_5_fu_1707_p2 = ($signed(tmp_96_fu_1699_p3) + $signed(32'd4294967295));

assign Hi_assign_fu_1621_p2 = ($signed(tmp_86_fu_1613_p3) + $signed(32'd4294967295));

assign Lo_assign_1_fu_2160_p3 = {{tmp_15823_1_fu_2152_p2}, {3'd0}};

assign Lo_assign_2_fu_2692_p3 = {{tmp_15823_2_fu_2684_p2}, {3'd0}};

assign Lo_assign_5_1_fu_2244_p3 = {{tmp_17615_1_fu_2236_p2}, {3'd0}};

assign Lo_assign_5_2_fu_2776_p3 = {{tmp_17615_2_fu_2768_p2}, {3'd0}};

assign Lo_assign_5_fu_1722_p3 = {{tmp_97_fu_1713_p2}, {3'd0}};

assign Lo_assign_fu_1636_p3 = {{tmp_87_fu_1627_p2}, {3'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return = grp_fu_1516_p2;

assign cOffset_cast_fu_1558_p1 = ap_port_reg_cOffset;

assign grp_fu_1536_p2 = (grp_fu_1536_p0 + reg_1528);

assign grp_fu_1541_p2 = (grp_fu_1541_p0 + reg_1532);

assign rOffset_cast_fu_1554_p1 = $signed(ap_port_reg_rOffset);

assign tmp_100_fu_2288_p2 = (tmp_99_fu_2284_p2 - tmp_221_reg_3531);

assign tmp_101_fu_2293_p2 = (tmp_222_reg_3536 + tmp_100_fu_2288_p2);

assign tmp_153_1_fu_2108_p1 = $signed(grp_fu_1536_p2);

assign tmp_153_2_fu_2640_p1 = $signed(grp_fu_1536_p2);

assign tmp_15525_1_fu_2134_p2 = (tmp_438_reg_3482 + tmp_179_cast_reg_3204);

assign tmp_15525_2_fu_2666_p2 = (tmp_476_reg_3811 + tmp_179_cast_reg_3204);

assign tmp_156_1_fu_2138_p3 = {{tmp_15525_1_fu_2134_p2}, {3'd0}};

assign tmp_156_2_fu_2670_p3 = {{tmp_15525_2_fu_2666_p2}, {3'd0}};

assign tmp_15823_1_fu_2152_p2 = (tmp_reg_3196 + tmp_438_reg_3482);

assign tmp_15823_2_fu_2684_p2 = (tmp_reg_3196 + tmp_476_reg_3811);

assign tmp_162_1_fu_2192_p1 = $signed(grp_fu_1541_p2);

assign tmp_162_2_fu_2724_p1 = $signed(grp_fu_1541_p2);

assign tmp_17317_1_fu_2218_p2 = (tmp_457_reg_3488 + tmp_179_cast_reg_3204);

assign tmp_17317_2_fu_2750_p2 = (tmp_495_reg_3817 + tmp_179_cast_reg_3204);

assign tmp_174_1_fu_2222_p3 = {{tmp_17317_1_fu_2218_p2}, {3'd0}};

assign tmp_174_2_fu_2754_p3 = {{tmp_17317_2_fu_2750_p2}, {3'd0}};

assign tmp_17615_1_fu_2236_p2 = (tmp_reg_3196 + tmp_457_reg_3488);

assign tmp_17615_2_fu_2768_p2 = (tmp_reg_3196 + tmp_495_reg_3817);

assign tmp_179_cast_fu_1604_p1 = tmp_84_fu_1598_p2;

assign tmp_187_1_fu_2808_p2 = (tmp_223_reg_3828 - tmp_224_reg_3833);

assign tmp_187_2_fu_3164_p2 = (tmp_227_reg_4123 - tmp_228_reg_4128);

assign tmp_188_1_fu_2812_p2 = (tmp_187_1_fu_2808_p2 - tmp_225_reg_3838);

assign tmp_188_2_fu_3168_p2 = (tmp_187_2_fu_3164_p2 - tmp_229_reg_4133);

assign tmp_189_1_fu_2817_p2 = (tmp_226_reg_3843 + tmp_188_1_fu_2812_p2);

assign tmp_189_2_fu_3173_p2 = (tmp_230_reg_4138 + tmp_188_2_fu_3168_p2);

assign tmp_400_fu_1546_p1 = grp_p_hls_fptosi_float_i_fu_1490_ap_return[28:0];

assign tmp_401_fu_1632_p1 = tmp_87_fu_1627_p2[4:0];

assign tmp_402_fu_1644_p2 = ((Lo_assign_fu_1636_p3 > Hi_assign_fu_1621_p2) ? 1'b1 : 1'b0);

assign tmp_403_fu_1650_p3 = {{tmp_401_fu_1632_p1}, {3'd0}};

assign tmp_404_fu_1658_p1 = Hi_assign_fu_1621_p2[7:0];

integer ap_tvar_int_0;

always @ (ap_port_reg_sumBufIndex_V) begin
    for (ap_tvar_int_0 = 176 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 175 - 0) begin
            tmp_405_fu_1762_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_405_fu_1762_p4[ap_tvar_int_0] = ap_port_reg_sumBufIndex_V[175 - ap_tvar_int_0];
        end
    end
end

assign tmp_406_fu_1772_p2 = (tmp_403_reg_3219 - tmp_404_reg_3226);

assign tmp_407_fu_1662_p2 = ($signed(8'd175) - $signed(tmp_403_fu_1650_p3));

assign tmp_408_fu_1776_p2 = (tmp_404_reg_3226 - tmp_403_reg_3219);

assign tmp_409_fu_1780_p3 = ((tmp_402_reg_3212[0:0] === 1'b1) ? tmp_406_fu_1772_p2 : tmp_408_fu_1776_p2);

assign tmp_410_fu_1787_p3 = ((tmp_402_reg_3212[0:0] === 1'b1) ? tmp_405_fu_1762_p4 : ap_port_reg_sumBufIndex_V);

assign tmp_411_fu_1794_p3 = ((tmp_402_reg_3212[0:0] === 1'b1) ? tmp_407_reg_3232 : tmp_403_reg_3219);

assign tmp_412_fu_1799_p2 = ($signed(8'd175) - $signed(tmp_409_fu_1780_p3));

assign tmp_413_fu_1805_p1 = tmp_411_fu_1794_p3;

assign tmp_414_fu_1809_p1 = tmp_412_fu_1799_p2;

assign tmp_415_fu_1813_p2 = tmp_410_fu_1787_p3 >> tmp_413_fu_1805_p1;

assign tmp_416_fu_1819_p2 = 176'd95780971304118053647396689196894323976171195136475135 >> tmp_414_fu_1809_p1;

assign tmp_417_fu_1825_p2 = (tmp_416_fu_1819_p2 & tmp_415_fu_1813_p2);

assign tmp_418_fu_1831_p1 = tmp_417_fu_1825_p2[4:0];

assign tmp_419_fu_1550_p1 = grp_p_hls_fptosi_float_i_fu_1502_ap_return[28:0];

assign tmp_420_fu_1718_p1 = tmp_97_fu_1713_p2[4:0];

assign tmp_421_fu_1730_p2 = ((Lo_assign_5_fu_1722_p3 > Hi_assign_5_fu_1707_p2) ? 1'b1 : 1'b0);

assign tmp_422_fu_1736_p3 = {{tmp_420_fu_1718_p1}, {3'd0}};

assign tmp_423_fu_1744_p1 = Hi_assign_5_fu_1707_p2[7:0];

integer ap_tvar_int_1;

always @ (ap_port_reg_sumBufIndex_V) begin
    for (ap_tvar_int_1 = 176 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 175 - 0) begin
            tmp_424_fu_1935_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_424_fu_1935_p4[ap_tvar_int_1] = ap_port_reg_sumBufIndex_V[175 - ap_tvar_int_1];
        end
    end
end

assign tmp_425_fu_1945_p2 = (tmp_422_reg_3464 - tmp_423_reg_3471);

assign tmp_426_fu_1748_p2 = ($signed(8'd175) - $signed(tmp_422_fu_1736_p3));

assign tmp_427_fu_1949_p2 = (tmp_423_reg_3471 - tmp_422_reg_3464);

assign tmp_428_fu_1953_p3 = ((tmp_421_reg_3457[0:0] === 1'b1) ? tmp_425_fu_1945_p2 : tmp_427_fu_1949_p2);

assign tmp_429_fu_1960_p3 = ((tmp_421_reg_3457[0:0] === 1'b1) ? tmp_424_fu_1935_p4 : ap_port_reg_sumBufIndex_V);

assign tmp_430_fu_1967_p3 = ((tmp_421_reg_3457[0:0] === 1'b1) ? tmp_426_reg_3477 : tmp_422_reg_3464);

assign tmp_431_fu_1972_p2 = ($signed(8'd175) - $signed(tmp_428_fu_1953_p3));

assign tmp_432_fu_1978_p1 = tmp_430_fu_1967_p3;

assign tmp_433_fu_1982_p1 = tmp_431_fu_1972_p2;

assign tmp_434_fu_1986_p2 = tmp_429_fu_1960_p3 >> tmp_432_fu_1978_p1;

assign tmp_435_fu_1992_p2 = 176'd95780971304118053647396689196894323976171195136475135 >> tmp_433_fu_1982_p1;

assign tmp_436_fu_1998_p2 = (tmp_435_fu_1992_p2 & tmp_434_fu_1986_p2);

assign tmp_437_fu_2004_p1 = tmp_436_fu_1998_p2[4:0];

assign tmp_438_fu_1754_p1 = grp_p_hls_fptosi_float_i_fu_1490_ap_return[28:0];

assign tmp_439_fu_2156_p1 = tmp_15823_1_fu_2152_p2[4:0];

assign tmp_440_fu_2168_p2 = ((Lo_assign_1_fu_2160_p3 > Hi_assign_1_fu_2146_p2) ? 1'b1 : 1'b0);

assign tmp_441_fu_2174_p3 = {{tmp_439_fu_2156_p1}, {3'd0}};

assign tmp_442_fu_2182_p1 = Hi_assign_1_fu_2146_p2[7:0];

integer ap_tvar_int_2;

always @ (sumBufIndex_V_read_reg_3494) begin
    for (ap_tvar_int_2 = 176 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 175 - 0) begin
            tmp_443_fu_2298_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_443_fu_2298_p4[ap_tvar_int_2] = sumBufIndex_V_read_reg_3494[175 - ap_tvar_int_2];
        end
    end
end

assign tmp_444_fu_2307_p2 = (tmp_441_reg_3548 - tmp_442_reg_3555);

assign tmp_445_fu_2186_p2 = ($signed(8'd175) - $signed(tmp_441_fu_2174_p3));

assign tmp_446_fu_2311_p2 = (tmp_442_reg_3555 - tmp_441_reg_3548);

assign tmp_447_fu_2315_p3 = ((tmp_440_reg_3541[0:0] === 1'b1) ? tmp_444_fu_2307_p2 : tmp_446_fu_2311_p2);

assign tmp_448_fu_2322_p3 = ((tmp_440_reg_3541[0:0] === 1'b1) ? tmp_443_fu_2298_p4 : sumBufIndex_V_read_reg_3494);

assign tmp_449_fu_2328_p3 = ((tmp_440_reg_3541[0:0] === 1'b1) ? tmp_445_reg_3561 : tmp_441_reg_3548);

assign tmp_450_fu_2333_p2 = ($signed(8'd175) - $signed(tmp_447_fu_2315_p3));

assign tmp_451_fu_2339_p1 = tmp_449_fu_2328_p3;

assign tmp_452_fu_2343_p1 = tmp_450_fu_2333_p2;

assign tmp_453_fu_2347_p2 = tmp_448_fu_2322_p3 >> tmp_451_fu_2339_p1;

assign tmp_454_fu_2353_p2 = 176'd95780971304118053647396689196894323976171195136475135 >> tmp_452_fu_2343_p1;

assign tmp_455_fu_2359_p2 = (tmp_454_fu_2353_p2 & tmp_453_fu_2347_p2);

assign tmp_456_fu_2365_p1 = tmp_455_fu_2359_p2[4:0];

assign tmp_457_fu_1758_p1 = grp_p_hls_fptosi_float_i_fu_1502_ap_return[28:0];

assign tmp_458_fu_2240_p1 = tmp_17615_1_fu_2236_p2[4:0];

assign tmp_459_fu_2252_p2 = ((Lo_assign_5_1_fu_2244_p3 > Hi_assign_5_1_fu_2230_p2) ? 1'b1 : 1'b0);

assign tmp_460_fu_2258_p3 = {{tmp_458_fu_2240_p1}, {3'd0}};

assign tmp_461_fu_2266_p1 = Hi_assign_5_1_fu_2230_p2[7:0];

integer ap_tvar_int_3;

always @ (sumBufIndex_V_read_reg_3494) begin
    for (ap_tvar_int_3 = 176 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 175 - 0) begin
            tmp_462_fu_2469_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_462_fu_2469_p4[ap_tvar_int_3] = sumBufIndex_V_read_reg_3494[175 - ap_tvar_int_3];
        end
    end
end

assign tmp_463_fu_2478_p2 = (tmp_460_reg_3793 - tmp_461_reg_3800);

assign tmp_464_fu_2270_p2 = ($signed(8'd175) - $signed(tmp_460_fu_2258_p3));

assign tmp_465_fu_2482_p2 = (tmp_461_reg_3800 - tmp_460_reg_3793);

assign tmp_466_fu_2486_p3 = ((tmp_459_reg_3786[0:0] === 1'b1) ? tmp_463_fu_2478_p2 : tmp_465_fu_2482_p2);

assign tmp_467_fu_2493_p3 = ((tmp_459_reg_3786[0:0] === 1'b1) ? tmp_462_fu_2469_p4 : sumBufIndex_V_read_reg_3494);

assign tmp_468_fu_2499_p3 = ((tmp_459_reg_3786[0:0] === 1'b1) ? tmp_464_reg_3806 : tmp_460_reg_3793);

assign tmp_469_fu_2504_p2 = ($signed(8'd175) - $signed(tmp_466_fu_2486_p3));

assign tmp_470_fu_2510_p1 = tmp_468_fu_2499_p3;

assign tmp_471_fu_2514_p1 = tmp_469_fu_2504_p2;

assign tmp_472_fu_2518_p2 = tmp_467_fu_2493_p3 >> tmp_470_fu_2510_p1;

assign tmp_473_fu_2524_p2 = 176'd95780971304118053647396689196894323976171195136475135 >> tmp_471_fu_2514_p1;

assign tmp_474_fu_2530_p2 = (tmp_473_fu_2524_p2 & tmp_472_fu_2518_p2);

assign tmp_475_fu_2536_p1 = tmp_474_fu_2530_p2[4:0];

assign tmp_476_fu_2276_p1 = grp_p_hls_fptosi_float_i_fu_1490_ap_return[28:0];

assign tmp_477_fu_2688_p1 = tmp_15823_2_fu_2684_p2[4:0];

assign tmp_478_fu_2700_p2 = ((Lo_assign_2_fu_2692_p3 > Hi_assign_2_fu_2678_p2) ? 1'b1 : 1'b0);

assign tmp_479_fu_2706_p3 = {{tmp_477_fu_2688_p1}, {3'd0}};

assign tmp_480_fu_2714_p1 = Hi_assign_2_fu_2678_p2[7:0];

integer ap_tvar_int_4;

always @ (sumBufIndex_V_read_reg_3494) begin
    for (ap_tvar_int_4 = 176 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 175 - 0) begin
            tmp_481_fu_2822_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            tmp_481_fu_2822_p4[ap_tvar_int_4] = sumBufIndex_V_read_reg_3494[175 - ap_tvar_int_4];
        end
    end
end

assign tmp_482_fu_2831_p2 = (tmp_479_reg_3855 - tmp_480_reg_3862);

assign tmp_483_fu_2718_p2 = ($signed(8'd175) - $signed(tmp_479_fu_2706_p3));

assign tmp_484_fu_2835_p2 = (tmp_480_reg_3862 - tmp_479_reg_3855);

assign tmp_485_fu_2839_p3 = ((tmp_478_reg_3848[0:0] === 1'b1) ? tmp_482_fu_2831_p2 : tmp_484_fu_2835_p2);

assign tmp_486_fu_2846_p3 = ((tmp_478_reg_3848[0:0] === 1'b1) ? tmp_481_fu_2822_p4 : sumBufIndex_V_read_reg_3494);

assign tmp_487_fu_2852_p3 = ((tmp_478_reg_3848[0:0] === 1'b1) ? tmp_483_reg_3868 : tmp_479_reg_3855);

assign tmp_488_fu_2857_p2 = ($signed(8'd175) - $signed(tmp_485_fu_2839_p3));

assign tmp_489_fu_2863_p1 = tmp_487_fu_2852_p3;

assign tmp_490_fu_2867_p1 = tmp_488_fu_2857_p2;

assign tmp_491_fu_2871_p2 = tmp_486_fu_2846_p3 >> tmp_489_fu_2863_p1;

assign tmp_492_fu_2877_p2 = 176'd95780971304118053647396689196894323976171195136475135 >> tmp_490_fu_2867_p1;

assign tmp_493_fu_2883_p2 = (tmp_492_fu_2877_p2 & tmp_491_fu_2871_p2);

assign tmp_494_fu_2889_p1 = tmp_493_fu_2883_p2[4:0];

assign tmp_495_fu_2280_p1 = grp_p_hls_fptosi_float_i_fu_1502_ap_return[28:0];

assign tmp_496_fu_2772_p1 = tmp_17615_2_fu_2768_p2[4:0];

assign tmp_497_fu_2784_p2 = ((Lo_assign_5_2_fu_2776_p3 > Hi_assign_5_2_fu_2762_p2) ? 1'b1 : 1'b0);

assign tmp_498_fu_2790_p3 = {{tmp_496_fu_2772_p1}, {3'd0}};

assign tmp_499_fu_2798_p1 = Hi_assign_5_2_fu_2762_p2[7:0];

integer ap_tvar_int_5;

always @ (sumBufIndex_V_read_reg_3494) begin
    for (ap_tvar_int_5 = 176 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 175 - 0) begin
            tmp_500_fu_2993_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            tmp_500_fu_2993_p4[ap_tvar_int_5] = sumBufIndex_V_read_reg_3494[175 - ap_tvar_int_5];
        end
    end
end

assign tmp_501_fu_3002_p2 = (tmp_498_reg_4100 - tmp_499_reg_4107);

assign tmp_502_fu_2802_p2 = ($signed(8'd175) - $signed(tmp_498_fu_2790_p3));

assign tmp_503_fu_3006_p2 = (tmp_499_reg_4107 - tmp_498_reg_4100);

assign tmp_504_fu_3010_p3 = ((tmp_497_reg_4093[0:0] === 1'b1) ? tmp_501_fu_3002_p2 : tmp_503_fu_3006_p2);

assign tmp_505_fu_3017_p3 = ((tmp_497_reg_4093[0:0] === 1'b1) ? tmp_500_fu_2993_p4 : sumBufIndex_V_read_reg_3494);

assign tmp_506_fu_3023_p3 = ((tmp_497_reg_4093[0:0] === 1'b1) ? tmp_502_reg_4113 : tmp_498_reg_4100);

assign tmp_507_fu_3028_p2 = ($signed(8'd175) - $signed(tmp_504_fu_3010_p3));

assign tmp_508_fu_3034_p1 = tmp_506_fu_3023_p3;

assign tmp_509_fu_3038_p1 = tmp_507_fu_3028_p2;

assign tmp_510_fu_3042_p2 = tmp_505_fu_3017_p3 >> tmp_508_fu_3034_p1;

assign tmp_511_fu_3048_p2 = 176'd95780971304118053647396689196894323976171195136475135 >> tmp_509_fu_3038_p1;

assign tmp_512_fu_3054_p2 = (tmp_511_fu_3048_p2 & tmp_510_fu_3042_p2);

assign tmp_513_fu_3060_p1 = tmp_512_fu_3054_p2[4:0];

assign tmp_81_fu_1572_p1 = $signed(grp_fu_1536_p2);

assign tmp_84_fu_1598_p2 = (tmp_cast_fu_1568_p1 + 11'd1);

assign tmp_86_fu_1613_p3 = {{tmp_s_fu_1608_p2}, {3'd0}};

assign tmp_87_fu_1627_p2 = (tmp_fu_1564_p1 + tmp_400_reg_3178);

assign tmp_91_fu_1668_p1 = $signed(grp_fu_1541_p2);

assign tmp_94_fu_1694_p2 = (tmp_419_reg_3184 + tmp_179_cast_fu_1604_p1);

assign tmp_96_fu_1699_p3 = {{tmp_94_fu_1694_p2}, {3'd0}};

assign tmp_97_fu_1713_p2 = (tmp_fu_1564_p1 + tmp_419_reg_3184);

assign tmp_99_fu_2284_p2 = (tmp_219_reg_3521 - tmp_220_reg_3526);

assign tmp_cast_fu_1568_p1 = $unsigned(rOffset_cast_fu_1554_p1);

assign tmp_fu_1564_p1 = $unsigned(rOffset_cast_fu_1554_p1);

assign tmp_s_fu_1608_p2 = (tmp_400_reg_3178 + tmp_179_cast_fu_1604_p1);

always @ (posedge ap_clk) begin
    cOffset_cast_reg_3190[31:11] <= 21'b000000000000000000000;
    tmp_reg_3196[28:10] <= 19'b0000000000000000000;
    tmp_179_cast_reg_3204[28:11] <= 18'b000000000000000000;
    tmp_403_reg_3219[2:0] <= 3'b000;
    tmp_404_reg_3226[2:0] <= 3'b111;
    tmp_407_reg_3232[2:0] <= 3'b111;
    tmp_422_reg_3464[2:0] <= 3'b000;
    tmp_423_reg_3471[2:0] <= 3'b111;
    tmp_426_reg_3477[2:0] <= 3'b111;
    tmp_441_reg_3548[2:0] <= 3'b000;
    tmp_442_reg_3555[2:0] <= 3'b111;
    tmp_445_reg_3561[2:0] <= 3'b111;
    tmp_460_reg_3793[2:0] <= 3'b000;
    tmp_461_reg_3800[2:0] <= 3'b111;
    tmp_464_reg_3806[2:0] <= 3'b111;
    tmp_479_reg_3855[2:0] <= 3'b000;
    tmp_480_reg_3862[2:0] <= 3'b111;
    tmp_483_reg_3868[2:0] <= 3'b111;
    tmp_498_reg_4100[2:0] <= 3'b000;
    tmp_499_reg_4107[2:0] <= 3'b111;
    tmp_502_reg_4113[2:0] <= 3'b111;
end

endmodule //calcHaarPattern_x_y
