Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Mar 26 17:05:39 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd
    Info (12022): Found design unit 1: ALU-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 34
    Info (12023): Found entity 1: ALU File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/AddSub.vhd
    Info (12022): Found design unit 1: AddSub-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/AddSub.vhd Line: 34
    Info (12023): Found entity 1: AddSub File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/AddSub.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Adder.vhd
    Info (12022): Found design unit 1: Adder-structure File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Adder.vhd Line: 36
    Info (12023): Found entity 1: Adder File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Adder.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/BarrelDecoder5_32.vhd
    Info (12022): Found design unit 1: BarrelDecoder5_32-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/BarrelDecoder5_32.vhd Line: 29
    Info (12023): Found entity 1: BarrelDecoder5_32 File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/BarrelDecoder5_32.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/BarrelShifter.vhd
    Info (12022): Found design unit 1: BarrelShifter-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/BarrelShifter.vhd Line: 32
    Info (12023): Found entity 1: BarrelShifter File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/BarrelShifter.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Complementor.vhd
    Info (12022): Found design unit 1: Complementor-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Complementor.vhd Line: 30
    Info (12023): Found entity 1: Complementor File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Complementor.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd
    Info (12022): Found design unit 1: ControlLogic-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 54
    Info (12023): Found entity 1: ControlLogic File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Dataflow_Mux2_1.vhd
    Info (12022): Found design unit 1: Dataflow_Mux2_1-dataflow File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Dataflow_Mux2_1.vhd Line: 32
    Info (12023): Found entity 1: Dataflow_Mux2_1 File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Dataflow_Mux2_1.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Decoder5_32.vhd
    Info (12022): Found design unit 1: Decoder5_32-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Decoder5_32.vhd Line: 29
    Info (12023): Found entity 1: Decoder5_32 File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Decoder5_32.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/FetchLogic.vhd
    Info (12022): Found design unit 1: FetchLogic-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/FetchLogic.vhd Line: 39
    Info (12023): Found entity 1: FetchLogic File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/FetchLogic.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/LeftShifter16.vhd
    Info (12022): Found design unit 1: LeftShifter16-Behavioral File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/LeftShifter16.vhd Line: 15
    Info (12023): Found entity 1: LeftShifter16 File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/LeftShifter16.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 35
    Info (12023): Found entity 1: MIPS_Processor File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_8t1Mux.vhd
    Info (12022): Found design unit 1: Nbit_8t1Mux-Structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_8t1Mux.vhd Line: 24
    Info (12023): Found entity 1: Nbit_8t1Mux File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_8t1Mux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_AddSub.vhd
    Info (12022): Found design unit 1: Nbit_AddSub-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_AddSub.vhd Line: 31
    Info (12023): Found entity 1: Nbit_AddSub File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_AddSub.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_andg2.vhd
    Info (12022): Found design unit 1: Nbit_andg2-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_andg2.vhd Line: 31
    Info (12023): Found entity 1: Nbit_andg2 File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_full_adder.vhd
    Info (12022): Found design unit 1: Nbit_full_adder-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_full_adder.vhd Line: 32
    Info (12023): Found entity 1: Nbit_full_adder File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_full_adder.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_org2.vhd
    Info (12022): Found design unit 1: Nbit_org2-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_org2.vhd Line: 31
    Info (12023): Found entity 1: Nbit_org2 File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_xorg2.vhd
    Info (12022): Found design unit 1: Nbit_xorg2-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_xorg2.vhd Line: 31
    Info (12023): Found entity 1: Nbit_xorg2 File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_xorg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/NegativeChecker.vhd
    Info (12022): Found design unit 1: NegativeChecker-Behavioral File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/NegativeChecker.vhd Line: 15
    Info (12023): Found entity 1: NegativeChecker File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/NegativeChecker.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/PC.vhd
    Info (12022): Found design unit 1: PC-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/PC.vhd Line: 32
    Info (12023): Found entity 1: PC File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/PC.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Reg32File.vhd
    Info (12022): Found design unit 1: Reg32File-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Reg32File.vhd Line: 35
    Info (12023): Found entity 1: Reg32File File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Reg32File.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/RegFile.vhd
    Info (12022): Found design unit 1: RegFile-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/RegFile.vhd Line: 32
    Info (12023): Found entity 1: RegFile File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/RegFile.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Structual_full_adder.vhd
    Info (12022): Found design unit 1: Structual_full_adder-structure File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Structual_full_adder.vhd Line: 33
    Info (12023): Found entity 1: Structual_full_adder File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Structual_full_adder.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ZeroChecker.vhd
    Info (12022): Found design unit 1: ZeroChecker-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ZeroChecker.vhd Line: 21
    Info (12023): Found entity 1: ZeroChecker File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ZeroChecker.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg1.vhd
    Info (12022): Found design unit 1: dffg1-mixed File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg1.vhd Line: 33
    Info (12023): Found entity 1: dffg1 File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg1.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/extender16_32.vhd
    Info (12022): Found design unit 1: extender16_32-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/extender16_32.vhd Line: 29
    Info (12023): Found entity 1: extender16_32 File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/extender16_32.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/mux2to1DF.vhd
    Info (12022): Found design unit 1: mux2to1DF-dataflow File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/mux2to1DF.vhd Line: 32
    Info (12023): Found entity 1: mux2to1DF File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/mux2to1DF.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/mux32_1.vhd
    Info (12022): Found design unit 1: mux32_1-structural File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/mux32_1.vhd Line: 61
    Info (12023): Found entity 1: mux32_1 File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/mux32_1.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/mux4to1DF.vhd
    Info (12022): Found design unit 1: mux4to1DF-dataflow File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/mux4to1DF.vhd Line: 35
    Info (12023): Found entity 1: mux4to1DF File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/mux4to1DF.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd Line: 23
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object "s_Halt" assigned a value but never read File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(57): object "s_Ovfl" assigned a value but never read File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 57
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(68): object "s_MemRead" assigned a value but never read File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 68
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(99): object "s_carryOut" assigned a value but never read File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 99
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(100): object "s_negative" assigned a value but never read File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 100
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 262
Info (12128): Elaborating entity "ControlLogic" for hierarchy "ControlLogic:CL" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 285
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_RegDst", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_RegWrite", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_MemWrite", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_MemRead", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_MemToReg", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_ALUsrc", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_lw", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_HoB", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_sign", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_Branch", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_Branchne", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_Return", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_Link", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_Jump", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_ALUnAddSub", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_ALUout", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_ShiftLorR", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_ShiftArithemtic", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_Unsigned", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_SHAMT", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_Lui", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Warning (10631): VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable "o_Halt", which holds its previous value in one or more paths through the process File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_Halt" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_Lui" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_SHAMT" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_Unsigned" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_ShiftArithemtic" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_ShiftLorR" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_ALUout[0]" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_ALUout[1]" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_ALUout[2]" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_ALUnAddSub" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_Jump" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_Link" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_Return" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_Branchne" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_Branch" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_sign" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_HoB" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_lw" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_ALUsrc" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_MemToReg" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_MemRead" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_MemWrite" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_RegWrite" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (10041): Inferred latch for "o_RegDst" at ControlLogic.vhd(64) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
Info (12128): Elaborating entity "FetchLogic" for hierarchy "FetchLogic:FETCH" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 312
Warning (10036): Verilog HDL or VHDL warning at FetchLogic.vhd(103): object "s_null" assigned a value but never read File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/FetchLogic.vhd Line: 103
Info (12128): Elaborating entity "AddSub" for hierarchy "FetchLogic:FETCH|AddSub:ALU1" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/FetchLogic.vhd Line: 107
Info (12128): Elaborating entity "mux2to1DF" for hierarchy "FetchLogic:FETCH|AddSub:ALU1|mux2to1DF:MUX1" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/AddSub.vhd Line: 63
Info (12128): Elaborating entity "invg" for hierarchy "FetchLogic:FETCH|AddSub:ALU1|invg:invert" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/AddSub.vhd Line: 69
Info (12128): Elaborating entity "Adder" for hierarchy "FetchLogic:FETCH|AddSub:ALU1|Adder:fullAdd" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/AddSub.vhd Line: 79
Info (12128): Elaborating entity "xorg2" for hierarchy "FetchLogic:FETCH|AddSub:ALU1|Adder:fullAdd|xorg2:xor1" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Adder.vhd Line: 79
Info (12128): Elaborating entity "andg2" for hierarchy "FetchLogic:FETCH|AddSub:ALU1|Adder:fullAdd|andg2:notD1orD0andD2" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Adder.vhd Line: 90
Info (12128): Elaborating entity "org2" for hierarchy "FetchLogic:FETCH|AddSub:ALU1|Adder:fullAdd|org2:orS" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Adder.vhd Line: 102
Info (12128): Elaborating entity "PC" for hierarchy "FetchLogic:FETCH|PC:PC4" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/FetchLogic.vhd Line: 182
Info (12128): Elaborating entity "dffg" for hierarchy "FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:0:DFF" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/PC.vhd Line: 54
Info (12128): Elaborating entity "dffg1" for hierarchy "FetchLogic:FETCH|PC:PC4|dffg1:DFF1" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/PC.vhd Line: 62
Info (12128): Elaborating entity "Reg32File" for hierarchy "Reg32File:REG" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 327
Warning (10540): VHDL Signal Declaration warning at Reg32File.vhd(97): used explicit default value for signal "s_ZERO" because signal was never assigned a value File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Reg32File.vhd Line: 97
Warning (10540): VHDL Signal Declaration warning at Reg32File.vhd(98): used explicit default value for signal "s_ONE" because signal was never assigned a value File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Reg32File.vhd Line: 98
Info (12128): Elaborating entity "Decoder5_32" for hierarchy "Reg32File:REG|Decoder5_32:decode5_32" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Reg32File.vhd Line: 103
Info (12128): Elaborating entity "RegFile" for hierarchy "Reg32File:REG|RegFile:REG0" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Reg32File.vhd Line: 107
Info (12128): Elaborating entity "mux32_1" for hierarchy "Reg32File:REG|mux32_1:mux32_1_0" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Reg32File.vhd Line: 129
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:A" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 344
Info (12128): Elaborating entity "Nbit_8t1Mux" for hierarchy "ALU:A|Nbit_8t1Mux:muxxx" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 179
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_8t1Mux.vhd Line: 46
Info (12128): Elaborating entity "Dataflow_Mux2_1" for hierarchy "ALU:A|Nbit_8t1Mux:muxxx|mux2t1_N:Mux0|Dataflow_Mux2_1:\G_NBit_MUX:0:MUXI" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd Line: 43
Info (12128): Elaborating entity "Nbit_andg2" for hierarchy "ALU:A|Nbit_andg2:andgateoperation" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 194
Info (12128): Elaborating entity "Nbit_org2" for hierarchy "ALU:A|Nbit_org2:orgateoperation" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 202
Info (12128): Elaborating entity "Nbit_AddSub" for hierarchy "ALU:A|Nbit_AddSub:adder_subtractor" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 210
Info (12128): Elaborating entity "Complementor" for hierarchy "ALU:A|Nbit_AddSub:adder_subtractor|Complementor:Nbit_Inverter" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_AddSub.vhd Line: 61
Info (12128): Elaborating entity "Nbit_full_adder" for hierarchy "ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_AddSub.vhd Line: 77
Info (12128): Elaborating entity "Structual_full_adder" for hierarchy "ALU:A|Nbit_AddSub:adder_subtractor|Nbit_full_adder:Nbit_Adder|Structual_full_adder:full_adder_0" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/Nbit_full_adder.vhd Line: 47
Info (12128): Elaborating entity "Nbit_xorg2" for hierarchy "ALU:A|Nbit_xorg2:xorgate" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 221
Info (12128): Elaborating entity "BarrelShifter" for hierarchy "ALU:A|BarrelShifter:Shifter" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 245
Info (12128): Elaborating entity "BarrelDecoder5_32" for hierarchy "ALU:A|BarrelShifter:Shifter|BarrelDecoder5_32:decode5_32" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/BarrelShifter.vhd Line: 81
Info (12128): Elaborating entity "mux4to1DF" for hierarchy "ALU:A|BarrelShifter:Shifter|mux4to1DF:MUX6" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/BarrelShifter.vhd Line: 93
Info (12128): Elaborating entity "NegativeChecker" for hierarchy "ALU:A|NegativeChecker:sltchecker" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 255
Info (12128): Elaborating entity "ZeroChecker" for hierarchy "ALU:A|ZeroChecker:branchchecker" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 263
Info (12128): Elaborating entity "LeftShifter16" for hierarchy "ALU:A|LeftShifter16:luioperation" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd Line: 278
Info (12128): Elaborating entity "extender16_32" for hierarchy "extender16_32:EXTEND" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 361
Warning (10540): VHDL Signal Declaration warning at extender16_32.vhd(50): used explicit default value for signal "s_data" because signal was never assigned a value File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/extender16_32.vhd Line: 50
Warning (10540): VHDL Signal Declaration warning at extender16_32.vhd(52): used explicit default value for signal "s_mask" because signal was never assigned a value File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/extender16_32.vhd Line: 52
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Warning (13012): Latch ControlLogic:CL|o_Lui has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:11:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_SHAMT has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 49
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:11:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_ALUsrc has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:11:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_ALUout[0] has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:10:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_ALUout[1] has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:11:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_ShiftLorR has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:10:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_ALUnAddSub has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 45
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:10:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_sign has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:11:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_ALUout[2] has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:10:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_ShiftArithemtic has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:11:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_MemToReg has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:10:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_Link has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:11:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_RegWrite has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:10:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_RegDst has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:11:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_Return has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:11:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_Jump has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:11:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_Branchne has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:10:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_Branch has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:10:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_HoB has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:10:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_lw has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 30
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:11:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Warning (13012): Latch ControlLogic:CL|o_MemWrite has unsafe behavior File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:11:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
Info (13000): Registers with preset signals will power-up high File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg1.vhd Line: 53
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
Info (21057): Implemented 117414 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 117315 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings
    Info: Peak virtual memory: 1213 megabytes
    Info: Processing ended: Tue Mar 26 17:10:54 2024
    Info: Elapsed time: 00:05:15
    Info: Total CPU time (on all processors): 00:05:19
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Mar 26 17:10:55 2024
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info: qfit2_default_script.tcl version: #1
Info: Project  = toolflow
Info: Revision = toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "toolflow"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Warning (332060): Node: iInstAddr[10] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ControlLogic:CL|o_Branch is being clocked by iInstAddr[10]
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000         iCLK
Info (176353): Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:2:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176357): Destination node FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:3:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176357): Destination node FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:4:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176357): Destination node FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:5:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176357): Destination node FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:6:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176357): Destination node FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:7:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176357): Destination node FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:8:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176357): Destination node FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:9:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176357): Destination node FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:10:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176357): Destination node FetchLogic:FETCH|PC:PC4|dffg:\G_NBit_REG:11:DFF|s_Q File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd Line: 53
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node ControlLogic:CL|o_RegDst~9  File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node iRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: /home/cam2022/CPRE-381/ProjectP1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 26
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 65 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:01:54
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:43
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:07:06
Info (170193): Fitter routing operations beginning
