工作在 GBit 具有低相位雜訊 VCSO 及線性半速率相檢器的時脈回復電路
“A GBit Clock Recovery Circuit with Linear Half Rate Detector and Low Phase Noise VCSO”
計畫編號：NSC 98-2221-E-216 -006
執行期間：98 年 8 月 1 日 至 99 年 7 月 31 日
主持人：高曜煌 中華大學通訊工程系教授
一、中文摘要
本計劃將利用 TSMC 0.18um CMOS 製程
實現一個在 Stratum 3 階層下之 1.244Gb/s 時
脈回復電路並應用於 OC-24 中，主要高速電路
包含振盪器線性半速率相位檢測器及充電
泵，在振盪器設計則採用創新的並具有低相位
雜訊的表面聲波 622MHz 振盪器，它的輸出是
差動的有別於現有的單端輸出，完成一在
OC-24 光纖網路中運行之 1.244Gb/s 時脈資料
回復電路。其中低通濾波器與表面聲波共振腔
為外接於 IC，迴路頻寬可彈性調整，初始設計
約在 1KHz 附近，由於高速運作相位檢測器及
充電泵偏移器將使用電流模邏輯，藉由
MATLAB 與 HSPICE 的閉迴路行為模擬及基
層電晶體電路模擬，本計劃將能成功地將表面
聲波振盪器與時脈回復電路相互結合，預估其
上鎖時間為 1.024ps，在功率損耗上為 30mW，
頻率微調為 100ppm。
英文摘要
The purpose of this project is to implement a
clock and data recovery (CDR) for Stratum 3
application. The bit rate is 1.244GB/s for OC-24
by using TSMC 0.18um CMOS process. Three
high speed circuits of voltage controlled SAW
Oscillator (VCSO), linear half-rate phase
detector, and charge pump are involved. The
VCSO with differential outputs is designed for
low phase noise application. The low pass loop
filter and SAW resonator are externally
connected. The loop bandwidth is initially set
around 1KHz. The negative resistance in VCSO
is carefully designed to have five times of saw
resistance. The tuning is equipped with capacitor
bank and varactor. The MATLAB and HSPICE
are used for behavior and circuit level simulation,
respectively. The VCSO is then combined with
CDR for stability and phase lock tests. The target
of RMS jitter of retime clock is 1.024ps. The
power consumptions are 30mW. And the total
tuning range is about 100ppm.
二、簡介
CDR circuits are widely used as timing
synchronization in high-speed serial data transfer
in SONET, Gigabit Ethernet, and servers. [1-5]
Low jitter performance is important for high
quality service. SAW filters have been used in
clock recover element [1], but is not suitable for
non-return to zero (NRZ) data format. CDR is
typicaly used PLL’s type. The PLL type CDR 
will retime the sampling clock first and then
re-sampling the input data. In general, VCO
provides the most part of jitter. Two types of
oscillator are often used for the local clocks. One
is the ring oscillator, which has wide tuning but
worse jitter performance and is used in the
customer side. Most of works utilizes this kind
B. Phase Detector
The half-rate phase detector shown Fig 3a is
designed. Only rising and falling edges are
needed, so that it is less affected by signal
distortion and has larger jitter tolerance. Another
advantage is the half speed in the VCO to save
the power [6]. Because random NRZ data has no
spectral line in the clock rate, the edge detection
is featured to extract out spectral line. The
detector contains four Latches L1-L4 and two
XORs. As NRZ data through L1 and L2 two
different pulses at point A and B with width
2
CKT T and
2
CKT T are generated, respectively,
where
CKT is the period of clock and T is the
time difference of rising edge between data and
clock. After XOR, the time difference T is
obtained. The simulated waveforms are shown in
Fig. 3b. The average of T is affected by the
data transition density so that different pattern
may have same difference. To avoid this defect,
another reference clock refV is generated for error
correction. 1L and 3L , 2L and 4L can be taken as
two complementary triggered Flip-Flop. A half
pulse width refV is obtained via XOR. As CDR
locked, the clock edge is aligned to the center of
data pulse, i.e. T is equal to
4
CKT . the clock
phase is denoted as leading as T <
4
CKT . On the
contrary, the phase is denoted as lag. As for the
retime data, retime clock through Flip-Flop
formed by 1L , 3L , 2L , and 4L is able to sample
the input data and after de-multiplexing the data
is obtained.
Current mode logic (CML) is employed to
realize these high speed logic gates. [9] The
swing in CML is small to gain the high speed.
M1 and M2 in Fig. 3c act as pre-amplifier in the
CML latch to provide enough gain to achieve
fully-swing. Cross-coupled M3 and M4 have
loop gain larger than 1 to act as store element.
M5 and M6 are switched to select sense or store
mode. As clock high, M5 is on, M1and M2 are
active. Vout sense the input data. As clock falls
to low, M3 and M4 are active and data is latched.
(a)
(b)
(c)
Fig. 3 (a) half-rate PD architecture, (b) Current-mode
Latch, (c) simulated half-rate PD waveforms
C. Charge Pump and Loop Filter
The current steering charge pump shown in Fig.
4 is used to overcome the high speed operation.
[10] difV and refV are connected to the UP and
DN, respectively, to cancel the pattern dependent
phase error. Current outI is fed to the external
RC low pass filter. Four nmos are for the input to
avoid current mismatch as in conventional nmos
and pmos. MP3 and MP4 form a pull-up circuit
to speed up the transition in Point A. As UP+ is
high, MN2 is on and MN1 is off. Actually, MN1
本計劃的相關研究結果，98 年於 IEEE
Trans. EMC 期刊發表一篇論文，並於 2008
APMC 發表會議論文一篇。
TABLE I SUMMARY OF PERFORMANCE
五、參考文獻
[1] C.S. Lam, “BAW- and SAW-based Timing
Recovery for Frequency Control Applications” 
Acoustic Wave for Future Mobile Communication
Systems, March, 2001, Chiba Japan.
[2] R. Farjad-Rad, C. K. Yang, M. A. Horowitz, and T.
H. Lee, “A 0.3-um CMOS 8-Gb/s 4-PAM Serial Link
Transceiver”, IEEE J. Solid-State Circuits, vol. 35,
pp. 757-764, 2000.
[3] C. Y. Yang and J. M. Lin, “A 1.25-Gb/s
Burst-Mode Half-Rate Clock and Data Recovery
Circuit Using Realigned Oscilation”, IEICE T.
Electron., vol. E-90-C, pp. 196-200, 2007.
[4] “10GBit OC-192 Clock & Data Recovery Module”, 
Integrated Circuit Systems, M830/831 Rev 1.0, May
2003, www.icst.com.
[5] Fiber Optic Receiver with Quantizer and Clock
Recovery and Data Retiming, Analog Devices,
AD808, 1998, www.analog.com.
[6] J. Savoj, and B. Razavi, “A 10-Gb/s CMOS Clock
and Data Recovery Circuit with a Half-Rate Linear
Phase Detector,” IEEE J. Solid-State Circuits, May
2001.
[7] M. Furuhata, A. Yajima, K. Goto, H. Sato, T.
Funasaka, S. Kawano, S. Fujii, T. Higuchi, and M.
Ueno, “Development of Monolithic CMOS-SAW
Oscilator” Third International Symposium on
Acoustic Wave Devices for Future Mobile
Communication Systems, pp.167-170, 2007.
[8] J. H. Lin and Y. H. Kao, “A Low Phase Noise 
Voltage Controlled SAW Oscillator With Surface
Transverse Wave Resonator for SONET
Application” IEEE Trans. Microw. Theory Tech., vol.
55, pp. 60-65, 2007.
[9] M. M. Green and U. Singh, “Design of CMOS 
CML circuits for high-speed broadband
communications” Proc. IEEE International
Symposium Circuits and Systems, vol. II, pp.
204-207, May 2003.
[10] J. H. Esdras and D. S. Alejandro, “A novel CMOS 
charge-pump circuit with positive feedback for PLL
application” IEEE International Circuits and
Systems, vol.1, pp. 349 -352, Sept 2001.
Reference [3] AD808 [5] This Work
Technology
CMOS
0.18um
N.A CMOS 0.18um
VDD 1.8V -5.2V~+5V 1.8V
Chip size
1.4mm*1.4
mm
Package 595mm*949mm
Recovery
clock
625MHz 622.08MHz 622.08MHz
Data rate 1.25Gb/s 622.08Mb/s 1.244Gb/s
Operation
range
0.95~1.3Gb/s 620~624MHz 622M600Hz
Power
dissipation
32mW 400mW 22mv
RMS Clock
Jitter
6.66ps N.A 1.0217ps
Clock Jitter
（p.p）
34ps N.A 7.6ps
Data Jitter
（rms）
12.27ps 11.16ps 2.8ps
Data Jitter
（p.p）
40ps N.A 17.8ps
一、簡介
由於無線通信的蓬勃發展，通信速度越來越快，目前已達到毫米波, 因此發展微波科技
乃是大勢所趨, IEEE意識到此種發展, 除了在MTT學術期刊不定期出版專刊外,並在各區域舉
辦研討會, 亞太地區從1986年在印度首次舉辨亞太微波會議(Asia-Pacific Microwave
Conference-APMC)以來，今年是第二十一屆，由國際IEEE微波學會及新加坡分會主辦，行政上
由新加坡國立南洋科技大學負責，在SunTec國際會議廳舉行四天，雖然受到金融海嘯及H1N1
的影響但仍有來自47個國家超過1000篇論文投稿口頭接受400篇海報張貼300篇，參與非常熱
烈。
微波技術開始純粹是為了應用於雷達、飛彈製導、監察和竊聽等軍事領域，後來則更多
的運用於民用系統。正是因為微波技術的推展，無線電話、遠程遙控、全球定位、無線電廣
播、電視和衛星電視直播才能夠得以實現。後來移動電話的出現徹底改變我們的日常生活。
由於移動電話帶來的方便是如此的令人印象深刻，公眾對於利用無線技術替換所有有線連接
的電腦以及視聽設備的需求日益強烈。實際上，隨著越來越多的電子小發明如藍牙、WiFi、
WiMax、ZigBee 以及UWB 等協議的無線通信模塊的模式自動組合，我們正在向這個目標邁
進。現下，擁有無線互連的各種各樣的電子電氣設備不斷的裝配我們的辦公室和家庭。除了
家裡和辦公室，我們也可以在往返辦公室的路上，或者公共的活動場所，戶外，鄉下，甚至
在海上的旅途中，都可以使用網路服務。
大會邀請的主講人為哈佛大學應用工程与科學院的Federico CAPASSO教授，主題為
Sub-Wavelength Photonics: From Light Manipulation to Quantum Levitation at the Nanoscale
表面電漿極子（Surface Plasmon Polaritons-SPP）允許一個實現集中光中到小於一個波長範
圍，從而開闢了新方向，豐富的物理光學和光子學。 利用表面電漿極子再配合先進製造技術
（從聚焦離子束，以新的軟光刻技術，使大面積圖案襯底近任意形狀和組成）可觀察從可見
光到中紅外線範圍廣泛的現象和應用。此次會談的內容主要有：（一）等離子準直器，這使大
是目前大區域高速無線上網不可或缺的模組，論文重點之一是有關熱散及電磁干擾的探討及
解決方案，在此會議中大家討論非常熱烈，由於本文所講的東西是目前各網通廠正在研發，
觀念很新，因此頗受與會學者注意，紛問問題，事後並多方討論，圖二為筆者報告的情形，
圖三為作者中午用餐與交大張志揚(左)、中大邱煥凱(右二)及雲科大許孟庭教授(右)合影。
圖一 APMC 會場入口 圖二 口頭報告現場
圖三為作者中午用餐與交大張志揚(左)、中大邱煥凱(右二)及雲科大許孟庭教授(右)合影
圖四 新加坡烏節路夜景
無研發成果推廣資料 
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
兩篇國際學術論文在頂尖 IEEE 電磁干擾期刊及在日本應用物理發表. 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
