{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09979,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09993,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000210316,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000410579,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00012548,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000410579,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 0.798,
	"finish__design__instance__count__class:timing_repair_buffer": 38,
	"finish__design__instance__area__class:timing_repair_buffer": 30.59,
	"finish__design__instance__count__class:inverter": 13,
	"finish__design__instance__area__class:inverter": 6.916,
	"finish__design__instance__count__class:multi_input_combinational_cell": 60,
	"finish__design__instance__area__class:multi_input_combinational_cell": 73.682,
	"finish__design__instance__count": 112,
	"finish__design__instance__area": 111.986,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.267021,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.715633,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.688145,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 1.98201e-05,
	"finish__power__switching__total": 2.25981e-05,
	"finish__power__leakage__total": 2.60889e-06,
	"finish__power__total": 4.5027e-05,
	"finish__design__io": 39,
	"finish__design__die__area": 1776.62,
	"finish__design__core__area": 1564.08,
	"finish__design__instance__count": 168,
	"finish__design__instance__area": 126.882,
	"finish__design__instance__count__stdcell": 168,
	"finish__design__instance__area__stdcell": 126.882,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0811224,
	"finish__design__instance__utilization__stdcell": 0.0811224,
	"finish__design__rows": 28,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 28,
	"finish__design__sites": 5880,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 5880,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}