#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017c987db8e0 .scope module, "tb_traffic_light" "tb_traffic_light" 2 4;
 .timescale -9 -12;
v0000017c986c3350_0 .var "clk", 0 0;
v0000017c986c37b0_0 .net "ew_g", 0 0, v0000017c987d6b30_0;  1 drivers
v0000017c986c3990_0 .net "ew_r", 0 0, v0000017c986cc8f0_0;  1 drivers
v0000017c986c3cb0_0 .net "ew_y", 0 0, v0000017c986cc990_0;  1 drivers
v0000017c986c3f30_0 .var "fast_div", 2 0;
v0000017c986c4070_0 .net "ns_g", 0 0, v0000017c986ccad0_0;  1 drivers
v0000017c986c3ad0_0 .net "ns_r", 0 0, v0000017c986ccb70_0;  1 drivers
v0000017c986c3710_0 .net "ns_y", 0 0, v0000017c98723870_0;  1 drivers
v0000017c986c33f0_0 .var "rst", 0 0;
v0000017c986c3850_0 .var "tick", 0 0;
S_0000017c987dbcc0 .scope module, "dut" "traffic_light" 2 11, 3 2 0, S_0000017c987db8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tick";
    .port_info 3 /OUTPUT 1 "ns_g";
    .port_info 4 /OUTPUT 1 "ns_y";
    .port_info 5 /OUTPUT 1 "ns_r";
    .port_info 6 /OUTPUT 1 "ew_g";
    .port_info 7 /OUTPUT 1 "ew_y";
    .port_info 8 /OUTPUT 1 "ew_r";
P_0000017c987dbe50 .param/l "S_EW_G" 1 3 17, C4<10>;
P_0000017c987dbe88 .param/l "S_EW_Y" 1 3 18, C4<11>;
P_0000017c987dbec0 .param/l "S_NS_G" 1 3 15, C4<00>;
P_0000017c987dbef8 .param/l "S_NS_Y" 1 3 16, C4<01>;
v0000017c986cc850_0 .net "clk", 0 0, v0000017c986c3350_0;  1 drivers
v0000017c987d6b30_0 .var "ew_g", 0 0;
v0000017c986cc8f0_0 .var "ew_r", 0 0;
v0000017c986cc990_0 .var "ew_y", 0 0;
v0000017c986cca30_0 .var "next_state", 1 0;
v0000017c986ccad0_0 .var "ns_g", 0 0;
v0000017c986ccb70_0 .var "ns_r", 0 0;
v0000017c98723870_0 .var "ns_y", 0 0;
v0000017c98723910_0 .net "rst", 0 0, v0000017c986c33f0_0;  1 drivers
v0000017c987239b0_0 .var "state", 1 0;
v0000017c98723a50_0 .net "tick", 0 0, v0000017c986c3850_0;  1 drivers
v0000017c986c3670_0 .var "tick_cnt", 3 0;
E_0000017c986b6630 .event anyedge, v0000017c987239b0_0;
E_0000017c986b66b0 .event posedge, v0000017c986cc850_0;
E_0000017c986b6cf0 .event anyedge, v0000017c987239b0_0, v0000017c98723a50_0, v0000017c986c3670_0;
    .scope S_0000017c987dbcc0;
T_0 ;
    %wait E_0000017c986b6cf0;
    %load/vec4 v0000017c987239b0_0;
    %store/vec4 v0000017c986cca30_0, 0, 2;
    %load/vec4 v0000017c987239b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017c986cca30_0, 0, 2;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0000017c98723a50_0;
    %load/vec4 v0000017c986c3670_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017c986cca30_0, 0, 2;
T_0.6 ;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0000017c98723a50_0;
    %load/vec4 v0000017c986c3670_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017c986cca30_0, 0, 2;
T_0.8 ;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0000017c98723a50_0;
    %load/vec4 v0000017c986c3670_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000017c986cca30_0, 0, 2;
T_0.10 ;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000017c98723a50_0;
    %load/vec4 v0000017c986c3670_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017c986cca30_0, 0, 2;
T_0.12 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017c987dbcc0;
T_1 ;
    %wait E_0000017c986b66b0;
    %load/vec4 v0000017c98723910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017c987239b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017c986c3670_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017c98723a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000017c986cca30_0;
    %load/vec4 v0000017c987239b0_0;
    %cmp/ne;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0000017c986cca30_0;
    %assign/vec4 v0000017c987239b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017c986c3670_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000017c986c3670_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000017c986c3670_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017c987dbcc0;
T_2 ;
    %wait E_0000017c986b6630;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c986ccad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c98723870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c986ccb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c987d6b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c986cc990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c986cc8f0_0, 0, 1;
    %load/vec4 v0000017c987239b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c986ccb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c986cc8f0_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c986ccad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c986cc8f0_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c98723870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c986cc8f0_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c987d6b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c986ccb70_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c986cc990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c986ccb70_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000017c987db8e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c986c3350_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0000017c986c3350_0;
    %inv;
    %store/vec4 v0000017c986c3350_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0000017c987db8e0;
T_4 ;
    %vpi_call 2 25 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017c987db8e0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c986c33f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c986c3850_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c986c33f0_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 34 "$display", "Testbench done." {0 0 0};
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000017c987db8e0;
T_5 ;
    %wait E_0000017c986b66b0;
    %load/vec4 v0000017c986c33f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017c986c3f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c986c3850_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000017c986c3f30_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017c986c3850_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017c986c3f30_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017c986c3850_0, 0;
    %load/vec4 v0000017c986c3f30_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000017c986c3f30_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017c987db8e0;
T_6 ;
    %wait E_0000017c986b66b0;
    %load/vec4 v0000017c986c3850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call 2 56 "$display", "%0t: tick -- ns_g=%b ns_y=%b ns_r=%b | ew_g=%b ew_y=%b ew_r=%b", $time, v0000017c986c4070_0, v0000017c986c3710_0, v0000017c986c3ad0_0, v0000017c986c37b0_0, v0000017c986c3cb0_0, v0000017c986c3990_0 {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_traffic_light.v";
    "traffic_light.v";
