/*!
	The information contained herein is the exclusive property of SONiX and
	shall not be distributed, or disclosed in whole or in part without prior
	permission of SONiX.
	SONiX reserves the right to make changes without further notice to the
	product to improve reliability, function or design. SONiX does not assume
	any liability arising out of the application or use of any product or
	circuits described herein. All application information is advisor and does
	not from part of the specification.

	\file		LCD_SSD2828.C
	\brief		LCD SSD2828 Funcation
	\author		Pierce
	\version	0.3
	\date		2017/03/14
	\copyright	Copyright(C) 2017 SONiX Technology Co.,Ltd. All rights reserved.
*/
//------------------------------------------------------------------------------
#include <stdio.h>
#include <stdint.h>
#include "LCD.h"
#include "TIMER.h"
//------------------------------------------------------------------------------
#if (LCD_PANEL == LCD_SSD2828 || LCD_PANEL == LCD_TEST_PANEL)
void LCD_SSD2828_Write (uint32_t ulValue)
{
	uint8_t ubi;
	
	SSD2828_SDO = 1;
	SSD2828_SCK = 1;
	SSD2828_CS = 1;	
	SSD2828_SDOIO = 1;
	SSD2828_SCKIO = 1;
	SSD2828_CSIO = 1;
	TIMER_Delay_us(1);
	
	SSD2828_CS = 0;
	TIMER_Delay_us(1);
	for (ubi=0; ubi<LCD_SSD2828_PK_MAX; ++ubi)
	{
		SSD2828_SCK = 0;
		SSD2828_SDO = (ulValue & (1 << (LCD_SSD2828_PK_MAX - ubi -1)))?1:0;
		TIMER_Delay_us(1);
		SSD2828_SCK = 1;
		TIMER_Delay_us(1);
	}
	TIMER_Delay_us(1);
	SSD2828_CS = 1;
}
//------------------------------------------------------------------------------
uint16_t uwLCD_SSD2828_Read (uint32_t ulValue)
{
	uint16_t uwData=0;
	uint8_t ubi;
	
	SSD2828_SDO = 1;
	SSD2828_SCK = 1;
	SSD2828_CS = 1;	
	SSD2828_SDIIO = 0;
	SSD2828_SDOIO = 1;
	SSD2828_SCKIO = 1;
	SSD2828_CSIO = 1;
	TIMER_Delay_us(1);
	
	SSD2828_CS = 0;
	TIMER_Delay_us(1);
	for (ubi=0; ubi<LCD_SSD2828_PK_MAX; ++ubi)
	{
		SSD2828_SCK = 0;
		if (LCD_SSD2828_CMD_MAX > ubi)
			SSD2828_SDO = (ulValue & (1 << (LCD_SSD2828_PK_MAX - ubi -1)))?1:0;
		TIMER_Delay_us(1);
		SSD2828_SCK = 1;
		if (LCD_SSD2828_CMD_MAX >= ubi && SSD2828_SDI)
			uwData |= (1 << (LCD_SSD2828_PK_MAX - ubi -1));
		TIMER_Delay_us(1);
	}
	TIMER_Delay_us(1);
	SSD2828_CS = 1;
	return uwData;
}
//------------------------------------------------------------------------------
uint16_t uwLCD_SSD2828_RegRead (uint8_t ubReg)
{
	uint16_t uwValue;
	
	LCD_SSD2828_Write(LCD_SSD2828_CMD_WR | ubReg);
	TIMER_Delay_us(1);
	uwValue = uwLCD_SSD2828_Read(LCD_SSD2828_DAT_RD);	
	TIMER_Delay_us(1);
	return uwValue;
}
//------------------------------------------------------------------------------
void LCD_SSD2828_RegWrite (uint8_t ubReg, uint16_t uwData)
{
	LCD_SSD2828_Write(LCD_SSD2828_CMD_WR | ubReg);
	TIMER_Delay_us(1);
	LCD_SSD2828_Write(LCD_SSD2828_DAT_WR | uwData);
	TIMER_Delay_us(1);
}
//------------------------------------------------------------------------------
bool bLCD_MIPI_SSD2828_Init (void)
{
	uint16_t uwId;
	printf("MIPI SSD2828 Init\n");
	if (0x2828 == (uwId = uwLCD_SSD2828_RegRead(0xB0)))
	{
		printf("SSD2828 Fail %X\n", uwId);
		return false;
	}
	LCD_SSD2828_RegWrite(0xB1, 0x051F);   // VSA = 2,HSA = 2           
	LCD_SSD2828_RegWrite(0xB2, 0x177D);   // VBP = 14,VBP = 42         
	LCD_SSD2828_RegWrite(0xB3, 0x125E);   // VFP = 16,HFP = 44         
	LCD_SSD2828_RegWrite(0xB4, 0x02D0);   // HACT = 720                
	LCD_SSD2828_RegWrite(0xB5, 0x0500);   // VACT = 1280               
	LCD_SSD2828_RegWrite(0xB6, 0x003B);   // Vsync Pulse is active low,
									   // Hsync Pulse is active low,Data is launch at falling edge,SSD2828 latch data at rising edge
									   // Video with blanking packet.
									   // Non video data will be transmitted during any BLLP period.
									   // Non video data will be transmitted using HS mode.
									   // LP mode will be used during BLLP period.
									   // The clock lane enters LP mode when there is no data to transmit.
									   // Burst mode
									   // 24bpp
	LCD_SSD2828_RegWrite(0xB8,0x0000);
	LCD_SSD2828_RegWrite(0xB9,0x0000);	  // Divide by 1,Enable Sys_clk output,PLL power down                                                
	LCD_SSD2828_RegWrite(0xBA,0xC016);   // 10-251<Fout<500,MS=1,NS=22                                                                    
	LCD_SSD2828_RegWrite(0xBB,0x0006);   // LP mode clock, Divide by 6                                                                    
	LCD_SSD2828_RegWrite(0xD5,0x30C0);                                                                                                      
	LCD_SSD2828_RegWrite(0xC9,0x1604);   // HS Zero Delay = HZD * nibble_clk ; HS Prepare Delay =  4 nibble_clk + HPD * nibble_clk        
	LCD_SSD2828_RegWrite(0xCA,0x2303);   // CLK Zero Delay = CZD * nibble_clk ; CLK Prepare Delay =  3 nibble_clk + CPD * nibble_clk      
	LCD_SSD2828_RegWrite(0xCB,0x0626);   // CLK Pre Delay = CPED * nibble_clk + 0-1 * lp_clk(min,max) ; CLK Post Delay = CPTD * nibble_clk
	LCD_SSD2828_RegWrite(0xCC,0x0A0C);   // CLK Trail Delay = CTD * nibble_clk ; HS Trail Delay = HTD * nibble_clk                        
	LCD_SSD2828_RegWrite(0xDE,0x0003);   // 4 lane mode                                                                                   
	LCD_SSD2828_RegWrite(0xB9,0x0001);   // Divide by 1,Enable Sys_clk output,PLL enable                                                  
	
	LCD_SSD2828_RegWrite(0xD6,0x0005);	  // RGB,R is in the higher portion of the pixel.
	
	LCD_SSD2828_RegWrite(0xB8,0x0000);
	// Driver IC Initial Code 		
	// Driver IC Command descrpition
	
	//1.	Set shift address first.
	//2.	Set Start Address.
	//3.	Set Data
	//Example:
		//mipi_data(0x00,0x80);
		//mipi_data(0xFF,0x12,0x83);
		//ORISE CMD Enable: FF80h~FF81h
		//FF80h = 0x12
		//FF81h = 0x83
		
		//vSSD_Register_Write(cfg, 0xB7,0x0302);
		//vSSD_Register_Write(cfg, 0xBC,0x0002);
		//vSSD_Register_Write(cfg, 0xBF,0x8000);		// Set Shift 80H address

		//vSSD_Register_Write(cfg, 0xB7,0x0302);
		//vSSD_Register_Write(cfg, 0xBC,0x0003);
		//vSSD_Register_Write(cfg, 0xBF,0x12FF);		// Set Start Address = 0xFF, so real register address = 0xFF80
		//vSSD_Register_Write(cfg, 0xBF,0x0083);		// Data = 0x1283
	// Enable Access command 2
	// mipi_data(0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);	// TXD[11]: Transmit on
									// LPE[10]: Short Packet
									// EOT[9]: Send EOT Packet at the end of HS transmission
									// ECD[8]: Disable ECC CRC Check
									// REN[7]: Write operation
									// DCS[6]: Generic packet
									// CSS[5]: The clock source is tx_clk
									// HCLK[4]: HS clock is enabled
									// VEN[3]: Video mode is disabled
									// SLP[2]: Sleep mode is disabled
									// CKE[1]: Clock Lane Enable
									// HS[0]: LP mode 
	LCD_SSD2828_RegWrite(0xBC,0x0002);	// Transmit Data Count
	LCD_SSD2828_RegWrite(0xBF,0x0000);   // DATA  
	//mipi_data(0xFF,0x12,0x83,0x01);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0004);
	LCD_SSD2828_RegWrite(0xBF,0x12FF);	
	LCD_SSD2828_RegWrite(0xBF,0x0183);	

	// Enable Access ORISE Command 2
	//mipi_data(0x00,0x80);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x8000);
	//mipi_data(0xFF,0x12,0x83);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0003);
	LCD_SSD2828_RegWrite(0xBF,0x12FF);
	LCD_SSD2828_RegWrite(0xBF,0x0083);

	// Data sheet un-deifne
	// mipi_data(0x00,0xA0);       ////add by lishengli 20140222
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xA000);	
	// mipi_data(0xC1,0x02);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x02C1);	

	// Data sheet un-deifne
	// mipi_data(0x00,0xA2);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xA200);	
	// mipi_data(0xC1,0x08);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x08C1);	

	// Data sheet un-deifne
	// mipi_data(0x00,0xA4);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xA400);	
	// mipi_data(0xC1,0xF0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xF0C1);

	// Source driver Pre-charge control
	// mipi_data(0x00,0x80);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x8000);
	// mipi_data(0xC4,0x30);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x30C4);
		
	// mipi_data(0x00,0x8A);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x8A00);
	// mipi_data(0xC4,0x40);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x40C4);

	// TCON Setting Pamameter 1
	// mipi_data(0x00,0x80);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x8000);
	// mipi_data(0xC0,0x00,0x64,0x00,0x0F,0x11,0x00,0x64,0x0F,0x11);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x000A);
	LCD_SSD2828_RegWrite(0xBF,0x00C0);
	LCD_SSD2828_RegWrite(0xBF,0x0064);
	LCD_SSD2828_RegWrite(0xBF,0x110F);
	LCD_SSD2828_RegWrite(0xBF,0x6400);
	LCD_SSD2828_RegWrite(0xBF,0x110F);


	// Panel Timing Setting Parameter 1 & Panel Timing Setting Parameter 2
	// mipi_data(0x00,0x90);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x9000);	
	// mipi_data(0xC0,0x00,0x55,0x00,0x01,0x00,0x04);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0007);
	LCD_SSD2828_RegWrite(0xBF,0x00C0);
	LCD_SSD2828_RegWrite(0xBF,0x0055);
	LCD_SSD2828_RegWrite(0xBF,0x0001);
	LCD_SSD2828_RegWrite(0xBF,0x0004);

	// Panel Timing Setting Parameter 4
	// mipi_data(0x00,0xA4);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xA400);	
	// mipi_data(0xC0,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x00C0);		

	
	// mipi_data(0x00,0xB3);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xB300);	
	// mipi_data(0xC0,0x00,0x50);//MODIFY 50
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0003);
	LCD_SSD2828_RegWrite(0xBF,0x00C0);
	LCD_SSD2828_RegWrite(0xBF,0x0050);

	// Oscillator Adjustment
	// mipi_data(0x00,0x81);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x8100);	
	// mipi_data(0xC1,0x66);//MODIFY 66
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x66C1);	

	// Source driver Pre-charge control
	// mipi_data(0x00,0x80);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x8000);		
	// mipi_data(0xC4,0x30);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x30C4);	
	TIMER_Delay_ms(10);						//10 ms

	// Source driver Pre-charge control
	// mipi_data(0x00,0x81);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x8100);	
	// mipi_data(0xC4,0x83,0x02);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0003);
	LCD_SSD2828_RegWrite(0xBF,0x83C4);
	LCD_SSD2828_RegWrite(0xBF,0x0002);	

	// mipi_data(0x00,0x90);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x9000);	
	// mipi_data(0xC4,0x49);//49 MODIFY
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x49C4);	
		
	// mipi_data(0x00,0xB9);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xB900);		
	// mipi_data(0xB0,0x51);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x51B0);

	// mipi_data(0x00,0xC6);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xC600);
	// mipi_data(0xB0,0x03);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x03B0);

	// mipi_data(0x00,0xA4);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xA400);	
	// mipi_data(0xC0,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x00C0);		

	// mipi_data(0x00,0x87);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x8700);		
	// mipi_data(0xC4,0x18);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x18C4);

	// mipi_data(0x00,0xB0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xB000);
	// mipi_data(0xC6,0x03);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x03C6);

	// mipi_data(0x00,0x90);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x9000);
	// mipi_data(0xF5,0x02,0x11,0x02,0x11);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0005);
	LCD_SSD2828_RegWrite(0xBF,0x02F5);
	LCD_SSD2828_RegWrite(0xBF,0x0211);
	LCD_SSD2828_RegWrite(0xBF,0x0011);

	// mipi_data(0x00,0x90);//modify 90
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x9000);	
	// mipi_data(0xC5,0x50);//modify 50
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x50C5);		

	// mipi_data(0x00,0x94);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x9400);		
	// mipi_data(0xC5,0x66);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x66C5);		

	// mipi_data(0x00,0xB2);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xB200);
	// mipi_data(0xF5,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0009);
	LCD_SSD2828_RegWrite(0xBF,0x00F5);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);

	// mipi_data(0x00,0x94);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x9400);	
	// mipi_data(0xF5,0x02);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x02F5);		

	// mipi_data(0x00,0xBA);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xBA00);		
	// mipi_data(0xF5,0x03);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x03F5);

	// mipi_data(0x00,0xB4);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xB400);
	// mipi_data(0xC5,0xC0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xC0C5);	

	// mipi_data(0x00,0xA0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xA000);		
	// mipi_data(0xC4,0x05,0x10,0x04,0x02,0x05,0x15,0x11,0x05,0x10,0x07,0x02,0x05,0x15,0x11);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x000F);
	LCD_SSD2828_RegWrite(0xBF,0x05C4);	
	LCD_SSD2828_RegWrite(0xBF,0x0410);	
	LCD_SSD2828_RegWrite(0xBF,0x0502);	
	LCD_SSD2828_RegWrite(0xBF,0x1115);	
	LCD_SSD2828_RegWrite(0xBF,0x1005);	
	LCD_SSD2828_RegWrite(0xBF,0x0207);	
	LCD_SSD2828_RegWrite(0xBF,0x1505);	
	LCD_SSD2828_RegWrite(0xBF,0x0011);	

	// mipi_data(0x00,0xB0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xB000);		
	// mipi_data(0xC4,0x66,0x66);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0003);
	LCD_SSD2828_RegWrite(0xBF,0x66C4);			
	LCD_SSD2828_RegWrite(0xBF,0x0066);		

	// mipi_data(0x00,0x91);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x9100);
	// mipi_data(0xC5,0x19,0x50);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0003);
	LCD_SSD2828_RegWrite(0xBF,0x19C5);			
	LCD_SSD2828_RegWrite(0xBF,0x0050);	

	// mipi_data(0x00,0xB0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xB000);
	// mipi_data(0xC5,0x04,0xB8);//08
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0003);
	LCD_SSD2828_RegWrite(0xBF,0x04C5);			
	LCD_SSD2828_RegWrite(0xBF,0x00B8);	

	// mipi_data(0x00,0xB5);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xB500);
	// mipi_data(0xC5,0x03,0xE8,0x40,0x03,0xE8,0x40,0x80,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0009);
	LCD_SSD2828_RegWrite(0xBF,0x03C5);
	LCD_SSD2828_RegWrite(0xBF,0x40E8);
	LCD_SSD2828_RegWrite(0xBF,0xE803);
	LCD_SSD2828_RegWrite(0xBF,0x8040);
	LCD_SSD2828_RegWrite(0xBF,0x0000);

	// mipi_data(0x00,0x80);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x8000);
	// mipi_data(0xCB,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x000C);
	LCD_SSD2828_RegWrite(0xBF,0x00CB);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);

	// mipi_data(0x00,0x90);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x9000);
	// mipi_data(0xCB,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0x00,0xFF,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0010);
	LCD_SSD2828_RegWrite(0xBF,0x00CB);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x00FF);
	LCD_SSD2828_RegWrite(0xBF,0x00FF);

	// mipi_data(0x00,0xA0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xA000);
	// mipi_data(0xCB,0xFF,0x00,0xFF,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0010);
	LCD_SSD2828_RegWrite(0xBF,0xFFCB);
	LCD_SSD2828_RegWrite(0xBF,0xFF00);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);

	// mipi_data(0x00,0xB0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xB000);
	// mipi_data(0xCB,0x00,0x00,0x00,0xFF,0x00,0xFF,0x00,0xFF,0x00,0xFF,0x00,0x00,0x00,0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0010);
	LCD_SSD2828_RegWrite(0xBF,0x00CB);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x00FF);
	LCD_SSD2828_RegWrite(0xBF,0x00FF);
	LCD_SSD2828_RegWrite(0xBF,0x00FF);
	LCD_SSD2828_RegWrite(0xBF,0x00FF);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);

	// mipi_data(0x00,0xC0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xC000);
	// mipi_data(0xCB,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x05,0x00,0x05,0x05);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0010);
	LCD_SSD2828_RegWrite(0xBF,0x00CB);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0005);
	LCD_SSD2828_RegWrite(0xBF,0x0505);

	// mipi_data(0x00,0xD0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xD000);
	// mipi_data(0xCB,0x05,0x05,0x05,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0010);
	LCD_SSD2828_RegWrite(0xBF,0x05CB);
	LCD_SSD2828_RegWrite(0xBF,0x0505);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);

	// mipi_data(0x00,0xE0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xE000);
	// mipi_data(0xCB,0x00,0x00,0x00,0x05,0x00,0x05,0x05,0x05,0x05,0x05,0x00,0x00,0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x000F);
	LCD_SSD2828_RegWrite(0xBF,0x00CB);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0005);
	LCD_SSD2828_RegWrite(0xBF,0x0505);
	LCD_SSD2828_RegWrite(0xBF,0x0505);
	LCD_SSD2828_RegWrite(0xBF,0x0005);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);

	// mipi_data(0x00,0xF0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xF000);
	// mipi_data(0xCB,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x000C);
	LCD_SSD2828_RegWrite(0xBF,0xFFCB);
	LCD_SSD2828_RegWrite(0xBF,0xFFFF);
	LCD_SSD2828_RegWrite(0xBF,0xFFFF);
	LCD_SSD2828_RegWrite(0xBF,0xFFFF);
	LCD_SSD2828_RegWrite(0xBF,0xFFFF);
	LCD_SSD2828_RegWrite(0xBF,0xFFFF);

	// mipi_data(0x00,0x80);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x8000);
	// mipi_data(0xCC,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x00,0x10,0x0E);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0010);
	LCD_SSD2828_RegWrite(0xBF,0x00CC);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x000A);
	LCD_SSD2828_RegWrite(0xBF,0x0E10);

	// mipi_data(0x00,0x90);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x9000);	
	// mipi_data(0xCC,0x0C,0x02,0x04,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0010);
	LCD_SSD2828_RegWrite(0xBF,0x0CCC);
	LCD_SSD2828_RegWrite(0xBF,0x0402);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);	

	// mipi_data(0x00,0xA0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xA000);	
	// mipi_data(0xCC,0x00,0x00,0x00,0x09,0x00,0x0F,0x0D,0x0B,0x01,0x03,0x00,0x00,0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x000F);
	LCD_SSD2828_RegWrite(0xBF,0x00CC);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0009);
	LCD_SSD2828_RegWrite(0xBF,0x0D0F);
	LCD_SSD2828_RegWrite(0xBF,0x010B);
	LCD_SSD2828_RegWrite(0xBF,0x0003);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);	

	// mipi_data(0x00,0xB0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xB000);
	// mipi_data(0xCC,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x00,0x10,0x0E);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0010);
	LCD_SSD2828_RegWrite(0xBF,0x00CC);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x000A);
	LCD_SSD2828_RegWrite(0xBF,0x0E10);

	// mipi_data(0x00,0xC0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xC000);
	// mipi_data(0xCC,0x0C,0x02,0x04,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0010);
	LCD_SSD2828_RegWrite(0xBF,0x0CCC);
	LCD_SSD2828_RegWrite(0xBF,0x0402);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);

	// mipi_data(0x00,0xD0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xD000);
	// mipi_data(0xCC,0x00,0x00,0x00,0x09,0x00,0x0F,0x0D,0x0B,0x01,0x03,0x00,0x00,0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x000F);
	LCD_SSD2828_RegWrite(0xBF,0x00CC);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0009);
	LCD_SSD2828_RegWrite(0xBF,0x0D0F);
	LCD_SSD2828_RegWrite(0xBF,0x010B);
	LCD_SSD2828_RegWrite(0xBF,0x0003);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);	

	// mipi_data(0x00,0x80);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x8000);
	// mipi_data(0xCE,0x87,0x03,0x06,0x86,0x03,0x06,0x85,0x03,0x06,0x84,0x03,0x06);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x000D);
	LCD_SSD2828_RegWrite(0xBF,0x87CE);
	LCD_SSD2828_RegWrite(0xBF,0x0603);
	LCD_SSD2828_RegWrite(0xBF,0x0386);
	LCD_SSD2828_RegWrite(0xBF,0x8506);
	LCD_SSD2828_RegWrite(0xBF,0x0603);
	LCD_SSD2828_RegWrite(0xBF,0x0384);
	LCD_SSD2828_RegWrite(0xBF,0x0006);

	// mipi_data(0x00,0x90);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x9000);
	// mipi_data(0xCE,0xF0,0x00,0x00,0xF0,0x00,0x00,0xF0,0x00,0x00,0xF0,0x00,0x00,0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x000F);
	LCD_SSD2828_RegWrite(0xBF,0xF0CE);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x00F0);
	LCD_SSD2828_RegWrite(0xBF,0xF000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x00F0);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);	

	// mipi_data(0x00,0xA0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xA000);
	// mipi_data(0xCE,0x38,0x05,0x84,0xFE,0x00,0x06,0x00,0x38,0x04,0x84,0xFF,0x00,0x06,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x000F);
	LCD_SSD2828_RegWrite(0xBF,0x38CE);
	LCD_SSD2828_RegWrite(0xBF,0x8405);
	LCD_SSD2828_RegWrite(0xBF,0x00FE);
	LCD_SSD2828_RegWrite(0xBF,0x0006);
	LCD_SSD2828_RegWrite(0xBF,0x0438);
	LCD_SSD2828_RegWrite(0xBF,0xFF84);
	LCD_SSD2828_RegWrite(0xBF,0x0600);
	LCD_SSD2828_RegWrite(0xBF,0x0000);

	// mipi_data(0x00,0xB0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xB000);
	// mipi_data(0xCE,0x38,0x03,0x85,0x00,0x00,0x06,0x00,0x38,0x02,0x85,0x01,0x00,0x06,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x000F);
	LCD_SSD2828_RegWrite(0xBF,0x38CE);
	LCD_SSD2828_RegWrite(0xBF,0x8503);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0006);
	LCD_SSD2828_RegWrite(0xBF,0x0238);
	LCD_SSD2828_RegWrite(0xBF,0x0185);
	LCD_SSD2828_RegWrite(0xBF,0x0600);
	LCD_SSD2828_RegWrite(0xBF,0x0000);

	// mipi_data(0x00,0xC0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xC000);
	// mipi_data(0xCE,0x38,0x01,0x85,0x02,0x00,0x06,0x00,0x38,0x00,0x85,0x03,0x00,0x06,0x00);

	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x000F);
	LCD_SSD2828_RegWrite(0xBF,0x38CE);
	LCD_SSD2828_RegWrite(0xBF,0x8501);
	LCD_SSD2828_RegWrite(0xBF,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x0006);
	LCD_SSD2828_RegWrite(0xBF,0x0038);
	LCD_SSD2828_RegWrite(0xBF,0x0385);
	LCD_SSD2828_RegWrite(0xBF,0x0600);
	LCD_SSD2828_RegWrite(0xBF,0x0000);

	// mipi_data(0x00,0xD0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xD000);
	// mipi_data(0xCE,0x30,0x00,0x85,0x04,0x00,0x06,0x00,0x30,0x01,0x85,0x05,0x00,0x06,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x000F);
	LCD_SSD2828_RegWrite(0xBF,0x30CE);
	LCD_SSD2828_RegWrite(0xBF,0x8500);
	LCD_SSD2828_RegWrite(0xBF,0x0004);
	LCD_SSD2828_RegWrite(0xBF,0x0006);
	LCD_SSD2828_RegWrite(0xBF,0x0130);
	LCD_SSD2828_RegWrite(0xBF,0x0585);
	LCD_SSD2828_RegWrite(0xBF,0x0600);
	LCD_SSD2828_RegWrite(0xBF,0x0000);

	// mipi_data(0x00,0x80);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x8000);
	// mipi_data(0xCF,0x70,0x00,0x00,0x10,0x00,0x00,0x00,0x70,0x00,0x00,0x10,0x00,0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x000F);
	LCD_SSD2828_RegWrite(0xBF,0x70CF);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0010);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0070);
	LCD_SSD2828_RegWrite(0xBF,0x1000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);

	// mipi_data(0x00,0x90);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x9000);
	// mipi_data(0xCF,0x70,0x00,0x00,0x10,0x00,0x00,0x00,0x70,0x00,0x00,0x10,0x00,0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x000F);
	LCD_SSD2828_RegWrite(0xBF,0x70CF);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0010);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0070);
	LCD_SSD2828_RegWrite(0xBF,0x1000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);

	// mipi_data(0x00,0xA0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xA000);
	// mipi_data(0xCF,0x70,0x00,0x00,0x10,0x00,0x00,0x00,0x70,0x00,0x00,0x10,0x00,0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x000F);
	LCD_SSD2828_RegWrite(0xBF,0x70CF);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0010);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0070);
	LCD_SSD2828_RegWrite(0xBF,0x1000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);

	// mipi_data(0x00,0xB0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xB000);
	// mipi_data(0xCF,0x70,0x00,0x00,0x10,0x00,0x00,0x00,0x70,0x00,0x00,0x10,0x00,0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x000F);
	LCD_SSD2828_RegWrite(0xBF,0x70CF);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0010);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0070);
	LCD_SSD2828_RegWrite(0xBF,0x1000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	LCD_SSD2828_RegWrite(0xBF,0x0000);

	// mipi_data(0x00,0xC0);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0xC000);
	// mipi_data(0xCF,0x01,0x01,0x20,0x20,0x00,0x00,0x01,0x80,0x00,0x03,0x08);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x000C);
	LCD_SSD2828_RegWrite(0xBF,0x01CF);
	LCD_SSD2828_RegWrite(0xBF,0x2001);
	LCD_SSD2828_RegWrite(0xBF,0x0020);
	LCD_SSD2828_RegWrite(0xBF,0x0100);
	LCD_SSD2828_RegWrite(0xBF,0x0080);
	LCD_SSD2828_RegWrite(0xBF,0x0803);

	// mipi_data(0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	// mipi_data(0xD8,0xbC,0xbC);//bc bc modify
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0003);
	LCD_SSD2828_RegWrite(0xBF,0xBCD8);
	LCD_SSD2828_RegWrite(0xBF,0x00BC);

	// mipi_data(0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	// mipi_data(0xE1,0x04,0x0B,0x10,0x0D,0x06,0x0D,0x09,0x07,0x07,0x0A,0x0D,0x05,0x0C,0x0F,0x0C,0x0A);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0011);
	LCD_SSD2828_RegWrite(0xBF,0x04E1);
	LCD_SSD2828_RegWrite(0xBF,0x100B);
	LCD_SSD2828_RegWrite(0xBF,0x060D);
	LCD_SSD2828_RegWrite(0xBF,0x090D);
	LCD_SSD2828_RegWrite(0xBF,0x0707);
	LCD_SSD2828_RegWrite(0xBF,0x0D0A);
	LCD_SSD2828_RegWrite(0xBF,0x0C05);
	LCD_SSD2828_RegWrite(0xBF,0x0C0F);
	LCD_SSD2828_RegWrite(0xBF,0x000A);

	// mipi_data(0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	// mipi_data(0xE2,0x04,0x0B,0x10,0x0D,0x06,0x0D,0x09,0x07,0x07,0x0A,0x0D,0x05,0x0C,0x0F,0x0C,0x0A);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0011);
	LCD_SSD2828_RegWrite(0xBF,0x04E2);
	LCD_SSD2828_RegWrite(0xBF,0x100B);
	LCD_SSD2828_RegWrite(0xBF,0x060D);
	LCD_SSD2828_RegWrite(0xBF,0x090D);
	LCD_SSD2828_RegWrite(0xBF,0x0707);
	LCD_SSD2828_RegWrite(0xBF,0x0D0A);
	LCD_SSD2828_RegWrite(0xBF,0x0C05);
	LCD_SSD2828_RegWrite(0xBF,0x0C0F);
	LCD_SSD2828_RegWrite(0xBF,0x000A);

	// mipi_data(0x00,0x00);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0002);
	LCD_SSD2828_RegWrite(0xBF,0x0000);
	// mipi_data(0xFF,0xFF,0xFF,0xFF);
	LCD_SSD2828_RegWrite(0xB7,0x0302);
	LCD_SSD2828_RegWrite(0xBC,0x0004);
	LCD_SSD2828_RegWrite(0xBF,0xFFFF);
	LCD_SSD2828_RegWrite(0xBF,0xFFFF);

	// mipi_0data(0x11);
	LCD_SSD2828_RegWrite(0xB7,0x0342);		// TXD[11]: Transmit on
										// LPE[10]: Short Packet
										// EOT[9]: Send EOT Packet at the end of HS transmission
										// ECD[8]: Disable ECC CRC Check
										// REN[7]: Write operation
										// DCS[6]: DCS packet
										// CSS[5]: The clock source is tx_clk
										// HCLK[4]: HS clock is enabled
										// VEN[3]: Video mode is disabled
										// SLP[2]: Sleep mode is disabled
										// CKE[1]: Clock Lane Enable
										// HS[0]: LP mode
	LCD_SSD2828_RegWrite(0xBC,0x0001);
	LCD_SSD2828_RegWrite(0xBF,0x0011);
	TIMER_Delay_ms(120);						//120ms
	
	// mipi_0data(0x29);
	LCD_SSD2828_RegWrite(0xB7,0x0342);
	LCD_SSD2828_RegWrite(0xBC,0x0001);
	LCD_SSD2828_RegWrite(0xBF,0x0029);
	TIMER_Delay_ms(50);						//50ms
	LCD_SSD2828_RegWrite(0xB7,0x0349);		// TXD[11]: Transmit on
										// LPE[10]: Short Packet
										// EOT[9]: Send EOT Packet at the end of HS transmission
										// ECD[8]: Disable ECC CRC Check
										// REN[7]: Write operation
										// DCS[6]: DCS packet
										// CSS[5]: The clock source is tx_clk
										// HCLK[4]: HS clock is enabled
										// VEN[3]: Video mode is enabled
										// SLP[2]: Sleep mode is disabled
										// CKE[1]: Clock Lane Enable
										// HS[0]: HS mode             
	
	return true;
}
//------------------------------------------------------------------------------
void LCD_MIPI_SSD2828 (void)
{
	//! MIPI SSD2828
	printf("LCD MIPI SSD2828\n");
	printf("DE Mode\n");
	printf("Screen Size 720 x 1280\n");
	LCD->LCD_MODE = LCD_DE;
	LCD->SEL_TV = 0;		

	LCD->LCD_HO_SIZE = 720;
	LCD->LCD_VO_SIZE = 1280;	
	//! Timing
	LCD->LCD_HT_DM_SIZE = 94;
	LCD->LCD_VT_DM_SIZE = 218;
	LCD->LCD_HT_START = 94 + 31;
	LCD->LCD_VT_START = 18 + 5;
	
	LCD->LCD_HS_WIDTH = 31;
	LCD->LCD_VS_WIDTH = 5;
			
	LCD->LCD_PCK_SPEED = 5;
	LCD->LCD_RGB_REVERSE = 0;
	LCD->LCD_EVEN_RGB = 1;
	LCD->LCD_ODD_RGB = 1;
	LCD->LCD_HSYNC_HIGH = 0;
	LCD->LCD_VSYNC_HIGH = 0;
	LCD->LCD_DE_HIGH = 1;
	LCD->LCD_PCK_RIS = 1;
}
#endif
