// Seed: 1233627251
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output tri id_2,
    output wire id_3,
    output tri id_4,
    input tri id_5
);
  reg   id_7 = -1;
  logic id_8 = id_8;
  always id_7 = id_1;
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1,
    input  tri0 id_2,
    output wire id_3,
    output wor  id_4
);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2;
  logic id_1 = id_1;
endmodule
macromodule module_3 #(
    parameter id_2 = 32'd96
);
  localparam id_1 = 1;
  module_2 modCall_1 ();
  logic [7:0] _id_2, id_3, id_4, id_5, id_6;
  assign id_3 = id_3[id_2][id_2 :-1];
endmodule
