Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 26 14:47:31 2024
| Host         : eecs-digital-42 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.089        0.000                      0                 2133        0.006        0.000                      0                 2133        3.500        0.000                       0                   808  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                1.089        0.000                      0                 2133        0.006        0.000                      0                 2133        3.500        0.000                       0                   808  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        1.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 test_reduce_compiling/multiplier_TmodR_times_k/chunk_multiplication__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            test_reduce_compiling/multiplier_TmodR_times_k/mul_storer/pip1/data_pipe_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 7.872ns (89.211%)  route 0.952ns (10.789%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=815, estimated)      1.660     5.168    test_reduce_compiling/multiplier_TmodR_times_k/clk_100mhz_IBUF_BUFG
    DSP48_X0Y16          DSP48E1                                      r  test_reduce_compiling/multiplier_TmodR_times_k/chunk_multiplication__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.374 r  test_reduce_compiling/multiplier_TmodR_times_k/chunk_multiplication__1/PCOUT[47]
                         net (fo=1, estimated)        0.000     9.374    test_reduce_compiling/multiplier_TmodR_times_k/chunk_multiplication__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.892 r  test_reduce_compiling/multiplier_TmodR_times_k/chunk_multiplication__2/P[0]
                         net (fo=2, estimated)        0.952    11.844    test_reduce_compiling/multiplier_TmodR_times_k/chunk_multiplication__2_n_105
    SLICE_X11Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.968 r  test_reduce_compiling/multiplier_TmodR_times_k/data_pipe[0][19]_i_4/O
                         net (fo=1, routed)           0.000    11.968    test_reduce_compiling/multiplier_TmodR_times_k/data_pipe[0][19]_i_4_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.518 r  test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][19]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.518    test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][19]_i_1_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.632 r  test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][23]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.632    test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][23]_i_1_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.746 r  test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][27]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.746    test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][27]_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.860 r  test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][31]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.860    test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][31]_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.974 r  test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][3]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.974    test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][3]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.088 r  test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.088    test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][7]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.202 r  test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][11]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.202    test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][11]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.316 r  test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][15]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.316    test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][15]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.430 r  test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][19]_i_1__0/CO[3]
                         net (fo=1, estimated)        0.000    13.430    test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][19]_i_1__0_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.544 r  test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][23]_i_1__0/CO[3]
                         net (fo=1, estimated)        0.000    13.544    test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][23]_i_1__0_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.658 r  test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][27]_i_1__0/CO[3]
                         net (fo=1, estimated)        0.000    13.658    test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][27]_i_1__0_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.992 r  test_reduce_compiling/multiplier_TmodR_times_k/data_pipe_reg[0][31]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.992    test_reduce_compiling/multiplier_TmodR_times_k/mul_storer/pip1/chunk_multiplication[29]
    SLICE_X11Y46         FDRE                                         r  test_reduce_compiling/multiplier_TmodR_times_k/mul_storer/pip1/data_pipe_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=815, estimated)      1.454    14.789    test_reduce_compiling/multiplier_TmodR_times_k/mul_storer/pip1/clk_100mhz_IBUF_BUFG
    SLICE_X11Y46         FDRE                                         r  test_reduce_compiling/multiplier_TmodR_times_k/mul_storer/pip1/data_pipe_reg[0][29]/C
                         clock pessimism              0.266    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.062    15.081    test_reduce_compiling/multiplier_TmodR_times_k/mul_storer/pip1/data_pipe_reg[0][29]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                  1.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 test_reduce_compiling/multiplier_TmodR_times_k/prod_accumulator/add_input_pipeline/data_pipe_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            test_reduce_compiling/multiplier_TmodR_times_k/prod_accumulator/add_input_pipeline/data_pipe_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.322%)  route 0.200ns (58.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=815, estimated)      0.595     1.661    test_reduce_compiling/multiplier_TmodR_times_k/prod_accumulator/add_input_pipeline/clk_100mhz_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  test_reduce_compiling/multiplier_TmodR_times_k/prod_accumulator/add_input_pipeline/data_pipe_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     1.802 r  test_reduce_compiling/multiplier_TmodR_times_k/prod_accumulator/add_input_pipeline/data_pipe_reg[0][10]/Q
                         net (fo=1, estimated)        0.200     2.002    test_reduce_compiling/multiplier_TmodR_times_k/prod_accumulator/add_input_pipeline/data_pipe_reg[0]_0[10]
    SLICE_X7Y50          FDRE                                         r  test_reduce_compiling/multiplier_TmodR_times_k/prod_accumulator/add_input_pipeline/data_pipe_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=815, estimated)      0.860     2.160    test_reduce_compiling/multiplier_TmodR_times_k/prod_accumulator/add_input_pipeline/clk_100mhz_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  test_reduce_compiling/multiplier_TmodR_times_k/prod_accumulator/add_input_pipeline/data_pipe_reg[1][10]/C
                         clock pessimism             -0.234     1.926    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.070     1.996    test_reduce_compiling/multiplier_TmodR_times_k/prod_accumulator/add_input_pipeline/data_pipe_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.006    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12  test_reduce_compiling/T_blocks_BRAM/bram/BRAM_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X2Y52   led_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y52   led_reg[0]/C



