/top_top_level_tb/dut/rst	  1	I
/top_top_level_tb/dut/inputs(5)	  2	I
/top_top_level_tb/dut/inputs(4)	  3	I
/top_top_level_tb/dut/inputs(3)	  4	I
/top_top_level_tb/dut/inputs(2)	  5	I
/top_top_level_tb/dut/inputs(1)	  6	I
/top_top_level_tb/dut/inputs(0)	  7	I
/top_top_level_tb/dut/vga_h_sync	  8	O
/top_top_level_tb/dut/vga_v_sync	  9	O
/top_top_level_tb/dut/vga_red	 10	O
/top_top_level_tb/dut/vga_green	 11	O
/top_top_level_tb/dut/vga_blue	 12	O
/top_top_level_tb/dut/dbg_check_start	 13	O
/top_top_level_tb/dut/dbg_check_ready	 14	O
/top_top_level_tb/dut/dbg_draw_erase_start	 15	O
/top_top_level_tb/dut/dbg_draw_erase_ready	 16	O
/top_top_level_tb/dut/dbg_clear_shift_start	 17	O
/top_top_level_tb/dut/dbg_clear_shift_ready	 18	O
/top_top_level_tb/dut/dbg_draw_score_start	 19	O
/top_top_level_tb/dut/dbg_draw_score_ready	 20	O
/top_top_level_tb/dut/dbg_lut_start	 21	O
/top_top_level_tb/dut/dbg_lut_ready	 22	O
/top_top_level_tb/dut/dbg_timer_start	 23	O
/top_top_level_tb/dut/dbg_timer_ready	 24	O
/top_top_level_tb/dut/dbg_ram_we	 25	O
/top_top_level_tb/dut/dbg_ram_data_in	 26	O
/top_top_level_tb/dut/dbg_ram_data_out	 27	O
/top_top_level_tb/dut/dbg_ram_data_vga	 28	O
/top_top_level_tb/dut/dbg_ram_addr_part(1)	 29	O
/top_top_level_tb/dut/dbg_ram_addr_part(0)	 30	O
/top_top_level_tb/dut/xi	 31	I
/top_top_level_tb/dut/xo	 32	I O   # Pin direction unknown - use I/O clause
