Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug  1 16:39:51 2022
| Host         : DESKTOP-84VSQ0D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GULF_Eval_Board_top_control_sets_placed.rpt
| Design       : GULF_Eval_Board_top
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   276 |
| Unused register locations in slices containing registers |   232 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            5 |
|      8 |           18 |
|     10 |            3 |
|     12 |            7 |
|     14 |            3 |
|    16+ |          238 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             730 |           71 |
| No           | No                    | Yes                    |              44 |            5 |
| No           | Yes                   | No                     |            1078 |          139 |
| Yes          | No                    | No                     |            1152 |          122 |
| Yes          | No                    | Yes                    |             296 |           36 |
| Yes          | Yes                   | No                     |           18172 |         4338 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                                                                                                                    Enable Signal                                                                                                                   |                                                                                                                      Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_src_synch_BUFG                                          | start_i_IBUF                                                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |                1 |              2 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                  | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                    |                1 |              2 |
|  clk_src_synch_BUFG                                          |                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              4 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              4 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              4 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                         | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |                2 |              4 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              4 |
|  clk_src_synch_BUFG                                          |                                                                                                                                                                                                                                                    | u_eval_fw/commalink/count_10/cnt_v[3]_i_2_n_0                                                                                                                                                                                                             |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]                                                                                         |                                                                                                                                                                                                                                                           |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                     |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                1 |              8 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | u_eval_fw/commalink/SR[0]                                                                                                                                                                                                                                 |                3 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                       | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                2 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                             | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                    |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                             | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                    |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                            |                1 |              8 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/FSM_onehot_state_s[3]_i_1_n_0                                                                                                                                                                                                    | rst_i_IBUF                                                                                                                                                                                                                                                |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                 |                2 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                        | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                   |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                    |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                              | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                1 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                 |                2 |              8 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                           | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                2 |             10 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                |                2 |             10 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                 |                2 |             10 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                  |                2 |             12 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                           | u_dut/GULF_Eval_Board_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                           |                1 |             12 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                    |                3 |             12 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                2 |             12 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                             | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                4 |             12 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                       |                2 |             12 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                             | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                1 |             12 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                1 |             14 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/commalink/p_0_in                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |                1 |             14 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[6]_i_2_n_0                                                             | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[6]_i_1_n_0                                                                    |                2 |             14 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                             | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                               | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                2 |             16 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/p_1_in[7]                                                                                                                                                                                                                                | u_eval_fw/commalink/SR[0]                                                                                                                                                                                                                                 |                1 |             16 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/p_1_in[23]                                                                                                                                                                                                                               | u_eval_fw/commalink/SR[0]                                                                                                                                                                                                                                 |                2 |             16 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/p_1_in[15]                                                                                                                                                                                                                               | u_eval_fw/commalink/SR[0]                                                                                                                                                                                                                                 |                4 |             16 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/U_Decode8b10b/E[0]                                                                                                                                                                                                                       | u_eval_fw/commalink/SR[0]                                                                                                                                                                                                                                 |                2 |             16 |
|  clk_i_IBUF_BUFG                                             |                                                                                                                                                                                                                                                    | rst_i_IBUF                                                                                                                                                                                                                                                |                2 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                2 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                      | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg6[1]_i_1_n_0                                                                                                                                             | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                       | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                2 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                      | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                      | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                      | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                    |                3 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/p_1_in[6]                                                                                                                                                       | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                             | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                3 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg2[6]_i_1_n_0                                                                                                                                             | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                             | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                4 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                        | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                2 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                           | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                2 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |                1 |             16 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                2 |             18 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                2 |             18 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                       | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |                2 |             18 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                2 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                2 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                2 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                2 |             20 |
|  clk_src_synch_BUFG                                          | u_eval_fw/commalink/count_10/E[0]                                                                                                                                                                                                                  | rst_i_IBUF                                                                                                                                                                                                                                                |                3 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                3 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                2 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                             | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                2 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                2 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                2 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                            | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                2 |             20 |
|  clk_src_synch_BUFG                                          | u_eval_fw/commalink/count_10/reg_o_reg[0][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |                3 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                2 |             20 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                3 |             22 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                        | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                4 |             24 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                           |                2 |             24 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                             |                                                                                                                                                                                                                                                           |                6 |             24 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                        |                                                                                                                                                                                                                                                           |                2 |             24 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                           |                5 |             24 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                3 |             26 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |                4 |             26 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |             26 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                           |                2 |             28 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                           |                2 |             28 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/proc_start_s                                                                                                                                                                                                                             | u_eval_fw/commalink/clear                                                                                                                                                                                                                                 |                4 |             32 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                4 |             32 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                        |                                                                                                                                                                                                                                                           |                3 |             32 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                3 |             34 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                5 |             34 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                            |                4 |             36 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                           |                8 |             40 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                        |                                                                                                                                                                                                                                                           |                5 |             40 |
|  clk_src_synch_BUFG                                          |                                                                                                                                                                                                                                                    | rst_i_IBUF                                                                                                                                                                                                                                                |                6 |             44 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                               | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                         |                6 |             48 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                           | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |                7 |             50 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                6 |             60 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                5 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                6 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                         | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                8 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                         |                                                                                                                                                                                                                                                           |               10 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                4 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                               | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                         |                7 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                          | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |                5 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                                           |                6 |             64 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/data_tmp_s0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                9 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |               17 |             64 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/ro_tmp_s_0                                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |                6 |             64 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/RO_counter                                                                                                                                                                                                                               | u_eval_fw/commalink/clear                                                                                                                                                                                                                                 |                8 |             64 |
|  clk_src_synch_BUFG                                          | u_eval_fw/commalink/count_10/cnt_train_v_reg[0]                                                                                                                                                                                                    | u_eval_fw/commalink/count_10/cnt_train_v_reg[31]                                                                                                                                                                                                          |                8 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0 |                                                                                                                                                                                                                                                           |                6 |             64 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                        | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                       |                6 |             66 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                       |                                                                                                                                                                                                                                                           |               10 |             68 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                           |                6 |             70 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                   |                8 |             82 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                             |                7 |             84 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                   |               10 |             88 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                                           |                7 |             94 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                           |                7 |             94 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                            |                                                                                                                                                                                                                                                           |                9 |             96 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                       |                                                                                                                                                                                                                                                           |                9 |             96 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                                           |                6 |             96 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                                           |                6 |             96 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                           |                8 |             96 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                            |                                                                                                                                                                                                                                                           |               11 |             96 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |               13 |            120 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[92][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[97][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[9][31][0]                                                                                                                                                                                                         | rst_i_IBUF                                                                                                                                                                                                                                                |               35 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[98][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[96][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/FSM_onehot_state_s_reg_n_0_[2]                                                                                                                                                                                                   | rst_i_IBUF                                                                                                                                                                                                                                                |               17 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/E[0]                                                                                                                                                                                                                             | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[106][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               27 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[108][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               33 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[10][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[116][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[117][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[110][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[0][31][0]                                                                                                                                                                                                         | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[113][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[107][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[114][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               36 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[103][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[105][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[115][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               33 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[119][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[104][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[111][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[101][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[100][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               35 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[85][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[109][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[118][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[102][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[121][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               37 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[15][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[124][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               33 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[123][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               37 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[12][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[13][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[16][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[17][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[18][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[19][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               35 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[11][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               33 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[22][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[23][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               33 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[24][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[25][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[125][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               33 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[27][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               35 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[127][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               35 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[122][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               35 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[20][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[14][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               33 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[28][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[29][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[26][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[2][31][0]                                                                                                                                                                                                         | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[31][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[1][31][0]                                                                                                                                                                                                         | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[21][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[30][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               35 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[32][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[33][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               33 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[120][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[38][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               35 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[86][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[87][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               35 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[47][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[64][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[35][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[60][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[82][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               35 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[8][31][0]                                                                                                                                                                                                         | rst_i_IBUF                                                                                                                                                                                                                                                |               35 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[51][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               33 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[90][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[67][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[54][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[45][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               33 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[69][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[49][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[6][31][0]                                                                                                                                                                                                         | rst_i_IBUF                                                                                                                                                                                                                                                |               33 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[72][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[83][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               36 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[5][31][0]                                                                                                                                                                                                         | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[91][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               38 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[41][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[42][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               33 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[65][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[7][31][0]                                                                                                                                                                                                         | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[80][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               33 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[58][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[88][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[75][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[89][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[68][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[37][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[62][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[55][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[4][31][0]                                                                                                                                                                                                         | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[43][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[52][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[76][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               36 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[74][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               36 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[73][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[3][31][0]                                                                                                                                                                                                         | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[66][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[78][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               35 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[36][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               28 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[50][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               37 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[71][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               37 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[44][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[40][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[46][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[77][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[79][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               35 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[61][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[39][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[56][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               33 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[57][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               38 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[63][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               37 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[70][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[53][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[81][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               29 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[48][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               37 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[84][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               35 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[59][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[112][31][0]                                                                                                                                                                                                       | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[34][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               34 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[93][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               30 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[94][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[99][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               31 |            128 |
|  clk_i_IBUF_BUFG                                             | u_eval_fw/adr_fsm/r_Mem_data_reg[95][31][0]                                                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                                                                                |               32 |            128 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/slv_reg0[6]_i_1_n_0                                                                                                                                                                                        |               33 |            154 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    | u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                          |               16 |            200 |
|  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |               71 |            726 |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


