--------------------------------------------------------------------------------
-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: M.81d
--  \   \         Application: netgen
--  /   /         Filename: toplevel_map.vhd
-- /___/   /\     Timestamp: Thu Nov 07 18:19:14 2013
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 2 -pcf toplevel.pcf -rpw 100 -tpw 0 -ar Structure -tm toplevel -w -dir netgen/map -ofmt vhdl -sim toplevel_map.ncd toplevel_map.vhd 
-- Device	: 6slx16csg324-2 (PRODUCTION 1.15 2010-12-02)
-- Input file	: toplevel_map.ncd
-- Output file	: C:\Users\eiriklf\git\dmkonsttdt4255_work\exersise2experiment3\netgen\map\toplevel_map.vhd
-- # of Entities	: 1
-- Design Name	: toplevel
-- Xilinx	: C:\Xilinx\12.4\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity toplevel is
  port (
    clk : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    command : in STD_LOGIC_VECTOR ( 0 to 31 ); 
    bus_address_in : in STD_LOGIC_VECTOR ( 0 to 31 ); 
    bus_data_in : in STD_LOGIC_VECTOR ( 0 to 31 ); 
    status : out STD_LOGIC_VECTOR ( 0 to 31 ); 
    bus_data_out : out STD_LOGIC_VECTOR ( 0 to 31 ) 
  );
end toplevel;

architecture Structure of toplevel is
  signal MIPS_SC_PROCESSOR_IFIDwrite : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o9_9324 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o25_9325 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o12_9326 : STD_LOGIC; 
  signal TDT4255_COM_processor_enable_9327 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o21_9328 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_control_enable_0 : STD_LOGIC; 
  signal clk_BUFGP : STD_LOGIC; 
  signal reset_IBUF_0 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd3_9333 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd2_9334 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_9335 : STD_LOGIC; 
  signal TDT4255_COM_n0090_inv_0_0 : STD_LOGIC; 
  signal N166 : STD_LOGIC; 
  signal N160_0 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_9350 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_9353 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Addressincrementer_N12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_9358 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9359 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_9360 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9362 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_0_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_3_Q : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_9367 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Addressincrementer_N10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_24_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Addressincrementer_N6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_8_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_9380 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9381 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_9383 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_9384 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_9_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Addressincrementer_N2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_5_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Addressincrementer_N4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_9_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_24_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_6_Q : STD_LOGIC; 
  signal dmem_write_data_19_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_9406 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Addressincrementer_N8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_20_0 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_stateread_0_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_9414 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_branched1 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_9419 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_9426 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9427 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_9429 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9430 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_5_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9432 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9433 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9434 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9435 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_1_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_25_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_26_Q : STD_LOGIC; 
  signal dmem_write_data_20_0 : STD_LOGIC; 
  signal TDT4255_COM_write_data_8_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_13_Q : STD_LOGIC; 
  signal TDT4255_COM_write_data_9_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_14_Q : STD_LOGIC; 
  signal dmem_write_data_8_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_27_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_28_Q : STD_LOGIC; 
  signal dmem_write_data_22_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_29_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_30_Q : STD_LOGIC; 
  signal dmem_write_data_24_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_31_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_32_Q : STD_LOGIC; 
  signal dmem_write_data_26_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_33_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_34_Q : STD_LOGIC; 
  signal dmem_write_data_28_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_7_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_35_Q : STD_LOGIC; 
  signal dmem_write_data_2_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_36_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_8_Q : STD_LOGIC; 
  signal dmem_write_data_31_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_9_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_10_Q : STD_LOGIC; 
  signal dmem_write_data_4_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_11_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_12_Q : STD_LOGIC; 
  signal dmem_write_data_6_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_9498 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_9501 : STD_LOGIC; 
  signal N446 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o6_9505 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o11_9511 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9514 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9515 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9516 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9517 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_14_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_chosen_OP_0_Q : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_15_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_branch_ok : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_9529 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_9530 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_10_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9535 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_9536 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_9537 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_11_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_37_Q : STD_LOGIC; 
  signal dmem_address_wr_0_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_38_Q : STD_LOGIC; 
  signal dmem_address_wr_1_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_41_Q : STD_LOGIC; 
  signal dmem_address_wr_4_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_42_Q : STD_LOGIC; 
  signal dmem_address_wr_5_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_43_Q : STD_LOGIC; 
  signal dmem_address_wr_6_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_44_Q : STD_LOGIC; 
  signal dmem_address_wr_7_0 : STD_LOGIC; 
  signal TDT4255_COM_n0108_inv : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_0_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_10_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_12_0 : STD_LOGIC; 
  signal TDT4255_COM_n0076_inv_0 : STD_LOGIC; 
  signal TDT4255_COM_n0087_inv_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_14_0 : STD_LOGIC; 
  signal imem_write_enable_com : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_135_Q : STD_LOGIC; 
  signal dmem_write_enable_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_17_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_1_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_45_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_operation_2_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_9_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_9609 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_9610 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9612 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0 : STD_LOGIC; 
  signal N463 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_6_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_9618 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9619 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_9621 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_7_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_19_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_27_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_1_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_29_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_21_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_7_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_23_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_9_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_25_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_3_0 : STD_LOGIC; 
  signal TDT4255_COM_internal_data_out_5_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_9668 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_state_writeback_1_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_21_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_13_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_17_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_12_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_9678 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_13_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_9682 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_9683 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_2_0 : STD_LOGIC; 
  signal TDT4255_COM_status_1_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_39_Q : STD_LOGIC; 
  signal dmem_address_wr_2_0 : STD_LOGIC; 
  signal command_30_IBUF_0 : STD_LOGIC; 
  signal command_31_IBUF_0 : STD_LOGIC; 
  signal command_29_IBUF_0 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_In_bdd6 : STD_LOGIC; 
  signal N150_0 : STD_LOGIC; 
  signal TDT4255_COM_status_0_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_40_Q : STD_LOGIC; 
  signal dmem_address_wr_3_0 : STD_LOGIC; 
  signal N96_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_0_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_5_Q : STD_LOGIC; 
  signal TDT4255_COM_write_data_10_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_15_Q : STD_LOGIC; 
  signal dmem_write_data_0_0 : STD_LOGIC; 
  signal TDT4255_COM_write_data_11_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_16_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_17_Q : STD_LOGIC; 
  signal dmem_write_data_11_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_18_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_19_Q : STD_LOGIC; 
  signal dmem_write_data_13_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_20_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_21_Q : STD_LOGIC; 
  signal dmem_write_data_15_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_22_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_23_Q : STD_LOGIC; 
  signal dmem_write_data_17_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_69_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_15_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_14_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_13_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_12_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_11_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_10_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_9_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_8_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_7_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_6_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_0_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_0_Q : STD_LOGIC; 
  signal instr_data_20_0_0_0 : STD_LOGIC; 
  signal instr_data_19_0_0_0 : STD_LOGIC; 
  signal instr_data_18_0_0_0 : STD_LOGIC; 
  signal instr_data_17_0_0_0 : STD_LOGIC; 
  signal instr_data_16_0_0_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_31_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_30_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_29_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_28_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_27_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_26_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_25_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_24_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_23_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_22_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_21_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_20_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_19_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_18_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_17_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_16_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_15_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_14_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_13_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_12_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_11_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_10_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_9_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_8_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_7_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_6_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_0_Q : STD_LOGIC; 
  signal instr_data2_25_0_0_0 : STD_LOGIC; 
  signal instr_data2_24_0_0_0 : STD_LOGIC; 
  signal instr_data2_23_0_0_0 : STD_LOGIC; 
  signal instr_data2_22_0_0_0 : STD_LOGIC; 
  signal instr_data2_21_0_0_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_31_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_30_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_29_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_28_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_27_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_26_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_25_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_24_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_23_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_22_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_21_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_20_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_19_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_18_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_17_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_16_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_15_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_14_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_13_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_12_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_11_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_10_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_9_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_8_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_7_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_6_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_0_Q : STD_LOGIC; 
  signal instr_data2_20_0_0_0 : STD_LOGIC; 
  signal instr_data2_19_0_0_0 : STD_LOGIC; 
  signal instr_data2_18_0_0_0 : STD_LOGIC; 
  signal instr_data2_17_0_0_0 : STD_LOGIC; 
  signal instr_data2_16_0_0_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_31_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_30_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_29_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_28_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_27_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_26_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_25_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_24_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_23_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_22_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_21_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_20_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_19_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_18_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_17_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_16_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_15_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_14_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_13_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_12_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_11_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_10_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_9_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_8_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_7_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_6_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_0_Q : STD_LOGIC; 
  signal instr_data_25_0_0_0 : STD_LOGIC; 
  signal instr_data_24_0_0_0 : STD_LOGIC; 
  signal instr_data_23_0_0_0 : STD_LOGIC; 
  signal instr_data_22_0_0_0 : STD_LOGIC; 
  signal instr_data_21_0_0_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_31_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_30_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_29_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_28_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_27_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_26_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_25_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_24_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_23_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_22_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_21_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_20_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_19_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_18_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_17_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_16_Q : STD_LOGIC; 
  signal instr_data2_5_Q : STD_LOGIC; 
  signal instr_data2_4_Q : STD_LOGIC; 
  signal instr_data2_3_Q : STD_LOGIC; 
  signal instr_data2_2_Q : STD_LOGIC; 
  signal instr_data2_1_Q : STD_LOGIC; 
  signal instr_data2_0_Q : STD_LOGIC; 
  signal instr_addr2_7_0 : STD_LOGIC; 
  signal instr_addr2_6_0 : STD_LOGIC; 
  signal instr_addr2_5_0 : STD_LOGIC; 
  signal instr_addr2_4_0 : STD_LOGIC; 
  signal instr_addr2_3_0 : STD_LOGIC; 
  signal instr_addr2_2_0 : STD_LOGIC; 
  signal instr_addr2_1_0 : STD_LOGIC; 
  signal instr_addr2_0_0 : STD_LOGIC; 
  signal instr_data2_25_Q : STD_LOGIC; 
  signal instr_data2_24_Q : STD_LOGIC; 
  signal instr_data2_23_Q : STD_LOGIC; 
  signal instr_data2_22_Q : STD_LOGIC; 
  signal instr_data2_21_Q : STD_LOGIC; 
  signal instr_data2_20_Q : STD_LOGIC; 
  signal instr_data2_19_Q : STD_LOGIC; 
  signal instr_data2_18_Q : STD_LOGIC; 
  signal instr_data2_17_Q : STD_LOGIC; 
  signal instr_data2_16_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_9982 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_9983 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_9984 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_9985 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_9986 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_9988 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_9989 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_9990 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_9991 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_9992 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_Q_9993 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_9994 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_9995 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_9996 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_9997 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_9998 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_9999 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_10000 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_10002 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_10003 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_Q_10004 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_Q_10005 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_10006 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_10007 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_10008 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N111 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_Q_10024 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_Q_10048 : STD_LOGIC; 
  signal command_0_IBUF_0 : STD_LOGIC; 
  signal command_1_IBUF_0 : STD_LOGIC; 
  signal command_2_IBUF_0 : STD_LOGIC; 
  signal command_3_IBUF_0 : STD_LOGIC; 
  signal command_4_IBUF_0 : STD_LOGIC; 
  signal command_5_IBUF_0 : STD_LOGIC; 
  signal command_6_IBUF_0 : STD_LOGIC; 
  signal command_7_IBUF_0 : STD_LOGIC; 
  signal command_8_IBUF_0 : STD_LOGIC; 
  signal command_9_IBUF_0 : STD_LOGIC; 
  signal bus_address_in_30_IBUF_0 : STD_LOGIC; 
  signal bus_address_in_31_IBUF_0 : STD_LOGIC; 
  signal bus_address_in_24_IBUF_0 : STD_LOGIC; 
  signal bus_address_in_25_IBUF_0 : STD_LOGIC; 
  signal bus_address_in_26_IBUF_0 : STD_LOGIC; 
  signal bus_address_in_27_IBUF_0 : STD_LOGIC; 
  signal bus_address_in_28_IBUF_0 : STD_LOGIC; 
  signal bus_address_in_29_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_10_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_11_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_20_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_12_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_21_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_13_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_30_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_22_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_14_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_31_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_23_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_15_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_24_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_16_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_25_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_17_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_26_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_18_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_27_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_19_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_28_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_29_IBUF_0 : STD_LOGIC; 
  signal command_10_IBUF_0 : STD_LOGIC; 
  signal command_11_IBUF_0 : STD_LOGIC; 
  signal command_20_IBUF_0 : STD_LOGIC; 
  signal command_12_IBUF_0 : STD_LOGIC; 
  signal command_21_IBUF_0 : STD_LOGIC; 
  signal command_13_IBUF_0 : STD_LOGIC; 
  signal command_22_IBUF_0 : STD_LOGIC; 
  signal command_14_IBUF_0 : STD_LOGIC; 
  signal command_23_IBUF_0 : STD_LOGIC; 
  signal command_15_IBUF_0 : STD_LOGIC; 
  signal command_24_IBUF_0 : STD_LOGIC; 
  signal command_16_IBUF_0 : STD_LOGIC; 
  signal command_25_IBUF_0 : STD_LOGIC; 
  signal command_17_IBUF_0 : STD_LOGIC; 
  signal command_26_IBUF_0 : STD_LOGIC; 
  signal command_18_IBUF_0 : STD_LOGIC; 
  signal command_27_IBUF_0 : STD_LOGIC; 
  signal command_19_IBUF_0 : STD_LOGIC; 
  signal command_28_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_0_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_1_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_2_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_3_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_4_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_5_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_6_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_7_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_8_IBUF_0 : STD_LOGIC; 
  signal bus_data_in_9_IBUF_0 : STD_LOGIC; 
  signal clk_BUFGP_IBUFG_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEXreset : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P46_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P45_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P44_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P43_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P42_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P41_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P40_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P39_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P38_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P37_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P36_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P35_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P34_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P33_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P32_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P31_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P30_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P29_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P28_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P27_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P26_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P25_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P24_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P23_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P22_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P21_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P20_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P19_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P18_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P17_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_47 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_45 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_43 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_42 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_41 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_40 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_39 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_37 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P46_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P45_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P44_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P43_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P42_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P41_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P40_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P39_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P38_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P37_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P36_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P35_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P34_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P33_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P32_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P31_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P30_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P29_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P28_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P27_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P26_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P25_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P24_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P23_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P22_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P21_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P20_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P19_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P18_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P17_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_prediction_address_0_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_prediction_address_2_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_buffer_write : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_prediction_address_4_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_prediction_address_6_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_prediction_address_8_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_prediction_address_10_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_stateread_1_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10469 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10470 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_prediction_address_14_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_prediction_address_15_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_205_10474 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G1_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Generates_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_64_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_27_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_200_10487 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_50_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ctForwardB_1_4_10489 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_13_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_66_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_29_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_67_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_30_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_206_10498 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_7_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_60_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_23_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_49_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G1_0 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o14_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_47_Q : STD_LOGIC; 
  signal N139_0 : STD_LOGIC; 
  signal N131 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ctForwardA_1_4_10513 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o1 : STD_LOGIC; 
  signal N128_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_51_Q : STD_LOGIC; 
  signal N137_0 : STD_LOGIC; 
  signal N132_0 : STD_LOGIC; 
  signal N129_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Generates_0_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G1_10525 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Propagates_0_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G1_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_10575 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_10577 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_10578 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_10579 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_10580 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_10581 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_10582 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_10583 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_10584 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_10585 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_10586 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_10588 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_10589 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_10590 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_10591 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_10592 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_10593 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_10594 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_10595 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_10596 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_10597 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_10598 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_10599 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_10601 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_10603 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_10604 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_10605 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_10606 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_10607 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_10608 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_10609 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_10610 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_10611 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_10612 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_10613 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_10615 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_10618 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_10619 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_10620 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_10622 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_31_10629 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_32_10631 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_33_10633 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_28_10634 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_29_10635 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_201_10637 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_202_10638 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_210_10639 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_203_10640 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_211_10641 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_204_10642 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_212_10643 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_213_10644 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_207_10645 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_208_10646 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_209_10647 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_182_10648 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_190_10649 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_183_10650 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_191_10651 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_184_10652 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_192_10653 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_185_10654 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_193_10655 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_186_10656 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_194_10657 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_187_10658 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_195_10659 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_188_10660 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_196_10661 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_189_10662 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_197_10663 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_198_10664 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_199_10665 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_25_Q : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_18_Q : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_26_0 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_19_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_10675 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_10676 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_10677 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_10678 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_10679 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_10680 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_10681 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_10682 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_5_Q : STD_LOGIC; 
  signal N106_0 : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_52_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_53_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_16_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_62_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_25_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_54_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_17_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_46_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_63_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_55_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_56_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_19_Q : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_48_Q : STD_LOGIC; 
  signal N104_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_57_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_20_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_12_Q : STD_LOGIC; 
  signal N88_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_65_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_28_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_58_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_21_Q : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_68_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_31_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_61_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_24_Q : STD_LOGIC; 
  signal N100 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_10733 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_10734 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_10735 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_10737 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_10738 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_10739 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_10740 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_10741 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_10742 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_10743 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_10744 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_10745 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_10746 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_10747 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_10748 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_p3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10751 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10753 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Generates_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_41_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_70_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_108_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_63_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_31_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_176_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_109_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_10_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_11_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_43_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_p3_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_15_10775 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_16_10777 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_12_10778 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Propagates_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Propagates_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Generates_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_26_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_p3 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_139_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_140_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_141_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_142_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_143_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_144_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_145_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_146_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_147_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_148_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_7_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_8_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_18_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10807 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10808 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_22_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Propagates_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Generates_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Propagates_3_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ADDRESSADDER_N12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_59_Q : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_149_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_150_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_151_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_159_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_152_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_160_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_153_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_161_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_169_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_154_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_162_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_170_Q : STD_LOGIC; 
  signal N102 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_155_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_163_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_156_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_164_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_157_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_165_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_158_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_166_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_167_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_168_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_20_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_21_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_13_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_30_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_14_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_23_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_15_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_40_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_32_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_24_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_16_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_33_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_25_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_17_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_50_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_34_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_26_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_51_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_35_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_27_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_60_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_52_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_44_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_36_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_28_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_61_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_53_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_45_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_29_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_137_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_62_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_54_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_46_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_38_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_55_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_47_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_39_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_64_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_56_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_65_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_57_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_49_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_66_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_58_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_67_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_59_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_68_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_136_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_0_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_0_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_10914 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_30_10915 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_15_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_178_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_179_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_HI_data_3_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ctForwardA_1_3_10923 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o19_10924 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o20_10925 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o15_10928 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o16_10929 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_10930 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o17_10931 : STD_LOGIC; 
  signal N457 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ctForwardB_1_3_10933 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ctForwardB_1_bdd8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ctForwardA_1_2_10935 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ctForwardB_1_2_10936 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o1_10937 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_0_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_27_Q : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_In5 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_In51_10943 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_In54_10947 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ctForwardA_1_1_10964 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o1_10966 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ctForwardB_1_1_10967 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o8_10969 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o2_10970 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o3_10971 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_10973 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_O_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_O_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_LOHI_write : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_10977 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_10978 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_chosen_OP_9_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_chosen_OP_5_Q : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_In52_10985 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_In53_10986 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_28_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_29_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_21_Q : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_22_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_177_Q : STD_LOGIC; 
  signal N158 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o5_10995 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o23_10996 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o18_10997 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_23_Q : STD_LOGIC; 
  signal N162 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_11001 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_11002 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N429 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o4_11005 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_chosen_OP_7_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_chosen_OP_4_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_chosen_OP_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_19_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_37_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_9_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_48_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_18_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_42_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_6_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R18 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_22_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o2_11029 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ctForwardA_1_bdd8 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_0_Q : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R25 : STD_LOGIC; 
  signal N167 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_0_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_12_Q : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_8_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G1_11041 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R17 : STD_LOGIC; 
  signal N136 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G1_11050 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_11_11052 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_2_Q : STD_LOGIC; 
  signal N110 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_11_Q : STD_LOGIC; 
  signal N140 : STD_LOGIC; 
  signal N98 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R111_11060 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_Mmux_R14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_0_Q : STD_LOGIC; 
  signal TDT4255_COM_write_imem_11066 : STD_LOGIC; 
  signal TDT4255_COM_write_enable_11067 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DOPBDOP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DOPBDOP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DOPADOP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DOPADOP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIPADIP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIPADIP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIPBDIP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIPBDIP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_RSTA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_REGCEBREGCE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_CLKAWRCLK_INTNOT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ENAWREN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_REGCEA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ENBRDEN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_RSTBRST_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DOPBDOP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DOPBDOP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DOPADOP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DOPADOP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIPADIP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIPADIP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIPBDIP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIPBDIP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_RSTA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_REGCEBREGCE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_CLKAWRCLK_INTNOT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ENAWREN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_REGCEA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ENBRDEN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_RSTBRST_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DOPBDOP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DOPBDOP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DOPADOP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DOPADOP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIPADIP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIPADIP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIPBDIP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIPBDIP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_RSTA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_REGCEBREGCE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_CLKAWRCLK_INTNOT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ENAWREN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_REGCEA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ENBRDEN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_RSTBRST_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_DOPBDOP0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_DOPBDOP1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_DOPADOP0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_DOPADOP1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_DIPADIP0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_DIPADIP1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRBRDADDR0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRBRDADDR1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRBRDADDR2 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRBRDADDR3 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRBRDADDR4 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_DIPBDIP0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_DIPBDIP1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRAWRADDR0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRAWRADDR1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRAWRADDR2 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRAWRADDR3 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ADDRAWRADDR4 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_RSTA_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_REGCEBREGCE_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_CLKBRDCLK_INTNOT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_CLKAWRCLK_INTNOT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ENAWREN_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_REGCEA_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_ENBRDEN_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM_RSTBRST_INT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_DOPBDOP0 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_DOPBDOP1 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_DOPADOP0 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_DOPADOP1 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_DIPADIP0 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_DIPADIP1 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRBRDADDR0 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRBRDADDR1 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRBRDADDR2 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRBRDADDR3 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRBRDADDR4 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_DIPBDIP0 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_DIPBDIP1 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRAWRADDR0 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRAWRADDR1 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRAWRADDR2 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRAWRADDR3 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ADDRAWRADDR4 : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_RSTA_INT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_REGCEBREGCE_INT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_CLKBRDCLK_INTNOT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_CLKAWRCLK_INTNOT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ENAWREN_INT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_REGCEA_INT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_ENBRDEN_INT : STD_LOGIC; 
  signal DATA_MEM_Mram_MEM_RSTBRST_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DOPBDOP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DOPBDOP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DOPADOP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DOPADOP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIPADIP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIPADIP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIPBDIP0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIPBDIP1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_RSTA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_REGCEBREGCE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_CLKAWRCLK_INTNOT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ENAWREN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_REGCEA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ENBRDEN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_RSTBRST_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOBDO10 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOBDO11 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOBDO12 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOBDO13 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOBDO14 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOBDO15 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOPBDOP0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOPBDOP1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOPADOP0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOPADOP1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO6 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO7 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO8 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO9 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO10 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO11 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO12 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO13 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO14 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DOADO15 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DIPADIP0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DIPADIP1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRBRDADDR0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRBRDADDR1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRBRDADDR2 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRBRDADDR3 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRBRDADDR4 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DIPBDIP0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_DIPBDIP1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRAWRADDR0 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRAWRADDR1 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRAWRADDR2 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRAWRADDR3 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ADDRAWRADDR4 : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_RSTA_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_REGCEBREGCE_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_CLKBRDCLK_INTNOT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_CLKAWRCLK_INTNOT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ENAWREN_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_REGCEA_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_ENBRDEN_INT : STD_LOGIC; 
  signal INST_MEM_Mram_MEM1_RSTBRST_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_0_Q_661 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_1_Q_653 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_3_Q_646 : STD_LOGIC; 
  signal ProtoComp32_CYINITGND_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_2_Q_635 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_4_Q_682 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_5_Q_675 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_6_Q_669 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_7_Q_662 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_rt_714 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_9_Q_707 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_10_Q_701 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_0_Q_747 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_1_Q_739 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_2_Q_731 : STD_LOGIC; 
  signal ProtoComp35_CYINITVCC_1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_3_Q_721 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_4_Q_781 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_5_Q_773 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_6_Q_765 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_7_Q_755 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_8_Q_805 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_9_Q_797 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_10_Q_790 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_COUNTER_data_1_rt_825 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_COUNTER_data_2_rt_822 : STD_LOGIC; 
  signal ProtoComp38_CYINITGND_0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_COUNTER_data_3_rt_813 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_COUNTER_data_4_rt_848 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_COUNTER_data_5_rt_845 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_COUNTER_data_6_rt_842 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_COUNTER_data_7_rt_835 : STD_LOGIC; 
  signal command_0_IBUF_907 : STD_LOGIC; 
  signal command_1_IBUF_914 : STD_LOGIC; 
  signal command_2_IBUF_921 : STD_LOGIC; 
  signal command_3_IBUF_926 : STD_LOGIC; 
  signal command_4_IBUF_931 : STD_LOGIC; 
  signal command_5_IBUF_934 : STD_LOGIC; 
  signal command_6_IBUF_937 : STD_LOGIC; 
  signal command_7_IBUF_940 : STD_LOGIC; 
  signal command_8_IBUF_943 : STD_LOGIC; 
  signal command_9_IBUF_946 : STD_LOGIC; 
  signal bus_address_in_30_IBUF_949 : STD_LOGIC; 
  signal bus_address_in_31_IBUF_952 : STD_LOGIC; 
  signal bus_address_in_24_IBUF_955 : STD_LOGIC; 
  signal bus_address_in_25_IBUF_958 : STD_LOGIC; 
  signal bus_address_in_26_IBUF_961 : STD_LOGIC; 
  signal bus_address_in_27_IBUF_964 : STD_LOGIC; 
  signal bus_address_in_28_IBUF_967 : STD_LOGIC; 
  signal bus_address_in_29_IBUF_970 : STD_LOGIC; 
  signal bus_data_in_10_IBUF_973 : STD_LOGIC; 
  signal bus_data_in_11_IBUF_976 : STD_LOGIC; 
  signal bus_data_in_20_IBUF_979 : STD_LOGIC; 
  signal bus_data_in_12_IBUF_982 : STD_LOGIC; 
  signal bus_data_in_21_IBUF_985 : STD_LOGIC; 
  signal bus_data_in_13_IBUF_988 : STD_LOGIC; 
  signal bus_data_in_30_IBUF_991 : STD_LOGIC; 
  signal bus_data_in_22_IBUF_994 : STD_LOGIC; 
  signal bus_data_in_14_IBUF_997 : STD_LOGIC; 
  signal bus_data_in_31_IBUF_1000 : STD_LOGIC; 
  signal bus_data_in_23_IBUF_1003 : STD_LOGIC; 
  signal bus_data_in_15_IBUF_1006 : STD_LOGIC; 
  signal bus_data_in_24_IBUF_1009 : STD_LOGIC; 
  signal bus_data_in_16_IBUF_1012 : STD_LOGIC; 
  signal bus_data_in_25_IBUF_1015 : STD_LOGIC; 
  signal bus_data_in_17_IBUF_1018 : STD_LOGIC; 
  signal bus_data_in_26_IBUF_1021 : STD_LOGIC; 
  signal bus_data_in_18_IBUF_1024 : STD_LOGIC; 
  signal bus_data_in_27_IBUF_1027 : STD_LOGIC; 
  signal bus_data_in_19_IBUF_1030 : STD_LOGIC; 
  signal bus_data_in_28_IBUF_1033 : STD_LOGIC; 
  signal bus_data_in_29_IBUF_1036 : STD_LOGIC; 
  signal command_10_IBUF_1039 : STD_LOGIC; 
  signal command_11_IBUF_1042 : STD_LOGIC; 
  signal command_20_IBUF_1045 : STD_LOGIC; 
  signal command_12_IBUF_1048 : STD_LOGIC; 
  signal command_21_IBUF_1051 : STD_LOGIC; 
  signal command_13_IBUF_1054 : STD_LOGIC; 
  signal command_30_IBUF_1057 : STD_LOGIC; 
  signal command_22_IBUF_1060 : STD_LOGIC; 
  signal command_14_IBUF_1063 : STD_LOGIC; 
  signal command_31_IBUF_1066 : STD_LOGIC; 
  signal command_23_IBUF_1069 : STD_LOGIC; 
  signal command_15_IBUF_1072 : STD_LOGIC; 
  signal command_24_IBUF_1075 : STD_LOGIC; 
  signal command_16_IBUF_1078 : STD_LOGIC; 
  signal command_25_IBUF_1081 : STD_LOGIC; 
  signal command_17_IBUF_1084 : STD_LOGIC; 
  signal command_26_IBUF_1087 : STD_LOGIC; 
  signal command_18_IBUF_1090 : STD_LOGIC; 
  signal command_27_IBUF_1093 : STD_LOGIC; 
  signal command_19_IBUF_1096 : STD_LOGIC; 
  signal command_28_IBUF_1099 : STD_LOGIC; 
  signal command_29_IBUF_1102 : STD_LOGIC; 
  signal reset_IBUF_1105 : STD_LOGIC; 
  signal bus_data_in_0_IBUF_1108 : STD_LOGIC; 
  signal bus_data_in_1_IBUF_1111 : STD_LOGIC; 
  signal bus_data_in_2_IBUF_1114 : STD_LOGIC; 
  signal bus_data_in_3_IBUF_1117 : STD_LOGIC; 
  signal bus_data_in_4_IBUF_1120 : STD_LOGIC; 
  signal bus_data_in_5_IBUF_1123 : STD_LOGIC; 
  signal bus_data_in_6_IBUF_1126 : STD_LOGIC; 
  signal bus_data_in_7_IBUF_1129 : STD_LOGIC; 
  signal bus_data_in_8_IBUF_1132 : STD_LOGIC; 
  signal bus_data_in_9_IBUF_1135 : STD_LOGIC; 
  signal clk_BUFGP_IBUFG_1138 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P37 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P39 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P40 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P41 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P42 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P43 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P45 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P47 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CARRYOUT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CARRYOUTF : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN37 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN39 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN40 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN41 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN42 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN43 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN45 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN47 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTP_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEP_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEB_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEM_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTB_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTM_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTOPMODE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEC_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEOPMODE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTD_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CED_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTCARRYIN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTC_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CECARRYIN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT37 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT39 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT40 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT41 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT42 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT43 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT45 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT47 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CARRYOUT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CARRYOUTF : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTP_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEP_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEB_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEM_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTM_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTOPMODE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEC_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEOPMODE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTD_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CED_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTCARRYIN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTC_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CECARRYIN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT37 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT39 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT40 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT41 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT42 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT43 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT45 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT47 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P37 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P39 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P40 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P41 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P42 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P43 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P45 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P47 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CARRYOUT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CARRYOUTF : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN37 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN39 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN40 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN41 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN42 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN43 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN45 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN47 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEP_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEB_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEM_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTB_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTM_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTOPMODE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEC_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEOPMODE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTD_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CED_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTCARRYIN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTC_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CECARRYIN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT37 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT39 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT40 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT41 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT42 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT43 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT45 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT47 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CARRYOUT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CARRYOUTF : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN0 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN7 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN8 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN9 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN11 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN12 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN15 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN16 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN17 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN18 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN19 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN20 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN22 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN23 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN24 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN25 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN26 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN27 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN28 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN29 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN30 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN31 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN32 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN33 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN34 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN35 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN36 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN37 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN38 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN39 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN40 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN41 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN42 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN43 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN44 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN45 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN46 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN47 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTP_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEA_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEP_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEB_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEM_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTM_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTOPMODE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEC_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEOPMODE_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTD_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CED_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTCARRYIN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTC_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CECARRYIN_INT : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_stateread_1_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOWWE1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_stateread_1_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOWWE1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_2033 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_2025 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_stateread_0_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOWWE1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_stateread_0_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOWWE1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_2065 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_2057 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_rstpot_2095 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_rstpot_2082 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_rstpot_2076 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_rstpot_2123 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_rstpot_2115 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_rstpot_2107 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_rstpot_2098 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_rstpot_2156 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_rstpot_2148 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_rstpot_2140 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_rstpot_2131 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_rstpot_2172 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_rstpot_2164 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_rstpot_2198 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_rstpot_2184 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_rstpot_2177 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_rstpot_2219 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_rstpot_2207 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_rstpot_2247 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_rstpot_2239 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_rstpot_2231 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_rstpot_2222 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_rstpot_2266 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_rstpot_2255 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_30_rstpot_2297 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_33_rstpot_2287 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_rstpot_2319 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_rstpot_2312 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_rstpot_2306 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_rstpot_2322 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_32_rstpot_2332 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_116_rstpot_2339 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_12_rstpot_2351 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_rstpot_2357 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_rstpot_2384 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_rstpot_2376 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_rstpot_2373 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_rstpot_2366 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_rstpot_2414 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_rstpot_2406 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_rstpot_2398 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_rstpot_2389 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_O : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_rstpot_2479 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_rstpot_2473 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_O : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_8_rstpot_2592 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_8_pack_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_rstpot_2616 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_rstpot_2608 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_11_rstpot_2605 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_10_rstpot_2598 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_31_rstpot_2624 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_17_rstpot_2648 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_16_rstpot_2640 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_29_rstpot_2637 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_28_rstpot_2630 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_rstpot_2656 : STD_LOGIC; 
  signal N173 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_16_pack_4 : STD_LOGIC; 
  signal N172 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_rstpot_2711 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_rstpot_2703 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_rstpot_2695 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_rstpot_2686 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_rstpot_2731 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_rstpot_2725 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_rstpot_2719 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_rstpot_2738 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_rstpot_2748 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_13_rstpot_2773 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_rstpot_2764 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_rstpot_2752 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_7_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_rstpot_2854 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_rstpot_2846 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_rstpot_2838 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_rstpot_2873 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_rstpot_2869 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_rstpot_2863 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_rstpot_2939 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_rstpot_2931 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_rstpot_2923 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_rstpot_2914 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_15_rstpot_2971 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_rstpot_2964 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_rstpot_3028 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_rstpot_3022 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_rstpot_3035 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_rstpot_3032 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_4_pack_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_5_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_11_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_13_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_14_rstpot_3263 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_93_rstpot_3306 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_92_rstpot_3298 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_95_rstpot_3295 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_118_rstpot_3288 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_107_rstpot_3336 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_108_rstpot_3325 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_rstpot_3318 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_94_rstpot_3313 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_15_pack_3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_rstpot_3418 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_rstpot_3411 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_rstpot_3405 : STD_LOGIC; 
  signal N170 : STD_LOGIC; 
  signal N171 : STD_LOGIC; 
  signal N169 : STD_LOGIC; 
  signal N168 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_2_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_rstpot_3582 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_26_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_rstpot_3639 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_106_rstpot_3632 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_105_rstpot_3626 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_rstpot_3644 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_12_pack_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_97_rstpot_3671 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_101_rstpot_3720 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_100_rstpot_3712 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_103_rstpot_3709 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_96_rstpot_3702 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_104_rstpot_3740 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_98_rstpot_3736 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_102_rstpot_3728 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_rstpot_3804 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_rstpot_3796 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_rstpot_3788 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_rstpot_3779 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_rstpot_3837 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_rstpot_3829 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_rstpot_3821 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_rstpot_3812 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_rstpot_3849 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_rstpot_3845 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_rstpot_3990 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_187_rstpot_4029 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_188_rstpot_4025 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_189_rstpot_4022 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_186_rstpot_4018 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_rstpot_4084 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_199_rstpot_4076 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_198_rstpot_4068 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_114_rstpot_4094 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_9_rstpot_4087 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_111_rstpot_4119 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_119_rstpot_4111 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_110_rstpot_4108 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_109_rstpot_4101 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_115_rstpot_4137 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_112_rstpot_4132 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_113_rstpot_4124 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_rstpot_4168 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_rstpot_4160 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_rstpot_4152 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_rstpot_4143 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_rstpot_4188 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_rstpot_4182 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_rstpot_4176 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_rstpot_4222 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_rstpot_4339 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_rstpot_4329 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_rstpot_4324 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_chosen_OP_5_pack_13 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_rstpot_4383 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_rstpot_4378 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_rstpot_4369 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_rstpot_4366 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_90_rstpot_4423 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_rstpot_4417 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_rstpot_4444 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_rstpot_4437 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_9_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_rstpot_4466 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_rstpot_4455 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_rstpot_4479 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_91_rstpot_4476 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_88_rstpot_4490 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_89_rstpot_4487 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_117_rstpot_4505 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_99_rstpot_4501 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_rstpot_4528 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_rstpot_4565 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_rstpot_4557 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_rstpot_4544 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_rstpot_4586 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_rstpot_4596 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_rstpot_4655 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_rstpot_4647 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_rstpot_4639 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_rstpot_4630 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_rstpot_4693 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_BranchAdder_22_pack_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_rstpot_4787 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_rstpot_4779 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_rstpot_4771 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_rstpot_4762 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_25_pack_2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_rstpot_4855 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_rstpot_4863 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o24_pack_6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_205_rstpot_5037 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_204_rstpot_5030 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_202_rstpot_5021 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_rstpot_5019 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_control_enable : STD_LOGIC; 
  signal N1671 : STD_LOGIC; 
  signal N1661 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_rstpot_5134 : STD_LOGIC; 
  signal N162_pack_4 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_rstpot_5123 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_191_rstpot_5196 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_192_rstpot_5192 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_193_rstpot_5189 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_190_rstpot_5185 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_rstpot_5225 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_rstpot_5219 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_rstpot_5216 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_rstpot_5202 : STD_LOGIC; 
  signal N429_pack_5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_incremented_28_pack_5 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_211_rstpot_5333 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_212_rstpot_5326 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_213_rstpot_5318 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_210_rstpot_5339 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_203_rstpot_5347 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_183_rstpot_5387 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_184_rstpot_5383 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_185_rstpot_5380 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_182_rstpot_5376 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_rstpot_5409 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output21_5442 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_195_rstpot_5495 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_196_rstpot_5491 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_197_rstpot_5488 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_194_rstpot_5484 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_206_rstpot_5522 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_207_rstpot_5515 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_208_rstpot_5508 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_209_rstpot_5500 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_201_rstpot_5540 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_200_rstpot_5531 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_rstpot_5614 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_rstpot_5605 : STD_LOGIC; 
  signal N165 : STD_LOGIC; 
  signal N164 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o14 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_rstpot_5715 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_rstpot_5701 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_rstpot_5693 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_rstpot_5745 : STD_LOGIC; 
  signal N160 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_rstpot_5752 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEMs_181_rt_5908 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_10_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_42_rt_5924 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_39_rt_5921 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_7_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_1_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_rstpot_5996 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_rstpot_6089 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_rstpot_6098 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_31_Q : STD_LOGIC; 
  signal TDT4255_COM_n0087_inv_0_pack_1 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_In1 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_In11_6168 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd1_In : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_rstpot_6265 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_rstpot_6260 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_1_rt_6283 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_1_pack_3 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_rstpot_6348 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_86_rstpot_6424 : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd3_In : STD_LOGIC; 
  signal N150 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_rstpot_6505 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_rstpot_6496 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_rstpot_6537 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_rstpot_6529 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_rstpot_6520 : STD_LOGIC; 
  signal N197 : STD_LOGIC; 
  signal N196 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G : STD_LOGIC; 
  signal N76_pack_10 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT_0_pack_1 : STD_LOGIC; 
  signal N146 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_operation_2_2_6695 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_operation_2_1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_0_pack_2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_0_pack_1 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_0_rt_6888 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_MEMWB_data_69_pack_2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_136_rt_6880 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_29_Q : STD_LOGIC; 
  signal TDT4255_COM_state_FSM_FFd2_rstpot_7172 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_EXMEM_data_176_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_memtoreg2 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_memtoreg : STD_LOGIC; 
  signal N199 : STD_LOGIC; 
  signal N198 : STD_LOGIC; 
  signal N139 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G1_7278 : STD_LOGIC; 
  signal N194 : STD_LOGIC; 
  signal N195 : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal N188 : STD_LOGIC; 
  signal N189 : STD_LOGIC; 
  signal N177 : STD_LOGIC; 
  signal N131_pack_4 : STD_LOGIC; 
  signal N176 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G : STD_LOGIC; 
  signal N185 : STD_LOGIC; 
  signal N184 : STD_LOGIC; 
  signal N181 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G : STD_LOGIC; 
  signal N180 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_p3 : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_1_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_2_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_3_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_4_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_5_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_6_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_7_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_8_Q : STD_LOGIC; 
  signal N112_pack_4 : STD_LOGIC; 
  signal N106 : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal N104 : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal N183 : STD_LOGIC; 
  signal N182 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G1_pack_6 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_2_21 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_2_211_7855 : STD_LOGIC; 
  signal N128 : STD_LOGIC; 
  signal N174 : STD_LOGIC; 
  signal N175 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G1_7941 : STD_LOGIC; 
  signal N178 : STD_LOGIC; 
  signal N179 : STD_LOGIC; 
  signal N136_pack_6 : STD_LOGIC; 
  signal N202 : STD_LOGIC; 
  signal N203 : STD_LOGIC; 
  signal N137 : STD_LOGIC; 
  signal N200 : STD_LOGIC; 
  signal N201 : STD_LOGIC; 
  signal N142 : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_0_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_10_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_11_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_12_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_13_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_14_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_15_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_9_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_16_Q : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_87_rstpot_8303 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_88_rstpot_8296 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_89_rstpot_8288 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_82_rstpot_8421 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_83_rstpot_8414 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_84_rstpot_8407 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_85_rstpot_8399 : STD_LOGIC; 
  signal N205 : STD_LOGIC; 
  signal N140_pack_5 : STD_LOGIC; 
  signal N204 : STD_LOGIC; 
  signal N129 : STD_LOGIC; 
  signal N186 : STD_LOGIC; 
  signal N187 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ChosenALUInput_14_Q : STD_LOGIC; 
  signal N148 : STD_LOGIC; 
  signal N191 : STD_LOGIC; 
  signal N190 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G1_8515 : STD_LOGIC; 
  signal N193 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G_pack_4 : STD_LOGIC; 
  signal N192 : STD_LOGIC; 
  signal bus_data_in_23_IBUF_rt_8787 : STD_LOGIC; 
  signal bus_data_in_22_IBUF_rt_8782 : STD_LOGIC; 
  signal bus_data_in_21_IBUF_rt_8777 : STD_LOGIC; 
  signal bus_data_in_20_IBUF_rt_8774 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_74_rstpot_8838 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_75_rstpot_8831 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_76_rstpot_8824 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_77_rstpot_8816 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_95_rstpot_8869 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_96_rstpot_8865 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_97_rstpot_8862 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_94_rstpot_8858 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_103_rstpot_8898 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_105_rstpot_8894 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_102_rstpot_8891 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_104_rstpot_8887 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_99_rstpot_8968 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_100_rstpot_8964 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_101_rstpot_8961 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_98_rstpot_8957 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_78_rstpot_8995 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_79_rstpot_8988 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_80_rstpot_8981 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_81_rstpot_8973 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_91_rstpot_9026 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_92_rstpot_9022 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_93_rstpot_9019 : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IDEX_data_90_rstpot_9015 : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_17_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_18_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_19_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_20_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_21_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_22_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_23_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_24_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_GND_8_o_Mux_18_o : STD_LOGIC; 
  signal TDT4255_COM_N12 : STD_LOGIC; 
  signal TDT4255_COM_state_2_GND_8_o_Mux_17_o : STD_LOGIC; 
  signal TDT4255_COM_n0090_inv_0 : STD_LOGIC; 
  signal dmem_write_enable : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_30_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_31_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_26_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_25_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_27_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_28_Q : STD_LOGIC; 
  signal TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_29_Q : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_13_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_14_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_15_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_10_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_11_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_12_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_status_0_OBUF_1_183_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_status_0_OBUF_1_188_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_status_0_OBUF_1_187_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_status_0_OBUF_1_186_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_9_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_status_0_OBUF_1_191_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_status_0_OBUF_1_190_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_status_0_OBUF_1_189_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_O_UNCONNECTED : STD_LOGIC; 
  signal MIPS_SC_PROCESSOR_IFID_data : STD_LOGIC_VECTOR ( 119 downto 88 ); 
  signal MIPS_SC_PROCESSOR_incremented : STD_LOGIC_VECTOR ( 29 downto 2 ); 
  signal MIPS_SC_PROCESSOR_COUNTER_data : STD_LOGIC_VECTOR ( 29 downto 0 ); 
  signal dmem_write_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal TDT4255_COM_write_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_prediction_address : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal MIPS_SC_PROCESSOR_operation : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal dmem_address : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal TDT4255_COM_write_addr : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal TDT4255_COM_read_addr : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal dmem_data_in : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal TDT4255_COM_internal_data_out : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_ForwardAout : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_ForwardBout : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_state_writeback : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal MIPS_SC_PROCESSOR_ChosenWriteData : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal instr_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_Madd_imem_address2_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal TDT4255_COM_bus_data_out : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_Read_Data_vliw1 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_Read_Data_vliw2 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_HI_IN : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal MIPS_SC_PROCESSOR_LO_IN : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_EXMEMs : STD_LOGIC_VECTOR ( 209 downto 180 ); 
  signal MIPS_SC_PROCESSOR_global_prediction_data : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal MIPS_SC_PROCESSOR_ctForwardB : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal MIPS_SC_PROCESSOR_IDEX_data : STD_LOGIC_VECTOR ( 105 downto 74 ); 
  signal MIPS_SC_PROCESSOR_ctForwardA : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal MIPS_SC_PROCESSOR_ALUTD_COUT_AUX : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_COUT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal MIPS_SC_PROCESSOR_Ops : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal MIPS_SC_PROCESSOR_HI_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_LO_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal MIPS_SC_PROCESSOR_ALUTD_FULL_COUT : STD_LOGIC_VECTOR ( 30 downto 30 ); 
  signal MIPS_SC_PROCESSOR_Madd_imem_address2_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal instr_addr2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal MIPS_SC_PROCESSOR_stateread : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal MIPS_SC_PROCESSOR_FinalPCAddress : STD_LOGIC_VECTOR ( 29 downto 0 ); 
  signal dmem_address_wr : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal MIPS_SC_PROCESSOR_ChosenWriteReg : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal MIPS_SC_PROCESSOR_ALU_Result : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal TDT4255_COM_status : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal TDT4255_COM_n0117 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
begin
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_RSTAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y10",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_RSTA_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_REGCEBREGCEINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y10",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_REGCEBREGCE_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_CLKAWRCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X0Y10",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_CLKAWRCLK_INTNOT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ENAWRENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y10",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ENAWREN_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_REGCEAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y10",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_REGCEA_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ENBRDENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y10",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ENBRDEN_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_RSTBRSTINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y10",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_RSTBRST_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1 : X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 36,
      DATA_WIDTH_B => 36,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "SDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X0Y10"
    )
    port map (
      RSTBRST => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_RSTBRST_INT,
      ENBRDEN => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ENBRDEN_INT,
      REGCEA => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_REGCEA_INT,
      ENAWREN => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ENAWREN_INT,
      CLKAWRCLK => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_CLKAWRCLK_INTNOT,
      CLKBRDCLK => clk_BUFGP,
      REGCEBREGCE => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_REGCEBREGCE_INT,
      RSTA => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_RSTA_INT,
      WEAWEL(1) => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      WEAWEL(0) => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      WEBWEU(1) => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      WEBWEU(0) => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      ADDRAWRADDR(12) => GND,
      ADDRAWRADDR(11) => GND,
      ADDRAWRADDR(10) => GND,
      ADDRAWRADDR(9) => MIPS_SC_PROCESSOR_MEMWB_data_4_Q,
      ADDRAWRADDR(8) => MIPS_SC_PROCESSOR_MEMWB_data_3_Q,
      ADDRAWRADDR(7) => MIPS_SC_PROCESSOR_MEMWB_data_2_Q,
      ADDRAWRADDR(6) => MIPS_SC_PROCESSOR_MEMWB_data_1_Q,
      ADDRAWRADDR(5) => MIPS_SC_PROCESSOR_MEMWB_data_0_Q,
      ADDRAWRADDR(4) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR4,
      ADDRAWRADDR(3) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR3,
      ADDRAWRADDR(2) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR2,
      ADDRAWRADDR(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR1,
      ADDRAWRADDR(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRAWRADDR0,
      DIPBDIP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIPBDIP1,
      DIPBDIP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIPBDIP0,
      DIBDI(15) => MIPS_SC_PROCESSOR_ChosenWriteData(31),
      DIBDI(14) => MIPS_SC_PROCESSOR_ChosenWriteData(30),
      DIBDI(13) => MIPS_SC_PROCESSOR_ChosenWriteData(29),
      DIBDI(12) => MIPS_SC_PROCESSOR_ChosenWriteData(28),
      DIBDI(11) => MIPS_SC_PROCESSOR_ChosenWriteData(27),
      DIBDI(10) => MIPS_SC_PROCESSOR_ChosenWriteData(26),
      DIBDI(9) => MIPS_SC_PROCESSOR_ChosenWriteData(25),
      DIBDI(8) => MIPS_SC_PROCESSOR_ChosenWriteData(24),
      DIBDI(7) => MIPS_SC_PROCESSOR_ChosenWriteData(23),
      DIBDI(6) => MIPS_SC_PROCESSOR_ChosenWriteData(22),
      DIBDI(5) => MIPS_SC_PROCESSOR_ChosenWriteData(21),
      DIBDI(4) => MIPS_SC_PROCESSOR_ChosenWriteData(20),
      DIBDI(3) => MIPS_SC_PROCESSOR_ChosenWriteData(19),
      DIBDI(2) => MIPS_SC_PROCESSOR_ChosenWriteData(18),
      DIBDI(1) => MIPS_SC_PROCESSOR_ChosenWriteData(17),
      DIBDI(0) => MIPS_SC_PROCESSOR_ChosenWriteData(16),
      DIADI(15) => MIPS_SC_PROCESSOR_ChosenWriteData(15),
      DIADI(14) => MIPS_SC_PROCESSOR_ChosenWriteData(14),
      DIADI(13) => MIPS_SC_PROCESSOR_ChosenWriteData(13),
      DIADI(12) => MIPS_SC_PROCESSOR_ChosenWriteData(12),
      DIADI(11) => MIPS_SC_PROCESSOR_ChosenWriteData(11),
      DIADI(10) => MIPS_SC_PROCESSOR_ChosenWriteData(10),
      DIADI(9) => MIPS_SC_PROCESSOR_ChosenWriteData(9),
      DIADI(8) => MIPS_SC_PROCESSOR_ChosenWriteData(8),
      DIADI(7) => MIPS_SC_PROCESSOR_ChosenWriteData(7),
      DIADI(6) => MIPS_SC_PROCESSOR_ChosenWriteData(6),
      DIADI(5) => MIPS_SC_PROCESSOR_ChosenWriteData(5),
      DIADI(4) => MIPS_SC_PROCESSOR_ChosenWriteData(4),
      DIADI(3) => MIPS_SC_PROCESSOR_ChosenWriteData(3),
      DIADI(2) => MIPS_SC_PROCESSOR_ChosenWriteData(2),
      DIADI(1) => MIPS_SC_PROCESSOR_ChosenWriteData(1),
      DIADI(0) => MIPS_SC_PROCESSOR_ChosenWriteData(0),
      ADDRBRDADDR(12) => GND,
      ADDRBRDADDR(11) => GND,
      ADDRBRDADDR(10) => GND,
      ADDRBRDADDR(9) => instr_data_20_0_0_0,
      ADDRBRDADDR(8) => instr_data_19_0_0_0,
      ADDRBRDADDR(7) => instr_data_18_0_0_0,
      ADDRBRDADDR(6) => instr_data_17_0_0_0,
      ADDRBRDADDR(5) => instr_data_16_0_0_0,
      ADDRBRDADDR(4) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR4,
      ADDRBRDADDR(3) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR3,
      ADDRBRDADDR(2) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR2,
      ADDRBRDADDR(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR1,
      ADDRBRDADDR(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ADDRBRDADDR0,
      DIPADIP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIPADIP1,
      DIPADIP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DIPADIP0,
      DOADO(15) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_15_Q,
      DOADO(14) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_14_Q,
      DOADO(13) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_13_Q,
      DOADO(12) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_12_Q,
      DOADO(11) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_11_Q,
      DOADO(10) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_10_Q,
      DOADO(9) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_9_Q,
      DOADO(8) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_8_Q,
      DOADO(7) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_7_Q,
      DOADO(6) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_6_Q,
      DOADO(5) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_5_Q,
      DOADO(4) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_4_Q,
      DOADO(3) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_3_Q,
      DOADO(2) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_2_Q,
      DOADO(1) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_1_Q,
      DOADO(0) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_0_Q,
      DOPADOP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DOPADOP1,
      DOPADOP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DOPADOP0,
      DOPBDOP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DOPBDOP1,
      DOPBDOP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_DOPBDOP0,
      DOBDO(15) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_31_Q,
      DOBDO(14) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_30_Q,
      DOBDO(13) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_29_Q,
      DOBDO(12) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_28_Q,
      DOBDO(11) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_27_Q,
      DOBDO(10) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_26_Q,
      DOBDO(9) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_25_Q,
      DOBDO(8) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_24_Q,
      DOBDO(7) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_23_Q,
      DOBDO(6) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_22_Q,
      DOBDO(5) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_21_Q,
      DOBDO(4) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_20_Q,
      DOBDO(3) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_19_Q,
      DOBDO(2) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_18_Q,
      DOBDO(1) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_17_Q,
      DOBDO(0) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_16_Q
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_RSTAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_RSTA_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_REGCEBREGCEINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_REGCEBREGCE_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_CLKAWRCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_CLKAWRCLK_INTNOT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ENAWRENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ENAWREN_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_REGCEAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_REGCEA_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ENBRDENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ENBRDEN_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_RSTBRSTINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y9",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_RSTBRST_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2 : X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 36,
      DATA_WIDTH_B => 36,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "SDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X0Y9"
    )
    port map (
      RSTBRST => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_RSTBRST_INT,
      ENBRDEN => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ENBRDEN_INT,
      REGCEA => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_REGCEA_INT,
      ENAWREN => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ENAWREN_INT,
      CLKAWRCLK => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_CLKAWRCLK_INTNOT,
      CLKBRDCLK => clk_BUFGP,
      REGCEBREGCE => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_REGCEBREGCE_INT,
      RSTA => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_RSTA_INT,
      WEAWEL(1) => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      WEAWEL(0) => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      WEBWEU(1) => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      WEBWEU(0) => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      ADDRAWRADDR(12) => GND,
      ADDRAWRADDR(11) => GND,
      ADDRAWRADDR(10) => GND,
      ADDRAWRADDR(9) => MIPS_SC_PROCESSOR_MEMWB_data_4_Q,
      ADDRAWRADDR(8) => MIPS_SC_PROCESSOR_MEMWB_data_3_Q,
      ADDRAWRADDR(7) => MIPS_SC_PROCESSOR_MEMWB_data_2_Q,
      ADDRAWRADDR(6) => MIPS_SC_PROCESSOR_MEMWB_data_1_Q,
      ADDRAWRADDR(5) => MIPS_SC_PROCESSOR_MEMWB_data_0_Q,
      ADDRAWRADDR(4) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR4,
      ADDRAWRADDR(3) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR3,
      ADDRAWRADDR(2) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR2,
      ADDRAWRADDR(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR1,
      ADDRAWRADDR(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRAWRADDR0,
      DIPBDIP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIPBDIP1,
      DIPBDIP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIPBDIP0,
      DIBDI(15) => MIPS_SC_PROCESSOR_ChosenWriteData(31),
      DIBDI(14) => MIPS_SC_PROCESSOR_ChosenWriteData(30),
      DIBDI(13) => MIPS_SC_PROCESSOR_ChosenWriteData(29),
      DIBDI(12) => MIPS_SC_PROCESSOR_ChosenWriteData(28),
      DIBDI(11) => MIPS_SC_PROCESSOR_ChosenWriteData(27),
      DIBDI(10) => MIPS_SC_PROCESSOR_ChosenWriteData(26),
      DIBDI(9) => MIPS_SC_PROCESSOR_ChosenWriteData(25),
      DIBDI(8) => MIPS_SC_PROCESSOR_ChosenWriteData(24),
      DIBDI(7) => MIPS_SC_PROCESSOR_ChosenWriteData(23),
      DIBDI(6) => MIPS_SC_PROCESSOR_ChosenWriteData(22),
      DIBDI(5) => MIPS_SC_PROCESSOR_ChosenWriteData(21),
      DIBDI(4) => MIPS_SC_PROCESSOR_ChosenWriteData(20),
      DIBDI(3) => MIPS_SC_PROCESSOR_ChosenWriteData(19),
      DIBDI(2) => MIPS_SC_PROCESSOR_ChosenWriteData(18),
      DIBDI(1) => MIPS_SC_PROCESSOR_ChosenWriteData(17),
      DIBDI(0) => MIPS_SC_PROCESSOR_ChosenWriteData(16),
      DIADI(15) => MIPS_SC_PROCESSOR_ChosenWriteData(15),
      DIADI(14) => MIPS_SC_PROCESSOR_ChosenWriteData(14),
      DIADI(13) => MIPS_SC_PROCESSOR_ChosenWriteData(13),
      DIADI(12) => MIPS_SC_PROCESSOR_ChosenWriteData(12),
      DIADI(11) => MIPS_SC_PROCESSOR_ChosenWriteData(11),
      DIADI(10) => MIPS_SC_PROCESSOR_ChosenWriteData(10),
      DIADI(9) => MIPS_SC_PROCESSOR_ChosenWriteData(9),
      DIADI(8) => MIPS_SC_PROCESSOR_ChosenWriteData(8),
      DIADI(7) => MIPS_SC_PROCESSOR_ChosenWriteData(7),
      DIADI(6) => MIPS_SC_PROCESSOR_ChosenWriteData(6),
      DIADI(5) => MIPS_SC_PROCESSOR_ChosenWriteData(5),
      DIADI(4) => MIPS_SC_PROCESSOR_ChosenWriteData(4),
      DIADI(3) => MIPS_SC_PROCESSOR_ChosenWriteData(3),
      DIADI(2) => MIPS_SC_PROCESSOR_ChosenWriteData(2),
      DIADI(1) => MIPS_SC_PROCESSOR_ChosenWriteData(1),
      DIADI(0) => MIPS_SC_PROCESSOR_ChosenWriteData(0),
      ADDRBRDADDR(12) => GND,
      ADDRBRDADDR(11) => GND,
      ADDRBRDADDR(10) => GND,
      ADDRBRDADDR(9) => instr_data2_25_0_0_0,
      ADDRBRDADDR(8) => instr_data2_24_0_0_0,
      ADDRBRDADDR(7) => instr_data2_23_0_0_0,
      ADDRBRDADDR(6) => instr_data2_22_0_0_0,
      ADDRBRDADDR(5) => instr_data2_21_0_0_0,
      ADDRBRDADDR(4) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR4,
      ADDRBRDADDR(3) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR3,
      ADDRBRDADDR(2) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR2,
      ADDRBRDADDR(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR1,
      ADDRBRDADDR(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ADDRBRDADDR0,
      DIPADIP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIPADIP1,
      DIPADIP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DIPADIP0,
      DOADO(15) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_15_Q,
      DOADO(14) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_14_Q,
      DOADO(13) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_13_Q,
      DOADO(12) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_12_Q,
      DOADO(11) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_11_Q,
      DOADO(10) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_10_Q,
      DOADO(9) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_9_Q,
      DOADO(8) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_8_Q,
      DOADO(7) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_7_Q,
      DOADO(6) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_6_Q,
      DOADO(5) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_5_Q,
      DOADO(4) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_4_Q,
      DOADO(3) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_3_Q,
      DOADO(2) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_2_Q,
      DOADO(1) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_1_Q,
      DOADO(0) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_0_Q,
      DOPADOP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DOPADOP1,
      DOPADOP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DOPADOP0,
      DOPBDOP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DOPBDOP1,
      DOPBDOP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_DOPBDOP0,
      DOBDO(15) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_31_Q,
      DOBDO(14) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_30_Q,
      DOBDO(13) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_29_Q,
      DOBDO(12) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_28_Q,
      DOBDO(11) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_27_Q,
      DOBDO(10) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_26_Q,
      DOBDO(9) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_25_Q,
      DOBDO(8) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_24_Q,
      DOBDO(7) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_23_Q,
      DOBDO(6) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_22_Q,
      DOBDO(5) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_21_Q,
      DOBDO(4) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_20_Q,
      DOBDO(3) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_19_Q,
      DOBDO(2) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_18_Q,
      DOBDO(1) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_17_Q,
      DOBDO(0) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_16_Q
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_RSTAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_RSTA_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_REGCEBREGCEINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_REGCEBREGCE_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_CLKAWRCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_CLKAWRCLK_INTNOT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ENAWRENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ENAWREN_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_REGCEAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_REGCEA_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ENBRDENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ENBRDEN_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_RSTBRSTINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y8",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_RSTBRST_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3 : X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 36,
      DATA_WIDTH_B => 36,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "SDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X0Y8"
    )
    port map (
      RSTBRST => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_RSTBRST_INT,
      ENBRDEN => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ENBRDEN_INT,
      REGCEA => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_REGCEA_INT,
      ENAWREN => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ENAWREN_INT,
      CLKAWRCLK => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_CLKAWRCLK_INTNOT,
      CLKBRDCLK => clk_BUFGP,
      REGCEBREGCE => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_REGCEBREGCE_INT,
      RSTA => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_RSTA_INT,
      WEAWEL(1) => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      WEAWEL(0) => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      WEBWEU(1) => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      WEBWEU(0) => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      ADDRAWRADDR(12) => GND,
      ADDRAWRADDR(11) => GND,
      ADDRAWRADDR(10) => GND,
      ADDRAWRADDR(9) => MIPS_SC_PROCESSOR_MEMWB_data_4_Q,
      ADDRAWRADDR(8) => MIPS_SC_PROCESSOR_MEMWB_data_3_Q,
      ADDRAWRADDR(7) => MIPS_SC_PROCESSOR_MEMWB_data_2_Q,
      ADDRAWRADDR(6) => MIPS_SC_PROCESSOR_MEMWB_data_1_Q,
      ADDRAWRADDR(5) => MIPS_SC_PROCESSOR_MEMWB_data_0_Q,
      ADDRAWRADDR(4) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR4,
      ADDRAWRADDR(3) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR3,
      ADDRAWRADDR(2) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR2,
      ADDRAWRADDR(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR1,
      ADDRAWRADDR(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRAWRADDR0,
      DIPBDIP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIPBDIP1,
      DIPBDIP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIPBDIP0,
      DIBDI(15) => MIPS_SC_PROCESSOR_ChosenWriteData(31),
      DIBDI(14) => MIPS_SC_PROCESSOR_ChosenWriteData(30),
      DIBDI(13) => MIPS_SC_PROCESSOR_ChosenWriteData(29),
      DIBDI(12) => MIPS_SC_PROCESSOR_ChosenWriteData(28),
      DIBDI(11) => MIPS_SC_PROCESSOR_ChosenWriteData(27),
      DIBDI(10) => MIPS_SC_PROCESSOR_ChosenWriteData(26),
      DIBDI(9) => MIPS_SC_PROCESSOR_ChosenWriteData(25),
      DIBDI(8) => MIPS_SC_PROCESSOR_ChosenWriteData(24),
      DIBDI(7) => MIPS_SC_PROCESSOR_ChosenWriteData(23),
      DIBDI(6) => MIPS_SC_PROCESSOR_ChosenWriteData(22),
      DIBDI(5) => MIPS_SC_PROCESSOR_ChosenWriteData(21),
      DIBDI(4) => MIPS_SC_PROCESSOR_ChosenWriteData(20),
      DIBDI(3) => MIPS_SC_PROCESSOR_ChosenWriteData(19),
      DIBDI(2) => MIPS_SC_PROCESSOR_ChosenWriteData(18),
      DIBDI(1) => MIPS_SC_PROCESSOR_ChosenWriteData(17),
      DIBDI(0) => MIPS_SC_PROCESSOR_ChosenWriteData(16),
      DIADI(15) => MIPS_SC_PROCESSOR_ChosenWriteData(15),
      DIADI(14) => MIPS_SC_PROCESSOR_ChosenWriteData(14),
      DIADI(13) => MIPS_SC_PROCESSOR_ChosenWriteData(13),
      DIADI(12) => MIPS_SC_PROCESSOR_ChosenWriteData(12),
      DIADI(11) => MIPS_SC_PROCESSOR_ChosenWriteData(11),
      DIADI(10) => MIPS_SC_PROCESSOR_ChosenWriteData(10),
      DIADI(9) => MIPS_SC_PROCESSOR_ChosenWriteData(9),
      DIADI(8) => MIPS_SC_PROCESSOR_ChosenWriteData(8),
      DIADI(7) => MIPS_SC_PROCESSOR_ChosenWriteData(7),
      DIADI(6) => MIPS_SC_PROCESSOR_ChosenWriteData(6),
      DIADI(5) => MIPS_SC_PROCESSOR_ChosenWriteData(5),
      DIADI(4) => MIPS_SC_PROCESSOR_ChosenWriteData(4),
      DIADI(3) => MIPS_SC_PROCESSOR_ChosenWriteData(3),
      DIADI(2) => MIPS_SC_PROCESSOR_ChosenWriteData(2),
      DIADI(1) => MIPS_SC_PROCESSOR_ChosenWriteData(1),
      DIADI(0) => MIPS_SC_PROCESSOR_ChosenWriteData(0),
      ADDRBRDADDR(12) => GND,
      ADDRBRDADDR(11) => GND,
      ADDRBRDADDR(10) => GND,
      ADDRBRDADDR(9) => instr_data2_20_0_0_0,
      ADDRBRDADDR(8) => instr_data2_19_0_0_0,
      ADDRBRDADDR(7) => instr_data2_18_0_0_0,
      ADDRBRDADDR(6) => instr_data2_17_0_0_0,
      ADDRBRDADDR(5) => instr_data2_16_0_0_0,
      ADDRBRDADDR(4) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR4,
      ADDRBRDADDR(3) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR3,
      ADDRBRDADDR(2) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR2,
      ADDRBRDADDR(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR1,
      ADDRBRDADDR(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ADDRBRDADDR0,
      DIPADIP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIPADIP1,
      DIPADIP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DIPADIP0,
      DOADO(15) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_15_Q,
      DOADO(14) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_14_Q,
      DOADO(13) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_13_Q,
      DOADO(12) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_12_Q,
      DOADO(11) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_11_Q,
      DOADO(10) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_10_Q,
      DOADO(9) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_9_Q,
      DOADO(8) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_8_Q,
      DOADO(7) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_7_Q,
      DOADO(6) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_6_Q,
      DOADO(5) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_5_Q,
      DOADO(4) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_4_Q,
      DOADO(3) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_3_Q,
      DOADO(2) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_2_Q,
      DOADO(1) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_1_Q,
      DOADO(0) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_0_Q,
      DOPADOP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DOPADOP1,
      DOPADOP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DOPADOP0,
      DOPBDOP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DOPBDOP1,
      DOPBDOP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_DOPBDOP0,
      DOBDO(15) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_31_Q,
      DOBDO(14) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_30_Q,
      DOBDO(13) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_29_Q,
      DOBDO(12) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_28_Q,
      DOBDO(11) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_27_Q,
      DOBDO(10) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_26_Q,
      DOBDO(9) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_25_Q,
      DOBDO(8) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_24_Q,
      DOBDO(7) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_23_Q,
      DOBDO(6) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_22_Q,
      DOBDO(5) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_21_Q,
      DOBDO(4) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_20_Q,
      DOBDO(3) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_19_Q,
      DOBDO(2) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_18_Q,
      DOBDO(1) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_17_Q,
      DOBDO(0) => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_16_Q
    );
  INST_MEM_Mram_MEM_RSTAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => INST_MEM_Mram_MEM_RSTA_INT
    );
  INST_MEM_Mram_MEM_REGCEBREGCEINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => INST_MEM_Mram_MEM_REGCEBREGCE_INT
    );
  INST_MEM_Mram_MEM_CLKBRDCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => INST_MEM_Mram_MEM_CLKBRDCLK_INTNOT
    );
  INST_MEM_Mram_MEM_CLKAWRCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => INST_MEM_Mram_MEM_CLKAWRCLK_INTNOT
    );
  INST_MEM_Mram_MEM_ENAWRENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => INST_MEM_Mram_MEM_ENAWREN_INT
    );
  INST_MEM_Mram_MEM_REGCEAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => INST_MEM_Mram_MEM_REGCEA_INT
    );
  INST_MEM_Mram_MEM_ENBRDENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => INST_MEM_Mram_MEM_ENBRDEN_INT
    );
  INST_MEM_Mram_MEM_RSTBRSTINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => INST_MEM_Mram_MEM_RSTBRST_INT
    );
  INST_MEM_Mram_MEM : X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 36,
      DATA_WIDTH_B => 36,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "SDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X0Y12"
    )
    port map (
      RSTBRST => INST_MEM_Mram_MEM_RSTBRST_INT,
      ENBRDEN => INST_MEM_Mram_MEM_ENBRDEN_INT,
      REGCEA => INST_MEM_Mram_MEM_REGCEA_INT,
      ENAWREN => INST_MEM_Mram_MEM_ENAWREN_INT,
      CLKAWRCLK => INST_MEM_Mram_MEM_CLKAWRCLK_INTNOT,
      CLKBRDCLK => INST_MEM_Mram_MEM_CLKBRDCLK_INTNOT,
      REGCEBREGCE => INST_MEM_Mram_MEM_REGCEBREGCE_INT,
      RSTA => INST_MEM_Mram_MEM_RSTA_INT,
      WEAWEL(1) => imem_write_enable_com,
      WEAWEL(0) => imem_write_enable_com,
      WEBWEU(1) => imem_write_enable_com,
      WEBWEU(0) => imem_write_enable_com,
      ADDRAWRADDR(12) => TDT4255_COM_write_addr(7),
      ADDRAWRADDR(11) => TDT4255_COM_write_addr(6),
      ADDRAWRADDR(10) => TDT4255_COM_write_addr(5),
      ADDRAWRADDR(9) => TDT4255_COM_write_addr(4),
      ADDRAWRADDR(8) => TDT4255_COM_write_addr(3),
      ADDRAWRADDR(7) => TDT4255_COM_write_addr(2),
      ADDRAWRADDR(6) => TDT4255_COM_write_addr(1),
      ADDRAWRADDR(5) => TDT4255_COM_write_addr(0),
      ADDRAWRADDR(4) => INST_MEM_Mram_MEM_ADDRAWRADDR4,
      ADDRAWRADDR(3) => INST_MEM_Mram_MEM_ADDRAWRADDR3,
      ADDRAWRADDR(2) => INST_MEM_Mram_MEM_ADDRAWRADDR2,
      ADDRAWRADDR(1) => INST_MEM_Mram_MEM_ADDRAWRADDR1,
      ADDRAWRADDR(0) => INST_MEM_Mram_MEM_ADDRAWRADDR0,
      DIPBDIP(1) => INST_MEM_Mram_MEM_DIPBDIP1,
      DIPBDIP(0) => INST_MEM_Mram_MEM_DIPBDIP0,
      DIBDI(15) => TDT4255_COM_write_data(31),
      DIBDI(14) => TDT4255_COM_write_data(30),
      DIBDI(13) => TDT4255_COM_write_data(29),
      DIBDI(12) => TDT4255_COM_write_data(28),
      DIBDI(11) => TDT4255_COM_write_data(27),
      DIBDI(10) => TDT4255_COM_write_data(26),
      DIBDI(9) => TDT4255_COM_write_data(25),
      DIBDI(8) => TDT4255_COM_write_data(24),
      DIBDI(7) => TDT4255_COM_write_data(23),
      DIBDI(6) => TDT4255_COM_write_data(22),
      DIBDI(5) => TDT4255_COM_write_data(21),
      DIBDI(4) => TDT4255_COM_write_data(20),
      DIBDI(3) => TDT4255_COM_write_data(19),
      DIBDI(2) => TDT4255_COM_write_data(18),
      DIBDI(1) => TDT4255_COM_write_data(17),
      DIBDI(0) => TDT4255_COM_write_data(16),
      DIADI(15) => TDT4255_COM_write_data(15),
      DIADI(14) => TDT4255_COM_write_data(14),
      DIADI(13) => TDT4255_COM_write_data(13),
      DIADI(12) => TDT4255_COM_write_data(12),
      DIADI(11) => TDT4255_COM_write_data_11_0,
      DIADI(10) => TDT4255_COM_write_data_10_0,
      DIADI(9) => TDT4255_COM_write_data_9_0,
      DIADI(8) => TDT4255_COM_write_data_8_0,
      DIADI(7) => TDT4255_COM_write_data(7),
      DIADI(6) => TDT4255_COM_write_data(6),
      DIADI(5) => TDT4255_COM_write_data(5),
      DIADI(4) => TDT4255_COM_write_data(4),
      DIADI(3) => TDT4255_COM_write_data(3),
      DIADI(2) => TDT4255_COM_write_data(2),
      DIADI(1) => TDT4255_COM_write_data(1),
      DIADI(0) => TDT4255_COM_write_data(0),
      ADDRBRDADDR(12) => MIPS_SC_PROCESSOR_COUNTER_data(7),
      ADDRBRDADDR(11) => MIPS_SC_PROCESSOR_COUNTER_data(6),
      ADDRBRDADDR(10) => MIPS_SC_PROCESSOR_COUNTER_data(5),
      ADDRBRDADDR(9) => MIPS_SC_PROCESSOR_COUNTER_data(4),
      ADDRBRDADDR(8) => MIPS_SC_PROCESSOR_COUNTER_data(3),
      ADDRBRDADDR(7) => MIPS_SC_PROCESSOR_COUNTER_data(2),
      ADDRBRDADDR(6) => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADDRBRDADDR(5) => MIPS_SC_PROCESSOR_COUNTER_data(0),
      ADDRBRDADDR(4) => INST_MEM_Mram_MEM_ADDRBRDADDR4,
      ADDRBRDADDR(3) => INST_MEM_Mram_MEM_ADDRBRDADDR3,
      ADDRBRDADDR(2) => INST_MEM_Mram_MEM_ADDRBRDADDR2,
      ADDRBRDADDR(1) => INST_MEM_Mram_MEM_ADDRBRDADDR1,
      ADDRBRDADDR(0) => INST_MEM_Mram_MEM_ADDRBRDADDR0,
      DIPADIP(1) => INST_MEM_Mram_MEM_DIPADIP1,
      DIPADIP(0) => INST_MEM_Mram_MEM_DIPADIP0,
      DOADO(15) => instr_data(15),
      DOADO(14) => instr_data(14),
      DOADO(13) => instr_data(13),
      DOADO(12) => instr_data(12),
      DOADO(11) => instr_data(11),
      DOADO(10) => instr_data(10),
      DOADO(9) => instr_data(9),
      DOADO(8) => instr_data(8),
      DOADO(7) => instr_data(7),
      DOADO(6) => instr_data(6),
      DOADO(5) => instr_data(5),
      DOADO(4) => instr_data(4),
      DOADO(3) => instr_data(3),
      DOADO(2) => instr_data(2),
      DOADO(1) => instr_data(1),
      DOADO(0) => instr_data(0),
      DOPADOP(1) => INST_MEM_Mram_MEM_DOPADOP1,
      DOPADOP(0) => INST_MEM_Mram_MEM_DOPADOP0,
      DOPBDOP(1) => INST_MEM_Mram_MEM_DOPBDOP1,
      DOPBDOP(0) => INST_MEM_Mram_MEM_DOPBDOP0,
      DOBDO(15) => instr_data(31),
      DOBDO(14) => instr_data(30),
      DOBDO(13) => instr_data(29),
      DOBDO(12) => instr_data(28),
      DOBDO(11) => instr_data(27),
      DOBDO(10) => instr_data(26),
      DOBDO(9) => instr_data(25),
      DOBDO(8) => instr_data(24),
      DOBDO(7) => instr_data(23),
      DOBDO(6) => instr_data(22),
      DOBDO(5) => instr_data(21),
      DOBDO(4) => instr_data(20),
      DOBDO(3) => instr_data(19),
      DOBDO(2) => instr_data(18),
      DOBDO(1) => instr_data(17),
      DOBDO(0) => instr_data(16)
    );
  DATA_MEM_Mram_MEM_RSTAINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y12",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => DATA_MEM_Mram_MEM_RSTA_INT
    );
  DATA_MEM_Mram_MEM_REGCEBREGCEINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y12",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => DATA_MEM_Mram_MEM_REGCEBREGCE_INT
    );
  DATA_MEM_Mram_MEM_CLKBRDCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X1Y12",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => DATA_MEM_Mram_MEM_CLKBRDCLK_INTNOT
    );
  DATA_MEM_Mram_MEM_CLKAWRCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X1Y12",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => DATA_MEM_Mram_MEM_CLKAWRCLK_INTNOT
    );
  DATA_MEM_Mram_MEM_ENAWRENINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y12",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => DATA_MEM_Mram_MEM_ENAWREN_INT
    );
  DATA_MEM_Mram_MEM_REGCEAINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y12",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => DATA_MEM_Mram_MEM_REGCEA_INT
    );
  DATA_MEM_Mram_MEM_ENBRDENINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y12",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => DATA_MEM_Mram_MEM_ENBRDEN_INT
    );
  DATA_MEM_Mram_MEM_RSTBRSTINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y12",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => DATA_MEM_Mram_MEM_RSTBRST_INT
    );
  DATA_MEM_Mram_MEM : X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 36,
      DATA_WIDTH_B => 36,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "SDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X1Y12"
    )
    port map (
      RSTBRST => DATA_MEM_Mram_MEM_RSTBRST_INT,
      ENBRDEN => DATA_MEM_Mram_MEM_ENBRDEN_INT,
      REGCEA => DATA_MEM_Mram_MEM_REGCEA_INT,
      ENAWREN => DATA_MEM_Mram_MEM_ENAWREN_INT,
      CLKAWRCLK => DATA_MEM_Mram_MEM_CLKAWRCLK_INTNOT,
      CLKBRDCLK => DATA_MEM_Mram_MEM_CLKBRDCLK_INTNOT,
      REGCEBREGCE => DATA_MEM_Mram_MEM_REGCEBREGCE_INT,
      RSTA => DATA_MEM_Mram_MEM_RSTA_INT,
      WEAWEL(1) => dmem_write_enable_0,
      WEAWEL(0) => dmem_write_enable_0,
      WEBWEU(1) => dmem_write_enable_0,
      WEBWEU(0) => dmem_write_enable_0,
      ADDRAWRADDR(12) => dmem_address_wr_7_0,
      ADDRAWRADDR(11) => dmem_address_wr_6_0,
      ADDRAWRADDR(10) => dmem_address_wr_5_0,
      ADDRAWRADDR(9) => dmem_address_wr_4_0,
      ADDRAWRADDR(8) => dmem_address_wr_3_0,
      ADDRAWRADDR(7) => dmem_address_wr_2_0,
      ADDRAWRADDR(6) => dmem_address_wr_1_0,
      ADDRAWRADDR(5) => dmem_address_wr_0_0,
      ADDRAWRADDR(4) => DATA_MEM_Mram_MEM_ADDRAWRADDR4,
      ADDRAWRADDR(3) => DATA_MEM_Mram_MEM_ADDRAWRADDR3,
      ADDRAWRADDR(2) => DATA_MEM_Mram_MEM_ADDRAWRADDR2,
      ADDRAWRADDR(1) => DATA_MEM_Mram_MEM_ADDRAWRADDR1,
      ADDRAWRADDR(0) => DATA_MEM_Mram_MEM_ADDRAWRADDR0,
      DIPBDIP(1) => DATA_MEM_Mram_MEM_DIPBDIP1,
      DIPBDIP(0) => DATA_MEM_Mram_MEM_DIPBDIP0,
      DIBDI(15) => dmem_write_data_31_0,
      DIBDI(14) => dmem_write_data(30),
      DIBDI(13) => dmem_write_data(29),
      DIBDI(12) => dmem_write_data_28_0,
      DIBDI(11) => dmem_write_data(27),
      DIBDI(10) => dmem_write_data_26_0,
      DIBDI(9) => dmem_write_data(25),
      DIBDI(8) => dmem_write_data_24_0,
      DIBDI(7) => dmem_write_data(23),
      DIBDI(6) => dmem_write_data_22_0,
      DIBDI(5) => dmem_write_data(21),
      DIBDI(4) => dmem_write_data_20_0,
      DIBDI(3) => dmem_write_data_19_0,
      DIBDI(2) => dmem_write_data(18),
      DIBDI(1) => dmem_write_data_17_0,
      DIBDI(0) => dmem_write_data(16),
      DIADI(15) => dmem_write_data_15_0,
      DIADI(14) => dmem_write_data(14),
      DIADI(13) => dmem_write_data_13_0,
      DIADI(12) => dmem_write_data(12),
      DIADI(11) => dmem_write_data_11_0,
      DIADI(10) => dmem_write_data(10),
      DIADI(9) => dmem_write_data(9),
      DIADI(8) => dmem_write_data_8_0,
      DIADI(7) => dmem_write_data(7),
      DIADI(6) => dmem_write_data_6_0,
      DIADI(5) => dmem_write_data(5),
      DIADI(4) => dmem_write_data_4_0,
      DIADI(3) => dmem_write_data(3),
      DIADI(2) => dmem_write_data_2_0,
      DIADI(1) => dmem_write_data(1),
      DIADI(0) => dmem_write_data_0_0,
      ADDRBRDADDR(12) => dmem_address(7),
      ADDRBRDADDR(11) => dmem_address(6),
      ADDRBRDADDR(10) => dmem_address(5),
      ADDRBRDADDR(9) => dmem_address(4),
      ADDRBRDADDR(8) => dmem_address(3),
      ADDRBRDADDR(7) => dmem_address(2),
      ADDRBRDADDR(6) => dmem_address(1),
      ADDRBRDADDR(5) => dmem_address(0),
      ADDRBRDADDR(4) => DATA_MEM_Mram_MEM_ADDRBRDADDR4,
      ADDRBRDADDR(3) => DATA_MEM_Mram_MEM_ADDRBRDADDR3,
      ADDRBRDADDR(2) => DATA_MEM_Mram_MEM_ADDRBRDADDR2,
      ADDRBRDADDR(1) => DATA_MEM_Mram_MEM_ADDRBRDADDR1,
      ADDRBRDADDR(0) => DATA_MEM_Mram_MEM_ADDRBRDADDR0,
      DIPADIP(1) => DATA_MEM_Mram_MEM_DIPADIP1,
      DIPADIP(0) => DATA_MEM_Mram_MEM_DIPADIP0,
      DOADO(15) => dmem_data_in(15),
      DOADO(14) => dmem_data_in(14),
      DOADO(13) => dmem_data_in(13),
      DOADO(12) => dmem_data_in(12),
      DOADO(11) => dmem_data_in(11),
      DOADO(10) => dmem_data_in(10),
      DOADO(9) => dmem_data_in(9),
      DOADO(8) => dmem_data_in(8),
      DOADO(7) => dmem_data_in(7),
      DOADO(6) => dmem_data_in(6),
      DOADO(5) => dmem_data_in(5),
      DOADO(4) => dmem_data_in(4),
      DOADO(3) => dmem_data_in(3),
      DOADO(2) => dmem_data_in(2),
      DOADO(1) => dmem_data_in(1),
      DOADO(0) => dmem_data_in(0),
      DOPADOP(1) => DATA_MEM_Mram_MEM_DOPADOP1,
      DOPADOP(0) => DATA_MEM_Mram_MEM_DOPADOP0,
      DOPBDOP(1) => DATA_MEM_Mram_MEM_DOPBDOP1,
      DOPBDOP(0) => DATA_MEM_Mram_MEM_DOPBDOP0,
      DOBDO(15) => dmem_data_in(31),
      DOBDO(14) => dmem_data_in(30),
      DOBDO(13) => dmem_data_in(29),
      DOBDO(12) => dmem_data_in(28),
      DOBDO(11) => dmem_data_in(27),
      DOBDO(10) => dmem_data_in(26),
      DOBDO(9) => dmem_data_in(25),
      DOBDO(8) => dmem_data_in(24),
      DOBDO(7) => dmem_data_in(23),
      DOBDO(6) => dmem_data_in(22),
      DOBDO(5) => dmem_data_in(21),
      DOBDO(4) => dmem_data_in(20),
      DOBDO(3) => dmem_data_in(19),
      DOBDO(2) => dmem_data_in(18),
      DOBDO(1) => dmem_data_in(17),
      DOBDO(0) => dmem_data_in(16)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_RSTAINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_RSTA_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_REGCEBREGCEINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_REGCEBREGCE_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_CLKAWRCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X1Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_CLKAWRCLK_INTNOT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ENAWRENINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ENAWREN_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_REGCEAINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_REGCEA_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ENBRDENINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ENBRDEN_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_RSTBRSTINV : X_BUF
    generic map(
      LOC => "RAMB8_X1Y11",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_RSTBRST_INT
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS : X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 36,
      DATA_WIDTH_B => 36,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "SDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X1Y11"
    )
    port map (
      RSTBRST => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_RSTBRST_INT,
      ENBRDEN => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ENBRDEN_INT,
      REGCEA => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_REGCEA_INT,
      ENAWREN => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ENAWREN_INT,
      CLKAWRCLK => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_CLKAWRCLK_INTNOT,
      CLKBRDCLK => clk_BUFGP,
      REGCEBREGCE => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_REGCEBREGCE_INT,
      RSTA => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_RSTA_INT,
      WEAWEL(1) => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      WEAWEL(0) => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      WEBWEU(1) => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      WEBWEU(0) => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      ADDRAWRADDR(12) => GND,
      ADDRAWRADDR(11) => GND,
      ADDRAWRADDR(10) => GND,
      ADDRAWRADDR(9) => MIPS_SC_PROCESSOR_MEMWB_data_4_Q,
      ADDRAWRADDR(8) => MIPS_SC_PROCESSOR_MEMWB_data_3_Q,
      ADDRAWRADDR(7) => MIPS_SC_PROCESSOR_MEMWB_data_2_Q,
      ADDRAWRADDR(6) => MIPS_SC_PROCESSOR_MEMWB_data_1_Q,
      ADDRAWRADDR(5) => MIPS_SC_PROCESSOR_MEMWB_data_0_Q,
      ADDRAWRADDR(4) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR4,
      ADDRAWRADDR(3) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR3,
      ADDRAWRADDR(2) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR2,
      ADDRAWRADDR(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR1,
      ADDRAWRADDR(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRAWRADDR0,
      DIPBDIP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIPBDIP1,
      DIPBDIP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIPBDIP0,
      DIBDI(15) => MIPS_SC_PROCESSOR_ChosenWriteData(31),
      DIBDI(14) => MIPS_SC_PROCESSOR_ChosenWriteData(30),
      DIBDI(13) => MIPS_SC_PROCESSOR_ChosenWriteData(29),
      DIBDI(12) => MIPS_SC_PROCESSOR_ChosenWriteData(28),
      DIBDI(11) => MIPS_SC_PROCESSOR_ChosenWriteData(27),
      DIBDI(10) => MIPS_SC_PROCESSOR_ChosenWriteData(26),
      DIBDI(9) => MIPS_SC_PROCESSOR_ChosenWriteData(25),
      DIBDI(8) => MIPS_SC_PROCESSOR_ChosenWriteData(24),
      DIBDI(7) => MIPS_SC_PROCESSOR_ChosenWriteData(23),
      DIBDI(6) => MIPS_SC_PROCESSOR_ChosenWriteData(22),
      DIBDI(5) => MIPS_SC_PROCESSOR_ChosenWriteData(21),
      DIBDI(4) => MIPS_SC_PROCESSOR_ChosenWriteData(20),
      DIBDI(3) => MIPS_SC_PROCESSOR_ChosenWriteData(19),
      DIBDI(2) => MIPS_SC_PROCESSOR_ChosenWriteData(18),
      DIBDI(1) => MIPS_SC_PROCESSOR_ChosenWriteData(17),
      DIBDI(0) => MIPS_SC_PROCESSOR_ChosenWriteData(16),
      DIADI(15) => MIPS_SC_PROCESSOR_ChosenWriteData(15),
      DIADI(14) => MIPS_SC_PROCESSOR_ChosenWriteData(14),
      DIADI(13) => MIPS_SC_PROCESSOR_ChosenWriteData(13),
      DIADI(12) => MIPS_SC_PROCESSOR_ChosenWriteData(12),
      DIADI(11) => MIPS_SC_PROCESSOR_ChosenWriteData(11),
      DIADI(10) => MIPS_SC_PROCESSOR_ChosenWriteData(10),
      DIADI(9) => MIPS_SC_PROCESSOR_ChosenWriteData(9),
      DIADI(8) => MIPS_SC_PROCESSOR_ChosenWriteData(8),
      DIADI(7) => MIPS_SC_PROCESSOR_ChosenWriteData(7),
      DIADI(6) => MIPS_SC_PROCESSOR_ChosenWriteData(6),
      DIADI(5) => MIPS_SC_PROCESSOR_ChosenWriteData(5),
      DIADI(4) => MIPS_SC_PROCESSOR_ChosenWriteData(4),
      DIADI(3) => MIPS_SC_PROCESSOR_ChosenWriteData(3),
      DIADI(2) => MIPS_SC_PROCESSOR_ChosenWriteData(2),
      DIADI(1) => MIPS_SC_PROCESSOR_ChosenWriteData(1),
      DIADI(0) => MIPS_SC_PROCESSOR_ChosenWriteData(0),
      ADDRBRDADDR(12) => GND,
      ADDRBRDADDR(11) => GND,
      ADDRBRDADDR(10) => GND,
      ADDRBRDADDR(9) => instr_data_25_0_0_0,
      ADDRBRDADDR(8) => instr_data_24_0_0_0,
      ADDRBRDADDR(7) => instr_data_23_0_0_0,
      ADDRBRDADDR(6) => instr_data_22_0_0_0,
      ADDRBRDADDR(5) => instr_data_21_0_0_0,
      ADDRBRDADDR(4) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR4,
      ADDRBRDADDR(3) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR3,
      ADDRBRDADDR(2) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR2,
      ADDRBRDADDR(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR1,
      ADDRBRDADDR(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ADDRBRDADDR0,
      DIPADIP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIPADIP1,
      DIPADIP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DIPADIP0,
      DOADO(15) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_15_Q,
      DOADO(14) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_14_Q,
      DOADO(13) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_13_Q,
      DOADO(12) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_12_Q,
      DOADO(11) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_11_Q,
      DOADO(10) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_10_Q,
      DOADO(9) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_9_Q,
      DOADO(8) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_8_Q,
      DOADO(7) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_7_Q,
      DOADO(6) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_6_Q,
      DOADO(5) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_5_Q,
      DOADO(4) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_4_Q,
      DOADO(3) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_3_Q,
      DOADO(2) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_2_Q,
      DOADO(1) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_1_Q,
      DOADO(0) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_0_Q,
      DOPADOP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DOPADOP1,
      DOPADOP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DOPADOP0,
      DOPBDOP(1) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DOPBDOP1,
      DOPBDOP(0) => MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_DOPBDOP0,
      DOBDO(15) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_31_Q,
      DOBDO(14) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_30_Q,
      DOBDO(13) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_29_Q,
      DOBDO(12) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_28_Q,
      DOBDO(11) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_27_Q,
      DOBDO(10) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_26_Q,
      DOBDO(9) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_25_Q,
      DOBDO(8) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_24_Q,
      DOBDO(7) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_23_Q,
      DOBDO(6) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_22_Q,
      DOBDO(5) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_21_Q,
      DOBDO(4) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_20_Q,
      DOBDO(3) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_19_Q,
      DOBDO(2) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_18_Q,
      DOBDO(1) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_17_Q,
      DOBDO(0) => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_16_Q
    );
  INST_MEM_Mram_MEM1_RSTAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => INST_MEM_Mram_MEM1_RSTA_INT
    );
  INST_MEM_Mram_MEM1_REGCEBREGCEINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => INST_MEM_Mram_MEM1_REGCEBREGCE_INT
    );
  INST_MEM_Mram_MEM1_CLKBRDCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => INST_MEM_Mram_MEM1_CLKBRDCLK_INTNOT
    );
  INST_MEM_Mram_MEM1_CLKAWRCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP,
      O => INST_MEM_Mram_MEM1_CLKAWRCLK_INTNOT
    );
  INST_MEM_Mram_MEM1_ENAWRENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => INST_MEM_Mram_MEM1_ENAWREN_INT
    );
  INST_MEM_Mram_MEM1_REGCEAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => INST_MEM_Mram_MEM1_REGCEA_INT
    );
  INST_MEM_Mram_MEM1_ENBRDENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => INST_MEM_Mram_MEM1_ENBRDEN_INT
    );
  INST_MEM_Mram_MEM1_RSTBRSTINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => INST_MEM_Mram_MEM1_RSTBRST_INT
    );
  INST_MEM_Mram_MEM1 : X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 36,
      DATA_WIDTH_B => 36,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "SDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X0Y13"
    )
    port map (
      RSTBRST => INST_MEM_Mram_MEM1_RSTBRST_INT,
      ENBRDEN => INST_MEM_Mram_MEM1_ENBRDEN_INT,
      REGCEA => INST_MEM_Mram_MEM1_REGCEA_INT,
      ENAWREN => INST_MEM_Mram_MEM1_ENAWREN_INT,
      CLKAWRCLK => INST_MEM_Mram_MEM1_CLKAWRCLK_INTNOT,
      CLKBRDCLK => INST_MEM_Mram_MEM1_CLKBRDCLK_INTNOT,
      REGCEBREGCE => INST_MEM_Mram_MEM1_REGCEBREGCE_INT,
      RSTA => INST_MEM_Mram_MEM1_RSTA_INT,
      WEAWEL(1) => imem_write_enable_com,
      WEAWEL(0) => imem_write_enable_com,
      WEBWEU(1) => imem_write_enable_com,
      WEBWEU(0) => imem_write_enable_com,
      ADDRAWRADDR(12) => TDT4255_COM_write_addr(7),
      ADDRAWRADDR(11) => TDT4255_COM_write_addr(6),
      ADDRAWRADDR(10) => TDT4255_COM_write_addr(5),
      ADDRAWRADDR(9) => TDT4255_COM_write_addr(4),
      ADDRAWRADDR(8) => TDT4255_COM_write_addr(3),
      ADDRAWRADDR(7) => TDT4255_COM_write_addr(2),
      ADDRAWRADDR(6) => TDT4255_COM_write_addr(1),
      ADDRAWRADDR(5) => TDT4255_COM_write_addr(0),
      ADDRAWRADDR(4) => INST_MEM_Mram_MEM1_ADDRAWRADDR4,
      ADDRAWRADDR(3) => INST_MEM_Mram_MEM1_ADDRAWRADDR3,
      ADDRAWRADDR(2) => INST_MEM_Mram_MEM1_ADDRAWRADDR2,
      ADDRAWRADDR(1) => INST_MEM_Mram_MEM1_ADDRAWRADDR1,
      ADDRAWRADDR(0) => INST_MEM_Mram_MEM1_ADDRAWRADDR0,
      DIPBDIP(1) => INST_MEM_Mram_MEM1_DIPBDIP1,
      DIPBDIP(0) => INST_MEM_Mram_MEM1_DIPBDIP0,
      DIBDI(15) => TDT4255_COM_write_data(31),
      DIBDI(14) => TDT4255_COM_write_data(30),
      DIBDI(13) => TDT4255_COM_write_data(29),
      DIBDI(12) => TDT4255_COM_write_data(28),
      DIBDI(11) => TDT4255_COM_write_data(27),
      DIBDI(10) => TDT4255_COM_write_data(26),
      DIBDI(9) => TDT4255_COM_write_data(25),
      DIBDI(8) => TDT4255_COM_write_data(24),
      DIBDI(7) => TDT4255_COM_write_data(23),
      DIBDI(6) => TDT4255_COM_write_data(22),
      DIBDI(5) => TDT4255_COM_write_data(21),
      DIBDI(4) => TDT4255_COM_write_data(20),
      DIBDI(3) => TDT4255_COM_write_data(19),
      DIBDI(2) => TDT4255_COM_write_data(18),
      DIBDI(1) => TDT4255_COM_write_data(17),
      DIBDI(0) => TDT4255_COM_write_data(16),
      DIADI(15) => TDT4255_COM_write_data(15),
      DIADI(14) => TDT4255_COM_write_data(14),
      DIADI(13) => TDT4255_COM_write_data(13),
      DIADI(12) => TDT4255_COM_write_data(12),
      DIADI(11) => TDT4255_COM_write_data_11_0,
      DIADI(10) => TDT4255_COM_write_data_10_0,
      DIADI(9) => TDT4255_COM_write_data_9_0,
      DIADI(8) => TDT4255_COM_write_data_8_0,
      DIADI(7) => TDT4255_COM_write_data(7),
      DIADI(6) => TDT4255_COM_write_data(6),
      DIADI(5) => TDT4255_COM_write_data(5),
      DIADI(4) => TDT4255_COM_write_data(4),
      DIADI(3) => TDT4255_COM_write_data(3),
      DIADI(2) => TDT4255_COM_write_data(2),
      DIADI(1) => TDT4255_COM_write_data(1),
      DIADI(0) => TDT4255_COM_write_data(0),
      ADDRBRDADDR(12) => instr_addr2_7_0,
      ADDRBRDADDR(11) => instr_addr2_6_0,
      ADDRBRDADDR(10) => instr_addr2_5_0,
      ADDRBRDADDR(9) => instr_addr2_4_0,
      ADDRBRDADDR(8) => instr_addr2_3_0,
      ADDRBRDADDR(7) => instr_addr2_2_0,
      ADDRBRDADDR(6) => instr_addr2_1_0,
      ADDRBRDADDR(5) => instr_addr2_0_0,
      ADDRBRDADDR(4) => INST_MEM_Mram_MEM1_ADDRBRDADDR4,
      ADDRBRDADDR(3) => INST_MEM_Mram_MEM1_ADDRBRDADDR3,
      ADDRBRDADDR(2) => INST_MEM_Mram_MEM1_ADDRBRDADDR2,
      ADDRBRDADDR(1) => INST_MEM_Mram_MEM1_ADDRBRDADDR1,
      ADDRBRDADDR(0) => INST_MEM_Mram_MEM1_ADDRBRDADDR0,
      DIPADIP(1) => INST_MEM_Mram_MEM1_DIPADIP1,
      DIPADIP(0) => INST_MEM_Mram_MEM1_DIPADIP0,
      DOADO(15) => INST_MEM_Mram_MEM1_DOADO15,
      DOADO(14) => INST_MEM_Mram_MEM1_DOADO14,
      DOADO(13) => INST_MEM_Mram_MEM1_DOADO13,
      DOADO(12) => INST_MEM_Mram_MEM1_DOADO12,
      DOADO(11) => INST_MEM_Mram_MEM1_DOADO11,
      DOADO(10) => INST_MEM_Mram_MEM1_DOADO10,
      DOADO(9) => INST_MEM_Mram_MEM1_DOADO9,
      DOADO(8) => INST_MEM_Mram_MEM1_DOADO8,
      DOADO(7) => INST_MEM_Mram_MEM1_DOADO7,
      DOADO(6) => INST_MEM_Mram_MEM1_DOADO6,
      DOADO(5) => instr_data2_5_Q,
      DOADO(4) => instr_data2_4_Q,
      DOADO(3) => instr_data2_3_Q,
      DOADO(2) => instr_data2_2_Q,
      DOADO(1) => instr_data2_1_Q,
      DOADO(0) => instr_data2_0_Q,
      DOPADOP(1) => INST_MEM_Mram_MEM1_DOPADOP1,
      DOPADOP(0) => INST_MEM_Mram_MEM1_DOPADOP0,
      DOPBDOP(1) => INST_MEM_Mram_MEM1_DOPBDOP1,
      DOPBDOP(0) => INST_MEM_Mram_MEM1_DOPBDOP0,
      DOBDO(15) => INST_MEM_Mram_MEM1_DOBDO15,
      DOBDO(14) => INST_MEM_Mram_MEM1_DOBDO14,
      DOBDO(13) => INST_MEM_Mram_MEM1_DOBDO13,
      DOBDO(12) => INST_MEM_Mram_MEM1_DOBDO12,
      DOBDO(11) => INST_MEM_Mram_MEM1_DOBDO11,
      DOBDO(10) => INST_MEM_Mram_MEM1_DOBDO10,
      DOBDO(9) => instr_data2_25_Q,
      DOBDO(8) => instr_data2_24_Q,
      DOBDO(7) => instr_data2_23_Q,
      DOBDO(6) => instr_data2_22_Q,
      DOBDO(5) => instr_data2_21_Q,
      DOBDO(4) => instr_data2_20_Q,
      DOBDO(3) => instr_data2_19_Q,
      DOBDO(2) => instr_data2_18_Q,
      DOBDO(1) => instr_data2_17_Q,
      DOBDO(0) => instr_data2_16_Q
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"9009000000009009"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_9994,
      ADR1 => MIPS_SC_PROCESSOR_BranchAdder_9_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_9995,
      ADR3 => MIPS_SC_PROCESSOR_BranchAdder_10_Q,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_9996,
      ADR5 => MIPS_SC_PROCESSOR_BranchAdder_11_0,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_3_Q_646
    );
  ProtoComp32_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X2Y18"
    )
    port map (
      O => ProtoComp32_CYINITGND_0
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y18"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp32_CYINITGND_0,
      CO(3) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_Q_9993,
      CO(2) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_O_3_UNCONNECTED,
      O(2) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_O_2_UNCONNECTED,
      O(1) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_O_1_UNCONNECTED,
      O(0) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_O_0_UNCONNECTED,
      S(3) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_3_Q_646,
      S(2) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_2_Q_635,
      S(1) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_1_Q_653,
      S(0) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_0_Q_661
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"9009000000009009"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_9990,
      ADR1 => MIPS_SC_PROCESSOR_BranchAdder_6_Q,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_9991,
      ADR3 => MIPS_SC_PROCESSOR_BranchAdder_7_0,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_9992,
      ADR5 => MIPS_SC_PROCESSOR_BranchAdder_8_Q,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_2_Q_635
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"9009000000009009"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_9986,
      ADR1 => MIPS_SC_PROCESSOR_BranchAdder_3_Q,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_9988,
      ADR3 => MIPS_SC_PROCESSOR_BranchAdder_4_Q,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_9989,
      ADR5 => MIPS_SC_PROCESSOR_BranchAdder_5_0,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_1_Q_653
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"9009000000009009"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_9982,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_9983,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_9984,
      ADR3 => MIPS_SC_PROCESSOR_BranchAdder_1_Q,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_9985,
      ADR5 => MIPS_SC_PROCESSOR_BranchAdder_2_0,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_0_Q_661
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"F0FFFF0FF0FFFF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9612,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N9,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_7_Q_662
    );
  N0_13_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_13_D5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y19"
    )
    port map (
      CI => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_Q_9993,
      CYINIT => '0',
      CO(3) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_Q_10004,
      CO(2) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_O_3_UNCONNECTED,
      O(2) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_O_2_UNCONNECTED,
      O(1) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_O_1_UNCONNECTED,
      O(0) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_O_0_UNCONNECTED,
      S(3) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_7_Q_662,
      S(2) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_6_Q_669,
      S(1) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_5_Q_675,
      S(0) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_4_Q_682
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"FF3FFCFFFF3FFCFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_10002,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_10003,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N7,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_6_Q_669
    );
  N0_14_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_14_C5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"C0300C03C0300C03"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_10000,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR3 => MIPS_SC_PROCESSOR_BranchAdder_15_Q,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N7,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_5_Q_675
    );
  N0_15_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_15_B5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"9009000000009009"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_9997,
      ADR1 => MIPS_SC_PROCESSOR_BranchAdder_12_Q,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_9998,
      ADR3 => MIPS_SC_PROCESSOR_BranchAdder_13_0,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_9999,
      ADR5 => MIPS_SC_PROCESSOR_BranchAdder_14_Q,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_4_Q_682
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"BFFFFFFFFFFFFFFD"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_9367,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_9609,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_9610,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9612,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N9,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_Q_10005
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y20"
    )
    port map (
      CI => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_Q_10004,
      CYINIT => '0',
      CO(3) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_CO_3_UNCONNECTED,
      CO(2) => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o,
      CO(1) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_CO_0_UNCONNECTED,
      DI(3) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_DI_3_UNCONNECTED,
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_O_3_UNCONNECTED,
      O(2) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_O_2_UNCONNECTED,
      O(1) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_O_1_UNCONNECTED,
      O(0) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_O_0_UNCONNECTED,
      S(3) => NLW_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_S_3_UNCONNECTED,
      S(2) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_10_Q_701,
      S(1) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_9_Q_707,
      S(0) => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_rt_714
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"FF3FFCFFFF3FFCFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_9501,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_9353,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N13,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_10_Q_701
    );
  N0_10_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_10_C5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"BFFFFFFDBFFFFFFD"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_10006,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_10007,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_10008,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N111,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_9_Q_707
    );
  N0_11_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_11_B5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_Q_10005,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_rt_714
    );
  N0_12_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_12_A5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => X"9009000000009009"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(11),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(11),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(9),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(9),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(10),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(10),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_3_Q_721
    );
  ProtoComp35_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X16Y20"
    )
    port map (
      O => ProtoComp35_CYINITVCC_1
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y20"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp35_CYINITVCC_1,
      CO(3) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_Q_10024,
      CO(2) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_O_3_UNCONNECTED,
      O(2) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_O_2_UNCONNECTED,
      O(1) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_O_1_UNCONNECTED,
      O(0) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_O_0_UNCONNECTED,
      S(3) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_3_Q_721,
      S(2) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_2_Q_731,
      S(1) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_1_Q_739,
      S(0) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_0_Q_747
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => X"8241000000008241"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(6),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(7),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(7),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(6),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(8),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(8),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_2_Q_731
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => X"8040080420100201"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(5),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(4),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(3),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(5),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(3),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(4),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_1_Q_739
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => X"8040080420100201"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(1),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(0),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(2),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(1),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(2),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(0),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_0_Q_747
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => X"8200008241000041"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(21),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(23),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(23),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(22),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(22),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(21),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_7_Q_755
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y21"
    )
    port map (
      CI => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_Q_10024,
      CYINIT => '0',
      CO(3) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_Q_10048,
      CO(2) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_O_3_UNCONNECTED,
      O(2) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_O_2_UNCONNECTED,
      O(1) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_O_1_UNCONNECTED,
      O(0) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_O_0_UNCONNECTED,
      S(3) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_7_Q_755,
      S(2) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_6_Q_765,
      S(1) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_5_Q_773,
      S(0) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_4_Q_781
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => X"8400210000840021"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(19),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(20),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(19),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(18),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(20),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(18),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_6_Q_765
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => X"9009000000009009"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(15),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(15),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(16),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(16),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(17),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(17),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_5_Q_773
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => X"8020401008020401"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(13),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(14),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(12),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(14),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(12),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_4_Q_781
    );
  MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o,
      O => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y22"
    )
    port map (
      CI => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_Q_10048,
      CYINIT => '0',
      CO(3) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_CO_3_UNCONNECTED,
      CO(2) => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o,
      CO(1) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_CO_1_UNCONNECTED,
      CO(0) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_CO_0_UNCONNECTED,
      DI(3) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_O_3_UNCONNECTED,
      O(2) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_O_2_UNCONNECTED,
      O(1) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_O_1_UNCONNECTED,
      O(0) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_O_0_UNCONNECTED,
      S(3) => NLW_MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_S_3_UNCONNECTED,
      S(2) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_10_Q_790,
      S(1) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_9_Q_797,
      S(0) => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_8_Q_805
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y22",
      INIT => X"C30000C3C30000C3"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(30),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(30),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(31),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(31),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_10_Q_790
    );
  status_0_OBUF_1_183_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X16Y22",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_status_0_OBUF_1_183_C5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y22",
      INIT => X"8040201008040201"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(27),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(29),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(28),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(27),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(29),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(28),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_9_Q_797
    );
  MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y22",
      INIT => X"8008200240041001"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(25),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(26),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(24),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(24),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(26),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(25),
      O => MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_8_Q_805
    );
  MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2(3),
      O => instr_addr2_3_0
    );
  MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2(2),
      O => instr_addr2_2_0
    );
  MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2(1),
      O => instr_addr2_1_0
    );
  MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2(0),
      O => instr_addr2_0_0
    );
  MIPS_SC_PROCESSOR_COUNTER_data_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_COUNTER_data_3_rt_813
    );
  status_0_OBUF_1_188_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_status_0_OBUF_1_188_D5LUT_O_UNCONNECTED
    );
  ProtoComp38_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X2Y29"
    )
    port map (
      O => ProtoComp38_CYINITGND_0
    );
  MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y29"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp38_CYINITGND_0,
      CO(3) => MIPS_SC_PROCESSOR_Madd_imem_address2_cy(3),
      CO(2) => NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => instr_addr2(3),
      O(2) => instr_addr2(2),
      O(1) => instr_addr2(1),
      O(0) => instr_addr2(0),
      S(3) => MIPS_SC_PROCESSOR_COUNTER_data_3_rt_813,
      S(2) => MIPS_SC_PROCESSOR_COUNTER_data_2_rt_822,
      S(1) => MIPS_SC_PROCESSOR_COUNTER_data_1_rt_825,
      S(0) => MIPS_SC_PROCESSOR_Madd_imem_address2_lut(0)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_2_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_COUNTER_data_2_rt_822
    );
  status_0_OBUF_1_187_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_status_0_OBUF_1_187_C5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_COUNTER_data_1_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_COUNTER_data_1_rt_825
    );
  status_0_OBUF_1_186_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_status_0_OBUF_1_186_B5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_Madd_imem_address2_lut_0_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(0),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Madd_imem_address2_lut(0)
    );
  N0_9_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_9_A5LUT_O_UNCONNECTED
    );
  instr_addr2_7_instr_addr2_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2(7),
      O => instr_addr2_7_0
    );
  instr_addr2_7_instr_addr2_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2(6),
      O => instr_addr2_6_0
    );
  instr_addr2_7_instr_addr2_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2(5),
      O => instr_addr2_5_0
    );
  instr_addr2_7_instr_addr2_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => instr_addr2(4),
      O => instr_addr2_4_0
    );
  MIPS_SC_PROCESSOR_COUNTER_data_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => MIPS_SC_PROCESSOR_COUNTER_data(7),
      O => MIPS_SC_PROCESSOR_COUNTER_data_7_rt_835
    );
  MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y30"
    )
    port map (
      CI => MIPS_SC_PROCESSOR_Madd_imem_address2_cy(3),
      CYINIT => '0',
      CO(3) => NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => instr_addr2(7),
      O(2) => instr_addr2(6),
      O(1) => instr_addr2(5),
      O(0) => instr_addr2(4),
      S(3) => MIPS_SC_PROCESSOR_COUNTER_data_7_rt_835,
      S(2) => MIPS_SC_PROCESSOR_COUNTER_data_6_rt_842,
      S(1) => MIPS_SC_PROCESSOR_COUNTER_data_5_rt_845,
      S(0) => MIPS_SC_PROCESSOR_COUNTER_data_4_rt_848
    );
  MIPS_SC_PROCESSOR_COUNTER_data_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(6),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_COUNTER_data_6_rt_842
    );
  status_0_OBUF_1_191_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_status_0_OBUF_1_191_C5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_COUNTER_data_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_COUNTER_data_5_rt_845
    );
  status_0_OBUF_1_190_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_status_0_OBUF_1_190_B5LUT_O_UNCONNECTED
    );
  MIPS_SC_PROCESSOR_COUNTER_data_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_COUNTER_data_4_rt_848
    );
  status_0_OBUF_1_189_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_status_0_OBUF_1_189_A5LUT_O_UNCONNECTED
    );
  bus_data_out_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD104"
    )
    port map (
      I => TDT4255_COM_bus_data_out(0),
      O => bus_data_out(0)
    );
  bus_data_out_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD105"
    )
    port map (
      I => TDT4255_COM_bus_data_out(1),
      O => bus_data_out(1)
    );
  bus_data_out_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD106"
    )
    port map (
      I => TDT4255_COM_bus_data_out(2),
      O => bus_data_out(2)
    );
  bus_data_out_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD107"
    )
    port map (
      I => TDT4255_COM_bus_data_out(3),
      O => bus_data_out(3)
    );
  bus_data_out_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD108"
    )
    port map (
      I => TDT4255_COM_bus_data_out(4),
      O => bus_data_out(4)
    );
  bus_data_out_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD109"
    )
    port map (
      I => TDT4255_COM_bus_data_out(5),
      O => bus_data_out(5)
    );
  bus_data_out_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD110"
    )
    port map (
      I => TDT4255_COM_bus_data_out(6),
      O => bus_data_out(6)
    );
  bus_data_out_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD111"
    )
    port map (
      I => TDT4255_COM_bus_data_out(7),
      O => bus_data_out(7)
    );
  bus_data_out_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD112"
    )
    port map (
      I => TDT4255_COM_bus_data_out(8),
      O => bus_data_out(8)
    );
  bus_data_out_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD113"
    )
    port map (
      I => TDT4255_COM_bus_data_out(9),
      O => bus_data_out(9)
    );
  bus_data_out_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD114"
    )
    port map (
      I => TDT4255_COM_bus_data_out(10),
      O => bus_data_out(10)
    );
  bus_data_out_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD115"
    )
    port map (
      I => TDT4255_COM_bus_data_out(11),
      O => bus_data_out(11)
    );
  bus_data_out_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD190"
    )
    port map (
      I => TDT4255_COM_bus_data_out(20),
      O => bus_data_out(20)
    );
  bus_data_out_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD116"
    )
    port map (
      I => TDT4255_COM_bus_data_out(12),
      O => bus_data_out(12)
    );
  bus_data_out_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD191"
    )
    port map (
      I => TDT4255_COM_bus_data_out(21),
      O => bus_data_out(21)
    );
  bus_data_out_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD117"
    )
    port map (
      I => TDT4255_COM_bus_data_out(13),
      O => bus_data_out(13)
    );
  bus_data_out_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD200"
    )
    port map (
      I => TDT4255_COM_bus_data_out(30),
      O => bus_data_out(30)
    );
  bus_data_out_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD192"
    )
    port map (
      I => TDT4255_COM_bus_data_out(22),
      O => bus_data_out(22)
    );
  bus_data_out_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD118"
    )
    port map (
      I => TDT4255_COM_bus_data_out(14),
      O => bus_data_out(14)
    );
  bus_data_out_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD201"
    )
    port map (
      I => TDT4255_COM_bus_data_out(31),
      O => bus_data_out(31)
    );
  bus_data_out_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD193"
    )
    port map (
      I => TDT4255_COM_bus_data_out(23),
      O => bus_data_out(23)
    );
  bus_data_out_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD119"
    )
    port map (
      I => TDT4255_COM_bus_data_out(15),
      O => bus_data_out(15)
    );
  bus_data_out_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD194"
    )
    port map (
      I => TDT4255_COM_bus_data_out(24),
      O => bus_data_out(24)
    );
  bus_data_out_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD120"
    )
    port map (
      I => TDT4255_COM_bus_data_out(16),
      O => bus_data_out(16)
    );
  bus_data_out_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD202"
    )
    port map (
      I => TDT4255_COM_bus_data_out(25),
      O => bus_data_out(25)
    );
  bus_data_out_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD121"
    )
    port map (
      I => TDT4255_COM_bus_data_out(17),
      O => bus_data_out(17)
    );
  command_0_IBUF : X_BUF
    generic map(
      LOC => "PAD1",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_0_IBUF_907,
      I => command(0)
    );
  ProtoComp41_IMUX : X_BUF
    generic map(
      LOC => "PAD1",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_0_IBUF_907,
      O => command_0_IBUF_0
    );
  bus_data_out_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD196"
    )
    port map (
      I => TDT4255_COM_bus_data_out(26),
      O => bus_data_out(26)
    );
  bus_data_out_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD122"
    )
    port map (
      I => TDT4255_COM_bus_data_out(18),
      O => bus_data_out(18)
    );
  command_1_IBUF : X_BUF
    generic map(
      LOC => "PAD2",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_1_IBUF_914,
      I => command(1)
    );
  ProtoComp41_IMUX_1 : X_BUF
    generic map(
      LOC => "PAD2",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_1_IBUF_914,
      O => command_1_IBUF_0
    );
  bus_data_out_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD197"
    )
    port map (
      I => TDT4255_COM_bus_data_out(27),
      O => bus_data_out(27)
    );
  bus_data_out_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD189"
    )
    port map (
      I => TDT4255_COM_bus_data_out(19),
      O => bus_data_out(19)
    );
  command_2_IBUF : X_BUF
    generic map(
      LOC => "PAD3",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_2_IBUF_921,
      I => command(2)
    );
  ProtoComp41_IMUX_2 : X_BUF
    generic map(
      LOC => "PAD3",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_2_IBUF_921,
      O => command_2_IBUF_0
    );
  bus_data_out_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD198"
    )
    port map (
      I => TDT4255_COM_bus_data_out(28),
      O => bus_data_out(28)
    );
  command_3_IBUF : X_BUF
    generic map(
      LOC => "PAD4",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_3_IBUF_926,
      I => command(3)
    );
  ProtoComp41_IMUX_3 : X_BUF
    generic map(
      LOC => "PAD4",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_3_IBUF_926,
      O => command_3_IBUF_0
    );
  bus_data_out_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD199"
    )
    port map (
      I => TDT4255_COM_bus_data_out(29),
      O => bus_data_out(29)
    );
  command_4_IBUF : X_BUF
    generic map(
      LOC => "PAD5",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_4_IBUF_931,
      I => command(4)
    );
  ProtoComp41_IMUX_4 : X_BUF
    generic map(
      LOC => "PAD5",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_4_IBUF_931,
      O => command_4_IBUF_0
    );
  command_5_IBUF : X_BUF
    generic map(
      LOC => "PAD6",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_5_IBUF_934,
      I => command(5)
    );
  ProtoComp41_IMUX_5 : X_BUF
    generic map(
      LOC => "PAD6",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_5_IBUF_934,
      O => command_5_IBUF_0
    );
  command_6_IBUF : X_BUF
    generic map(
      LOC => "PAD7",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_6_IBUF_937,
      I => command(6)
    );
  ProtoComp41_IMUX_6 : X_BUF
    generic map(
      LOC => "PAD7",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_6_IBUF_937,
      O => command_6_IBUF_0
    );
  command_7_IBUF : X_BUF
    generic map(
      LOC => "PAD8",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_7_IBUF_940,
      I => command(7)
    );
  ProtoComp41_IMUX_7 : X_BUF
    generic map(
      LOC => "PAD8",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_7_IBUF_940,
      O => command_7_IBUF_0
    );
  command_8_IBUF : X_BUF
    generic map(
      LOC => "PAD9",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_8_IBUF_943,
      I => command(8)
    );
  ProtoComp41_IMUX_8 : X_BUF
    generic map(
      LOC => "PAD9",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_8_IBUF_943,
      O => command_8_IBUF_0
    );
  command_9_IBUF : X_BUF
    generic map(
      LOC => "PAD10",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_9_IBUF_946,
      I => command(9)
    );
  ProtoComp41_IMUX_9 : X_BUF
    generic map(
      LOC => "PAD10",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_9_IBUF_946,
      O => command_9_IBUF_0
    );
  bus_address_in_30_IBUF : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_address_in_30_IBUF_949,
      I => bus_address_in(30)
    );
  ProtoComp41_IMUX_10 : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_30_IBUF_949,
      O => bus_address_in_30_IBUF_0
    );
  bus_address_in_31_IBUF : X_BUF
    generic map(
      LOC => "PAD209",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_address_in_31_IBUF_952,
      I => bus_address_in(31)
    );
  ProtoComp41_IMUX_11 : X_BUF
    generic map(
      LOC => "PAD209",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_31_IBUF_952,
      O => bus_address_in_31_IBUF_0
    );
  bus_address_in_24_IBUF : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_address_in_24_IBUF_955,
      I => bus_address_in(24)
    );
  ProtoComp41_IMUX_12 : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_24_IBUF_955,
      O => bus_address_in_24_IBUF_0
    );
  bus_address_in_25_IBUF : X_BUF
    generic map(
      LOC => "PAD206",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_address_in_25_IBUF_958,
      I => bus_address_in(25)
    );
  ProtoComp41_IMUX_13 : X_BUF
    generic map(
      LOC => "PAD206",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_25_IBUF_958,
      O => bus_address_in_25_IBUF_0
    );
  bus_address_in_26_IBUF : X_BUF
    generic map(
      LOC => "PAD204",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_address_in_26_IBUF_961,
      I => bus_address_in(26)
    );
  ProtoComp41_IMUX_14 : X_BUF
    generic map(
      LOC => "PAD204",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_26_IBUF_961,
      O => bus_address_in_26_IBUF_0
    );
  bus_address_in_27_IBUF : X_BUF
    generic map(
      LOC => "PAD205",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_address_in_27_IBUF_964,
      I => bus_address_in(27)
    );
  ProtoComp41_IMUX_15 : X_BUF
    generic map(
      LOC => "PAD205",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_27_IBUF_964,
      O => bus_address_in_27_IBUF_0
    );
  bus_address_in_28_IBUF : X_BUF
    generic map(
      LOC => "PAD210",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_address_in_28_IBUF_967,
      I => bus_address_in(28)
    );
  ProtoComp41_IMUX_16 : X_BUF
    generic map(
      LOC => "PAD210",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_28_IBUF_967,
      O => bus_address_in_28_IBUF_0
    );
  bus_address_in_29_IBUF : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_address_in_29_IBUF_970,
      I => bus_address_in(29)
    );
  ProtoComp41_IMUX_17 : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_address_in_29_IBUF_970,
      O => bus_address_in_29_IBUF_0
    );
  bus_data_in_10_IBUF : X_BUF
    generic map(
      LOC => "PAD45",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_10_IBUF_973,
      I => bus_data_in(10)
    );
  ProtoComp41_IMUX_18 : X_BUF
    generic map(
      LOC => "PAD45",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_10_IBUF_973,
      O => bus_data_in_10_IBUF_0
    );
  bus_data_in_11_IBUF : X_BUF
    generic map(
      LOC => "PAD46",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_11_IBUF_976,
      I => bus_data_in(11)
    );
  ProtoComp41_IMUX_19 : X_BUF
    generic map(
      LOC => "PAD46",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_11_IBUF_976,
      O => bus_data_in_11_IBUF_0
    );
  bus_data_in_20_IBUF : X_BUF
    generic map(
      LOC => "PAD59",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_20_IBUF_979,
      I => bus_data_in(20)
    );
  ProtoComp41_IMUX_20 : X_BUF
    generic map(
      LOC => "PAD59",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_20_IBUF_979,
      O => bus_data_in_20_IBUF_0
    );
  bus_data_in_12_IBUF : X_BUF
    generic map(
      LOC => "PAD47",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_12_IBUF_982,
      I => bus_data_in(12)
    );
  ProtoComp41_IMUX_21 : X_BUF
    generic map(
      LOC => "PAD47",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_12_IBUF_982,
      O => bus_data_in_12_IBUF_0
    );
  bus_data_in_21_IBUF : X_BUF
    generic map(
      LOC => "PAD60",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_21_IBUF_985,
      I => bus_data_in(21)
    );
  ProtoComp41_IMUX_22 : X_BUF
    generic map(
      LOC => "PAD60",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_21_IBUF_985,
      O => bus_data_in_21_IBUF_0
    );
  bus_data_in_13_IBUF : X_BUF
    generic map(
      LOC => "PAD48",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_13_IBUF_988,
      I => bus_data_in(13)
    );
  ProtoComp41_IMUX_23 : X_BUF
    generic map(
      LOC => "PAD48",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_13_IBUF_988,
      O => bus_data_in_13_IBUF_0
    );
  bus_data_in_30_IBUF : X_BUF
    generic map(
      LOC => "PAD69",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_30_IBUF_991,
      I => bus_data_in(30)
    );
  ProtoComp41_IMUX_24 : X_BUF
    generic map(
      LOC => "PAD69",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_30_IBUF_991,
      O => bus_data_in_30_IBUF_0
    );
  bus_data_in_22_IBUF : X_BUF
    generic map(
      LOC => "PAD61",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_22_IBUF_994,
      I => bus_data_in(22)
    );
  ProtoComp41_IMUX_25 : X_BUF
    generic map(
      LOC => "PAD61",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_22_IBUF_994,
      O => bus_data_in_22_IBUF_0
    );
  bus_data_in_14_IBUF : X_BUF
    generic map(
      LOC => "PAD53",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_14_IBUF_997,
      I => bus_data_in(14)
    );
  ProtoComp41_IMUX_26 : X_BUF
    generic map(
      LOC => "PAD53",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_14_IBUF_997,
      O => bus_data_in_14_IBUF_0
    );
  bus_data_in_31_IBUF : X_BUF
    generic map(
      LOC => "PAD70",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_31_IBUF_1000,
      I => bus_data_in(31)
    );
  ProtoComp41_IMUX_27 : X_BUF
    generic map(
      LOC => "PAD70",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_31_IBUF_1000,
      O => bus_data_in_31_IBUF_0
    );
  bus_data_in_23_IBUF : X_BUF
    generic map(
      LOC => "PAD62",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_23_IBUF_1003,
      I => bus_data_in(23)
    );
  ProtoComp41_IMUX_28 : X_BUF
    generic map(
      LOC => "PAD62",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_23_IBUF_1003,
      O => bus_data_in_23_IBUF_0
    );
  bus_data_in_15_IBUF : X_BUF
    generic map(
      LOC => "PAD54",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_15_IBUF_1006,
      I => bus_data_in(15)
    );
  ProtoComp41_IMUX_29 : X_BUF
    generic map(
      LOC => "PAD54",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_15_IBUF_1006,
      O => bus_data_in_15_IBUF_0
    );
  bus_data_in_24_IBUF : X_BUF
    generic map(
      LOC => "PAD63",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_24_IBUF_1009,
      I => bus_data_in(24)
    );
  ProtoComp41_IMUX_30 : X_BUF
    generic map(
      LOC => "PAD63",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_24_IBUF_1009,
      O => bus_data_in_24_IBUF_0
    );
  bus_data_in_16_IBUF : X_BUF
    generic map(
      LOC => "PAD55",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_16_IBUF_1012,
      I => bus_data_in(16)
    );
  ProtoComp41_IMUX_31 : X_BUF
    generic map(
      LOC => "PAD55",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_16_IBUF_1012,
      O => bus_data_in_16_IBUF_0
    );
  bus_data_in_25_IBUF : X_BUF
    generic map(
      LOC => "PAD64",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_25_IBUF_1015,
      I => bus_data_in(25)
    );
  ProtoComp41_IMUX_32 : X_BUF
    generic map(
      LOC => "PAD64",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_25_IBUF_1015,
      O => bus_data_in_25_IBUF_0
    );
  bus_data_in_17_IBUF : X_BUF
    generic map(
      LOC => "PAD56",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_17_IBUF_1018,
      I => bus_data_in(17)
    );
  ProtoComp41_IMUX_33 : X_BUF
    generic map(
      LOC => "PAD56",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_17_IBUF_1018,
      O => bus_data_in_17_IBUF_0
    );
  bus_data_in_26_IBUF : X_BUF
    generic map(
      LOC => "PAD65",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_26_IBUF_1021,
      I => bus_data_in(26)
    );
  ProtoComp41_IMUX_34 : X_BUF
    generic map(
      LOC => "PAD65",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_26_IBUF_1021,
      O => bus_data_in_26_IBUF_0
    );
  bus_data_in_18_IBUF : X_BUF
    generic map(
      LOC => "PAD57",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_18_IBUF_1024,
      I => bus_data_in(18)
    );
  ProtoComp41_IMUX_35 : X_BUF
    generic map(
      LOC => "PAD57",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_18_IBUF_1024,
      O => bus_data_in_18_IBUF_0
    );
  bus_data_in_27_IBUF : X_BUF
    generic map(
      LOC => "PAD66",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_27_IBUF_1027,
      I => bus_data_in(27)
    );
  ProtoComp41_IMUX_36 : X_BUF
    generic map(
      LOC => "PAD66",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_27_IBUF_1027,
      O => bus_data_in_27_IBUF_0
    );
  bus_data_in_19_IBUF : X_BUF
    generic map(
      LOC => "PAD58",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_19_IBUF_1030,
      I => bus_data_in(19)
    );
  ProtoComp41_IMUX_37 : X_BUF
    generic map(
      LOC => "PAD58",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_19_IBUF_1030,
      O => bus_data_in_19_IBUF_0
    );
  bus_data_in_28_IBUF : X_BUF
    generic map(
      LOC => "PAD67",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_28_IBUF_1033,
      I => bus_data_in(28)
    );
  ProtoComp41_IMUX_38 : X_BUF
    generic map(
      LOC => "PAD67",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_28_IBUF_1033,
      O => bus_data_in_28_IBUF_0
    );
  bus_data_in_29_IBUF : X_BUF
    generic map(
      LOC => "PAD71",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_29_IBUF_1036,
      I => bus_data_in(29)
    );
  ProtoComp41_IMUX_39 : X_BUF
    generic map(
      LOC => "PAD71",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_29_IBUF_1036,
      O => bus_data_in_29_IBUF_0
    );
  command_10_IBUF : X_BUF
    generic map(
      LOC => "PAD11",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_10_IBUF_1039,
      I => command(10)
    );
  ProtoComp41_IMUX_40 : X_BUF
    generic map(
      LOC => "PAD11",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_10_IBUF_1039,
      O => command_10_IBUF_0
    );
  command_11_IBUF : X_BUF
    generic map(
      LOC => "PAD12",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_11_IBUF_1042,
      I => command(11)
    );
  ProtoComp41_IMUX_41 : X_BUF
    generic map(
      LOC => "PAD12",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_11_IBUF_1042,
      O => command_11_IBUF_0
    );
  command_20_IBUF : X_BUF
    generic map(
      LOC => "PAD17",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_20_IBUF_1045,
      I => command(20)
    );
  ProtoComp41_IMUX_42 : X_BUF
    generic map(
      LOC => "PAD17",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_20_IBUF_1045,
      O => command_20_IBUF_0
    );
  command_12_IBUF : X_BUF
    generic map(
      LOC => "PAD13",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_12_IBUF_1048,
      I => command(12)
    );
  ProtoComp41_IMUX_43 : X_BUF
    generic map(
      LOC => "PAD13",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_12_IBUF_1048,
      O => command_12_IBUF_0
    );
  command_21_IBUF : X_BUF
    generic map(
      LOC => "PAD22",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_21_IBUF_1051,
      I => command(21)
    );
  ProtoComp41_IMUX_44 : X_BUF
    generic map(
      LOC => "PAD22",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_21_IBUF_1051,
      O => command_21_IBUF_0
    );
  command_13_IBUF : X_BUF
    generic map(
      LOC => "PAD14",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_13_IBUF_1054,
      I => command(13)
    );
  ProtoComp41_IMUX_45 : X_BUF
    generic map(
      LOC => "PAD14",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_13_IBUF_1054,
      O => command_13_IBUF_0
    );
  command_30_IBUF : X_BUF
    generic map(
      LOC => "PAD33",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_30_IBUF_1057,
      I => command(30)
    );
  ProtoComp41_IMUX_46 : X_BUF
    generic map(
      LOC => "PAD33",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_30_IBUF_1057,
      O => command_30_IBUF_0
    );
  command_22_IBUF : X_BUF
    generic map(
      LOC => "PAD25",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_22_IBUF_1060,
      I => command(22)
    );
  ProtoComp41_IMUX_47 : X_BUF
    generic map(
      LOC => "PAD25",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_22_IBUF_1060,
      O => command_22_IBUF_0
    );
  command_14_IBUF : X_BUF
    generic map(
      LOC => "PAD15",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_14_IBUF_1063,
      I => command(14)
    );
  ProtoComp41_IMUX_48 : X_BUF
    generic map(
      LOC => "PAD15",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_14_IBUF_1063,
      O => command_14_IBUF_0
    );
  command_31_IBUF : X_BUF
    generic map(
      LOC => "PAD34",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_31_IBUF_1066,
      I => command(31)
    );
  ProtoComp41_IMUX_49 : X_BUF
    generic map(
      LOC => "PAD34",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_31_IBUF_1066,
      O => command_31_IBUF_0
    );
  command_23_IBUF : X_BUF
    generic map(
      LOC => "PAD26",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_23_IBUF_1069,
      I => command(23)
    );
  ProtoComp41_IMUX_50 : X_BUF
    generic map(
      LOC => "PAD26",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_23_IBUF_1069,
      O => command_23_IBUF_0
    );
  command_15_IBUF : X_BUF
    generic map(
      LOC => "PAD16",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_15_IBUF_1072,
      I => command(15)
    );
  ProtoComp41_IMUX_51 : X_BUF
    generic map(
      LOC => "PAD16",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_15_IBUF_1072,
      O => command_15_IBUF_0
    );
  command_24_IBUF : X_BUF
    generic map(
      LOC => "PAD27",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_24_IBUF_1075,
      I => command(24)
    );
  ProtoComp41_IMUX_52 : X_BUF
    generic map(
      LOC => "PAD27",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_24_IBUF_1075,
      O => command_24_IBUF_0
    );
  command_16_IBUF : X_BUF
    generic map(
      LOC => "PAD21",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_16_IBUF_1078,
      I => command(16)
    );
  ProtoComp41_IMUX_53 : X_BUF
    generic map(
      LOC => "PAD21",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_16_IBUF_1078,
      O => command_16_IBUF_0
    );
  command_25_IBUF : X_BUF
    generic map(
      LOC => "PAD28",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_25_IBUF_1081,
      I => command(25)
    );
  ProtoComp41_IMUX_54 : X_BUF
    generic map(
      LOC => "PAD28",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_25_IBUF_1081,
      O => command_25_IBUF_0
    );
  command_17_IBUF : X_BUF
    generic map(
      LOC => "PAD18",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_17_IBUF_1084,
      I => command(17)
    );
  ProtoComp41_IMUX_55 : X_BUF
    generic map(
      LOC => "PAD18",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_17_IBUF_1084,
      O => command_17_IBUF_0
    );
  command_26_IBUF : X_BUF
    generic map(
      LOC => "PAD29",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_26_IBUF_1087,
      I => command(26)
    );
  ProtoComp41_IMUX_56 : X_BUF
    generic map(
      LOC => "PAD29",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_26_IBUF_1087,
      O => command_26_IBUF_0
    );
  command_18_IBUF : X_BUF
    generic map(
      LOC => "PAD19",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_18_IBUF_1090,
      I => command(18)
    );
  ProtoComp41_IMUX_57 : X_BUF
    generic map(
      LOC => "PAD19",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_18_IBUF_1090,
      O => command_18_IBUF_0
    );
  command_27_IBUF : X_BUF
    generic map(
      LOC => "PAD30",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_27_IBUF_1093,
      I => command(27)
    );
  ProtoComp41_IMUX_58 : X_BUF
    generic map(
      LOC => "PAD30",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_27_IBUF_1093,
      O => command_27_IBUF_0
    );
  command_19_IBUF : X_BUF
    generic map(
      LOC => "PAD20",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_19_IBUF_1096,
      I => command(19)
    );
  ProtoComp41_IMUX_59 : X_BUF
    generic map(
      LOC => "PAD20",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_19_IBUF_1096,
      O => command_19_IBUF_0
    );
  command_28_IBUF : X_BUF
    generic map(
      LOC => "PAD31",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_28_IBUF_1099,
      I => command(28)
    );
  ProtoComp41_IMUX_60 : X_BUF
    generic map(
      LOC => "PAD31",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_28_IBUF_1099,
      O => command_28_IBUF_0
    );
  command_29_IBUF : X_BUF
    generic map(
      LOC => "PAD32",
      PATHPULSE => 321 ps
    )
    port map (
      O => command_29_IBUF_1102,
      I => command(29)
    );
  ProtoComp41_IMUX_61 : X_BUF
    generic map(
      LOC => "PAD32",
      PATHPULSE => 321 ps
    )
    port map (
      I => command_29_IBUF_1102,
      O => command_29_IBUF_0
    );
  reset_IBUF : X_BUF
    generic map(
      LOC => "PAD68",
      PATHPULSE => 321 ps
    )
    port map (
      O => reset_IBUF_1105,
      I => reset
    );
  ProtoComp41_IMUX_62 : X_BUF
    generic map(
      LOC => "PAD68",
      PATHPULSE => 321 ps
    )
    port map (
      I => reset_IBUF_1105,
      O => reset_IBUF_0
    );
  bus_data_in_0_IBUF : X_BUF
    generic map(
      LOC => "PAD35",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_0_IBUF_1108,
      I => bus_data_in(0)
    );
  ProtoComp41_IMUX_63 : X_BUF
    generic map(
      LOC => "PAD35",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_0_IBUF_1108,
      O => bus_data_in_0_IBUF_0
    );
  bus_data_in_1_IBUF : X_BUF
    generic map(
      LOC => "PAD36",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_1_IBUF_1111,
      I => bus_data_in(1)
    );
  ProtoComp41_IMUX_64 : X_BUF
    generic map(
      LOC => "PAD36",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_1_IBUF_1111,
      O => bus_data_in_1_IBUF_0
    );
  bus_data_in_2_IBUF : X_BUF
    generic map(
      LOC => "PAD37",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_2_IBUF_1114,
      I => bus_data_in(2)
    );
  ProtoComp41_IMUX_65 : X_BUF
    generic map(
      LOC => "PAD37",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_2_IBUF_1114,
      O => bus_data_in_2_IBUF_0
    );
  bus_data_in_3_IBUF : X_BUF
    generic map(
      LOC => "PAD38",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_3_IBUF_1117,
      I => bus_data_in(3)
    );
  ProtoComp41_IMUX_66 : X_BUF
    generic map(
      LOC => "PAD38",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_3_IBUF_1117,
      O => bus_data_in_3_IBUF_0
    );
  bus_data_in_4_IBUF : X_BUF
    generic map(
      LOC => "PAD39",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_4_IBUF_1120,
      I => bus_data_in(4)
    );
  ProtoComp41_IMUX_67 : X_BUF
    generic map(
      LOC => "PAD39",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_4_IBUF_1120,
      O => bus_data_in_4_IBUF_0
    );
  bus_data_in_5_IBUF : X_BUF
    generic map(
      LOC => "PAD40",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_5_IBUF_1123,
      I => bus_data_in(5)
    );
  ProtoComp41_IMUX_68 : X_BUF
    generic map(
      LOC => "PAD40",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_5_IBUF_1123,
      O => bus_data_in_5_IBUF_0
    );
  bus_data_in_6_IBUF : X_BUF
    generic map(
      LOC => "PAD41",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_6_IBUF_1126,
      I => bus_data_in(6)
    );
  ProtoComp41_IMUX_69 : X_BUF
    generic map(
      LOC => "PAD41",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_6_IBUF_1126,
      O => bus_data_in_6_IBUF_0
    );
  bus_data_in_7_IBUF : X_BUF
    generic map(
      LOC => "PAD42",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_7_IBUF_1129,
      I => bus_data_in(7)
    );
  ProtoComp41_IMUX_70 : X_BUF
    generic map(
      LOC => "PAD42",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_7_IBUF_1129,
      O => bus_data_in_7_IBUF_0
    );
  bus_data_in_8_IBUF : X_BUF
    generic map(
      LOC => "PAD43",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_8_IBUF_1132,
      I => bus_data_in(8)
    );
  ProtoComp41_IMUX_71 : X_BUF
    generic map(
      LOC => "PAD43",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_8_IBUF_1132,
      O => bus_data_in_8_IBUF_0
    );
  bus_data_in_9_IBUF : X_BUF
    generic map(
      LOC => "PAD44",
      PATHPULSE => 321 ps
    )
    port map (
      O => bus_data_in_9_IBUF_1135,
      I => bus_data_in(9)
    );
  ProtoComp41_IMUX_72 : X_BUF
    generic map(
      LOC => "PAD44",
      PATHPULSE => 321 ps
    )
    port map (
      I => bus_data_in_9_IBUF_1135,
      O => bus_data_in_9_IBUF_0
    );
  clk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 321 ps
    )
    port map (
      O => clk_BUFGP_IBUFG_1138,
      I => clk
    );
  ProtoComp41_IMUX_73 : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP_IBUFG_1138,
      O => clk_BUFGP_IBUFG_0
    );
  status_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD82"
    )
    port map (
      I => '0',
      O => status(10)
    );
  status_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD83"
    )
    port map (
      I => '0',
      O => status(11)
    );
  status_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD92"
    )
    port map (
      I => '0',
      O => status(20)
    );
  status_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD84"
    )
    port map (
      I => '0',
      O => status(12)
    );
  status_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD93"
    )
    port map (
      I => '0',
      O => status(21)
    );
  status_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD85"
    )
    port map (
      I => '0',
      O => status(13)
    );
  status_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD102"
    )
    port map (
      I => TDT4255_COM_status_0_0,
      O => status(30)
    );
  status_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD94"
    )
    port map (
      I => '0',
      O => status(22)
    );
  status_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD86"
    )
    port map (
      I => '0',
      O => status(14)
    );
  status_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD103"
    )
    port map (
      I => TDT4255_COM_status_1_0,
      O => status(31)
    );
  status_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD95"
    )
    port map (
      I => '0',
      O => status(23)
    );
  status_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD87"
    )
    port map (
      I => '0',
      O => status(15)
    );
  status_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD96"
    )
    port map (
      I => '0',
      O => status(24)
    );
  status_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD88"
    )
    port map (
      I => '0',
      O => status(16)
    );
  status_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD97"
    )
    port map (
      I => '0',
      O => status(25)
    );
  status_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD89"
    )
    port map (
      I => '0',
      O => status(17)
    );
  status_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD98"
    )
    port map (
      I => '0',
      O => status(26)
    );
  status_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD90"
    )
    port map (
      I => '0',
      O => status(18)
    );
  status_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD99"
    )
    port map (
      I => '0',
      O => status(27)
    );
  status_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD91"
    )
    port map (
      I => '0',
      O => status(19)
    );
  status_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD100"
    )
    port map (
      I => '0',
      O => status(28)
    );
  status_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD101"
    )
    port map (
      I => '0',
      O => status(29)
    );
  status_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD72"
    )
    port map (
      I => '0',
      O => status(0)
    );
  status_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD73"
    )
    port map (
      I => '0',
      O => status(1)
    );
  status_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD74"
    )
    port map (
      I => '0',
      O => status(2)
    );
  status_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD75"
    )
    port map (
      I => '0',
      O => status(3)
    );
  status_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD76"
    )
    port map (
      I => '0',
      O => status(4)
    );
  status_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD77"
    )
    port map (
      I => '0',
      O => status(5)
    );
  status_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD78"
    )
    port map (
      I => '0',
      O => status(6)
    );
  status_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD79"
    )
    port map (
      I => '0',
      O => status(7)
    );
  status_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD80"
    )
    port map (
      I => '0',
      O => status(8)
    );
  status_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD81"
    )
    port map (
      I => '0',
      O => status(9)
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTP_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEA_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEP_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEB_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEM_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTB_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTM_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTOPMODE_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEC_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEOPMODE_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTD_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CED_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTCARRYIN_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTC_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y2",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CECARRYIN_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1 : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 1,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "CASCADE",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y2"
    )
    port map (
      CECARRYIN => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CECARRYIN_INT,
      RSTC => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTC_INT,
      RSTCARRYIN => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTCARRYIN_INT,
      CED => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CED_INT,
      RSTD => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTD_INT,
      CEOPMODE => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEOPMODE_INT,
      CEC => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEC_INT,
      RSTOPMODE => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTOPMODE_INT,
      RSTM => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTM_INT,
      CLK => clk_BUFGP,
      RSTB => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTB_INT,
      CEM => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEM_INT,
      CEB => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEB_INT,
      CARRYIN => GND,
      CEP => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEP_INT,
      CEA => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEA_INT,
      RSTA => MIPS_SC_PROCESSOR_IDEXreset,
      RSTP => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTP_INT,
      CARRYOUTF => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CARRYOUTF,
      CARRYOUT => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CARRYOUT,
      B(17) => GND,
      B(16) => GND,
      B(15) => GND,
      B(14) => GND,
      B(13) => GND,
      B(12) => GND,
      B(11) => GND,
      B(10) => GND,
      B(9) => GND,
      B(8) => GND,
      B(7) => GND,
      B(6) => GND,
      B(5) => GND,
      B(4) => GND,
      B(3) => GND,
      B(2) => GND,
      B(1) => GND,
      B(0) => GND,
      PCIN(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN47,
      PCIN(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN46,
      PCIN(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN45,
      PCIN(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN44,
      PCIN(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN43,
      PCIN(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN42,
      PCIN(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN41,
      PCIN(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN40,
      PCIN(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN39,
      PCIN(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN38,
      PCIN(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN37,
      PCIN(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN36,
      PCIN(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN35,
      PCIN(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN34,
      PCIN(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN33,
      PCIN(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN32,
      PCIN(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN31,
      PCIN(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN30,
      PCIN(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN29,
      PCIN(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN28,
      PCIN(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN27,
      PCIN(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN26,
      PCIN(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN25,
      PCIN(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN24,
      PCIN(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN23,
      PCIN(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN22,
      PCIN(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN21,
      PCIN(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN20,
      PCIN(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN19,
      PCIN(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN18,
      PCIN(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN17,
      PCIN(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN16,
      PCIN(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN15,
      PCIN(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN14,
      PCIN(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN13,
      PCIN(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN12,
      PCIN(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN11,
      PCIN(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN10,
      PCIN(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN9,
      PCIN(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN8,
      PCIN(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN7,
      PCIN(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN6,
      PCIN(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN5,
      PCIN(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN4,
      PCIN(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN3,
      PCIN(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN2,
      PCIN(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN1,
      PCIN(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCIN0,
      C(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P46_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P45_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P44_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P43_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P42_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P41_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P40_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P39_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P38_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P37_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P36_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P35_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P34_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P33_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P32_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P31_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P30_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P29_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P28_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P27_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P26_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P25_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P24_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P23_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P22_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P21_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P20_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P19_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P18_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      C(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P17_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => VCC,
      OPMODE(2) => VCC,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => MIPS_SC_PROCESSOR_Read_Data_vliw1(31),
      A(16) => MIPS_SC_PROCESSOR_Read_Data_vliw1(31),
      A(15) => MIPS_SC_PROCESSOR_Read_Data_vliw1(31),
      A(14) => MIPS_SC_PROCESSOR_Read_Data_vliw1(31),
      A(13) => MIPS_SC_PROCESSOR_Read_Data_vliw1(30),
      A(12) => MIPS_SC_PROCESSOR_Read_Data_vliw1(29),
      A(11) => MIPS_SC_PROCESSOR_Read_Data_vliw1(28),
      A(10) => MIPS_SC_PROCESSOR_Read_Data_vliw1(27),
      A(9) => MIPS_SC_PROCESSOR_Read_Data_vliw1(26),
      A(8) => MIPS_SC_PROCESSOR_Read_Data_vliw1(25),
      A(7) => MIPS_SC_PROCESSOR_Read_Data_vliw1(24),
      A(6) => MIPS_SC_PROCESSOR_Read_Data_vliw1(23),
      A(5) => MIPS_SC_PROCESSOR_Read_Data_vliw1(22),
      A(4) => MIPS_SC_PROCESSOR_Read_Data_vliw1(21),
      A(3) => MIPS_SC_PROCESSOR_Read_Data_vliw1(20),
      A(2) => MIPS_SC_PROCESSOR_Read_Data_vliw1(19),
      A(1) => MIPS_SC_PROCESSOR_Read_Data_vliw1(18),
      A(0) => MIPS_SC_PROCESSOR_Read_Data_vliw1(17),
      BCIN(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_17,
      BCIN(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_16,
      BCIN(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_15,
      BCIN(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_14,
      BCIN(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_13,
      BCIN(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_12,
      BCIN(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_11,
      BCIN(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_10,
      BCIN(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_9,
      BCIN(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_8,
      BCIN(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_7,
      BCIN(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_6,
      BCIN(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_5,
      BCIN(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_4,
      BCIN(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_3,
      BCIN(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_2,
      BCIN(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_1,
      BCIN(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_0,
      BCOUT(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT17,
      BCOUT(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT16,
      BCOUT(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT15,
      BCOUT(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT14,
      BCOUT(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT13,
      BCOUT(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT12,
      BCOUT(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT11,
      BCOUT(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT10,
      BCOUT(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT9,
      BCOUT(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT8,
      BCOUT(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT7,
      BCOUT(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT6,
      BCOUT(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT5,
      BCOUT(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT4,
      BCOUT(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT3,
      BCOUT(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT2,
      BCOUT(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT1,
      BCOUT(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_BCOUT0,
      P(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P47,
      P(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P46,
      P(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P45,
      P(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P44,
      P(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P43,
      P(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P42,
      P(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P41,
      P(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P40,
      P(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P39,
      P(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P38,
      P(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P37,
      P(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P36,
      P(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P35,
      P(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P34,
      P(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P33,
      P(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P32,
      P(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P31,
      P(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P30,
      P(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P29,
      P(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P28,
      P(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P27,
      P(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P26,
      P(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P25,
      P(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P24,
      P(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P23,
      P(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P22,
      P(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P21,
      P(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P20,
      P(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P19,
      P(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P18,
      P(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P17,
      P(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P16,
      P(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P15,
      P(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P14,
      P(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P13,
      P(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P12,
      P(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P11,
      P(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P10,
      P(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P9,
      P(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P8,
      P(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P7,
      P(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P6,
      P(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P5,
      P(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P4,
      P(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P3,
      P(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P2,
      P(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P1,
      P(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_P0,
      PCOUT(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_47,
      PCOUT(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_46,
      PCOUT(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_45,
      PCOUT(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_44,
      PCOUT(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_43,
      PCOUT(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_42,
      PCOUT(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_41,
      PCOUT(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_40,
      PCOUT(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_39,
      PCOUT(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_38,
      PCOUT(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_37,
      PCOUT(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_36,
      PCOUT(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_35,
      PCOUT(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_34,
      PCOUT(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_33,
      PCOUT(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_32,
      PCOUT(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_31,
      PCOUT(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_30,
      PCOUT(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_29,
      PCOUT(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_28,
      PCOUT(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_27,
      PCOUT(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_26,
      PCOUT(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_25,
      PCOUT(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_24,
      PCOUT(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_23,
      PCOUT(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_22,
      PCOUT(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_21,
      PCOUT(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_20,
      PCOUT(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_19,
      PCOUT(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_18,
      PCOUT(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_17,
      PCOUT(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_16,
      PCOUT(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_15,
      PCOUT(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_14,
      PCOUT(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_13,
      PCOUT(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_12,
      PCOUT(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_11,
      PCOUT(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_10,
      PCOUT(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_9,
      PCOUT(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_8,
      PCOUT(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_7,
      PCOUT(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_6,
      PCOUT(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_5,
      PCOUT(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_4,
      PCOUT(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_3,
      PCOUT(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_2,
      PCOUT(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_1,
      PCOUT(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_0,
      M(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M35,
      M(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M34,
      M(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M33,
      M(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M32,
      M(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M31,
      M(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M30,
      M(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M29,
      M(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M28,
      M(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M27,
      M(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M26,
      M(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M25,
      M(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M24,
      M(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M23,
      M(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M22,
      M(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M21,
      M(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M20,
      M(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M19,
      M(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M18,
      M(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M17,
      M(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M16,
      M(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M15,
      M(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M14,
      M(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M13,
      M(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M12,
      M(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M11,
      M(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M10,
      M(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M9,
      M(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M8,
      M(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M7,
      M(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M6,
      M(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M5,
      M(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M4,
      M(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M3,
      M(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M2,
      M(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M1,
      M(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_M0
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTP_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEA_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEP_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEB_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEM_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTM_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTOPMODE_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEC_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEOPMODE_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTD_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CED_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTCARRYIN_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTC_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y3",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CECARRYIN_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2 : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 1,
      B0REG => 1,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y3"
    )
    port map (
      CECARRYIN => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CECARRYIN_INT,
      RSTC => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTC_INT,
      RSTCARRYIN => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTCARRYIN_INT,
      CED => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CED_INT,
      RSTD => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTD_INT,
      CEOPMODE => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEOPMODE_INT,
      CEC => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEC_INT,
      RSTOPMODE => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTOPMODE_INT,
      RSTM => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTM_INT,
      CLK => clk_BUFGP,
      RSTB => MIPS_SC_PROCESSOR_IDEXreset,
      CEM => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEM_INT,
      CEB => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEB_INT,
      CARRYIN => GND,
      CEP => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEP_INT,
      CEA => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEA_INT,
      RSTA => MIPS_SC_PROCESSOR_IDEXreset,
      RSTP => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTP_INT,
      CARRYOUTF => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CARRYOUTF,
      CARRYOUT => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CARRYOUT,
      B(17) => MIPS_SC_PROCESSOR_Read_Data_vliw2(31),
      B(16) => MIPS_SC_PROCESSOR_Read_Data_vliw2(31),
      B(15) => MIPS_SC_PROCESSOR_Read_Data_vliw2(31),
      B(14) => MIPS_SC_PROCESSOR_Read_Data_vliw2(31),
      B(13) => MIPS_SC_PROCESSOR_Read_Data_vliw2(30),
      B(12) => MIPS_SC_PROCESSOR_Read_Data_vliw2(29),
      B(11) => MIPS_SC_PROCESSOR_Read_Data_vliw2(28),
      B(10) => MIPS_SC_PROCESSOR_Read_Data_vliw2(27),
      B(9) => MIPS_SC_PROCESSOR_Read_Data_vliw2(26),
      B(8) => MIPS_SC_PROCESSOR_Read_Data_vliw2(25),
      B(7) => MIPS_SC_PROCESSOR_Read_Data_vliw2(24),
      B(6) => MIPS_SC_PROCESSOR_Read_Data_vliw2(23),
      B(5) => MIPS_SC_PROCESSOR_Read_Data_vliw2(22),
      B(4) => MIPS_SC_PROCESSOR_Read_Data_vliw2(21),
      B(3) => MIPS_SC_PROCESSOR_Read_Data_vliw2(20),
      B(2) => MIPS_SC_PROCESSOR_Read_Data_vliw2(19),
      B(1) => MIPS_SC_PROCESSOR_Read_Data_vliw2(18),
      B(0) => MIPS_SC_PROCESSOR_Read_Data_vliw2(17),
      PCIN(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_47,
      PCIN(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_46,
      PCIN(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_45,
      PCIN(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_44,
      PCIN(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_43,
      PCIN(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_42,
      PCIN(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_41,
      PCIN(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_40,
      PCIN(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_39,
      PCIN(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_38,
      PCIN(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_37,
      PCIN(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_36,
      PCIN(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_35,
      PCIN(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_34,
      PCIN(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_33,
      PCIN(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_32,
      PCIN(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_31,
      PCIN(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_30,
      PCIN(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_29,
      PCIN(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_28,
      PCIN(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_27,
      PCIN(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_26,
      PCIN(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_25,
      PCIN(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_24,
      PCIN(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_23,
      PCIN(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_22,
      PCIN(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_21,
      PCIN(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_20,
      PCIN(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_19,
      PCIN(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_18,
      PCIN(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_17,
      PCIN(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_16,
      PCIN(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_15,
      PCIN(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_14,
      PCIN(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_13,
      PCIN(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_12,
      PCIN(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_11,
      PCIN(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_10,
      PCIN(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_9,
      PCIN(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_8,
      PCIN(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_7,
      PCIN(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_6,
      PCIN(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_5,
      PCIN(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_4,
      PCIN(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_3,
      PCIN(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_2,
      PCIN(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_1,
      PCIN(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCIN_0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => VCC,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => GND,
      A(16) => MIPS_SC_PROCESSOR_Read_Data_vliw1(16),
      A(15) => MIPS_SC_PROCESSOR_Read_Data_vliw1(15),
      A(14) => MIPS_SC_PROCESSOR_Read_Data_vliw1(14),
      A(13) => MIPS_SC_PROCESSOR_Read_Data_vliw1(13),
      A(12) => MIPS_SC_PROCESSOR_Read_Data_vliw1(12),
      A(11) => MIPS_SC_PROCESSOR_Read_Data_vliw1(11),
      A(10) => MIPS_SC_PROCESSOR_Read_Data_vliw1(10),
      A(9) => MIPS_SC_PROCESSOR_Read_Data_vliw1(9),
      A(8) => MIPS_SC_PROCESSOR_Read_Data_vliw1(8),
      A(7) => MIPS_SC_PROCESSOR_Read_Data_vliw1(7),
      A(6) => MIPS_SC_PROCESSOR_Read_Data_vliw1(6),
      A(5) => MIPS_SC_PROCESSOR_Read_Data_vliw1(5),
      A(4) => MIPS_SC_PROCESSOR_Read_Data_vliw1(4),
      A(3) => MIPS_SC_PROCESSOR_Read_Data_vliw1(3),
      A(2) => MIPS_SC_PROCESSOR_Read_Data_vliw1(2),
      A(1) => MIPS_SC_PROCESSOR_Read_Data_vliw1(1),
      A(0) => MIPS_SC_PROCESSOR_Read_Data_vliw1(0),
      BCIN(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN17,
      BCIN(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN16,
      BCIN(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN15,
      BCIN(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN14,
      BCIN(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN13,
      BCIN(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN12,
      BCIN(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN11,
      BCIN(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN10,
      BCIN(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN9,
      BCIN(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN8,
      BCIN(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN7,
      BCIN(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN6,
      BCIN(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN5,
      BCIN(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN4,
      BCIN(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN3,
      BCIN(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN2,
      BCIN(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN1,
      BCIN(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCIN0,
      BCOUT(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_17,
      BCOUT(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_16,
      BCOUT(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_15,
      BCOUT(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_14,
      BCOUT(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_13,
      BCOUT(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_12,
      BCOUT(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_11,
      BCOUT(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_10,
      BCOUT(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_9,
      BCOUT(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_8,
      BCOUT(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_7,
      BCOUT(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_6,
      BCOUT(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_5,
      BCOUT(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_4,
      BCOUT(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_3,
      BCOUT(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_2,
      BCOUT(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_1,
      BCOUT(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_0,
      P(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P46_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P45_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P44_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P43_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P42_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P41_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P40_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P39_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P38_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P37_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P36_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P35_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P34_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P33_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P32_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P31_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P30_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P29_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P28_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P27_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P26_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P25_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P24_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P23_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P22_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P21_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P20_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P19_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P18_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P17_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      P(16) => MIPS_SC_PROCESSOR_HI_IN(1),
      P(15) => MIPS_SC_PROCESSOR_HI_IN(0),
      P(14) => MIPS_SC_PROCESSOR_LO_IN(31),
      P(13) => MIPS_SC_PROCESSOR_LO_IN(30),
      P(12) => MIPS_SC_PROCESSOR_LO_IN(29),
      P(11) => MIPS_SC_PROCESSOR_LO_IN(28),
      P(10) => MIPS_SC_PROCESSOR_LO_IN(27),
      P(9) => MIPS_SC_PROCESSOR_LO_IN(26),
      P(8) => MIPS_SC_PROCESSOR_LO_IN(25),
      P(7) => MIPS_SC_PROCESSOR_LO_IN(24),
      P(6) => MIPS_SC_PROCESSOR_LO_IN(23),
      P(5) => MIPS_SC_PROCESSOR_LO_IN(22),
      P(4) => MIPS_SC_PROCESSOR_LO_IN(21),
      P(3) => MIPS_SC_PROCESSOR_LO_IN(20),
      P(2) => MIPS_SC_PROCESSOR_LO_IN(19),
      P(1) => MIPS_SC_PROCESSOR_LO_IN(18),
      P(0) => MIPS_SC_PROCESSOR_LO_IN(17),
      PCOUT(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT47,
      PCOUT(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT46,
      PCOUT(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT45,
      PCOUT(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT44,
      PCOUT(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT43,
      PCOUT(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT42,
      PCOUT(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT41,
      PCOUT(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT40,
      PCOUT(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT39,
      PCOUT(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT38,
      PCOUT(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT37,
      PCOUT(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT36,
      PCOUT(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT35,
      PCOUT(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT34,
      PCOUT(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT33,
      PCOUT(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT32,
      PCOUT(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT31,
      PCOUT(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT30,
      PCOUT(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT29,
      PCOUT(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT28,
      PCOUT(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT27,
      PCOUT(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT26,
      PCOUT(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT25,
      PCOUT(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT24,
      PCOUT(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT23,
      PCOUT(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT22,
      PCOUT(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT21,
      PCOUT(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT20,
      PCOUT(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT19,
      PCOUT(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT18,
      PCOUT(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT17,
      PCOUT(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT16,
      PCOUT(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT15,
      PCOUT(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT14,
      PCOUT(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT13,
      PCOUT(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT12,
      PCOUT(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT11,
      PCOUT(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT10,
      PCOUT(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT9,
      PCOUT(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT8,
      PCOUT(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT7,
      PCOUT(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT6,
      PCOUT(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT5,
      PCOUT(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT4,
      PCOUT(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT3,
      PCOUT(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT2,
      PCOUT(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT1,
      PCOUT(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_PCOUT0,
      M(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M35,
      M(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M34,
      M(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M33,
      M(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M32,
      M(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M31,
      M(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M30,
      M(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M29,
      M(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M28,
      M(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M27,
      M(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M26,
      M(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M25,
      M(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M24,
      M(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M23,
      M(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M22,
      M(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M21,
      M(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M20,
      M(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M19,
      M(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M18,
      M(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M17,
      M(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M16,
      M(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M15,
      M(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M14,
      M(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M13,
      M(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M12,
      M(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M11,
      M(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M10,
      M(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M9,
      M(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M8,
      M(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M7,
      M(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M6,
      M(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M5,
      M(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M4,
      M(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M3,
      M(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M2,
      M(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M1,
      M(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_M0
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEA_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEP_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEB_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEM_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTB_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTM_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTOPMODE_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEC_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEOPMODE_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTD_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CED_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTCARRYIN_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTC_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y4",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CECARRYIN_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3 : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 1,
      B0REG => 0,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 1,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "CASCADE",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y4"
    )
    port map (
      CECARRYIN => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CECARRYIN_INT,
      RSTC => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTC_INT,
      RSTCARRYIN => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTCARRYIN_INT,
      CED => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CED_INT,
      RSTD => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTD_INT,
      CEOPMODE => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEOPMODE_INT,
      CEC => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEC_INT,
      RSTOPMODE => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTOPMODE_INT,
      RSTM => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTM_INT,
      CLK => clk_BUFGP,
      RSTB => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTB_INT,
      CEM => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEM_INT,
      CEB => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEB_INT,
      CARRYIN => GND,
      CEP => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEP_INT,
      CEA => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEA_INT,
      RSTA => MIPS_SC_PROCESSOR_IDEXreset,
      RSTP => reset_IBUF_0,
      CARRYOUTF => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CARRYOUTF,
      CARRYOUT => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CARRYOUT,
      B(17) => GND,
      B(16) => GND,
      B(15) => GND,
      B(14) => GND,
      B(13) => GND,
      B(12) => GND,
      B(11) => GND,
      B(10) => GND,
      B(9) => GND,
      B(8) => GND,
      B(7) => GND,
      B(6) => GND,
      B(5) => GND,
      B(4) => GND,
      B(3) => GND,
      B(2) => GND,
      B(1) => GND,
      B(0) => GND,
      PCIN(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN47,
      PCIN(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN46,
      PCIN(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN45,
      PCIN(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN44,
      PCIN(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN43,
      PCIN(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN42,
      PCIN(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN41,
      PCIN(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN40,
      PCIN(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN39,
      PCIN(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN38,
      PCIN(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN37,
      PCIN(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN36,
      PCIN(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN35,
      PCIN(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN34,
      PCIN(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN33,
      PCIN(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN32,
      PCIN(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN31,
      PCIN(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN30,
      PCIN(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN29,
      PCIN(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN28,
      PCIN(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN27,
      PCIN(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN26,
      PCIN(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN25,
      PCIN(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN24,
      PCIN(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN23,
      PCIN(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN22,
      PCIN(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN21,
      PCIN(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN20,
      PCIN(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN19,
      PCIN(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN18,
      PCIN(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN17,
      PCIN(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN16,
      PCIN(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN15,
      PCIN(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN14,
      PCIN(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN13,
      PCIN(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN12,
      PCIN(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN11,
      PCIN(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN10,
      PCIN(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN9,
      PCIN(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN8,
      PCIN(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN7,
      PCIN(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN6,
      PCIN(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN5,
      PCIN(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN4,
      PCIN(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN3,
      PCIN(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN2,
      PCIN(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN1,
      PCIN(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCIN0,
      C(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P46_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P45_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P44_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P43_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P42_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P41_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P40_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P39_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P38_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P37_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P36_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P35_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P34_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P33_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P32_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P31_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P30_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P29_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P28_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P27_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P26_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P25_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P24_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P23_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P22_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P21_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P20_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P19_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P18_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      C(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_P17_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => VCC,
      OPMODE(2) => VCC,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => MIPS_SC_PROCESSOR_Read_Data_vliw1(31),
      A(16) => MIPS_SC_PROCESSOR_Read_Data_vliw1(31),
      A(15) => MIPS_SC_PROCESSOR_Read_Data_vliw1(31),
      A(14) => MIPS_SC_PROCESSOR_Read_Data_vliw1(31),
      A(13) => MIPS_SC_PROCESSOR_Read_Data_vliw1(30),
      A(12) => MIPS_SC_PROCESSOR_Read_Data_vliw1(29),
      A(11) => MIPS_SC_PROCESSOR_Read_Data_vliw1(28),
      A(10) => MIPS_SC_PROCESSOR_Read_Data_vliw1(27),
      A(9) => MIPS_SC_PROCESSOR_Read_Data_vliw1(26),
      A(8) => MIPS_SC_PROCESSOR_Read_Data_vliw1(25),
      A(7) => MIPS_SC_PROCESSOR_Read_Data_vliw1(24),
      A(6) => MIPS_SC_PROCESSOR_Read_Data_vliw1(23),
      A(5) => MIPS_SC_PROCESSOR_Read_Data_vliw1(22),
      A(4) => MIPS_SC_PROCESSOR_Read_Data_vliw1(21),
      A(3) => MIPS_SC_PROCESSOR_Read_Data_vliw1(20),
      A(2) => MIPS_SC_PROCESSOR_Read_Data_vliw1(19),
      A(1) => MIPS_SC_PROCESSOR_Read_Data_vliw1(18),
      A(0) => MIPS_SC_PROCESSOR_Read_Data_vliw1(17),
      BCIN(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_17,
      BCIN(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_16,
      BCIN(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_15,
      BCIN(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_14,
      BCIN(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_13,
      BCIN(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_12,
      BCIN(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_11,
      BCIN(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_10,
      BCIN(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_9,
      BCIN(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_8,
      BCIN(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_7,
      BCIN(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_6,
      BCIN(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_5,
      BCIN(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_4,
      BCIN(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_3,
      BCIN(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_2,
      BCIN(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_1,
      BCIN(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_B_0,
      BCOUT(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT17,
      BCOUT(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT16,
      BCOUT(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT15,
      BCOUT(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT14,
      BCOUT(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT13,
      BCOUT(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT12,
      BCOUT(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT11,
      BCOUT(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT10,
      BCOUT(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT9,
      BCOUT(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT8,
      BCOUT(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT7,
      BCOUT(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT6,
      BCOUT(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT5,
      BCOUT(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT4,
      BCOUT(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT3,
      BCOUT(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT2,
      BCOUT(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT1,
      BCOUT(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_BCOUT0,
      P(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P47,
      P(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P46,
      P(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P45,
      P(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P44,
      P(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P43,
      P(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P42,
      P(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P41,
      P(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P40,
      P(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P39,
      P(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P38,
      P(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P37,
      P(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P36,
      P(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P35,
      P(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P34,
      P(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P33,
      P(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P32,
      P(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P31,
      P(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_P30,
      P(29) => MIPS_SC_PROCESSOR_EXMEMs(209),
      P(28) => MIPS_SC_PROCESSOR_EXMEMs(208),
      P(27) => MIPS_SC_PROCESSOR_EXMEMs(207),
      P(26) => MIPS_SC_PROCESSOR_EXMEMs(206),
      P(25) => MIPS_SC_PROCESSOR_EXMEMs(205),
      P(24) => MIPS_SC_PROCESSOR_EXMEMs(204),
      P(23) => MIPS_SC_PROCESSOR_EXMEMs(203),
      P(22) => MIPS_SC_PROCESSOR_EXMEMs(202),
      P(21) => MIPS_SC_PROCESSOR_EXMEMs(201),
      P(20) => MIPS_SC_PROCESSOR_EXMEMs(200),
      P(19) => MIPS_SC_PROCESSOR_EXMEMs(199),
      P(18) => MIPS_SC_PROCESSOR_EXMEMs(198),
      P(17) => MIPS_SC_PROCESSOR_EXMEMs(197),
      P(16) => MIPS_SC_PROCESSOR_EXMEMs(196),
      P(15) => MIPS_SC_PROCESSOR_EXMEMs(195),
      P(14) => MIPS_SC_PROCESSOR_EXMEMs(194),
      P(13) => MIPS_SC_PROCESSOR_EXMEMs(193),
      P(12) => MIPS_SC_PROCESSOR_EXMEMs(192),
      P(11) => MIPS_SC_PROCESSOR_EXMEMs(191),
      P(10) => MIPS_SC_PROCESSOR_EXMEMs(190),
      P(9) => MIPS_SC_PROCESSOR_EXMEMs(189),
      P(8) => MIPS_SC_PROCESSOR_EXMEMs(188),
      P(7) => MIPS_SC_PROCESSOR_EXMEMs(187),
      P(6) => MIPS_SC_PROCESSOR_EXMEMs(186),
      P(5) => MIPS_SC_PROCESSOR_EXMEMs(185),
      P(4) => MIPS_SC_PROCESSOR_EXMEMs(184),
      P(3) => MIPS_SC_PROCESSOR_EXMEMs(183),
      P(2) => MIPS_SC_PROCESSOR_EXMEMs(182),
      P(1) => MIPS_SC_PROCESSOR_EXMEMs(181),
      P(0) => MIPS_SC_PROCESSOR_EXMEMs(180),
      PCOUT(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT47,
      PCOUT(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT46,
      PCOUT(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT45,
      PCOUT(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT44,
      PCOUT(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT43,
      PCOUT(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT42,
      PCOUT(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT41,
      PCOUT(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT40,
      PCOUT(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT39,
      PCOUT(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT38,
      PCOUT(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT37,
      PCOUT(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT36,
      PCOUT(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT35,
      PCOUT(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT34,
      PCOUT(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT33,
      PCOUT(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT32,
      PCOUT(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT31,
      PCOUT(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT30,
      PCOUT(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT29,
      PCOUT(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT28,
      PCOUT(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT27,
      PCOUT(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT26,
      PCOUT(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT25,
      PCOUT(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT24,
      PCOUT(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT23,
      PCOUT(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT22,
      PCOUT(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT21,
      PCOUT(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT20,
      PCOUT(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT19,
      PCOUT(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT18,
      PCOUT(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT17,
      PCOUT(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT16,
      PCOUT(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT15,
      PCOUT(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT14,
      PCOUT(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT13,
      PCOUT(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT12,
      PCOUT(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT11,
      PCOUT(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT10,
      PCOUT(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT9,
      PCOUT(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT8,
      PCOUT(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT7,
      PCOUT(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT6,
      PCOUT(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT5,
      PCOUT(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT4,
      PCOUT(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT3,
      PCOUT(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT2,
      PCOUT(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT1,
      PCOUT(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_PCOUT0,
      M(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M35,
      M(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M34,
      M(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M33,
      M(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M32,
      M(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M31,
      M(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M30,
      M(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M29,
      M(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M28,
      M(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M27,
      M(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M26,
      M(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M25,
      M(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M24,
      M(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M23,
      M(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M22,
      M(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M21,
      M(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M20,
      M(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M19,
      M(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M18,
      M(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M17,
      M(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M16,
      M(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M15,
      M(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M14,
      M(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M13,
      M(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M12,
      M(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M11,
      M(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M10,
      M(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M9,
      M(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M8,
      M(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M7,
      M(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M6,
      M(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M5,
      M(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M4,
      M(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M3,
      M(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M2,
      M(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M1,
      M(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_M0
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTP_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEAINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEA_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEPINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEP_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEBINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => '1',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEB_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEM_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTMINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTM_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTOPMODE_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CECINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEC_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEOPMODEINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEOPMODE_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTD_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEDINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CED_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTCARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTCARRYIN_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTCINV : X_BUF
    generic map(
      LOC => "DSP48_X0Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => GND,
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTC_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CECARRYININV : X_BUF
    generic map(
      LOC => "DSP48_X0Y1",
      PATHPULSE => 321 ps
    )
    port map (
      I => '0',
      O => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CECARRYIN_INT
    );
  MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result : X_DSP48A1
    generic map(
      A0REG => 0,
      A1REG => 1,
      B0REG => 1,
      B1REG => 0,
      CREG => 0,
      DREG => 0,
      MREG => 0,
      OPMODEREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      CARRYOUTREG => 0,
      B_INPUT => "DIRECT",
      CARRYINSEL => "OPMODE5",
      RSTTYPE => "SYNC",
      LOC => "DSP48_X0Y1"
    )
    port map (
      CECARRYIN => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CECARRYIN_INT,
      RSTC => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTC_INT,
      RSTCARRYIN => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTCARRYIN_INT,
      CED => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CED_INT,
      RSTD => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTD_INT,
      CEOPMODE => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEOPMODE_INT,
      CEC => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEC_INT,
      RSTOPMODE => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTOPMODE_INT,
      RSTM => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTM_INT,
      CLK => clk_BUFGP,
      RSTB => MIPS_SC_PROCESSOR_IDEXreset,
      CEM => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEM_INT,
      CEB => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEB_INT,
      CARRYIN => GND,
      CEP => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEP_INT,
      CEA => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEA_INT,
      RSTA => MIPS_SC_PROCESSOR_IDEXreset,
      RSTP => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTP_INT,
      CARRYOUTF => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CARRYOUTF,
      CARRYOUT => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CARRYOUT,
      B(17) => GND,
      B(16) => MIPS_SC_PROCESSOR_Read_Data_vliw2(16),
      B(15) => MIPS_SC_PROCESSOR_Read_Data_vliw2(15),
      B(14) => MIPS_SC_PROCESSOR_Read_Data_vliw2(14),
      B(13) => MIPS_SC_PROCESSOR_Read_Data_vliw2(13),
      B(12) => MIPS_SC_PROCESSOR_Read_Data_vliw2(12),
      B(11) => MIPS_SC_PROCESSOR_Read_Data_vliw2(11),
      B(10) => MIPS_SC_PROCESSOR_Read_Data_vliw2(10),
      B(9) => MIPS_SC_PROCESSOR_Read_Data_vliw2(9),
      B(8) => MIPS_SC_PROCESSOR_Read_Data_vliw2(8),
      B(7) => MIPS_SC_PROCESSOR_Read_Data_vliw2(7),
      B(6) => MIPS_SC_PROCESSOR_Read_Data_vliw2(6),
      B(5) => MIPS_SC_PROCESSOR_Read_Data_vliw2(5),
      B(4) => MIPS_SC_PROCESSOR_Read_Data_vliw2(4),
      B(3) => MIPS_SC_PROCESSOR_Read_Data_vliw2(3),
      B(2) => MIPS_SC_PROCESSOR_Read_Data_vliw2(2),
      B(1) => MIPS_SC_PROCESSOR_Read_Data_vliw2(1),
      B(0) => MIPS_SC_PROCESSOR_Read_Data_vliw2(0),
      PCIN(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN47,
      PCIN(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN46,
      PCIN(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN45,
      PCIN(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN44,
      PCIN(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN43,
      PCIN(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN42,
      PCIN(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN41,
      PCIN(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN40,
      PCIN(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN39,
      PCIN(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN38,
      PCIN(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN37,
      PCIN(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN36,
      PCIN(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN35,
      PCIN(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN34,
      PCIN(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN33,
      PCIN(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN32,
      PCIN(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN31,
      PCIN(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN30,
      PCIN(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN29,
      PCIN(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN28,
      PCIN(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN27,
      PCIN(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN26,
      PCIN(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN25,
      PCIN(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN24,
      PCIN(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN23,
      PCIN(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN22,
      PCIN(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN21,
      PCIN(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN20,
      PCIN(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN19,
      PCIN(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN18,
      PCIN(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN17,
      PCIN(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN16,
      PCIN(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN15,
      PCIN(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN14,
      PCIN(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN13,
      PCIN(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN12,
      PCIN(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN11,
      PCIN(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN10,
      PCIN(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN9,
      PCIN(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN8,
      PCIN(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN7,
      PCIN(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN6,
      PCIN(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN5,
      PCIN(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN4,
      PCIN(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN3,
      PCIN(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN2,
      PCIN(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN1,
      PCIN(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCIN0,
      C(47) => GND,
      C(46) => GND,
      C(45) => GND,
      C(44) => GND,
      C(43) => GND,
      C(42) => GND,
      C(41) => GND,
      C(40) => GND,
      C(39) => GND,
      C(38) => GND,
      C(37) => GND,
      C(36) => GND,
      C(35) => GND,
      C(34) => GND,
      C(33) => GND,
      C(32) => GND,
      C(31) => GND,
      C(30) => GND,
      C(29) => GND,
      C(28) => GND,
      C(27) => GND,
      C(26) => GND,
      C(25) => GND,
      C(24) => GND,
      C(23) => GND,
      C(22) => GND,
      C(21) => GND,
      C(20) => GND,
      C(19) => GND,
      C(18) => GND,
      C(17) => GND,
      C(16) => GND,
      C(15) => GND,
      C(14) => GND,
      C(13) => GND,
      C(12) => GND,
      C(11) => GND,
      C(10) => GND,
      C(9) => GND,
      C(8) => GND,
      C(7) => GND,
      C(6) => GND,
      C(5) => GND,
      C(4) => GND,
      C(3) => GND,
      C(2) => GND,
      C(1) => GND,
      C(0) => GND,
      OPMODE(7) => GND,
      OPMODE(6) => GND,
      OPMODE(5) => GND,
      OPMODE(4) => GND,
      OPMODE(3) => GND,
      OPMODE(2) => GND,
      OPMODE(1) => GND,
      OPMODE(0) => VCC,
      D(17) => GND,
      D(16) => GND,
      D(15) => GND,
      D(14) => GND,
      D(13) => GND,
      D(12) => GND,
      D(11) => GND,
      D(10) => GND,
      D(9) => GND,
      D(8) => GND,
      D(7) => GND,
      D(6) => GND,
      D(5) => GND,
      D(4) => GND,
      D(3) => GND,
      D(2) => GND,
      D(1) => GND,
      D(0) => GND,
      A(17) => GND,
      A(16) => MIPS_SC_PROCESSOR_Read_Data_vliw1(16),
      A(15) => MIPS_SC_PROCESSOR_Read_Data_vliw1(15),
      A(14) => MIPS_SC_PROCESSOR_Read_Data_vliw1(14),
      A(13) => MIPS_SC_PROCESSOR_Read_Data_vliw1(13),
      A(12) => MIPS_SC_PROCESSOR_Read_Data_vliw1(12),
      A(11) => MIPS_SC_PROCESSOR_Read_Data_vliw1(11),
      A(10) => MIPS_SC_PROCESSOR_Read_Data_vliw1(10),
      A(9) => MIPS_SC_PROCESSOR_Read_Data_vliw1(9),
      A(8) => MIPS_SC_PROCESSOR_Read_Data_vliw1(8),
      A(7) => MIPS_SC_PROCESSOR_Read_Data_vliw1(7),
      A(6) => MIPS_SC_PROCESSOR_Read_Data_vliw1(6),
      A(5) => MIPS_SC_PROCESSOR_Read_Data_vliw1(5),
      A(4) => MIPS_SC_PROCESSOR_Read_Data_vliw1(4),
      A(3) => MIPS_SC_PROCESSOR_Read_Data_vliw1(3),
      A(2) => MIPS_SC_PROCESSOR_Read_Data_vliw1(2),
      A(1) => MIPS_SC_PROCESSOR_Read_Data_vliw1(1),
      A(0) => MIPS_SC_PROCESSOR_Read_Data_vliw1(0),
      BCIN(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN17,
      BCIN(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN16,
      BCIN(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN15,
      BCIN(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN14,
      BCIN(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN13,
      BCIN(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN12,
      BCIN(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN11,
      BCIN(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN10,
      BCIN(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN9,
      BCIN(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN8,
      BCIN(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN7,
      BCIN(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN6,
      BCIN(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN5,
      BCIN(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN4,
      BCIN(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN3,
      BCIN(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN2,
      BCIN(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN1,
      BCIN(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCIN0,
      BCOUT(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_17,
      BCOUT(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_16,
      BCOUT(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_15,
      BCOUT(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_14,
      BCOUT(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_13,
      BCOUT(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_12,
      BCOUT(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_11,
      BCOUT(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_10,
      BCOUT(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_9,
      BCOUT(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_8,
      BCOUT(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_7,
      BCOUT(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_6,
      BCOUT(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_5,
      BCOUT(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_4,
      BCOUT(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_3,
      BCOUT(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_2,
      BCOUT(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_1,
      BCOUT(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_BCOUT_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_B_0,
      P(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P47_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P46_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P45_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P44_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P43_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P42_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P41_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P40_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P39_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P38_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P37_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P36_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P35_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P34_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P33_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P32_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P31_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P30_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P29_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P28_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P27_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P26_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P25_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P24_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P23_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P22_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P21_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P20_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P19_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P18_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_P17_to_MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1,
      P(16) => MIPS_SC_PROCESSOR_LO_IN(16),
      P(15) => MIPS_SC_PROCESSOR_LO_IN(15),
      P(14) => MIPS_SC_PROCESSOR_LO_IN(14),
      P(13) => MIPS_SC_PROCESSOR_LO_IN(13),
      P(12) => MIPS_SC_PROCESSOR_LO_IN(12),
      P(11) => MIPS_SC_PROCESSOR_LO_IN(11),
      P(10) => MIPS_SC_PROCESSOR_LO_IN(10),
      P(9) => MIPS_SC_PROCESSOR_LO_IN(9),
      P(8) => MIPS_SC_PROCESSOR_LO_IN(8),
      P(7) => MIPS_SC_PROCESSOR_LO_IN(7),
      P(6) => MIPS_SC_PROCESSOR_LO_IN(6),
      P(5) => MIPS_SC_PROCESSOR_LO_IN(5),
      P(4) => MIPS_SC_PROCESSOR_LO_IN(4),
      P(3) => MIPS_SC_PROCESSOR_LO_IN(3),
      P(2) => MIPS_SC_PROCESSOR_LO_IN(2),
      P(1) => MIPS_SC_PROCESSOR_LO_IN(1),
      P(0) => MIPS_SC_PROCESSOR_LO_IN(0),
      PCOUT(47) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT47,
      PCOUT(46) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT46,
      PCOUT(45) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT45,
      PCOUT(44) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT44,
      PCOUT(43) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT43,
      PCOUT(42) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT42,
      PCOUT(41) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT41,
      PCOUT(40) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT40,
      PCOUT(39) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT39,
      PCOUT(38) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT38,
      PCOUT(37) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT37,
      PCOUT(36) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT36,
      PCOUT(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT35,
      PCOUT(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT34,
      PCOUT(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT33,
      PCOUT(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT32,
      PCOUT(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT31,
      PCOUT(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT30,
      PCOUT(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT29,
      PCOUT(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT28,
      PCOUT(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT27,
      PCOUT(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT26,
      PCOUT(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT25,
      PCOUT(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT24,
      PCOUT(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT23,
      PCOUT(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT22,
      PCOUT(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT21,
      PCOUT(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT20,
      PCOUT(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT19,
      PCOUT(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT18,
      PCOUT(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT17,
      PCOUT(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT16,
      PCOUT(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT15,
      PCOUT(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT14,
      PCOUT(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT13,
      PCOUT(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT12,
      PCOUT(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT11,
      PCOUT(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT10,
      PCOUT(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT9,
      PCOUT(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT8,
      PCOUT(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT7,
      PCOUT(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT6,
      PCOUT(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT5,
      PCOUT(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT4,
      PCOUT(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT3,
      PCOUT(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT2,
      PCOUT(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT1,
      PCOUT(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_PCOUT0,
      M(35) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M35,
      M(34) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M34,
      M(33) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M33,
      M(32) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M32,
      M(31) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M31,
      M(30) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M30,
      M(29) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M29,
      M(28) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M28,
      M(27) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M27,
      M(26) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M26,
      M(25) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M25,
      M(24) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M24,
      M(23) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M23,
      M(22) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M22,
      M(21) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M21,
      M(20) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M20,
      M(19) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M19,
      M(18) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M18,
      M(17) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M17,
      M(16) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M16,
      M(15) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M15,
      M(14) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M14,
      M(13) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M13,
      M(12) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M12,
      M(11) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M11,
      M(10) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M10,
      M(9) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M9,
      M(8) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M8,
      M(7) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M7,
      M(6) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M6,
      M(5) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M5,
      M(4) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M4,
      M(3) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M3,
      M(2) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M2,
      M(1) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M1,
      M(0) => MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_M0
    );
  clk_BUFGP_BUFG : X_CKBUF
    generic map(
      LOC => "BUFGMUX_X3Y13",
      PATHPULSE => 321 ps
    )
    port map (
      I => clk_BUFGP_IBUFG_0,
      O => clk_BUFGP
    );
  INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOWWE1 : X_INV
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10470,
      O => MIPS_SC_PROCESSOR_stateread_1_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOWWE1
    );
  INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOWWE1 : X_INV
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10470,
      O => MIPS_SC_PROCESSOR_stateread_1_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOWWE1
    );
  MIPS_SC_PROCESSOR_stateread_1_MIPS_SC_PROCESSOR_stateread_1_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_stateread(1),
      O => MIPS_SC_PROCESSOR_stateread_1_0
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_F7_DP : X_MUX2
    generic map(
      LOC => "SLICE_X10Y21"
    )
    port map (
      IA => MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_2025,
      IB => MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_2033,
      O => MIPS_SC_PROCESSOR_stateread(1),
      SEL => MIPS_SC_PROCESSOR_global_prediction_data(1)
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      RADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      RADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      RADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      RADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      RADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10469,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_state_writeback_1_0,
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW_O_UNCONNECTED,
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10469,
      WE1 => MIPS_SC_PROCESSOR_stateread_1_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOWWE1,
      WE2 => '1',
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      RADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      RADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      RADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      RADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      RADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10469,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_state_writeback_1_0,
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH_O_UNCONNECTED,
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10469,
      WE1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10470,
      WE2 => '1',
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      RADR5 => MIPS_SC_PROCESSOR_global_prediction_data(0),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_state_writeback_1_0,
      O => MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW_2025,
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10469,
      WE1 => MIPS_SC_PROCESSOR_stateread_1_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOWWE1,
      WE2 => '1',
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      RADR5 => MIPS_SC_PROCESSOR_global_prediction_data(0),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_state_writeback_1_0,
      O => MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH_2033,
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10469,
      WE1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10470,
      WE2 => '1',
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOWWE1 : X_INV
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10470,
      O => MIPS_SC_PROCESSOR_stateread_0_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOWWE1
    );
  INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOWWE1 : X_INV
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10470,
      O => MIPS_SC_PROCESSOR_stateread_0_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOWWE1
    );
  MIPS_SC_PROCESSOR_stateread_0_MIPS_SC_PROCESSOR_stateread_0_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_stateread(0),
      O => MIPS_SC_PROCESSOR_stateread_0_0
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_F7_DP : X_MUX2
    generic map(
      LOC => "SLICE_X14Y21"
    )
    port map (
      IA => MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_2057,
      IB => MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_2065,
      O => MIPS_SC_PROCESSOR_stateread(0),
      SEL => MIPS_SC_PROCESSOR_global_prediction_data(1)
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      RADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      RADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      RADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      RADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      RADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10469,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_state_writeback(0),
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW_O_UNCONNECTED,
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10469,
      WE1 => MIPS_SC_PROCESSOR_stateread_0_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOWWE1,
      WE2 => '1',
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      RADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      RADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      RADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      RADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      RADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10469,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_state_writeback(0),
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH_O_UNCONNECTED,
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10469,
      WE1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10470,
      WE2 => '1',
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      RADR5 => MIPS_SC_PROCESSOR_global_prediction_data(0),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_state_writeback(0),
      O => MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW_2057,
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10469,
      WE1 => MIPS_SC_PROCESSOR_stateread_0_INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOWWE1,
      WE2 => '1',
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      RADR5 => MIPS_SC_PROCESSOR_global_prediction_data(0),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_state_writeback(0),
      O => MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH_2065,
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10469,
      WE1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10470,
      WE2 => '1',
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22 : X_FF
    generic map(
      LOC => "SLICE_X0Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_rstpot_2095,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_10734,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y12",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_10734,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_rstpot_2095
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_2 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y12",
      INIT => X"FFCFFCCC33C33CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21 : X_FF
    generic map(
      LOC => "SLICE_X0Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_rstpot_2082,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_10581,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y12",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_10581,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_rstpot_2082
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20 : X_FF
    generic map(
      LOC => "SLICE_X0Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_rstpot_2076,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_10579,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y12",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_10579,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_rstpot_2076
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_rstpot_2098,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_9996,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_10681,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_rstpot_2098
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_rstpot_2107,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_9997,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_10680,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_rstpot_2107
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_rstpot_2115,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_9998,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_10679,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_rstpot_2115
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4 : X_FF
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_rstpot_2123,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_9999,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_10678,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_rstpot_2123
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_rstpot_2131,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_9668,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_10733,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_rstpot_2131
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_rstpot_2140,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_9982,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_10599,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_rstpot_2140
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_rstpot_2148,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_9984,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_10596,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_rstpot_2148
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_rstpot_2156,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_9985,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_10592,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_rstpot_2156
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_rstpot_2172,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_10680,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address(12),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_10680,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_rstpot_2172
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_rstpot_2164,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_10678,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_14_0,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_10678,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_rstpot_2164
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110 : X_FF
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_rstpot_2184,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_9618,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_10598,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_rstpot_2184
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109 : X_FF
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_rstpot_2198,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_9383,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_10622,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_rstpot_2198
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_rstpot_2177,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_10679,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address(13),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_10679,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_rstpot_2177
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108 : X_FF
    generic map(
      LOC => "SLICE_X0Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_rstpot_2219,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_9380,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y23",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_10619,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_rstpot_2219
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46 : X_FF
    generic map(
      LOC => "SLICE_X0Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_rstpot_2207,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_10612,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y23",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented(11),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_10612,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_rstpot_2207
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y23",
      INIT => X"F5F5A0A0CCF5CCA0"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_9380,
      ADR2 => MIPS_SC_PROCESSOR_prediction_address(9),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_incremented_9_0,
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      O => N12
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24 : X_FF
    generic map(
      LOC => "SLICE_X1Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_rstpot_2222,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y12",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_10734,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_rstpot_2222
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23 : X_FF
    generic map(
      LOC => "SLICE_X1Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_rstpot_2231,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y12",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_10581,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_rstpot_2231
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22 : X_FF
    generic map(
      LOC => "SLICE_X1Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_rstpot_2239,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y12",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_10579,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_rstpot_2239
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21 : X_FF
    generic map(
      LOC => "SLICE_X1Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_rstpot_2247,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y12",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_10593,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_rstpot_2247
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111 : X_FF
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_rstpot_2255,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_9621,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_10973,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_rstpot_2255
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51 : X_FF
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_rstpot_2266,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_10973,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented(6),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_10973,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_rstpot_2266
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => X"F5F5A0A0CCF5CCA0"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_9621,
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_6_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_incremented(6),
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      O => N18
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_6_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(6),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      ADR5 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => MIPS_SC_PROCESSOR_incremented(6)
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_33 : X_FF
    generic map(
      LOC => "SLICE_X1Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_33_rstpot_2287,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_33_10633,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_33_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y21",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_33_10633,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_33_rstpot_2287
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_30 : X_FF
    generic map(
      LOC => "SLICE_X1Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_30_rstpot_2297,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_30_10915,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_30_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y21",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_3_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_30_10915,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_30_rstpot_2297
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_5 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y21",
      INIT => X"FFCFFCCC33C33CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25 : X_FF
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_rstpot_2319,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_10593,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_10593,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_rstpot_2319
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50 : X_FF
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_rstpot_2312,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_10598,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented(7),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_10598,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_rstpot_2312
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49 : X_FF
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_rstpot_2306,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_10622,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented(8),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_10622,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_rstpot_2306
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48 : X_FF
    generic map(
      LOC => "SLICE_X1Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_rstpot_2322,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_10619,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y23",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented_9_0,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_10619,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_rstpot_2322
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_32 : X_FF
    generic map(
      LOC => "SLICE_X1Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_32_rstpot_2332,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_32_10631,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_32_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y24",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_1_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_32_10631,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_32_rstpot_2332
    );
  MIPS_SC_PROCESSOR_IFID_data_116 : X_FF
    generic map(
      LOC => "SLICE_X1Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_116_rstpot_2339,
      O => MIPS_SC_PROCESSOR_IFID_data(116),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_116_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y25",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(28),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(116),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_116_rstpot_2339
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_12 : X_FF
    generic map(
      LOC => "SLICE_X1Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_12_rstpot_2351,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_12_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y26",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_21_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_12_rstpot_2351
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output10_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y26",
      INIT => X"F5F5A0A0CCF5CCA0"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_9678,
      ADR2 => MIPS_SC_PROCESSOR_prediction_address(13),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_incremented_13_0,
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      O => N38
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12 : X_FF
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_rstpot_2357,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_10578,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address(7),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_10578,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_rstpot_2357
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15 : X_FF
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_rstpot_2373,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_10584,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_4_0,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_10584,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_rstpot_2373
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14 : X_FF
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_rstpot_2366,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_10582,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address(5),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_10582,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_rstpot_2366
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13 : X_FF
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_rstpot_2384,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_10580,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_6_0,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_10580,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_rstpot_2384
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16 : X_FF
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_rstpot_2376,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_10588,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address(3),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_10588,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_rstpot_2376
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11 : X_FF
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_rstpot_2389,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_9991,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_10578,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_rstpot_2389
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10 : X_FF
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_rstpot_2398,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_9992,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_10577,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_rstpot_2398
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9 : X_FF
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_rstpot_2406,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_9994,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_10575,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_rstpot_2406
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8 : X_FF
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_rstpot_2414,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_9995,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_10682,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_rstpot_2414
    );
  MIPS_SC_PROCESSOR_prediction_address_5_MIPS_SC_PROCESSOR_prediction_address_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_O,
      O => MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_O_0
    );
  MIPS_SC_PROCESSOR_prediction_address_5_MIPS_SC_PROCESSOR_prediction_address_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_prediction_address(4),
      O => MIPS_SC_PROCESSOR_prediction_address_4_0
    );
  MIPS_SC_PROCESSOR_prediction_address_5_MIPS_SC_PROCESSOR_prediction_address_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_prediction_address(2),
      O => MIPS_SC_PROCESSOR_prediction_address_2_0
    );
  MIPS_SC_PROCESSOR_prediction_address_5_MIPS_SC_PROCESSOR_prediction_address_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_prediction_address(0),
      O => MIPS_SC_PROCESSOR_prediction_address_0_0
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      RADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      RADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      RADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      RADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      CLK => clk_BUFGP,
      I => '0',
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_O_UNCONNECTED,
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      RADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      RADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      RADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      RADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      CLK => clk_BUFGP,
      I => '0',
      O => MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1_O,
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_5_0,
      O => MIPS_SC_PROCESSOR_prediction_address(5),
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_4_Q,
      O => MIPS_SC_PROCESSOR_prediction_address(4),
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_3_Q,
      O => MIPS_SC_PROCESSOR_prediction_address(3),
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_2_0,
      O => MIPS_SC_PROCESSOR_prediction_address(2),
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_1_Q,
      O => MIPS_SC_PROCESSOR_prediction_address(1),
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_9983,
      O => MIPS_SC_PROCESSOR_prediction_address(0),
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17 : X_FF
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_rstpot_2473,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_10592,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_2_0,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_10592,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_rstpot_2473
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19 : X_FF
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_rstpot_2479,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_10599,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_0_0,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_10599,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_rstpot_2479
    );
  instr_data2_20_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data2_20_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_20_0_0_0
    );
  instr_data2_17_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data2_17_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_17_0_0_0
    );
  MIPS_SC_PROCESSOR_prediction_address_11_MIPS_SC_PROCESSOR_prediction_address_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_O,
      O => MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_O_0
    );
  MIPS_SC_PROCESSOR_prediction_address_11_MIPS_SC_PROCESSOR_prediction_address_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_prediction_address(10),
      O => MIPS_SC_PROCESSOR_prediction_address_10_0
    );
  MIPS_SC_PROCESSOR_prediction_address_11_MIPS_SC_PROCESSOR_prediction_address_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_prediction_address(8),
      O => MIPS_SC_PROCESSOR_prediction_address_8_0
    );
  MIPS_SC_PROCESSOR_prediction_address_11_MIPS_SC_PROCESSOR_prediction_address_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_prediction_address(6),
      O => MIPS_SC_PROCESSOR_prediction_address_6_0
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      RADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      RADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      RADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      RADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      CLK => clk_BUFGP,
      I => '0',
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_O_UNCONNECTED,
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      RADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      RADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      RADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      RADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      CLK => clk_BUFGP,
      I => '0',
      O => MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1_O,
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_11_0,
      O => MIPS_SC_PROCESSOR_prediction_address(11),
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_10_Q,
      O => MIPS_SC_PROCESSOR_prediction_address(10),
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_9_0,
      O => MIPS_SC_PROCESSOR_prediction_address(9),
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_8_Q,
      O => MIPS_SC_PROCESSOR_prediction_address(8),
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_7_0,
      O => MIPS_SC_PROCESSOR_prediction_address(7),
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_6_Q,
      O => MIPS_SC_PROCESSOR_prediction_address(6),
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_prediction_address_12_MIPS_SC_PROCESSOR_prediction_address_12_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_prediction_address(15),
      O => MIPS_SC_PROCESSOR_prediction_address_15_0
    );
  MIPS_SC_PROCESSOR_prediction_address_12_MIPS_SC_PROCESSOR_prediction_address_12_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_prediction_address(14),
      O => MIPS_SC_PROCESSOR_prediction_address_14_0
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      RADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      RADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      RADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      RADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_12_Q,
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP_O_UNCONNECTED,
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      RADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      RADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      RADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      RADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_15_Q,
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP_O_UNCONNECTED,
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      RADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      RADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      RADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      RADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_13_0,
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP_O_UNCONNECTED,
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      RADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      RADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      RADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      RADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_14_Q,
      O => NLW_MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP_O_UNCONNECTED,
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_12_Q,
      O => MIPS_SC_PROCESSOR_prediction_address(12),
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_15_Q,
      O => MIPS_SC_PROCESSOR_prediction_address(15),
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_13_0,
      O => MIPS_SC_PROCESSOR_prediction_address(13),
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP : X_RAMD32
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"00000000"
    )
    port map (
      RADR0 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RADR1 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RADR3 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RADR4 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_BranchAdder_14_Q,
      O => MIPS_SC_PROCESSOR_prediction_address(14),
      WADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      WADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      WADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_10458,
      WADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_10459,
      WADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_10460,
      WE => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_8_MIPS_SC_PROCESSOR_IFID_data_sliced_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented_8_pack_4,
      O => MIPS_SC_PROCESSOR_incremented(8)
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_8 : X_FF
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_8_rstpot_2592,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_8_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_25_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_8_rstpot_2592
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"F5F5A0A0CCF5CCA0"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_9618,
      ADR2 => MIPS_SC_PROCESSOR_prediction_address(7),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_incremented(7),
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      O => N16
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"F5F5A0A0CCF5CCA0"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_9383,
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_8_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_incremented(8),
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      O => N14
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_7_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"0FF0F0F00FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(7),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N2,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(6),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_incremented(7)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_8_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"3CCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(8),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(7),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N2,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(6),
      O => MIPS_SC_PROCESSOR_incremented_8_pack_4
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_11 : X_FF
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_11_rstpot_2605,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_11_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_22_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_11_rstpot_2605
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_10 : X_FF
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_10_rstpot_2598,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_10_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_23_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_10_rstpot_2598
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24 : X_FF
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_rstpot_2616,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_10589,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_10589,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_rstpot_2616
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23 : X_FF
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_rstpot_2608,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_10585,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_10585,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_rstpot_2608
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_31 : X_FF
    generic map(
      LOC => "SLICE_X2Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_31_rstpot_2624,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_31_10629,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_31_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y25",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_2_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_31_10629,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_31_rstpot_2624
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_29 : X_FF
    generic map(
      LOC => "SLICE_X2Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_29_rstpot_2637,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_29_10635,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_29_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y26",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_4_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_29_10635,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_29_rstpot_2637
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_28 : X_FF
    generic map(
      LOC => "SLICE_X2Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_28_rstpot_2630,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_28_10634,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_28_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y26",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_5_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_28_10634,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_28_rstpot_2630
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_17 : X_FF
    generic map(
      LOC => "SLICE_X2Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_17_rstpot_2648,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_17_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y26",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_16_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_17_rstpot_2648
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_16 : X_FF
    generic map(
      LOC => "SLICE_X2Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_16_rstpot_2640,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_16_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y26",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_17_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_16_rstpot_2640
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39 : X_FF
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_rstpot_2656,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_10615,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented(18),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_10615,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_rstpot_2656
    );
  MIPS_SC_PROCESSOR_COUNTER_data_16_MIPS_SC_PROCESSOR_COUNTER_data_16_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented_16_pack_4,
      O => MIPS_SC_PROCESSOR_incremented(16)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output15 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y28"
    )
    port map (
      IA => N172,
      IB => N173,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(16),
      SEL => MIPS_SC_PROCESSOR_branch_ok
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output15_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"EFEEEAEE45444044"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR1 => MIPS_SC_PROCESSOR_incremented(16),
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_10003,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(103),
      O => N172
    );
  MIPS_SC_PROCESSOR_COUNTER_data_16 : X_FF
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(16),
      O => MIPS_SC_PROCESSOR_COUNTER_data(16),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output15_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"FCCFCFFC30030330"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_10003,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N7,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(103),
      O => N173
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_15_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"0FF0F0F00FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(15),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N6,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(14),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_incremented(15)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_16_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"3CCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(16),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(15),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N6,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(14),
      O => MIPS_SC_PROCESSOR_incremented_16_pack_4
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_rstpot_2686,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_9986,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_10588,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_rstpot_2686
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_rstpot_2695,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_9988,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_10584,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_rstpot_2695
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_rstpot_2703,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_9989,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_10582,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_rstpot_2703
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_rstpot_2711,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_9990,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_10580,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_rstpot_2711
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_rstpot_2719,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_10577,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_8_0,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_10577,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_rstpot_2719
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_rstpot_2725,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_10575,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address(9),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_10575,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_rstpot_2725
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_rstpot_2731,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_10682,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_10_0,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_10682,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_rstpot_2731
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_rstpot_2738,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_10677,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_15_0,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_10677,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_rstpot_2738
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_rstpot_2748,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_10681,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address(11),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_10681,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_rstpot_2748
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_13 : X_FF
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_13_rstpot_2773,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_13_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_20_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_13_rstpot_2773
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18 : X_FF
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_rstpot_2752,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_10596,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_prediction_address(1),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_10596,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_10576,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_rstpot_2752
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"FFCFFCCC33C33CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEXreset
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57 : X_FF
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_rstpot_2764,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_10676,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(0),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_10676,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_rstpot_2764
    );
  instr_data2_25_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data2_25_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_25_0_0_0
    );
  instr_data2_22_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data2_22_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_22_0_0_0
    );
  instr_data2_23_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data2_23_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_23_0_0_0
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_N13_MIPS_SC_PROCESSOR_ADDRESSADDER_N13_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_7_Q,
      O => MIPS_SC_PROCESSOR_BranchAdder_7_0
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_28_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => X"EAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_9350,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_10006,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_10007,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_10008,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N111,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N13
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_6_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => X"F00F0FF0F00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_ADDRESSADDER_N2,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_9621,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9514,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_BranchAdder_6_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_7_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => X"99969666"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_9618,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9619,
      ADR2 => MIPS_SC_PROCESSOR_ADDRESSADDER_N2,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_9621,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9514,
      O => MIPS_SC_PROCESSOR_BranchAdder_7_Q
    );
  MIPS_SC_PROCESSOR_COUNTER_data_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(6),
      O => MIPS_SC_PROCESSOR_COUNTER_data(6),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output42 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"CCF0CCF0CCFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(93),
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_6_Q,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N18,
      ADR5 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(6)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output40_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"F5F5A0A0CCF5CCA0"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_9426,
      ADR2 => MIPS_SC_PROCESSOR_prediction_address(5),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_incremented_5_0,
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      O => N20
    );
  MIPS_SC_PROCESSOR_Vliwcore2_LOHI_write_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"0000000000000040"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_28_10634,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_29_10635,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_30_10915,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_31_10629,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_32_10631,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_33_10633,
      O => MIPS_SC_PROCESSOR_LOHI_write
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28 : X_FF
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_rstpot_2838,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_10914,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"00300050C030A050"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR2 => MIPS_SC_PROCESSOR_LOHI_write,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_rstpot_2838
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26 : X_FF
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_rstpot_2846,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_10456,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_10589,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_rstpot_2846
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25 : X_FF
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_rstpot_2854,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_10457,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_10585,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_rstpot_2854
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47 : X_FF
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_rstpot_2863,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_10977,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented(10),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_10977,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_rstpot_2863
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107 : X_FF
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_rstpot_2869,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_9536,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_10977,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_rstpot_2869
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45 : X_FF
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_rstpot_2873,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_10609,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented(12),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_10609,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_rstpot_2873
    );
  MIPS_SC_PROCESSOR_COUNTER_data_10 : X_FF
    generic map(
      LOC => "SLICE_X3Y24",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(10),
      O => MIPS_SC_PROCESSOR_COUNTER_data(10),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y24",
      INIT => X"CCF0CCF0CCFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(97),
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_10_Q,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N22,
      ADR5 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(10)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_9 : X_FF
    generic map(
      LOC => "SLICE_X3Y24",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(9),
      O => MIPS_SC_PROCESSOR_COUNTER_data(9),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output48 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y24",
      INIT => X"CCF0CCF0CCFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(96),
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_9_0,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N12,
      ADR5 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(9)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_8 : X_FF
    generic map(
      LOC => "SLICE_X3Y24",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(8),
      O => MIPS_SC_PROCESSOR_COUNTER_data(8),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output46 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y24",
      INIT => X"CCF0CCF0CCFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(95),
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_8_Q,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N14,
      ADR5 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(8)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y24",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(7),
      O => MIPS_SC_PROCESSOR_COUNTER_data(7),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output44 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y24",
      INIT => X"CCF0CCF0CCFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(94),
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_7_0,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N16,
      ADR5 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(7)
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106 : X_FF
    generic map(
      LOC => "SLICE_X3Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_rstpot_2914,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_9414,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y25",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_10612,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_rstpot_2914
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105 : X_FF
    generic map(
      LOC => "SLICE_X3Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_rstpot_2923,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_9419,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y25",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_10609,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_rstpot_2923
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104 : X_FF
    generic map(
      LOC => "SLICE_X3Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_rstpot_2931,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_9678,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y25",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_10605,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_rstpot_2931
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103 : X_FF
    generic map(
      LOC => "SLICE_X3Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_rstpot_2939,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_9530,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y25",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_10603,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_rstpot_2939
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_15 : X_FF
    generic map(
      LOC => "SLICE_X3Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_15_rstpot_2971,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_15_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y26",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_18_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_15_rstpot_2971
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43 : X_FF
    generic map(
      LOC => "SLICE_X3Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_rstpot_2964,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_10603,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y26",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented(14),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_10603,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_rstpot_2964
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y26",
      INIT => X"F5F5A0A0CCF5CCA0"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_9536,
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_10_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_incremented(10),
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      O => N22
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_10_NEXT_FA_Mxor_R_xo_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y26",
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(10),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(9),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(7),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N2,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(6),
      ADR5 => MIPS_SC_PROCESSOR_COUNTER_data(8),
      O => MIPS_SC_PROCESSOR_incremented(10)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_N8_MIPS_SC_PROCESSOR_Addressincrementer_N8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented(17),
      O => MIPS_SC_PROCESSOR_incremented_17_0
    );
  MIPS_SC_PROCESSOR_Addressincrementer_N8_MIPS_SC_PROCESSOR_Addressincrementer_N8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented(13),
      O => MIPS_SC_PROCESSOR_incremented_13_0
    );
  MIPS_SC_PROCESSOR_Addressincrementer_N8_MIPS_SC_PROCESSOR_Addressincrementer_N8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented(9),
      O => MIPS_SC_PROCESSOR_incremented_9_0
    );
  MIPS_SC_PROCESSOR_Addressincrementer_N8_MIPS_SC_PROCESSOR_Addressincrementer_N8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented(5),
      O => MIPS_SC_PROCESSOR_incremented_5_0
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_18_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y27",
      INIT => X"8000000080000000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(17),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(15),
      ADR2 => MIPS_SC_PROCESSOR_Addressincrementer_N6,
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(14),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(16),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Addressincrementer_N8
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_17_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y27",
      INIT => X"6AAAAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(17),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(15),
      ADR2 => MIPS_SC_PROCESSOR_Addressincrementer_N6,
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(14),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(16),
      O => MIPS_SC_PROCESSOR_incremented(17)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_14_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y27",
      INIT => X"8000000080000000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(13),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(11),
      ADR2 => MIPS_SC_PROCESSOR_Addressincrementer_N4,
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(10),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(12),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Addressincrementer_N6
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_13_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y27",
      INIT => X"6AAAAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(13),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(11),
      ADR2 => MIPS_SC_PROCESSOR_Addressincrementer_N4,
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(10),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(12),
      O => MIPS_SC_PROCESSOR_incremented(13)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_10_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y27",
      INIT => X"8000000080000000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(9),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(7),
      ADR2 => MIPS_SC_PROCESSOR_Addressincrementer_N2,
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(6),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(8),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Addressincrementer_N4
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_9_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y27",
      INIT => X"6AAAAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(9),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(7),
      ADR2 => MIPS_SC_PROCESSOR_Addressincrementer_N2,
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(6),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(8),
      O => MIPS_SC_PROCESSOR_incremented(9)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_6_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y27",
      INIT => X"8000000080000000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Addressincrementer_N2
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_5_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y27",
      INIT => X"6AAAAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(5),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      O => MIPS_SC_PROCESSOR_incremented(5)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_18_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y28",
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(18),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(17),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(15),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N6,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(14),
      ADR5 => MIPS_SC_PROCESSOR_COUNTER_data(16),
      O => MIPS_SC_PROCESSOR_incremented(18)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output17_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y28",
      INIT => X"ABEFAAAAA820AAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_incremented(18),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_10748,
      O => N66
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41 : X_FF
    generic map(
      LOC => "SLICE_X3Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_rstpot_3022,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_10595,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y28",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented(16),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_10595,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_rstpot_3022
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44 : X_FF
    generic map(
      LOC => "SLICE_X3Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_rstpot_3028,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_10605,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y28",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented_13_0,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_10605,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_rstpot_3028
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94 : X_FF
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_rstpot_3035,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_9367,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_10978,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_rstpot_3035
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34 : X_FF
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_rstpot_3032,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_10978,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => X"00000000FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_10978,
      ADR4 => MIPS_SC_PROCESSOR_incremented(23),
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_rstpot_3032
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => X"FFCFFCCC33C33CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2261 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_3_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(3)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2231 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_2_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(2)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT252 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_13_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(13)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2321 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_9_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(9)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT272 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_15_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(15)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT282 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_16_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(16)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2251 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_31_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(31)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2211 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_10_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(10)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2301 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_7_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(7)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2311 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_8_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(8)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS262 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_14_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(14)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS242 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_12_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(12)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS235 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_11_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(11)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output32_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => X"F5F5A0A0CCF5CCA0"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_9682,
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_2_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_incremented(2),
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      O => N28
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_2_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR5 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => MIPS_SC_PROCESSOR_incremented(2)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_3_MIPS_SC_PROCESSOR_COUNTER_data_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented_4_pack_4,
      O => MIPS_SC_PROCESSOR_incremented(4)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_3 : X_FF
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(3),
      O => MIPS_SC_PROCESSOR_COUNTER_data(3),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output36 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"CCF0CCF0CCFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(90),
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_3_Q,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N26,
      ADR5 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(3)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output36_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"F5F5A0A0CCF5CCA0"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_10675,
      ADR2 => MIPS_SC_PROCESSOR_prediction_address(3),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_incremented(3),
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      O => N26
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output38_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"F5F5A0A0CCF5CCA0"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_9429,
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_4_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_incremented(4),
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      O => N24
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_3_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"0FF0F0F00FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_incremented(3)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_4_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"3CCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(4),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(3),
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(2),
      O => MIPS_SC_PROCESSOR_incremented_4_pack_4
    );
  MIPS_SC_PROCESSOR_COUNTER_data_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(4),
      O => MIPS_SC_PROCESSOR_COUNTER_data(4),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output38 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"CCF0CCF0CCFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(91),
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_4_Q,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N24,
      ADR5 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(4)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2201 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_27_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(27)
    );
  instr_data2_19_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data2_19_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_19_0_0_0
    );
  instr_data2_18_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data2_18_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_18_0_0_0
    );
  instr_data2_24_0_0_0_instr_data2_24_0_0_0_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_5_Q,
      O => MIPS_SC_PROCESSOR_BranchAdder_5_0
    );
  instr_data2_24_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data2_24_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_24_0_0_0
    );
  instr_data2_16_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data2_16_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_16_0_0_0
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_4_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => X"F00F0FF0F00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_ADDRESSADDER_N11,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_9429,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9430,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_BranchAdder_4_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_5_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => X"99969666"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_9426,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9427,
      ADR2 => MIPS_SC_PROCESSOR_ADDRESSADDER_N11,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_9429,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9430,
      O => MIPS_SC_PROCESSOR_BranchAdder_5_Q
    );
  MIPS_SC_PROCESSOR_COUNTER_data_5_MIPS_SC_PROCESSOR_COUNTER_data_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_11_Q,
      O => MIPS_SC_PROCESSOR_BranchAdder_11_0
    );
  MIPS_SC_PROCESSOR_COUNTER_data_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(5),
      O => MIPS_SC_PROCESSOR_COUNTER_data(5),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output40 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"CCF0CCF0CCFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(92),
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_5_0,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N20,
      ADR5 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(5)
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_10_NEXT_FA_Mxor_R_xo_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"F00F0FF0F00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_9536,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_9537,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N4,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_BranchAdder_10_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_11_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"99969666"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_9414,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9535,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_9536,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_9537,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N4,
      O => MIPS_SC_PROCESSOR_BranchAdder_11_Q
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_14_MIPS_SC_PROCESSOR_IFID_data_sliced_14_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_13_Q,
      O => MIPS_SC_PROCESSOR_BranchAdder_13_0
    );
  instr_data_17_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(105),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data(17),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_17_0_0_0
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_14 : X_FF
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_14_rstpot_3263,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_14_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_19_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_14_rstpot_3263
    );
  instr_data_16_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(104),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data(16),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_16_0_0_0
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_12_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"F00F0FF0F00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_9419,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9359,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N5,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_BranchAdder_12_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_13_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"99969666"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_9678,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9433,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_9419,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9359,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N5,
      O => MIPS_SC_PROCESSOR_BranchAdder_13_Q
    );
  MIPS_SC_PROCESSOR_IFID_data_95 : X_FF
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_95_rstpot_3295,
      O => MIPS_SC_PROCESSOR_IFID_data(95),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_95_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(7),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(95),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_95_rstpot_3295
    );
  MIPS_SC_PROCESSOR_IFID_data_118 : X_FF
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_118_rstpot_3288,
      O => MIPS_SC_PROCESSOR_IFID_data(118),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_118_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(30),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(118),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_118_rstpot_3288
    );
  MIPS_SC_PROCESSOR_IFID_data_93 : X_FF
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_93_rstpot_3306,
      O => MIPS_SC_PROCESSOR_IFID_data(93),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_93_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(5),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(93),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_93_rstpot_3306
    );
  MIPS_SC_PROCESSOR_IFID_data_92 : X_FF
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_92_rstpot_3298,
      O => MIPS_SC_PROCESSOR_IFID_data(92),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_92_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(4),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(92),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_92_rstpot_3298
    );
  MIPS_SC_PROCESSOR_IFID_data_94 : X_FF
    generic map(
      LOC => "SLICE_X4Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_94_rstpot_3313,
      O => MIPS_SC_PROCESSOR_IFID_data(94),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_94_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y24",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(6),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(94),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_94_rstpot_3313
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141 : X_FF
    generic map(
      LOC => "SLICE_X4Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_rstpot_3318,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9381,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y24",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(96),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_rstpot_3318
    );
  MIPS_SC_PROCESSOR_IFID_data_108 : X_FF
    generic map(
      LOC => "SLICE_X4Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_108_rstpot_3325,
      O => MIPS_SC_PROCESSOR_IFID_data(108),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_108_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y24",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(20),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(108),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_108_rstpot_3325
    );
  MIPS_SC_PROCESSOR_IFID_data_107 : X_FF
    generic map(
      LOC => "SLICE_X4Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_107_rstpot_3336,
      O => MIPS_SC_PROCESSOR_IFID_data(107),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_107_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y24",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(19),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(107),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_107_rstpot_3336
    );
  MIPS_SC_PROCESSOR_COUNTER_data_15_MIPS_SC_PROCESSOR_COUNTER_data_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_15_pack_3,
      O => MIPS_SC_PROCESSOR_BranchAdder_15_Q
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output14_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y25",
      INIT => X"F5F5A0A0CCF5CCA0"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_9529,
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_15_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_incremented(15),
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      O => N34
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_14_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y25",
      INIT => X"F00F0FF0F00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_9530,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9435,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N6,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_BranchAdder_14_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_15_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y25",
      INIT => X"99969666"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_9529,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9362,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_9530,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9435,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N6,
      O => MIPS_SC_PROCESSOR_BranchAdder_15_pack_3
    );
  MIPS_SC_PROCESSOR_COUNTER_data_15 : X_FF
    generic map(
      LOC => "SLICE_X4Y25",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(15),
      O => MIPS_SC_PROCESSOR_COUNTER_data(15),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output14 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y25",
      INIT => X"CCF0CCF0CCFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(102),
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_15_Q,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N34,
      ADR5 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(15)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_14 : X_FF
    generic map(
      LOC => "SLICE_X4Y25",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(14),
      O => MIPS_SC_PROCESSOR_COUNTER_data(14),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output12 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y25",
      INIT => X"CCF0CCF0CCFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(101),
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_14_Q,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N36,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(14)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(1),
      O => MIPS_SC_PROCESSOR_COUNTER_data(1),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output20 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"AA3CAA3CAAFFAA00"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(88),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_9683,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9516,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N30,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(1)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_2 : X_FF
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(2),
      O => MIPS_SC_PROCESSOR_COUNTER_data(2),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output32 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"CCF0CCF0CCFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(89),
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_2_0,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N28,
      ADR5 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(2)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output20_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"AF05AF05CCCCAF05"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_9683,
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR3 => MIPS_SC_PROCESSOR_prediction_address(1),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      O => N30
    );
  instr_data2_21_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y26",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data2_21_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data2_21_0_0_0
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40 : X_FF
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_rstpot_3418,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_10591,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented_17_0,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_10591,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_rstpot_3418
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38 : X_FF
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_rstpot_3411,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_10611,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented(19),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_10611,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_rstpot_3411
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37 : X_FF
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_rstpot_3405,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_10608,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X4Y27",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented_20_0,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_10608,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_rstpot_3405
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output16 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y28"
    )
    port map (
      IA => N170,
      IB => N171,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(17),
      SEL => MIPS_SC_PROCESSOR_branch_ok
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output16_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y28",
      INIT => X"EFEEEAEE45444044"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR1 => MIPS_SC_PROCESSOR_incremented_17_0,
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_10002,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(104),
      O => N170
    );
  MIPS_SC_PROCESSOR_COUNTER_data_17 : X_FF
    generic map(
      LOC => "SLICE_X4Y28",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(17),
      O => MIPS_SC_PROCESSOR_COUNTER_data(17),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output16_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y28",
      INIT => X"EBEEEEBE41444414"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_10002,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_10003,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N7,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(104),
      O => N171
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y28",
      INIT => X"FC30FC300000FC30"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_branch_ok
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output21 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y29"
    )
    port map (
      IA => N168,
      IB => N169,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(20),
      SEL => MIPS_SC_PROCESSOR_branch_ok
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output21_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => X"EFEEEAEE45444044"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR1 => MIPS_SC_PROCESSOR_incremented_20_0,
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9612,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(107),
      O => N168
    );
  MIPS_SC_PROCESSOR_COUNTER_data_20 : X_FF
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(20),
      O => MIPS_SC_PROCESSOR_COUNTER_data(20),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output21_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => X"FCCFCFFC30030330"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9612,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N9,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(107),
      O => N169
    );
  MIPS_SC_PROCESSOR_COUNTER_data_18 : X_FF
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(18),
      O => MIPS_SC_PROCESSOR_COUNTER_data(18),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output17 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => X"CFC0CFC0CFCFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(105),
      ADR2 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_BranchAdder_18_Q,
      ADR4 => N66,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(18)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT262 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y5",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_14_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(14)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2211 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y5",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_10_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(10)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2141 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_21_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(21)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2112 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_19_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(19)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2101 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_18_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(18)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2171 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_24_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(24)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2191 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_26_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(26)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2261 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_3_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(3)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2271 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_4_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(4)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2321 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_9_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(9)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2291 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_6_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(6)
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_3_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => X"E88817771777E888"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_9682,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9515,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_9683,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9516,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_10675,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9517,
      O => MIPS_SC_PROCESSOR_BranchAdder_3_Q
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2141 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_21_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(21)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2112 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_19_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(19)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS292 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_17_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(17)
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_2_Q,
      O => MIPS_SC_PROCESSOR_BranchAdder_2_0
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2251 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_31_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(31)
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113 : X_FF
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_rstpot_3582,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_9429,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_10610,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_rstpot_3582
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_R_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_9683,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9516,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_BranchAdder_1_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_2_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => X"C33C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_9682,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9515,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_9683,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9516,
      O => MIPS_SC_PROCESSOR_BranchAdder_2_Q
    );
  MIPS_SC_PROCESSOR_BranchAdder_27_MIPS_SC_PROCESSOR_BranchAdder_27_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_26_Q,
      O => MIPS_SC_PROCESSOR_BranchAdder_26_0
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_27_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => X"9AAAAAAAAAAAAAA6"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_9350,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_10006,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_10007,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_10008,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N111,
      O => MIPS_SC_PROCESSOR_BranchAdder_27_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_26_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => X"FCCCCCC0FCCCCCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_10007,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_10008,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N111,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N12
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_26_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => X"9AAAAAA6"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_10006,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_10007,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_10008,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N111,
      O => MIPS_SC_PROCESSOR_BranchAdder_26_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_24_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => X"EAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_9367,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_9609,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_9610,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9612,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N9,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N111
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52 : X_FF
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_rstpot_3639,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_10606,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented_5_0,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_10606,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_rstpot_3639
    );
  MIPS_SC_PROCESSOR_IFID_data_106 : X_FF
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_106_rstpot_3632,
      O => MIPS_SC_PROCESSOR_IFID_data(106),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_106_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(18),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(106),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_106_rstpot_3632
    );
  MIPS_SC_PROCESSOR_IFID_data_105 : X_FF
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_105_rstpot_3626,
      O => MIPS_SC_PROCESSOR_IFID_data(105),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_105_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(17),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(105),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_105_rstpot_3626
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143 : X_FF
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_rstpot_3644,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9619,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(94),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_rstpot_3644
    );
  instr_data_18_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(106),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data(18),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_18_0_0_0
    );
  instr_data_19_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(107),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data(19),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_19_0_0_0
    );
  instr_data_20_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(108),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data(20),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_20_0_0_0
    );
  MIPS_SC_PROCESSOR_IFID_data_97_MIPS_SC_PROCESSOR_IFID_data_97_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented_12_pack_4,
      O => MIPS_SC_PROCESSOR_incremented(12)
    );
  MIPS_SC_PROCESSOR_IFID_data_97 : X_FF
    generic map(
      LOC => "SLICE_X5Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_97_rstpot_3671,
      O => MIPS_SC_PROCESSOR_IFID_data(97),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_97_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y23",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(9),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(97),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_97_rstpot_3671
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_11_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y23",
      INIT => X"0FF0F0F00FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(11),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N4,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(10),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_incremented(11)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_12_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y23",
      INIT => X"3CCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(12),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(11),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N4,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(10),
      O => MIPS_SC_PROCESSOR_incremented_12_pack_4
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output8_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y23",
      INIT => X"F5F5A0A0CCF5CCA0"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_9419,
      ADR2 => MIPS_SC_PROCESSOR_prediction_address(12),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_incremented(12),
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      O => N8
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y23",
      INIT => X"F5F5A0A0CCF5CCA0"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_9414,
      ADR2 => MIPS_SC_PROCESSOR_prediction_address(11),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_incremented(11),
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      O => N10
    );
  MIPS_SC_PROCESSOR_IFID_data_103 : X_FF
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_103_rstpot_3709,
      O => MIPS_SC_PROCESSOR_IFID_data(103),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_103_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(15),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(103),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_103_rstpot_3709
    );
  MIPS_SC_PROCESSOR_IFID_data_96 : X_FF
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_96_rstpot_3702,
      O => MIPS_SC_PROCESSOR_IFID_data(96),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_96_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(8),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(96),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_96_rstpot_3702
    );
  MIPS_SC_PROCESSOR_IFID_data_101 : X_FF
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_101_rstpot_3720,
      O => MIPS_SC_PROCESSOR_IFID_data(101),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_101_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(13),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(101),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_101_rstpot_3720
    );
  MIPS_SC_PROCESSOR_IFID_data_100 : X_FF
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_100_rstpot_3712,
      O => MIPS_SC_PROCESSOR_IFID_data(100),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_100_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y24",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(12),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(100),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_100_rstpot_3712
    );
  MIPS_SC_PROCESSOR_IFID_data_98 : X_FF
    generic map(
      LOC => "SLICE_X5Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_98_rstpot_3736,
      O => MIPS_SC_PROCESSOR_IFID_data(98),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_98_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y25",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(10),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(98),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_98_rstpot_3736
    );
  MIPS_SC_PROCESSOR_IFID_data_102 : X_FF
    generic map(
      LOC => "SLICE_X5Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_102_rstpot_3728,
      O => MIPS_SC_PROCESSOR_IFID_data(102),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_102_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y25",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(14),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(102),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_102_rstpot_3728
    );
  MIPS_SC_PROCESSOR_IFID_data_104 : X_FF
    generic map(
      LOC => "SLICE_X5Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_104_rstpot_3740,
      O => MIPS_SC_PROCESSOR_IFID_data(104),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_104_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y25",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(16),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(104),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_104_rstpot_3740
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y25",
      INIT => X"FFCFFCCC33C33CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113
    );
  MIPS_SC_PROCESSOR_COUNTER_data_13 : X_FF
    generic map(
      LOC => "SLICE_X5Y26",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(13),
      O => MIPS_SC_PROCESSOR_COUNTER_data(13),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output10 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y26",
      INIT => X"CCF0CCF0CCFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(100),
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_13_0,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N38,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(13)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_12 : X_FF
    generic map(
      LOC => "SLICE_X5Y26",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(12),
      O => MIPS_SC_PROCESSOR_COUNTER_data(12),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output8 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y26",
      INIT => X"CCF0CCF0CCFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(99),
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_12_Q,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N8,
      ADR5 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(12)
    );
  MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output11 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y26",
      INIT => X"F000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR5 => N166,
      O => MIPS_SC_PROCESSOR_chosen_OP_0_Q
    );
  MIPS_SC_PROCESSOR_COUNTER_data_11 : X_FF
    generic map(
      LOC => "SLICE_X5Y26",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(11),
      O => MIPS_SC_PROCESSOR_COUNTER_data(11),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output6 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y26",
      INIT => X"CCF0CCF0CCFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(98),
      ADR2 => MIPS_SC_PROCESSOR_BranchAdder_11_0,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => N10,
      ADR5 => MIPS_SC_PROCESSOR_branch_ok,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(11)
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98 : X_FF
    generic map(
      LOC => "SLICE_X5Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_rstpot_3779,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_9406,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y27",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_10611,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_rstpot_3779
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97 : X_FF
    generic map(
      LOC => "SLICE_X5Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_rstpot_3788,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9612,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y27",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_10608,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_rstpot_3788
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96 : X_FF
    generic map(
      LOC => "SLICE_X5Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_rstpot_3796,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_9610,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y27",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_10604,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_rstpot_3796
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95 : X_FF
    generic map(
      LOC => "SLICE_X5Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_rstpot_3804,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_9609,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y27",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_10601,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_rstpot_3804
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102 : X_FF
    generic map(
      LOC => "SLICE_X5Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_rstpot_3812,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_9529,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y28",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_10597,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_rstpot_3812
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101 : X_FF
    generic map(
      LOC => "SLICE_X5Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_rstpot_3821,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_10003,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y28",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_10595,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_rstpot_3821
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100 : X_FF
    generic map(
      LOC => "SLICE_X5Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_rstpot_3829,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_10002,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y28",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_10591,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_rstpot_3829
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99 : X_FF
    generic map(
      LOC => "SLICE_X5Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_rstpot_3837,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_10748,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y28",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_10615,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_rstpot_3837
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42 : X_FF
    generic map(
      LOC => "SLICE_X5Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_rstpot_3845,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_10597,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y29",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented(15),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_10597,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_rstpot_3845
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36 : X_FF
    generic map(
      LOC => "SLICE_X5Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_rstpot_3849,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_10604,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y29",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented_21_0,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_10604,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_rstpot_3849
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_18_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y29",
      INIT => X"C3CCCCCCCCCCCC3C"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_10748,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_10002,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_10003,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N7,
      O => MIPS_SC_PROCESSOR_BranchAdder_18_Q
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2281 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_5_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(5)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2271 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_4_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(4)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2291 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_6_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(6)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT235 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_11_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(11)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2311 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_8_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(8)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2111 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_0_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(0)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2181 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_25_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(25)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2212 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_28_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(28)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2241 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_30_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(30)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2151 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_22_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(22)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2281 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_5_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(5)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2121 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_1_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(1)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2111 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_0_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(0)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2231 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_2_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(2)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2151 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_22_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(22)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2191 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_26_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(26)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"0000000000000003"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(108),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(107),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(106),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(105),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(104),
      O => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2171 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_24_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(24)
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117 : X_FF
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_rstpot_3990,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_9983,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_10676,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_rstpot_3990
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2161 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_23_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(23)
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_189 : X_FF
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_189_rstpot_4022,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_189_10662,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_189_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_24_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_189_rstpot_4022
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_188 : X_FF
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_188_rstpot_4025,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_188_10660,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_188_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_25_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_188_rstpot_4025
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_187 : X_FF
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_187_rstpot_4029,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_187_10658,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_187_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_26_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_187_rstpot_4029
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_186 : X_FF
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_186_rstpot_4018,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_186_10656,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_186_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_27_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_186_rstpot_4018
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_20_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y20",
      INIT => X"EAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_9406,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_10748,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_10002,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_10003,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N7,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N9
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_16_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y20",
      INIT => X"FCFCFCC0FCC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_9529,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9362,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9435,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_9530,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N6,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N7
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_14_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y20",
      INIT => X"FCFCFCC0FCC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_9678,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9433,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_9419,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9359,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N5,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N6
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_12_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y20",
      INIT => X"FCFCFCC0FCC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_9414,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9535,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_9537,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_9536,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N4,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N5
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_rstpot_4084,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_10733,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_stateread_1_0,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_10733,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_rstpot_4084
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_3 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => X"FFCFFCCC33C33CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_199 : X_FF
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_199_rstpot_4076,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_199_10665,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_199_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_14_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_199_rstpot_4076
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_198 : X_FF
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_198_rstpot_4068,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_198_10664,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_198_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_15_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_198_rstpot_4068
    );
  MIPS_SC_PROCESSOR_IFID_data_114 : X_FF
    generic map(
      LOC => "SLICE_X6Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_114_rstpot_4094,
      O => MIPS_SC_PROCESSOR_IFID_data(114),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_114_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y23",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(26),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(114),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_114_rstpot_4094
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_9 : X_FF
    generic map(
      LOC => "SLICE_X6Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_9_rstpot_4087,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_9_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y23",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data2_24_Q,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_9_rstpot_4087
    );
  MIPS_SC_PROCESSOR_IFID_data_110 : X_FF
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_110_rstpot_4108,
      O => MIPS_SC_PROCESSOR_IFID_data(110),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_110_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(22),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(110),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_110_rstpot_4108
    );
  MIPS_SC_PROCESSOR_IFID_data_109 : X_FF
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_109_rstpot_4101,
      O => MIPS_SC_PROCESSOR_IFID_data(109),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_109_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(21),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(109),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_109_rstpot_4101
    );
  MIPS_SC_PROCESSOR_IFID_data_111 : X_FF
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_111_rstpot_4119,
      O => MIPS_SC_PROCESSOR_IFID_data(111),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_111_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(23),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(111),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_111_rstpot_4119
    );
  MIPS_SC_PROCESSOR_IFID_data_119 : X_FF
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_119_rstpot_4111,
      O => MIPS_SC_PROCESSOR_IFID_data(119),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_119_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(31),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(119),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_119_rstpot_4111
    );
  MIPS_SC_PROCESSOR_IFID_data_113 : X_FF
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_113_rstpot_4124,
      O => MIPS_SC_PROCESSOR_IFID_data(113),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_113_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(25),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_113_rstpot_4124
    );
  MIPS_SC_PROCESSOR_IFID_data_112 : X_FF
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_112_rstpot_4132,
      O => MIPS_SC_PROCESSOR_IFID_data(112),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_112_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(24),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_112_rstpot_4132
    );
  MIPS_SC_PROCESSOR_IFID_data_115 : X_FF
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_115_rstpot_4137,
      O => MIPS_SC_PROCESSOR_IFID_data(115),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_115_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y25",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(27),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_115_rstpot_4137
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159 : X_FF
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_rstpot_4143,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9359,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(99),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_rstpot_4143
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158 : X_FF
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_rstpot_4152,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9433,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(100),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_rstpot_4152
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157 : X_FF
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_rstpot_4160,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9435,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(101),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_rstpot_4160
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156 : X_FF
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_rstpot_4168,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9362,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y26",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(102),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_rstpot_4168
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33 : X_FF
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_rstpot_4176,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_10594,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"00000000FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_10594,
      ADR4 => MIPS_SC_PROCESSOR_incremented_24_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_rstpot_4176
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32 : X_FF
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_rstpot_4188,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_10590,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"00000000FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_10590,
      ADR4 => MIPS_SC_PROCESSOR_incremented(25),
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_rstpot_4188
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31 : X_FF
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_rstpot_4182,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_10586,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y28",
      INIT => X"00000000FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_10586,
      ADR4 => MIPS_SC_PROCESSOR_incremented(26),
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_rstpot_4182
    );
  MIPS_SC_PROCESSOR_COUNTER_data_19_MIPS_SC_PROCESSOR_COUNTER_data_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented(20),
      O => MIPS_SC_PROCESSOR_incremented_20_0
    );
  MIPS_SC_PROCESSOR_COUNTER_data_19 : X_FF
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(19),
      O => MIPS_SC_PROCESSOR_COUNTER_data(19),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output18 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"CFC0CFC0CFCFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(106),
      ADR2 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_BranchAdder_19_Q,
      ADR4 => N64,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(19)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_19_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"0FF0F0F00FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(19),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N8,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(18),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_incremented(19)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_20_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"3CCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(20),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(19),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N8,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(18),
      O => MIPS_SC_PROCESSOR_incremented(20)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output18_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"ABEFAAAAA820AAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_incremented(19),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_9406,
      O => N64
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30 : X_FF
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_rstpot_4222,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_10583,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"00000000FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_10583,
      ADR4 => MIPS_SC_PROCESSOR_incremented(27),
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_rstpot_4222
    );
  TDT4255_COM_state_FSM_FFd1_In52 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => command_3_IBUF_0,
      ADR1 => command_14_IBUF_0,
      ADR2 => command_13_IBUF_0,
      ADR3 => command_23_IBUF_0,
      ADR4 => command_22_IBUF_0,
      ADR5 => command_2_IBUF_0,
      O => TDT4255_COM_state_FSM_FFd1_In51_10943
    );
  TDT4255_COM_state_FSM_FFd1_In51 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y31",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => command_11_IBUF_0,
      ADR2 => command_21_IBUF_0,
      ADR3 => command_10_IBUF_0,
      ADR4 => command_20_IBUF_0,
      ADR5 => command_0_IBUF_0,
      O => TDT4255_COM_state_FSM_FFd1_In5
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT242 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_12_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(12)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2301 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_7_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(7)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2121 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_1_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(1)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2131 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_20_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(20)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT292 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_17_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(17)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2201 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_27_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(27)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2221 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_29_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(29)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2161 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR2_4_read_port_11_OUT_23_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_13_10626,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_14_10627,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_15_10628,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_16_10630,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_17_10632,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw2(23)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS252 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_13_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(13)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS272 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_15_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(15)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS282 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_16_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(16)
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_chosen_OP_5_pack_13,
      O => MIPS_SC_PROCESSOR_chosen_OP_5_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_rstpot_4329,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_10000,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_10677,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_rstpot_4329
    );
  MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output91 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"0020000000200000"
    )
    port map (
      ADR0 => N463,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(117),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(114),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(116),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_chosen_OP_9_Q
    );
  MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output51 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"00020000"
    )
    port map (
      ADR0 => N463,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(117),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(114),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(116),
      O => MIPS_SC_PROCESSOR_chosen_OP_5_pack_13
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_rstpot_4324,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"00301010C0309090"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_chosen_OP_5_Q,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_rstpot_4324
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_rstpot_4339,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"101000309090C030"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_chosen_OP_9_Q,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_rstpot_4339
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2131 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_20_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(20)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2101 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_18_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(18)
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56 : X_FF
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_rstpot_4383,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_10620,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"000000000F0FFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(1),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_10620,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset114,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_rstpot_4383
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55 : X_FF
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_rstpot_4369,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_10618,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented(2),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_10618,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_rstpot_4369
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54 : X_FF
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_rstpot_4378,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_10613,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented(3),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_10613,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_rstpot_4378
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53 : X_FF
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_rstpot_4366,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_10610,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented(4),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_10610,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_IDEXreset,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_rstpot_4366
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2181 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_25_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(25)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2241 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_30_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(30)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2221 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_29_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(29)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2212 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR2_4_read_port_8_OUT_28_Q,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_8_10690,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data_sliced_9_10691,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_10_10623,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data_sliced_11_10624,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data_sliced_12_10625,
      O => MIPS_SC_PROCESSOR_Read_Data_vliw1(28)
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140 : X_FF
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_rstpot_4417,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_9537,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(97),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_rstpot_4417
    );
  MIPS_SC_PROCESSOR_IFID_data_90 : X_FF
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_90_rstpot_4423,
      O => MIPS_SC_PROCESSOR_IFID_data(90),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_90_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(2),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(90),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_90_rstpot_4423
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_9_Q,
      O => MIPS_SC_PROCESSOR_BranchAdder_9_0
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_8_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y21",
      INIT => X"F00F0FF0F00F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_ADDRESSADDER_N3,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_9383,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_9384,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_BranchAdder_8_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_9_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y21",
      INIT => X"99969666"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_9380,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9381,
      ADR2 => MIPS_SC_PROCESSOR_ADDRESSADDER_N3,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_9383,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_9384,
      O => MIPS_SC_PROCESSOR_BranchAdder_9_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142 : X_FF
    generic map(
      LOC => "SLICE_X7Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_rstpot_4437,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_9384,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y21",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(95),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_rstpot_4437
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112 : X_FF
    generic map(
      LOC => "SLICE_X7Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_rstpot_4444,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_9426,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y21",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_10606,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_rstpot_4444
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149 : X_FF
    generic map(
      LOC => "SLICE_X7Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_rstpot_4466,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9516,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y22",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(88),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_rstpot_4466
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146 : X_FF
    generic map(
      LOC => "SLICE_X7Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_rstpot_4455,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9430,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y22",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(91),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_rstpot_4455
    );
  MIPS_SC_PROCESSOR_IFID_data_91 : X_FF
    generic map(
      LOC => "SLICE_X7Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_91_rstpot_4476,
      O => MIPS_SC_PROCESSOR_IFID_data(91),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_91_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y23",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(3),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(91),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_91_rstpot_4476
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148 : X_FF
    generic map(
      LOC => "SLICE_X7Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_rstpot_4479,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9515,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y23",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(89),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_rstpot_4479
    );
  MIPS_SC_PROCESSOR_IFID_data_89 : X_FF
    generic map(
      LOC => "SLICE_X7Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_89_rstpot_4487,
      O => MIPS_SC_PROCESSOR_IFID_data(89),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_89_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y24",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(1),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(89),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_89_rstpot_4487
    );
  MIPS_SC_PROCESSOR_IFID_data_88 : X_FF
    generic map(
      LOC => "SLICE_X7Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_88_rstpot_4490,
      O => MIPS_SC_PROCESSOR_IFID_data(88),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_88_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y24",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(0),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(88),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_88_rstpot_4490
    );
  MIPS_SC_PROCESSOR_IFID_data_99 : X_FF
    generic map(
      LOC => "SLICE_X7Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_99_rstpot_4501,
      O => MIPS_SC_PROCESSOR_IFID_data(99),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_99_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y25",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(11),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(99),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_99_rstpot_4501
    );
  MIPS_SC_PROCESSOR_IFID_data_117 : X_FF
    generic map(
      LOC => "SLICE_X7Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_117_rstpot_4505,
      O => MIPS_SC_PROCESSOR_IFID_data(117),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_117_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y25",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => instr_data(29),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(117),
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset113,
      O => MIPS_SC_PROCESSOR_IFID_data_117_rstpot_4505
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_14_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y25",
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(14),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(13),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(11),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N4,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(10),
      ADR5 => MIPS_SC_PROCESSOR_COUNTER_data(12),
      O => MIPS_SC_PROCESSOR_incremented(14)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output12_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y25",
      INIT => X"F5F5A0A0CCF5CCA0"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_stateread_0_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_9530,
      ADR2 => MIPS_SC_PROCESSOR_prediction_address_14_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_incremented(14),
      ADR5 => MIPS_SC_PROCESSOR_branched1,
      O => N36
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35 : X_FF
    generic map(
      LOC => "SLICE_X7Y27",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_rstpot_4528,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_10601,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y27",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_incremented(22),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_10601,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_rstpot_4528
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_19_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y27",
      INIT => X"9AAAAAAAAAAAAAA6"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_9406,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_10748,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_10002,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_10003,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N7,
      O => MIPS_SC_PROCESSOR_BranchAdder_19_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93 : X_FF
    generic map(
      LOC => "SLICE_X7Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_rstpot_4565,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_10008,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y28",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_10594,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_rstpot_4565
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92 : X_FF
    generic map(
      LOC => "SLICE_X7Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_rstpot_4544,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_10007,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y28",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_10590,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_rstpot_4544
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91 : X_FF
    generic map(
      LOC => "SLICE_X7Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_rstpot_4557,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_10006,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y28",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_10586,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_rstpot_4557
    );
  TDT4255_COM_state_FSM_FFd1_In54 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y31",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => command_1_IBUF_0,
      ADR2 => command_12_IBUF_0,
      ADR3 => TDT4255_COM_state_FSM_FFd1_In5,
      ADR4 => TDT4255_COM_state_FSM_FFd1_In51_10943,
      ADR5 => TDT4255_COM_state_FSM_FFd1_In52_10985,
      O => TDT4255_COM_state_FSM_FFd1_In53_10986
    );
  TDT4255_COM_state_FSM_FFd1_In56 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y31",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => command_19_IBUF_0,
      ADR1 => command_9_IBUF_0,
      ADR2 => command_28_IBUF_0,
      ADR3 => command_8_IBUF_0,
      ADR4 => TDT4255_COM_state_FSM_FFd1_In54_10947,
      ADR5 => TDT4255_COM_state_FSM_FFd1_In53_10986,
      O => TDT4255_COM_state_FSM_FFd1_In_bdd6
    );
  TDT4255_COM_state_FSM_FFd1_In53 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y31",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => command_5_IBUF_0,
      ADR1 => command_16_IBUF_0,
      ADR2 => command_15_IBUF_0,
      ADR3 => command_25_IBUF_0,
      ADR4 => command_24_IBUF_0,
      ADR5 => command_4_IBUF_0,
      O => TDT4255_COM_state_FSM_FFd1_In52_10985
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115 : X_FF
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_rstpot_4586,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_9682,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_10618,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_rstpot_4586
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116 : X_FF
    generic map(
      LOC => "SLICE_X8Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_rstpot_4596,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_9683,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y19",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_10620,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_rstpot_4596
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_10_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => X"FCFCFCC0FCC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_9380,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9381,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_9383,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_9384,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N3,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N4
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_8_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => X"FCFCFCC0FCC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_9618,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9619,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9514,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_9621,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N2,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N3
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_6_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => X"FCFCFCC0FCC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_9426,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9427,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_9429,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9430,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N11,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N2
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_4_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => X"FEEAA880EEAA8800"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_10675,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_9682,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_9683,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9515,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9517,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9516,
      O => MIPS_SC_PROCESSOR_ADDRESSADDER_N11
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83 : X_FF
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_rstpot_4630,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_10742,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(116),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_rstpot_4630
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82 : X_FF
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_rstpot_4639,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_10740,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(117),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_rstpot_4639
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81 : X_FF
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_rstpot_4647,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_10738,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(118),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_rstpot_4647
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80 : X_FF
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_rstpot_4655,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_10737,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(119),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_rstpot_4655
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => X"22F222F2FFFF22F2"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(111),
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9434,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o1_10966
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => X"22F222F2FFFF22F2"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9434,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(111),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o11_9511
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o421 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9434,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(106),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(107),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(108),
      O => N446
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => X"22AA20AA22222022"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9432,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(105),
      ADR2 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o1_10966,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(110),
      ADR4 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o11_9511,
      ADR5 => N446,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o12_9326
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139 : X_FF
    generic map(
      LOC => "SLICE_X8Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_rstpot_4693,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9535,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y25",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(98),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_rstpot_4693
    );
  MIPS_SC_PROCESSOR_COUNTER_data_29 : X_FF
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(29),
      O => MIPS_SC_PROCESSOR_COUNTER_data(29),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output30 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"CFCFC0C0CFC0CFC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_9498,
      ADR2 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR3 => N44,
      ADR4 => MIPS_SC_PROCESSOR_BranchAdder_29_Q,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(29)
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_29_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"9AAAAAAAAAAAAAA6"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_9501,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_9353,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_9350,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_10006,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N12,
      O => MIPS_SC_PROCESSOR_BranchAdder_29_Q
    );
  MIPS_SC_PROCESSOR_COUNTER_data_28 : X_FF
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(28),
      O => MIPS_SC_PROCESSOR_COUNTER_data(28),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output29 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"CFCFC0C0CFC0CFC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_10607,
      ADR2 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR3 => N46,
      ADR4 => MIPS_SC_PROCESSOR_BranchAdder_28_Q,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(28)
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_28_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"C3CCCCCCCCCCCC3C"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_9353,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_9350,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_10006,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N12,
      O => MIPS_SC_PROCESSOR_BranchAdder_28_Q
    );
  MIPS_SC_PROCESSOR_COUNTER_data_22_MIPS_SC_PROCESSOR_COUNTER_data_22_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_BranchAdder_22_pack_4,
      O => MIPS_SC_PROCESSOR_BranchAdder_22_Q
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output22_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"ABEFAAAAA820AAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_incremented_21_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_9610,
      O => N60
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_21_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"C3CCCC3CC3CCCC3C"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_9610,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9612,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N9,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_BranchAdder_21_Q
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_22_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"A6AAAA9A"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_9609,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_9610,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9612,
      ADR4 => MIPS_SC_PROCESSOR_ADDRESSADDER_N9,
      O => MIPS_SC_PROCESSOR_BranchAdder_22_pack_4
    );
  MIPS_SC_PROCESSOR_COUNTER_data_22 : X_FF
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(22),
      O => MIPS_SC_PROCESSOR_COUNTER_data(22),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output23 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"CFC0CFC0CFCFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(109),
      ADR2 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_BranchAdder_22_Q,
      ADR4 => N58,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(22)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_21 : X_FF
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(21),
      O => MIPS_SC_PROCESSOR_COUNTER_data(21),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output22 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => X"CFC0CFC0CFCFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(108),
      ADR2 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_BranchAdder_21_Q,
      ADR4 => N60,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(21)
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90 : X_FF
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_rstpot_4762,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_9350,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_10583,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_rstpot_4762
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89 : X_FF
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_rstpot_4771,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_9353,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_10607,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_rstpot_4771
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88 : X_FF
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_rstpot_4779,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_9501,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_9498,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_rstpot_4779
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84 : X_FF
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_rstpot_4787,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_10744,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_rstpot_4787
    );
  TDT4255_COM_state_FSM_FFd1_In54_TDT4255_COM_state_FSM_FFd1_In54_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented_25_pack_2,
      O => MIPS_SC_PROCESSOR_incremented(25)
    );
  TDT4255_COM_state_FSM_FFd1_In54_TDT4255_COM_state_FSM_FFd1_In54_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented(21),
      O => MIPS_SC_PROCESSOR_incremented_21_0
    );
  TDT4255_COM_state_FSM_FFd1_In55 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => command_7_IBUF_0,
      ADR1 => command_18_IBUF_0,
      ADR2 => command_17_IBUF_0,
      ADR3 => command_27_IBUF_0,
      ADR4 => command_26_IBUF_0,
      ADR5 => command_6_IBUF_0,
      O => TDT4255_COM_state_FSM_FFd1_In54_10947
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output26_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"ABEFAAAAA820AAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_incremented(25),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_10007,
      O => N52
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_26_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"8000000080000000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(25),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(23),
      ADR2 => MIPS_SC_PROCESSOR_Addressincrementer_N10,
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(22),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(24),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Addressincrementer_N12
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_25_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"6AAAAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(25),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(23),
      ADR2 => MIPS_SC_PROCESSOR_Addressincrementer_N10,
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(22),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(24),
      O => MIPS_SC_PROCESSOR_incremented_25_pack_2
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_22_NEXT_FA_Mxor_R_xo_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"8000000080000000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(21),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(19),
      ADR2 => MIPS_SC_PROCESSOR_Addressincrementer_N8,
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(18),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(20),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Addressincrementer_N10
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_21_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y31",
      INIT => X"6AAAAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(21),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(19),
      ADR2 => MIPS_SC_PROCESSOR_Addressincrementer_N8,
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(18),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(20),
      O => MIPS_SC_PROCESSOR_incremented(21)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_166 : X_SFF
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(27),
      O => MIPS_SC_PROCESSOR_EXMEM_data_166_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_165 : X_SFF
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(26),
      O => MIPS_SC_PROCESSOR_EXMEM_data_165_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_164 : X_SFF
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(25),
      O => MIPS_SC_PROCESSOR_EXMEM_data_164_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_163 : X_SFF
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(24),
      O => MIPS_SC_PROCESSOR_EXMEM_data_163_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_154 : X_SFF
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(15),
      O => MIPS_SC_PROCESSOR_EXMEM_data_154_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_153 : X_SFF
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(14),
      O => MIPS_SC_PROCESSOR_EXMEM_data_153_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_152 : X_SFF
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(13),
      O => MIPS_SC_PROCESSOR_EXMEM_data_152_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_151 : X_SFF
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(12),
      O => MIPS_SC_PROCESSOR_EXMEM_data_151_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_179 : X_SFF
    generic map(
      LOC => "SLICE_X9Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_HI_IN(1),
      O => MIPS_SC_PROCESSOR_EXMEM_data_179_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_178 : X_SFF
    generic map(
      LOC => "SLICE_X9Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_HI_IN(0),
      O => MIPS_SC_PROCESSOR_EXMEM_data_178_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_177 : X_SFF
    generic map(
      LOC => "SLICE_X9Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_10914,
      O => MIPS_SC_PROCESSOR_EXMEM_data_177_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_109 : X_SFF
    generic map(
      LOC => "SLICE_X9Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_177_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114 : X_FF
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_rstpot_4855,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_10675,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_10613,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_rstpot_4855
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147 : X_FF
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_rstpot_4863,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9517,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(90),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_rstpot_4863
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_buffer_write1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y22",
      INIT => X"FFFFFFFFFFFFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_10740,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_10742,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_10738,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_10744,
      O => N158
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_buffer_write1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y22",
      INIT => X"FFFFFFFFDDDF888F"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_10737,
      ADR3 => N158,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      O => MIPS_SC_PROCESSOR_buffer_write
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o23_MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o23_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o24_pack_6,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o24
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o25 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => X"FFFFFFFF0C0CFF0C"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(110),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o23_10996
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => X"00FF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9434,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(111),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o5_10995
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o26 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => X"A8AAA8A8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(105),
      ADR1 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o23_10996,
      ADR2 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o11_9511,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9434,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(111),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o24_pack_6
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => X"FFFFFFFFFFFF22F2"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(109),
      ADR5 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o5_10995,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o6_9505
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o27 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => X"0F0F0F000F000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9432,
      ADR3 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o24,
      ADR4 => N446,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(110),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o25_9325
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y24",
      INIT => X"AAAAAAAA28AAAA28"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(106),
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(111),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o20_10925
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_25_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y28",
      INIT => X"F00FF0F0F0F00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_10007,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_10008,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N111,
      O => MIPS_SC_PROCESSOR_BranchAdder_25_Q
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_22_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y29",
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(22),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(21),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(19),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N8,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(18),
      ADR5 => MIPS_SC_PROCESSOR_COUNTER_data(20),
      O => MIPS_SC_PROCESSOR_incremented(22)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output23_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y29",
      INIT => X"ABEFAAAAA820AAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_incremented(22),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_9609,
      O => N58
    );
  MIPS_SC_PROCESSOR_COUNTER_data_27 : X_FF
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(27),
      O => MIPS_SC_PROCESSOR_COUNTER_data(27),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output28 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => X"CFC0CFC0CFCFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_10583,
      ADR2 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_BranchAdder_27_Q,
      ADR4 => N48,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(27)
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => X"FC30FC300000FC30"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111
    );
  MIPS_SC_PROCESSOR_COUNTER_data_26 : X_FF
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(26),
      O => MIPS_SC_PROCESSOR_COUNTER_data(26),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output27 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => X"CFC0CFC0CFCFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR2 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_BranchAdder_26_0,
      ADR4 => N50,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(26)
    );
  MIPS_SC_PROCESSOR_COUNTER_data_25 : X_FF
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(25),
      O => MIPS_SC_PROCESSOR_COUNTER_data(25),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output26 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => X"CFC0CFC0CFCFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR2 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_BranchAdder_25_Q,
      ADR4 => N52,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(25)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_26_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y31",
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(26),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(25),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(23),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N10,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(22),
      ADR5 => MIPS_SC_PROCESSOR_COUNTER_data(24),
      O => MIPS_SC_PROCESSOR_incremented(26)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output27_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y31",
      INIT => X"ABEFAAAAA820AAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_incremented(26),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_10006,
      O => N50
    );
  MIPS_SC_PROCESSOR_EXMEM_data_146 : X_SFF
    generic map(
      LOC => "SLICE_X10Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(7),
      O => MIPS_SC_PROCESSOR_EXMEM_data_146_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_145 : X_SFF
    generic map(
      LOC => "SLICE_X10Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(6),
      O => MIPS_SC_PROCESSOR_EXMEM_data_145_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_144 : X_SFF
    generic map(
      LOC => "SLICE_X10Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(5),
      O => MIPS_SC_PROCESSOR_EXMEM_data_144_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_143 : X_SFF
    generic map(
      LOC => "SLICE_X10Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(4),
      O => MIPS_SC_PROCESSOR_EXMEM_data_143_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_170 : X_SFF
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(31),
      O => MIPS_SC_PROCESSOR_EXMEM_data_170_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_169 : X_SFF
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(30),
      O => MIPS_SC_PROCESSOR_EXMEM_data_169_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_168 : X_SFF
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(29),
      O => MIPS_SC_PROCESSOR_EXMEM_data_168_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_167 : X_SFF
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(28),
      O => MIPS_SC_PROCESSOR_EXMEM_data_167_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_162 : X_SFF
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(23),
      O => MIPS_SC_PROCESSOR_EXMEM_data_162_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_161 : X_SFF
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(22),
      O => MIPS_SC_PROCESSOR_EXMEM_data_161_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_160 : X_SFF
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(21),
      O => MIPS_SC_PROCESSOR_EXMEM_data_160_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_159 : X_SFF
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(20),
      O => MIPS_SC_PROCESSOR_EXMEM_data_159_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_205 : X_FF
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_205_rstpot_5037,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_205_10474,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_205_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_8_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_205_rstpot_5037
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_204 : X_FF
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_204_rstpot_5030,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_204_10642,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_204_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_9_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_204_rstpot_5030
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145 : X_FF
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_rstpot_5019,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9427,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(92),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_rstpot_5019
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_202 : X_FF
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_202_rstpot_5021,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_202_10638,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_202_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_11_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_202_rstpot_5021
    );
  MIPS_SC_PROCESSOR_IFIDwrite_MIPS_SC_PROCESSOR_IFIDwrite_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_control_enable,
      O => MIPS_SC_PROCESSOR_control_enable_0
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_Mmux_IFIDwrite11 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => X"FFFFFEFFFFFFFEFF"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o9_9324,
      ADR1 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o25_9325,
      ADR2 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o12_9326,
      ADR3 => TDT4255_COM_processor_enable_9327,
      ADR4 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o21_9328,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_IFIDwrite
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_Mmux_PCWrite11 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => X"FF00FE00"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o9_9324,
      ADR1 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o25_9325,
      ADR2 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o12_9326,
      ADR3 => TDT4255_COM_processor_enable_9327,
      ADR4 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o21_9328,
      O => MIPS_SC_PROCESSOR_control_enable
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o28 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y23",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o21_9328,
      ADR3 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o25_9325,
      ADR4 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o12_9326,
      ADR5 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o9_9324,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o
    );
  MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output511 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y23",
      INIT => X"00000F0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(118),
      ADR3 => TDT4255_COM_processor_enable_9327,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(119),
      ADR5 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o,
      O => N463
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o19 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y23",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o17_10931,
      ADR3 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o16_10929,
      ADR4 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o15_10928,
      ADR5 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o14_0,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o18_10997
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o23 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y23",
      INIT => X"FFFFFFFFFF5DEA48"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9434,
      ADR1 => N457,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(111),
      ADR3 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o19_10924,
      ADR4 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o20_10925,
      ADR5 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o18_10997,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o21_9328
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y24",
      INIT => X"22F222F2FFFF22F2"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(110),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9432,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(112),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o2_10970
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y24",
      INIT => X"FFFFFFFFFFFF22F2"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9432,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(110),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9434,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(111),
      ADR4 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o6_9505,
      ADR5 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o2_10970,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o8_10969
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output25 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y29"
    )
    port map (
      IA => N1661,
      IB => N1671,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(24),
      SEL => MIPS_SC_PROCESSOR_branch_ok
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output25_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y29",
      INIT => X"EFEEEAEE45444044"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR1 => MIPS_SC_PROCESSOR_incremented_24_0,
      ADR2 => MIPS_SC_PROCESSOR_branched1,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_10008,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(111),
      O => N1661
    );
  MIPS_SC_PROCESSOR_COUNTER_data_24 : X_FF
    generic map(
      LOC => "SLICE_X10Y29",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(24),
      O => MIPS_SC_PROCESSOR_COUNTER_data(24),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output25_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y29",
      INIT => X"FCCFCFFC30030330"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR2 => MIPS_SC_PROCESSOR_ADDRESSADDER_N111,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_10008,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(111),
      O => N1671
    );
  MIPS_SC_PROCESSOR_COUNTER_data_23 : X_FF
    generic map(
      LOC => "SLICE_X10Y29",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(23),
      O => MIPS_SC_PROCESSOR_COUNTER_data(23),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output24 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y29",
      INIT => X"CFC0CFC0CFCFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(110),
      ADR2 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_BranchAdder_23_Q,
      ADR4 => N56,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(23)
    );
  MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_23_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y29",
      INIT => X"9AAAAAAAAAAAAAA6"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_9367,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_9609,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_9610,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_9612,
      ADR5 => MIPS_SC_PROCESSOR_ADDRESSADDER_N9,
      O => MIPS_SC_PROCESSOR_BranchAdder_23_Q
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N162_pack_4,
      O => N162
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29 : X_FF
    generic map(
      LOC => "SLICE_X10Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_rstpot_5123,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_10607,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y30",
      INIT => X"00000000FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_10607,
      ADR4 => MIPS_SC_PROCESSOR_incremented(28),
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_rstpot_5123
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_29_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y30",
      INIT => X"6AAAAAAA6AAAAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(29),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(27),
      ADR2 => MIPS_SC_PROCESSOR_Addressincrementer_N12,
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(26),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(28),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_incremented(29)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output30_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y30",
      INIT => X"95555555"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_COUNTER_data(29),
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(27),
      ADR2 => MIPS_SC_PROCESSOR_Addressincrementer_N12,
      ADR3 => MIPS_SC_PROCESSOR_COUNTER_data(26),
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(28),
      O => N162_pack_4
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output30_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y30",
      INIT => X"5D7F555551405555"
    )
    port map (
      ADR0 => N162,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_9501,
      O => N44
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28 : X_FF
    generic map(
      LOC => "SLICE_X10Y30",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_rstpot_5134,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_9498,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X10Y30",
      INIT => X"00000000FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_9498,
      ADR4 => MIPS_SC_PROCESSOR_incremented(29),
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_9499,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_rstpot_5134
    );
  MIPS_SC_PROCESSOR_incremented_23_MIPS_SC_PROCESSOR_incremented_23_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented(24),
      O => MIPS_SC_PROCESSOR_incremented_24_0
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_23_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y31",
      INIT => X"0FF0F0F00FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(23),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N10,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(22),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_incremented(23)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_24_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y31",
      INIT => X"3CCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(24),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(23),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N10,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(22),
      O => MIPS_SC_PROCESSOR_incremented(24)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output24_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y31",
      INIT => X"ABEFAAAAA820AAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_incremented(23),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_9367,
      O => N56
    );
  MIPS_SC_PROCESSOR_EXMEM_data_150 : X_SFF
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(11),
      O => MIPS_SC_PROCESSOR_EXMEM_data_150_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_149 : X_SFF
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(10),
      O => MIPS_SC_PROCESSOR_EXMEM_data_149_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_148 : X_SFF
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(9),
      O => MIPS_SC_PROCESSOR_EXMEM_data_148_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_147 : X_SFF
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(8),
      O => MIPS_SC_PROCESSOR_EXMEM_data_147_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_193 : X_FF
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_193_rstpot_5189,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_193_10655,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_193_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_20_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_193_rstpot_5189
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_192 : X_FF
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_192_rstpot_5192,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_192_10653,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_192_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_21_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_192_rstpot_5192
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_191 : X_FF
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_191_rstpot_5196,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_191_10651,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_191_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_22_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_191_rstpot_5196
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_190 : X_FF
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_190_rstpot_5185,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_190_10649,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_190_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_23_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_190_rstpot_5185
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_rstpot_5202,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_10469,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_11002,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_rstpot_5202
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_rstpot_5216,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_10470,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_11001,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_rstpot_5216
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_rstpot_5225,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_11002,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_global_prediction_data(0),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_11002,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_rstpot_5225
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_rstpot_5219,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_11001,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => X"00000000F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_global_prediction_data(1),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_11001,
      ADR4 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset112,
      O => MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_rstpot_5219
    );
  MIPS_SC_PROCESSOR_global_prediction_data_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y22",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_buffer_write,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_branched1,
      O => MIPS_SC_PROCESSOR_global_prediction_data(0),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_Mmux_branched111 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y22",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      O => MIPS_SC_PROCESSOR_branched1
    );
  MIPS_SC_PROCESSOR_global_prediction_data_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y22",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_buffer_write,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_global_prediction_data(0),
      O => MIPS_SC_PROCESSOR_global_prediction_data(1),
      RST => GND,
      SET => GND
    );
  instr_data_25_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y22",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data(25),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_25_0_0_0
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o4_MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N429_pack_5,
      O => N429
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y23",
      INIT => X"55545554FFFF5554"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(104),
      ADR1 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o2_10970,
      ADR2 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o3_10971,
      ADR3 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o1_10966,
      ADR4 => N429,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(109),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o4_11005
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y23",
      INIT => X"FFEAEAEA55404040"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_9358,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(109),
      ADR2 => N429,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(104),
      ADR4 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o8_10969,
      ADR5 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o4_11005,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o9_9324
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o621 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y23",
      INIT => X"3CFFFF3C3CFFFF3C"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(107),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(108),
      ADR5 => '1',
      O => N457
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o22 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y23",
      INIT => X"BEFFFFBE"
    )
    port map (
      ADR0 => N6,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(107),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(108),
      O => N429_pack_5
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o22_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y23",
      INIT => X"0FF0FFFFFFFF0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(105),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9432,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(106),
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9434,
      O => N6
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o20 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y24",
      INIT => X"1455551455555555"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(106),
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(111),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o19_10924
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y24",
      INIT => X"0CFF0CFFFFFF0CFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9434,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(111),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(109),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9432,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(110),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o3_10971
    );
  MIPS_SC_PROCESSOR_incremented_27_MIPS_SC_PROCESSOR_incremented_27_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_incremented_28_pack_5,
      O => MIPS_SC_PROCESSOR_incremented(28)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_27_NEXT_FA_Mxor_R_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y30",
      INIT => X"0FF0F0F00FF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(27),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N12,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(26),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_incremented(27)
    );
  MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_28_NEXT_FA_Mxor_R_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y30",
      INIT => X"3CCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_COUNTER_data(28),
      ADR2 => MIPS_SC_PROCESSOR_COUNTER_data(27),
      ADR3 => MIPS_SC_PROCESSOR_Addressincrementer_N12,
      ADR4 => MIPS_SC_PROCESSOR_COUNTER_data(26),
      O => MIPS_SC_PROCESSOR_incremented_28_pack_5
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output29_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y30",
      INIT => X"ABEFAAAAA820AAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_incremented(28),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_9353,
      O => N46
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output28_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y30",
      INIT => X"ABEFAAAAA820AAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_incremented(27),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_9350,
      O => N48
    );
  TDT4255_COM_bus_data_out_23 : X_SFF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out(8),
      O => TDT4255_COM_bus_data_out(23),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_22 : X_SFF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out_9_0,
      O => TDT4255_COM_bus_data_out(22),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_21 : X_SFF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out_10_0,
      O => TDT4255_COM_bus_data_out(21),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_20 : X_SFF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out(11),
      O => TDT4255_COM_bus_data_out(20),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_213 : X_FF
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_213_rstpot_5318,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_213_10644,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_213_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_0_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_213_rstpot_5318
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_212 : X_FF
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_212_rstpot_5326,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_212_10643,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_212_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_1_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_212_rstpot_5326
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_211 : X_FF
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_211_rstpot_5333,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_211_10641,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_211_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_2_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_211_rstpot_5333
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_210 : X_FF
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_210_rstpot_5339,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_210_10639,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_210_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_3_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_210_rstpot_5339
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_203_MIPS_SC_PROCESSOR_IDEX_data_sliced_203_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_state_writeback(1),
      O => MIPS_SC_PROCESSOR_state_writeback_1_0
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_State11 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => X"EFEA4540EFEA4540"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_9668,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_state_writeback(0)
    );
  MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_State21 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => X"CFC0303F"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      O => MIPS_SC_PROCESSOR_state_writeback(1)
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_203 : X_FF
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_203_rstpot_5347,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_203_10640,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_203_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_10_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_203_rstpot_5347
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_185 : X_FF
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_185_rstpot_5380,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_185_10654,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_185_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_28_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_185_rstpot_5380
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_184 : X_FF
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_184_rstpot_5383,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_184_10652,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_184_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_29_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_184_rstpot_5383
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_183 : X_FF
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_183_rstpot_5387,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_183_10650,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_183_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_30_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_183_rstpot_5387
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_182 : X_FF
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_182_rstpot_5376,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_182_10648,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_182_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_31_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_182_rstpot_5376
    );
  TDT4255_COM_read_addr_7 : X_SFF
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_address_in_24_IBUF_0,
      O => TDT4255_COM_read_addr(7),
      SRST => TDT4255_COM_n0087_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_read_addr_6 : X_SFF
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_address_in_25_IBUF_0,
      O => TDT4255_COM_read_addr(6),
      SRST => TDT4255_COM_n0087_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_read_addr_5 : X_SFF
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_address_in_26_IBUF_0,
      O => TDT4255_COM_read_addr(5),
      SRST => TDT4255_COM_n0087_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_read_addr_4 : X_SFF
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_address_in_27_IBUF_0,
      O => TDT4255_COM_read_addr(4),
      SRST => TDT4255_COM_n0087_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output71 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => X"C00000C0000000C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(116),
      ADR2 => N463,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(117),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(114),
      O => MIPS_SC_PROCESSOR_chosen_OP_7_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72 : X_FF
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_rstpot_5409,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => X"03000500C300A500"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_7_Q,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_rstpot_5409
    );
  TDT4255_COM_write_addr_7_TDT4255_COM_write_addr_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr(6),
      O => dmem_address_wr_6_0
    );
  TDT4255_COM_write_addr_7_TDT4255_COM_write_addr_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr(4),
      O => dmem_address_wr_4_0
    );
  TDT4255_COM_write_addr_7 : X_SFF
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_address_in_24_IBUF_0,
      O => TDT4255_COM_write_addr(7),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_addr_6 : X_SFF
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_address_in_25_IBUF_0,
      O => TDT4255_COM_write_addr(6),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_addr_5 : X_SFF
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_address_in_26_IBUF_0,
      O => TDT4255_COM_write_addr(5),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_address71 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => TDT4255_COM_read_addr(6),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_43_Q,
      ADR5 => '1',
      O => dmem_address(6)
    );
  Mmux_dmem_address_wr71 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => X"FCFC0C0C"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_write_addr(6),
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_43_Q,
      O => dmem_address_wr(6)
    );
  TDT4255_COM_write_addr_4 : X_SFF
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_address_in_27_IBUF_0,
      O => TDT4255_COM_write_addr(4),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_address51 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => X"FCFC3030FCFC3030"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => TDT4255_COM_read_addr(4),
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_41_Q,
      ADR5 => '1',
      O => dmem_address(4)
    );
  Mmux_dmem_address_wr51 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => X"FFCC3300"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => '1',
      ADR3 => TDT4255_COM_write_addr(4),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_41_Q,
      O => dmem_address_wr(4)
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output2_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y30"
    )
    port map (
      IA => MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output21_5442,
      IB => MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output2,
      O => MIPS_SC_PROCESSOR_FinalPCAddress(0),
      SEL => MIPS_SC_PROCESSOR_stateread_0_0
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output211 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y30",
      INIT => X"4544454540444040"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_9983,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR5 => MIPS_SC_PROCESSOR_COUNTER_data(0),
      O => MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output21_5442
    );
  MIPS_SC_PROCESSOR_COUNTER_data_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y30",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_control_enable_0,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_FinalPCAddress(0),
      O => MIPS_SC_PROCESSOR_COUNTER_data(0),
      RST => reset_IBUF_0,
      SET => GND
    );
  MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output210 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y30",
      INIT => X"4544454540444040"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_9983,
      ADR2 => MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset1111,
      ADR3 => MIPS_SC_PROCESSOR_branched1,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR5 => MIPS_SC_PROCESSOR_prediction_address_0_0,
      O => MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output2
    );
  TDT4255_COM_bus_data_out_27 : X_SFF
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out(4),
      O => TDT4255_COM_bus_data_out(27),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_26 : X_SFF
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out_5_0,
      O => TDT4255_COM_bus_data_out(26),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_25 : X_SFF
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out(6),
      O => TDT4255_COM_bus_data_out(25),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_24 : X_SFF
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out_7_0,
      O => TDT4255_COM_bus_data_out(24),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_197 : X_FF
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_197_rstpot_5488,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_197_10663,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_197_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_16_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_197_rstpot_5488
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_196 : X_FF
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_196_rstpot_5491,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_196_10661,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_196_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_17_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_196_rstpot_5491
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_195 : X_FF
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_195_rstpot_5495,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_195_10659,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_195_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_18_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_195_rstpot_5495
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_194 : X_FF
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_194_rstpot_5484,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_194_10657,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_194_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_19_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_194_rstpot_5484
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_209 : X_FF
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_209_rstpot_5500,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_209_10647,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_209_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_4_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_209_rstpot_5500
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_208 : X_FF
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_208_rstpot_5508,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_208_10646,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_208_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_5_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_208_rstpot_5508
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_207 : X_FF
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_207_rstpot_5515,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_207_10645,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_207_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_6_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_207_rstpot_5515
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_206 : X_FF
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_206_rstpot_5522,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_206_10498,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_206_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_7_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_206_rstpot_5522
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_201 : X_FF
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_201_rstpot_5540,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_201_10637,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_201_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_12_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_201_rstpot_5540
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_200 : X_FF
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_200_rstpot_5531,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_200_10487,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_200_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RT_ADDR_4_read_port_5_OUT_13_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_200_rstpot_5531
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y23",
      INIT => X"4545044054540440"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(107),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(108),
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o15_10928
    );
  MIPS_SC_PROCESSOR_LO_data_27 : X_SFF
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_166_Q,
      O => MIPS_SC_PROCESSOR_LO_data(27),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_26 : X_SFF
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_165_Q,
      O => MIPS_SC_PROCESSOR_LO_data(26),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_25 : X_SFF
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_164_Q,
      O => MIPS_SC_PROCESSOR_LO_data(25),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_24 : X_SFF
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_163_Q,
      O => MIPS_SC_PROCESSOR_LO_data(24),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_31 : X_SFF
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out_0_0,
      O => TDT4255_COM_bus_data_out(31),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_30 : X_SFF
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out_1_0,
      O => TDT4255_COM_bus_data_out(30),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_29 : X_SFF
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out(2),
      O => TDT4255_COM_bus_data_out(29),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_28 : X_SFF
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out_3_0,
      O => TDT4255_COM_bus_data_out(28),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_23 : X_SFF
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_162_Q,
      O => MIPS_SC_PROCESSOR_LO_data(23),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_22 : X_SFF
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_161_Q,
      O => MIPS_SC_PROCESSOR_LO_data(22),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_21 : X_SFF
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_160_Q,
      O => MIPS_SC_PROCESSOR_LO_data(21),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_20 : X_SFF
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_159_Q,
      O => MIPS_SC_PROCESSOR_LO_data(20),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_31 : X_SFF
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(209),
      O => MIPS_SC_PROCESSOR_HI_data(31),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_30 : X_SFF
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(208),
      O => MIPS_SC_PROCESSOR_HI_data(30),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_29 : X_SFF
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(207),
      O => MIPS_SC_PROCESSOR_HI_data(29),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_28 : X_SFF
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(206),
      O => MIPS_SC_PROCESSOR_HI_data(28),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o18 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_9360,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_10747,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_10746,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o17_10931
    );
  MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => X"8888888880808880"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o,
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(114),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(116),
      ADR5 => N160_0,
      O => MIPS_SC_PROCESSOR_chosen_OP_4_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75 : X_FF
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_rstpot_5605,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => X"03000500C300A500"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_4_Q,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_rstpot_5605
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73 : X_FF
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_rstpot_5614,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_9360,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => X"0000100040001000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => N166,
      ADR3 => MIPS_SC_PROCESSOR_control_enable_0,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_rstpot_5614
    );
  N7_N7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o14,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o14_0
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o15 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y23"
    )
    port map (
      IA => N164,
      IB => N165,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o14,
      SEL => MIPS_SC_PROCESSOR_IFID_data(107)
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o15_F : X_LUT6
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => X"2AA22AA2FFFF2AA2"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR4 => N7,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(117),
      O => N164
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o15_G : X_LUT6
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => X"02200220FFFF0220"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(108),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      ADR4 => N7,
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(117),
      O => N165
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => X"00000C0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(114),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(116),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(118),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(119),
      O => N7
    );
  MIPS_SC_PROCESSOR_LO_data_31 : X_SFF
    generic map(
      LOC => "SLICE_X15Y8",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_170_Q,
      O => MIPS_SC_PROCESSOR_LO_data(31),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_30 : X_SFF
    generic map(
      LOC => "SLICE_X15Y8",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_169_Q,
      O => MIPS_SC_PROCESSOR_LO_data(30),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_29 : X_SFF
    generic map(
      LOC => "SLICE_X15Y8",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_168_Q,
      O => MIPS_SC_PROCESSOR_LO_data(29),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_28 : X_SFF
    generic map(
      LOC => "SLICE_X15Y8",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_167_Q,
      O => MIPS_SC_PROCESSOR_LO_data(28),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_7 : X_SFF
    generic map(
      LOC => "SLICE_X15Y9",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_146_Q,
      O => MIPS_SC_PROCESSOR_LO_data(7),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_6 : X_SFF
    generic map(
      LOC => "SLICE_X15Y9",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_145_Q,
      O => MIPS_SC_PROCESSOR_LO_data(6),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_5 : X_SFF
    generic map(
      LOC => "SLICE_X15Y9",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_144_Q,
      O => MIPS_SC_PROCESSOR_LO_data(5),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_4 : X_SFF
    generic map(
      LOC => "SLICE_X15Y9",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_143_Q,
      O => MIPS_SC_PROCESSOR_LO_data(4),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_27 : X_SFF
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(205),
      O => MIPS_SC_PROCESSOR_HI_data(27),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_26 : X_SFF
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(204),
      O => MIPS_SC_PROCESSOR_HI_data(26),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_25 : X_SFF
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(203),
      O => MIPS_SC_PROCESSOR_HI_data(25),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_24 : X_SFF
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(202),
      O => MIPS_SC_PROCESSOR_HI_data(24),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_23 : X_SFF
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(201),
      O => MIPS_SC_PROCESSOR_HI_data(23),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_22 : X_SFF
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(200),
      O => MIPS_SC_PROCESSOR_HI_data(22),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_21 : X_SFF
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(199),
      O => MIPS_SC_PROCESSOR_HI_data(21),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_20 : X_SFF
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(198),
      O => MIPS_SC_PROCESSOR_HI_data(20),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79 : X_FF
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_rstpot_5693,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_10747,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => X"03000500C300A500"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_0_Q,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_rstpot_5693
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78 : X_FF
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_rstpot_5701,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_10746,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => X"0000200080002000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(117),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => N7,
      ADR3 => MIPS_SC_PROCESSOR_control_enable_0,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_rstpot_5701
    );
  MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => X"C000C0C0C000C000"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o,
      ADR3 => MIPS_SC_PROCESSOR_Ops(8),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(117),
      ADR5 => N7,
      O => MIPS_SC_PROCESSOR_chosen_OP_2_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77 : X_FF
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_rstpot_5715,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_10930,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X15Y21",
      INIT => X"03000500C300A500"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR3 => MIPS_SC_PROCESSOR_chosen_OP_2_Q,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_rstpot_5715
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N160,
      O => N160_0
    );
  MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o17 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y22",
      INIT => X"03C0FFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(108),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_10930,
      O => MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o16_10929
    );
  MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output611 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y22",
      INIT => X"0000000100000001"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(118),
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(119),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(114),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(117),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(116),
      ADR5 => '1',
      O => N166
    );
  MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output4_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y22",
      INIT => X"FFEEFFEE"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(118),
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(119),
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(117),
      ADR4 => '1',
      O => N160
    );
  MIPS_SC_PROCESSOR_CONTROL_UNIT_Mmux_ALUOp1121 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y22",
      INIT => X"1000000000000001"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(118),
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(119),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(114),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(115),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(116),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(117),
      O => MIPS_SC_PROCESSOR_Ops(8)
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71 : X_FF
    generic map(
      LOC => "SLICE_X15Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_rstpot_5745,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X15Y22",
      INIT => X"00003000C0003000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_Ops(8),
      ADR3 => MIPS_SC_PROCESSOR_control_enable_0,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_rstpot_5745
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144 : X_FF
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_rstpot_5752,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9514,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(93),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_rstpot_5752
    );
  MIPS_SC_PROCESSOR_EXMEM_data_142 : X_SFF
    generic map(
      LOC => "SLICE_X16Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(3),
      O => MIPS_SC_PROCESSOR_EXMEM_data_142_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_141 : X_SFF
    generic map(
      LOC => "SLICE_X16Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(2),
      O => MIPS_SC_PROCESSOR_EXMEM_data_141_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_140 : X_SFF
    generic map(
      LOC => "SLICE_X16Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(1),
      O => MIPS_SC_PROCESSOR_EXMEM_data_140_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_139 : X_SFF
    generic map(
      LOC => "SLICE_X16Y4",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(0),
      O => MIPS_SC_PROCESSOR_EXMEM_data_139_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_6 : X_SFF
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(184),
      O => MIPS_SC_PROCESSOR_HI_data(6),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_5 : X_SFF
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(183),
      O => MIPS_SC_PROCESSOR_HI_data(5),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_4 : X_SFF
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(182),
      O => MIPS_SC_PROCESSOR_HI_data(4),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_14 : X_SFF
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_153_Q,
      O => MIPS_SC_PROCESSOR_LO_data(14),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_15 : X_SFF
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_154_Q,
      O => MIPS_SC_PROCESSOR_LO_data(15),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_7 : X_SFF
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(185),
      O => MIPS_SC_PROCESSOR_HI_data(7),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_13 : X_SFF
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_152_Q,
      O => MIPS_SC_PROCESSOR_LO_data(13),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_12 : X_SFF
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_151_Q,
      O => MIPS_SC_PROCESSOR_LO_data(12),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_158 : X_SFF
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(19),
      O => MIPS_SC_PROCESSOR_EXMEM_data_158_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_157 : X_SFF
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(18),
      O => MIPS_SC_PROCESSOR_EXMEM_data_157_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_156 : X_SFF
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(17),
      O => MIPS_SC_PROCESSOR_EXMEM_data_156_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_155 : X_SFF
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_LO_IN(16),
      O => MIPS_SC_PROCESSOR_EXMEM_data_155_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_27 : X_SFF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_59_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_27_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_26 : X_SFF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_58_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_26_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_25 : X_SFF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_57_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_25_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_14 : X_SFF
    generic map(
      LOC => "SLICE_X17Y11",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(192),
      O => MIPS_SC_PROCESSOR_HI_data(14),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R61 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_19_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_51_Q,
      ADR2 => MIPS_SC_PROCESSOR_HI_data(14),
      ADR3 => MIPS_SC_PROCESSOR_LO_data(14),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(14)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_19 : X_SFF
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_51_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_19_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_51 : X_SFF
    generic map(
      LOC => "SLICE_X17Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(14),
      O => MIPS_SC_PROCESSOR_MEMWB_data_51_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_13 : X_SFF
    generic map(
      LOC => "SLICE_X17Y14",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(191),
      O => MIPS_SC_PROCESSOR_HI_data(13),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_12 : X_SFF
    generic map(
      LOC => "SLICE_X17Y14",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(190),
      O => MIPS_SC_PROCESSOR_HI_data(12),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_15 : X_SFF
    generic map(
      LOC => "SLICE_X17Y15",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(193),
      O => MIPS_SC_PROCESSOR_HI_data(15),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R151 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_27_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_59_Q,
      ADR2 => MIPS_SC_PROCESSOR_HI_data(22),
      ADR3 => MIPS_SC_PROCESSOR_LO_data(22),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(22)
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R141 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_26_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_58_Q,
      ADR2 => MIPS_SC_PROCESSOR_HI_data(21),
      ADR3 => MIPS_SC_PROCESSOR_LO_data(21),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(21)
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R131 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_25_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_57_Q,
      ADR2 => MIPS_SC_PROCESSOR_HI_data(20),
      ADR3 => MIPS_SC_PROCESSOR_LO_data(20),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(20)
    );
  MIPS_SC_PROCESSOR_LO_data_3 : X_SFF
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_142_Q,
      O => MIPS_SC_PROCESSOR_LO_data(3),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_2 : X_SFF
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_141_Q,
      O => MIPS_SC_PROCESSOR_LO_data(2),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_1 : X_SFF
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_140_Q,
      O => MIPS_SC_PROCESSOR_LO_data(1),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_0 : X_SFF
    generic map(
      LOC => "SLICE_X18Y6",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_139_Q,
      O => MIPS_SC_PROCESSOR_LO_data(0),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_9 : X_SFF
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_148_Q,
      O => MIPS_SC_PROCESSOR_LO_data(9),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_8 : X_SFF
    generic map(
      LOC => "SLICE_X18Y7",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_147_Q,
      O => MIPS_SC_PROCESSOR_LO_data(8),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_11_MIPS_SC_PROCESSOR_LO_data_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_HI_data(3),
      O => MIPS_SC_PROCESSOR_HI_data_3_0
    );
  MIPS_SC_PROCESSOR_LO_data_11 : X_SFF
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_150_Q,
      O => MIPS_SC_PROCESSOR_LO_data(11),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_10 : X_SFF
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_149_Q,
      O => MIPS_SC_PROCESSOR_LO_data(10),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEMs_181_rt : X_LUT5
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEMs(181),
      O => MIPS_SC_PROCESSOR_EXMEMs_181_rt_5908
    );
  MIPS_SC_PROCESSOR_HI_data_3 : X_SFF
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs_181_rt_5908,
      O => MIPS_SC_PROCESSOR_HI_data(3),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_2 : X_SFF
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(180),
      O => MIPS_SC_PROCESSOR_HI_data(2),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R291 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_11_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_43_Q,
      ADR2 => MIPS_SC_PROCESSOR_HI_data(6),
      ADR3 => MIPS_SC_PROCESSOR_LO_data(6),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(6)
    );
  MIPS_SC_PROCESSOR_HI_data_0 : X_SFF
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_178_Q,
      O => MIPS_SC_PROCESSOR_HI_data(0),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R231 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_7_0,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_39_Q,
      ADR2 => MIPS_SC_PROCESSOR_HI_data(2),
      ADR3 => MIPS_SC_PROCESSOR_LO_data(2),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(2)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_9_MIPS_SC_PROCESSOR_MEMWB_data_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_7_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_7_0
    );
  MIPS_SC_PROCESSOR_MEMWB_data_9_MIPS_SC_PROCESSOR_MEMWB_data_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_10_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_10_0
    );
  MIPS_SC_PROCESSOR_MEMWB_data_9 : X_SFF
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_41_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_9_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R271 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"CCCCF0F0AAAAFF00"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_41_Q,
      ADR1 => MIPS_SC_PROCESSOR_HI_data(4),
      ADR2 => MIPS_SC_PROCESSOR_LO_data(4),
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_9_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(4)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_37 : X_SFF
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(0),
      O => MIPS_SC_PROCESSOR_MEMWB_data_37_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_39_rt : X_LUT5
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_39_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_39_rt_5921
    );
  MIPS_SC_PROCESSOR_MEMWB_data_7 : X_SFF
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_39_rt_5921,
      O => MIPS_SC_PROCESSOR_MEMWB_data_7_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_5 : X_SFF
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_37_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_5_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_42_rt : X_LUT5
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_42_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_42_rt_5924
    );
  MIPS_SC_PROCESSOR_MEMWB_data_10 : X_SFF
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_42_rt_5924,
      O => MIPS_SC_PROCESSOR_MEMWB_data_10_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_8 : X_SFF
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_40_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_8_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R110 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_5_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_37_Q,
      ADR2 => MIPS_SC_PROCESSOR_HI_data(0),
      ADR3 => MIPS_SC_PROCESSOR_LO_data(0),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(0)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_108 : X_SFF
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_176_0,
      O => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_11 : X_SFF
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_43_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_11_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_70 : X_SFF
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_137_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R221 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => X"FD75B931EC64A820"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR2 => MIPS_SC_PROCESSOR_LO_data(29),
      ADR3 => MIPS_SC_PROCESSOR_HI_data(29),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_66_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_34_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(29)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_48 : X_SFF
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(11),
      O => MIPS_SC_PROCESSOR_MEMWB_data_48_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R33 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => X"CCCCF0F0FF00AAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_16_Q,
      ADR1 => MIPS_SC_PROCESSOR_HI_data(11),
      ADR2 => MIPS_SC_PROCESSOR_LO_data(11),
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_48_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(11)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_2_MIPS_SC_PROCESSOR_EXMEM_data_2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_1_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_1_0
    );
  MIPS_SC_PROCESSOR_EXMEM_data_2 : X_SFF
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ChosenWriteReg(2),
      O => MIPS_SC_PROCESSOR_EXMEM_data_2_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_WRITEREG_MUX1_Mmux_output31 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_9360,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9434,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9435,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenWriteReg(2)
    );
  MIPS_SC_PROCESSOR_WRITEREG_MUX1_Mmux_output21 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => X"CACACACA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9432,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9433,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_9360,
      ADR3 => '1',
      ADR4 => '1',
      O => MIPS_SC_PROCESSOR_ChosenWriteReg(1)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_1 : X_SFF
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ChosenWriteReg(1),
      O => MIPS_SC_PROCESSOR_EXMEM_data_1_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_49 : X_SFF
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(12),
      O => MIPS_SC_PROCESSOR_MEMWB_data_49_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_18 : X_SFF
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_50_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_18_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R51 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => X"CCCCF0F0AAAAFF00"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_50_Q,
      ADR1 => MIPS_SC_PROCESSOR_HI_data(13),
      ADR2 => MIPS_SC_PROCESSOR_LO_data(13),
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_18_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(13)
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R171 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"FD75B931EC64A820"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR2 => MIPS_SC_PROCESSOR_LO_data(24),
      ADR3 => MIPS_SC_PROCESSOR_HI_data(24),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_61_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_29_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(24)
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R181 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"FD75B931EC64A820"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR2 => MIPS_SC_PROCESSOR_LO_data(25),
      ADR3 => MIPS_SC_PROCESSOR_HI_data(25),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_62_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_30_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(25)
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70 : X_FF
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_rstpot_5996,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_10735,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(109),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_rstpot_5996
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R71 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_20_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_52_Q,
      ADR2 => MIPS_SC_PROCESSOR_HI_data(15),
      ADR3 => MIPS_SC_PROCESSOR_LO_data(15),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(15)
    );
  MIPS_SC_PROCESSOR_ctForwardB_1_51 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"0FFFFF0FF0FFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_4_Q,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_3_Q,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      O => MIPS_SC_PROCESSOR_ctForwardB_1_bdd8
    );
  MIPS_SC_PROCESSOR_MEMWB_data_50 : X_SFF
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(13),
      O => MIPS_SC_PROCESSOR_MEMWB_data_50_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ctForwardB_1_3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"00000000C0300C03"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_1_0,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_2_Q,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9432,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9434,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardB_1_bdd8,
      O => MIPS_SC_PROCESSOR_ctForwardB_1_3_10933
    );
  MIPS_SC_PROCESSOR_HI_data_19 : X_SFF
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(197),
      O => MIPS_SC_PROCESSOR_HI_data(19),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_18 : X_SFF
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(196),
      O => MIPS_SC_PROCESSOR_HI_data(18),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_HI_data_17 : X_SFF
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(195),
      O => MIPS_SC_PROCESSOR_HI_data(17),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R251 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"FCFFFCCC30333000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteData(31),
      ADR3 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data(105),
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_68_Q,
      O => MIPS_SC_PROCESSOR_ForwardAout(31)
    );
  MIPS_SC_PROCESSOR_HI_data_16 : X_SFF
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(194),
      O => MIPS_SC_PROCESSOR_HI_data(16),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R251 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"FD75B931EC64A820"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR2 => MIPS_SC_PROCESSOR_LO_data(31),
      ADR3 => MIPS_SC_PROCESSOR_HI_data(31),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_68_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_36_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(31)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_49 : X_SFF
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(12),
      O => MIPS_SC_PROCESSOR_EXMEM_data_49_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"0410054404400514"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(12),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => N88_0,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(2),
      O => MIPS_SC_PROCESSOR_ALU_Result(12)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_48 : X_SFF
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(11),
      O => MIPS_SC_PROCESSOR_EXMEM_data_48_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"0410054404400514"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(11),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => N86,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_2_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result(11)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_68 : X_SFF
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(31),
      O => MIPS_SC_PROCESSOR_MEMWB_data_68_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_C31 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"FF4BFF784B007800"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9535,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR2 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(10),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(10),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_2_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150 : X_FF
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_rstpot_6089,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(108),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_rstpot_6089
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151 : X_FF
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_rstpot_6098,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(107),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_rstpot_6098
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_C11 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => X"FFFF4B784B780000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR2 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(24),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(24),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(5),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_0_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_35_MIPS_SC_PROCESSOR_EXMEM_data_35_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenALUInput_31_Q,
      O => MIPS_SC_PROCESSOR_ChosenALUInput_31_0
    );
  mux321231 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y21",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(30),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput_30_Q
    );
  mux321241 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y21",
      INIT => X"FCFC0C0C"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(31),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      O => MIPS_SC_PROCESSOR_ChosenALUInput_31_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_35 : X_SFF
    generic map(
      LOC => "SLICE_X18Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(30),
      O => MIPS_SC_PROCESSOR_EXMEM_data_35_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R241 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y21",
      INIT => X"FCFFFCCC30333000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteData(30),
      ADR3 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_183_10650,
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_67_Q,
      O => MIPS_SC_PROCESSOR_ForwardBout(30)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_36 : X_SFF
    generic map(
      LOC => "SLICE_X18Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(31),
      O => MIPS_SC_PROCESSOR_EXMEM_data_36_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R251 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y21",
      INIT => X"FCFFFCCC30333000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteData(31),
      ADR3 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_182_10648,
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_68_Q,
      O => MIPS_SC_PROCESSOR_ForwardBout(31)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R241 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y22",
      INIT => X"FCFFFCCC30333000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteData(30),
      ADR3 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data(104),
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_67_Q,
      O => MIPS_SC_PROCESSOR_ForwardAout(30)
    );
  instr_data_22_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(110),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data(22),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_22_0_0_0
    );
  TDT4255_COM_read_addr_3_TDT4255_COM_read_addr_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_n0087_inv_0_pack_1,
      O => TDT4255_COM_n0087_inv_0
    );
  TDT4255_COM_read_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X18Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_address_in_28_IBUF_0,
      O => TDT4255_COM_read_addr(3),
      SRST => TDT4255_COM_n0087_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_n0076_inv_01 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y25",
      INIT => X"FFFFFFC3FFFFFFC3"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => reset_IBUF_0,
      ADR5 => '1',
      O => TDT4255_COM_n0076_inv_0
    );
  TDT4255_COM_n0087_inv_01 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y25",
      INIT => X"FFFFFF3F"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => reset_IBUF_0,
      O => TDT4255_COM_n0087_inv_0_pack_1
    );
  TDT4255_COM_read_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X18Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_address_in_29_IBUF_0,
      O => TDT4255_COM_read_addr(2),
      SRST => TDT4255_COM_n0087_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_read_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X18Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_address_in_30_IBUF_0,
      O => TDT4255_COM_read_addr(1),
      SRST => TDT4255_COM_n0087_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_read_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X18Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_address_in_31_IBUF_0,
      O => TDT4255_COM_read_addr(0),
      SRST => TDT4255_COM_n0087_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_state_FSM_FFd1_In1_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y29"
    )
    port map (
      IA => TDT4255_COM_state_FSM_FFd1_In11_6168,
      IB => TDT4255_COM_state_FSM_FFd1_In1,
      O => TDT4255_COM_state_FSM_FFd1_In,
      SEL => TDT4255_COM_state_FSM_FFd3_9333
    );
  TDT4255_COM_state_FSM_FFd1_In12 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => X"FFFFFFFF00000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => command_31_IBUF_0,
      ADR2 => command_30_IBUF_0,
      ADR3 => command_29_IBUF_0,
      ADR4 => TDT4255_COM_state_FSM_FFd1_In_bdd6,
      ADR5 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_FSM_FFd1_In11_6168
    );
  TDT4255_COM_state_FSM_FFd1 : X_SFF
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_FSM_FFd1_In,
      O => TDT4255_COM_state_FSM_FFd1_9335,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_state_FSM_FFd1_In11 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      ADR0 => command_29_IBUF_0,
      ADR1 => TDT4255_COM_state_FSM_FFd1_In_bdd6,
      ADR2 => command_31_IBUF_0,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => command_30_IBUF_0,
      ADR5 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_FSM_FFd1_In1
    );
  MIPS_SC_PROCESSOR_HI_data_1 : X_SFF
    generic map(
      LOC => "SLICE_X19Y9",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_179_Q,
      O => MIPS_SC_PROCESSOR_HI_data(1),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R261 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y9",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_8_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_40_Q,
      ADR2 => MIPS_SC_PROCESSOR_HI_data_3_0,
      ADR3 => MIPS_SC_PROCESSOR_LO_data(3),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(3)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_43 : X_SFF
    generic map(
      LOC => "SLICE_X19Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(6),
      O => MIPS_SC_PROCESSOR_MEMWB_data_43_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_42 : X_SFF
    generic map(
      LOC => "SLICE_X19Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(5),
      O => MIPS_SC_PROCESSOR_MEMWB_data_42_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R281 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y10",
      INIT => X"CCCCF0F0FF00AAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_10_0,
      ADR1 => MIPS_SC_PROCESSOR_HI_data(5),
      ADR2 => MIPS_SC_PROCESSOR_LO_data(5),
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_42_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(5)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_41 : X_SFF
    generic map(
      LOC => "SLICE_X19Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(4),
      O => MIPS_SC_PROCESSOR_MEMWB_data_41_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_40 : X_SFF
    generic map(
      LOC => "SLICE_X19Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(3),
      O => MIPS_SC_PROCESSOR_MEMWB_data_40_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_6 : X_SFF
    generic map(
      LOC => "SLICE_X19Y11",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_38_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_6_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R121 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y11",
      INIT => X"CCCCF0F0AAAAFF00"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_38_Q,
      ADR1 => MIPS_SC_PROCESSOR_HI_data(1),
      ADR2 => MIPS_SC_PROCESSOR_LO_data(1),
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_6_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(1)
    );
  MIPS_SC_PROCESSOR_HI_data_11 : X_SFF
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(189),
      O => MIPS_SC_PROCESSOR_HI_data(11),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R241 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => X"FD75B931EC64A820"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR2 => MIPS_SC_PROCESSOR_LO_data(30),
      ADR3 => MIPS_SC_PROCESSOR_HI_data(30),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_67_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_35_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(30)
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R211 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => X"FD75B931EC64A820"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR2 => MIPS_SC_PROCESSOR_LO_data(28),
      ADR3 => MIPS_SC_PROCESSOR_HI_data(28),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_65_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_33_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(28)
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152 : X_FF
    generic map(
      LOC => "SLICE_X19Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_rstpot_6265,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9434,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X19Y13",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(106),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_rstpot_6265
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y13",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_17_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_49_Q,
      ADR2 => MIPS_SC_PROCESSOR_HI_data(12),
      ADR3 => MIPS_SC_PROCESSOR_LO_data(12),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(12)
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154 : X_FF
    generic map(
      LOC => "SLICE_X19Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_rstpot_6260,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_9358,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X19Y13",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(104),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_rstpot_6260
    );
  MIPS_SC_PROCESSOR_MEMWB_data_17_MIPS_SC_PROCESSOR_MEMWB_data_17_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_1_pack_3,
      O => MIPS_SC_PROCESSOR_MEMWB_data_1_Q
    );
  MIPS_SC_PROCESSOR_ctForwardB_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => X"0008000200040000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_4_Q,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_3_Q,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_2_Q,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9434,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      O => MIPS_SC_PROCESSOR_ctForwardB_1_1_10967
    );
  MIPS_SC_PROCESSOR_MEMWB_data_17 : X_SFF
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_49_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_17_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_1_rt : X_LUT5
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_1_0,
      O => MIPS_SC_PROCESSOR_EXMEM_data_1_rt_6283
    );
  MIPS_SC_PROCESSOR_MEMWB_data_1 : X_SFF
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_1_rt_6283,
      O => MIPS_SC_PROCESSOR_MEMWB_data_1_pack_3,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_2 : X_SFF
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_2_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_2_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => X"8008400420021001"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_10735,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_10745,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_10743,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_2_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_0_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_1_Q,
      O => N2
    );
  MIPS_SC_PROCESSOR_ctForwardB_1_2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"0505852500008420"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_1_0,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_2_Q,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9432,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9434,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB_1_bdd8,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardB_1_1_10967,
      O => MIPS_SC_PROCESSOR_ctForwardB_1_2_10936
    );
  MIPS_SC_PROCESSOR_ctForwardB_1_4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"C00C000CC0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_136_Q,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_9358,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB_1_3_10933,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardB_1_2_10936,
      O => MIPS_SC_PROCESSOR_ctForwardB(1)
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R161 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"FD75B931EC64A820"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR2 => MIPS_SC_PROCESSOR_LO_data(23),
      ADR3 => MIPS_SC_PROCESSOR_HI_data(23),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_60_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_28_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(23)
    );
  MIPS_SC_PROCESSOR_ctForwardB_1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y16",
      INIT => X"C00C000CC0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_136_Q,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_9358,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB_1_3_10933,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardB_1_2_10936,
      O => MIPS_SC_PROCESSOR_ctForwardB_1_4_10489
    );
  MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y16",
      INIT => X"9000090000900009"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_9358,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_0_Q,
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_1_Q,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_2_Q,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9432,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_9434,
      O => N01
    );
  MIPS_SC_PROCESSOR_MEMWB_data_16 : X_SFF
    generic map(
      LOC => "SLICE_X19Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_48_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_16_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_5 : X_SFF
    generic map(
      LOC => "SLICE_X19Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(0),
      O => MIPS_SC_PROCESSOR_EXMEM_data_5_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R110 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y17",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_213_10644,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_37_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(0),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB_1_4_10489,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o1,
      O => MIPS_SC_PROCESSOR_ForwardBout(0)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_36 : X_SFF
    generic map(
      LOC => "SLICE_X19Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_68_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_36_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y17",
      INIT => X"8421000000000000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_3_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_4_Q,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      ADR4 => N01,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o,
      O => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o1
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153 : X_FF
    generic map(
      LOC => "SLICE_X19Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_rstpot_6348,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_9432,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X19Y18",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(105),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_rstpot_6348
    );
  mux321161 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y19",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(24),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_24_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_29 : X_SFF
    generic map(
      LOC => "SLICE_X19Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(24),
      O => MIPS_SC_PROCESSOR_EXMEM_data_29_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R171 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y19",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_189_10662,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_61_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(24),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(24)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R181 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y20",
      INIT => X"35183A2439143628"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(25),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_25_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_0_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R18
    );
  MIPS_SC_PROCESSOR_EXMEM_data_62 : X_SFF
    generic map(
      LOC => "SLICE_X19Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(25),
      O => MIPS_SC_PROCESSOR_EXMEM_data_62_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R182 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y20",
      INIT => X"FF7FF77788088000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_9537,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(9),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R18,
      O => MIPS_SC_PROCESSOR_ALU_Result(25)
    );
  mux321171 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(25),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_25_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_30 : X_SFF
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(25),
      O => MIPS_SC_PROCESSOR_EXMEM_data_30_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R181 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_188_10660,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_62_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(25),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(25)
    );
  mux321131 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y22",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(21),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_21_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_26 : X_SFF
    generic map(
      LOC => "SLICE_X19Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(21),
      O => MIPS_SC_PROCESSOR_EXMEM_data_26_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R141 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y22",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_192_10653,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_58_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(21),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(21)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_135 : X_SFF
    generic map(
      LOC => "SLICE_X19Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_10746,
      O => MIPS_SC_PROCESSOR_EXMEM_data_135_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  mux321121 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y22",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(20),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_20_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_25 : X_SFF
    generic map(
      LOC => "SLICE_X19Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(20),
      O => MIPS_SC_PROCESSOR_EXMEM_data_25_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R131 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y22",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_193_10655,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_57_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(20),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(20)
    );
  MIPS_SC_PROCESSOR_IDEX_data_86 : X_FF
    generic map(
      LOC => "SLICE_X19Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_86_rstpot_6424,
      O => MIPS_SC_PROCESSOR_IDEX_data(86),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_86_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X19Y23",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_12_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_86_rstpot_6424
    );
  TDT4255_COM_write_addr_3_TDT4255_COM_write_addr_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr(3),
      O => dmem_address_wr_3_0
    );
  TDT4255_COM_write_addr_3_TDT4255_COM_write_addr_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr(2),
      O => dmem_address_wr_2_0
    );
  TDT4255_COM_write_addr_3_TDT4255_COM_write_addr_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr(1),
      O => dmem_address_wr_1_0
    );
  TDT4255_COM_write_addr_3_TDT4255_COM_write_addr_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr(0),
      O => dmem_address_wr_0_0
    );
  TDT4255_COM_write_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_address_in_28_IBUF_0,
      O => TDT4255_COM_write_addr(3),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_address41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => X"FCFC3030FCFC3030"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => TDT4255_COM_read_addr(3),
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_40_Q,
      ADR5 => '1',
      O => dmem_address(3)
    );
  Mmux_dmem_address_wr41 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => X"FFCC3300"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => '1',
      ADR3 => TDT4255_COM_write_addr(3),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_40_Q,
      O => dmem_address_wr(3)
    );
  TDT4255_COM_write_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_address_in_29_IBUF_0,
      O => TDT4255_COM_write_addr(2),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_address31 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => X"FCFC3030FCFC3030"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => TDT4255_COM_read_addr(2),
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_39_Q,
      ADR5 => '1',
      O => dmem_address(2)
    );
  Mmux_dmem_address_wr31 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => X"FFCC3300"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => '1',
      ADR3 => TDT4255_COM_write_addr(2),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_39_Q,
      O => dmem_address_wr(2)
    );
  TDT4255_COM_write_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_address_in_30_IBUF_0,
      O => TDT4255_COM_write_addr(1),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_address21 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => X"FCFC3030FCFC3030"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => TDT4255_COM_read_addr(1),
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_38_Q,
      ADR5 => '1',
      O => dmem_address(1)
    );
  Mmux_dmem_address_wr21 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => X"FFCC3300"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => '1',
      ADR3 => TDT4255_COM_write_addr(1),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_38_Q,
      O => dmem_address_wr(1)
    );
  TDT4255_COM_write_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_address_in_31_IBUF_0,
      O => TDT4255_COM_write_addr(0),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_address11 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => X"FCFC3030FCFC3030"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => TDT4255_COM_read_addr(0),
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_37_Q,
      ADR5 => '1',
      O => dmem_address(0)
    );
  Mmux_dmem_address_wr11 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => X"FFCC3300"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => '1',
      ADR3 => TDT4255_COM_write_addr(0),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_37_Q,
      O => dmem_address_wr(0)
    );
  TDT4255_COM_state_FSM_FFd3_TDT4255_COM_state_FSM_FFd3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N150,
      O => N150_0
    );
  TDT4255_COM_state_FSM_FFd3_In1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y29",
      INIT => X"FFFFFF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => command_29_IBUF_0,
      ADR4 => TDT4255_COM_state_FSM_FFd1_In_bdd6,
      ADR5 => '1',
      O => N80
    );
  TDT4255_COM_state_FSM_FFd2_rstpot_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y29",
      INIT => X"FF0FFF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => command_30_IBUF_0,
      ADR3 => command_29_IBUF_0,
      ADR4 => '1',
      O => N150
    );
  TDT4255_COM_state_FSM_FFd3 : X_SFF
    generic map(
      LOC => "SLICE_X19Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_FSM_FFd3_In,
      O => TDT4255_COM_state_FSM_FFd3_9333,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_state_FSM_FFd3_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y29",
      INIT => X"FFFFFFFFFE00FF06"
    )
    port map (
      ADR0 => command_30_IBUF_0,
      ADR1 => command_31_IBUF_0,
      ADR2 => N80,
      ADR3 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR4 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR5 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_FSM_FFd3_In
    );
  MIPS_SC_PROCESSOR_MEMWB_data_35 : X_SFF
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_67_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_35_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_34 : X_SFF
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_66_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_34_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_33 : X_SFF
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_65_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_33_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_32 : X_SFF
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_64_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_32_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155 : X_FF
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_rstpot_6496,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(103),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_rstpot_6496
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68 : X_FF
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_rstpot_6505,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_10743,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(111),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_rstpot_6505
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R321 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_14_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_46_Q,
      ADR2 => MIPS_SC_PROCESSOR_HI_data(9),
      ADR3 => MIPS_SC_PROCESSOR_LO_data(9),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(9)
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69 : X_FF
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_rstpot_6520,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_10745,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(110),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_rstpot_6520
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67 : X_FF
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_rstpot_6529,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_10741,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_rstpot_6529
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66 : X_FF
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_rstpot_6537,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_10739,
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => X"000A0022A00A8822"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_9347,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_9348,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_0,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_rstpot_6537
    );
  MIPS_SC_PROCESSOR_EXMEM_data_13_MIPS_SC_PROCESSOR_EXMEM_data_13_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G_0
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G1 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y14"
    )
    port map (
      IA => N196,
      IB => N197,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G,
      SEL => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G1_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => X"22B222B2B2BB22B2"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(10),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(10),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(9),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(9),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(8),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(8),
      O => N196
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G1_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => X"22B222B2B2BB22B2"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(10),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9535,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(9),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_9537,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(8),
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9381,
      O => N197
    );
  MIPS_SC_PROCESSOR_EXMEM_data_13 : X_SFF
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(8),
      O => MIPS_SC_PROCESSOR_EXMEM_data_13_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R311 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_205_10474,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_45_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(8),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(8)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_3 : X_SFF
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_3_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_3_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_14_MIPS_SC_PROCESSOR_MEMWB_data_14_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N76_pack_10,
      O => N76
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R110 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => X"003C333C003CCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput_0_Q,
      ADR2 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR3 => MIPS_SC_PROCESSOR_operation(1),
      ADR4 => MIPS_SC_PROCESSOR_operation(0),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(0),
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R1
    );
  MIPS_SC_PROCESSOR_MEMWB_data_14 : X_SFF
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_46_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_14_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_operation_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => X"FFFFFFF0FFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9517,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9516,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      ADR5 => '1',
      O => N74
    );
  MIPS_SC_PROCESSOR_operation_0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => X"FFFFDDDD"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9427,
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      O => N76_pack_10
    );
  MIPS_SC_PROCESSOR_operation_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => X"02020002FFFFFFFF"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9514,
      ADR1 => N74,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9427,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9430,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9515,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      O => MIPS_SC_PROCESSOR_operation(1)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_20 : X_SFF
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_52_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_20_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_operation_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => X"0000002002000000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9514,
      ADR1 => N76,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9515,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9516,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9517,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9430,
      O => MIPS_SC_PROCESSOR_operation(0)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_16 : X_SFF
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(11),
      O => MIPS_SC_PROCESSOR_EXMEM_data_16_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R33 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_202_10638,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_48_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(11),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(11)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_22 : X_SFF
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_54_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_22_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"FF0F00F0F0000FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9359,
      ADR4 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(11),
      O => N86
    );
  MIPS_SC_PROCESSOR_MEMWB_data_23 : X_SFF
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_55_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_23_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R91 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_22_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_54_Q,
      ADR2 => MIPS_SC_PROCESSOR_HI_data(17),
      ADR3 => MIPS_SC_PROCESSOR_LO_data(17),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(17)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_38_MIPS_SC_PROCESSOR_EXMEM_data_38_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT_0_pack_1,
      O => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT(0)
    );
  mux32132 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"F0FFF000F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9516,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(0),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput_0_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_C11 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"CACCCAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(0),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9516,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(0),
      O => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT_0_pack_1
    );
  MIPS_SC_PROCESSOR_EXMEM_data_38 : X_SFF
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(1),
      O => MIPS_SC_PROCESSOR_EXMEM_data_38_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R12 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"0410054404400514"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => N96_0,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT(0),
      O => MIPS_SC_PROCESSOR_ALU_Result(1)
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R111 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"FD75B931EC64A820"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR2 => MIPS_SC_PROCESSOR_LO_data(19),
      ADR3 => MIPS_SC_PROCESSOR_HI_data(19),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_56_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_24_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(19)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R222 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y18"
    )
    port map (
      IA => N146,
      IB => MIPS_SC_PROCESSOR_ChosenALUInput_13_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result(29),
      SEL => MIPS_SC_PROCESSOR_operation(3)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R222_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"35183A2439143628"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(29),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_29_0,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_COUT(0),
      O => N146
    );
  MIPS_SC_PROCESSOR_EXMEM_data_66 : X_SFF
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(29),
      O => MIPS_SC_PROCESSOR_EXMEM_data_66_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  mux32141 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9435,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(13),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_13_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_18 : X_SFF
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(13),
      O => MIPS_SC_PROCESSOR_EXMEM_data_18_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R51 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_200_10487,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_50_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(13),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB_1_4_10489,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o1,
      O => MIPS_SC_PROCESSOR_ForwardBout(13)
    );
  MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_FULLADDER_ALU_C11 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"FF4BFF784B007800"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR2 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(28),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(28),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(6),
      O => MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_COUT(0)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_14_MIPS_SC_PROCESSOR_EXMEM_data_14_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_operation(2),
      O => MIPS_SC_PROCESSOR_operation_2_0
    );
  MIPS_SC_PROCESSOR_operation_2_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y19"
    )
    port map (
      IA => MIPS_SC_PROCESSOR_operation_2_2_6695,
      IB => MIPS_SC_PROCESSOR_operation_2_1,
      O => MIPS_SC_PROCESSOR_operation(2),
      SEL => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520
    );
  MIPS_SC_PROCESSOR_operation_2_2 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => X"0000100000000000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9427,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9517,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9515,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9516,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9514,
      O => MIPS_SC_PROCESSOR_operation_2_2_6695
    );
  MIPS_SC_PROCESSOR_operation_2_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      O => MIPS_SC_PROCESSOR_operation_2_1
    );
  MIPS_SC_PROCESSOR_EXMEM_data_14 : X_SFF
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(9),
      O => MIPS_SC_PROCESSOR_EXMEM_data_14_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R321 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_204_10642,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_46_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(9),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(9)
    );
  mux321311 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_9537,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(9),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_9_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R81 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => X"00006996FF3C3C00"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(3),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput_16_Q,
      ADR2 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(16),
      ADR4 => MIPS_SC_PROCESSOR_operation(0),
      ADR5 => MIPS_SC_PROCESSOR_operation(1),
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R8
    );
  MIPS_SC_PROCESSOR_EXMEM_data_53 : X_SFF
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(16),
      O => MIPS_SC_PROCESSOR_EXMEM_data_53_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R82 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => X"FF7FF77788088000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9516,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(0),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R8,
      O => MIPS_SC_PROCESSOR_ALU_Result(16)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_52 : X_SFF
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(15),
      O => MIPS_SC_PROCESSOR_EXMEM_data_52_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R7 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => X"0410054404400514"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(15),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => N94,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_2_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result(15)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_C31 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => X"FF4BFF784B007800"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9362,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR2 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(14),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(14),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_2_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_p31 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => X"FFFF30CFFFFF3FC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(23),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(23),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_p3
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R161 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(97),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_60_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(23),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(23)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"C444C480C840C888"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(20),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(22),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(21),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_21_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_22_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10807
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R221 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(103),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_66_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(29),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(29)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"5544000050400000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(21),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(22),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_21_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_20_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_22_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10808
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R141 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(95),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_58_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(21),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(21)
    );
  TDT4255_COM_write_data_31_TDT4255_COM_write_data_31_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(31),
      O => dmem_write_data_31_0
    );
  TDT4255_COM_write_data_31_TDT4255_COM_write_data_31_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(28),
      O => dmem_write_data_28_0
    );
  TDT4255_COM_write_data_31 : X_SFF
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_0_IBUF_0,
      O => TDT4255_COM_write_data(31),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_30 : X_SFF
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_1_IBUF_0,
      O => TDT4255_COM_write_data(30),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_29 : X_SFF
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_2_IBUF_0,
      O => TDT4255_COM_write_data(29),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_write_data261 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => TDT4255_COM_write_data(3),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_8_Q,
      ADR5 => '1',
      O => dmem_write_data(3)
    );
  Mmux_dmem_write_data251 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"CACACACA"
    )
    port map (
      ADR0 => TDT4255_COM_write_data(31),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_36_Q,
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => '1',
      ADR4 => '1',
      O => dmem_write_data(31)
    );
  TDT4255_COM_write_data_28 : X_SFF
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_3_IBUF_0,
      O => TDT4255_COM_write_data(28),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_write_data221 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"FCFC3030FCFC3030"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => TDT4255_COM_write_data(29),
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_34_Q,
      ADR5 => '1',
      O => dmem_write_data(29)
    );
  Mmux_dmem_write_data211 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => X"BB88BB88"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_33_Q,
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => '1',
      ADR3 => TDT4255_COM_write_data(28),
      ADR4 => '1',
      O => dmem_write_data(28)
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R201 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => X"FD75B931EC64A820"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR2 => MIPS_SC_PROCESSOR_LO_data(27),
      ADR3 => MIPS_SC_PROCESSOR_HI_data(27),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_64_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_32_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(27)
    );
  MIPS_SC_PROCESSOR_HI_data_9 : X_SFF
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(187),
      O => MIPS_SC_PROCESSOR_HI_data(9),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R311 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_13_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_45_Q,
      ADR2 => MIPS_SC_PROCESSOR_HI_data(8),
      ADR3 => MIPS_SC_PROCESSOR_LO_data(8),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(8)
    );
  MIPS_SC_PROCESSOR_HI_data_8 : X_SFF
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(186),
      O => MIPS_SC_PROCESSOR_HI_data(8),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ctForwardA_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => X"0000000008040200"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_10739,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_10741,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_10743,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_4_Q,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_3_Q,
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_2_Q,
      O => MIPS_SC_PROCESSOR_ctForwardA_1_1_10964
    );
  MIPS_SC_PROCESSOR_EXMEM_data_4_MIPS_SC_PROCESSOR_EXMEM_data_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_0_pack_2,
      O => MIPS_SC_PROCESSOR_EXMEM_data_0_Q
    );
  MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => X"3333333333333337"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_0_Q,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_136_Q,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_3_Q,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_1_0,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_4_Q,
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_2_Q,
      O => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o1_10937
    );
  MIPS_SC_PROCESSOR_EXMEM_data_4 : X_SFF
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ChosenWriteReg(4),
      O => MIPS_SC_PROCESSOR_EXMEM_data_4_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_WRITEREG_MUX1_Mmux_output51 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => X"FFFFFF0000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_9360,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      O => MIPS_SC_PROCESSOR_ChosenWriteReg(4)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_3 : X_SFF
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ChosenWriteReg(3),
      O => MIPS_SC_PROCESSOR_EXMEM_data_3_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_WRITEREG_MUX1_Mmux_output41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_9360,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9362,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenWriteReg(3)
    );
  MIPS_SC_PROCESSOR_WRITEREG_MUX1_Mmux_output11 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => X"CACACACA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_9358,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9359,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_9360,
      ADR3 => '1',
      ADR4 => '1',
      O => MIPS_SC_PROCESSOR_ChosenWriteReg(0)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_0 : X_SFF
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ChosenWriteReg(0),
      O => MIPS_SC_PROCESSOR_EXMEM_data_0_pack_2,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R191 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => X"FD75B931EC64A820"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR2 => MIPS_SC_PROCESSOR_LO_data(26),
      ADR3 => MIPS_SC_PROCESSOR_HI_data(26),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_63_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_31_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(26)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_31_MIPS_SC_PROCESSOR_MEMWB_data_31_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_69_pack_2,
      O => MIPS_SC_PROCESSOR_MEMWB_data_69_Q
    );
  MIPS_SC_PROCESSOR_MEMWB_data_31_MIPS_SC_PROCESSOR_MEMWB_data_31_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_MEMWB_data_0_pack_1,
      O => MIPS_SC_PROCESSOR_MEMWB_data_0_Q
    );
  MIPS_SC_PROCESSOR_MEMWB_data_31 : X_SFF
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_63_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_31_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_30 : X_SFF
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_62_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_30_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_2_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_1_Q,
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_4_Q,
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_3_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_69_Q,
      O => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o2_11029
    );
  MIPS_SC_PROCESSOR_MEMWB_data_29 : X_SFF
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_61_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_29_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o1_10937,
      ADR4 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o2_11029,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o
    );
  MIPS_SC_PROCESSOR_EXMEM_data_136_rt : X_LUT5
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_136_Q,
      ADR3 => '1',
      ADR4 => '1',
      O => MIPS_SC_PROCESSOR_EXMEM_data_136_rt_6880
    );
  MIPS_SC_PROCESSOR_MEMWB_data_69 : X_SFF
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_136_rt_6880,
      O => MIPS_SC_PROCESSOR_MEMWB_data_69_pack_2,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_28 : X_SFF
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_60_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_28_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R26_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => X"F30CC03FF30CC03F"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9430,
      ADR3 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(3),
      ADR5 => '1',
      O => N102
    );
  MIPS_SC_PROCESSOR_EXMEM_data_0_rt : X_LUT5
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => X"AAAAAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_0_Q,
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => MIPS_SC_PROCESSOR_EXMEM_data_0_rt_6888
    );
  MIPS_SC_PROCESSOR_MEMWB_data_0 : X_SFF
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_0_rt_6888,
      O => MIPS_SC_PROCESSOR_MEMWB_data_0_pack_1,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ctForwardA_1_2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => X"0505852500008420"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_10745,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_10743,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_1_0,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_2_Q,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA_1_bdd8,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardA_1_1_10964,
      O => MIPS_SC_PROCESSOR_ctForwardA_1_2_10935
    );
  MIPS_SC_PROCESSOR_ctForwardA_1_4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => X"C00C000CC0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_136_Q,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_10735,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA_1_3_10923,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardA_1_2_10935,
      O => MIPS_SC_PROCESSOR_ctForwardA(1)
    );
  MIPS_SC_PROCESSOR_ctForwardA_1_51 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => X"0FFFF0FFFF0FFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_10739,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_10741,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_4_Q,
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_3_Q,
      O => MIPS_SC_PROCESSOR_ctForwardA_1_bdd8
    );
  MIPS_SC_PROCESSOR_HI_data_10 : X_SFF
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEMs(188),
      O => MIPS_SC_PROCESSOR_HI_data(10),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ctForwardA_1_3 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => X"00000000C0300C03"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_10745,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_10743,
      ADR3 => MIPS_SC_PROCESSOR_EXMEM_data_1_0,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_2_Q,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardA_1_bdd8,
      O => MIPS_SC_PROCESSOR_ctForwardA_1_3_10923
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R101 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => X"FD75B931EC64A820"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR2 => MIPS_SC_PROCESSOR_LO_data(18),
      ADR3 => MIPS_SC_PROCESSOR_HI_data(18),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_55_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_23_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(18)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_47 : X_SFF
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(10),
      O => MIPS_SC_PROCESSOR_EXMEM_data_47_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => X"0410054404400514"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(10),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => N84,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result(10)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_15 : X_SFF
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(10),
      O => MIPS_SC_PROCESSOR_EXMEM_data_15_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R210 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_203_10640,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_47_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(10),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(10)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => X"FF0F00F0F0000FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9535,
      ADR4 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(10),
      O => N84
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R321 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(83),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_46_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(9),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(9)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_7 : X_SFF
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(2),
      O => MIPS_SC_PROCESSOR_EXMEM_data_7_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R231 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_211_10641,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_39_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(2),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB_1_4_10489,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o1,
      O => MIPS_SC_PROCESSOR_ForwardBout(2)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R23_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"FF0F00F0F0000FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9517,
      ADR4 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(2),
      O => N100
    );
  mux321251 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9430,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(3),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_3_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_8 : X_SFF
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(3),
      O => MIPS_SC_PROCESSOR_EXMEM_data_8_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R261 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_210_10639,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_40_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(3),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(3)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R121 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(75),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_38_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(1),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA_1_4_10513,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o1,
      O => MIPS_SC_PROCESSOR_ForwardAout(1)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_24 : X_SFF
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_56_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_24_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_C21 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => X"FF3CFCFC3C000C0C"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput_1_Q,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(0),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_0_Q,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(1),
      O => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT(1)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R32_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => X"FF0F00F0F0000FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_9537,
      ADR4 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(9),
      O => N114
    );
  mux321101 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(19),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_19_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_24 : X_SFF
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(19),
      O => MIPS_SC_PROCESSOR_EXMEM_data_24_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R111 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_194_10657,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_56_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(19),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(19)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_23 : X_SFF
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(18),
      O => MIPS_SC_PROCESSOR_EXMEM_data_23_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R101 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_195_10659,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_55_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(18),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(18)
    );
  mux321151 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(23),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_23_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_28 : X_SFF
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(23),
      O => MIPS_SC_PROCESSOR_EXMEM_data_28_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R161 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_190_10649,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_60_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(23),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(23)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_27 : X_SFF
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(22),
      O => MIPS_SC_PROCESSOR_EXMEM_data_27_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R151 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_191_10651,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_59_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(22),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(22)
    );
  MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o : X_LUT6
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => X"8421000000000000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_3_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_4_Q,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_9361,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_9507,
      ADR4 => N01,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o,
      O => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => X"FF0F00F0F0000FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9435,
      ADR4 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(13),
      O => N90
    );
  MIPS_SC_PROCESSOR_EXMEM_data_51 : X_SFF
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(14),
      O => MIPS_SC_PROCESSOR_EXMEM_data_51_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R6 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => X"0410054404400514"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(14),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => N92,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result(14)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_50 : X_SFF
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(13),
      O => MIPS_SC_PROCESSOR_EXMEM_data_50_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R5 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => X"0410054404400514"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => N90,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_0_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result(13)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_C11 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => X"F800FFF8FFF8F800"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_Propagates_2_Q,
      ADR1 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_1_0,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_Generates_2_Q,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(12),
      ADR4 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_12_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_0_Q
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R151 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(96),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_59_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(22),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(22)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R131 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(94),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_57_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(20),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(20)
    );
  mux321141 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(22),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_22_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => X"00C080E0F0FCF8FE"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(20),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(21),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(22),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_21_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_20_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_22_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G
    );
  MIPS_SC_PROCESSOR_EXMEM_data_33_MIPS_SC_PROCESSOR_EXMEM_data_33_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ChosenALUInput_29_Q,
      O => MIPS_SC_PROCESSOR_ChosenALUInput_29_0
    );
  mux321201 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y23",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(28),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput_28_Q
    );
  mux321211 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y23",
      INIT => X"FCFC0C0C"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(29),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      O => MIPS_SC_PROCESSOR_ChosenALUInput_29_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_33 : X_SFF
    generic map(
      LOC => "SLICE_X21Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(28),
      O => MIPS_SC_PROCESSOR_EXMEM_data_33_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R211 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y23",
      INIT => X"FCFFFCCC30333000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteData(28),
      ADR3 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_185_10654,
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_65_Q,
      O => MIPS_SC_PROCESSOR_ForwardBout(28)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_34 : X_SFF
    generic map(
      LOC => "SLICE_X21Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(29),
      O => MIPS_SC_PROCESSOR_EXMEM_data_34_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R221 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y23",
      INIT => X"FCFFFCCC30333000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteData(29),
      ADR3 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_184_10652,
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_66_Q,
      O => MIPS_SC_PROCESSOR_ForwardBout(29)
    );
  MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y23",
      INIT => X"0000000000000003"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IFID_data(113),
      ADR2 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR3 => MIPS_SC_PROCESSOR_IFID_data(111),
      ADR4 => MIPS_SC_PROCESSOR_IFID_data(110),
      ADR5 => MIPS_SC_PROCESSOR_IFID_data(109),
      O => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o
    );
  dmem_write_data_30_dmem_write_data_30_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(2),
      O => dmem_write_data_2_0
    );
  Mmux_dmem_write_data241 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y24",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => TDT4255_COM_write_data(30),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_35_Q,
      ADR5 => '1',
      O => dmem_write_data(30)
    );
  Mmux_dmem_write_data231 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y24",
      INIT => X"CACACACA"
    )
    port map (
      ADR0 => TDT4255_COM_write_data(2),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_7_Q,
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => '1',
      ADR4 => '1',
      O => dmem_write_data(2)
    );
  TDT4255_COM_write_data_23_TDT4255_COM_write_data_23_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(22),
      O => dmem_write_data_22_0
    );
  TDT4255_COM_write_data_23_TDT4255_COM_write_data_23_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(20),
      O => dmem_write_data_20_0
    );
  TDT4255_COM_write_data_23 : X_SFF
    generic map(
      LOC => "SLICE_X21Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_8_IBUF_0,
      O => TDT4255_COM_write_data(23),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_22 : X_SFF
    generic map(
      LOC => "SLICE_X21Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_9_IBUF_0,
      O => TDT4255_COM_write_data(22),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_21 : X_SFF
    generic map(
      LOC => "SLICE_X21Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_10_IBUF_0,
      O => TDT4255_COM_write_data(21),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_write_data161 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y25",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => TDT4255_COM_write_data(23),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_28_Q,
      ADR5 => '1',
      O => dmem_write_data(23)
    );
  Mmux_dmem_write_data151 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y25",
      INIT => X"CACACACA"
    )
    port map (
      ADR0 => TDT4255_COM_write_data(22),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_27_Q,
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => '1',
      ADR4 => '1',
      O => dmem_write_data(22)
    );
  TDT4255_COM_write_data_20 : X_SFF
    generic map(
      LOC => "SLICE_X21Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_11_IBUF_0,
      O => TDT4255_COM_write_data(20),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_write_data141 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y25",
      INIT => X"FCFC3030FCFC3030"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => TDT4255_COM_write_data(21),
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_26_Q,
      ADR5 => '1',
      O => dmem_write_data(21)
    );
  Mmux_dmem_write_data131 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y25",
      INIT => X"BB88BB88"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_25_Q,
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => '1',
      ADR3 => TDT4255_COM_write_data(20),
      ADR4 => '1',
      O => dmem_write_data(20)
    );
  TDT4255_COM_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X21Y29",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_FSM_FFd2_rstpot_7172,
      O => TDT4255_COM_state_FSM_FFd2_9334,
      RST => GND,
      SET => GND
    );
  TDT4255_COM_state_FSM_FFd2_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X21Y29",
      INIT => X"1000100010001001"
    )
    port map (
      ADR0 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR1 => reset_IBUF_0,
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR4 => TDT4255_COM_state_FSM_FFd1_In_bdd6,
      ADR5 => N150_0,
      O => TDT4255_COM_state_FSM_FFd2_rstpot_7172
    );
  MIPS_SC_PROCESSOR_MEMWB_data_39 : X_SFF
    generic map(
      LOC => "SLICE_X22Y10",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(2),
      O => MIPS_SC_PROCESSOR_MEMWB_data_39_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_46 : X_SFF
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(9),
      O => MIPS_SC_PROCESSOR_MEMWB_data_46_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_45 : X_SFF
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(8),
      O => MIPS_SC_PROCESSOR_MEMWB_data_45_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_44 : X_SFF
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(7),
      O => MIPS_SC_PROCESSOR_MEMWB_data_44_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_137_MIPS_SC_PROCESSOR_EXMEM_data_137_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_EXMEM_data_176_Q,
      O => MIPS_SC_PROCESSOR_EXMEM_data_176_0
    );
  MIPS_SC_PROCESSOR_EXMEM_data_137 : X_SFF
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_memtoreg,
      O => MIPS_SC_PROCESSOR_EXMEM_data_137_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUOpModule_Mmux_memtoreg11 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => X"0300333303003333"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9515,
      ADR3 => N167,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_memtoreg
    );
  MIPS_SC_PROCESSOR_ALUOpModule_Mmux_memtoreg211 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => X"33000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      ADR2 => '1',
      ADR3 => N167,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      O => MIPS_SC_PROCESSOR_memtoreg2
    );
  MIPS_SC_PROCESSOR_EXMEM_data_176 : X_SFF
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_memtoreg2,
      O => MIPS_SC_PROCESSOR_EXMEM_data_176_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_136 : X_SFF
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_10930,
      O => MIPS_SC_PROCESSOR_EXMEM_data_136_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUOpModule_Mmux_memtoreg1111 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => X"0000000000030000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9516,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9517,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9430,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9427,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9514,
      O => N167
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R251 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => X"35183A2439143628"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(31),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_31_0,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_FULL_COUT(30),
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R25
    );
  MIPS_SC_PROCESSOR_EXMEM_data_68 : X_SFF
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(31),
      O => MIPS_SC_PROCESSOR_EXMEM_data_68_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R252 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => X"FF7FF77788088000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(15),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R25,
      O => MIPS_SC_PROCESSOR_ALU_Result(31)
    );
  MIPS_SC_PROCESSOR_ForwardAout_10_MIPS_SC_PROCESSOR_ForwardAout_10_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N139,
      O => N139_0
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y14"
    )
    port map (
      IA => N198,
      IB => N199,
      O => N139,
      SEL => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"FF0F330355051101"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(10),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(11),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(8),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(8),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(11),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(10),
      O => N198
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"FF0F330355051101"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9535,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9359,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9381,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(8),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(11),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(10),
      O => N199
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R210 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(84),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_47_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(10),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(10)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_4_MIPS_SC_PROCESSOR_MEMWB_data_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G1_7278,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G1_0
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y15"
    )
    port map (
      IA => N194,
      IB => N195,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G1_7278,
      SEL => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G2_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => X"EEE8E888E888E888"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(10),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(10),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(9),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(9),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(8),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(8),
      O => N194
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G2_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => X"EEE8E888E888E888"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(10),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9535,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(9),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_9537,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9381,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(8),
      O => N195
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R311 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(82),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_45_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(8),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(8)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_4 : X_SFF
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_4_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_4_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R210 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_15_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_47_Q,
      ADR2 => MIPS_SC_PROCESSOR_HI_data(10),
      ADR3 => MIPS_SC_PROCESSOR_LO_data(10),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(10)
    );
  MIPS_SC_PROCESSOR_ForwardAout_2_MIPS_SC_PROCESSOR_ForwardAout_2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N132,
      O => N132_0
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_COUT_3_44_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y16"
    )
    port map (
      IA => N188,
      IB => N189,
      O => N132,
      SEL => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_COUT_3_44_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"FFF0CCC0AAA08880"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(2),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(1),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(0),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(0),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(1),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(2),
      O => N188
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_COUT_3_44_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"FFF0CCC0AAA08880"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9517,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9515,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9516,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(0),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(1),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(2),
      O => N189
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R231 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(76),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_39_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(2),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA_1_4_10513,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o1,
      O => MIPS_SC_PROCESSOR_ForwardAout(2)
    );
  MIPS_SC_PROCESSOR_ctForwardA_1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"C00C000CC0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_136_Q,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_10735,
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA_1_3_10923,
      ADR5 => MIPS_SC_PROCESSOR_ctForwardA_1_2_10935,
      O => MIPS_SC_PROCESSOR_ctForwardA_1_4_10513
    );
  MIPS_SC_PROCESSOR_ChosenWriteData_16_MIPS_SC_PROCESSOR_ChosenWriteData_16_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N131_pack_4,
      O => N131
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_COUT_3_44_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y17"
    )
    port map (
      IA => N176,
      IB => N177,
      O => N131_pack_4,
      SEL => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_COUT_3_44_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"FF0F330355051101"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(0),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(1),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(2),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(2),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(1),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(0),
      O => N176
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_COUT_3_44_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"FF0F330355051101"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9516,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9515,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9517,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(2),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(1),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(0),
      O => N177
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R81 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"FD75B931EC64A820"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR2 => MIPS_SC_PROCESSOR_LO_data(16),
      ADR3 => MIPS_SC_PROCESSOR_HI_data(16),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_53_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_21_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(16)
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_COUT_3_44 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"F3FCC0CC33300000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(3),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_3_Q,
      ADR4 => N132_0,
      ADR5 => N131,
      O => MIPS_SC_PROCESSOR_ALUTD_Propagates_0_Q
    );
  MIPS_SC_PROCESSOR_MEMWB_data_21_MIPS_SC_PROCESSOR_MEMWB_data_21_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G,
      O => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G_0
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G1 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y18"
    )
    port map (
      IA => N184,
      IB => N185,
      O => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G,
      SEL => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G1_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"22B222B2B2BB22B2"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(2),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(2),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(1),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(1),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(0),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(0),
      O => N184
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G1_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"22B222B2B2BB22B2"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(2),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9517,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(1),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9515,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(0),
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9516,
      O => N185
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_2_11 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"FFFFFF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_Generates_2_Q,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_Propagates_2_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_1_0,
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(2)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_21 : X_SFF
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_53_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_21_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_C21 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => X"D5ECDCEA54C8C4A8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(12),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_13_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_12_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(2),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_COUT_1_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_11_MIPS_SC_PROCESSOR_EXMEM_data_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G_0
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G1 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y19"
    )
    port map (
      IA => N180,
      IB => N181,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G,
      SEL => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G1_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => X"22B222B2B2BB22B2"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(6),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(6),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(5),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(5),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(4),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(4),
      O => N180
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G1_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => X"22B222B2B2BB22B2"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(6),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9619,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(5),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9514,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(4),
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9427,
      O => N181
    );
  MIPS_SC_PROCESSOR_EXMEM_data_11 : X_SFF
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(6),
      O => MIPS_SC_PROCESSOR_EXMEM_data_11_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R291 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_207_10645,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_43_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(6),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB_1_4_10489,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o1,
      O => MIPS_SC_PROCESSOR_ForwardBout(6)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R29_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => X"FF0F00F0F0000FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9619,
      ADR4 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(6),
      O => N108
    );
  MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_FULLADDER_ALU_C21 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y20",
      INIT => X"D5ECDCEA54C8C4A8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(29),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(28),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_29_0,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_28_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(6),
      O => MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_COUT(1)
    );
  MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_FULLADDER_ALU_C31 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y20",
      INIT => X"FF4BFF784B007800"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR2 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(30),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(30),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_COUT(1),
      O => MIPS_SC_PROCESSOR_ALUTD_FULL_COUT(30)
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_5_11 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y20",
      INIT => X"FFCCFFC0FFCCFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ALUTD_Propagates_5_Q,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_Propagates_4_Q,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_Generates_5_Q,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_Generates_4_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(3),
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(5)
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_18 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y20",
      INIT => X"FFFFAAA8FFFF0000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_p3_0,
      ADR1 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_15_10775,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_14,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_16_10777,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_12_10778,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(5),
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(6)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_32_MIPS_SC_PROCESSOR_EXMEM_data_32_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_p3,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_p3_0
    );
  mux321191 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y21",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(27),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput_27_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_p31 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y21",
      INIT => X"DDDEEDEE"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(27),
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(27),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_p3
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R201 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y21",
      INIT => X"FCFFFCCC30333000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR2 => MIPS_SC_PROCESSOR_ChosenWriteData(27),
      ADR3 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data(101),
      ADR5 => MIPS_SC_PROCESSOR_EXMEM_data_64_Q,
      O => MIPS_SC_PROCESSOR_ForwardAout(27)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_32 : X_SFF
    generic map(
      LOC => "SLICE_X22Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(27),
      O => MIPS_SC_PROCESSOR_EXMEM_data_32_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R201 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y21",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_186_10656,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_64_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(27),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(27)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_31 : X_SFF
    generic map(
      LOC => "SLICE_X22Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(26),
      O => MIPS_SC_PROCESSOR_EXMEM_data_31_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R191 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y21",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_187_10658,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_63_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(26),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(26)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_46 : X_SFF
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(9),
      O => MIPS_SC_PROCESSOR_EXMEM_data_46_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R32 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => X"0410054404400514"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(9),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => N114,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_0_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result(9)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_C11 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => X"8E8E8EE8E88EE8E8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_1_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(8),
      ADR2 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(8),
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9381,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_0_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_19 : X_SFF
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(14),
      O => MIPS_SC_PROCESSOR_EXMEM_data_19_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R61 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_199_10665,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_51_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(14),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(14)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => X"FF0F00F0F0000FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9362,
      ADR4 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(14),
      O => N92
    );
  MIPS_SC_PROCESSOR_MEMWB_data_38 : X_SFF
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(1),
      O => MIPS_SC_PROCESSOR_MEMWB_data_38_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_13 : X_SFF
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_45_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_13_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R301 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_MEMWB_data_12_Q,
      ADR1 => MIPS_SC_PROCESSOR_MEMWB_data_44_Q,
      ADR2 => MIPS_SC_PROCESSOR_HI_data(7),
      ADR3 => MIPS_SC_PROCESSOR_LO_data(7),
      ADR4 => MIPS_SC_PROCESSOR_MEMWB_data_70_Q,
      ADR5 => MIPS_SC_PROCESSOR_MEMWB_data_108_Q,
      O => MIPS_SC_PROCESSOR_ChosenWriteData(7)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_12 : X_SFF
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_44_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_12_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_8_TDT4255_COM_internal_data_out_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out(7),
      O => TDT4255_COM_internal_data_out_7_0
    );
  TDT4255_COM_internal_data_out_8_TDT4255_COM_internal_data_out_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out(5),
      O => TDT4255_COM_internal_data_out_5_0
    );
  TDT4255_COM_internal_data_out_8_TDT4255_COM_internal_data_out_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out(3),
      O => TDT4255_COM_internal_data_out_3_0
    );
  TDT4255_COM_internal_data_out_8_TDT4255_COM_internal_data_out_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out(1),
      O => TDT4255_COM_internal_data_out_1_0
    );
  TDT4255_COM_internal_data_out_8 : X_SFF
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_8_Q,
      O => TDT4255_COM_internal_data_out(8),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT311 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => X"C0000000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => dmem_data_in(8),
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR5 => '1',
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_8_Q
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT301 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => X"A0000000"
    )
    port map (
      ADR0 => dmem_data_in(7),
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_7_Q
    );
  TDT4255_COM_internal_data_out_7 : X_SFF
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_7_Q,
      O => TDT4255_COM_internal_data_out(7),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_6 : X_SFF
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_6_Q,
      O => TDT4255_COM_internal_data_out(6),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT291 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => X"C0000000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => dmem_data_in(6),
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR5 => '1',
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_6_Q
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT281 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => X"A0000000"
    )
    port map (
      ADR0 => dmem_data_in(5),
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_5_Q
    );
  TDT4255_COM_internal_data_out_5 : X_SFF
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_5_Q,
      O => TDT4255_COM_internal_data_out(5),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_4 : X_SFF
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_4_Q,
      O => TDT4255_COM_internal_data_out(4),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT271 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => X"C0000000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => dmem_data_in(4),
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR5 => '1',
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_4_Q
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT261 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => X"A0000000"
    )
    port map (
      ADR0 => dmem_data_in(3),
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_3_Q
    );
  TDT4255_COM_internal_data_out_3 : X_SFF
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_3_Q,
      O => TDT4255_COM_internal_data_out(3),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_2 : X_SFF
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_2_Q,
      O => TDT4255_COM_internal_data_out(2),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT231 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => X"C0000000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => dmem_data_in(2),
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR5 => '1',
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_2_Q
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT121 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => X"A0000000"
    )
    port map (
      ADR0 => dmem_data_in(1),
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_1_Q
    );
  TDT4255_COM_internal_data_out_1 : X_SFF
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_1_Q,
      O => TDT4255_COM_internal_data_out(1),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_19 : X_SFF
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_158_Q,
      O => MIPS_SC_PROCESSOR_LO_data(19),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_18 : X_SFF
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_157_Q,
      O => MIPS_SC_PROCESSOR_LO_data(18),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_17 : X_SFF
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_156_Q,
      O => MIPS_SC_PROCESSOR_LO_data(17),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_LO_data_16 : X_SFF
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => '0'
    )
    port map (
      CE => MIPS_SC_PROCESSOR_MEMWB_data_109_Q,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_155_Q,
      O => MIPS_SC_PROCESSOR_LO_data(16),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_47 : X_SFF
    generic map(
      LOC => "SLICE_X23Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(10),
      O => MIPS_SC_PROCESSOR_MEMWB_data_47_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R110 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y15",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(74),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_37_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(0),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA_1_4_10513,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o1,
      O => MIPS_SC_PROCESSOR_ForwardAout(0)
    );
  MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y15",
      INIT => X"8421000000000000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_10741,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_10739,
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_3_Q,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_4_Q,
      ADR4 => N2,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o,
      O => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o1
    );
  MIPS_SC_PROCESSOR_MEMWB_data_15 : X_SFF
    generic map(
      LOC => "SLICE_X23Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_EXMEM_data_47_Q,
      O => MIPS_SC_PROCESSOR_MEMWB_data_15_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_45_MIPS_SC_PROCESSOR_EXMEM_data_45_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N112_pack_4,
      O => N112
    );
  MIPS_SC_PROCESSOR_operation_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      O => MIPS_SC_PROCESSOR_operation(3)
    );
  mux321301 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"F0FFF000F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9381,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(8),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput_8_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R31_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"C3CCC333"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9381,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(8),
      O => N112_pack_4
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_C21 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"D5ECDCEA54C8C4A8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(9),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(8),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_9_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_8_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_1_0,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_COUT_1_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_45 : X_SFF
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(8),
      O => MIPS_SC_PROCESSOR_EXMEM_data_45_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R31 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"0410054404400514"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(8),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => N112,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_1_0,
      O => MIPS_SC_PROCESSOR_ALU_Result(8)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_6_MIPS_SC_PROCESSOR_EXMEM_data_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N96,
      O => N96_0
    );
  MIPS_SC_PROCESSOR_EXMEM_data_6_MIPS_SC_PROCESSOR_EXMEM_data_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N106,
      O => N106_0
    );
  mux321111 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"F0FFF000F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9515,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(1),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput_1_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R12_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"C3CCC333"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9515,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(1),
      O => N96
    );
  MIPS_SC_PROCESSOR_EXMEM_data_6 : X_SFF
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(1),
      O => MIPS_SC_PROCESSOR_EXMEM_data_6_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R121 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_212_10643,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_38_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(1),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB_1_4_10489,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o1,
      O => MIPS_SC_PROCESSOR_ForwardBout(1)
    );
  mux321271 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"F0FFF000F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9514,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(5),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput_5_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R28_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"C3CCC333"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9514,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(5),
      O => N106
    );
  MIPS_SC_PROCESSOR_EXMEM_data_10 : X_SFF
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(5),
      O => MIPS_SC_PROCESSOR_EXMEM_data_10_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R281 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_208_10646,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_42_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(5),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB_1_4_10489,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o1,
      O => MIPS_SC_PROCESSOR_ForwardBout(5)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_37_MIPS_SC_PROCESSOR_EXMEM_data_37_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N104,
      O => N104_0
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R111 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y18",
      INIT => X"7B48B784B7847B48"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(31),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(0),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_31_0,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_FULL_COUT(30),
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R11
    );
  MIPS_SC_PROCESSOR_EXMEM_data_37 : X_SFF
    generic map(
      LOC => "SLICE_X23Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(0),
      O => MIPS_SC_PROCESSOR_EXMEM_data_37_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R112 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y18",
      INIT => X"3F3F3F003F3F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R1,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R11,
      O => MIPS_SC_PROCESSOR_ALU_Result(0)
    );
  mux321261 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y18",
      INIT => X"F0FFF000F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9427,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(4),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput_4_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R27_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y18",
      INIT => X"C3CCC333"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9427,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(4),
      O => N104
    );
  MIPS_SC_PROCESSOR_EXMEM_data_9 : X_SFF
    generic map(
      LOC => "SLICE_X23Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(4),
      O => MIPS_SC_PROCESSOR_EXMEM_data_9_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R271 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y18",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_209_10647,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_41_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(4),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB_1_4_10489,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o1,
      O => MIPS_SC_PROCESSOR_ForwardBout(4)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R281 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y19",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(79),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_42_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(5),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA_1_4_10513,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o1,
      O => MIPS_SC_PROCESSOR_ForwardAout(5)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R33 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y19",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(85),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_48_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(11),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(11)
    );
  MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o : X_LUT6
    generic map(
      LOC => "SLICE_X23Y19",
      INIT => X"8421000000000000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_10741,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_10739,
      ADR2 => MIPS_SC_PROCESSOR_MEMWB_data_3_Q,
      ADR3 => MIPS_SC_PROCESSOR_MEMWB_data_4_Q,
      ADR4 => N2,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o,
      O => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_16 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y20",
      INIT => X"8088AAA0A0AA8880"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(24),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(25),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(26),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_26_Q,
      ADR4 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_25_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_15_10775
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R301 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y20",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(81),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_44_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(7),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(7)
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_15 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y20",
      INIT => X"00000000B0BB0000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(26),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput_26_Q,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(25),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_25_Q,
      ADR4 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_24_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_14
    );
  MIPS_SC_PROCESSOR_EXMEM_data_17_MIPS_SC_PROCESSOR_EXMEM_data_17_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N88,
      O => N88_0
    );
  mux32133 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => X"F0FFF000F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9433,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(12),
      ADR5 => '1',
      O => MIPS_SC_PROCESSOR_ChosenALUInput_12_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => X"C3CCC333"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9433,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(12),
      O => N88
    );
  MIPS_SC_PROCESSOR_EXMEM_data_17 : X_SFF
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(12),
      O => MIPS_SC_PROCESSOR_EXMEM_data_17_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_201_10637,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_49_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(12),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(12)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_20 : X_SFF
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(15),
      O => MIPS_SC_PROCESSOR_EXMEM_data_20_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R71 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_198_10664,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_52_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(15),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(15)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y21",
      INIT => X"FF0F00F0F0000FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(15),
      O => N94
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y22",
      INIT => X"000080A0000088AA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(21),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(22),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_21_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_20_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_22_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y22",
      INIT => X"F0F0F0F0F0F0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_p3,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10807,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10808,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4,
      O => MIPS_SC_PROCESSOR_ALUTD_Propagates_5_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G2 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y22",
      INIT => X"FEF8FCF0E080C000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(20),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(21),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(22),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_21_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_20_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_22_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G1_11041
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G3 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y22",
      INIT => X"FF485D48EA484848"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(23),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput_23_Q,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_p3,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G1_11041,
      O => MIPS_SC_PROCESSOR_ALUTD_Generates_5_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R151 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y23",
      INIT => X"35183A2439143628"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(22),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_22_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R15
    );
  MIPS_SC_PROCESSOR_EXMEM_data_59 : X_SFF
    generic map(
      LOC => "SLICE_X23Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(22),
      O => MIPS_SC_PROCESSOR_EXMEM_data_59_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R152 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y23",
      INIT => X"FF7FF77788088000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9619,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(6),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R15,
      O => MIPS_SC_PROCESSOR_ALU_Result(22)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R191 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y23",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(100),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_63_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(26),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(26)
    );
  TDT4255_COM_write_data_27_TDT4255_COM_write_data_27_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(26),
      O => dmem_write_data_26_0
    );
  TDT4255_COM_write_data_27_TDT4255_COM_write_data_27_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(24),
      O => dmem_write_data_24_0
    );
  TDT4255_COM_write_data_27 : X_SFF
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_4_IBUF_0,
      O => TDT4255_COM_write_data(27),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_26 : X_SFF
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_5_IBUF_0,
      O => TDT4255_COM_write_data(26),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_25 : X_SFF
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_6_IBUF_0,
      O => TDT4255_COM_write_data(25),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_write_data201 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => TDT4255_COM_write_data(27),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_32_Q,
      ADR5 => '1',
      O => dmem_write_data(27)
    );
  Mmux_dmem_write_data191 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => X"CACACACA"
    )
    port map (
      ADR0 => TDT4255_COM_write_data(26),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_31_Q,
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => '1',
      ADR4 => '1',
      O => dmem_write_data(26)
    );
  TDT4255_COM_write_data_24 : X_SFF
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_7_IBUF_0,
      O => TDT4255_COM_write_data(24),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_write_data181 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => X"FCFC3030FCFC3030"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => TDT4255_COM_write_data(25),
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_30_Q,
      ADR5 => '1',
      O => dmem_write_data(25)
    );
  Mmux_dmem_write_data171 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => X"BB88BB88"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_29_Q,
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => '1',
      ADR3 => TDT4255_COM_write_data(24),
      ADR4 => '1',
      O => dmem_write_data(24)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R101 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(92),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_55_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(18),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(18)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R191 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => X"35183A2439143628"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(26),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_26_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R19
    );
  MIPS_SC_PROCESSOR_EXMEM_data_63 : X_SFF
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(26),
      O => MIPS_SC_PROCESSOR_EXMEM_data_63_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R192 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y16",
      INIT => X"FF7FF77788088000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9535,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(10),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R19,
      O => MIPS_SC_PROCESSOR_ALU_Result(26)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_1_MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G1_pack_6,
      O => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G1_10525
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G2 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y17"
    )
    port map (
      IA => N182,
      IB => N183,
      O => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G1_pack_6,
      SEL => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G2_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => X"EEE8E888E888E888"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(2),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(2),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(1),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(1),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(0),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(0),
      O => N182
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G2_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => X"EEE8E888E888E888"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(2),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9517,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(1),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9515,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_9516,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(0),
      O => N183
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_C21 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => X"F776FEE664406220"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput_5_Q,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(0),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(4),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_4_Q,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(5),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_1_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => X"F6F6F674E2E2E260"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput_3_Q,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(3),
      ADR3 => N131,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G_0,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G1_10525,
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(0)
    );
  MIPS_SC_PROCESSOR_ALUTD_Generates_0_MIPS_SC_PROCESSOR_ALUTD_Generates_0_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(1),
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_1_0
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_2_21_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y18"
    )
    port map (
      IA => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_2_211_7855,
      IB => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_2_21,
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(1),
      SEL => MIPS_SC_PROCESSOR_operation_2_0
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_2_212 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y18",
      INIT => X"FFCCFCC0FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(7),
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G1_0,
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_7_Q,
      ADR4 => N129_0,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_Generates_0_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_2_211_7855
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_2_211 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y18",
      INIT => X"AAAA8880FFFFEEEA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(7),
      ADR1 => N128_0,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_Propagates_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_Generates_0_Q,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G_0,
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_7_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_2_21
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y18",
      INIT => X"F3FCF0CC33F030C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(3),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_3_Q,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G1_10525,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G_0,
      O => MIPS_SC_PROCESSOR_ALUTD_Generates_0_Q
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R261 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y18",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(77),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_40_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(3),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(3)
    );
  MIPS_SC_PROCESSOR_ForwardAout_4_MIPS_SC_PROCESSOR_ForwardAout_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N128,
      O => N128_0
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y19"
    )
    port map (
      IA => N174,
      IB => N175,
      O => N128,
      SEL => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y19",
      INIT => X"FF0F330355051101"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(4),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(5),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(6),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(6),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(5),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(4),
      O => N174
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y19",
      INIT => X"FF0F330355051101"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9427,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9514,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9619,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(6),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(5),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(4),
      O => N175
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R271 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y19",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(78),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_41_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(4),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA_1_4_10513,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o1,
      O => MIPS_SC_PROCESSOR_ForwardAout(4)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_C21 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y19",
      INIT => X"D5F8F4EA54E0D0A8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(24),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(25),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_25_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_24_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(5),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_1_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_61_MIPS_SC_PROCESSOR_EXMEM_data_61_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G1_7941,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G1_0
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G2 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y20"
    )
    port map (
      IA => N178,
      IB => N179,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G1_7941,
      SEL => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G2_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y20",
      INIT => X"EEE8E888E888E888"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(6),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(6),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(5),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(5),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(4),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(4),
      O => N178
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G2_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y20",
      INIT => X"EEE8E888E888E888"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(6),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9619,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(5),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9514,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9427,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(4),
      O => N179
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R171 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y20",
      INIT => X"35183A2439143628"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(24),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_24_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(5),
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R17
    );
  MIPS_SC_PROCESSOR_EXMEM_data_61 : X_SFF
    generic map(
      LOC => "SLICE_X24Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(24),
      O => MIPS_SC_PROCESSOR_EXMEM_data_61_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R172 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y20",
      INIT => X"FF7FF77788088000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9381,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(8),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R17,
      O => MIPS_SC_PROCESSOR_ALU_Result(24)
    );
  MIPS_SC_PROCESSOR_ChosenALUInput_15_MIPS_SC_PROCESSOR_ChosenALUInput_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N136_pack_6,
      O => N136
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y21"
    )
    port map (
      IA => N202,
      IB => N203,
      O => N136_pack_6,
      SEL => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y21",
      INIT => X"FF0F330355051101"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(12),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(13),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(14),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(14),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(12),
      O => N202
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y21",
      INIT => X"FF0F330355051101"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9433,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9435,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9362,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(14),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(12),
      O => N203
    );
  mux32161 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y21",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(15),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_15_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y21",
      INIT => X"F3FCC0CC33300000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(15),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_15_Q,
      ADR4 => N137_0,
      ADR5 => N136,
      O => MIPS_SC_PROCESSOR_ALUTD_Propagates_3_Q
    );
  MIPS_SC_PROCESSOR_ForwardAout_14_MIPS_SC_PROCESSOR_ForwardAout_14_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N137,
      O => N137_0
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y22"
    )
    port map (
      IA => N200,
      IB => N201,
      O => N137,
      SEL => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y22",
      INIT => X"FFF0CCC0AAA08880"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(14),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(13),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(12),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(12),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(14),
      O => N200
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y22",
      INIT => X"FFF0CCC0AAA08880"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9362,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9435,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9433,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(12),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(14),
      O => N201
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R61 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y22",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(88),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_51_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(14),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(14)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R71 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y22",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(89),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_52_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(15),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(15)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R162 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y23"
    )
    port map (
      IA => N142,
      IB => MIPS_SC_PROCESSOR_ChosenALUInput_7_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result(23),
      SEL => MIPS_SC_PROCESSOR_operation(3)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R162_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y23",
      INIT => X"35183A2439143628"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(23),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_23_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_2_Q,
      O => N142
    );
  MIPS_SC_PROCESSOR_EXMEM_data_60 : X_SFF
    generic map(
      LOC => "SLICE_X24Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(23),
      O => MIPS_SC_PROCESSOR_EXMEM_data_60_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  mux321291 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y23",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_9384,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(7),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_7_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_12 : X_SFF
    generic map(
      LOC => "SLICE_X24Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(7),
      O => MIPS_SC_PROCESSOR_EXMEM_data_12_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R301 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y23",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_206_10498,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_44_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(7),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(7)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_C31 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y23",
      INIT => X"FFFF4B784B780000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR2 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(22),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(22),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_2_Q
    );
  TDT4255_COM_write_data_7_TDT4255_COM_write_data_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(6),
      O => dmem_write_data_6_0
    );
  TDT4255_COM_write_data_7_TDT4255_COM_write_data_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(4),
      O => dmem_write_data_4_0
    );
  TDT4255_COM_write_data_7 : X_SFF
    generic map(
      LOC => "SLICE_X24Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_24_IBUF_0,
      O => TDT4255_COM_write_data(7),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_6 : X_SFF
    generic map(
      LOC => "SLICE_X24Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_25_IBUF_0,
      O => TDT4255_COM_write_data(6),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_5 : X_SFF
    generic map(
      LOC => "SLICE_X24Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_26_IBUF_0,
      O => TDT4255_COM_write_data(5),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_write_data301 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y24",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => TDT4255_COM_write_data(7),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_12_Q,
      ADR5 => '1',
      O => dmem_write_data(7)
    );
  Mmux_dmem_write_data291 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y24",
      INIT => X"CACACACA"
    )
    port map (
      ADR0 => TDT4255_COM_write_data(6),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_11_Q,
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => '1',
      ADR4 => '1',
      O => dmem_write_data(6)
    );
  TDT4255_COM_write_data_4 : X_SFF
    generic map(
      LOC => "SLICE_X24Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_27_IBUF_0,
      O => TDT4255_COM_write_data(4),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Mmux_dmem_write_data281 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y24",
      INIT => X"FCFC3030FCFC3030"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => TDT4255_COM_write_data(5),
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_10_Q,
      ADR5 => '1',
      O => dmem_write_data(5)
    );
  Mmux_dmem_write_data271 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y24",
      INIT => X"BB88BB88"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_EXMEM_data_9_Q,
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => '1',
      ADR3 => TDT4255_COM_write_data(4),
      ADR4 => '1',
      O => dmem_write_data(4)
    );
  dmem_write_data_1_dmem_write_data_1_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(19),
      O => dmem_write_data_19_0
    );
  Mmux_dmem_write_data121 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y25",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => TDT4255_COM_write_data(1),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_6_Q,
      ADR5 => '1',
      O => dmem_write_data(1)
    );
  Mmux_dmem_write_data111 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y25",
      INIT => X"CACACACA"
    )
    port map (
      ADR0 => TDT4255_COM_write_data(19),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_24_Q,
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => '1',
      ADR4 => '1',
      O => dmem_write_data(19)
    );
  TDT4255_COM_write_data_3 : X_SFF
    generic map(
      LOC => "SLICE_X24Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_28_IBUF_0,
      O => TDT4255_COM_write_data(3),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_2 : X_SFF
    generic map(
      LOC => "SLICE_X24Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_29_IBUF_0,
      O => TDT4255_COM_write_data(2),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_1 : X_SFF
    generic map(
      LOC => "SLICE_X24Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_30_IBUF_0,
      O => TDT4255_COM_write_data(1),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_0 : X_SFF
    generic map(
      LOC => "SLICE_X24Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_31_IBUF_0,
      O => TDT4255_COM_write_data(0),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_19 : X_SFF
    generic map(
      LOC => "SLICE_X25Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out_12_0,
      O => TDT4255_COM_bus_data_out(19),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_18 : X_SFF
    generic map(
      LOC => "SLICE_X25Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out(13),
      O => TDT4255_COM_bus_data_out(18),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_17 : X_SFF
    generic map(
      LOC => "SLICE_X25Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out_14_0,
      O => TDT4255_COM_bus_data_out(17),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_16 : X_SFF
    generic map(
      LOC => "SLICE_X25Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out(15),
      O => TDT4255_COM_bus_data_out(16),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_n0108_inv_TDT4255_COM_n0108_inv_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out(0),
      O => TDT4255_COM_internal_data_out_0_0
    );
  TDT4255_COM_n0108_inv11 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y13",
      INIT => X"F0FFFFFFF0FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR3 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR4 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR5 => '1',
      O => TDT4255_COM_n0108_inv
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT11 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y13",
      INIT => X"C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => dmem_data_in(0),
      ADR2 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR3 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR4 => TDT4255_COM_state_FSM_FFd1_9335,
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_0_Q
    );
  TDT4255_COM_internal_data_out_0 : X_SFF
    generic map(
      LOC => "SLICE_X25Y13",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_0_Q,
      O => TDT4255_COM_internal_data_out(0),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_55 : X_SFF
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(18),
      O => MIPS_SC_PROCESSOR_MEMWB_data_55_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_54 : X_SFF
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(17),
      O => MIPS_SC_PROCESSOR_MEMWB_data_54_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_52 : X_SFF
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(15),
      O => MIPS_SC_PROCESSOR_MEMWB_data_52_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_41 : X_SFF
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(4),
      O => MIPS_SC_PROCESSOR_EXMEM_data_41_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R27 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => X"0410054404400514"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(4),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => N104_0,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(0),
      O => MIPS_SC_PROCESSOR_ALU_Result(4)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_40 : X_SFF
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(3),
      O => MIPS_SC_PROCESSOR_EXMEM_data_40_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R26 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => X"0410054404400514"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(3),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => N102,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT(2),
      O => MIPS_SC_PROCESSOR_ALU_Result(3)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_53 : X_SFF
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(16),
      O => MIPS_SC_PROCESSOR_MEMWB_data_53_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_C31 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => X"8E8E8EE8E88EE8E8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT(1),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(2),
      ADR2 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(2),
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9517,
      O => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT(2)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_39 : X_SFF
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(2),
      O => MIPS_SC_PROCESSOR_EXMEM_data_39_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R23 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => X"0410054404400514"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(2),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => N100,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_COUT(1),
      O => MIPS_SC_PROCESSOR_ALU_Result(2)
    );
  mux32181 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(17),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_17_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_22 : X_SFF
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(17),
      O => MIPS_SC_PROCESSOR_EXMEM_data_22_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R91 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_196_10661,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_54_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(17),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(17)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R91 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => X"35183A2439143628"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(17),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_17_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_0_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R9
    );
  MIPS_SC_PROCESSOR_EXMEM_data_54 : X_SFF
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(17),
      O => MIPS_SC_PROCESSOR_EXMEM_data_54_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R92 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => X"FF7FF77788088000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_9515,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(1),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R9,
      O => MIPS_SC_PROCESSOR_ALU_Result(17)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_59 : X_SFF
    generic map(
      LOC => "SLICE_X25Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(22),
      O => MIPS_SC_PROCESSOR_MEMWB_data_59_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_58 : X_SFF
    generic map(
      LOC => "SLICE_X25Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(21),
      O => MIPS_SC_PROCESSOR_MEMWB_data_58_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R171 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y19",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(98),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_61_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(24),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(24)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_57 : X_SFF
    generic map(
      LOC => "SLICE_X25Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(20),
      O => MIPS_SC_PROCESSOR_MEMWB_data_57_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R91 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y19",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(91),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_54_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(17),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(17)
    );
  MIPS_SC_PROCESSOR_MEMWB_data_56 : X_SFF
    generic map(
      LOC => "SLICE_X25Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(19),
      O => MIPS_SC_PROCESSOR_MEMWB_data_56_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_C11 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y19",
      INIT => X"FFFF4B784B780000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR2 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(16),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(16),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(3),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_0_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_17 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y20",
      INIT => X"00000000E0E0E000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(26),
      ADR1 => MIPS_SC_PROCESSOR_ChosenALUInput_26_Q,
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput_24_Q,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(25),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_25_Q,
      ADR5 => MIPS_SC_PROCESSOR_operation_2_0,
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_16_10777
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R51 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y20",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(87),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_50_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(13),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(13)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G2 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y20",
      INIT => X"FEF8FCF0E080C000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(16),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(17),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(18),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_17_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_16_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_18_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G1_11050
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G3 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y20",
      INIT => X"FF485D48EA484848"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(19),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput_19_Q,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_p3,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G1_11050,
      O => MIPS_SC_PROCESSOR_ALUTD_Generates_4_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_12 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y21",
      INIT => X"FEF8FCF0E080C000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(24),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(25),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(26),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_25_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_24_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_26_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_11_11052
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_13 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y21",
      INIT => X"FF485D48EA484848"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(27),
      ADR2 => MIPS_SC_PROCESSOR_ChosenALUInput_27_Q,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_p3_0,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_1,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_11_11052,
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_12_10778
    );
  mux321181 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y21",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(26),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_26_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_11 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y21",
      INIT => X"00C080E0F0FCF8FE"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(24),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(25),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(26),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_25_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_24_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_26_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_1
    );
  TDT4255_COM_internal_data_out_16_TDT4255_COM_internal_data_out_16_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out(9),
      O => TDT4255_COM_internal_data_out_9_0
    );
  TDT4255_COM_internal_data_out_16_TDT4255_COM_internal_data_out_16_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out(14),
      O => TDT4255_COM_internal_data_out_14_0
    );
  TDT4255_COM_internal_data_out_16_TDT4255_COM_internal_data_out_16_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out(12),
      O => TDT4255_COM_internal_data_out_12_0
    );
  TDT4255_COM_internal_data_out_16_TDT4255_COM_internal_data_out_16_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out(10),
      O => TDT4255_COM_internal_data_out_10_0
    );
  TDT4255_COM_internal_data_out_16 : X_SFF
    generic map(
      LOC => "SLICE_X25Y22",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_16_Q,
      O => TDT4255_COM_internal_data_out(16),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT81 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y22",
      INIT => X"C0000000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => dmem_data_in(16),
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR5 => '1',
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_16_Q
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT321 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y22",
      INIT => X"A0000000"
    )
    port map (
      ADR0 => dmem_data_in(9),
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_9_Q
    );
  TDT4255_COM_internal_data_out_9 : X_SFF
    generic map(
      LOC => "SLICE_X25Y22",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_9_Q,
      O => TDT4255_COM_internal_data_out(9),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_15 : X_SFF
    generic map(
      LOC => "SLICE_X25Y22",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_15_Q,
      O => TDT4255_COM_internal_data_out(15),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT71 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y22",
      INIT => X"C0000000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => dmem_data_in(15),
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR5 => '1',
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_15_Q
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT61 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y22",
      INIT => X"A0000000"
    )
    port map (
      ADR0 => dmem_data_in(14),
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_14_Q
    );
  TDT4255_COM_internal_data_out_14 : X_SFF
    generic map(
      LOC => "SLICE_X25Y22",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_14_Q,
      O => TDT4255_COM_internal_data_out(14),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_13 : X_SFF
    generic map(
      LOC => "SLICE_X25Y22",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_13_Q,
      O => TDT4255_COM_internal_data_out(13),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT51 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y22",
      INIT => X"C0000000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => dmem_data_in(13),
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR5 => '1',
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_13_Q
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT41 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y22",
      INIT => X"A0000000"
    )
    port map (
      ADR0 => dmem_data_in(12),
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_12_Q
    );
  TDT4255_COM_internal_data_out_12 : X_SFF
    generic map(
      LOC => "SLICE_X25Y22",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_12_Q,
      O => TDT4255_COM_internal_data_out(12),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_11 : X_SFF
    generic map(
      LOC => "SLICE_X25Y22",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_11_Q,
      O => TDT4255_COM_internal_data_out(11),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT31 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y22",
      INIT => X"C0000000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => dmem_data_in(11),
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR5 => '1',
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_11_Q
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT21 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y22",
      INIT => X"A0000000"
    )
    port map (
      ADR0 => dmem_data_in(10),
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_10_Q
    );
  TDT4255_COM_internal_data_out_10 : X_SFF
    generic map(
      LOC => "SLICE_X25Y22",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_10_Q,
      O => TDT4255_COM_internal_data_out(10),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_89 : X_FF
    generic map(
      LOC => "SLICE_X25Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_89_rstpot_8288,
      O => MIPS_SC_PROCESSOR_IDEX_data(89),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_89_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X25Y23",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_15_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_89_rstpot_8288
    );
  MIPS_SC_PROCESSOR_IDEX_data_88 : X_FF
    generic map(
      LOC => "SLICE_X25Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_88_rstpot_8296,
      O => MIPS_SC_PROCESSOR_IDEX_data(88),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_88_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X25Y23",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_14_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_88_rstpot_8296
    );
  MIPS_SC_PROCESSOR_IDEX_data_87 : X_FF
    generic map(
      LOC => "SLICE_X25Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_87_rstpot_8303,
      O => MIPS_SC_PROCESSOR_IDEX_data(87),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_87_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X25Y23",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_13_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_87_rstpot_8303
    );
  instr_data_24_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y23",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(112),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data(24),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_24_0_0_0
    );
  MIPS_SC_PROCESSOR_EXMEM_data_44_MIPS_SC_PROCESSOR_EXMEM_data_44_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr(7),
      O => dmem_address_wr_7_0
    );
  Mmux_dmem_address81 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y24",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => TDT4255_COM_read_addr(7),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_44_Q,
      ADR5 => '1',
      O => dmem_address(7)
    );
  Mmux_dmem_address_wr81 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y24",
      INIT => X"FCFC0C0C"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_write_addr(7),
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_44_Q,
      O => dmem_address_wr(7)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R30_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y24",
      INIT => X"FF0F00F0F0000FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_9384,
      ADR4 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(7),
      O => N110
    );
  MIPS_SC_PROCESSOR_EXMEM_data_44 : X_SFF
    generic map(
      LOC => "SLICE_X25Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(7),
      O => MIPS_SC_PROCESSOR_EXMEM_data_44_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R30 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y24",
      INIT => X"0410054404400514"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(7),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => N110,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_2_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result(7)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_C31 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y24",
      INIT => X"8E8E8EE8E88EE8E8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_1_Q,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(6),
      ADR2 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(6),
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9619,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_2_Q
    );
  dmem_write_data_18_dmem_write_data_18_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(17),
      O => dmem_write_data_17_0
    );
  dmem_write_data_18_dmem_write_data_18_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(0),
      O => dmem_write_data_0_0
    );
  Mmux_dmem_write_data101 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y25",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => TDT4255_COM_write_data(18),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_23_Q,
      ADR5 => '1',
      O => dmem_write_data(18)
    );
  Mmux_dmem_write_data91 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y25",
      INIT => X"CACACACA"
    )
    port map (
      ADR0 => TDT4255_COM_write_data(17),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_22_Q,
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => '1',
      ADR4 => '1',
      O => dmem_write_data(17)
    );
  Mmux_dmem_write_data21 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y25",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => TDT4255_COM_write_data_10_0,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_15_Q,
      ADR5 => '1',
      O => dmem_write_data(10)
    );
  Mmux_dmem_write_data11 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y25",
      INIT => X"CACACACA"
    )
    port map (
      ADR0 => TDT4255_COM_write_data(0),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_5_Q,
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => '1',
      ADR4 => '1',
      O => dmem_write_data(0)
    );
  dmem_write_data_12_dmem_write_data_12_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(11),
      O => dmem_write_data_11_0
    );
  Mmux_dmem_write_data41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y26",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => TDT4255_COM_write_data(12),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_17_Q,
      ADR5 => '1',
      O => dmem_write_data(12)
    );
  Mmux_dmem_write_data31 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y26",
      INIT => X"CACACACA"
    )
    port map (
      ADR0 => TDT4255_COM_write_data_11_0,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_16_Q,
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => '1',
      ADR4 => '1',
      O => dmem_write_data(11)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R202 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y16"
    )
    port map (
      IA => N144,
      IB => MIPS_SC_PROCESSOR_ChosenALUInput_11_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result(27),
      SEL => MIPS_SC_PROCESSOR_operation(3)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R202_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => X"35183A2439143628"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(27),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_27_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_2_Q,
      O => N144
    );
  MIPS_SC_PROCESSOR_EXMEM_data_64 : X_SFF
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(27),
      O => MIPS_SC_PROCESSOR_EXMEM_data_64_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  mux321210 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9359,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(11),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_11_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => X"F3FCF0CC33F030C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(11),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_11_Q,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G1_0,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G_0,
      O => MIPS_SC_PROCESSOR_ALUTD_Generates_2_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_C31 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => X"FFFF4B784B780000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR2 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(26),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(26),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_COUT_2_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_85 : X_FF
    generic map(
      LOC => "SLICE_X26Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_85_rstpot_8399,
      O => MIPS_SC_PROCESSOR_IDEX_data(85),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_85_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X26Y17",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_11_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_85_rstpot_8399
    );
  MIPS_SC_PROCESSOR_IDEX_data_84 : X_FF
    generic map(
      LOC => "SLICE_X26Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_84_rstpot_8407,
      O => MIPS_SC_PROCESSOR_IDEX_data(84),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_84_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X26Y17",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_10_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_84_rstpot_8407
    );
  MIPS_SC_PROCESSOR_IDEX_data_83 : X_FF
    generic map(
      LOC => "SLICE_X26Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_83_rstpot_8414,
      O => MIPS_SC_PROCESSOR_IDEX_data(83),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_83_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X26Y17",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_9_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_83_rstpot_8414
    );
  MIPS_SC_PROCESSOR_IDEX_data_82 : X_FF
    generic map(
      LOC => "SLICE_X26Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_82_rstpot_8421,
      O => MIPS_SC_PROCESSOR_IDEX_data(82),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_82_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X26Y17",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_8_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_82_rstpot_8421
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_3_MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N140_pack_5,
      O => N140
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y18"
    )
    port map (
      IA => N204,
      IB => N205,
      O => N140_pack_5,
      SEL => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => X"FFF0CCC0AAA08880"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(8),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(11),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(10),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(10),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(11),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(8),
      O => N204
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => X"FFF0CCC0AAA08880"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_9381,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_9359,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_9535,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(10),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(11),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(8),
      O => N205
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_4_21 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => X"FCFCFCCCFCCCFCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_ALUTD_Generates_3_Q,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_Propagates_3_Q,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_Generates_2_Q,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_Propagates_2_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_1_0,
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(3)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => X"F3FC3330C0CC0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(9),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_9_Q,
      ADR4 => N139_0,
      ADR5 => N140,
      O => MIPS_SC_PROCESSOR_ALUTD_Propagates_2_Q
    );
  MIPS_SC_PROCESSOR_ForwardAout_6_MIPS_SC_PROCESSOR_ForwardAout_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => N129,
      O => N129_0
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y19"
    )
    port map (
      IA => N186,
      IB => N187,
      O => N129,
      SEL => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => X"FFF0CCC0AAA08880"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardBout(6),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(5),
      ADR2 => MIPS_SC_PROCESSOR_ForwardBout(4),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(4),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(5),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(6),
      O => N186
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => X"FFF0CCC0AAA08880"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_9619,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9514,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9427,
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(4),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(5),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(6),
      O => N187
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R291 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(80),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_43_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(6),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA_1_4_10513,
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o1,
      O => MIPS_SC_PROCESSOR_ForwardAout(6)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => X"C444C480C840C888"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(16),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(18),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(17),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_17_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_18_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10751
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R242 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y20"
    )
    port map (
      IA => N148,
      IB => MIPS_SC_PROCESSOR_ChosenALUInput_14_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result(30),
      SEL => MIPS_SC_PROCESSOR_operation(3)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R242_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => X"35183A2439143628"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(30),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_30_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_COUT(1),
      O => N148
    );
  MIPS_SC_PROCESSOR_EXMEM_data_67 : X_SFF
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(30),
      O => MIPS_SC_PROCESSOR_EXMEM_data_67_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  mux32151 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9362,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(14),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_14_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R21_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => X"CAE7C5DBC6EBC9D7"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(28),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_28_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(6),
      O => N98
    );
  MIPS_SC_PROCESSOR_EXMEM_data_65 : X_SFF
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(28),
      O => MIPS_SC_PROCESSOR_EXMEM_data_65_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R21 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => X"88800800FFF77F77"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(12),
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9433,
      ADR5 => N98,
      O => MIPS_SC_PROCESSOR_ALU_Result(28)
    );
  MIPS_SC_PROCESSOR_ForwardAout_12_MIPS_SC_PROCESSOR_ForwardAout_12_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G1_8515,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G1_0
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y21"
    )
    port map (
      IA => N190,
      IB => N191,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G1_8515,
      SEL => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G2_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y21",
      INIT => X"EEE8E888E888E888"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(14),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(14),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(13),
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(12),
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(12),
      O => N190
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G2_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y21",
      INIT => X"EEE8E888E888E888"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(14),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9362,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9435,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9433,
      ADR5 => MIPS_SC_PROCESSOR_ForwardAout(12),
      O => N191
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y21",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(86),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_49_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(12),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(12)
    );
  MIPS_SC_PROCESSOR_ForwardAout_25_MIPS_SC_PROCESSOR_ForwardAout_25_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G_pack_4,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G1 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y22"
    )
    port map (
      IA => N192,
      IB => N193,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G_pack_4,
      SEL => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G1_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y22",
      INIT => X"22B222B2B2BB22B2"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(14),
      ADR1 => MIPS_SC_PROCESSOR_ForwardBout(14),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(13),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(12),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(12),
      O => N192
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G1_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y22",
      INIT => X"22B222B2B2BB22B2"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(14),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_9362,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(13),
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_9435,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(12),
      ADR5 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_9433,
      O => N193
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R181 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y22",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(99),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_62_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(25),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(25)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y22",
      INIT => X"F3FCF0CC33F030C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(15),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_15_Q,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G1_0,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G,
      O => MIPS_SC_PROCESSOR_ALUTD_Generates_3_Q
    );
  instr_data_23_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y23",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(111),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data(23),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_23_0_0_0
    );
  dmem_write_data_16_dmem_write_data_16_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(15),
      O => dmem_write_data_15_0
    );
  dmem_write_data_16_dmem_write_data_16_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(13),
      O => dmem_write_data_13_0
    );
  dmem_write_data_16_dmem_write_data_16_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_data(8),
      O => dmem_write_data_8_0
    );
  Mmux_dmem_write_data81 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => TDT4255_COM_write_data(16),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_21_Q,
      ADR5 => '1',
      O => dmem_write_data(16)
    );
  Mmux_dmem_write_data71 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => X"CACACACA"
    )
    port map (
      ADR0 => TDT4255_COM_write_data(15),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_20_Q,
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => '1',
      ADR4 => '1',
      O => dmem_write_data(15)
    );
  Mmux_dmem_write_data61 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => TDT4255_COM_write_data(14),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_19_Q,
      ADR5 => '1',
      O => dmem_write_data(14)
    );
  Mmux_dmem_write_data51 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => X"CACACACA"
    )
    port map (
      ADR0 => TDT4255_COM_write_data(13),
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_18_Q,
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => '1',
      ADR4 => '1',
      O => dmem_write_data(13)
    );
  Mmux_dmem_write_data321 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => TDT4255_COM_write_data_9_0,
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_14_Q,
      ADR5 => '1',
      O => dmem_write_data(9)
    );
  Mmux_dmem_write_data311 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => X"CACACACA"
    )
    port map (
      ADR0 => TDT4255_COM_write_data_8_0,
      ADR1 => MIPS_SC_PROCESSOR_EXMEM_data_13_Q,
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => '1',
      ADR4 => '1',
      O => dmem_write_data(8)
    );
  TDT4255_COM_write_data_19 : X_SFF
    generic map(
      LOC => "SLICE_X26Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_12_IBUF_0,
      O => TDT4255_COM_write_data(19),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_18 : X_SFF
    generic map(
      LOC => "SLICE_X26Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_13_IBUF_0,
      O => TDT4255_COM_write_data(18),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_17 : X_SFF
    generic map(
      LOC => "SLICE_X26Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_14_IBUF_0,
      O => TDT4255_COM_write_data(17),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_16 : X_SFF
    generic map(
      LOC => "SLICE_X26Y25",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_15_IBUF_0,
      O => TDT4255_COM_write_data(16),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_67 : X_SFF
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(30),
      O => MIPS_SC_PROCESSOR_MEMWB_data_67_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_66 : X_SFF
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(29),
      O => MIPS_SC_PROCESSOR_MEMWB_data_66_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_65 : X_SFF
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(28),
      O => MIPS_SC_PROCESSOR_MEMWB_data_65_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_64 : X_SFF
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(27),
      O => MIPS_SC_PROCESSOR_MEMWB_data_64_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R113 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y18",
      INIT => X"35183A2439143628"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(19),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_19_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_2_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R111_11060
    );
  MIPS_SC_PROCESSOR_EXMEM_data_56 : X_SFF
    generic map(
      LOC => "SLICE_X27Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(19),
      O => MIPS_SC_PROCESSOR_EXMEM_data_56_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R114 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y18",
      INIT => X"FF7FF77788088000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_9430,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(3),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R111_11060,
      O => MIPS_SC_PROCESSOR_ALU_Result(19)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_p31 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y18",
      INIT => X"FFFF30CFFFFF3FC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(19),
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(19),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_p3
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R111 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y18",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(93),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_56_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(19),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(19)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R101 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y19",
      INIT => X"35183A2439143628"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(18),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_18_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R10
    );
  MIPS_SC_PROCESSOR_EXMEM_data_55 : X_SFF
    generic map(
      LOC => "SLICE_X27Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(18),
      O => MIPS_SC_PROCESSOR_EXMEM_data_55_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R102 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y19",
      INIT => X"FF7FF77788088000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_9517,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(2),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R10,
      O => MIPS_SC_PROCESSOR_ALU_Result(18)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_C21 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y19",
      INIT => X"D5F8F4EA54E0D0A8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(16),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(17),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_17_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_16_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(3),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_1_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_C31 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y19",
      INIT => X"FFFF4B784B780000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR2 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(18),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(18),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_COUT_2_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y20",
      INIT => X"000080A0000088AA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(17),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(18),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_17_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_16_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_18_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y20",
      INIT => X"F0F0F0F0F0F0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_p3,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10751,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10753,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4,
      O => MIPS_SC_PROCESSOR_ALUTD_Propagates_4_Q
    );
  mux32191 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y20",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(18),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_18_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y20",
      INIT => X"00C080E0F0FCF8FE"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ForwardAout(16),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(17),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(18),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_17_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_16_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_18_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R131 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y21",
      INIT => X"35183A2439143628"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(20),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_20_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(4),
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R13
    );
  MIPS_SC_PROCESSOR_EXMEM_data_57 : X_SFF
    generic map(
      LOC => "SLICE_X27Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(20),
      O => MIPS_SC_PROCESSOR_EXMEM_data_57_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R132 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y21",
      INIT => X"FF7FF77788088000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_9427,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(4),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R13,
      O => MIPS_SC_PROCESSOR_ALU_Result(20)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_C11 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y22",
      INIT => X"FFFF4B784B780000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR2 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR3 => MIPS_SC_PROCESSOR_ForwardBout(20),
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(20),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(4),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_0_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_C21 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y22",
      INIT => X"D5F8F4EA54E0D0A8"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(20),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(21),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_21_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_20_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(4),
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_1_Q
    );
  MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y22",
      INIT => X"FFFFAAA8FFFF0000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_p3,
      ADR1 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41_10751,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_4,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10753,
      ADR4 => MIPS_SC_PROCESSOR_ALUTD_Generates_4_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(3),
      O => MIPS_SC_PROCESSOR_ALUTD_COUT_AUX(4)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R211 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y23",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(102),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_65_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(28),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(28)
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R141 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y23",
      INIT => X"35183A2439143628"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_operation(1),
      ADR2 => MIPS_SC_PROCESSOR_operation(0),
      ADR3 => MIPS_SC_PROCESSOR_ForwardAout(21),
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_21_Q,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_COUT_0_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_Mmux_R14
    );
  MIPS_SC_PROCESSOR_EXMEM_data_58 : X_SFF
    generic map(
      LOC => "SLICE_X27Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(21),
      O => MIPS_SC_PROCESSOR_EXMEM_data_58_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R142 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y23",
      INIT => X"FF7FF77788088000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_9519,
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_9520,
      ADR2 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_9514,
      ADR4 => MIPS_SC_PROCESSOR_ForwardBout(5),
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_Mmux_R14,
      O => MIPS_SC_PROCESSOR_ALU_Result(21)
    );
  instr_data_21_0_01 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y24",
      INIT => X"00AA00BA00EA00BA"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_IFID_data(109),
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => instr_data(21),
      ADR3 => MIPS_SC_PROCESSOR_IFIDwrite,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => instr_data_21_0_0_0
    );
  TDT4255_COM_write_data_15_TDT4255_COM_write_data_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(11),
      O => TDT4255_COM_write_data_11_0
    );
  TDT4255_COM_write_data_15_TDT4255_COM_write_data_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(10),
      O => TDT4255_COM_write_data_10_0
    );
  TDT4255_COM_write_data_15_TDT4255_COM_write_data_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(9),
      O => TDT4255_COM_write_data_9_0
    );
  TDT4255_COM_write_data_15_TDT4255_COM_write_data_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_write_data(8),
      O => TDT4255_COM_write_data_8_0
    );
  TDT4255_COM_write_data_15 : X_SFF
    generic map(
      LOC => "SLICE_X27Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_16_IBUF_0,
      O => TDT4255_COM_write_data(15),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  bus_data_in_20_IBUF_rt : X_LUT5
    generic map(
      LOC => "SLICE_X27Y26",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => bus_data_in_20_IBUF_0,
      O => bus_data_in_20_IBUF_rt_8774
    );
  TDT4255_COM_write_data_11 : X_SFF
    generic map(
      LOC => "SLICE_X27Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_20_IBUF_rt_8774,
      O => TDT4255_COM_write_data(11),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_14 : X_SFF
    generic map(
      LOC => "SLICE_X27Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_17_IBUF_0,
      O => TDT4255_COM_write_data(14),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  bus_data_in_21_IBUF_rt : X_LUT5
    generic map(
      LOC => "SLICE_X27Y26",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => bus_data_in_21_IBUF_0,
      O => bus_data_in_21_IBUF_rt_8777
    );
  TDT4255_COM_write_data_10 : X_SFF
    generic map(
      LOC => "SLICE_X27Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_21_IBUF_rt_8777,
      O => TDT4255_COM_write_data(10),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_13 : X_SFF
    generic map(
      LOC => "SLICE_X27Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_18_IBUF_0,
      O => TDT4255_COM_write_data(13),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  bus_data_in_22_IBUF_rt : X_LUT5
    generic map(
      LOC => "SLICE_X27Y26",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => bus_data_in_22_IBUF_0,
      O => bus_data_in_22_IBUF_rt_8782
    );
  TDT4255_COM_write_data_9 : X_SFF
    generic map(
      LOC => "SLICE_X27Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_22_IBUF_rt_8782,
      O => TDT4255_COM_write_data(9),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_data_12 : X_SFF
    generic map(
      LOC => "SLICE_X27Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_19_IBUF_0,
      O => TDT4255_COM_write_data(12),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  bus_data_in_23_IBUF_rt : X_LUT5
    generic map(
      LOC => "SLICE_X27Y26",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => bus_data_in_23_IBUF_0,
      O => bus_data_in_23_IBUF_rt_8787
    );
  TDT4255_COM_write_data_8 : X_SFF
    generic map(
      LOC => "SLICE_X27Y26",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => bus_data_in_23_IBUF_rt_8787,
      O => TDT4255_COM_write_data(8),
      SRST => TDT4255_COM_n0076_inv_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  mux32171 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y18",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_9611,
      ADR4 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_9604,
      ADR5 => MIPS_SC_PROCESSOR_ForwardBout(16),
      O => MIPS_SC_PROCESSOR_ChosenALUInput_16_Q
    );
  MIPS_SC_PROCESSOR_EXMEM_data_21 : X_SFF
    generic map(
      LOC => "SLICE_X28Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ForwardBout(16),
      O => MIPS_SC_PROCESSOR_EXMEM_data_21_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R81 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y18",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_197_10663,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_53_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(16),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardB(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_10476,
      O => MIPS_SC_PROCESSOR_ForwardBout(16)
    );
  MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R81 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y19",
      INIT => X"F0F0FF00F0F0CCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data(90),
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_53_Q,
      ADR3 => MIPS_SC_PROCESSOR_ChosenWriteData(16),
      ADR4 => MIPS_SC_PROCESSOR_ctForwardA(1),
      ADR5 => MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_10480,
      O => MIPS_SC_PROCESSOR_ForwardAout(16)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_43 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y20",
      INIT => X"5544000050400000"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(17),
      ADR2 => MIPS_SC_PROCESSOR_ForwardAout(18),
      ADR3 => MIPS_SC_PROCESSOR_ChosenALUInput_17_Q,
      ADR4 => MIPS_SC_PROCESSOR_ChosenALUInput_16_Q,
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_18_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42_10753
    );
  MIPS_SC_PROCESSOR_IDEX_data_77 : X_FF
    generic map(
      LOC => "SLICE_X28Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_77_rstpot_8816,
      O => MIPS_SC_PROCESSOR_IDEX_data(77),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_77_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X28Y21",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_3_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_77_rstpot_8816
    );
  MIPS_SC_PROCESSOR_IDEX_data_76 : X_FF
    generic map(
      LOC => "SLICE_X28Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_76_rstpot_8824,
      O => MIPS_SC_PROCESSOR_IDEX_data(76),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_76_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X28Y21",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_2_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_76_rstpot_8824
    );
  MIPS_SC_PROCESSOR_IDEX_data_75 : X_FF
    generic map(
      LOC => "SLICE_X28Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_75_rstpot_8831,
      O => MIPS_SC_PROCESSOR_IDEX_data(75),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_75_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X28Y21",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_1_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_75_rstpot_8831
    );
  MIPS_SC_PROCESSOR_IDEX_data_74 : X_FF
    generic map(
      LOC => "SLICE_X28Y21",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_74_rstpot_8838,
      O => MIPS_SC_PROCESSOR_IDEX_data(74),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_74_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X28Y21",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_0_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_74_rstpot_8838
    );
  MIPS_SC_PROCESSOR_IDEX_data_97 : X_FF
    generic map(
      LOC => "SLICE_X28Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_97_rstpot_8862,
      O => MIPS_SC_PROCESSOR_IDEX_data(97),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_97_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X28Y22",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_23_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_97_rstpot_8862
    );
  MIPS_SC_PROCESSOR_IDEX_data_96 : X_FF
    generic map(
      LOC => "SLICE_X28Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_96_rstpot_8865,
      O => MIPS_SC_PROCESSOR_IDEX_data(96),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_96_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X28Y22",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_22_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_96_rstpot_8865
    );
  MIPS_SC_PROCESSOR_IDEX_data_95 : X_FF
    generic map(
      LOC => "SLICE_X28Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_95_rstpot_8869,
      O => MIPS_SC_PROCESSOR_IDEX_data(95),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_95_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X28Y22",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_21_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_95_rstpot_8869
    );
  MIPS_SC_PROCESSOR_IDEX_data_94 : X_FF
    generic map(
      LOC => "SLICE_X28Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_94_rstpot_8858,
      O => MIPS_SC_PROCESSOR_IDEX_data(94),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_94_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X28Y22",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_20_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_94_rstpot_8858
    );
  MIPS_SC_PROCESSOR_IDEX_data_102 : X_FF
    generic map(
      LOC => "SLICE_X28Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_102_rstpot_8891,
      O => MIPS_SC_PROCESSOR_IDEX_data(102),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_102_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X28Y23",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_28_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_102_rstpot_8891
    );
  MIPS_SC_PROCESSOR_IDEX_data_105 : X_FF
    generic map(
      LOC => "SLICE_X28Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_105_rstpot_8894,
      O => MIPS_SC_PROCESSOR_IDEX_data(105),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_105_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X28Y23",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_31_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_105_rstpot_8894
    );
  MIPS_SC_PROCESSOR_IDEX_data_103 : X_FF
    generic map(
      LOC => "SLICE_X28Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_103_rstpot_8898,
      O => MIPS_SC_PROCESSOR_IDEX_data(103),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_103_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X28Y23",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_29_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_103_rstpot_8898
    );
  MIPS_SC_PROCESSOR_IDEX_data_104 : X_FF
    generic map(
      LOC => "SLICE_X28Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_104_rstpot_8887,
      O => MIPS_SC_PROCESSOR_IDEX_data(104),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_104_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X28Y23",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_30_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_104_rstpot_8887
    );
  MIPS_SC_PROCESSOR_MEMWB_data_63 : X_SFF
    generic map(
      LOC => "SLICE_X29Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(26),
      O => MIPS_SC_PROCESSOR_MEMWB_data_63_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_62 : X_SFF
    generic map(
      LOC => "SLICE_X29Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(25),
      O => MIPS_SC_PROCESSOR_MEMWB_data_62_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_61 : X_SFF
    generic map(
      LOC => "SLICE_X29Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(24),
      O => MIPS_SC_PROCESSOR_MEMWB_data_61_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_MEMWB_data_60 : X_SFF
    generic map(
      LOC => "SLICE_X29Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => dmem_data_in(23),
      O => MIPS_SC_PROCESSOR_MEMWB_data_60_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_EXMEM_data_43_MIPS_SC_PROCESSOR_EXMEM_data_43_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_address_wr(5),
      O => dmem_address_wr_5_0
    );
  Mmux_dmem_address61 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y19",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => TDT4255_COM_read_addr(5),
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_42_Q,
      ADR5 => '1',
      O => dmem_address(5)
    );
  Mmux_dmem_address_wr61 : X_LUT5
    generic map(
      LOC => "SLICE_X29Y19",
      INIT => X"FCFC0C0C"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_write_addr(5),
      ADR2 => TDT4255_COM_processor_enable_9327,
      ADR3 => '1',
      ADR4 => MIPS_SC_PROCESSOR_EXMEM_data_42_Q,
      O => dmem_address_wr(5)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_43 : X_SFF
    generic map(
      LOC => "SLICE_X29Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(6),
      O => MIPS_SC_PROCESSOR_EXMEM_data_43_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R29 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y19",
      INIT => X"0410054404400514"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(6),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => N108,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_1_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result(6)
    );
  MIPS_SC_PROCESSOR_EXMEM_data_42 : X_SFF
    generic map(
      LOC => "SLICE_X29Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_ALU_Result(5),
      O => MIPS_SC_PROCESSOR_EXMEM_data_42_Q,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  MIPS_SC_PROCESSOR_ALUTD_Mmux_R28 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y19",
      INIT => X"0410054404400514"
    )
    port map (
      ADR0 => MIPS_SC_PROCESSOR_operation(3),
      ADR1 => MIPS_SC_PROCESSOR_ForwardAout(5),
      ADR2 => MIPS_SC_PROCESSOR_operation(1),
      ADR3 => MIPS_SC_PROCESSOR_operation(0),
      ADR4 => N106_0,
      ADR5 => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_0_Q,
      O => MIPS_SC_PROCESSOR_ALU_Result(5)
    );
  MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_C11 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y19",
      INIT => X"FFF33300FFCCCCC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_operation_2_0,
      ADR2 => MIPS_SC_PROCESSOR_ALUTD_Propagates_0_Q,
      ADR3 => MIPS_SC_PROCESSOR_ALUTD_Generates_0_Q,
      ADR4 => MIPS_SC_PROCESSOR_ForwardAout(4),
      ADR5 => MIPS_SC_PROCESSOR_ChosenALUInput_4_Q,
      O => MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_0_Q
    );
  MIPS_SC_PROCESSOR_IDEX_data_101 : X_FF
    generic map(
      LOC => "SLICE_X29Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_101_rstpot_8961,
      O => MIPS_SC_PROCESSOR_IDEX_data(101),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_101_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X29Y23",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_27_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_101_rstpot_8961
    );
  MIPS_SC_PROCESSOR_IDEX_data_100 : X_FF
    generic map(
      LOC => "SLICE_X29Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_100_rstpot_8964,
      O => MIPS_SC_PROCESSOR_IDEX_data(100),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_100_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X29Y23",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_26_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_100_rstpot_8964
    );
  MIPS_SC_PROCESSOR_IDEX_data_99 : X_FF
    generic map(
      LOC => "SLICE_X29Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_99_rstpot_8968,
      O => MIPS_SC_PROCESSOR_IDEX_data(99),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_99_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X29Y23",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_25_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_99_rstpot_8968
    );
  MIPS_SC_PROCESSOR_IDEX_data_98 : X_FF
    generic map(
      LOC => "SLICE_X29Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_98_rstpot_8957,
      O => MIPS_SC_PROCESSOR_IDEX_data(98),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_98_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X29Y23",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_24_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_98_rstpot_8957
    );
  MIPS_SC_PROCESSOR_IDEX_data_81 : X_FF
    generic map(
      LOC => "SLICE_X30Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_81_rstpot_8973,
      O => MIPS_SC_PROCESSOR_IDEX_data(81),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_81_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X30Y22",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_7_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_81_rstpot_8973
    );
  MIPS_SC_PROCESSOR_IDEX_data_80 : X_FF
    generic map(
      LOC => "SLICE_X30Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_80_rstpot_8981,
      O => MIPS_SC_PROCESSOR_IDEX_data(80),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_80_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X30Y22",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_6_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_80_rstpot_8981
    );
  MIPS_SC_PROCESSOR_IDEX_data_79 : X_FF
    generic map(
      LOC => "SLICE_X30Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_79_rstpot_8988,
      O => MIPS_SC_PROCESSOR_IDEX_data(79),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_79_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X30Y22",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_5_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_79_rstpot_8988
    );
  MIPS_SC_PROCESSOR_IDEX_data_78 : X_FF
    generic map(
      LOC => "SLICE_X30Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_78_rstpot_8995,
      O => MIPS_SC_PROCESSOR_IDEX_data(78),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_78_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X30Y22",
      INIT => X"000003000C000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_4_Q,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_78_rstpot_8995
    );
  MIPS_SC_PROCESSOR_IDEX_data_93 : X_FF
    generic map(
      LOC => "SLICE_X31Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_93_rstpot_9019,
      O => MIPS_SC_PROCESSOR_IDEX_data(93),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_93_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X31Y22",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_19_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_93_rstpot_9019
    );
  MIPS_SC_PROCESSOR_IDEX_data_92 : X_FF
    generic map(
      LOC => "SLICE_X31Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_92_rstpot_9022,
      O => MIPS_SC_PROCESSOR_IDEX_data(92),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_92_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X31Y22",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_18_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_92_rstpot_9022
    );
  MIPS_SC_PROCESSOR_IDEX_data_91 : X_FF
    generic map(
      LOC => "SLICE_X31Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_91_rstpot_9026,
      O => MIPS_SC_PROCESSOR_IDEX_data(91),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_91_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X31Y22",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_17_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_91_rstpot_9026
    );
  MIPS_SC_PROCESSOR_IDEX_data_90 : X_FF
    generic map(
      LOC => "SLICE_X31Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => MIPS_SC_PROCESSOR_IDEX_data_90_rstpot_9015,
      O => MIPS_SC_PROCESSOR_IDEX_data(90),
      RST => GND,
      SET => GND
    );
  MIPS_SC_PROCESSOR_IDEX_data_90_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X31Y22",
      INIT => X"0000003000C00030"
    )
    port map (
      ADR0 => '1',
      ADR1 => MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_9349,
      ADR2 => MIPS_SC_PROCESSOR_REGISTER_F_RS_ADDR_4_read_port_2_OUT_16_Q,
      ADR3 => MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o,
      ADR4 => MIPS_SC_PROCESSOR_branched1,
      ADR5 => MIPS_SC_PROCESSOR_Branch_predicition_unit_predicted_address_31_INV_124_o_0,
      O => MIPS_SC_PROCESSOR_IDEX_data_90_rstpot_9015
    );
  TDT4255_COM_internal_data_out_24_TDT4255_COM_internal_data_out_24_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out(23),
      O => TDT4255_COM_internal_data_out_23_0
    );
  TDT4255_COM_internal_data_out_24_TDT4255_COM_internal_data_out_24_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out(21),
      O => TDT4255_COM_internal_data_out_21_0
    );
  TDT4255_COM_internal_data_out_24_TDT4255_COM_internal_data_out_24_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out(19),
      O => TDT4255_COM_internal_data_out_19_0
    );
  TDT4255_COM_internal_data_out_24_TDT4255_COM_internal_data_out_24_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out(17),
      O => TDT4255_COM_internal_data_out_17_0
    );
  TDT4255_COM_internal_data_out_24 : X_SFF
    generic map(
      LOC => "SLICE_X32Y19",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_24_Q,
      O => TDT4255_COM_internal_data_out(24),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT171 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y19",
      INIT => X"C0000000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => dmem_data_in(24),
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR5 => '1',
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_24_Q
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT161 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y19",
      INIT => X"A0000000"
    )
    port map (
      ADR0 => dmem_data_in(23),
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_23_Q
    );
  TDT4255_COM_internal_data_out_23 : X_SFF
    generic map(
      LOC => "SLICE_X32Y19",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_23_Q,
      O => TDT4255_COM_internal_data_out(23),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_22 : X_SFF
    generic map(
      LOC => "SLICE_X32Y19",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_22_Q,
      O => TDT4255_COM_internal_data_out(22),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT151 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y19",
      INIT => X"C0000000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => dmem_data_in(22),
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR5 => '1',
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_22_Q
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT141 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y19",
      INIT => X"A0000000"
    )
    port map (
      ADR0 => dmem_data_in(21),
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_21_Q
    );
  TDT4255_COM_internal_data_out_21 : X_SFF
    generic map(
      LOC => "SLICE_X32Y19",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_21_Q,
      O => TDT4255_COM_internal_data_out(21),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_20 : X_SFF
    generic map(
      LOC => "SLICE_X32Y19",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_20_Q,
      O => TDT4255_COM_internal_data_out(20),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT131 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y19",
      INIT => X"C0000000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => dmem_data_in(20),
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR5 => '1',
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_20_Q
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT111 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y19",
      INIT => X"A0000000"
    )
    port map (
      ADR0 => dmem_data_in(19),
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_19_Q
    );
  TDT4255_COM_internal_data_out_19 : X_SFF
    generic map(
      LOC => "SLICE_X32Y19",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_19_Q,
      O => TDT4255_COM_internal_data_out(19),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_18 : X_SFF
    generic map(
      LOC => "SLICE_X32Y19",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_18_Q,
      O => TDT4255_COM_internal_data_out(18),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT101 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y19",
      INIT => X"C0000000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => dmem_data_in(18),
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR5 => '1',
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_18_Q
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT91 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y19",
      INIT => X"A0000000"
    )
    port map (
      ADR0 => dmem_data_in(17),
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_17_Q
    );
  TDT4255_COM_internal_data_out_17 : X_SFF
    generic map(
      LOC => "SLICE_X32Y19",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_17_Q,
      O => TDT4255_COM_internal_data_out(17),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_write_enable_TDT4255_COM_write_enable_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => dmem_write_enable,
      O => dmem_write_enable_0
    );
  TDT4255_COM_write_enable_TDT4255_COM_write_enable_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_n0090_inv_0,
      O => TDT4255_COM_n0090_inv_0_0
    );
  TDT4255_COM_write_enable_TDT4255_COM_write_enable_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_status(0),
      O => TDT4255_COM_status_0_0
    );
  TDT4255_COM_write_enable_TDT4255_COM_write_enable_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_status(1),
      O => TDT4255_COM_status_1_0
    );
  Mmux_imem_write_enable_com11 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y24",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => TDT4255_COM_write_imem_11066,
      ADR4 => TDT4255_COM_write_enable_11067,
      ADR5 => '1',
      O => imem_write_enable_com
    );
  Mmux_dmem_write_enable11 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y24",
      INIT => X"C0F3C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => TDT4255_COM_processor_enable_9327,
      ADR2 => MIPS_SC_PROCESSOR_EXMEM_data_135_Q,
      ADR3 => TDT4255_COM_write_imem_11066,
      ADR4 => TDT4255_COM_write_enable_11067,
      O => dmem_write_enable
    );
  TDT4255_COM_write_enable : X_SFF
    generic map(
      LOC => "SLICE_X32Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_GND_8_o_Mux_17_o,
      O => TDT4255_COM_write_enable_11067,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_state_2_GND_8_o_Mux_17_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y24",
      INIT => X"0F000FF00F000FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR4 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR5 => '1',
      O => TDT4255_COM_state_2_GND_8_o_Mux_17_o
    );
  TDT4255_COM_n0090_inv_011 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y24",
      INIT => X"FFCFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => reset_IBUF_0,
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR4 => TDT4255_COM_state_FSM_FFd1_9335,
      O => TDT4255_COM_n0090_inv_0
    );
  TDT4255_COM_write_imem : X_SFF
    generic map(
      LOC => "SLICE_X32Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_N12,
      O => TDT4255_COM_write_imem_11066,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_N121 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y24",
      INIT => X"000000F0000000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR4 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR5 => '1',
      O => TDT4255_COM_N12
    );
  TDT4255_COM_state_n0117_1_1 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y24",
      INIT => X"0FFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR4 => TDT4255_COM_state_FSM_FFd1_9335,
      O => TDT4255_COM_n0117(1)
    );
  TDT4255_COM_status_0 : X_SFF
    generic map(
      LOC => "SLICE_X32Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_n0117(1),
      O => TDT4255_COM_status(0),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_processor_enable : X_SFF
    generic map(
      LOC => "SLICE_X32Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_GND_8_o_Mux_18_o,
      O => TDT4255_COM_processor_enable_9327,
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_state_n0117_33_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y24",
      INIT => X"00FF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR4 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR5 => '1',
      O => TDT4255_COM_state_2_GND_8_o_Mux_18_o
    );
  TDT4255_COM_state_n0117_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y24",
      INIT => X"FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR3 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR4 => '1',
      O => TDT4255_COM_n0117(0)
    );
  TDT4255_COM_status_1 : X_SFF
    generic map(
      LOC => "SLICE_X32Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_n0117(0),
      O => TDT4255_COM_status(1),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_15 : X_SFF
    generic map(
      LOC => "SLICE_X33Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out(16),
      O => TDT4255_COM_bus_data_out(15),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_14 : X_SFF
    generic map(
      LOC => "SLICE_X33Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out_17_0,
      O => TDT4255_COM_bus_data_out(14),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_13 : X_SFF
    generic map(
      LOC => "SLICE_X33Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out(18),
      O => TDT4255_COM_bus_data_out(13),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_12 : X_SFF
    generic map(
      LOC => "SLICE_X33Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out_19_0,
      O => TDT4255_COM_bus_data_out(12),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_31_TDT4255_COM_internal_data_out_31_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out(29),
      O => TDT4255_COM_internal_data_out_29_0
    );
  TDT4255_COM_internal_data_out_31_TDT4255_COM_internal_data_out_31_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out(27),
      O => TDT4255_COM_internal_data_out_27_0
    );
  TDT4255_COM_internal_data_out_31_TDT4255_COM_internal_data_out_31_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 321 ps
    )
    port map (
      I => TDT4255_COM_internal_data_out(25),
      O => TDT4255_COM_internal_data_out_25_0
    );
  TDT4255_COM_internal_data_out_31 : X_SFF
    generic map(
      LOC => "SLICE_X33Y22",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_31_Q,
      O => TDT4255_COM_internal_data_out(31),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT251 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y22",
      INIT => X"F000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => dmem_data_in(31),
      ADR3 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR4 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR5 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_31_Q
    );
  TDT4255_COM_internal_data_out_30 : X_SFF
    generic map(
      LOC => "SLICE_X33Y22",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_30_Q,
      O => TDT4255_COM_internal_data_out(30),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT241 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y22",
      INIT => X"C0000000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => dmem_data_in(30),
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR5 => '1',
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_30_Q
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT221 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y22",
      INIT => X"A0000000"
    )
    port map (
      ADR0 => dmem_data_in(29),
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_29_Q
    );
  TDT4255_COM_internal_data_out_29 : X_SFF
    generic map(
      LOC => "SLICE_X33Y22",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_29_Q,
      O => TDT4255_COM_internal_data_out(29),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_28 : X_SFF
    generic map(
      LOC => "SLICE_X33Y22",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_28_Q,
      O => TDT4255_COM_internal_data_out(28),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT211 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y22",
      INIT => X"C0000000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => dmem_data_in(28),
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR5 => '1',
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_28_Q
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT201 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y22",
      INIT => X"A0000000"
    )
    port map (
      ADR0 => dmem_data_in(27),
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_27_Q
    );
  TDT4255_COM_internal_data_out_27 : X_SFF
    generic map(
      LOC => "SLICE_X33Y22",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_27_Q,
      O => TDT4255_COM_internal_data_out(27),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_internal_data_out_26 : X_SFF
    generic map(
      LOC => "SLICE_X33Y22",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_26_Q,
      O => TDT4255_COM_internal_data_out(26),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT191 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y22",
      INIT => X"C0000000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => dmem_data_in(26),
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      ADR5 => '1',
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_26_Q
    );
  TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT181 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y22",
      INIT => X"A0000000"
    )
    port map (
      ADR0 => dmem_data_in(25),
      ADR1 => '1',
      ADR2 => TDT4255_COM_state_FSM_FFd3_9333,
      ADR3 => TDT4255_COM_state_FSM_FFd1_9335,
      ADR4 => TDT4255_COM_state_FSM_FFd2_9334,
      O => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_25_Q
    );
  TDT4255_COM_internal_data_out_25 : X_SFF
    generic map(
      LOC => "SLICE_X33Y22",
      INIT => '0'
    )
    port map (
      CE => TDT4255_COM_n0108_inv,
      CLK => clk_BUFGP,
      I => TDT4255_COM_state_2_read_data_31_wide_mux_20_OUT_25_Q,
      O => TDT4255_COM_internal_data_out(25),
      SRST => reset_IBUF_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_11 : X_SFF
    generic map(
      LOC => "SLICE_X34Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out(20),
      O => TDT4255_COM_bus_data_out(11),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_10 : X_SFF
    generic map(
      LOC => "SLICE_X34Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out_21_0,
      O => TDT4255_COM_bus_data_out(10),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_9 : X_SFF
    generic map(
      LOC => "SLICE_X34Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out(22),
      O => TDT4255_COM_bus_data_out(9),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_8 : X_SFF
    generic map(
      LOC => "SLICE_X34Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out_23_0,
      O => TDT4255_COM_bus_data_out(8),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_7 : X_SFF
    generic map(
      LOC => "SLICE_X34Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out(24),
      O => TDT4255_COM_bus_data_out(7),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_6 : X_SFF
    generic map(
      LOC => "SLICE_X34Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out_25_0,
      O => TDT4255_COM_bus_data_out(6),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_5 : X_SFF
    generic map(
      LOC => "SLICE_X34Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out(26),
      O => TDT4255_COM_bus_data_out(5),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_4 : X_SFF
    generic map(
      LOC => "SLICE_X34Y19",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out_27_0,
      O => TDT4255_COM_bus_data_out(4),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_3 : X_SFF
    generic map(
      LOC => "SLICE_X34Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out(28),
      O => TDT4255_COM_bus_data_out(3),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_2 : X_SFF
    generic map(
      LOC => "SLICE_X34Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out_29_0,
      O => TDT4255_COM_bus_data_out(2),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_1 : X_SFF
    generic map(
      LOC => "SLICE_X34Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out(30),
      O => TDT4255_COM_bus_data_out(1),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  TDT4255_COM_bus_data_out_0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => clk_BUFGP,
      I => TDT4255_COM_internal_data_out(31),
      O => TDT4255_COM_bus_data_out(0),
      SRST => TDT4255_COM_n0090_inv_0_0,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  NlwBlock_toplevel_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlock_toplevel_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

