============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Thu May 16 11:31:09 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1190)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.925071s wall, 1.843750s user + 0.078125s system = 1.921875s CPU (99.8%)

RUN-1004 : used memory is 288 MB, reserved memory is 263 MB, peak memory is 292 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "Gamma_Interface/en_state" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net Gamma_Interface/en_state as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net Gamma_Interface/en_state to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 13545 instances
RUN-0007 : 7551 luts, 4474 seqs, 1042 mslices, 310 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 14768 nets
RUN-1001 : 8807 nets have 2 pins
RUN-1001 : 4134 nets have [3 - 5] pins
RUN-1001 : 1265 nets have [6 - 10] pins
RUN-1001 : 323 nets have [11 - 20] pins
RUN-1001 : 228 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    1537     
RUN-1001 :   No   |  No   |  Yes  |    1668     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     387     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  53   |     81     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 177
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13541 instances, 7551 luts, 4474 seqs, 1352 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Huge net cpuresetn with 1392 pins
PHY-0007 : Cell area utilization is 52%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61444, tnet num: 14720, tinst num: 13541, tnode num: 73961, tedge num: 98609.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.391690s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (99.9%)

RUN-1004 : used memory is 428 MB, reserved memory is 408 MB, peak memory is 428 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.908095s wall, 1.843750s user + 0.062500s system = 1.906250s CPU (99.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.54466e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13541.
PHY-3001 : Level 1 #clusters 1758.
PHY-3001 : End clustering;  0.093008s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (117.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.01312e+06, overlap = 505.625
PHY-3002 : Step(2): len = 863742, overlap = 579.906
PHY-3002 : Step(3): len = 623216, overlap = 719.281
PHY-3002 : Step(4): len = 556429, overlap = 754.812
PHY-3002 : Step(5): len = 448786, overlap = 860.688
PHY-3002 : Step(6): len = 387506, overlap = 920.062
PHY-3002 : Step(7): len = 326845, overlap = 974.5
PHY-3002 : Step(8): len = 293574, overlap = 1023
PHY-3002 : Step(9): len = 257931, overlap = 1054.66
PHY-3002 : Step(10): len = 227958, overlap = 1091.25
PHY-3002 : Step(11): len = 210770, overlap = 1138
PHY-3002 : Step(12): len = 191786, overlap = 1145.47
PHY-3002 : Step(13): len = 175787, overlap = 1134.84
PHY-3002 : Step(14): len = 167145, overlap = 1147.41
PHY-3002 : Step(15): len = 151073, overlap = 1178
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.34121e-06
PHY-3002 : Step(16): len = 155632, overlap = 1157.38
PHY-3002 : Step(17): len = 191807, overlap = 1066.25
PHY-3002 : Step(18): len = 200514, overlap = 1025.28
PHY-3002 : Step(19): len = 205311, overlap = 949.562
PHY-3002 : Step(20): len = 199182, overlap = 928.812
PHY-3002 : Step(21): len = 196291, overlap = 932.969
PHY-3002 : Step(22): len = 190425, overlap = 912.656
PHY-3002 : Step(23): len = 188954, overlap = 903.656
PHY-3002 : Step(24): len = 185496, overlap = 874.156
PHY-3002 : Step(25): len = 183844, overlap = 867.25
PHY-3002 : Step(26): len = 180158, overlap = 868.438
PHY-3002 : Step(27): len = 177826, overlap = 896.875
PHY-3002 : Step(28): len = 175620, overlap = 915.406
PHY-3002 : Step(29): len = 173781, overlap = 910.75
PHY-3002 : Step(30): len = 171741, overlap = 898.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.68242e-06
PHY-3002 : Step(31): len = 179178, overlap = 903.156
PHY-3002 : Step(32): len = 192597, overlap = 896.875
PHY-3002 : Step(33): len = 199706, overlap = 876.531
PHY-3002 : Step(34): len = 204084, overlap = 865.531
PHY-3002 : Step(35): len = 204934, overlap = 849.938
PHY-3002 : Step(36): len = 205921, overlap = 845.469
PHY-3002 : Step(37): len = 204784, overlap = 850.625
PHY-3002 : Step(38): len = 204473, overlap = 855.969
PHY-3002 : Step(39): len = 203602, overlap = 861.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.36485e-06
PHY-3002 : Step(40): len = 213178, overlap = 830.375
PHY-3002 : Step(41): len = 224177, overlap = 802.906
PHY-3002 : Step(42): len = 228892, overlap = 774.25
PHY-3002 : Step(43): len = 234060, overlap = 765.969
PHY-3002 : Step(44): len = 237222, overlap = 734.344
PHY-3002 : Step(45): len = 239364, overlap = 741.094
PHY-3002 : Step(46): len = 238738, overlap = 726.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.07297e-05
PHY-3002 : Step(47): len = 256341, overlap = 715.312
PHY-3002 : Step(48): len = 274780, overlap = 646.031
PHY-3002 : Step(49): len = 283914, overlap = 595.938
PHY-3002 : Step(50): len = 288038, overlap = 586.188
PHY-3002 : Step(51): len = 287127, overlap = 588.938
PHY-3002 : Step(52): len = 286750, overlap = 589.062
PHY-3002 : Step(53): len = 284750, overlap = 583.781
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.14594e-05
PHY-3002 : Step(54): len = 306099, overlap = 549.625
PHY-3002 : Step(55): len = 327713, overlap = 465.969
PHY-3002 : Step(56): len = 338882, overlap = 431
PHY-3002 : Step(57): len = 343930, overlap = 399.031
PHY-3002 : Step(58): len = 343739, overlap = 412.344
PHY-3002 : Step(59): len = 343154, overlap = 387.875
PHY-3002 : Step(60): len = 341135, overlap = 392.656
PHY-3002 : Step(61): len = 340775, overlap = 400.969
PHY-3002 : Step(62): len = 340722, overlap = 398.219
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.29188e-05
PHY-3002 : Step(63): len = 361782, overlap = 360.094
PHY-3002 : Step(64): len = 377845, overlap = 315.875
PHY-3002 : Step(65): len = 382906, overlap = 314.438
PHY-3002 : Step(66): len = 385631, overlap = 329.625
PHY-3002 : Step(67): len = 386980, overlap = 316.562
PHY-3002 : Step(68): len = 388775, overlap = 300.344
PHY-3002 : Step(69): len = 386942, overlap = 300.812
PHY-3002 : Step(70): len = 385614, overlap = 305.562
PHY-3002 : Step(71): len = 385460, overlap = 304.656
PHY-3002 : Step(72): len = 387058, overlap = 305.281
PHY-3002 : Step(73): len = 386125, overlap = 285.062
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.58375e-05
PHY-3002 : Step(74): len = 403586, overlap = 262.906
PHY-3002 : Step(75): len = 414034, overlap = 250.281
PHY-3002 : Step(76): len = 416735, overlap = 245.344
PHY-3002 : Step(77): len = 418761, overlap = 246.75
PHY-3002 : Step(78): len = 421913, overlap = 240.094
PHY-3002 : Step(79): len = 425210, overlap = 239.562
PHY-3002 : Step(80): len = 422686, overlap = 239.062
PHY-3002 : Step(81): len = 422662, overlap = 234.219
PHY-3002 : Step(82): len = 424401, overlap = 237.969
PHY-3002 : Step(83): len = 425627, overlap = 226.062
PHY-3002 : Step(84): len = 423911, overlap = 222.031
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000171675
PHY-3002 : Step(85): len = 436840, overlap = 203.75
PHY-3002 : Step(86): len = 445461, overlap = 189.344
PHY-3002 : Step(87): len = 447681, overlap = 186.156
PHY-3002 : Step(88): len = 449544, overlap = 186.406
PHY-3002 : Step(89): len = 453061, overlap = 188.312
PHY-3002 : Step(90): len = 456830, overlap = 198.344
PHY-3002 : Step(91): len = 455212, overlap = 200.406
PHY-3002 : Step(92): len = 454448, overlap = 196.031
PHY-3002 : Step(93): len = 454135, overlap = 204.781
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00034335
PHY-3002 : Step(94): len = 464384, overlap = 189.469
PHY-3002 : Step(95): len = 471270, overlap = 182.625
PHY-3002 : Step(96): len = 472158, overlap = 180.281
PHY-3002 : Step(97): len = 473110, overlap = 180.344
PHY-3002 : Step(98): len = 475121, overlap = 177.594
PHY-3002 : Step(99): len = 477614, overlap = 168.406
PHY-3002 : Step(100): len = 477420, overlap = 165.125
PHY-3002 : Step(101): len = 478618, overlap = 168.062
PHY-3002 : Step(102): len = 480466, overlap = 167.438
PHY-3002 : Step(103): len = 480680, overlap = 161.094
PHY-3002 : Step(104): len = 479414, overlap = 155.969
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000628196
PHY-3002 : Step(105): len = 484932, overlap = 150.75
PHY-3002 : Step(106): len = 488209, overlap = 146.406
PHY-3002 : Step(107): len = 488666, overlap = 129.594
PHY-3002 : Step(108): len = 489344, overlap = 128.906
PHY-3002 : Step(109): len = 490779, overlap = 126.594
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00123502
PHY-3002 : Step(110): len = 494909, overlap = 125.406
PHY-3002 : Step(111): len = 499225, overlap = 128.219
PHY-3002 : Step(112): len = 500816, overlap = 121.562
PHY-3002 : Step(113): len = 502147, overlap = 122.938
PHY-3002 : Step(114): len = 503599, overlap = 121.531
PHY-3002 : Step(115): len = 504233, overlap = 129
PHY-3002 : Step(116): len = 503838, overlap = 128.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020816s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (375.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/14768.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 652928, over cnt = 1626(4%), over = 8604, worst = 33
PHY-1001 : End global iterations;  0.718948s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (143.4%)

PHY-1001 : Congestion index: top1 = 91.03, top5 = 67.45, top10 = 56.70, top15 = 50.12.
PHY-3001 : End congestion estimation;  0.927733s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (134.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.568679s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000182933
PHY-3002 : Step(117): len = 552085, overlap = 91.3438
PHY-3002 : Step(118): len = 556505, overlap = 71.2188
PHY-3002 : Step(119): len = 556345, overlap = 59.875
PHY-3002 : Step(120): len = 556511, overlap = 55.9688
PHY-3002 : Step(121): len = 559850, overlap = 56.2812
PHY-3002 : Step(122): len = 561416, overlap = 52.25
PHY-3002 : Step(123): len = 560168, overlap = 59.2812
PHY-3002 : Step(124): len = 557701, overlap = 63.25
PHY-3002 : Step(125): len = 554905, overlap = 63.4688
PHY-3002 : Step(126): len = 551285, overlap = 59.9688
PHY-3002 : Step(127): len = 547144, overlap = 64.2188
PHY-3002 : Step(128): len = 543154, overlap = 49.2188
PHY-3002 : Step(129): len = 538738, overlap = 51.2188
PHY-3002 : Step(130): len = 535982, overlap = 47.2812
PHY-3002 : Step(131): len = 533461, overlap = 46.7812
PHY-3002 : Step(132): len = 530349, overlap = 46.7188
PHY-3002 : Step(133): len = 528223, overlap = 44.3438
PHY-3002 : Step(134): len = 526304, overlap = 42.5938
PHY-3002 : Step(135): len = 524254, overlap = 44.9062
PHY-3002 : Step(136): len = 523052, overlap = 46.9375
PHY-3002 : Step(137): len = 521882, overlap = 46.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000365866
PHY-3002 : Step(138): len = 523245, overlap = 44.5312
PHY-3002 : Step(139): len = 525460, overlap = 40.7188
PHY-3002 : Step(140): len = 525591, overlap = 41.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000662404
PHY-3002 : Step(141): len = 529033, overlap = 39.2812
PHY-3002 : Step(142): len = 539925, overlap = 39.4062
PHY-3002 : Step(143): len = 540913, overlap = 41.625
PHY-3002 : Step(144): len = 540208, overlap = 43.4375
PHY-3002 : Step(145): len = 540367, overlap = 43.3438
PHY-3002 : Step(146): len = 540355, overlap = 44.6562
PHY-3002 : Step(147): len = 540782, overlap = 50.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 77/14768.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 641072, over cnt = 2300(6%), over = 10219, worst = 51
PHY-1001 : End global iterations;  0.934814s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (162.1%)

PHY-1001 : Congestion index: top1 = 75.62, top5 = 60.37, top10 = 53.38, top15 = 48.92.
PHY-3001 : End congestion estimation;  1.141327s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (152.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.625586s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000242544
PHY-3002 : Step(148): len = 542774, overlap = 237.562
PHY-3002 : Step(149): len = 543725, overlap = 195.75
PHY-3002 : Step(150): len = 544310, overlap = 168.469
PHY-3002 : Step(151): len = 544414, overlap = 158.375
PHY-3002 : Step(152): len = 543969, overlap = 148.562
PHY-3002 : Step(153): len = 542633, overlap = 143.156
PHY-3002 : Step(154): len = 541727, overlap = 132.062
PHY-3002 : Step(155): len = 540195, overlap = 123.75
PHY-3002 : Step(156): len = 537682, overlap = 127.438
PHY-3002 : Step(157): len = 534958, overlap = 125.969
PHY-3002 : Step(158): len = 531759, overlap = 128.344
PHY-3002 : Step(159): len = 530018, overlap = 133.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000485087
PHY-3002 : Step(160): len = 533797, overlap = 111.031
PHY-3002 : Step(161): len = 536965, overlap = 105.656
PHY-3002 : Step(162): len = 537232, overlap = 106.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000895491
PHY-3002 : Step(163): len = 540936, overlap = 104.062
PHY-3002 : Step(164): len = 548415, overlap = 90.875
PHY-3002 : Step(165): len = 553273, overlap = 90.5
PHY-3002 : Step(166): len = 555583, overlap = 85
PHY-3002 : Step(167): len = 557059, overlap = 89.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00179098
PHY-3002 : Step(168): len = 559053, overlap = 83.7188
PHY-3002 : Step(169): len = 561021, overlap = 82.4688
PHY-3002 : Step(170): len = 564024, overlap = 84.0625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61444, tnet num: 14720, tinst num: 13541, tnode num: 73961, tedge num: 98609.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.826601s wall, 1.781250s user + 0.046875s system = 1.828125s CPU (100.1%)

RUN-1004 : used memory is 475 MB, reserved memory is 460 MB, peak memory is 562 MB
OPT-1001 : Total overflow 413.31 peak overflow 3.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 803/14768.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 685416, over cnt = 2658(7%), over = 9592, worst = 31
PHY-1001 : End global iterations;  0.971924s wall, 1.671875s user + 0.031250s system = 1.703125s CPU (175.2%)

PHY-1001 : Congestion index: top1 = 69.16, top5 = 56.86, top10 = 50.65, top15 = 46.93.
PHY-1001 : End incremental global routing;  1.185556s wall, 1.890625s user + 0.031250s system = 1.921875s CPU (162.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.618259s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (98.6%)

OPT-1001 : 6 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13410 has valid locations, 81 needs to be replaced
PHY-3001 : design contains 13616 instances, 7551 luts, 4549 seqs, 1352 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 570033
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12347/14843.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 689808, over cnt = 2667(7%), over = 9628, worst = 31
PHY-1001 : End global iterations;  0.134068s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (116.5%)

PHY-1001 : Congestion index: top1 = 69.46, top5 = 56.95, top10 = 50.77, top15 = 47.06.
PHY-3001 : End congestion estimation;  0.348627s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (112.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61744, tnet num: 14795, tinst num: 13616, tnode num: 74486, tedge num: 99059.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.615076s wall, 1.578125s user + 0.031250s system = 1.609375s CPU (99.6%)

RUN-1004 : used memory is 518 MB, reserved memory is 513 MB, peak memory is 568 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14795 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.256813s wall, 2.203125s user + 0.046875s system = 2.250000s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(171): len = 569763, overlap = 0.75
PHY-3002 : Step(172): len = 569763, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12383/14843.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 689288, over cnt = 2662(7%), over = 9657, worst = 31
PHY-1001 : End global iterations;  0.115656s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (148.6%)

PHY-1001 : Congestion index: top1 = 69.59, top5 = 57.02, top10 = 50.84, top15 = 47.12.
PHY-3001 : End congestion estimation;  0.328664s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (114.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14795 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.623000s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00105424
PHY-3002 : Step(173): len = 569780, overlap = 84.375
PHY-3002 : Step(174): len = 569877, overlap = 84.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00210849
PHY-3002 : Step(175): len = 569846, overlap = 84.4375
PHY-3002 : Step(176): len = 569846, overlap = 84.4375
PHY-3001 : Final: Len = 569846, Over = 84.4375
PHY-3001 : End incremental placement;  4.093353s wall, 4.140625s user + 0.203125s system = 4.343750s CPU (106.1%)

OPT-1001 : Total overflow 414.44 peak overflow 3.16
OPT-1001 : End high-fanout net optimization;  6.266550s wall, 7.015625s user + 0.250000s system = 7.265625s CPU (115.9%)

OPT-1001 : Current memory(MB): used = 566, reserve = 554, peak = 579.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12374/14843.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 689600, over cnt = 2657(7%), over = 9494, worst = 31
PHY-1002 : len = 740896, over cnt = 1770(5%), over = 4772, worst = 31
PHY-1002 : len = 775264, over cnt = 766(2%), over = 1647, worst = 15
PHY-1002 : len = 789336, over cnt = 262(0%), over = 528, worst = 13
PHY-1002 : len = 796992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.571390s wall, 2.468750s user + 0.078125s system = 2.546875s CPU (162.1%)

PHY-1001 : Congestion index: top1 = 55.86, top5 = 49.87, top10 = 46.31, top15 = 43.91.
OPT-1001 : End congestion update;  1.781136s wall, 2.687500s user + 0.078125s system = 2.765625s CPU (155.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14795 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.596055s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (99.6%)

OPT-0007 : Start: WNS 2262 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2312 TNS 0 NUM_FEPS 0 with 14 cells processed and 750 slack improved
OPT-0007 : Iter 2: improved WNS 2312 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  2.396993s wall, 3.296875s user + 0.078125s system = 3.375000s CPU (140.8%)

OPT-1001 : Current memory(MB): used = 567, reserve = 555, peak = 579.
OPT-1001 : End physical optimization;  10.744471s wall, 12.328125s user + 0.406250s system = 12.734375s CPU (118.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7551 LUT to BLE ...
SYN-4008 : Packed 7551 LUT and 2422 SEQ to BLE.
SYN-4003 : Packing 2127 remaining SEQ's ...
SYN-4005 : Packed 1555 SEQ with LUT/SLICE
SYN-4006 : 3829 single LUT's are left
SYN-4006 : 572 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8123/9801 primitive instances ...
PHY-3001 : End packing;  0.973165s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (99.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5907 instances
RUN-1001 : 2870 mslices, 2869 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 12688 nets
RUN-1001 : 6609 nets have 2 pins
RUN-1001 : 4114 nets have [3 - 5] pins
RUN-1001 : 1328 nets have [6 - 10] pins
RUN-1001 : 364 nets have [11 - 20] pins
RUN-1001 : 267 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 5903 instances, 5739 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : After packing: Len = 586611, Over = 184.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6126/12688.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 761368, over cnt = 1645(4%), over = 2721, worst = 9
PHY-1002 : len = 769016, over cnt = 954(2%), over = 1371, worst = 7
PHY-1002 : len = 778584, over cnt = 473(1%), over = 633, worst = 6
PHY-1002 : len = 786032, over cnt = 99(0%), over = 129, worst = 5
PHY-1002 : len = 788040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.464214s wall, 2.015625s user + 0.015625s system = 2.031250s CPU (138.7%)

PHY-1001 : Congestion index: top1 = 58.77, top5 = 50.88, top10 = 46.72, top15 = 43.97.
PHY-3001 : End congestion estimation;  1.748954s wall, 2.312500s user + 0.015625s system = 2.328125s CPU (133.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55391, tnet num: 12640, tinst num: 5903, tnode num: 65404, tedge num: 93141.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.011986s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (100.2%)

RUN-1004 : used memory is 506 MB, reserved memory is 502 MB, peak memory is 579 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.643149s wall, 2.640625s user + 0.000000s system = 2.640625s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.14672e-05
PHY-3002 : Step(177): len = 570871, overlap = 201
PHY-3002 : Step(178): len = 563246, overlap = 210.25
PHY-3002 : Step(179): len = 559223, overlap = 227
PHY-3002 : Step(180): len = 555856, overlap = 238.25
PHY-3002 : Step(181): len = 553855, overlap = 247.25
PHY-3002 : Step(182): len = 551665, overlap = 257.5
PHY-3002 : Step(183): len = 550259, overlap = 264
PHY-3002 : Step(184): len = 549005, overlap = 268.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000142934
PHY-3002 : Step(185): len = 558601, overlap = 244
PHY-3002 : Step(186): len = 565272, overlap = 227.25
PHY-3002 : Step(187): len = 567655, overlap = 222
PHY-3002 : Step(188): len = 569712, overlap = 215.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000285869
PHY-3002 : Step(189): len = 578643, overlap = 192.25
PHY-3002 : Step(190): len = 588557, overlap = 177
PHY-3002 : Step(191): len = 593637, overlap = 174.5
PHY-3002 : Step(192): len = 591711, overlap = 173
PHY-3002 : Step(193): len = 590361, overlap = 172
PHY-3002 : Step(194): len = 591517, overlap = 173.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.113559s wall, 1.265625s user + 1.765625s system = 3.031250s CPU (272.2%)

PHY-3001 : Trial Legalized: Len = 647996
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 64%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 620/12688.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 785360, over cnt = 2154(6%), over = 3696, worst = 8
PHY-1002 : len = 801304, over cnt = 1248(3%), over = 1786, worst = 7
PHY-1002 : len = 818656, over cnt = 337(0%), over = 447, worst = 7
PHY-1002 : len = 823744, over cnt = 51(0%), over = 65, worst = 4
PHY-1002 : len = 824960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.997034s wall, 3.468750s user + 0.093750s system = 3.562500s CPU (178.4%)

PHY-1001 : Congestion index: top1 = 55.39, top5 = 50.03, top10 = 46.67, top15 = 44.28.
PHY-3001 : End congestion estimation;  2.308955s wall, 3.765625s user + 0.109375s system = 3.875000s CPU (167.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.595942s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000182748
PHY-3002 : Step(195): len = 627858, overlap = 28.5
PHY-3002 : Step(196): len = 617891, overlap = 43.25
PHY-3002 : Step(197): len = 610661, overlap = 59
PHY-3002 : Step(198): len = 606815, overlap = 66.75
PHY-3002 : Step(199): len = 603902, overlap = 81.75
PHY-3002 : Step(200): len = 602596, overlap = 92
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029814s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.8%)

PHY-3001 : Legalized: Len = 622982, Over = 0
PHY-3001 : Spreading special nets. 105 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.056016s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (111.6%)

PHY-3001 : 136 instances has been re-located, deltaX = 40, deltaY = 73, maxDist = 3.
PHY-3001 : Final: Len = 624776, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55391, tnet num: 12640, tinst num: 5904, tnode num: 65404, tedge num: 93141.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.228330s wall, 2.203125s user + 0.015625s system = 2.218750s CPU (99.6%)

RUN-1004 : used memory is 522 MB, reserved memory is 524 MB, peak memory is 581 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4066/12688.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 778760, over cnt = 2050(5%), over = 3337, worst = 6
PHY-1002 : len = 791016, over cnt = 1171(3%), over = 1636, worst = 6
PHY-1002 : len = 805448, over cnt = 427(1%), over = 551, worst = 5
PHY-1002 : len = 811288, over cnt = 127(0%), over = 171, worst = 5
PHY-1002 : len = 813344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.110640s wall, 3.250000s user + 0.062500s system = 3.312500s CPU (156.9%)

PHY-1001 : Congestion index: top1 = 56.08, top5 = 50.44, top10 = 47.26, top15 = 44.74.
PHY-1001 : End incremental global routing;  2.408714s wall, 3.546875s user + 0.062500s system = 3.609375s CPU (149.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.646499s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (99.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.437276s wall, 4.578125s user + 0.062500s system = 4.640625s CPU (135.0%)

OPT-1001 : Current memory(MB): used = 567, reserve = 565, peak = 581.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11564/12688.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 813344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.105991s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.2%)

PHY-1001 : Congestion index: top1 = 56.08, top5 = 50.44, top10 = 47.26, top15 = 44.74.
OPT-1001 : End congestion update;  0.370690s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (101.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.491163s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (98.6%)

OPT-0007 : Start: WNS 2339 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5778 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5904 instances, 5739 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Initial: Len = 625824, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.041030s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (114.2%)

PHY-3001 : 7 instances has been re-located, deltaX = 2, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 626038, Over = 0
PHY-3001 : End incremental legalization;  0.342446s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.4%)

OPT-0007 : Iter 1: improved WNS 2722 TNS 0 NUM_FEPS 0 with 14 cells processed and 2224 slack improved
OPT-0007 : Iter 2: improved WNS 2722 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.288353s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.4%)

OPT-1001 : Current memory(MB): used = 585, reserve = 579, peak = 587.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.501699s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11494/12688.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 814448, over cnt = 17(0%), over = 24, worst = 4
PHY-1002 : len = 814536, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 814552, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 814584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.454642s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (106.5%)

PHY-1001 : Congestion index: top1 = 56.10, top5 = 50.44, top10 = 47.26, top15 = 44.73.
PHY-1001 : End incremental global routing;  0.719267s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (106.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.604006s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (98.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11569/12688.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 814584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.113058s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.7%)

PHY-1001 : Congestion index: top1 = 56.10, top5 = 50.44, top10 = 47.26, top15 = 44.73.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.663125s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (99.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2722 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 55.689655
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2722ps with logic level 1 
RUN-1001 :       #2 path slack 2781ps with logic level 1 
RUN-1001 :       #3 path slack 2787ps with logic level 1 
RUN-1001 :       #4 path slack 2817ps with logic level 1 
OPT-1001 : End physical optimization;  10.024391s wall, 11.156250s user + 0.093750s system = 11.250000s CPU (112.2%)

RUN-1003 : finish command "place" in  44.077618s wall, 71.796875s user + 8.765625s system = 80.562500s CPU (182.8%)

RUN-1004 : used memory is 539 MB, reserved memory is 529 MB, peak memory is 587 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.758728s wall, 2.953125s user + 0.078125s system = 3.031250s CPU (172.4%)

RUN-1004 : used memory is 539 MB, reserved memory is 530 MB, peak memory is 594 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 5908 instances
RUN-1001 : 2870 mslices, 2869 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 12688 nets
RUN-1001 : 6609 nets have 2 pins
RUN-1001 : 4114 nets have [3 - 5] pins
RUN-1001 : 1328 nets have [6 - 10] pins
RUN-1001 : 364 nets have [11 - 20] pins
RUN-1001 : 267 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55391, tnet num: 12640, tinst num: 5904, tnode num: 65404, tedge num: 93141.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.964417s wall, 1.937500s user + 0.015625s system = 1.953125s CPU (99.4%)

RUN-1004 : used memory is 530 MB, reserved memory is 518 MB, peak memory is 594 MB
PHY-1001 : 2870 mslices, 2869 lslices, 115 pads, 36 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 753584, over cnt = 2168(6%), over = 3833, worst = 8
PHY-1002 : len = 771672, over cnt = 1176(3%), over = 1773, worst = 8
PHY-1002 : len = 789104, over cnt = 443(1%), over = 630, worst = 8
PHY-1002 : len = 797648, over cnt = 15(0%), over = 34, worst = 8
PHY-1002 : len = 798104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.457350s wall, 4.156250s user + 0.234375s system = 4.390625s CPU (178.7%)

PHY-1001 : Congestion index: top1 = 56.06, top5 = 50.42, top10 = 46.92, top15 = 44.21.
PHY-1001 : End global routing;  2.817085s wall, 4.500000s user + 0.234375s system = 4.734375s CPU (168.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 579, reserve = 570, peak = 594.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Gamma_Interface/en_state_syn_4 will be merged with clock Gamma_Interface/en_state
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 848, reserve = 841, peak = 848.
PHY-1001 : End build detailed router design. 5.744637s wall, 5.640625s user + 0.078125s system = 5.718750s CPU (99.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 165360, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 5.719110s wall, 5.421875s user + 0.031250s system = 5.453125s CPU (95.3%)

PHY-1001 : Current memory(MB): used = 883, reserve = 878, peak = 883.
PHY-1001 : End phase 1; 5.726563s wall, 5.437500s user + 0.031250s system = 5.468750s CPU (95.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 6442 net; 10.205640s wall, 10.187500s user + 0.000000s system = 10.187500s CPU (99.8%)

PHY-1022 : len = 1.63433e+06, over cnt = 2176(0%), over = 2201, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 893, reserve = 887, peak = 893.
PHY-1001 : End initial routed; 54.662462s wall, 71.312500s user + 0.093750s system = 71.406250s CPU (130.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11527(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.176   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.026   |  -0.096   |   8   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.975955s wall, 2.984375s user + 0.000000s system = 2.984375s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 904, reserve = 898, peak = 904.
PHY-1001 : End phase 2; 57.638503s wall, 74.296875s user + 0.093750s system = 74.390625s CPU (129.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.63433e+06, over cnt = 2176(0%), over = 2201, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.143091s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.59406e+06, over cnt = 732(0%), over = 733, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.530636s wall, 4.578125s user + 0.031250s system = 4.609375s CPU (130.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.59396e+06, over cnt = 167(0%), over = 167, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.907838s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (123.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.5945e+06, over cnt = 38(0%), over = 38, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.446442s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (105.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.5955e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.291566s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.59569e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.188800s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11527(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.126   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.026   |  -0.070   |   7   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 3.007751s wall, 3.015625s user + 0.000000s system = 3.015625s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 640 feed throughs used by 438 nets
PHY-1001 : End commit to database; 2.068880s wall, 2.031250s user + 0.031250s system = 2.062500s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 971, reserve = 968, peak = 971.
PHY-1001 : End phase 3; 10.976151s wall, 12.203125s user + 0.062500s system = 12.265625s CPU (111.7%)

PHY-1003 : Routed, final wirelength = 1.59569e+06
PHY-1001 : Current memory(MB): used = 975, reserve = 972, peak = 975.
PHY-1001 : End export database. 0.047586s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.5%)

PHY-1001 : End detail routing;  80.522406s wall, 98.000000s user + 0.296875s system = 98.296875s CPU (122.1%)

RUN-1003 : finish command "route" in  86.074067s wall, 105.218750s user + 0.546875s system = 105.765625s CPU (122.9%)

RUN-1004 : used memory is 919 MB, reserved memory is 915 MB, peak memory is 975 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                    10493   out of  19600   53.54%
#reg                     4551   out of  19600   23.22%
#le                     11065
  #lut only              6514   out of  11065   58.87%
  #reg only               572   out of  11065    5.17%
  #lut&reg               3979   out of  11065   35.96%
#dsp                        3   out of     29   10.34%
#bram                      28   out of     64   43.75%
  #bram9k                  28
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1425
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             1182
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             191
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            78
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   53
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             36
#7        Gamma_Interface/en_state                                                                    GCLK               lslice             PINTO_Interface/wr_en_reg_reg_syn_5.q0    15
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               lslice             SEG_Interface/smg_inst/reg0_syn_123.q1    1
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        C13        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |11065  |9153    |1340    |4555    |36      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |587    |468     |84      |328     |0       |0       |
|    SD_top_inst                   |SD_top                                             |565    |450     |84      |306     |0       |0       |
|      sd_init_inst                |sd_init                                            |138    |101     |18      |69      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |219    |186     |26      |130     |0       |0       |
|      sd_read_inst                |sd_read                                            |208    |163     |40      |107     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |13     |13      |0       |7       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |429    |263     |71      |316     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |138    |99      |3       |134     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |63     |32      |3       |59      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Curve_Gamma_2P2_inst_blue       |Curve_Gamma_2P2                                    |7      |7       |0       |7       |0       |0       |
|  Curve_Gamma_2P2_inst_green      |Curve_Gamma_2P2                                    |8      |0       |0       |8       |0       |0       |
|  Curve_Gamma_2P2_inst_red        |Curve_Gamma_2P2                                    |5      |4       |0       |5       |0       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |4      |4       |0       |3       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |6      |6       |0       |6       |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |6      |6       |0       |6       |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |10     |5       |0       |9       |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |6      |6       |0       |6       |0       |0       |
|  MedFilter_Interface             |AHBlite_MedFilter                                  |3      |3       |0       |3       |0       |0       |
|  PINTO_Interface                 |AHBlite_PINTO                                      |3      |3       |0       |3       |0       |0       |
|  PINTO_inst                      |PINTO                                              |1172   |707     |269     |695     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |322    |227     |3       |317     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |110    |29      |3       |105     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |10     |10      |0       |10      |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |40     |38      |0       |19      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |6      |6       |0       |1       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |6      |6       |0       |0       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |49     |37      |5       |35      |0       |0       |
|    smg_inst                      |smg                                                |33     |27      |5       |19      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |89     |71      |18      |54      |0       |0       |
|  UART1_RX                        |UART_RX                                            |20     |20      |0       |20      |0       |0       |
|  UART1_TX                        |UART_TX                                            |81     |81      |0       |21      |0       |0       |
|    FIFO                          |FIFO                                               |49     |49      |0       |12      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |7      |7       |0       |4       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |15     |12      |3       |7       |0       |0       |
|  kb                              |Keyboard                                           |302    |254     |48      |154     |0       |0       |
|  med_filter_proc__red_inst       |med_filter_proc                                    |692    |464     |193     |299     |12      |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |147    |124     |3       |143     |12      |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |62     |48      |3       |58      |12      |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|  med_filter_proc_green_inst      |med_filter_proc                                    |624    |419     |190     |250     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |103    |99      |0       |103     |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |24     |24      |0       |24      |0       |0       |
|  med_filter_proc_inst            |med_filter_proc                                    |605    |394     |190     |280     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |94     |81      |0       |94      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |19     |10      |0       |19      |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |647    |439     |101     |365     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |647    |439     |101     |365     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |268    |213     |40      |118     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |51     |51      |0       |27      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |181    |139     |40      |55      |0       |0       |
|        u_sdram_data              |sdram_data                                         |36     |23      |0       |36      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |379    |226     |61      |247     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |128    |68      |17      |103     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |6      |0       |0       |6       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |33     |22      |0       |33      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |34     |27      |0       |34      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |139    |72      |18      |108     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |18     |12      |0       |18      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |36     |20      |0       |36      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |31     |19      |0       |31      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |337    |279     |54      |179     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |337    |279     |54      |179     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |98     |80      |18      |47      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |102    |83      |18      |41      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |93     |75      |18      |47      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |20     |18      |0       |20      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |4      |4       |0       |4       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |12     |11      |0       |12      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |8      |8       |0       |8       |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5097   |5030    |46      |1400    |0       |3       |
|  video_driver_inst               |video_driver                                       |159    |90      |68      |35      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6549  
    #2          2       2484  
    #3          3       785   
    #4          4       812   
    #5        5-10      1414  
    #6        11-50     517   
    #7       51-100      24   
    #8       101-500     1    
  Average     3.15            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  2.147022s wall, 3.625000s user + 0.015625s system = 3.640625s CPU (169.6%)

RUN-1004 : used memory is 920 MB, reserved memory is 917 MB, peak memory is 975 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55391, tnet num: 12640, tinst num: 5904, tnode num: 65404, tedge num: 93141.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.935069s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (99.3%)

RUN-1004 : used memory is 922 MB, reserved memory is 919 MB, peak memory is 975 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 12640 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		Gamma_Interface/en_state_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 5904
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 12688, pip num: 130852
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 640
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3171 valid insts, and 383830 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010010000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  13.487828s wall, 140.343750s user + 0.390625s system = 140.734375s CPU (1043.4%)

RUN-1004 : used memory is 1002 MB, reserved memory is 1005 MB, peak memory is 1171 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240516_113109.log"
