{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a100tcsg324-3",
      "gen_directory": "../../../../Processor.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2"
    },
    "design_tree": {
      "ila_0": "",
      "TOP_0": ""
    },
    "ports": {
      "CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      }
    },
    "components": {
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_0_0",
        "xci_path": "ip\\design_1_ila_0_0\\design_1_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "5"
          }
        }
      },
      "TOP_0": {
        "vlnv": "xilinx.com:module_ref:TOP:1.0",
        "xci_name": "design_1_TOP_0_0",
        "xci_path": "ip\\design_1_TOP_0_0\\design_1_TOP_0_0.xci",
        "inst_hier_path": "TOP_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TOP",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "LED": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "SW": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "SevenSegAn": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "SevenSegCat": {
            "direction": "O",
            "left": "6",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "CLK",
          "ila_0/clk",
          "TOP_0/CLK"
        ]
      }
    }
  }
}