

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               3acf4816f28a61137a29f806736c3982  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting PTX file and ptxas options    1: sad.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: sad.2.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    3: sad.3.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting specific PTX file named sad.1.sm_70.ptx 
Extracting specific PTX file named sad.2.sm_70.ptx 
Extracting specific PTX file named sad.3.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmdPtS_ii : hostFun 0x0x403136, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing sad.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ref" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x180 to 0x2000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x2000180 to 0x2400180 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmoPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmuPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmqPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmwPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm1PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm2PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmjPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmlPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmgPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm3PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm4PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmiPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm6PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm5PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11mb_sad_calcPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmbPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmdPtS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.1.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.2.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z17larger_sad_calc_8Ptii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmoPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmuPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmbPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18larger_sad_calc_16Ptii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.2.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.3.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.3.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from sad.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmdPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmbPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z11mb_sad_calcPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm5PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm6PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmiPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm4PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm3PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmgPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmlPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmjPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm2PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm1PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmwPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmqPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmuPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmoPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Loading PTXInfo from sad.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z18larger_sad_calc_16Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmbPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmuPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmoPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z17larger_sad_calc_8Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from sad.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmbPtS_ii : hostFun 0x0x402fc3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mb_sad_calcPtS_ii : hostFun 0x0x402e50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm5PtS_ii : hostFun 0x0x402cdd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm6PtS_ii : hostFun 0x0x402b6a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmiPtS_ii : hostFun 0x0x4029f7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm4PtS_ii : hostFun 0x0x402884, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm3PtS_ii : hostFun 0x0x402711, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmgPtS_ii : hostFun 0x0x40259e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmlPtS_ii : hostFun 0x0x40242b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmjPtS_ii : hostFun 0x0x4022b8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm2PtS_ii : hostFun 0x0x402145, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm1PtS_ii : hostFun 0x0x401fd2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmwPtS_ii : hostFun 0x0x401e5f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmqPtS_ii : hostFun 0x0x401cec, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmuPtS_ii : hostFun 0x0x401b79, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmoPtS_ii : hostFun 0x0x401a06, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6132a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 33554432 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x26132a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z18larger_sad_calc_16Ptii : hostFun 0x0x403ff1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmbPtii : hostFun 0x0x403e9a, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmuPtii : hostFun 0x0x403d43, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmoPtii : hostFun 0x0x403bec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17larger_sad_calc_8Ptii : hostFun 0x0x403a95, fat_cubin_handle = 2
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x40676c, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x406672, fat_cubin_handle = 3
GPGPU-Sim PTX: cudaMallocArray: devPtr32 = -1073691136
GPGPU-Sim PTX: in cudaBindTextureToArray: 0x613220 0x121db5c0
GPGPU-Sim PTX:   devPtr32 = c000c600
GPGPU-Sim PTX:   Name corresponding to textureReference: ref
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 2
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 16; Ty = 4, Tx_numbits = 4, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 2 bytes; texel_size_numbits = 1
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc000c600
GPGPU-Sim PTX:   Texel size = 2 bytes
event update
width * height = 99
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc79eb64c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc79eb64c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc79eb64bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc79eb64b8..

GPGPU-Sim PTX: cudaLaunch for 0x0x40242b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z16mb_sad_calc_nvmlPtS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z16mb_sad_calc_nvmlPtS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16mb_sad_calc_nvmlPtS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16mb_sad_calc_nvmlPtS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16mb_sad_calc_nvmlPtS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16mb_sad_calc_nvmlPtS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z16mb_sad_calc_nvmlPtS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2e38 (sad.1.sm_70.ptx:1786) @%p3 bra BB7_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3398 (sad.1.sm_70.ptx:1974) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2e78 (sad.1.sm_70.ptx:1795) @%p4 bra BB7_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3370 (sad.1.sm_70.ptx:1962) membar.gl;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3368 (sad.1.sm_70.ptx:1958) @%p5 bra BB7_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3370 (sad.1.sm_70.ptx:1962) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16mb_sad_calc_nvmlPtS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16mb_sad_calc_nvmlPtS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z16mb_sad_calc_nvmlPtS_ii' to stream 0, gridDim= (44,36,1) blockDim = (61,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: CTA/core = 21, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z16mb_sad_calc_nvmlPtS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16mb_sad_calc_nvmlPtS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 154982
gpu_sim_insn = 236171232
gpu_ipc =    1523.8623
gpu_tot_sim_cycle = 154982
gpu_tot_sim_insn = 236171232
gpu_tot_ipc =    1523.8623
gpu_tot_issued_cta = 1584
gpu_occupancy = 50.1189% 
gpu_tot_occupancy = 50.1189% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1120
partiton_level_parallism =      12.9231
partiton_level_parallism_total  =      12.9231
partiton_level_parallism_util =      13.7625
partiton_level_parallism_util_total  =      13.7625
L2_BW  =     479.0131 GB/Sec
L2_BW_total  =     479.0131 GB/Sec
gpu_total_sim_rate=160879
############## bottleneck_stats #############
cycles: core 154982, icnt 154982, l2 154982, dram 116373
gpu_ipc	1523.862
gpu_tot_issued_cta = 1584, average cycles = 98
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.158	80
L1D data util	0.641	80	0.650	37
L1D tag util	0.213	80	0.215	0
L2 data util	0.012	64	0.014	1
L2 tag util	0.186	64	0.188	1
n_l2_access	 1846674
icnt s2m util	0.000	0	0.000	1	flits per packet: -nan
icnt m2s util	0.000	0	0.000	1	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	1

latency_l1_hit:	16283040, num_l1_reqs:	814152
L1 hit latency:	20
latency_l2_hit:	60592936, num_l2_reqs:	121698
L2 hit latency:	497
latency_dram:	360043362, num_dram_reqs:	1724976
DRAM latency:	208

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.984
smem size	0.000
thread slot	0.656
TB slot    	0.656
L1I tag util	0.319	80	0.323	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.154	80	0.155	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.016	80	0.017	0

smem port	0.000	0

n_reg_bank	16
reg port	0.251	16	0.271	11
L1D tag util	0.213	80	0.215	0
L1D fill util	0.005	80	0.005	37
n_l1d_mshr	4096
L1D mshr util	0.000	80
n_l1d_missq	16
L1D missq util	0.009	80
L1D hit rate	0.309
L1D miss rate	0.691
L1D rsfail rate	0.000
L2 tag util	0.186	64	0.188	1
L2 fill util	0.000	0	0.000	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	1
L2 missq util	0.000	0	0.000	1
L2 hit rate	0.066
L2 miss rate	0.934
L2 rsfail rate	0.000

dram activity	0.000	0	0.000	1

load trans eff	0.062
load trans sz	32.000
load_useful_bytes 1824768, load_transaction_bytes 29196288, icnt_m2s_bytes 0
n_gmem_load_insns 912384, n_gmem_load_accesses 912384
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.207

run 0.037, fetch 0.000, sync 0.017, control 0.000, data 0.943, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33300, Miss = 23103, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 33300, Miss = 23069, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 33300, Miss = 23054, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 33300, Miss = 23012, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 33300, Miss = 23051, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 33300, Miss = 23071, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 33300, Miss = 23023, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 33300, Miss = 22945, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 33300, Miss = 22971, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 33300, Miss = 23038, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 33300, Miss = 22975, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 33300, Miss = 22997, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 33300, Miss = 23091, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 33300, Miss = 23069, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 33300, Miss = 22999, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 33300, Miss = 23034, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 33300, Miss = 23088, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 33300, Miss = 23038, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 33300, Miss = 23017, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 33300, Miss = 23025, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 33300, Miss = 23049, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 33300, Miss = 23025, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 33300, Miss = 23014, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 33300, Miss = 23030, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 33300, Miss = 23078, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 33300, Miss = 23021, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 33300, Miss = 22832, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 33300, Miss = 23034, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 33300, Miss = 22922, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 33300, Miss = 23010, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 33300, Miss = 23039, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 33300, Miss = 23051, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 33300, Miss = 23066, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 33300, Miss = 23046, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 33300, Miss = 22976, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 33300, Miss = 23014, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 33300, Miss = 22977, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 33300, Miss = 23089, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 33300, Miss = 23019, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 33300, Miss = 23012, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 33300, Miss = 23035, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 33300, Miss = 23052, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 33300, Miss = 23067, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 33300, Miss = 23017, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 33300, Miss = 23013, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 33300, Miss = 23088, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 33300, Miss = 23118, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 33300, Miss = 23055, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 33300, Miss = 23087, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 33300, Miss = 23052, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 33300, Miss = 23039, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 33300, Miss = 23020, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 33300, Miss = 23081, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 33300, Miss = 22972, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 33300, Miss = 22912, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 33300, Miss = 23017, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 33300, Miss = 23009, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 33300, Miss = 23074, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 33300, Miss = 23126, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 33300, Miss = 22995, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 33300, Miss = 23028, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 33300, Miss = 22983, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 33300, Miss = 22963, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 33300, Miss = 23017, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 31635, Miss = 21784, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 31635, Miss = 21831, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 31635, Miss = 21826, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 31635, Miss = 21785, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 31635, Miss = 21837, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 31635, Miss = 21897, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 31635, Miss = 21778, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 31635, Miss = 21851, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 31635, Miss = 21791, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 31635, Miss = 21905, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 31635, Miss = 21854, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 31635, Miss = 21924, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 31635, Miss = 21836, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 31635, Miss = 21798, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 31635, Miss = 21838, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 31635, Miss = 21879, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2637360
	L1D_total_cache_misses = 1823208
	L1D_total_cache_miss_rate = 0.6913
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.069
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15528
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8159745
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 814152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 38646
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8159745
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15528
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1724976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 912384
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1724976

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 
gpgpu_n_tot_thrd_icount = 250094592
gpgpu_n_tot_w_icount = 7815456
gpgpu_n_stall_shd_mem = 9197820
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 59586
gpgpu_n_mem_write_global = 1927728
gpgpu_n_mem_texture = 15528
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 27599616
gpgpu_n_store_insn = 1821600
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 386496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1667952
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 199584
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26407004	W0_Idle:588942	W0_Scoreboard:12347030	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1910304	W29:1997424	W30:0	W31:0	W32:3907728
single_issue_nums: WS0:1973600	WS1:1973600	WS2:1934128	WS3:1934128	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 476688 {8:59586,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 70621056 {8:202752,40:1724976,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 124224 {8:15528,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2383440 {40:59586,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15421824 {8:1927728,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2484480 {40:62112,}
maxmflatency = 1605 
max_icnt2mem_latency = 740 
maxmrqlatency = 0 
max_icnt2sh_latency = 1059 
averagemflatency = 284 
avg_icnt2mem_latency = 33 
avg_icnt2sh_latency = 24 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1651754 	129148 	254865 	13659 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	113090 	59210 	18331 	1351912 	366379 	41725 	22579 	25938 	3678 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1460522 	111956 	105816 	108774 	97599 	81687 	36188 	19753 	27052 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	205 	83 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1274      1009       651       718       828       762       700       692       708       738       561       730       754       814       811       724
dram[1]:       1348      1379       650       705       820       695       684       728       589       720       554       726       736       805       758       723
dram[2]:       1071      1291       650       776       796       689       674       727       589       693       570       724       728       741       723       723
dram[3]:       1083      1440       650       773       771       682       719       727       672       669       552       724       729       720       694       744
dram[4]:       1086      1253       630       768       762       730       726       727       671       668       551       828       727       707       687       743
dram[5]:       1089      1356       580       766       761       714       719       740       669       663       547       825       675       734       701       743
dram[6]:       1582      1177       552       766       739       694       714       734       667       658       624       815       664       724       700       741
dram[7]:       1005      1146       549       666       672       686       724       727       665       589       619       803       678       711       700       740
dram[8]:       1097      1212       690       652       666       624       775       717       538       547       619       793       677       700       700       708
dram[9]:       1229      1239       685       905       653       616       773       816       516       508       617       755       668       694       700       702
dram[10]:       1274      1456       679       903       757       613       769       813       777       506       630       754       659       785       666       752
dram[11]:       1175      1314       676       900       756       610       866       804       775       577       627       754       798       769       672       751
dram[12]:       1251      1330       689       894       749       607       852       804       773       780       627       754       792       764       671       823
dram[13]:       1222      1467       687       881       728       628       834       804       773       771       669       706       773       743       701       820
dram[14]:       1264       973       675       863       712       627       818       694       851       765       688       706       759       722       700       817
dram[15]:       1093      1522       653       726       646       626       820       688       849       764       677       578       749       717       700       816
dram[16]:       1149      1362       624       726       647       620       815       678       843       759       647       686       745       717       715       816
dram[17]:       1131      1470       614       717       645       673       814       666       825       733       628       678       719       714       766       772
dram[18]:       1189      1512       606       713       643       657       814       639       815       725       751       742       709       709       762       769
dram[19]:       1108      1154       583       709       695       646       814       634       758       724       763       742       780       704       749       765
dram[20]:       1056      1558       557       687       692       641       675       635       783       724       756       736       777       667       738       761
dram[21]:       1045      1321       721       666       678       633       656       593       775       604       740       726       774       660       731       632
dram[22]:       1071      1454       720       650       666       616       633       626       754       604       727       727       771       585       789       620
dram[23]:       1102      1430       720       850       819       583       629       670       748       707       721       726       767       899       775       561
dram[24]:       1074      1418       737       849       819       556       619       665       744       704       713       717       847       891       765       798
dram[25]:       1028      1605       735       848       817       550       647       665       698       695       710       736       838       877       759       795
dram[26]:       1180      1433       731       829       812       543       647       665       685       694       753       719       823       859       749       788
dram[27]:       1108      1498       725       794       807       516       639       677       650       671       753       699       819       902       725       779
dram[28]:       1096      1507       706       789       826       505       720       675       645       708       748       681       819       900       710       837
dram[29]:       1098      1103       713       783       825       855       720       671       643       708       744       646       817       894       710       837
dram[30]:       1272      1540       760       773       822       851       715       671       759       708       744       646       817       893       765       832
dram[31]:       1142      1278       737       763       797       841       706       698       752       708       744       598       815       893       750       824
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116373 n_nop=116373 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 116373i bk1: 0a 116373i bk2: 0a 116373i bk3: 0a 116373i bk4: 0a 116373i bk5: 0a 116373i bk6: 0a 116373i bk7: 0a 116373i bk8: 0a 116373i bk9: 0a 116373i bk10: 0a 116373i bk11: 0a 116373i bk12: 0a 116373i bk13: 0a 116373i bk14: 0a 116373i bk15: 0a 116373i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 116373 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 116373 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116373 
n_nop = 116373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28761, Miss = 26961, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 29161, Miss = 26975, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 28750, Miss = 26961, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 29044, Miss = 26961, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 28790, Miss = 26968, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 29134, Miss = 26961, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 28852, Miss = 26961, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 29101, Miss = 26961, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 28868, Miss = 26961, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 29148, Miss = 26968, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 28805, Miss = 26961, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 29059, Miss = 26961, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 28635, Miss = 26961, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 28974, Miss = 26961, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 28760, Miss = 26968, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 29084, Miss = 26954, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 28806, Miss = 26961, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 29123, Miss = 26968, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 28795, Miss = 26961, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 28760, Miss = 26968, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 28845, Miss = 26961, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 28575, Miss = 26961, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 28799, Miss = 26975, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 28542, Miss = 26961, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 28893, Miss = 26954, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 28549, Miss = 26961, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 28925, Miss = 26961, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 28601, Miss = 26968, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 28881, Miss = 26961, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 28638, Miss = 26961, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 28957, Miss = 26864, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 28642, Miss = 26961, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 28875, Miss = 26833, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 28592, Miss = 26954, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 28885, Miss = 26833, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 28633, Miss = 26975, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 28857, Miss = 26833, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 28590, Miss = 26961, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 28828, Miss = 26840, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 28650, Miss = 26961, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 29023, Miss = 26944, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 28657, Miss = 26961, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 29082, Miss = 26954, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 28660, Miss = 26968, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 29085, Miss = 26961, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 28653, Miss = 26961, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 29099, Miss = 26968, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 28652, Miss = 26961, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 29063, Miss = 26968, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 28708, Miss = 26961, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 29033, Miss = 26961, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 28807, Miss = 26961, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 29083, Miss = 26961, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 28784, Miss = 26968, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 29103, Miss = 26961, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 28705, Miss = 26961, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 29081, Miss = 26968, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 28738, Miss = 26961, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 29053, Miss = 26961, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 28804, Miss = 26961, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 29001, Miss = 26954, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 28775, Miss = 26968, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 29076, Miss = 26961, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 28782, Miss = 26961, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1846674
L2_total_cache_misses = 1724976
L2_total_cache_miss_rate = 0.9341
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 62112
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1697849
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 59586
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 62112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1724976
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2049426
icnt_total_pkts_simt_to_mem=2002842
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2002842
Req_Network_cycles = 154982
Req_Network_injected_packets_per_cycle =      12.9231 
Req_Network_conflicts_per_cycle =       3.4768
Req_Network_conflicts_per_cycle_util =       3.7026
Req_Bank_Level_Parallism =      13.7625
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.1316
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2019

Reply_Network_injected_packets_num = 2049426
Reply_Network_cycles = 154982
Reply_Network_injected_packets_per_cycle =       13.2236
Reply_Network_conflicts_per_cycle =        7.8913
Reply_Network_conflicts_per_cycle_util =       8.3362
Reply_Bank_Level_Parallism =      13.9691
Reply_Network_in_buffer_full_per_cycle =       0.0072
Reply_Network_in_buffer_avg_util =       4.7223
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1653
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 28 sec (1468 sec)
gpgpu_simulation_rate = 160879 (inst/sec)
gpgpu_simulation_rate = 105 (cycle/sec)
gpgpu_silicon_slowdown = 10780952x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc79eb64d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc79eb64d4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc79eb64d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403a95 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding dominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: reconvergence points for _Z17larger_sad_calc_8Ptii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x84c0 (sad.2.sm_70.ptx:52) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8528 (sad.2.sm_70.ptx:68) add.s32 %r14, %r12, %r13;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8540 (sad.2.sm_70.ptx:71) @%p2 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (sad.2.sm_70.ptx:240) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8578 (sad.2.sm_70.ptx:79) @%p3 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (sad.2.sm_70.ptx:157) setp.lt.u32%p6, %r16, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x85a8 (sad.2.sm_70.ptx:86) @%p4 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8700 (sad.2.sm_70.ptx:135) mul.wide.s32 %rd32, %r15, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x85b8 (sad.2.sm_70.ptx:89) @%p5 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8660 (sad.2.sm_70.ptx:113) mul.wide.s32 %rd27, %r15, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x87a8 (sad.2.sm_70.ptx:158) @%p6 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (sad.2.sm_70.ptx:240) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8a08 (sad.2.sm_70.ptx:237) @%p7 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (sad.2.sm_70.ptx:240) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17larger_sad_calc_8Ptii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17larger_sad_calc_8Ptii'.
GPGPU-Sim PTX: pushing kernel '_Z17larger_sad_calc_8Ptii' to stream 0, gridDim= (11,9,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
Destroy streams for kernel 2: size 0
kernel_name = _Z17larger_sad_calc_8Ptii 
kernel_launch_uid = 2 
gpu_sim_cycle = 22444
gpu_sim_insn = 4380156
gpu_ipc =     195.1593
gpu_tot_sim_cycle = 177426
gpu_tot_sim_insn = 240551388
gpu_tot_ipc =    1355.7843
gpu_tot_issued_cta = 1683
gpu_occupancy = 7.5316% 
gpu_tot_occupancy = 45.9977% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1120
partiton_level_parallism =      12.4257
partiton_level_parallism_total  =      12.8602
partiton_level_parallism_util =      17.6665
partiton_level_parallism_util_total  =      14.1445
L2_BW  =     450.1095 GB/Sec
L2_BW_total  =     475.3569 GB/Sec
gpu_total_sim_rate=155999
############## bottleneck_stats #############
cycles: core 22444, icnt 22444, l2 22444, dram 16853
gpu_ipc	195.159
gpu_tot_issued_cta = 1683, average cycles = 13
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 108603 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 20536 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.021	80
L1D data util	0.637	80	1.029	0
L1D tag util	0.171	80	0.276	0
L2 data util	0.341	64	0.341	2
L2 tag util	0.194	64	0.194	61
n_l2_access	 278883
icnt s2m util	0.000	0	0.000	61	flits per packet: -nan
icnt m2s util	0.000	0	0.000	61	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.348	32	0.352	12

latency_l1_hit:	552420, num_l1_reqs:	27621
L1 hit latency:	20
latency_dram:	107670630, num_dram_reqs:	278883
DRAM latency:	386

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.000
thread slot	1.000
TB slot    	0.500
L1I tag util	0.042	80	0.067	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.036	80	0.059	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.023	16	0.025	13
L1D tag util	0.171	80	0.276	0
L1D fill util	0.060	80	0.098	0
n_l1d_mshr	4096
L1D mshr util	0.010	80
n_l1d_missq	16
L1D missq util	0.010	80
L1D hit rate	0.090
L1D miss rate	0.910
L1D rsfail rate	0.000
L2 tag util	0.194	64	0.194	61
L2 fill util	0.076	64	0.076	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.186	64	0.195	57
L2 missq util	0.003	64	0.003	20
L2 hit rate	0.000
L2 miss rate	1.000
L2 rsfail rate	0.000

dram activity	0.650	32	0.661	5

load trans eff	0.792
load trans sz	32.000
load_useful_bytes 3453120, load_transaction_bytes 4359168, icnt_m2s_bytes 0
n_gmem_load_insns 28512, n_gmem_load_accesses 136224
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.219

run 0.024, fetch 0.012, sync 0.012, control 0.000, data 0.952, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 39492, Miss = 28737, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 39492, Miss = 28703, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 39492, Miss = 28688, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 36396, Miss = 25829, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 36396, Miss = 25868, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 36396, Miss = 25888, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 36396, Miss = 25840, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 36396, Miss = 25762, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 36396, Miss = 25788, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 36396, Miss = 25855, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 36396, Miss = 25792, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 36396, Miss = 25814, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 36396, Miss = 25908, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 36396, Miss = 25886, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 36396, Miss = 25816, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 36396, Miss = 25851, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 36396, Miss = 25905, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 36396, Miss = 25855, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 36396, Miss = 25834, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 36396, Miss = 25842, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 36396, Miss = 25866, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 36396, Miss = 25842, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 36396, Miss = 25831, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 36396, Miss = 25847, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 36396, Miss = 25895, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 36396, Miss = 25838, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36396, Miss = 25649, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36396, Miss = 25851, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 36396, Miss = 25739, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 36396, Miss = 25827, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 36396, Miss = 25856, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 36396, Miss = 25868, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 36396, Miss = 25883, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 36396, Miss = 25863, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 36396, Miss = 25793, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 36396, Miss = 25831, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 36396, Miss = 25794, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 36396, Miss = 25906, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 36396, Miss = 25836, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 36396, Miss = 25829, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 36396, Miss = 25852, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 36396, Miss = 25869, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 36396, Miss = 25884, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 36396, Miss = 25834, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 36396, Miss = 25830, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 36396, Miss = 25905, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 36396, Miss = 25935, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 36396, Miss = 25872, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 36396, Miss = 25904, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 36396, Miss = 25869, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 36396, Miss = 25856, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 36396, Miss = 25837, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 36396, Miss = 25898, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 36396, Miss = 25789, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 36396, Miss = 25729, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 36396, Miss = 25834, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 36396, Miss = 25826, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 36396, Miss = 25891, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 36396, Miss = 25943, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 36396, Miss = 25812, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 36396, Miss = 25845, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 36396, Miss = 25800, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 36396, Miss = 25780, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 36396, Miss = 25834, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 37827, Miss = 27418, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 37827, Miss = 27465, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 37827, Miss = 27460, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 37827, Miss = 27419, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 37827, Miss = 27471, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 37827, Miss = 27531, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 37827, Miss = 27412, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 37827, Miss = 27485, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 37827, Miss = 27425, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 37827, Miss = 27539, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 37827, Miss = 27488, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 37827, Miss = 27558, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 37827, Miss = 27470, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 37827, Miss = 27432, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 37827, Miss = 27472, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 37827, Miss = 27513, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2943864
	L1D_total_cache_misses = 2102091
	L1D_total_cache_miss_rate = 0.7141
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.064
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15528
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8159745
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 841773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 125520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81315
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8159745
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15528
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1895256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048608
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1895256

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
2839, 2839, 2839, 2839, 2839, 2839, 2839, 2839, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 
gpgpu_n_tot_thrd_icount = 254808576
gpgpu_n_tot_w_icount = 7962768
gpgpu_n_stall_shd_mem = 9440172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 168189
gpgpu_n_mem_write_global = 2098008
gpgpu_n_mem_texture = 15528
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28462896
gpgpu_n_store_insn = 2900700
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 424512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1910304
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 199584
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26413470	W0_Idle:795927	W0_Scoreboard:17039079	W1:8712	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1910304	W29:1997424	W30:0	W31:0	W32:4046328
single_issue_nums: WS0:2010428	WS1:2010428	WS2:1970956	WS3:1970956	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1345512 {8:168189,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 77432256 {8:202752,40:1895256,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 124224 {8:15528,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6727560 {40:168189,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16784064 {8:2098008,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2484480 {40:62112,}
maxmflatency = 1605 
max_icnt2mem_latency = 740 
maxmrqlatency = 689 
max_icnt2sh_latency = 1059 
averagemflatency = 296 
avg_icnt2mem_latency = 33 
avg_mrq_latency = 43 
avg_icnt2sh_latency = 22 
mrq_lat_table:28339 	16709 	6622 	5572 	10313 	33442 	16718 	9384 	1983 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1816979 	179878 	314105 	17347 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	113090 	59210 	18331 	1542491 	431495 	62333 	25159 	25938 	3678 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1659891 	158433 	127721 	118420 	99082 	81690 	36188 	19753 	27052 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	205 	116 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        14        17        14        12        11        11        11        12        12        15        18        18        20        22        17 
dram[1]:        20        11        17        13        18        10        11        11        14        15        15        17        17        20        26        18 
dram[2]:        18        18        17        15        16        13        10        12        14        18        19        17        13        18        18        16 
dram[3]:        18        17        18        13        14        11        13        11        17        18        19        18        13        18        17        18 
dram[4]:        18        19        18        15        10        12        12        11        17        22        19        22        14        18        17        18 
dram[5]:        16        16        16        20        14        11        15        22        21        22        18        22        12        15        17        14 
dram[6]:        11        16        16        18        18        12        12        22        21        12        18        26        12        15        17        14 
dram[7]:        11        18        17        18        18        11        12        22        22        17        18        18        18        15        13        15 
dram[8]:        11        15        16        21        18        14        14        22        13        13        15        18        18        15        15        16 
dram[9]:        15        13        11        20        18        12        13        18        18        14        14        18        18        16        14        15 
dram[10]:        24        13        11        19        18        12        15        14        18        14        14        18        18        16        16        16 
dram[11]:        16         9        16        15        18        12        12        14        18        16        14        16        17        16        13        16 
dram[12]:        20        14        23        15        18        12        11        18        16        18        18        16        16        16        14        16 
dram[13]:        20        15        23        15        12        10        16        14        16        18        18        17        12        17        13        16 
dram[14]:        21        15        23        25        13        14        10        16        16        16        14        20        12        14        11        16 
dram[15]:        13        15        21        25        13        14        11        16        13        14        14        24        18        13        15        16 
dram[16]:        14        19        22        25        13        10        11        16        14        14        14        21        18        15        20        14 
dram[17]:        16        12        13        28        13         9        11        16        13        13         9        18        18        18        20        14 
dram[18]:        19        13        10        28        10        16        11        13        17        13        14        18        16        18        20        16 
dram[19]:        20        11        14        28        12        12        12        13        18        13        14        16        19        18        18        20 
dram[20]:        20        16        23        23        12        13        11        20        18        13        14        10        19        18        16        16 
dram[21]:        20        14        23        16        16        12        11        20        13        11        17        14        12        18        17        20 
dram[22]:        22        14        23        19        11        11        11        13        13        11        13        16        12        15        11        20 
dram[23]:        21        14        23        27        10        12        10        11        14        11        11        14        16        10        15        20 
dram[24]:        13        16        24        27        11        11        13        11        14        10        11        15        18         9        20        17 
dram[25]:        13        13        23        27         9        11        12        12        11        10        15        14        18        12        20        16 
dram[26]:        16        14        14        27        10        14        12        12        13        10        15        14        19        10        20        20 
dram[27]:        19         9        11        28        18        11        10        10        13        13        15        12        18        11        20        20 
dram[28]:        16        14        14        20        10        12        12        10        13        13        15        12        18        12        14        20 
dram[29]:        16        14        14        19        13        12        12        12        13        13        15        12        18        16        15        20 
dram[30]:        17        14        14        16         9        12        11        10        17        13        13        13        15        18        13        20 
dram[31]:        17        14        14        16        11        13        10        15        17        10        18        14        15        18        20        20 
maximum service time to same row:
dram[0]:      5700      5680      5690      5686      5679      5706      5707      5683      5682      5710      5714      5676      5695      5702      5687      5726 
dram[1]:      5699      5732      5735      5679      5683      5716      5691      5682      5702      5692      5710      5698      5720      5687      5680      5684 
dram[2]:      5686      5679      5676      5682      5703      5692      5694      5695      5707      5704      5680      5706      5691      5684      5728      5710 
dram[3]:      5710      5687      5694      5734      5715      5679      5683      5690      5688      5682      5706      5714      5680      5702      5691      5684 
dram[4]:      5735      5698      5691      5679      5680      5687      5730      5684      5683      5710      5711      5682      5688      5703      5694      5732 
dram[5]:      5679      5686      5730      5688      5706      5720      5684      5676      5687      5704      5698      5695      5692      5699      5700      5683 
dram[6]:      5696      5734      5682      5680      5679      5688      5690      5712      5711      5694      5684      5719      5692      5683      5687      5676 
dram[7]:      5676      5706      5691      5698      5723      5687      5680      5716      5679      5684      5686      5692      5699      5703      5683      5682 
dram[8]:      5736      5695      5696      5731      5699      5679      5686      5687      5683      5727      5714      5682      5680      5706      5691      5684 
dram[9]:      5703      5683      5684      5686      5679      5727      5714      5696      5690      5680      5692      5676      5695      5699      5682      5723 
dram[10]:      5692      5731      5720      5710      5682      5680      5679      5676      5684      5707      5700      5718      5719      5683      5690      5686 
dram[11]:      5683      5679      5696      5700      5736      5690      5686      5714      5715      5682      5680      5695      5691      5684      5728      5692 
dram[12]:      5728      5700      5696      5732      5699      5679      5680      5682      5683      5684      5723      5695      5704      5719      5676      5690 
dram[13]:      5719      5694      5698      5699      5682      5683      5724      5676      5700      5696      5679      5680      5687      5688      5692      5734 
dram[14]:      5680      5687      5736      5684      5694      5708      5683      5682      5676      5690      5699      5698      5718      5703      5686      5679 
dram[15]:      5694      5732      5679      5676      5688      5680      5686      5727      5702      5684      5696      5720      5683      5692      5723      5687 
dram[16]:      5743      5687      5676      5730      5719      5692      5680      5711      5691      5679      5683      5682      5686      5728      5688      5695 
dram[17]:      5703      5691      5696      5698      5692      5707      5687      5683      5676      5720      5719      5695      5679      5680      5682      5731 
dram[18]:      5691      5714      5732      5679      5680      5716      5707      5695      5683      5684      5694      5690      5726      5700      5686      5710 
dram[19]:      5687      5694      5692      5704      5711      5680      5679      5676      5707      5699      5695      5712      5684      5686      5703      5683 
dram[20]:      5708      5686      5679      5742      5727      5688      5692      5716      5695      5680      5700      5702      5682      5683      5718      5676 
dram[21]:      5740      5676      5700      5702      5682      5688      5708      5680      5679      5683      5723      5686      5698      5712      5687      5728 
dram[22]:      5698      5688      5703      5696      5682      5707      5692      5683      5695      5710      5679      5680      5687      5676      5690      5723 
dram[23]:      5679      5734      5692      5683      5702      5696      5684      5716      5724      5676      5695      5723      5715      5691      5682      5699 
dram[24]:      5692      5712      5679      5702      5722      5680      5684      5723      5704      5694      5690      5710      5682      5696      5687      5676 
dram[25]:      5740      5676      5690      5743      5704      5706      5692      5698      5682      5715      5724      5680      5684      5723      5679      5702 
dram[26]:      5715      5698      5691      5690      5699      5722      5696      5682      5680      5684      5702      5687      5707      5679      5683      5716 
dram[27]:      5684      5736      5687      5683      5690      5676      5695      5696      5703      5680      5682      5726      5711      5691      5679      5688 
dram[28]:      5686      5684      5702      5698      5712      5679      5683      5719      5720      5687      5699      5715      5680      5692      5727      5682 
dram[29]:      5743      5679      5680      5735      5723      5682      5699      5698      5691      5690      5715      5712      5683      5706      5694      5684 
dram[30]:      5727      5676      5692      5691      5679      5707      5722      5683      5682      5702      5684      5680      5695      5696      5687      5740 
dram[31]:      5690      5691      5738      5703      5682      5704      5687      5686      5692      5694      5679      5722      5714      5680      5676      5699 
average row accesses per activate:
dram[0]:  3.333333  3.469697  3.645161  3.546875  3.229885  3.325843  3.333333  3.443182  2.969072  3.455696  3.391304  4.035714  3.625000  3.411765  3.523077  3.304348 
dram[1]:  3.688524  3.629032  3.741935  3.539683  3.133333  3.117021  3.102041  3.370786  3.108696  3.345238  3.314286  3.441176  3.164384  3.523077  3.328571  3.093333 
dram[2]:  3.388060  3.388060  3.948276  3.275362  3.042105  3.223404  2.970297  3.329670  2.858586  3.279070  3.175676  3.026667  3.468750  3.847458  3.725806  3.239437 
dram[3]:  3.242857  3.915254  3.965517  3.205479  3.086957  3.000000  3.258065  3.200000  3.155555  3.089888  3.318841  3.688524  3.454545  3.454545  3.225352  3.800000 
dram[4]:  3.382353  3.484848  3.578125  3.267606  3.053191  3.390805  3.388889  3.482759  2.909091  3.618421  3.289855  3.538461  3.121622  3.393939  3.409091  3.222222 
dram[5]:  3.304348  3.645161  3.352941  3.367647  3.235955  3.117021  3.081633  3.359550  3.144444  3.088889  2.911392  3.741935  3.000000  3.454545  3.347826  3.175676 
dram[6]:  3.154930  3.555556  3.275362  3.562500  3.325581  3.186813  3.564706  3.210526  2.871287  3.087912  3.108108  3.342857  3.000000  3.164384  3.066667  3.260870 
dram[7]:  3.242857  3.750000  3.067568  3.603175  3.452381  3.030928  3.477273  3.355556  3.364706  3.066667  3.208333  3.285714  3.619048  3.067568  3.619048  3.484848 
dram[8]:  3.250000  3.531250  3.619048  3.314286  3.317647  3.000000  3.250000  3.177083  3.122222  2.777778  2.912500  3.515625  3.553846  3.260870  3.432836  3.447761 
dram[9]:  3.411765  3.257143  3.225352  3.362319  3.341177  3.452381  3.614458  3.426966  3.053191  3.253012  2.864197  3.770492  3.915254  3.402985  3.314286  3.523077 
dram[10]:  3.382353  3.026316  3.123288  3.946429  3.376471  3.063158  2.859813  3.871795  3.213483  2.936842  2.783133  3.250000  3.411765  3.376812  3.397059  3.538461 
dram[11]:  3.109589  3.066667  3.338235  3.222222  3.524390  3.241758  3.010000  3.494253  3.010526  3.032609  3.052632  3.194444  3.816667  3.225352  3.546875  3.816667 
dram[12]:  3.432836  3.382353  3.864407  3.120000  3.364706  3.170213  3.090909  3.112245  2.989474  3.329268  3.253521  3.271429  3.569231  3.562500  3.629032  3.640625 
dram[13]:  2.925000  3.183099  3.012987  3.462687  3.166667  3.040816  3.113402  3.448276  3.097826  3.273809  3.289855  3.447761  3.947368  3.476923  3.338235  3.819672 
dram[14]:  3.515625  3.323529  3.382353  3.476923  3.287356  3.182796  3.263736  3.081633  3.290698  3.134831  2.912500  3.411765  3.376812  3.469697  3.500000  3.417910 
dram[15]:  3.750000  3.461539  3.677419  3.562500  3.108696  3.072917  3.326087  3.244681  3.054945  2.978495  2.936709  3.500000  3.538461  3.367647  3.645161  3.896552 
dram[16]:  3.913793  3.580645  3.515625  3.477612  3.211111  3.215054  2.912621  3.070000  3.151163  3.102273  3.038961  3.562500  3.693548  3.318841  3.737705  3.352941 
dram[17]:  3.650794  3.323529  3.323529  3.219178  3.329412  2.790476  3.092783  3.534884  3.032609  3.044445  3.271429  3.847458  3.931035  3.546875  3.492308  3.693548 
dram[18]:  3.847458  3.417910  3.162162  3.578125  2.887755  3.020833  3.258065  3.315217  3.419753  3.102273  3.140845  3.803279  3.709677  3.271429  3.515152  3.328571 
dram[19]:  3.439394  3.054054  3.083333  3.779661  3.097826  3.314607  3.081633  3.453488  3.512500  2.908163  3.208333  3.515152  3.847458  3.150685  3.553846  3.965517 
dram[20]:  3.612903  3.733333  3.338235  3.982759  2.940000  3.051546  3.082474  3.282609  3.720000  2.875000  3.476923  3.650794  4.185185  3.578125  3.426471  3.609375 
dram[21]:  3.569231  3.783333  3.461539  3.376812  3.266667  2.813084  2.980582  3.523256  3.235294  3.089888  3.300000  3.484848  3.948276  3.358209  3.733333  3.515625 
dram[22]:  4.017544  3.180556  3.530303  3.698413  3.386364  2.950000  2.912621  3.511628  3.626667  3.000000  2.961039  3.816667  3.571429  3.844828  3.484848  3.900000 
dram[23]:  3.847458  3.593750  3.553846  4.127273  3.161290  3.095745  3.236559  3.482759  3.329268  3.136364  3.136986  3.397059  3.523077  3.051948  2.851852  3.619048 
dram[24]:  3.603175  3.515625  4.109091  3.833333  3.303371  2.950495  3.431818  3.382022  3.055556  3.044944  3.000000  3.441176  3.964912  3.318841  3.026667  3.578125 
dram[25]:  3.948276  3.555556  3.813559  4.333333  3.204301  3.129032  3.191489  3.231579  3.270588  3.089888  3.066667  3.693548  3.432836  2.961539  3.197183  3.650794 
dram[26]:  3.866667  3.242857  3.135135  4.086207  2.980000  3.095745  3.157895  3.415730  3.395062  3.151163  3.067568  3.432836  3.847458  3.053333  3.402985  3.661290 
dram[27]:  3.300000  3.242857  3.121622  3.877193  2.911765  2.920000  3.247312  3.060606  3.387500  3.250000  3.169014  3.391304  3.640625  3.222222  3.328571  3.314286 
dram[28]:  3.515625  3.166667  3.913793  3.786885  3.150538  3.020618  3.583333  3.125000  3.451220  3.136364  3.562500  3.148649  4.017544  3.318841  3.025974  3.677419 
dram[29]:  3.484375  3.275362  3.879310  3.682540  2.989691  3.072165  3.123711  3.393258  3.329412  2.989130  3.411765  3.417910  3.454545  3.000000  3.704918  3.816667 
dram[30]:  3.786885  3.126760  3.318841  3.714286  3.206522  3.125000  2.895238  3.662651  3.345679  2.936170  3.515152  3.347826  3.693548  3.750000  3.612903  3.538461 
dram[31]:  3.397059  3.318841  3.164384  3.833333  3.230769  2.900990  2.960784  3.355556  3.304878  3.089888  3.352941  3.500000  3.454545  3.688524  3.078947  3.656250 
average row locality = 129139/38870 = 3.322331
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       192       192       192       192       240       248       256       256       240       232       193       193       193       192       192       192 
dram[1]:       192       192       192       192       240       248       257       256       241       233       192       192       192       192       192       192 
dram[2]:       192       192       192       192       241       249       256       257       240       232       192       192       192       192       192       192 
dram[3]:       193       193       192       193       240       248       256       256       240       232       192       192       192       192       192       192 
dram[4]:       192       192       192       192       240       248       256       256       240       232       192       192       192       193       193       193 
dram[5]:       192       192       192       192       240       248       256       256       240       233       193       193       192       192       192       192 
dram[6]:       192       192       192       192       240       249       257       257       241       232       192       192       192       192       192       192 
dram[7]:       192       192       193       193       241       248       256       256       240       232       192       192       192       192       192       192 
dram[8]:       193       193       192       192       240       248       256       256       240       232       192       192       192       192       193       192 
dram[9]:       192       192       192       192       240       248       256       256       240       232       193       192       193       193       192       192 
dram[10]:       192       192       192       192       240       248       257       256       241       233       192       192       192       192       192       192 
dram[11]:       192       192       192       192       240       249       257       257       240       232       192       192       192       192       192       192 
dram[12]:       192       193       193       193       240       248       256       256       240       232       192       192       192       192       192       192 
dram[13]:       192       192       192       192       240       248       256       256       240       232       192       192       192       193       193       193 
dram[14]:       192       192       192       192       240       248       256       256       240       233       193       193       192       192       192       192 
dram[15]:       192       192       192       192       240       249       257       256       234       233       192       192       192       192       192       192 
dram[16]:       192       192       193       192       241       249       256       256       232       232       192       192       192       192       192       192 
dram[17]:       193       193       192       192       240       248       256       256       232       232       192       192       192       192       193       192 
dram[18]:       192       192       192       192       240       248       256       256       232       232       193       192       192       193       193       192 
dram[19]:       192       192       192       192       240       248       256       256       233       233       193       192       192       192       192       192 
dram[20]:       192       192       192       192       247       249       257       257       232       232       192       192       192       192       192       192 
dram[21]:       192       193       193       193       248       248       256       256       232       232       192       192       192       192       192       192 
dram[22]:       192       193       192       192       248       248       256       256       232       232       192       192       192       193       193       192 
dram[23]:       192       192       192       192       248       248       256       256       232       232       193       193       192       193       192       192 
dram[24]:       192       192       192       192       248       248       257       257       232       233       192       192       192       192       192       192 
dram[25]:       192       192       193       192       248       249       257       256       232       232       192       192       192       192       192       192 
dram[26]:       193       193       193       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[27]:       192       192       192       192       248       248       256       256       232       232       192       192       193       193       193       192 
dram[28]:       192       192       192       192       248       248       256       256       233       233       193       192       192       192       192       192 
dram[29]:       192       192       192       192       249       249       257       256       232       233       192       192       192       192       192       192 
dram[30]:       192       192       193       193       248       249       256       256       232       232       192       192       192       192       192       192 
dram[31]:       192       193       192       192       248       248       256       256       232       232       192       192       192       192       193       193 
total dram reads = 108603
bank skew: 257/192 = 1.34
chip skew: 3396/3387 = 1.00
number of total write accesses:
dram[0]:       141       137       129       131       159       185       171       183       189       162       164       130       152       154       139       138 
dram[1]:       125       126       152       120       165       177       187       174       176       189       151       159       148       139       156       151 
dram[2]:       137       136       145       133       188       213       170       175       161       191       164       134       114       131       149       148 
dram[3]:       134       148       146       158       168       199       177       183       170       165       143       127       139       139       146       141 
dram[4]:       143       143       139       147       182       179       189       183       188       167       137       149       154       124       125       152 
dram[5]:       138       128       132       141       188       176       182       169       169       179       145       152       147       135       147       164 
dram[6]:       123       121       130       141       181       163       181       188       190       190       143       157       135       148       145       126 
dram[7]:       137       130       136       131       186       178       191       176       177       165       147       146       139       135       139       147 
dram[8]:       160       129       135       146       161       175       165       190       157       165       160       128       153       129       147       154 
dram[9]:       149       135       138       154       170       158       171       192       185       150       155       149       148       137       154       139 
dram[10]:       146       145       137       111       183       169       195       181       176       181       150       162       152       155       145       143 
dram[11]:       136       147       137       157       191       184       173       179       173       179       151       145       142       139       133       143 
dram[12]:       149       147       137       154       175       191       189       189       170       157       149       141       156       140       130       161 
dram[13]:       162       130       149       149       171       191       179       170       175       167       137       153       129       131       133       156 
dram[14]:       125       125       140       130       179       189       161       179       169       183       160       152       155       142       147       140 
dram[15]:       125       125       139       140       181       182       195       192       165       173       151       145       145       139       129       130 
dram[16]:       137       118       127       158       183       197       170       195       148       153       159       138       142       141       139       140 
dram[17]:       144       129       130       163       164       169       167       183       182       163       145       135       139       137       135       145 
dram[18]:       129       139       155       141       166       161       183       191       176       161       118       157       148       144       153       155 
dram[19]:       134       129       112       117       175       185       182       162       188       207       149       151       131       143       145       145 
dram[20]:       123       123       137       152       183       187       165       171       179       170       128       144       127       139       159       150 
dram[21]:       157       135       128       153       175       203       193       180       165       163       149       146       143       129       125       127 
dram[22]:       139       141       150       153       193       181       171       178       153       171       141       144       130       118       147       164 
dram[23]:       132       141       144       134       178       168       177       183       161       174       143       148       139       165       150       135 
dram[24]:       134       127       133       146       179       197       179       172       166       149       147       159       128       140       131       139 
dram[25]:       144       125       126       162       194       168       166       195       173       161       145       141       146       149       135       147 
dram[26]:       152       135       147       171       191       161       167       185       166       151       136       145       135       145       142       138 
dram[27]:       147       134       144       108       187       169       180       182       152       161       129       165       156       155       157       151 
dram[28]:       125       135       133       149       175       177       177       173       196       171       140       158       139       139       153       136 
dram[29]:       117       131       129       155       164       194       180       178       195       162       149       137       137       161       131       142 
dram[30]:       153       118       140       160       179       195       184       183       148       167       153       150       142       128       125       147 
dram[31]:       150       141       142       143       176       174       178       175       149       168       141       152       141       129       163       160 
total dram writes = 79173
bank skew: 213/108 = 1.97
chip skew: 2535/2426 = 1.04
average mf latency per bank:
dram[0]:      12215     12717      2668      2612      2566      2421      2534      2473      2381      2523      2355      2549      2443      2460      2532      2528
dram[1]:      13058     14425      2498      2679      2521      2449      2463      2493      2442      2337      2425      2340      2496      2541      2405      2419
dram[2]:      12160     13642      2523      2591      2383      2263      2544      2496      2527      2330      2338      2530      2739      2607      2467      2429
dram[3]:      12283     13489      2480      2439      2483      2327      2512      2460      2493      2516      2487      2592      2533      2570      2475      2498
dram[4]:      12081     13249      2555      2510      2422      2485      2442      2479      2387      2465      2551      2435      2452      2653      2613      2410
dram[5]:      12004     14191      2616      2550      2401      2499      2479      2563      2501      2415      2482      2416      2497      2560      2452      2338
dram[6]:      13911     13796      2652      2549      2435      2571      2506      2457      2396      2336      2475      2376      2570      2439      2475      2600
dram[7]:      12841     13510      2566      2608      2386      2465      2441      2519      2462      2463      2456      2441      2543      2564      2522      2461
dram[8]:      12035     13566      2583      2517      2521      2487      2575      2450      2586      2471      2365      2576      2439      2609      2444      2388
dram[9]:      12674     12651      2560      2452      2473      2617      2570      2450      2407      2581      2399      2437      2497      2550      2414      2488
dram[10]:      12971     12289      2570      2763      2406      2506      2430      2472      2453      2350      2418      2355      2437      2405      2475      2470
dram[11]:      13094     11971      2582      2450      2372      2420      2540      2479      2507      2401      2420      2472      2498      2557      2569      2487
dram[12]:      13100     12081      2552      2476      2452      2373      2432      2444      2508      2529      2411      2488      2395      2540      2566      2363
dram[13]:      12621     13088      2489      2501      2477      2392      2502      2564      2477      2468      2507      2422      2616      2610      2558      2403
dram[14]:      14143     12182      2547      2633      2408      2380      2605      2485      2500      2360      2337      2402      2419      2508      2460      2517
dram[15]:      13964     13485      2572      2551      2411      2418      2426      2418      2506      2413      2401      2444      2497      2528      2606      2587
dram[16]:      13466     13418      2660      2424      2390      2341      2547      2408      2600      2552      2356      2507      2500      2501      2514      2524
dram[17]:      13341     13162      2624      2403      2499      2495      2555      2483      2412      2507      2446      2532      2539      2529      2540      2484
dram[18]:      14291     12702      2447      2547      2500      2534      2493      2392      2458      2487      2655      2367      2481      2440      2398      2382
dram[19]:      13718     12570      2793      2805      2465      2446      2476      2594      2374      2262      2425      2445      2611      2443      2479      2475
dram[20]:      14318     13843      2587      2553      2456      2442      2581      2574      2423      2521      2600      2512      2645      2516      2374      2468
dram[21]:      12731     12868      2625      2512      2477      2356      2430      2505      2499      2510      2449      2492      2527      2573      2620      2625
dram[22]:      13443     12433      2484      2439      2381      2428      2582      2483      2598      2442      2510      2494      2627      2649      2450      2345
dram[23]:      13752     12624      2549      2575      2444      2481      2528      2432      2533      2408      2459      2460      2555      2318      2428      2504
dram[24]:      13815     12945      2627      2523      2468      2339      2506      2525      2515      2562      2477      2399      2641      2523      2592      2504
dram[25]:      13370     13588      2652      2409      2385      2475      2565      2414      2464      2500      2491      2510      2503      2435      2553      2453
dram[26]:      13310     12916      2514      2363      2425      2530      2569      2473      2529      2579      2563      2482      2621      2480      2508      2551
dram[27]:      13420     12982      2551      2826      2442      2510      2500      2473      2614      2504      2606      2339      2448      2375      2416      2424
dram[28]:      14128     13020      2631      2512      2522      2480      2524      2527      2349      2468      2538      2357      2541      2527      2445      2535
dram[29]:      14548     12438      2612      2468      2556      2361      2462      2496      2320      2498      2434      2513      2559      2361      2556      2498
dram[30]:      13615     13768      2522      2406      2469      2387      2476      2478      2600      2485      2437      2446      2550      2610      2614      2474
dram[31]:      12027     12413      2522      2543      2468      2491      2501      2499      2576      2462      2483      2430      2543      2586      2340      2364
maximum mf latency per bank:
dram[0]:       1274      1009       979      1063      1111      1089      1094      1175      1193      1077      1146      1097      1028      1093      1044      1073
dram[1]:       1348      1379      1015      1162      1039      1030      1079       976      1074      1176      1064      1076      1032      1233      1193      1193
dram[2]:       1104      1291      1002      1051      1156      1144      1147      1220      1020      1028      1119      1018       968      1034      1072      1079
dram[3]:       1083      1440      1071      1230      1049       994      1315      1053      1169      1281       984      1149      1058       996      1100      1318
dram[4]:       1093      1253      1039      1107      1170      1520      1275      1315      1251      1036      1063      1133      1107      1197      1124      1045
dram[5]:       1415      1356       942      1120      1189      1070      1008      1082      1304      1368      1115      1190      1091      1071      1062      1117
dram[6]:       1582      1177      1147      1099      1206      1191      1127      1131      1144      1045      1074      1091      1070       974      1024      1047
dram[7]:       1078      1156      1088       940      1158      1071      1241      1128      1101      1041      1035       939      1067       975      1122      1188
dram[8]:       1097      1212      1026      1088      1051      1125      1038      1065      1168      1054      1130       998      1053       986      1131      1019
dram[9]:       1229      1239      1060      1021      1184      1077      1107      1139      1000      1112      1360      1120      1102      1020      1087       932
dram[10]:       1274      1456      1015      1071      1099      1164      1074      1257      1010      1067      1090      1064      1108      1072      1166      1026
dram[11]:       1175      1314      1178      1013      1270      1219      1117      1151      1073      1176      1107      1309      1349      1158      1175      1079
dram[12]:       1251      1330      1058      1113      1181      1080      1247      1293      1354      1286      1090      1133      1352      1140      1106      1029
dram[13]:       1222      1467      1017      1107      1173      1150      1006      1153      1065      1257      1086      1208      1076      1050      1127      1150
dram[14]:       1264      1238      1075      1101      1173      1126      1359      1128      1293      1227      1216      1117      1262      1132      1186      1112
dram[15]:       1093      1522      1123      1291      1222      1081      1328      1018      1048       986      1097      1105      1033      1032      1041      1081
dram[16]:       1177      1362      1128      1016      1167      1086      1113      1069       982      1143       957      1054      1022      1022      1001      1035
dram[17]:       1131      1470      1138      1146      1087      1092      1037      1262      1239      1158      1211      1008      1123       993      1028       992
dram[18]:       1189      1512      1056      1140      1040      1275      1351      1311      1426      1230      1105       976      1002      1068       969      1069
dram[19]:       1108      1154      1058       930      1058      1258      1111      1131      1219      1217      1110      1026      1168       961      1057       992
dram[20]:       1134      1558      1045      1166      1109      1101      1177      1069      1154      1172      1018       997      1176       978       992      1128
dram[21]:       1045      1321      1074      1132      1184      1194      1175      1218      1098      1025      1149      1135       999      1143       994      1032
dram[22]:       1139      1454      1165      1176      1153      1184      1193      1149      1066      1210      1140      1195       992      1237      1043      1186
dram[23]:       1151      1430      1188      1026      1035      1179      1056      1062      1016      1229      1229      1050      1120      1078      1076      1039
dram[24]:       1074      1418      1042      1115      1075      1140      1220      1085      1024      1035      1163      1094      1115      1029      1207      1009
dram[25]:       1028      1605      1150      1083      1173      1186      1177      1505      1443       979      1426      1112      1074      1109      1150       986
dram[26]:       1180      1433      1019      1381      1324      1001      1090      1289      1318       995      1069      1049      1029      1014      1274      1166
dram[27]:       1108      1498      1054      1045      1133      1105      1146      1095      1147      1024      1123      1144      1220      1023      1048       974
dram[28]:       1096      1507      1307      1048      1053      1182      1249      1095      1091      1266      1008      1130      1019      1119      1114      1068
dram[29]:       1098      1203      1242      1017      1149      1246      1116      1190      1102      1174       999      1103      1082      1012       935      1089
dram[30]:       1272      1540      1065       956      1137      1158      1020      1241      1171      1068      1296      1059      1162      1027      1002      1060
dram[31]:       1142      1278      1112      1107      1041      1327      1005      1153      1003      1121      1071      1386      1104      1158      1127      1102
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 1): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126237 n_act=1182 n_pre=1166 n_ref_event=0 n_req=4034 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2464 bw_util=0.04398
n_activity=11230 dram_eff=0.5217
bk0: 192a 129402i bk1: 192a 130016i bk2: 192a 130248i bk3: 192a 129839i bk4: 240a 128611i bk5: 248a 128299i bk6: 256a 128675i bk7: 256a 128695i bk8: 240a 128575i bk9: 232a 129147i bk10: 193a 129335i bk11: 193a 130094i bk12: 193a 129830i bk13: 192a 129478i bk14: 192a 129641i bk15: 192a 129440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.706991
Row_Buffer_Locality_read = 0.792047
Row_Buffer_Locality_write = 0.255086
Bank_Level_Parallism = 6.150315
Bank_Level_Parallism_Col = 4.478409
Bank_Level_Parallism_Ready = 2.065711
write_to_read_ratio_blp_rw_average = 0.413825
GrpLevelPara = 2.705262 

BW Util details:
bwutil = 0.043978 
total_CMD = 133226 
util_bw = 5859 
Wasted_Col = 4174 
Wasted_Row = 751 
Idle = 122442 

BW Util Bottlenecks: 
RCDc_limit = 3757 
RCDWRc_limit = 1900 
WTRc_limit = 2640 
RTWc_limit = 6824 
CCDLc_limit = 2497 
rwq = 0 
CCDLc_limit_alone = 1878 
WTRc_limit_alone = 2381 
RTWc_limit_alone = 6464 

Commands details: 
total_CMD = 133226 
n_nop = 126237 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2464 
n_act = 1182 
n_pre = 1166 
n_ref = 0 
n_req = 4034 
total_req = 5859 

Dual Bus Interface Util: 
issued_total_row = 2348 
issued_total_col = 5859 
Row_Bus_Util =  0.017624 
CoL_Bus_Util = 0.043978 
Either_Row_CoL_Bus_Util = 0.052460 
Issued_on_Two_Bus_Simul_Util = 0.009142 
issued_two_Eff = 0.174274 
queue_avg = 0.913155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.913155
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 1): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126197 n_act=1216 n_pre=1200 n_ref_event=0 n_req=4042 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2495 bw_util=0.04421
n_activity=11433 dram_eff=0.5152
bk0: 192a 129914i bk1: 192a 129921i bk2: 192a 129992i bk3: 192a 129926i bk4: 240a 128600i bk5: 248a 128609i bk6: 257a 128349i bk7: 256a 129042i bk8: 241a 128676i bk9: 233a 128797i bk10: 192a 129544i bk11: 192a 129668i bk12: 192a 129723i bk13: 192a 129760i bk14: 192a 129510i bk15: 192a 129253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699159
Row_Buffer_Locality_read = 0.785567
Row_Buffer_Locality_write = 0.245750
Bank_Level_Parallism = 6.088241
Bank_Level_Parallism_Col = 4.259187
Bank_Level_Parallism_Ready = 2.036672
write_to_read_ratio_blp_rw_average = 0.395017
GrpLevelPara = 2.619206 

BW Util details:
bwutil = 0.044211 
total_CMD = 133226 
util_bw = 5890 
Wasted_Col = 4396 
Wasted_Row = 616 
Idle = 122324 

BW Util Bottlenecks: 
RCDc_limit = 4123 
RCDWRc_limit = 1868 
WTRc_limit = 2753 
RTWc_limit = 6327 
CCDLc_limit = 2496 
rwq = 0 
CCDLc_limit_alone = 1832 
WTRc_limit_alone = 2443 
RTWc_limit_alone = 5973 

Commands details: 
total_CMD = 133226 
n_nop = 126197 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2495 
n_act = 1216 
n_pre = 1200 
n_ref = 0 
n_req = 4042 
total_req = 5890 

Dual Bus Interface Util: 
issued_total_row = 2416 
issued_total_col = 5890 
Row_Bus_Util =  0.018135 
CoL_Bus_Util = 0.044211 
Either_Row_CoL_Bus_Util = 0.052760 
Issued_on_Two_Bus_Simul_Util = 0.009585 
issued_two_Eff = 0.181676 
queue_avg = 0.913733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.913733
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 1): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126202 n_act=1231 n_pre=1216 n_ref_event=0 n_req=4041 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2485 bw_util=0.04414
n_activity=11438 dram_eff=0.5141
bk0: 192a 129917i bk1: 192a 129761i bk2: 192a 129903i bk3: 192a 129679i bk4: 241a 128279i bk5: 249a 128023i bk6: 256a 127905i bk7: 257a 128304i bk8: 240a 128771i bk9: 232a 128595i bk10: 192a 129231i bk11: 192a 129998i bk12: 192a 129968i bk13: 192a 130225i bk14: 192a 129852i bk15: 192a 129735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695125
Row_Buffer_Locality_read = 0.783211
Row_Buffer_Locality_write = 0.232198
Bank_Level_Parallism = 6.141739
Bank_Level_Parallism_Col = 4.352347
Bank_Level_Parallism_Ready = 2.049660
write_to_read_ratio_blp_rw_average = 0.419298
GrpLevelPara = 2.687397 

BW Util details:
bwutil = 0.044136 
total_CMD = 133226 
util_bw = 5880 
Wasted_Col = 4484 
Wasted_Row = 628 
Idle = 122234 

BW Util Bottlenecks: 
RCDc_limit = 4168 
RCDWRc_limit = 1819 
WTRc_limit = 2388 
RTWc_limit = 7347 
CCDLc_limit = 2535 
rwq = 0 
CCDLc_limit_alone = 1874 
WTRc_limit_alone = 2137 
RTWc_limit_alone = 6937 

Commands details: 
total_CMD = 133226 
n_nop = 126202 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2485 
n_act = 1231 
n_pre = 1216 
n_ref = 0 
n_req = 4041 
total_req = 5880 

Dual Bus Interface Util: 
issued_total_row = 2447 
issued_total_col = 5880 
Row_Bus_Util =  0.018367 
CoL_Bus_Util = 0.044136 
Either_Row_CoL_Bus_Util = 0.052722 
Issued_on_Two_Bus_Simul_Util = 0.009780 
issued_two_Eff = 0.185507 
queue_avg = 0.874552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.874552
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 2): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126212 n_act=1212 n_pre=1196 n_ref_event=0 n_req=4039 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2483 bw_util=0.04412
n_activity=11580 dram_eff=0.5076
bk0: 193a 129720i bk1: 193a 130068i bk2: 192a 130029i bk3: 193a 129707i bk4: 240a 128476i bk5: 248a 128578i bk6: 256a 128044i bk7: 256a 128909i bk8: 240a 128542i bk9: 232a 128732i bk10: 192a 129773i bk11: 192a 129551i bk12: 192a 129518i bk13: 192a 130142i bk14: 192a 129617i bk15: 192a 129541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699926
Row_Buffer_Locality_read = 0.787040
Row_Buffer_Locality_write = 0.240683
Bank_Level_Parallism = 6.001080
Bank_Level_Parallism_Col = 4.285120
Bank_Level_Parallism_Ready = 2.151412
write_to_read_ratio_blp_rw_average = 0.404469
GrpLevelPara = 2.571691 

BW Util details:
bwutil = 0.044121 
total_CMD = 133226 
util_bw = 5878 
Wasted_Col = 4533 
Wasted_Row = 705 
Idle = 122110 

BW Util Bottlenecks: 
RCDc_limit = 4144 
RCDWRc_limit = 1867 
WTRc_limit = 2740 
RTWc_limit = 6118 
CCDLc_limit = 2708 
rwq = 0 
CCDLc_limit_alone = 2086 
WTRc_limit_alone = 2468 
RTWc_limit_alone = 5768 

Commands details: 
total_CMD = 133226 
n_nop = 126212 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2483 
n_act = 1212 
n_pre = 1196 
n_ref = 0 
n_req = 4039 
total_req = 5878 

Dual Bus Interface Util: 
issued_total_row = 2408 
issued_total_col = 5878 
Row_Bus_Util =  0.018075 
CoL_Bus_Util = 0.044121 
Either_Row_CoL_Bus_Util = 0.052647 
Issued_on_Two_Bus_Simul_Util = 0.009548 
issued_two_Eff = 0.181352 
queue_avg = 0.980499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.980499
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126180 n_act=1214 n_pre=1198 n_ref_event=0 n_req=4043 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2501 bw_util=0.04426
n_activity=11233 dram_eff=0.5249
bk0: 192a 129550i bk1: 192a 129095i bk2: 192a 129993i bk3: 192a 129406i bk4: 240a 128467i bk5: 248a 128330i bk6: 256a 128641i bk7: 256a 128393i bk8: 240a 128412i bk9: 232a 129070i bk10: 192a 129287i bk11: 192a 129747i bk12: 192a 129295i bk13: 193a 129520i bk14: 193a 129673i bk15: 193a 129642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699728
Row_Buffer_Locality_read = 0.782622
Row_Buffer_Locality_write = 0.265432
Bank_Level_Parallism = 6.377456
Bank_Level_Parallism_Col = 4.588056
Bank_Level_Parallism_Ready = 2.274084
write_to_read_ratio_blp_rw_average = 0.411334
GrpLevelPara = 2.756297 

BW Util details:
bwutil = 0.044256 
total_CMD = 133226 
util_bw = 5896 
Wasted_Col = 4344 
Wasted_Row = 601 
Idle = 122385 

BW Util Bottlenecks: 
RCDc_limit = 4151 
RCDWRc_limit = 1822 
WTRc_limit = 2414 
RTWc_limit = 7757 
CCDLc_limit = 2468 
rwq = 0 
CCDLc_limit_alone = 1832 
WTRc_limit_alone = 2214 
RTWc_limit_alone = 7321 

Commands details: 
total_CMD = 133226 
n_nop = 126180 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2501 
n_act = 1214 
n_pre = 1198 
n_ref = 0 
n_req = 4043 
total_req = 5896 

Dual Bus Interface Util: 
issued_total_row = 2412 
issued_total_col = 5896 
Row_Bus_Util =  0.018105 
CoL_Bus_Util = 0.044256 
Either_Row_CoL_Bus_Util = 0.052888 
Issued_on_Two_Bus_Simul_Util = 0.009473 
issued_two_Eff = 0.179109 
queue_avg = 1.091949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09195
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126161 n_act=1244 n_pre=1228 n_ref_event=0 n_req=4041 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2488 bw_util=0.04416
n_activity=11562 dram_eff=0.5088
bk0: 192a 129269i bk1: 192a 130165i bk2: 192a 130192i bk3: 192a 129860i bk4: 240a 128497i bk5: 248a 128619i bk6: 256a 128468i bk7: 256a 128509i bk8: 240a 128813i bk9: 233a 128646i bk10: 193a 129523i bk11: 193a 130133i bk12: 192a 129633i bk13: 192a 129877i bk14: 192a 129520i bk15: 192a 129420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692155
Row_Buffer_Locality_read = 0.775552
Row_Buffer_Locality_write = 0.253870
Bank_Level_Parallism = 5.971093
Bank_Level_Parallism_Col = 4.187554
Bank_Level_Parallism_Ready = 2.000680
write_to_read_ratio_blp_rw_average = 0.382763
GrpLevelPara = 2.613236 

BW Util details:
bwutil = 0.044158 
total_CMD = 133226 
util_bw = 5883 
Wasted_Col = 4580 
Wasted_Row = 676 
Idle = 122087 

BW Util Bottlenecks: 
RCDc_limit = 4288 
RCDWRc_limit = 1915 
WTRc_limit = 2954 
RTWc_limit = 5828 
CCDLc_limit = 2545 
rwq = 0 
CCDLc_limit_alone = 1882 
WTRc_limit_alone = 2621 
RTWc_limit_alone = 5498 

Commands details: 
total_CMD = 133226 
n_nop = 126161 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2488 
n_act = 1244 
n_pre = 1228 
n_ref = 0 
n_req = 4041 
total_req = 5883 

Dual Bus Interface Util: 
issued_total_row = 2472 
issued_total_col = 5883 
Row_Bus_Util =  0.018555 
CoL_Bus_Util = 0.044158 
Either_Row_CoL_Bus_Util = 0.053030 
Issued_on_Two_Bus_Simul_Util = 0.009683 
issued_two_Eff = 0.182590 
queue_avg = 0.955609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.955609
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 1): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126258 n_act=1253 n_pre=1237 n_ref_event=0 n_req=4035 n_rd=3396 n_rd_L2_A=0 n_write=0 n_wr_bk=2462 bw_util=0.04397
n_activity=11202 dram_eff=0.5229
bk0: 192a 129983i bk1: 192a 130241i bk2: 192a 130048i bk3: 192a 129952i bk4: 240a 128725i bk5: 249a 128670i bk6: 257a 128497i bk7: 257a 127886i bk8: 241a 128091i bk9: 232a 128514i bk10: 192a 129793i bk11: 192a 129629i bk12: 192a 129776i bk13: 192a 129592i bk14: 192a 129165i bk15: 192a 129597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689467
Row_Buffer_Locality_read = 0.777091
Row_Buffer_Locality_write = 0.223787
Bank_Level_Parallism = 6.295896
Bank_Level_Parallism_Col = 4.373201
Bank_Level_Parallism_Ready = 2.077842
write_to_read_ratio_blp_rw_average = 0.394614
GrpLevelPara = 2.685658 

BW Util details:
bwutil = 0.043970 
total_CMD = 133226 
util_bw = 5858 
Wasted_Col = 4283 
Wasted_Row = 579 
Idle = 122506 

BW Util Bottlenecks: 
RCDc_limit = 4139 
RCDWRc_limit = 1882 
WTRc_limit = 2995 
RTWc_limit = 6157 
CCDLc_limit = 2618 
rwq = 0 
CCDLc_limit_alone = 1985 
WTRc_limit_alone = 2702 
RTWc_limit_alone = 5817 

Commands details: 
total_CMD = 133226 
n_nop = 126258 
Read = 3396 
Write = 0 
L2_Alloc = 0 
L2_WB = 2462 
n_act = 1253 
n_pre = 1237 
n_ref = 0 
n_req = 4035 
total_req = 5858 

Dual Bus Interface Util: 
issued_total_row = 2490 
issued_total_col = 5858 
Row_Bus_Util =  0.018690 
CoL_Bus_Util = 0.043970 
Either_Row_CoL_Bus_Util = 0.052302 
Issued_on_Two_Bus_Simul_Util = 0.010358 
issued_two_Eff = 0.198048 
queue_avg = 0.978953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.978953
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 1): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126229 n_act=1209 n_pre=1193 n_ref_event=0 n_req=4034 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2460 bw_util=0.04395
n_activity=11367 dram_eff=0.5151
bk0: 192a 129764i bk1: 192a 130005i bk2: 193a 129373i bk3: 193a 130112i bk4: 241a 128770i bk5: 248a 128663i bk6: 256a 128692i bk7: 256a 128448i bk8: 240a 128997i bk9: 232a 128839i bk10: 192a 129583i bk11: 192a 130095i bk12: 192a 129759i bk13: 192a 129834i bk14: 192a 129708i bk15: 192a 129333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700297
Row_Buffer_Locality_read = 0.785567
Row_Buffer_Locality_write = 0.247261
Bank_Level_Parallism = 6.019707
Bank_Level_Parallism_Col = 4.229249
Bank_Level_Parallism_Ready = 2.026644
write_to_read_ratio_blp_rw_average = 0.412763
GrpLevelPara = 2.642014 

BW Util details:
bwutil = 0.043948 
total_CMD = 133226 
util_bw = 5855 
Wasted_Col = 4386 
Wasted_Row = 669 
Idle = 122316 

BW Util Bottlenecks: 
RCDc_limit = 4130 
RCDWRc_limit = 1761 
WTRc_limit = 2530 
RTWc_limit = 6455 
CCDLc_limit = 2552 
rwq = 0 
CCDLc_limit_alone = 1878 
WTRc_limit_alone = 2231 
RTWc_limit_alone = 6080 

Commands details: 
total_CMD = 133226 
n_nop = 126229 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2460 
n_act = 1209 
n_pre = 1193 
n_ref = 0 
n_req = 4034 
total_req = 5855 

Dual Bus Interface Util: 
issued_total_row = 2402 
issued_total_col = 5855 
Row_Bus_Util =  0.018030 
CoL_Bus_Util = 0.043948 
Either_Row_CoL_Bus_Util = 0.052520 
Issued_on_Two_Bus_Simul_Util = 0.009458 
issued_two_Eff = 0.180077 
queue_avg = 0.923618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.923618
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 2): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126188 n_act=1240 n_pre=1225 n_ref_event=0 n_req=4031 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2450 bw_util=0.04387
n_activity=11551 dram_eff=0.506
bk0: 193a 129625i bk1: 193a 129931i bk2: 192a 130160i bk3: 192a 129689i bk4: 240a 129092i bk5: 248a 128428i bk6: 256a 128821i bk7: 256a 128464i bk8: 240a 128983i bk9: 232a 128771i bk10: 192a 129192i bk11: 192a 130315i bk12: 192a 129873i bk13: 192a 129970i bk14: 193a 129682i bk15: 192a 129981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692136
Row_Buffer_Locality_read = 0.778203
Row_Buffer_Locality_write = 0.232704
Bank_Level_Parallism = 5.806159
Bank_Level_Parallism_Col = 4.028039
Bank_Level_Parallism_Ready = 1.952609
write_to_read_ratio_blp_rw_average = 0.389688
GrpLevelPara = 2.589868 

BW Util details:
bwutil = 0.043873 
total_CMD = 133226 
util_bw = 5845 
Wasted_Col = 4580 
Wasted_Row = 713 
Idle = 122088 

BW Util Bottlenecks: 
RCDc_limit = 4136 
RCDWRc_limit = 1856 
WTRc_limit = 2864 
RTWc_limit = 5434 
CCDLc_limit = 2474 
rwq = 0 
CCDLc_limit_alone = 1965 
WTRc_limit_alone = 2619 
RTWc_limit_alone = 5170 

Commands details: 
total_CMD = 133226 
n_nop = 126188 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2450 
n_act = 1240 
n_pre = 1225 
n_ref = 0 
n_req = 4031 
total_req = 5845 

Dual Bus Interface Util: 
issued_total_row = 2465 
issued_total_col = 5845 
Row_Bus_Util =  0.018502 
CoL_Bus_Util = 0.043873 
Either_Row_CoL_Bus_Util = 0.052828 
Issued_on_Two_Bus_Simul_Util = 0.009548 
issued_two_Eff = 0.180733 
queue_avg = 0.857888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.857888
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 3): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126279 n_act=1199 n_pre=1183 n_ref_event=0 n_req=4039 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2484 bw_util=0.04413
n_activity=11380 dram_eff=0.5166
bk0: 192a 129658i bk1: 192a 129613i bk2: 192a 129575i bk3: 192a 129518i bk4: 240a 128667i bk5: 248a 128723i bk6: 256a 128451i bk7: 256a 128510i bk8: 240a 128983i bk9: 232a 129156i bk10: 193a 128813i bk11: 192a 130209i bk12: 193a 129798i bk13: 193a 129569i bk14: 192a 129475i bk15: 192a 130095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703144
Row_Buffer_Locality_read = 0.785567
Row_Buffer_Locality_write = 0.268634
Bank_Level_Parallism = 6.101506
Bank_Level_Parallism_Col = 4.337209
Bank_Level_Parallism_Ready = 2.119578
write_to_read_ratio_blp_rw_average = 0.405559
GrpLevelPara = 2.622630 

BW Util details:
bwutil = 0.044128 
total_CMD = 133226 
util_bw = 5879 
Wasted_Col = 4425 
Wasted_Row = 651 
Idle = 122271 

BW Util Bottlenecks: 
RCDc_limit = 4132 
RCDWRc_limit = 1743 
WTRc_limit = 2666 
RTWc_limit = 6505 
CCDLc_limit = 2567 
rwq = 0 
CCDLc_limit_alone = 1962 
WTRc_limit_alone = 2417 
RTWc_limit_alone = 6149 

Commands details: 
total_CMD = 133226 
n_nop = 126279 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2484 
n_act = 1199 
n_pre = 1183 
n_ref = 0 
n_req = 4039 
total_req = 5879 

Dual Bus Interface Util: 
issued_total_row = 2382 
issued_total_col = 5879 
Row_Bus_Util =  0.017879 
CoL_Bus_Util = 0.044128 
Either_Row_CoL_Bus_Util = 0.052144 
Issued_on_Two_Bus_Simul_Util = 0.009863 
issued_two_Eff = 0.189146 
queue_avg = 0.961141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.961141
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 1): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126105 n_act=1247 n_pre=1231 n_ref_event=0 n_req=4051 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2531 bw_util=0.04448
n_activity=11352 dram_eff=0.522
bk0: 192a 129024i bk1: 192a 129949i bk2: 192a 129883i bk3: 192a 130431i bk4: 240a 128521i bk5: 248a 128256i bk6: 257a 128028i bk7: 256a 129119i bk8: 241a 128745i bk9: 233a 128668i bk10: 192a 128546i bk11: 192a 129360i bk12: 192a 129582i bk13: 192a 129872i bk14: 192a 129853i bk15: 192a 129609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692175
Row_Buffer_Locality_read = 0.780560
Row_Buffer_Locality_write = 0.234756
Bank_Level_Parallism = 6.246772
Bank_Level_Parallism_Col = 4.383317
Bank_Level_Parallism_Ready = 2.067499
write_to_read_ratio_blp_rw_average = 0.400552
GrpLevelPara = 2.668195 

BW Util details:
bwutil = 0.044481 
total_CMD = 133226 
util_bw = 5926 
Wasted_Col = 4395 
Wasted_Row = 600 
Idle = 122305 

BW Util Bottlenecks: 
RCDc_limit = 4200 
RCDWRc_limit = 2011 
WTRc_limit = 2847 
RTWc_limit = 6539 
CCDLc_limit = 2791 
rwq = 0 
CCDLc_limit_alone = 2105 
WTRc_limit_alone = 2549 
RTWc_limit_alone = 6151 

Commands details: 
total_CMD = 133226 
n_nop = 126105 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2531 
n_act = 1247 
n_pre = 1231 
n_ref = 0 
n_req = 4051 
total_req = 5926 

Dual Bus Interface Util: 
issued_total_row = 2478 
issued_total_col = 5926 
Row_Bus_Util =  0.018600 
CoL_Bus_Util = 0.044481 
Either_Row_CoL_Bus_Util = 0.053451 
Issued_on_Two_Bus_Simul_Util = 0.009630 
issued_two_Eff = 0.180171 
queue_avg = 0.946580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.94658
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 1): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126204 n_act=1238 n_pre=1222 n_ref_event=0 n_req=4046 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2509 bw_util=0.04432
n_activity=11208 dram_eff=0.5268
bk0: 192a 129414i bk1: 192a 129145i bk2: 192a 129039i bk3: 192a 129338i bk4: 240a 128730i bk5: 249a 128300i bk6: 257a 128384i bk7: 257a 128820i bk8: 240a 128620i bk9: 232a 128265i bk10: 192a 129374i bk11: 192a 129286i bk12: 192a 129647i bk13: 192a 129585i bk14: 192a 129819i bk15: 192a 129718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694019
Row_Buffer_Locality_read = 0.778792
Row_Buffer_Locality_write = 0.251920
Bank_Level_Parallism = 6.534265
Bank_Level_Parallism_Col = 4.716690
Bank_Level_Parallism_Ready = 2.281165
write_to_read_ratio_blp_rw_average = 0.392391
GrpLevelPara = 2.731617 

BW Util details:
bwutil = 0.044316 
total_CMD = 133226 
util_bw = 5904 
Wasted_Col = 4158 
Wasted_Row = 678 
Idle = 122486 

BW Util Bottlenecks: 
RCDc_limit = 4059 
RCDWRc_limit = 1890 
WTRc_limit = 2840 
RTWc_limit = 6666 
CCDLc_limit = 2321 
rwq = 0 
CCDLc_limit_alone = 1691 
WTRc_limit_alone = 2543 
RTWc_limit_alone = 6333 

Commands details: 
total_CMD = 133226 
n_nop = 126204 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2509 
n_act = 1238 
n_pre = 1222 
n_ref = 0 
n_req = 4046 
total_req = 5904 

Dual Bus Interface Util: 
issued_total_row = 2460 
issued_total_col = 5904 
Row_Bus_Util =  0.018465 
CoL_Bus_Util = 0.044316 
Either_Row_CoL_Bus_Util = 0.052707 
Issued_on_Two_Bus_Simul_Util = 0.010073 
issued_two_Eff = 0.191114 
queue_avg = 1.048316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=1.04832
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126215 n_act=1218 n_pre=1202 n_ref_event=0 n_req=4052 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2535 bw_util=0.04451
n_activity=11309 dram_eff=0.5244
bk0: 192a 129026i bk1: 193a 129167i bk2: 193a 130209i bk3: 193a 129422i bk4: 240a 128599i bk5: 248a 128194i bk6: 256a 128446i bk7: 256a 128100i bk8: 240a 128548i bk9: 232a 128821i bk10: 192a 129387i bk11: 192a 129250i bk12: 192a 129416i bk13: 192a 129731i bk14: 192a 129501i bk15: 192a 129754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699408
Row_Buffer_Locality_read = 0.787040
Row_Buffer_Locality_write = 0.246575
Bank_Level_Parallism = 6.411507
Bank_Level_Parallism_Col = 4.638652
Bank_Level_Parallism_Ready = 2.241147
write_to_read_ratio_blp_rw_average = 0.404789
GrpLevelPara = 2.707023 

BW Util details:
bwutil = 0.044511 
total_CMD = 133226 
util_bw = 5930 
Wasted_Col = 4353 
Wasted_Row = 650 
Idle = 122293 

BW Util Bottlenecks: 
RCDc_limit = 3967 
RCDWRc_limit = 1892 
WTRc_limit = 3197 
RTWc_limit = 6910 
CCDLc_limit = 2772 
rwq = 0 
CCDLc_limit_alone = 2027 
WTRc_limit_alone = 2842 
RTWc_limit_alone = 6520 

Commands details: 
total_CMD = 133226 
n_nop = 126215 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2535 
n_act = 1218 
n_pre = 1202 
n_ref = 0 
n_req = 4052 
total_req = 5930 

Dual Bus Interface Util: 
issued_total_row = 2420 
issued_total_col = 5930 
Row_Bus_Util =  0.018165 
CoL_Bus_Util = 0.044511 
Either_Row_CoL_Bus_Util = 0.052625 
Issued_on_Two_Bus_Simul_Util = 0.010051 
issued_two_Eff = 0.190986 
queue_avg = 1.045517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=1.04552
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126195 n_act=1230 n_pre=1214 n_ref_event=0 n_req=4038 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2482 bw_util=0.04411
n_activity=11421 dram_eff=0.5146
bk0: 192a 129503i bk1: 192a 129449i bk2: 192a 129290i bk3: 192a 129998i bk4: 240a 128756i bk5: 248a 128631i bk6: 256a 128539i bk7: 256a 129020i bk8: 240a 128576i bk9: 232a 128851i bk10: 192a 129488i bk11: 192a 129731i bk12: 192a 130046i bk13: 193a 129834i bk14: 193a 129706i bk15: 193a 129713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695394
Row_Buffer_Locality_read = 0.784389
Row_Buffer_Locality_write = 0.225505
Bank_Level_Parallism = 6.052497
Bank_Level_Parallism_Col = 4.259336
Bank_Level_Parallism_Ready = 2.021780
write_to_read_ratio_blp_rw_average = 0.388397
GrpLevelPara = 2.619355 

BW Util details:
bwutil = 0.044113 
total_CMD = 133226 
util_bw = 5877 
Wasted_Col = 4431 
Wasted_Row = 683 
Idle = 122235 

BW Util Bottlenecks: 
RCDc_limit = 4095 
RCDWRc_limit = 1868 
WTRc_limit = 2907 
RTWc_limit = 5870 
CCDLc_limit = 2503 
rwq = 0 
CCDLc_limit_alone = 1927 
WTRc_limit_alone = 2622 
RTWc_limit_alone = 5579 

Commands details: 
total_CMD = 133226 
n_nop = 126195 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2482 
n_act = 1230 
n_pre = 1214 
n_ref = 0 
n_req = 4038 
total_req = 5877 

Dual Bus Interface Util: 
issued_total_row = 2444 
issued_total_col = 5877 
Row_Bus_Util =  0.018345 
CoL_Bus_Util = 0.044113 
Either_Row_CoL_Bus_Util = 0.052775 
Issued_on_Two_Bus_Simul_Util = 0.009683 
issued_two_Eff = 0.183473 
queue_avg = 0.939944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.939944
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 1): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126211 n_act=1225 n_pre=1209 n_ref_event=0 n_req=4037 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2476 bw_util=0.04407
n_activity=11533 dram_eff=0.5091
bk0: 192a 129579i bk1: 192a 129413i bk2: 192a 130051i bk3: 192a 129994i bk4: 240a 128439i bk5: 248a 128552i bk6: 256a 128502i bk7: 256a 128433i bk8: 240a 128856i bk9: 233a 129025i bk10: 193a 129229i bk11: 193a 129549i bk12: 192a 129680i bk13: 192a 129956i bk14: 192a 129547i bk15: 192a 129412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696557
Row_Buffer_Locality_read = 0.784683
Row_Buffer_Locality_write = 0.230530
Bank_Level_Parallism = 6.136124
Bank_Level_Parallism_Col = 4.408654
Bank_Level_Parallism_Ready = 2.074604
write_to_read_ratio_blp_rw_average = 0.377272
GrpLevelPara = 2.634125 

BW Util details:
bwutil = 0.044068 
total_CMD = 133226 
util_bw = 5871 
Wasted_Col = 4414 
Wasted_Row = 705 
Idle = 122236 

BW Util Bottlenecks: 
RCDc_limit = 4115 
RCDWRc_limit = 1922 
WTRc_limit = 2940 
RTWc_limit = 6100 
CCDLc_limit = 2632 
rwq = 0 
CCDLc_limit_alone = 2017 
WTRc_limit_alone = 2653 
RTWc_limit_alone = 5772 

Commands details: 
total_CMD = 133226 
n_nop = 126211 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2476 
n_act = 1225 
n_pre = 1209 
n_ref = 0 
n_req = 4037 
total_req = 5871 

Dual Bus Interface Util: 
issued_total_row = 2434 
issued_total_col = 5871 
Row_Bus_Util =  0.018270 
CoL_Bus_Util = 0.044068 
Either_Row_CoL_Bus_Util = 0.052655 
Issued_on_Two_Bus_Simul_Util = 0.009683 
issued_two_Eff = 0.183892 
queue_avg = 1.115796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=1.1158
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126233 n_act=1207 n_pre=1191 n_ref_event=0 n_req=4027 n_rd=3389 n_rd_L2_A=0 n_write=0 n_wr_bk=2456 bw_util=0.04387
n_activity=11485 dram_eff=0.5089
bk0: 192a 130208i bk1: 192a 130148i bk2: 192a 129975i bk3: 192a 130027i bk4: 240a 128711i bk5: 249a 128697i bk6: 257a 128499i bk7: 256a 129057i bk8: 234a 128821i bk9: 233a 128684i bk10: 192a 129605i bk11: 192a 129832i bk12: 192a 130017i bk13: 192a 129878i bk14: 192a 129940i bk15: 192a 130013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700273
Row_Buffer_Locality_read = 0.788433
Row_Buffer_Locality_write = 0.231975
Bank_Level_Parallism = 5.760359
Bank_Level_Parallism_Col = 4.016581
Bank_Level_Parallism_Ready = 1.989564
write_to_read_ratio_blp_rw_average = 0.399268
GrpLevelPara = 2.563755 

BW Util details:
bwutil = 0.043873 
total_CMD = 133226 
util_bw = 5845 
Wasted_Col = 4546 
Wasted_Row = 638 
Idle = 122197 

BW Util Bottlenecks: 
RCDc_limit = 4113 
RCDWRc_limit = 1862 
WTRc_limit = 2363 
RTWc_limit = 6108 
CCDLc_limit = 2385 
rwq = 0 
CCDLc_limit_alone = 1855 
WTRc_limit_alone = 2156 
RTWc_limit_alone = 5785 

Commands details: 
total_CMD = 133226 
n_nop = 126233 
Read = 3389 
Write = 0 
L2_Alloc = 0 
L2_WB = 2456 
n_act = 1207 
n_pre = 1191 
n_ref = 0 
n_req = 4027 
total_req = 5845 

Dual Bus Interface Util: 
issued_total_row = 2398 
issued_total_col = 5845 
Row_Bus_Util =  0.017999 
CoL_Bus_Util = 0.043873 
Either_Row_CoL_Bus_Util = 0.052490 
Issued_on_Two_Bus_Simul_Util = 0.009383 
issued_two_Eff = 0.178750 
queue_avg = 0.864051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.864051
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126282 n_act=1212 n_pre=1196 n_ref_event=0 n_req=4022 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=2445 bw_util=0.04378
n_activity=11437 dram_eff=0.5099
bk0: 192a 129813i bk1: 192a 129848i bk2: 193a 129774i bk3: 192a 130127i bk4: 241a 128751i bk5: 249a 128741i bk6: 256a 128564i bk7: 256a 128685i bk8: 232a 129303i bk9: 232a 129170i bk10: 192a 129617i bk11: 192a 130029i bk12: 192a 130350i bk13: 192a 129748i bk14: 192a 130068i bk15: 192a 129902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698657
Row_Buffer_Locality_read = 0.785651
Row_Buffer_Locality_write = 0.234646
Bank_Level_Parallism = 5.740205
Bank_Level_Parallism_Col = 4.006515
Bank_Level_Parallism_Ready = 2.001715
write_to_read_ratio_blp_rw_average = 0.407433
GrpLevelPara = 2.556009 

BW Util details:
bwutil = 0.043775 
total_CMD = 133226 
util_bw = 5832 
Wasted_Col = 4521 
Wasted_Row = 648 
Idle = 122225 

BW Util Bottlenecks: 
RCDc_limit = 3996 
RCDWRc_limit = 1976 
WTRc_limit = 2268 
RTWc_limit = 6120 
CCDLc_limit = 2580 
rwq = 0 
CCDLc_limit_alone = 2000 
WTRc_limit_alone = 2036 
RTWc_limit_alone = 5772 

Commands details: 
total_CMD = 133226 
n_nop = 126282 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 2445 
n_act = 1212 
n_pre = 1196 
n_ref = 0 
n_req = 4022 
total_req = 5832 

Dual Bus Interface Util: 
issued_total_row = 2408 
issued_total_col = 5832 
Row_Bus_Util =  0.018075 
CoL_Bus_Util = 0.043775 
Either_Row_CoL_Bus_Util = 0.052122 
Issued_on_Two_Bus_Simul_Util = 0.009728 
issued_two_Eff = 0.186636 
queue_avg = 0.796977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.796977
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 1): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126270 n_act=1205 n_pre=1189 n_ref_event=0 n_req=4017 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=2430 bw_util=0.04366
n_activity=11568 dram_eff=0.5029
bk0: 193a 129901i bk1: 193a 130058i bk2: 192a 130057i bk3: 192a 129308i bk4: 240a 129132i bk5: 248a 128218i bk6: 256a 128717i bk7: 256a 128462i bk8: 232a 128603i bk9: 232a 128686i bk10: 192a 129759i bk11: 192a 130165i bk12: 192a 130339i bk13: 192a 129843i bk14: 193a 129821i bk15: 192a 129795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700025
Row_Buffer_Locality_read = 0.787127
Row_Buffer_Locality_write = 0.231746
Bank_Level_Parallism = 5.840307
Bank_Level_Parallism_Col = 4.130269
Bank_Level_Parallism_Ready = 2.045040
write_to_read_ratio_blp_rw_average = 0.418684
GrpLevelPara = 2.580831 

BW Util details:
bwutil = 0.043663 
total_CMD = 133226 
util_bw = 5817 
Wasted_Col = 4484 
Wasted_Row = 789 
Idle = 122136 

BW Util Bottlenecks: 
RCDc_limit = 4019 
RCDWRc_limit = 1874 
WTRc_limit = 2331 
RTWc_limit = 6182 
CCDLc_limit = 2556 
rwq = 0 
CCDLc_limit_alone = 2014 
WTRc_limit_alone = 2127 
RTWc_limit_alone = 5844 

Commands details: 
total_CMD = 133226 
n_nop = 126270 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 2430 
n_act = 1205 
n_pre = 1189 
n_ref = 0 
n_req = 4017 
total_req = 5817 

Dual Bus Interface Util: 
issued_total_row = 2394 
issued_total_col = 5817 
Row_Bus_Util =  0.017969 
CoL_Bus_Util = 0.043663 
Either_Row_CoL_Bus_Util = 0.052212 
Issued_on_Two_Bus_Simul_Util = 0.009420 
issued_two_Eff = 0.180420 
queue_avg = 0.873793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.873793
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 1): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126212 n_act=1212 n_pre=1196 n_ref_event=0 n_req=4029 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=2477 bw_util=0.04402
n_activity=11514 dram_eff=0.5093
bk0: 192a 130340i bk1: 192a 129870i bk2: 192a 129515i bk3: 192a 129910i bk4: 240a 128847i bk5: 248a 128498i bk6: 256a 128336i bk7: 256a 128557i bk8: 232a 128621i bk9: 232a 128735i bk10: 193a 129670i bk11: 192a 129938i bk12: 192a 130200i bk13: 193a 129491i bk14: 193a 130180i bk15: 192a 129709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699181
Row_Buffer_Locality_read = 0.786537
Row_Buffer_Locality_write = 0.238318
Bank_Level_Parallism = 5.873751
Bank_Level_Parallism_Col = 4.186771
Bank_Level_Parallism_Ready = 2.029502
write_to_read_ratio_blp_rw_average = 0.398748
GrpLevelPara = 2.595280 

BW Util details:
bwutil = 0.044015 
total_CMD = 133226 
util_bw = 5864 
Wasted_Col = 4512 
Wasted_Row = 729 
Idle = 122121 

BW Util Bottlenecks: 
RCDc_limit = 4125 
RCDWRc_limit = 1862 
WTRc_limit = 2687 
RTWc_limit = 6279 
CCDLc_limit = 2610 
rwq = 0 
CCDLc_limit_alone = 1968 
WTRc_limit_alone = 2394 
RTWc_limit_alone = 5930 

Commands details: 
total_CMD = 133226 
n_nop = 126212 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 2477 
n_act = 1212 
n_pre = 1196 
n_ref = 0 
n_req = 4029 
total_req = 5864 

Dual Bus Interface Util: 
issued_total_row = 2408 
issued_total_col = 5864 
Row_Bus_Util =  0.018075 
CoL_Bus_Util = 0.044015 
Either_Row_CoL_Bus_Util = 0.052647 
Issued_on_Two_Bus_Simul_Util = 0.009443 
issued_two_Eff = 0.179356 
queue_avg = 0.962215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.962215
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 2): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126215 n_act=1207 n_pre=1191 n_ref_event=0 n_req=4024 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=2455 bw_util=0.04385
n_activity=11549 dram_eff=0.5058
bk0: 192a 129851i bk1: 192a 129879i bk2: 192a 129796i bk3: 192a 130317i bk4: 240a 128797i bk5: 248a 128686i bk6: 256a 128184i bk7: 256a 128985i bk8: 233a 129043i bk9: 233a 128354i bk10: 193a 129802i bk11: 192a 130064i bk12: 192a 130342i bk13: 192a 129940i bk14: 192a 129941i bk15: 192a 130437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700050
Row_Buffer_Locality_read = 0.784470
Row_Buffer_Locality_write = 0.251177
Bank_Level_Parallism = 5.684920
Bank_Level_Parallism_Col = 3.955887
Bank_Level_Parallism_Ready = 1.927936
write_to_read_ratio_blp_rw_average = 0.398657
GrpLevelPara = 2.523128 

BW Util details:
bwutil = 0.043850 
total_CMD = 133226 
util_bw = 5842 
Wasted_Col = 4512 
Wasted_Row = 767 
Idle = 122105 

BW Util Bottlenecks: 
RCDc_limit = 4269 
RCDWRc_limit = 1819 
WTRc_limit = 2349 
RTWc_limit = 5925 
CCDLc_limit = 2710 
rwq = 0 
CCDLc_limit_alone = 2088 
WTRc_limit_alone = 2092 
RTWc_limit_alone = 5560 

Commands details: 
total_CMD = 133226 
n_nop = 126215 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 2455 
n_act = 1207 
n_pre = 1191 
n_ref = 0 
n_req = 4024 
total_req = 5842 

Dual Bus Interface Util: 
issued_total_row = 2398 
issued_total_col = 5842 
Row_Bus_Util =  0.017999 
CoL_Bus_Util = 0.043850 
Either_Row_CoL_Bus_Util = 0.052625 
Issued_on_Two_Bus_Simul_Util = 0.009225 
issued_two_Eff = 0.175296 
queue_avg = 0.877396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.877396
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 1): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126264 n_act=1183 n_pre=1167 n_ref_event=0 n_req=4027 n_rd=3394 n_rd_L2_A=0 n_write=0 n_wr_bk=2437 bw_util=0.04377
n_activity=11001 dram_eff=0.53
bk0: 192a 130117i bk1: 192a 129812i bk2: 192a 129556i bk3: 192a 129626i bk4: 247a 128107i bk5: 249a 128083i bk6: 257a 128481i bk7: 257a 128495i bk8: 232a 129096i bk9: 232a 128244i bk10: 192a 129997i bk11: 192a 130156i bk12: 192a 130221i bk13: 192a 130197i bk14: 192a 129769i bk15: 192a 129817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.706233
Row_Buffer_Locality_read = 0.789923
Row_Buffer_Locality_write = 0.257504
Bank_Level_Parallism = 6.151957
Bank_Level_Parallism_Col = 4.377490
Bank_Level_Parallism_Ready = 2.132567
write_to_read_ratio_blp_rw_average = 0.399467
GrpLevelPara = 2.660956 

BW Util details:
bwutil = 0.043768 
total_CMD = 133226 
util_bw = 5831 
Wasted_Col = 4277 
Wasted_Row = 599 
Idle = 122519 

BW Util Bottlenecks: 
RCDc_limit = 4058 
RCDWRc_limit = 1885 
WTRc_limit = 2618 
RTWc_limit = 5984 
CCDLc_limit = 2512 
rwq = 0 
CCDLc_limit_alone = 1858 
WTRc_limit_alone = 2297 
RTWc_limit_alone = 5651 

Commands details: 
total_CMD = 133226 
n_nop = 126264 
Read = 3394 
Write = 0 
L2_Alloc = 0 
L2_WB = 2437 
n_act = 1183 
n_pre = 1167 
n_ref = 0 
n_req = 4027 
total_req = 5831 

Dual Bus Interface Util: 
issued_total_row = 2350 
issued_total_col = 5831 
Row_Bus_Util =  0.017639 
CoL_Bus_Util = 0.043768 
Either_Row_CoL_Bus_Util = 0.052257 
Issued_on_Two_Bus_Simul_Util = 0.009150 
issued_two_Eff = 0.175093 
queue_avg = 1.034160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=1.03416
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 1): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126242 n_act=1204 n_pre=1188 n_ref_event=0 n_req=4036 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2471 bw_util=0.04403
n_activity=11502 dram_eff=0.51
bk0: 192a 129863i bk1: 193a 129675i bk2: 193a 129792i bk3: 193a 129727i bk4: 248a 128669i bk5: 248a 128000i bk6: 256a 128113i bk7: 256a 128580i bk8: 232a 128960i bk9: 232a 128648i bk10: 192a 129800i bk11: 192a 129777i bk12: 192a 130175i bk13: 192a 129624i bk14: 192a 130108i bk15: 192a 130341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701685
Row_Buffer_Locality_read = 0.788218
Row_Buffer_Locality_write = 0.243370
Bank_Level_Parallism = 5.960685
Bank_Level_Parallism_Col = 4.259971
Bank_Level_Parallism_Ready = 2.135868
write_to_read_ratio_blp_rw_average = 0.406873
GrpLevelPara = 2.615505 

BW Util details:
bwutil = 0.044030 
total_CMD = 133226 
util_bw = 5866 
Wasted_Col = 4465 
Wasted_Row = 708 
Idle = 122187 

BW Util Bottlenecks: 
RCDc_limit = 4183 
RCDWRc_limit = 1942 
WTRc_limit = 2654 
RTWc_limit = 6723 
CCDLc_limit = 2661 
rwq = 0 
CCDLc_limit_alone = 1995 
WTRc_limit_alone = 2358 
RTWc_limit_alone = 6353 

Commands details: 
total_CMD = 133226 
n_nop = 126242 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2471 
n_act = 1204 
n_pre = 1188 
n_ref = 0 
n_req = 4036 
total_req = 5866 

Dual Bus Interface Util: 
issued_total_row = 2392 
issued_total_col = 5866 
Row_Bus_Util =  0.017954 
CoL_Bus_Util = 0.044030 
Either_Row_CoL_Bus_Util = 0.052422 
Issued_on_Two_Bus_Simul_Util = 0.009563 
issued_two_Eff = 0.182417 
queue_avg = 0.938413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.938413
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 1): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126258 n_act=1186 n_pre=1170 n_ref_event=0 n_req=4036 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2474 bw_util=0.04405
n_activity=11230 dram_eff=0.5226
bk0: 192a 129703i bk1: 193a 129796i bk2: 192a 129569i bk3: 192a 129458i bk4: 248a 128564i bk5: 248a 128209i bk6: 256a 128332i bk7: 256a 128667i bk8: 232a 129158i bk9: 232a 128608i bk10: 192a 129668i bk11: 192a 129752i bk12: 192a 130022i bk13: 193a 130167i bk14: 193a 129734i bk15: 192a 129646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.706145
Row_Buffer_Locality_read = 0.793225
Row_Buffer_Locality_write = 0.244930
Bank_Level_Parallism = 6.111682
Bank_Level_Parallism_Col = 4.368622
Bank_Level_Parallism_Ready = 2.152496
write_to_read_ratio_blp_rw_average = 0.383797
GrpLevelPara = 2.584871 

BW Util details:
bwutil = 0.044053 
total_CMD = 133226 
util_bw = 5869 
Wasted_Col = 4392 
Wasted_Row = 636 
Idle = 122329 

BW Util Bottlenecks: 
RCDc_limit = 4121 
RCDWRc_limit = 1835 
WTRc_limit = 2986 
RTWc_limit = 6009 
CCDLc_limit = 2729 
rwq = 0 
CCDLc_limit_alone = 2097 
WTRc_limit_alone = 2674 
RTWc_limit_alone = 5689 

Commands details: 
total_CMD = 133226 
n_nop = 126258 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2474 
n_act = 1186 
n_pre = 1170 
n_ref = 0 
n_req = 4036 
total_req = 5869 

Dual Bus Interface Util: 
issued_total_row = 2356 
issued_total_col = 5869 
Row_Bus_Util =  0.017684 
CoL_Bus_Util = 0.044053 
Either_Row_CoL_Bus_Util = 0.052302 
Issued_on_Two_Bus_Simul_Util = 0.009435 
issued_two_Eff = 0.180396 
queue_avg = 0.992089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.992089
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 1): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126204 n_act=1206 n_pre=1191 n_ref_event=0 n_req=4036 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2468 bw_util=0.04401
n_activity=11586 dram_eff=0.506
bk0: 192a 129248i bk1: 192a 129741i bk2: 192a 129833i bk3: 192a 130099i bk4: 248a 128561i bk5: 248a 128218i bk6: 256a 128448i bk7: 256a 128911i bk8: 232a 129433i bk9: 232a 128352i bk10: 193a 129438i bk11: 193a 129478i bk12: 192a 129785i bk13: 193a 129321i bk14: 192a 129186i bk15: 192a 129596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700942
Row_Buffer_Locality_read = 0.789102
Row_Buffer_Locality_write = 0.234009
Bank_Level_Parallism = 6.138009
Bank_Level_Parallism_Col = 4.426638
Bank_Level_Parallism_Ready = 2.092444
write_to_read_ratio_blp_rw_average = 0.400202
GrpLevelPara = 2.650570 

BW Util details:
bwutil = 0.044008 
total_CMD = 133226 
util_bw = 5863 
Wasted_Col = 4488 
Wasted_Row = 728 
Idle = 122147 

BW Util Bottlenecks: 
RCDc_limit = 4181 
RCDWRc_limit = 1951 
WTRc_limit = 2913 
RTWc_limit = 6974 
CCDLc_limit = 2707 
rwq = 0 
CCDLc_limit_alone = 2083 
WTRc_limit_alone = 2647 
RTWc_limit_alone = 6616 

Commands details: 
total_CMD = 133226 
n_nop = 126204 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2468 
n_act = 1206 
n_pre = 1191 
n_ref = 0 
n_req = 4036 
total_req = 5863 

Dual Bus Interface Util: 
issued_total_row = 2397 
issued_total_col = 5863 
Row_Bus_Util =  0.017992 
CoL_Bus_Util = 0.044008 
Either_Row_CoL_Bus_Util = 0.052707 
Issued_on_Two_Bus_Simul_Util = 0.009292 
issued_two_Eff = 0.176303 
queue_avg = 0.957050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.95705
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 2): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126316 n_act=1198 n_pre=1182 n_ref_event=0 n_req=4025 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2426 bw_util=0.04369
n_activity=11491 dram_eff=0.5066
bk0: 192a 130159i bk1: 192a 129804i bk2: 192a 130137i bk3: 192a 130067i bk4: 248a 128974i bk5: 248a 128075i bk6: 257a 128357i bk7: 257a 128669i bk8: 232a 129227i bk9: 233a 129211i bk10: 192a 129206i bk11: 192a 129517i bk12: 192a 130354i bk13: 192a 129761i bk14: 192a 129389i bk15: 192a 129883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702360
Row_Buffer_Locality_read = 0.785272
Row_Buffer_Locality_write = 0.255556
Bank_Level_Parallism = 5.872057
Bank_Level_Parallism_Col = 4.193341
Bank_Level_Parallism_Ready = 1.982649
write_to_read_ratio_blp_rw_average = 0.385380
GrpLevelPara = 2.593653 

BW Util details:
bwutil = 0.043693 
total_CMD = 133226 
util_bw = 5821 
Wasted_Col = 4528 
Wasted_Row = 695 
Idle = 122182 

BW Util Bottlenecks: 
RCDc_limit = 4108 
RCDWRc_limit = 1825 
WTRc_limit = 2992 
RTWc_limit = 5867 
CCDLc_limit = 2664 
rwq = 0 
CCDLc_limit_alone = 2139 
WTRc_limit_alone = 2727 
RTWc_limit_alone = 5607 

Commands details: 
total_CMD = 133226 
n_nop = 126316 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2426 
n_act = 1198 
n_pre = 1182 
n_ref = 0 
n_req = 4025 
total_req = 5821 

Dual Bus Interface Util: 
issued_total_row = 2380 
issued_total_col = 5821 
Row_Bus_Util =  0.017864 
CoL_Bus_Util = 0.043693 
Either_Row_CoL_Bus_Util = 0.051867 
Issued_on_Two_Bus_Simul_Util = 0.009690 
issued_two_Eff = 0.186831 
queue_avg = 0.929638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.929638
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126191 n_act=1199 n_pre=1183 n_ref_event=0 n_req=4038 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2477 bw_util=0.04408
n_activity=11475 dram_eff=0.5117
bk0: 192a 130091i bk1: 192a 129410i bk2: 193a 129749i bk3: 192a 130074i bk4: 248a 128753i bk5: 249a 128580i bk6: 257a 128163i bk7: 256a 128060i bk8: 232a 128411i bk9: 232a 128968i bk10: 192a 129354i bk11: 192a 129840i bk12: 192a 129767i bk13: 192a 129440i bk14: 192a 129444i bk15: 192a 129925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703071
Row_Buffer_Locality_read = 0.788513
Row_Buffer_Locality_write = 0.251944
Bank_Level_Parallism = 6.119356
Bank_Level_Parallism_Col = 4.353371
Bank_Level_Parallism_Ready = 2.112057
write_to_read_ratio_blp_rw_average = 0.405675
GrpLevelPara = 2.636145 

BW Util details:
bwutil = 0.044075 
total_CMD = 133226 
util_bw = 5872 
Wasted_Col = 4600 
Wasted_Row = 579 
Idle = 122175 

BW Util Bottlenecks: 
RCDc_limit = 4111 
RCDWRc_limit = 2051 
WTRc_limit = 2944 
RTWc_limit = 6826 
CCDLc_limit = 2827 
rwq = 0 
CCDLc_limit_alone = 2077 
WTRc_limit_alone = 2586 
RTWc_limit_alone = 6434 

Commands details: 
total_CMD = 133226 
n_nop = 126191 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2477 
n_act = 1199 
n_pre = 1183 
n_ref = 0 
n_req = 4038 
total_req = 5872 

Dual Bus Interface Util: 
issued_total_row = 2382 
issued_total_col = 5872 
Row_Bus_Util =  0.017879 
CoL_Bus_Util = 0.044075 
Either_Row_CoL_Bus_Util = 0.052805 
Issued_on_Two_Bus_Simul_Util = 0.009150 
issued_two_Eff = 0.173276 
queue_avg = 1.050065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=1.05007
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 2): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126214 n_act=1211 n_pre=1195 n_ref_event=0 n_req=4035 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2467 bw_util=0.044
n_activity=11361 dram_eff=0.516
bk0: 193a 129417i bk1: 193a 129633i bk2: 193a 128940i bk3: 192a 129687i bk4: 248a 128329i bk5: 248a 128574i bk6: 256a 128520i bk7: 256a 128145i bk8: 232a 128774i bk9: 232a 129174i bk10: 192a 129623i bk11: 192a 129843i bk12: 192a 130038i bk13: 192a 129526i bk14: 192a 129475i bk15: 192a 129742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699876
Row_Buffer_Locality_read = 0.780854
Row_Buffer_Locality_write = 0.270312
Bank_Level_Parallism = 6.264212
Bank_Level_Parallism_Col = 4.487795
Bank_Level_Parallism_Ready = 2.122484
write_to_read_ratio_blp_rw_average = 0.389732
GrpLevelPara = 2.678757 

BW Util details:
bwutil = 0.044000 
total_CMD = 133226 
util_bw = 5862 
Wasted_Col = 4415 
Wasted_Row = 612 
Idle = 122337 

BW Util Bottlenecks: 
RCDc_limit = 4171 
RCDWRc_limit = 1805 
WTRc_limit = 3028 
RTWc_limit = 6962 
CCDLc_limit = 2842 
rwq = 0 
CCDLc_limit_alone = 2040 
WTRc_limit_alone = 2696 
RTWc_limit_alone = 6492 

Commands details: 
total_CMD = 133226 
n_nop = 126214 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2467 
n_act = 1211 
n_pre = 1195 
n_ref = 0 
n_req = 4035 
total_req = 5862 

Dual Bus Interface Util: 
issued_total_row = 2406 
issued_total_col = 5862 
Row_Bus_Util =  0.018060 
CoL_Bus_Util = 0.044000 
Either_Row_CoL_Bus_Util = 0.052632 
Issued_on_Two_Bus_Simul_Util = 0.009428 
issued_two_Eff = 0.179122 
queue_avg = 0.994798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.994798
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126175 n_act=1245 n_pre=1229 n_ref_event=0 n_req=4037 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2477 bw_util=0.04408
n_activity=11480 dram_eff=0.5115
bk0: 192a 129667i bk1: 192a 129749i bk2: 192a 129556i bk3: 192a 130091i bk4: 248a 128273i bk5: 248a 128512i bk6: 256a 128344i bk7: 256a 128502i bk8: 232a 129079i bk9: 232a 129109i bk10: 192a 129642i bk11: 192a 129548i bk12: 193a 129734i bk13: 193a 129685i bk14: 193a 129712i bk15: 192a 129988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691603
Row_Buffer_Locality_read = 0.781443
Row_Buffer_Locality_write = 0.216511
Bank_Level_Parallism = 6.056315
Bank_Level_Parallism_Col = 4.196614
Bank_Level_Parallism_Ready = 2.048876
write_to_read_ratio_blp_rw_average = 0.380931
GrpLevelPara = 2.528261 

BW Util details:
bwutil = 0.044075 
total_CMD = 133226 
util_bw = 5872 
Wasted_Col = 4485 
Wasted_Row = 617 
Idle = 122252 

BW Util Bottlenecks: 
RCDc_limit = 4156 
RCDWRc_limit = 1957 
WTRc_limit = 3053 
RTWc_limit = 5411 
CCDLc_limit = 2804 
rwq = 0 
CCDLc_limit_alone = 2089 
WTRc_limit_alone = 2668 
RTWc_limit_alone = 5081 

Commands details: 
total_CMD = 133226 
n_nop = 126175 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2477 
n_act = 1245 
n_pre = 1229 
n_ref = 0 
n_req = 4037 
total_req = 5872 

Dual Bus Interface Util: 
issued_total_row = 2474 
issued_total_col = 5872 
Row_Bus_Util =  0.018570 
CoL_Bus_Util = 0.044075 
Either_Row_CoL_Bus_Util = 0.052925 
Issued_on_Two_Bus_Simul_Util = 0.009720 
issued_two_Eff = 0.183662 
queue_avg = 0.942113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.942113
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126208 n_act=1198 n_pre=1182 n_ref_event=0 n_req=4037 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2476 bw_util=0.04407
n_activity=11401 dram_eff=0.515
bk0: 192a 129944i bk1: 192a 129621i bk2: 192a 129603i bk3: 192a 129777i bk4: 248a 128313i bk5: 248a 128085i bk6: 256a 128963i bk7: 256a 128593i bk8: 233a 128878i bk9: 233a 128760i bk10: 193a 129880i bk11: 192a 129526i bk12: 192a 130018i bk13: 192a 129765i bk14: 192a 129317i bk15: 192a 129784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703245
Row_Buffer_Locality_read = 0.788218
Row_Buffer_Locality_write = 0.253894
Bank_Level_Parallism = 6.081726
Bank_Level_Parallism_Col = 4.351946
Bank_Level_Parallism_Ready = 2.136774
write_to_read_ratio_blp_rw_average = 0.411164
GrpLevelPara = 2.629080 

BW Util details:
bwutil = 0.044068 
total_CMD = 133226 
util_bw = 5871 
Wasted_Col = 4382 
Wasted_Row = 735 
Idle = 122238 

BW Util Bottlenecks: 
RCDc_limit = 4140 
RCDWRc_limit = 1867 
WTRc_limit = 2200 
RTWc_limit = 6446 
CCDLc_limit = 2524 
rwq = 0 
CCDLc_limit_alone = 1872 
WTRc_limit_alone = 1981 
RTWc_limit_alone = 6013 

Commands details: 
total_CMD = 133226 
n_nop = 126208 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2476 
n_act = 1198 
n_pre = 1182 
n_ref = 0 
n_req = 4037 
total_req = 5871 

Dual Bus Interface Util: 
issued_total_row = 2380 
issued_total_col = 5871 
Row_Bus_Util =  0.017864 
CoL_Bus_Util = 0.044068 
Either_Row_CoL_Bus_Util = 0.052677 
Issued_on_Two_Bus_Simul_Util = 0.009255 
issued_two_Eff = 0.175691 
queue_avg = 1.047153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04715
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 1): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126246 n_act=1211 n_pre=1195 n_ref_event=0 n_req=4035 n_rd=3396 n_rd_L2_A=0 n_write=0 n_wr_bk=2461 bw_util=0.04396
n_activity=11146 dram_eff=0.5255
bk0: 192a 129937i bk1: 192a 129818i bk2: 192a 130144i bk3: 192a 129705i bk4: 249a 128531i bk5: 249a 127860i bk6: 257a 128268i bk7: 256a 128517i bk8: 232a 128760i bk9: 233a 128415i bk10: 192a 129943i bk11: 192a 129995i bk12: 192a 130121i bk13: 192a 129620i bk14: 192a 130162i bk15: 192a 129991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699876
Row_Buffer_Locality_read = 0.785630
Row_Buffer_Locality_write = 0.244131
Bank_Level_Parallism = 6.083218
Bank_Level_Parallism_Col = 4.231704
Bank_Level_Parallism_Ready = 2.037903
write_to_read_ratio_blp_rw_average = 0.388616
GrpLevelPara = 2.633879 

BW Util details:
bwutil = 0.043963 
total_CMD = 133226 
util_bw = 5857 
Wasted_Col = 4415 
Wasted_Row = 555 
Idle = 122399 

BW Util Bottlenecks: 
RCDc_limit = 4108 
RCDWRc_limit = 1817 
WTRc_limit = 2842 
RTWc_limit = 6063 
CCDLc_limit = 2646 
rwq = 0 
CCDLc_limit_alone = 1997 
WTRc_limit_alone = 2543 
RTWc_limit_alone = 5713 

Commands details: 
total_CMD = 133226 
n_nop = 126246 
Read = 3396 
Write = 0 
L2_Alloc = 0 
L2_WB = 2461 
n_act = 1211 
n_pre = 1195 
n_ref = 0 
n_req = 4035 
total_req = 5857 

Dual Bus Interface Util: 
issued_total_row = 2406 
issued_total_col = 5857 
Row_Bus_Util =  0.018060 
CoL_Bus_Util = 0.043963 
Either_Row_CoL_Bus_Util = 0.052392 
Issued_on_Two_Bus_Simul_Util = 0.009630 
issued_two_Eff = 0.183811 
queue_avg = 0.960653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.960653
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 2): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126246 n_act=1199 n_pre=1183 n_ref_event=0 n_req=4037 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2472 bw_util=0.04404
n_activity=11296 dram_eff=0.5194
bk0: 192a 129646i bk1: 192a 129616i bk2: 193a 130081i bk3: 193a 130068i bk4: 248a 128583i bk5: 249a 127989i bk6: 256a 128083i bk7: 256a 128703i bk8: 232a 129162i bk9: 232a 128728i bk10: 192a 129694i bk11: 192a 129752i bk12: 192a 129919i bk13: 192a 129746i bk14: 192a 130061i bk15: 192a 130050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702997
Row_Buffer_Locality_read = 0.794698
Row_Buffer_Locality_write = 0.218069
Bank_Level_Parallism = 6.079305
Bank_Level_Parallism_Col = 4.324549
Bank_Level_Parallism_Ready = 2.061701
write_to_read_ratio_blp_rw_average = 0.393723
GrpLevelPara = 2.633148 

BW Util details:
bwutil = 0.044038 
total_CMD = 133226 
util_bw = 5867 
Wasted_Col = 4298 
Wasted_Row = 654 
Idle = 122407 

BW Util Bottlenecks: 
RCDc_limit = 3865 
RCDWRc_limit = 1925 
WTRc_limit = 2767 
RTWc_limit = 6235 
CCDLc_limit = 2571 
rwq = 0 
CCDLc_limit_alone = 1985 
WTRc_limit_alone = 2488 
RTWc_limit_alone = 5928 

Commands details: 
total_CMD = 133226 
n_nop = 126246 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2472 
n_act = 1199 
n_pre = 1183 
n_ref = 0 
n_req = 4037 
total_req = 5867 

Dual Bus Interface Util: 
issued_total_row = 2382 
issued_total_col = 5867 
Row_Bus_Util =  0.017879 
CoL_Bus_Util = 0.044038 
Either_Row_CoL_Bus_Util = 0.052392 
Issued_on_Two_Bus_Simul_Util = 0.009525 
issued_two_Eff = 0.181805 
queue_avg = 0.980229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.980229
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 1): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133226 n_nop=126225 n_act=1226 n_pre=1210 n_ref_event=0 n_req=4038 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2481 bw_util=0.04411
n_activity=11497 dram_eff=0.5111
bk0: 192a 129431i bk1: 193a 129822i bk2: 192a 129633i bk3: 192a 129710i bk4: 248a 128607i bk5: 248a 128286i bk6: 256a 128661i bk7: 256a 128720i bk8: 232a 129553i bk9: 232a 128917i bk10: 192a 129984i bk11: 192a 129517i bk12: 192a 130133i bk13: 192a 130188i bk14: 193a 129306i bk15: 193a 130147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696384
Row_Buffer_Locality_read = 0.784389
Row_Buffer_Locality_write = 0.231726
Bank_Level_Parallism = 5.879407
Bank_Level_Parallism_Col = 4.128287
Bank_Level_Parallism_Ready = 2.041525
write_to_read_ratio_blp_rw_average = 0.387142
GrpLevelPara = 2.560491 

BW Util details:
bwutil = 0.044106 
total_CMD = 133226 
util_bw = 5876 
Wasted_Col = 4470 
Wasted_Row = 716 
Idle = 122164 

BW Util Bottlenecks: 
RCDc_limit = 4145 
RCDWRc_limit = 1871 
WTRc_limit = 2569 
RTWc_limit = 5638 
CCDLc_limit = 2474 
rwq = 0 
CCDLc_limit_alone = 1923 
WTRc_limit_alone = 2320 
RTWc_limit_alone = 5336 

Commands details: 
total_CMD = 133226 
n_nop = 126225 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2481 
n_act = 1226 
n_pre = 1210 
n_ref = 0 
n_req = 4038 
total_req = 5876 

Dual Bus Interface Util: 
issued_total_row = 2436 
issued_total_col = 5876 
Row_Bus_Util =  0.018285 
CoL_Bus_Util = 0.044106 
Either_Row_CoL_Bus_Util = 0.052550 
Issued_on_Two_Bus_Simul_Util = 0.009840 
issued_two_Eff = 0.187259 
queue_avg = 0.913005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.913005

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33120, Miss = 31320, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 33520, Miss = 31334, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 33110, Miss = 31321, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33402, Miss = 31319, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 33149, Miss = 31327, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 33493, Miss = 31320, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 33211, Miss = 31320, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 33461, Miss = 31321, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 33226, Miss = 31319, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 33508, Miss = 31328, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 33164, Miss = 31320, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 33418, Miss = 31320, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32995, Miss = 31321, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 33333, Miss = 31320, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 33120, Miss = 31328, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 33442, Miss = 31312, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 33165, Miss = 31320, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 33482, Miss = 31327, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 33154, Miss = 31320, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 33118, Miss = 31326, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 33205, Miss = 31321, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32933, Miss = 31319, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 33158, Miss = 31334, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32902, Miss = 31321, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 33251, Miss = 31312, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32909, Miss = 31321, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 33284, Miss = 31320, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32961, Miss = 31328, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 33240, Miss = 31320, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32997, Miss = 31320, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 33310, Miss = 31217, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 33001, Miss = 31320, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 33227, Miss = 31185, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 32951, Miss = 31313, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 33236, Miss = 31184, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32992, Miss = 31334, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 33209, Miss = 31185, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 32948, Miss = 31319, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 33180, Miss = 31192, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 33008, Miss = 31319, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 33372, Miss = 31293, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 33017, Miss = 31321, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 33430, Miss = 31302, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 33020, Miss = 31328, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 33434, Miss = 31310, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 33012, Miss = 31320, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 33448, Miss = 31317, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 33011, Miss = 31320, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 33411, Miss = 31316, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 33067, Miss = 31320, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 33383, Miss = 31311, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 33166, Miss = 31320, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 33439, Miss = 31317, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 33142, Miss = 31326, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 33463, Miss = 31321, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 33063, Miss = 31319, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 33441, Miss = 31328, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 33097, Miss = 31320, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 33412, Miss = 31320, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 33164, Miss = 31321, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 33360, Miss = 31313, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 33136, Miss = 31329, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 33435, Miss = 31320, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 33141, Miss = 31320, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2125557
L2_total_cache_misses = 2003859
L2_total_cache_miss_rate = 0.9427
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 101651
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 62112
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62767
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1832489
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 168189
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 62112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1895256
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2328309
icnt_total_pkts_simt_to_mem=2281725
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2281725
Req_Network_cycles = 177426
Req_Network_injected_packets_per_cycle =      12.8602 
Req_Network_conflicts_per_cycle =       3.7264
Req_Network_conflicts_per_cycle_util =       4.0986
Req_Bank_Level_Parallism =      14.1445
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.0897
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2009

Reply_Network_injected_packets_num = 2328309
Reply_Network_cycles = 177426
Reply_Network_injected_packets_per_cycle =       13.1227
Reply_Network_conflicts_per_cycle =        7.5382
Reply_Network_conflicts_per_cycle_util =       8.2152
Reply_Bank_Level_Parallism =      14.3014
Reply_Network_in_buffer_full_per_cycle =       0.0063
Reply_Network_in_buffer_avg_util =       4.1788
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1640
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 42 sec (1542 sec)
gpgpu_simulation_rate = 155999 (inst/sec)
gpgpu_simulation_rate = 115 (cycle/sec)
gpgpu_silicon_slowdown = 9843478x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40676c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: Finding dominators for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: Finding postdominators for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: reconvergence points for _Z15kernel_l2wb_pctv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb760 (sad.3.sm_70.ptx:73) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb780 (sad.3.sm_70.ptx:83) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15kernel_l2wb_pctv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15kernel_l2wb_pctv'.
GPGPU-Sim PTX: pushing kernel '_Z15kernel_l2wb_pctv' to stream 0, gridDim= (11,9,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z15kernel_l2wb_pctv'
Destroy streams for kernel 3: size 0
kernel_name = _Z15kernel_l2wb_pctv 
kernel_launch_uid = 3 
gpu_sim_cycle = 5082
gpu_sim_insn = 228294
gpu_ipc =      44.9221
gpu_tot_sim_cycle = 182508
gpu_tot_sim_insn = 240779682
gpu_tot_ipc =    1319.2828
gpu_tot_issued_cta = 1782
gpu_occupancy = 7.3889% 
gpu_tot_occupancy = 45.9809% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1120
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =      12.5021
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =      14.1445
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =     462.1204 GB/Sec
gpu_total_sim_rate=155642
############## bottleneck_stats #############
cycles: core 5082, icnt 5082, l2 5082, dram 3816
gpu_ipc	44.922
gpu_tot_issued_cta = 1782, average cycles = 3
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 31 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.005	80
L1D data util	0.000	0	0.000	3
L1D tag util	0.000	0	0.000	3
L2 data util	0.000	0	0.000	3
L2 tag util	0.000	0	0.000	3
n_l2_access	 0
icnt s2m util	0.000	0	0.000	3	flits per packet: -nan
icnt m2s util	0.000	0	0.000	3	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.001	24	0.003	8


n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.250
smem size	0.000
thread slot	1.000
TB slot    	0.500
L1I tag util	0.010	80	0.016	3

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.003	80	0.005	3
sp pipe util	0.000	0	0.000	3
sfu pipe util	0.000	0	0.000	3
ldst mem cycle	0.000	0	0.000	3

smem port	0.000	0

n_reg_bank	16
reg port	0.001	16	0.002	1
L1D tag util	0.000	0	0.000	1
L1D fill util	0.000	0	0.000	1
n_l1d_mshr	4096
L1D mshr util	0.000	0
n_l1d_missq	16
L1D missq util	0.000	0
L1D hit rate	-nan
L1D miss rate	-nan
L1D rsfail rate	-nan
L2 tag util	0.000	0	0.000	1
L2 fill util	0.000	0	0.000	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	1
L2 missq util	0.000	0	0.000	1
L2 hit rate	-nan
L2 miss rate	-nan
L2 rsfail rate	-nan

dram activity	0.007	24	0.022	9

load trans eff	-nan
load trans sz	-nan
load_useful_bytes 0, load_transaction_bytes 0, icnt_m2s_bytes 0
n_gmem_load_insns 0, n_gmem_load_accesses 0
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.000

run 0.268, fetch 0.088, sync 0.166, control 0.011, data 0.467, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 39492, Miss = 28737, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 39492, Miss = 28703, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 39492, Miss = 28688, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 36396, Miss = 25829, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 36396, Miss = 25868, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 36396, Miss = 25888, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 36396, Miss = 25840, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 36396, Miss = 25762, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 36396, Miss = 25788, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 36396, Miss = 25855, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 36396, Miss = 25792, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 36396, Miss = 25814, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 36396, Miss = 25908, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 36396, Miss = 25886, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 36396, Miss = 25816, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 36396, Miss = 25851, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 36396, Miss = 25905, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 36396, Miss = 25855, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 36396, Miss = 25834, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 36396, Miss = 25842, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 36396, Miss = 25866, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 36396, Miss = 25842, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 36396, Miss = 25831, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 36396, Miss = 25847, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 36396, Miss = 25895, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 36396, Miss = 25838, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36396, Miss = 25649, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36396, Miss = 25851, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 36396, Miss = 25739, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 36396, Miss = 25827, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 36396, Miss = 25856, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 36396, Miss = 25868, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 36396, Miss = 25883, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 36396, Miss = 25863, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 36396, Miss = 25793, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 36396, Miss = 25831, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 36396, Miss = 25794, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 36396, Miss = 25906, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 36396, Miss = 25836, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 36396, Miss = 25829, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 36396, Miss = 25852, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 36396, Miss = 25869, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 36396, Miss = 25884, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 36396, Miss = 25834, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 36396, Miss = 25830, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 36396, Miss = 25905, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 36396, Miss = 25935, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 36396, Miss = 25872, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 36396, Miss = 25904, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 36396, Miss = 25869, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 36396, Miss = 25856, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 36396, Miss = 25837, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 36396, Miss = 25898, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 36396, Miss = 25789, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 36396, Miss = 25729, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 36396, Miss = 25834, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 36396, Miss = 25826, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 36396, Miss = 25891, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 36396, Miss = 25943, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 36396, Miss = 25812, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 36396, Miss = 25845, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 36396, Miss = 25800, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 36396, Miss = 25780, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 36396, Miss = 25834, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 37827, Miss = 27418, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 37827, Miss = 27465, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 37827, Miss = 27460, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 37827, Miss = 27419, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 37827, Miss = 27471, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 37827, Miss = 27531, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 37827, Miss = 27412, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 37827, Miss = 27485, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 37827, Miss = 27425, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 37827, Miss = 27539, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 37827, Miss = 27488, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 37827, Miss = 27558, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 37827, Miss = 27470, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 37827, Miss = 27432, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 37827, Miss = 27472, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 37827, Miss = 27513, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2943864
	L1D_total_cache_misses = 2102091
	L1D_total_cache_miss_rate = 0.7141
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.064
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15528
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8159745
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 841773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 125520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81315
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8159745
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15528
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1895256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048608
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1895256

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
2860, 2857, 2857, 2857, 2839, 2839, 2839, 2839, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 2467, 
gpgpu_n_tot_thrd_icount = 255046176
gpgpu_n_tot_w_icount = 7970193
gpgpu_n_stall_shd_mem = 9440172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 168189
gpgpu_n_mem_write_global = 2098008
gpgpu_n_mem_texture = 15528
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28462896
gpgpu_n_store_insn = 2900700
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 424512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1910304
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 199584
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26413470	W0_Idle:801034	W0_Scoreboard:17049559	W1:9009	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1910304	W29:1997424	W30:0	W31:0	W32:4053456
single_issue_nums: WS0:2012507	WS1:2012210	WS2:1972738	WS3:1972738	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1345512 {8:168189,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 77432256 {8:202752,40:1895256,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 124224 {8:15528,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6727560 {40:168189,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16784064 {8:2098008,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2484480 {40:62112,}
maxmflatency = 1605 
max_icnt2mem_latency = 740 
maxmrqlatency = 689 
max_icnt2sh_latency = 1059 
averagemflatency = 296 
avg_icnt2mem_latency = 33 
avg_mrq_latency = 43 
avg_icnt2sh_latency = 22 
mrq_lat_table:28366 	16713 	6622 	5572 	10313 	33442 	16718 	9384 	1983 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1816979 	179878 	314105 	17347 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	113090 	59210 	18331 	1542491 	431495 	62333 	25159 	25938 	3678 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1659891 	158433 	127721 	118420 	99082 	81690 	36188 	19753 	27052 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	205 	117 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        14        17        14        12        11        11        11        12        12        15        18        18        20        22        17 
dram[1]:        20        11        17        13        18        10        11        11        14        15        15        17        17        20        26        18 
dram[2]:        18        18        17        15        16        13        10        12        14        18        19        17        13        18        18        16 
dram[3]:        18        17        18        13        14        11        13        11        17        18        19        18        13        18        17        18 
dram[4]:        18        19        18        15        10        12        12        11        17        22        19        22        14        18        17        18 
dram[5]:        16        16        16        20        14        11        15        22        21        22        18        22        12        15        17        14 
dram[6]:        11        16        16        18        18        12        12        22        21        12        18        26        12        15        17        14 
dram[7]:        11        18        17        18        18        11        12        22        22        17        18        18        18        15        13        15 
dram[8]:        11        15        16        21        18        14        14        22        13        13        15        18        18        15        15        16 
dram[9]:        15        13        11        20        18        12        13        18        18        14        14        18        18        16        14        15 
dram[10]:        24        13        11        19        18        12        15        14        18        14        14        18        18        16        16        16 
dram[11]:        16         9        16        15        18        12        12        14        18        16        14        16        17        16        13        16 
dram[12]:        20        14        23        15        18        12        11        18        16        18        18        16        16        16        14        16 
dram[13]:        20        15        23        15        12        10        16        14        16        18        18        17        12        17        13        16 
dram[14]:        21        15        23        25        13        14        10        16        16        16        14        20        12        14        11        16 
dram[15]:        13        15        21        25        13        14        11        16        13        14        14        24        18        13        15        16 
dram[16]:        14        19        22        25        13        10        11        16        14        14        14        21        18        15        20        14 
dram[17]:        16        12        13        28        13         9        11        16        13        13         9        18        18        18        20        14 
dram[18]:        19        13        10        28        10        16        11        13        17        13        14        18        16        18        20        16 
dram[19]:        20        11        14        28        12        12        12        13        18        13        14        16        19        18        18        20 
dram[20]:        20        16        23        23        12        13        11        20        18        13        14        10        19        18        16        16 
dram[21]:        20        14        23        16        16        12        11        20        13        11        17        14        12        18        17        20 
dram[22]:        22        14        23        19        11        11        11        13        13        11        13        16        12        15        11        20 
dram[23]:        21        14        23        27        10        12        10        11        14        11        11        14        16        10        15        20 
dram[24]:        13        16        24        27        11        11        13        11        14        10        11        15        18         9        20        17 
dram[25]:        13        13        23        27         9        11        12        12        11        10        15        14        18        12        20        16 
dram[26]:        16        14        14        27        10        14        12        12        13        10        15        14        19        10        20        20 
dram[27]:        19         9        11        28        18        11        10        10        13        13        15        12        18        11        20        20 
dram[28]:        16        14        14        20        10        12        12        10        13        13        15        12        18        12        14        20 
dram[29]:        16        14        14        19        13        12        12        12        13        13        15        12        18        16        15        20 
dram[30]:        17        14        14        16         9        12        11        10        17        13        13        13        15        18        13        20 
dram[31]:        17        14        14        16        11        13        10        15        17        10        18        14        15        18        20        20 
maximum service time to same row:
dram[0]:      5700      5680      5690      5686      5679      5706      5707      5683      5682      5710      5714      5676      5695      5702      5687      5726 
dram[1]:      5699      5732      5735      5679      5683      5716      5691      5682      5702      5692      5710      5698      5720      5687      5680      5684 
dram[2]:      5686      5679      5676      5682      5703      5692      5694      5695      5707      5704      5680      5706      5691      5684      5728      5710 
dram[3]:      5710      5687      5694      5734      5715      5679      5683      5690      5688      5682      5706      5714      5680      5702      5691      5684 
dram[4]:      5735      5698      5691      5679      5680      5687      5730      5684      5683      5710      5711      5682      5688      5703      5694      5732 
dram[5]:      5679      5686      5730      5688      5706      5720      5684      5676      5687      5704      5698      5695      5692      5699      5700      5683 
dram[6]:      5696      5734      5682      5680      5679      5688      5690      5712      5711      5694      5684      5719      5692      5683      5687      5676 
dram[7]:      5676      5706      5691      5698      5723      5687      5680      5716      5679      5684      5686      5692      5699      5703      5683      5682 
dram[8]:      5736      5695      5696      5731      5699      5679      5686      5687      5683      5727      5714      5682      5680      5706      5691      5684 
dram[9]:      5703      5683      5684      5686      5679      5727      5714      5696      5690      5680      5692      5676      5695      5699      5682      5723 
dram[10]:      5692      5731      5720      5710      5682      5680      5679      5676      5684      5707      5700      5718      5719      5683      5690      5686 
dram[11]:      5683      5679      5696      5700      5736      5690      5686      5714      5715      5682      5680      5695      5691      5684      5728      5692 
dram[12]:      5728      5700      5696      5732      5699      5679      5680      5682      5683      5684      5723      5695      5704      5719      5676      5690 
dram[13]:      5719      5694      5698      5699      5682      5683      5724      5676      5700      5696      5679      5680      5687      5688      5692      5734 
dram[14]:      5680      5687      5736      5684      5694      5708      5683      5682      5676      5690      5699      5698      5718      5703      5686      5679 
dram[15]:      5694      5732      5679      5676      5688      5680      5686      5727      5702      5684      5696      5720      5683      5692      5723      5687 
dram[16]:      5743      5687      5676      5730      5719      5692      5680      5711      5691      5679      5683      5682      5686      5728      5688      5695 
dram[17]:      5703      5691      5696      5698      5692      5707      5687      5683      5676      5720      5719      5695      5679      5680      5682      5731 
dram[18]:      5691      5714      5732      5679      5680      5716      5707      5695      5683      5684      5694      5690      5726      5700      5686      5710 
dram[19]:      5687      5694      5692      5704      5711      5680      5679      5676      5707      5699      5695      5712      5684      5686      5703      5683 
dram[20]:      5708      5686      5679      5742      5727      5688      5692      5716      5695      5680      5700      5702      5682      5683      5718      5676 
dram[21]:      5740      5676      5700      5702      5682      5688      5708      5680      5679      5683      5723      5686      5698      5712      5687      5728 
dram[22]:      5698      5688      5703      5696      5682      5707      5692      5683      5695      5710      5679      5680      5687      5676      5690      5723 
dram[23]:      5679      5734      5692      5683      5702      5696      5684      5716      5724      5676      5695      5723      5715      5691      5682      5699 
dram[24]:      5692      5712      5679      5702      5722      5680      5684      5723      5704      5694      5690      5710      5682      5696      5687      5676 
dram[25]:      5740      5676      5690      5743      5704      5706      5692      5698      5682      5715      5724      5680      5684      5723      5679      5702 
dram[26]:      5715      5698      5691      5690      5699      5722      5696      5682      5680      5684      5702      5687      5707      5679      5683      5716 
dram[27]:      5684      5736      5687      5683      5690      5676      5695      5696      5703      5680      5682      5726      5711      5691      5679      5688 
dram[28]:      5686      5684      5702      5698      5712      5679      5683      5719      5720      5687      5699      5715      5680      5692      5727      5682 
dram[29]:      5743      5679      5680      5735      5723      5682      5699      5698      5691      5690      5715      5712      5683      5706      5694      5684 
dram[30]:      5727      5676      5692      5691      5679      5707      5722      5683      5682      5702      5684      5680      5695      5696      5687      5740 
dram[31]:      5690      5691      5738      5703      5682      5704      5687      5686      5692      5694      5679      5722      5714      5680      5676      5699 
average row accesses per activate:
dram[0]:  3.333333  3.469697  3.645161  3.546875  3.229885  3.325843  3.307692  3.443182  2.969072  3.455696  3.391304  4.035714  3.625000  3.411765  3.523077  3.304348 
dram[1]:  3.688524  3.629032  3.741935  3.539683  3.133333  3.094737  3.102041  3.370786  3.108696  3.345238  3.314286  3.441176  3.164384  3.523077  3.328571  3.093333 
dram[2]:  3.388060  3.388060  3.948276  3.275362  3.042105  3.223404  2.970297  3.329670  2.840000  3.279070  3.175676  3.026667  3.468750  3.847458  3.725806  3.239437 
dram[3]:  3.242857  3.915254  3.965517  3.205479  3.097826  3.000000  3.258065  3.200000  3.155555  3.089888  3.318841  3.645161  3.454545  3.454545  3.225352  3.800000 
dram[4]:  3.382353  3.484848  3.578125  3.267606  3.053191  3.390805  3.388889  3.482759  2.909091  3.618421  3.289855  3.538461  3.121622  3.393939  3.409091  3.222222 
dram[5]:  3.304348  3.645161  3.352941  3.367647  3.235955  3.117021  3.081633  3.359550  3.144444  3.088889  2.911392  3.741935  3.000000  3.454545  3.347826  3.175676 
dram[6]:  3.154930  3.555556  3.242857  3.562500  3.325581  3.186813  3.564706  3.210526  2.871287  3.087912  3.108108  3.342857  3.000000  3.164384  3.066667  3.260870 
dram[7]:  3.242857  3.750000  3.067568  3.603175  3.452381  3.030928  3.477273  3.355556  3.364706  3.043956  3.208333  3.285714  3.619048  3.067568  3.619048  3.484848 
dram[8]:  3.250000  3.531250  3.619048  3.314286  3.317647  3.000000  3.225806  3.154639  3.122222  2.777778  2.912500  3.515625  3.553846  3.260870  3.432836  3.447761 
dram[9]:  3.411765  3.257143  3.225352  3.362319  3.341177  3.452381  3.583333  3.426966  3.031579  3.226191  2.864197  3.770492  3.915254  3.402985  3.314286  3.523077 
dram[10]:  3.382353  3.026316  3.123288  3.946429  3.376471  3.063158  2.859813  3.871795  3.213483  2.916667  2.783133  3.250000  3.411765  3.376812  3.397059  3.538461 
dram[11]:  3.109589  3.066667  3.338235  3.222222  3.493976  3.241758  3.010000  3.494253  3.010526  3.032609  3.052632  3.194444  3.816667  3.225352  3.546875  3.816667 
dram[12]:  3.432836  3.382353  3.864407  3.120000  3.364706  3.170213  3.090909  3.112245  2.989474  3.329268  3.253521  3.271429  3.569231  3.562500  3.629032  3.640625 
dram[13]:  2.925000  3.183099  3.012987  3.462687  3.166667  3.040816  3.113402  3.448276  3.097826  3.273809  3.289855  3.447761  3.947368  3.476923  3.338235  3.819672 
dram[14]:  3.515625  3.323529  3.382353  3.476923  3.287356  3.182796  3.239130  3.081633  3.290698  3.134831  2.912500  3.411765  3.376812  3.469697  3.500000  3.417910 
dram[15]:  3.750000  3.461539  3.677419  3.562500  3.108696  3.072917  3.326087  3.244681  3.054945  2.978495  2.936709  3.500000  3.538461  3.367647  3.645161  3.896552 
dram[16]:  3.913793  3.580645  3.515625  3.477612  3.211111  3.215054  2.912621  3.070000  3.151163  3.102273  3.038961  3.562500  3.693548  3.318841  3.737705  3.352941 
dram[17]:  3.650794  3.323529  3.323529  3.219178  3.329412  2.790476  3.092783  3.505747  3.032609  3.044445  3.271429  3.847458  3.931035  3.546875  3.492308  3.693548 
dram[18]:  3.847458  3.417910  3.162162  3.578125  2.887755  3.020833  3.258065  3.315217  3.419753  3.102273  3.140845  3.803279  3.709677  3.271429  3.530303  3.328571 
dram[19]:  3.439394  3.026667  3.083333  3.779661  3.097826  3.314607  3.081633  3.453488  3.512500  2.908163  3.208333  3.515152  3.847458  3.150685  3.569231  3.965517 
dram[20]:  3.612903  3.688524  3.338235  3.982759  2.940000  3.051546  3.082474  3.282609  3.720000  2.875000  3.476923  3.650794  4.185185  3.578125  3.426471  3.609375 
dram[21]:  3.569231  3.783333  3.461539  3.391304  3.266667  2.813084  2.980582  3.523256  3.235294  3.089888  3.300000  3.484848  3.948276  3.358209  3.733333  3.515625 
dram[22]:  4.017544  3.180556  3.530303  3.698413  3.386364  2.950000  2.912621  3.511628  3.626667  3.000000  2.935897  3.816667  3.571429  3.844828  3.484848  3.900000 
dram[23]:  3.847458  3.593750  3.553846  4.071429  3.161290  3.095745  3.236559  3.482759  3.329268  3.136364  3.136986  3.397059  3.523077  3.051948  2.851852  3.619048 
dram[24]:  3.562500  3.476923  4.109091  3.833333  3.303371  2.950495  3.431818  3.382022  3.055556  3.044944  3.000000  3.441176  3.964912  3.318841  3.026667  3.578125 
dram[25]:  3.948276  3.555556  3.813559  4.333333  3.204301  3.129032  3.191489  3.231579  3.270588  3.089888  3.066667  3.693548  3.432836  2.961539  3.197183  3.650794 
dram[26]:  3.866667  3.242857  3.135135  4.103448  2.980000  3.095745  3.157895  3.415730  3.365854  3.151163  3.067568  3.432836  3.847458  3.053333  3.402985  3.661290 
dram[27]:  3.300000  3.242857  3.121622  3.877193  2.911765  2.920000  3.247312  3.060606  3.387500  3.250000  3.169014  3.391304  3.640625  3.222222  3.328571  3.314286 
dram[28]:  3.515625  3.166667  3.913793  3.786885  3.150538  3.020618  3.583333  3.125000  3.451220  3.136364  3.562500  3.148649  4.017544  3.318841  3.025974  3.677419 
dram[29]:  3.484375  3.275362  3.879310  3.682540  2.989691  3.072165  3.123711  3.366667  3.329412  2.989130  3.411765  3.417910  3.454545  3.000000  3.704918  3.816667 
dram[30]:  3.786885  3.097222  3.318841  3.714286  3.206522  3.125000  2.895238  3.662651  3.345679  2.915789  3.515152  3.347826  3.693548  3.750000  3.612903  3.538461 
dram[31]:  3.397059  3.318841  3.164384  3.833333  3.230769  2.900990  2.941748  3.355556  3.304878  3.089888  3.352941  3.500000  3.454545  3.688524  3.078947  3.656250 
average row locality = 129170/38896 = 3.320907
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       192       192       192       192       240       248       256       256       240       232       193       193       193       192       192       192 
dram[1]:       192       192       192       192       240       248       257       256       241       233       192       192       192       192       192       192 
dram[2]:       192       192       192       192       241       249       256       257       240       232       192       192       192       192       192       192 
dram[3]:       193       193       192       193       240       248       256       256       240       232       192       192       192       192       192       192 
dram[4]:       192       192       192       192       240       248       256       256       240       232       192       192       192       193       193       193 
dram[5]:       192       192       192       192       240       248       256       256       240       233       193       193       192       192       192       192 
dram[6]:       192       192       192       192       240       249       257       257       241       232       192       192       192       192       192       192 
dram[7]:       192       192       193       193       241       248       256       256       240       232       192       192       192       192       192       192 
dram[8]:       193       193       192       192       240       248       256       256       240       232       192       192       192       192       193       192 
dram[9]:       192       192       192       192       240       248       256       256       240       232       193       192       193       193       192       192 
dram[10]:       192       192       192       192       240       248       257       256       241       233       192       192       192       192       192       192 
dram[11]:       192       192       192       192       240       249       257       257       240       232       192       192       192       192       192       192 
dram[12]:       192       193       193       193       240       248       256       256       240       232       192       192       192       192       192       192 
dram[13]:       192       192       192       192       240       248       256       256       240       232       192       192       192       193       193       193 
dram[14]:       192       192       192       192       240       248       256       256       240       233       193       193       192       192       192       192 
dram[15]:       192       192       192       192       240       249       257       256       234       233       192       192       192       192       192       192 
dram[16]:       192       192       193       192       241       249       256       256       232       232       192       192       192       192       192       192 
dram[17]:       193       193       192       192       240       248       256       256       232       232       192       192       192       192       193       192 
dram[18]:       192       192       192       192       240       248       256       256       232       232       193       192       192       193       193       192 
dram[19]:       192       192       192       192       240       248       256       256       233       233       193       192       192       192       192       192 
dram[20]:       192       192       192       192       247       249       257       257       232       232       192       192       192       192       192       192 
dram[21]:       192       193       193       193       248       248       256       256       232       232       192       192       192       192       192       192 
dram[22]:       192       193       192       192       248       248       256       256       232       232       192       192       192       193       193       192 
dram[23]:       192       192       192       192       248       248       256       256       232       232       193       193       192       193       192       192 
dram[24]:       192       192       192       192       248       248       257       257       232       233       192       192       192       192       192       192 
dram[25]:       192       192       193       192       248       249       257       256       232       232       192       192       192       192       192       192 
dram[26]:       193       193       193       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[27]:       192       192       192       192       248       248       256       256       232       232       192       192       193       193       193       192 
dram[28]:       192       192       192       192       248       248       256       256       233       233       193       192       192       192       192       192 
dram[29]:       192       192       192       192       249       249       257       256       232       233       192       192       192       192       192       192 
dram[30]:       192       192       193       193       248       249       256       256       232       232       192       192       192       192       192       192 
dram[31]:       192       193       192       192       248       248       256       256       232       232       192       192       192       192       193       193 
total dram reads = 108603
bank skew: 257/192 = 1.34
chip skew: 3396/3387 = 1.00
number of total write accesses:
dram[0]:       141       137       129       131       159       185       175       183       189       162       164       130       152       154       139       138 
dram[1]:       125       126       152       120       165       181       187       174       176       189       151       159       148       139       156       151 
dram[2]:       137       136       145       133       188       213       170       175       165       191       164       134       114       131       149       148 
dram[3]:       134       148       146       158       172       199       177       183       170       165       143       131       139       139       146       141 
dram[4]:       143       143       139       147       182       179       189       183       188       167       137       149       154       124       125       152 
dram[5]:       138       128       132       141       188       176       182       169       169       179       145       152       147       135       147       164 
dram[6]:       123       121       134       141       181       163       181       188       190       190       143       157       135       148       145       126 
dram[7]:       137       130       136       131       186       178       191       176       177       169       147       146       139       135       139       147 
dram[8]:       160       129       135       146       161       175       169       194       157       165       160       128       153       129       147       154 
dram[9]:       149       135       138       154       170       158       175       192       189       154       155       149       148       137       154       139 
dram[10]:       146       145       137       111       183       169       195       181       176       185       150       162       152       155       145       143 
dram[11]:       136       147       137       157       195       184       173       179       173       179       151       145       142       139       133       143 
dram[12]:       149       147       137       154       175       191       189       189       170       157       149       141       156       140       130       161 
dram[13]:       162       130       149       149       171       191       179       170       175       167       137       153       129       131       133       156 
dram[14]:       125       125       140       130       179       189       165       179       169       183       160       152       155       142       147       140 
dram[15]:       125       125       139       140       181       182       195       192       165       173       151       145       145       139       129       130 
dram[16]:       137       118       127       158       183       197       170       195       148       153       159       138       142       141       139       140 
dram[17]:       144       129       130       163       164       169       167       187       182       163       145       135       139       137       135       145 
dram[18]:       129       139       155       141       166       161       183       191       176       161       118       157       148       144       157       155 
dram[19]:       134       133       112       117       175       185       182       162       188       207       149       151       131       143       149       145 
dram[20]:       123       127       137       152       183       187       165       171       179       170       128       144       127       139       159       150 
dram[21]:       157       135       128       157       175       203       193       180       165       163       149       146       143       129       125       127 
dram[22]:       139       141       150       153       193       181       171       178       153       171       145       144       130       118       147       164 
dram[23]:       132       141       144       138       178       168       177       183       161       174       143       148       139       165       150       135 
dram[24]:       138       131       133       146       179       197       179       172       166       149       147       159       128       140       131       139 
dram[25]:       144       125       126       162       194       168       166       195       173       161       145       141       146       149       135       147 
dram[26]:       152       135       147       175       191       161       167       185       170       151       136       145       135       145       142       138 
dram[27]:       147       134       144       108       187       169       180       182       152       161       129       165       156       155       157       151 
dram[28]:       125       135       133       149       175       177       177       173       196       171       140       158       139       139       153       136 
dram[29]:       117       131       129       155       164       194       180       182       195       162       149       137       137       161       131       142 
dram[30]:       153       122       140       160       179       195       184       183       148       171       153       150       142       128       125       147 
dram[31]:       150       141       142       143       176       174       182       175       149       168       141       152       141       129       163       160 
total dram writes = 79297
bank skew: 213/108 = 1.97
chip skew: 2535/2434 = 1.04
average mf latency per bank:
dram[0]:      12215     12717      2668      2612      2566      2421      2511      2473      2381      2523      2355      2549      2443      2460      2532      2528
dram[1]:      13058     14425      2498      2679      2521      2426      2463      2493      2442      2337      2425      2340      2496      2541      2405      2419
dram[2]:      12160     13642      2523      2591      2383      2263      2544      2496      2502      2330      2338      2530      2739      2607      2467      2429
dram[3]:      12283     13489      2480      2439      2459      2327      2512      2460      2493      2516      2487      2560      2533      2570      2475      2498
dram[4]:      12081     13249      2555      2510      2422      2485      2442      2479      2387      2465      2551      2435      2452      2653      2613      2410
dram[5]:      12004     14191      2616      2550      2401      2499      2479      2563      2501      2415      2482      2416      2497      2560      2452      2338
dram[6]:      13911     13796      2620      2549      2435      2571      2506      2457      2396      2336      2475      2376      2570      2439      2475      2600
dram[7]:      12841     13510      2566      2608      2386      2465      2441      2519      2462      2438      2456      2441      2543      2564      2522      2461
dram[8]:      12035     13566      2583      2517      2521      2487      2550      2428      2586      2471      2365      2576      2439      2609      2444      2388
dram[9]:      12674     12651      2560      2452      2473      2617      2547      2450      2384      2554      2399      2437      2497      2550      2414      2488
dram[10]:      12971     12289      2570      2763      2406      2506      2430      2472      2453      2328      2418      2355      2437      2405      2475      2470
dram[11]:      13094     11971      2582      2450      2350      2420      2540      2479      2507      2401      2420      2472      2498      2557      2569      2487
dram[12]:      13100     12081      2552      2476      2452      2373      2432      2444      2508      2529      2411      2488      2395      2540      2566      2363
dram[13]:      12621     13088      2489      2501      2477      2392      2502      2564      2477      2468      2507      2422      2616      2610      2558      2403
dram[14]:      14143     12182      2547      2633      2408      2380      2580      2485      2500      2360      2337      2402      2419      2508      2460      2517
dram[15]:      13964     13485      2572      2551      2411      2418      2426      2418      2506      2413      2401      2444      2497      2528      2606      2587
dram[16]:      13466     13418      2660      2424      2390      2341      2547      2408      2600      2552      2356      2507      2500      2501      2514      2524
dram[17]:      13341     13162      2624      2403      2499      2495      2555      2461      2412      2507      2446      2532      2539      2529      2540      2484
dram[18]:      14291     12702      2447      2547      2500      2534      2493      2392      2458      2487      2655      2367      2481      2440      2371      2382
dram[19]:      13718     12416      2793      2805      2465      2446      2476      2594      2374      2262      2425      2445      2611      2443      2450      2475
dram[20]:      14318     13670      2587      2553      2456      2442      2581      2574      2423      2521      2600      2512      2645      2516      2374      2468
dram[21]:      12731     12868      2625      2484      2477      2356      2430      2505      2499      2510      2449      2492      2527      2573      2620      2625
dram[22]:      13443     12433      2484      2439      2381      2428      2582      2483      2598      2442      2481      2494      2627      2649      2450      2345
dram[23]:      13752     12624      2549      2544      2444      2481      2528      2432      2533      2408      2459      2460      2555      2318      2428      2504
dram[24]:      13648     12785      2627      2523      2468      2339      2506      2525      2515      2562      2477      2399      2641      2523      2592      2504
dram[25]:      13370     13588      2652      2409      2385      2475      2565      2414      2464      2500      2491      2510      2503      2435      2553      2453
dram[26]:      13310     12916      2514      2338      2425      2530      2569      2473      2504      2579      2563      2482      2621      2480      2508      2551
dram[27]:      13420     12982      2551      2826      2442      2510      2500      2473      2614      2504      2606      2339      2448      2375      2416      2424
dram[28]:      14128     13020      2631      2512      2522      2480      2524      2527      2349      2468      2538      2357      2541      2527      2445      2535
dram[29]:      14548     12438      2612      2468      2556      2361      2462      2474      2320      2498      2434      2513      2559      2361      2556      2498
dram[30]:      13615     13592      2522      2406      2469      2387      2476      2478      2600      2460      2437      2446      2550      2610      2614      2474
dram[31]:      12027     12413      2522      2543      2468      2491      2478      2499      2576      2462      2483      2430      2543      2586      2340      2364
maximum mf latency per bank:
dram[0]:       1274      1009       979      1063      1111      1089      1094      1175      1193      1077      1146      1097      1028      1093      1044      1073
dram[1]:       1348      1379      1015      1162      1039      1030      1079       976      1074      1176      1064      1076      1032      1233      1193      1193
dram[2]:       1104      1291      1002      1051      1156      1144      1147      1220      1020      1028      1119      1018       968      1034      1072      1079
dram[3]:       1083      1440      1071      1230      1049       994      1315      1053      1169      1281       984      1149      1058       996      1100      1318
dram[4]:       1093      1253      1039      1107      1170      1520      1275      1315      1251      1036      1063      1133      1107      1197      1124      1045
dram[5]:       1415      1356       942      1120      1189      1070      1008      1082      1304      1368      1115      1190      1091      1071      1062      1117
dram[6]:       1582      1177      1147      1099      1206      1191      1127      1131      1144      1045      1074      1091      1070       974      1024      1047
dram[7]:       1078      1156      1088       940      1158      1071      1241      1128      1101      1041      1035       939      1067       975      1122      1188
dram[8]:       1097      1212      1026      1088      1051      1125      1038      1065      1168      1054      1130       998      1053       986      1131      1019
dram[9]:       1229      1239      1060      1021      1184      1077      1107      1139      1000      1112      1360      1120      1102      1020      1087       932
dram[10]:       1274      1456      1015      1071      1099      1164      1074      1257      1010      1067      1090      1064      1108      1072      1166      1026
dram[11]:       1175      1314      1178      1013      1270      1219      1117      1151      1073      1176      1107      1309      1349      1158      1175      1079
dram[12]:       1251      1330      1058      1113      1181      1080      1247      1293      1354      1286      1090      1133      1352      1140      1106      1029
dram[13]:       1222      1467      1017      1107      1173      1150      1006      1153      1065      1257      1086      1208      1076      1050      1127      1150
dram[14]:       1264      1238      1075      1101      1173      1126      1359      1128      1293      1227      1216      1117      1262      1132      1186      1112
dram[15]:       1093      1522      1123      1291      1222      1081      1328      1018      1048       986      1097      1105      1033      1032      1041      1081
dram[16]:       1177      1362      1128      1016      1167      1086      1113      1069       982      1143       957      1054      1022      1022      1001      1035
dram[17]:       1131      1470      1138      1146      1087      1092      1037      1262      1239      1158      1211      1008      1123       993      1028       992
dram[18]:       1189      1512      1056      1140      1040      1275      1351      1311      1426      1230      1105       976      1002      1068       969      1069
dram[19]:       1108      1154      1058       930      1058      1258      1111      1131      1219      1217      1110      1026      1168       961      1057       992
dram[20]:       1134      1558      1045      1166      1109      1101      1177      1069      1154      1172      1018       997      1176       978       992      1128
dram[21]:       1045      1321      1074      1132      1184      1194      1175      1218      1098      1025      1149      1135       999      1143       994      1032
dram[22]:       1139      1454      1165      1176      1153      1184      1193      1149      1066      1210      1140      1195       992      1237      1043      1186
dram[23]:       1151      1430      1188      1026      1035      1179      1056      1062      1016      1229      1229      1050      1120      1078      1076      1039
dram[24]:       1074      1418      1042      1115      1075      1140      1220      1085      1024      1035      1163      1094      1115      1029      1207      1009
dram[25]:       1028      1605      1150      1083      1173      1186      1177      1505      1443       979      1426      1112      1074      1109      1150       986
dram[26]:       1180      1433      1019      1381      1324      1001      1090      1289      1318       995      1069      1049      1029      1014      1274      1166
dram[27]:       1108      1498      1054      1045      1133      1105      1146      1095      1147      1024      1123      1144      1220      1023      1048       974
dram[28]:       1096      1507      1307      1048      1053      1182      1249      1095      1091      1266      1008      1130      1019      1119      1114      1068
dram[29]:       1098      1203      1242      1017      1149      1246      1116      1190      1102      1174       999      1103      1082      1012       935      1089
dram[30]:       1272      1540      1065       956      1137      1158      1020      1241      1171      1068      1296      1059      1162      1027      1002      1060
dram[31]:       1142      1278      1112      1107      1041      1327      1005      1153      1003      1121      1071      1386      1104      1158      1127      1102
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130047 n_act=1183 n_pre=1167 n_ref_event=0 n_req=4035 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2468 bw_util=0.04278
n_activity=11282 dram_eff=0.5197
bk0: 192a 133218i bk1: 192a 133832i bk2: 192a 134064i bk3: 192a 133655i bk4: 240a 132427i bk5: 248a 132115i bk6: 256a 132464i bk7: 256a 132511i bk8: 240a 132391i bk9: 232a 132963i bk10: 193a 133151i bk11: 193a 133910i bk12: 193a 133646i bk13: 192a 133294i bk14: 192a 133457i bk15: 192a 133256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.706815
Row_Buffer_Locality_read = 0.792047
Row_Buffer_Locality_write = 0.254687
Bank_Level_Parallism = 6.136977
Bank_Level_Parallism_Col = 4.473177
Bank_Level_Parallism_Ready = 2.064984
write_to_read_ratio_blp_rw_average = 0.414707
GrpLevelPara = 2.702697 

BW Util details:
bwutil = 0.042783 
total_CMD = 137042 
util_bw = 5863 
Wasted_Col = 4186 
Wasted_Row = 763 
Idle = 126230 

BW Util Bottlenecks: 
RCDc_limit = 3757 
RCDWRc_limit = 1909 
WTRc_limit = 2640 
RTWc_limit = 6824 
CCDLc_limit = 2500 
rwq = 0 
CCDLc_limit_alone = 1881 
WTRc_limit_alone = 2381 
RTWc_limit_alone = 6464 

Commands details: 
total_CMD = 137042 
n_nop = 130047 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2468 
n_act = 1183 
n_pre = 1167 
n_ref = 0 
n_req = 4035 
total_req = 5863 

Dual Bus Interface Util: 
issued_total_row = 2350 
issued_total_col = 5863 
Row_Bus_Util =  0.017148 
CoL_Bus_Util = 0.042783 
Either_Row_CoL_Bus_Util = 0.051043 
Issued_on_Two_Bus_Simul_Util = 0.008888 
issued_two_Eff = 0.174124 
queue_avg = 0.887728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.887728
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130007 n_act=1217 n_pre=1201 n_ref_event=0 n_req=4043 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2499 bw_util=0.04301
n_activity=11487 dram_eff=0.5131
bk0: 192a 133730i bk1: 192a 133737i bk2: 192a 133808i bk3: 192a 133742i bk4: 240a 132416i bk5: 248a 132398i bk6: 257a 132165i bk7: 256a 132858i bk8: 241a 132492i bk9: 233a 132613i bk10: 192a 133360i bk11: 192a 133484i bk12: 192a 133539i bk13: 192a 133576i bk14: 192a 133326i bk15: 192a 133069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698986
Row_Buffer_Locality_read = 0.785567
Row_Buffer_Locality_write = 0.245370
Bank_Level_Parallism = 6.075206
Bank_Level_Parallism_Col = 4.254403
Bank_Level_Parallism_Ready = 2.035969
write_to_read_ratio_blp_rw_average = 0.395905
GrpLevelPara = 2.616830 

BW Util details:
bwutil = 0.043009 
total_CMD = 137042 
util_bw = 5894 
Wasted_Col = 4408 
Wasted_Row = 628 
Idle = 126112 

BW Util Bottlenecks: 
RCDc_limit = 4123 
RCDWRc_limit = 1877 
WTRc_limit = 2753 
RTWc_limit = 6327 
CCDLc_limit = 2499 
rwq = 0 
CCDLc_limit_alone = 1835 
WTRc_limit_alone = 2443 
RTWc_limit_alone = 5973 

Commands details: 
total_CMD = 137042 
n_nop = 130007 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2499 
n_act = 1217 
n_pre = 1201 
n_ref = 0 
n_req = 4043 
total_req = 5894 

Dual Bus Interface Util: 
issued_total_row = 2418 
issued_total_col = 5894 
Row_Bus_Util =  0.017644 
CoL_Bus_Util = 0.043009 
Either_Row_CoL_Bus_Util = 0.051335 
Issued_on_Two_Bus_Simul_Util = 0.009318 
issued_two_Eff = 0.181521 
queue_avg = 0.888290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.88829
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130007 n_act=1233 n_pre=1217 n_ref_event=0 n_req=4042 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2493 bw_util=0.04296
n_activity=11493 dram_eff=0.5123
bk0: 192a 133733i bk1: 192a 133577i bk2: 192a 133719i bk3: 192a 133495i bk4: 241a 132095i bk5: 249a 131839i bk6: 256a 131721i bk7: 257a 132120i bk8: 240a 132560i bk9: 232a 132411i bk10: 192a 133047i bk11: 192a 133792i bk12: 192a 133784i bk13: 192a 134041i bk14: 192a 133668i bk15: 192a 133551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694953
Row_Buffer_Locality_read = 0.783211
Row_Buffer_Locality_write = 0.231839
Bank_Level_Parallism = 6.129094
Bank_Level_Parallism_Col = 4.345550
Bank_Level_Parallism_Ready = 2.048234
write_to_read_ratio_blp_rw_average = 0.420593
GrpLevelPara = 2.684313 

BW Util details:
bwutil = 0.042965 
total_CMD = 137042 
util_bw = 5888 
Wasted_Col = 4500 
Wasted_Row = 635 
Idle = 126019 

BW Util Bottlenecks: 
RCDc_limit = 4168 
RCDWRc_limit = 1833 
WTRc_limit = 2388 
RTWc_limit = 7347 
CCDLc_limit = 2541 
rwq = 0 
CCDLc_limit_alone = 1880 
WTRc_limit_alone = 2137 
RTWc_limit_alone = 6937 

Commands details: 
total_CMD = 137042 
n_nop = 130007 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2493 
n_act = 1233 
n_pre = 1217 
n_ref = 0 
n_req = 4042 
total_req = 5888 

Dual Bus Interface Util: 
issued_total_row = 2450 
issued_total_col = 5888 
Row_Bus_Util =  0.017878 
CoL_Bus_Util = 0.042965 
Either_Row_CoL_Bus_Util = 0.051335 
Issued_on_Two_Bus_Simul_Util = 0.009508 
issued_two_Eff = 0.185217 
queue_avg = 0.850199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.850199
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130018 n_act=1213 n_pre=1197 n_ref_event=0 n_req=4041 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2491 bw_util=0.04295
n_activity=11663 dram_eff=0.5047
bk0: 193a 133536i bk1: 193a 133884i bk2: 192a 133845i bk3: 193a 133523i bk4: 240a 132286i bk5: 248a 132394i bk6: 256a 131860i bk7: 256a 132725i bk8: 240a 132358i bk9: 232a 132548i bk10: 192a 133589i bk11: 192a 133340i bk12: 192a 133334i bk13: 192a 133958i bk14: 192a 133433i bk15: 192a 133357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699827
Row_Buffer_Locality_read = 0.787040
Row_Buffer_Locality_write = 0.241486
Bank_Level_Parallism = 5.985383
Bank_Level_Parallism_Col = 4.278142
Bank_Level_Parallism_Ready = 2.149847
write_to_read_ratio_blp_rw_average = 0.405734
GrpLevelPara = 2.568353 

BW Util details:
bwutil = 0.042950 
total_CMD = 137042 
util_bw = 5886 
Wasted_Col = 4548 
Wasted_Row = 717 
Idle = 125891 

BW Util Bottlenecks: 
RCDc_limit = 4144 
RCDWRc_limit = 1876 
WTRc_limit = 2740 
RTWc_limit = 6118 
CCDLc_limit = 2714 
rwq = 0 
CCDLc_limit_alone = 2092 
WTRc_limit_alone = 2468 
RTWc_limit_alone = 5768 

Commands details: 
total_CMD = 137042 
n_nop = 130018 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2491 
n_act = 1213 
n_pre = 1197 
n_ref = 0 
n_req = 4041 
total_req = 5886 

Dual Bus Interface Util: 
issued_total_row = 2410 
issued_total_col = 5886 
Row_Bus_Util =  0.017586 
CoL_Bus_Util = 0.042950 
Either_Row_CoL_Bus_Util = 0.051254 
Issued_on_Two_Bus_Simul_Util = 0.009282 
issued_two_Eff = 0.181093 
queue_avg = 0.953197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.953197
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=129996 n_act=1214 n_pre=1198 n_ref_event=0 n_req=4043 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2501 bw_util=0.04302
n_activity=11242 dram_eff=0.5245
bk0: 192a 133366i bk1: 192a 132911i bk2: 192a 133809i bk3: 192a 133222i bk4: 240a 132283i bk5: 248a 132146i bk6: 256a 132457i bk7: 256a 132209i bk8: 240a 132228i bk9: 232a 132886i bk10: 192a 133103i bk11: 192a 133563i bk12: 192a 133111i bk13: 193a 133336i bk14: 193a 133489i bk15: 193a 133458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699728
Row_Buffer_Locality_read = 0.782622
Row_Buffer_Locality_write = 0.265432
Bank_Level_Parallism = 6.377456
Bank_Level_Parallism_Col = 4.588056
Bank_Level_Parallism_Ready = 2.274084
write_to_read_ratio_blp_rw_average = 0.411334
GrpLevelPara = 2.756297 

BW Util details:
bwutil = 0.043023 
total_CMD = 137042 
util_bw = 5896 
Wasted_Col = 4344 
Wasted_Row = 601 
Idle = 126201 

BW Util Bottlenecks: 
RCDc_limit = 4151 
RCDWRc_limit = 1822 
WTRc_limit = 2414 
RTWc_limit = 7757 
CCDLc_limit = 2468 
rwq = 0 
CCDLc_limit_alone = 1832 
WTRc_limit_alone = 2214 
RTWc_limit_alone = 7321 

Commands details: 
total_CMD = 137042 
n_nop = 129996 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2501 
n_act = 1214 
n_pre = 1198 
n_ref = 0 
n_req = 4043 
total_req = 5896 

Dual Bus Interface Util: 
issued_total_row = 2412 
issued_total_col = 5896 
Row_Bus_Util =  0.017600 
CoL_Bus_Util = 0.043023 
Either_Row_CoL_Bus_Util = 0.051415 
Issued_on_Two_Bus_Simul_Util = 0.009209 
issued_two_Eff = 0.179109 
queue_avg = 1.061543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06154
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=129973 n_act=1244 n_pre=1228 n_ref_event=0 n_req=4041 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2492 bw_util=0.04296
n_activity=11594 dram_eff=0.5078
bk0: 192a 133085i bk1: 192a 133981i bk2: 192a 134008i bk3: 192a 133676i bk4: 240a 132313i bk5: 248a 132435i bk6: 256a 132284i bk7: 256a 132318i bk8: 240a 132629i bk9: 233a 132462i bk10: 193a 133339i bk11: 193a 133949i bk12: 192a 133449i bk13: 192a 133693i bk14: 192a 133336i bk15: 192a 133236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692155
Row_Buffer_Locality_read = 0.775552
Row_Buffer_Locality_write = 0.253870
Bank_Level_Parallism = 5.967525
Bank_Level_Parallism_Col = 4.185100
Bank_Level_Parallism_Ready = 2.000000
write_to_read_ratio_blp_rw_average = 0.383238
GrpLevelPara = 2.611994 

BW Util details:
bwutil = 0.042958 
total_CMD = 137042 
util_bw = 5887 
Wasted_Col = 4584 
Wasted_Row = 676 
Idle = 125895 

BW Util Bottlenecks: 
RCDc_limit = 4288 
RCDWRc_limit = 1916 
WTRc_limit = 2954 
RTWc_limit = 5828 
CCDLc_limit = 2548 
rwq = 0 
CCDLc_limit_alone = 1885 
WTRc_limit_alone = 2621 
RTWc_limit_alone = 5498 

Commands details: 
total_CMD = 137042 
n_nop = 129973 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2492 
n_act = 1244 
n_pre = 1228 
n_ref = 0 
n_req = 4041 
total_req = 5887 

Dual Bus Interface Util: 
issued_total_row = 2472 
issued_total_col = 5887 
Row_Bus_Util =  0.018038 
CoL_Bus_Util = 0.042958 
Either_Row_CoL_Bus_Util = 0.051583 
Issued_on_Two_Bus_Simul_Util = 0.009413 
issued_two_Eff = 0.182487 
queue_avg = 0.929000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.929
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130068 n_act=1254 n_pre=1238 n_ref_event=0 n_req=4036 n_rd=3396 n_rd_L2_A=0 n_write=0 n_wr_bk=2466 bw_util=0.04278
n_activity=11254 dram_eff=0.5209
bk0: 192a 133799i bk1: 192a 134057i bk2: 192a 133837i bk3: 192a 133768i bk4: 240a 132541i bk5: 249a 132486i bk6: 257a 132313i bk7: 257a 131702i bk8: 241a 131907i bk9: 232a 132330i bk10: 192a 133609i bk11: 192a 133445i bk12: 192a 133592i bk13: 192a 133408i bk14: 192a 132981i bk15: 192a 133413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689296
Row_Buffer_Locality_read = 0.777091
Row_Buffer_Locality_write = 0.223438
Bank_Level_Parallism = 6.282099
Bank_Level_Parallism_Col = 4.368186
Bank_Level_Parallism_Ready = 2.077107
write_to_read_ratio_blp_rw_average = 0.395514
GrpLevelPara = 2.683152 

BW Util details:
bwutil = 0.042775 
total_CMD = 137042 
util_bw = 5862 
Wasted_Col = 4295 
Wasted_Row = 591 
Idle = 126294 

BW Util Bottlenecks: 
RCDc_limit = 4139 
RCDWRc_limit = 1891 
WTRc_limit = 2995 
RTWc_limit = 6157 
CCDLc_limit = 2621 
rwq = 0 
CCDLc_limit_alone = 1988 
WTRc_limit_alone = 2702 
RTWc_limit_alone = 5817 

Commands details: 
total_CMD = 137042 
n_nop = 130068 
Read = 3396 
Write = 0 
L2_Alloc = 0 
L2_WB = 2466 
n_act = 1254 
n_pre = 1238 
n_ref = 0 
n_req = 4036 
total_req = 5862 

Dual Bus Interface Util: 
issued_total_row = 2492 
issued_total_col = 5862 
Row_Bus_Util =  0.018184 
CoL_Bus_Util = 0.042775 
Either_Row_CoL_Bus_Util = 0.050890 
Issued_on_Two_Bus_Simul_Util = 0.010070 
issued_two_Eff = 0.197878 
queue_avg = 0.951694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.951694
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130039 n_act=1210 n_pre=1194 n_ref_event=0 n_req=4035 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2464 bw_util=0.04275
n_activity=11423 dram_eff=0.5129
bk0: 192a 133580i bk1: 192a 133821i bk2: 193a 133189i bk3: 193a 133928i bk4: 241a 132586i bk5: 248a 132479i bk6: 256a 132508i bk7: 256a 132264i bk8: 240a 132813i bk9: 232a 132628i bk10: 192a 133399i bk11: 192a 133911i bk12: 192a 133575i bk13: 192a 133650i bk14: 192a 133524i bk15: 192a 133149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700124
Row_Buffer_Locality_read = 0.785567
Row_Buffer_Locality_write = 0.246875
Bank_Level_Parallism = 6.006857
Bank_Level_Parallism_Col = 4.224492
Bank_Level_Parallism_Ready = 2.025943
write_to_read_ratio_blp_rw_average = 0.413628
GrpLevelPara = 2.639596 

BW Util details:
bwutil = 0.042753 
total_CMD = 137042 
util_bw = 5859 
Wasted_Col = 4398 
Wasted_Row = 681 
Idle = 126104 

BW Util Bottlenecks: 
RCDc_limit = 4130 
RCDWRc_limit = 1770 
WTRc_limit = 2530 
RTWc_limit = 6455 
CCDLc_limit = 2555 
rwq = 0 
CCDLc_limit_alone = 1881 
WTRc_limit_alone = 2231 
RTWc_limit_alone = 6080 

Commands details: 
total_CMD = 137042 
n_nop = 130039 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2464 
n_act = 1210 
n_pre = 1194 
n_ref = 0 
n_req = 4035 
total_req = 5859 

Dual Bus Interface Util: 
issued_total_row = 2404 
issued_total_col = 5859 
Row_Bus_Util =  0.017542 
CoL_Bus_Util = 0.042753 
Either_Row_CoL_Bus_Util = 0.051101 
Issued_on_Two_Bus_Simul_Util = 0.009194 
issued_two_Eff = 0.179923 
queue_avg = 0.897900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.8979
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=129987 n_act=1243 n_pre=1227 n_ref_event=0 n_req=4033 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2462 bw_util=0.04274
n_activity=11657 dram_eff=0.5024
bk0: 193a 133441i bk1: 193a 133725i bk2: 192a 133976i bk3: 192a 133505i bk4: 240a 132908i bk5: 248a 132244i bk6: 256a 132610i bk7: 256a 132253i bk8: 240a 132799i bk9: 232a 132587i bk10: 192a 133008i bk11: 192a 134131i bk12: 192a 133689i bk13: 192a 133786i bk14: 193a 133498i bk15: 192a 133797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691793
Row_Buffer_Locality_read = 0.778203
Row_Buffer_Locality_write = 0.231975
Bank_Level_Parallism = 5.783137
Bank_Level_Parallism_Col = 4.018015
Bank_Level_Parallism_Ready = 1.950657
write_to_read_ratio_blp_rw_average = 0.391864
GrpLevelPara = 2.584971 

BW Util details:
bwutil = 0.042739 
total_CMD = 137042 
util_bw = 5857 
Wasted_Col = 4607 
Wasted_Row = 732 
Idle = 125846 

BW Util Bottlenecks: 
RCDc_limit = 4136 
RCDWRc_limit = 1879 
WTRc_limit = 2864 
RTWc_limit = 5434 
CCDLc_limit = 2483 
rwq = 0 
CCDLc_limit_alone = 1974 
WTRc_limit_alone = 2619 
RTWc_limit_alone = 5170 

Commands details: 
total_CMD = 137042 
n_nop = 129987 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2462 
n_act = 1243 
n_pre = 1227 
n_ref = 0 
n_req = 4033 
total_req = 5857 

Dual Bus Interface Util: 
issued_total_row = 2470 
issued_total_col = 5857 
Row_Bus_Util =  0.018024 
CoL_Bus_Util = 0.042739 
Either_Row_CoL_Bus_Util = 0.051481 
Issued_on_Two_Bus_Simul_Util = 0.009282 
issued_two_Eff = 0.180298 
queue_avg = 0.834000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.834
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130077 n_act=1202 n_pre=1186 n_ref_event=0 n_req=4042 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2496 bw_util=0.04299
n_activity=11536 dram_eff=0.5107
bk0: 192a 133474i bk1: 192a 133429i bk2: 192a 133391i bk3: 192a 133334i bk4: 240a 132483i bk5: 248a 132539i bk6: 256a 132240i bk7: 256a 132326i bk8: 240a 132772i bk9: 232a 132945i bk10: 193a 132629i bk11: 192a 134025i bk12: 193a 133614i bk13: 193a 133385i bk14: 192a 133291i bk15: 192a 133911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702622
Row_Buffer_Locality_read = 0.785567
Row_Buffer_Locality_write = 0.267388
Bank_Level_Parallism = 6.062687
Bank_Level_Parallism_Col = 4.322599
Bank_Level_Parallism_Ready = 2.117298
write_to_read_ratio_blp_rw_average = 0.408161
GrpLevelPara = 2.615527 

BW Util details:
bwutil = 0.042987 
total_CMD = 137042 
util_bw = 5891 
Wasted_Col = 4461 
Wasted_Row = 687 
Idle = 126003 

BW Util Bottlenecks: 
RCDc_limit = 4132 
RCDWRc_limit = 1770 
WTRc_limit = 2666 
RTWc_limit = 6505 
CCDLc_limit = 2576 
rwq = 0 
CCDLc_limit_alone = 1971 
WTRc_limit_alone = 2417 
RTWc_limit_alone = 6149 

Commands details: 
total_CMD = 137042 
n_nop = 130077 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2496 
n_act = 1202 
n_pre = 1186 
n_ref = 0 
n_req = 4042 
total_req = 5891 

Dual Bus Interface Util: 
issued_total_row = 2388 
issued_total_col = 5891 
Row_Bus_Util =  0.017425 
CoL_Bus_Util = 0.042987 
Either_Row_CoL_Bus_Util = 0.050824 
Issued_on_Two_Bus_Simul_Util = 0.009588 
issued_two_Eff = 0.188658 
queue_avg = 0.934378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.934378
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=129915 n_act=1248 n_pre=1232 n_ref_event=0 n_req=4052 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2535 bw_util=0.04327
n_activity=11404 dram_eff=0.52
bk0: 192a 132840i bk1: 192a 133765i bk2: 192a 133699i bk3: 192a 134247i bk4: 240a 132337i bk5: 248a 132072i bk6: 257a 131844i bk7: 256a 132935i bk8: 241a 132561i bk9: 233a 132457i bk10: 192a 132362i bk11: 192a 133176i bk12: 192a 133398i bk13: 192a 133688i bk14: 192a 133669i bk15: 192a 133425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692004
Row_Buffer_Locality_read = 0.780560
Row_Buffer_Locality_write = 0.234399
Bank_Level_Parallism = 6.233355
Bank_Level_Parallism_Col = 4.378373
Bank_Level_Parallism_Ready = 2.066779
write_to_read_ratio_blp_rw_average = 0.401428
GrpLevelPara = 2.665757 

BW Util details:
bwutil = 0.043271 
total_CMD = 137042 
util_bw = 5930 
Wasted_Col = 4407 
Wasted_Row = 612 
Idle = 126093 

BW Util Bottlenecks: 
RCDc_limit = 4200 
RCDWRc_limit = 2020 
WTRc_limit = 2847 
RTWc_limit = 6539 
CCDLc_limit = 2794 
rwq = 0 
CCDLc_limit_alone = 2108 
WTRc_limit_alone = 2549 
RTWc_limit_alone = 6151 

Commands details: 
total_CMD = 137042 
n_nop = 129915 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2535 
n_act = 1248 
n_pre = 1232 
n_ref = 0 
n_req = 4052 
total_req = 5930 

Dual Bus Interface Util: 
issued_total_row = 2480 
issued_total_col = 5930 
Row_Bus_Util =  0.018097 
CoL_Bus_Util = 0.043271 
Either_Row_CoL_Bus_Util = 0.052006 
Issued_on_Two_Bus_Simul_Util = 0.009362 
issued_two_Eff = 0.180020 
queue_avg = 0.920222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.920222
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130014 n_act=1239 n_pre=1223 n_ref_event=0 n_req=4047 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2513 bw_util=0.04311
n_activity=11260 dram_eff=0.5247
bk0: 192a 133230i bk1: 192a 132961i bk2: 192a 132855i bk3: 192a 133154i bk4: 240a 132519i bk5: 249a 132116i bk6: 257a 132200i bk7: 257a 132636i bk8: 240a 132436i bk9: 232a 132081i bk10: 192a 133190i bk11: 192a 133102i bk12: 192a 133463i bk13: 192a 133401i bk14: 192a 133635i bk15: 192a 133534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693847
Row_Buffer_Locality_read = 0.778792
Row_Buffer_Locality_write = 0.251534
Bank_Level_Parallism = 6.519874
Bank_Level_Parallism_Col = 4.711113
Bank_Level_Parallism_Ready = 2.280298
write_to_read_ratio_blp_rw_average = 0.393302
GrpLevelPara = 2.729019 

BW Util details:
bwutil = 0.043111 
total_CMD = 137042 
util_bw = 5908 
Wasted_Col = 4170 
Wasted_Row = 690 
Idle = 126274 

BW Util Bottlenecks: 
RCDc_limit = 4059 
RCDWRc_limit = 1899 
WTRc_limit = 2840 
RTWc_limit = 6666 
CCDLc_limit = 2324 
rwq = 0 
CCDLc_limit_alone = 1694 
WTRc_limit_alone = 2543 
RTWc_limit_alone = 6333 

Commands details: 
total_CMD = 137042 
n_nop = 130014 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2513 
n_act = 1239 
n_pre = 1223 
n_ref = 0 
n_req = 4047 
total_req = 5908 

Dual Bus Interface Util: 
issued_total_row = 2462 
issued_total_col = 5908 
Row_Bus_Util =  0.017965 
CoL_Bus_Util = 0.043111 
Either_Row_CoL_Bus_Util = 0.051284 
Issued_on_Two_Bus_Simul_Util = 0.009793 
issued_two_Eff = 0.190950 
queue_avg = 1.019126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=1.01913
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130031 n_act=1218 n_pre=1202 n_ref_event=0 n_req=4052 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2535 bw_util=0.04327
n_activity=11309 dram_eff=0.5244
bk0: 192a 132842i bk1: 193a 132983i bk2: 193a 134025i bk3: 193a 133238i bk4: 240a 132415i bk5: 248a 132010i bk6: 256a 132262i bk7: 256a 131916i bk8: 240a 132364i bk9: 232a 132637i bk10: 192a 133203i bk11: 192a 133066i bk12: 192a 133232i bk13: 192a 133547i bk14: 192a 133317i bk15: 192a 133570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699408
Row_Buffer_Locality_read = 0.787040
Row_Buffer_Locality_write = 0.246575
Bank_Level_Parallism = 6.411507
Bank_Level_Parallism_Col = 4.638652
Bank_Level_Parallism_Ready = 2.241147
write_to_read_ratio_blp_rw_average = 0.404789
GrpLevelPara = 2.707023 

BW Util details:
bwutil = 0.043271 
total_CMD = 137042 
util_bw = 5930 
Wasted_Col = 4353 
Wasted_Row = 650 
Idle = 126109 

BW Util Bottlenecks: 
RCDc_limit = 3967 
RCDWRc_limit = 1892 
WTRc_limit = 3197 
RTWc_limit = 6910 
CCDLc_limit = 2772 
rwq = 0 
CCDLc_limit_alone = 2027 
WTRc_limit_alone = 2842 
RTWc_limit_alone = 6520 

Commands details: 
total_CMD = 137042 
n_nop = 130031 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2535 
n_act = 1218 
n_pre = 1202 
n_ref = 0 
n_req = 4052 
total_req = 5930 

Dual Bus Interface Util: 
issued_total_row = 2420 
issued_total_col = 5930 
Row_Bus_Util =  0.017659 
CoL_Bus_Util = 0.043271 
Either_Row_CoL_Bus_Util = 0.051159 
Issued_on_Two_Bus_Simul_Util = 0.009771 
issued_two_Eff = 0.190986 
queue_avg = 1.016404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=1.0164
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130011 n_act=1230 n_pre=1214 n_ref_event=0 n_req=4038 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2482 bw_util=0.04288
n_activity=11421 dram_eff=0.5146
bk0: 192a 133319i bk1: 192a 133265i bk2: 192a 133106i bk3: 192a 133814i bk4: 240a 132572i bk5: 248a 132447i bk6: 256a 132355i bk7: 256a 132836i bk8: 240a 132392i bk9: 232a 132667i bk10: 192a 133304i bk11: 192a 133547i bk12: 192a 133862i bk13: 193a 133650i bk14: 193a 133522i bk15: 193a 133529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695394
Row_Buffer_Locality_read = 0.784389
Row_Buffer_Locality_write = 0.225505
Bank_Level_Parallism = 6.052497
Bank_Level_Parallism_Col = 4.259336
Bank_Level_Parallism_Ready = 2.021780
write_to_read_ratio_blp_rw_average = 0.388397
GrpLevelPara = 2.619355 

BW Util details:
bwutil = 0.042885 
total_CMD = 137042 
util_bw = 5877 
Wasted_Col = 4431 
Wasted_Row = 683 
Idle = 126051 

BW Util Bottlenecks: 
RCDc_limit = 4095 
RCDWRc_limit = 1868 
WTRc_limit = 2907 
RTWc_limit = 5870 
CCDLc_limit = 2503 
rwq = 0 
CCDLc_limit_alone = 1927 
WTRc_limit_alone = 2622 
RTWc_limit_alone = 5579 

Commands details: 
total_CMD = 137042 
n_nop = 130011 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2482 
n_act = 1230 
n_pre = 1214 
n_ref = 0 
n_req = 4038 
total_req = 5877 

Dual Bus Interface Util: 
issued_total_row = 2444 
issued_total_col = 5877 
Row_Bus_Util =  0.017834 
CoL_Bus_Util = 0.042885 
Either_Row_CoL_Bus_Util = 0.051305 
Issued_on_Two_Bus_Simul_Util = 0.009413 
issued_two_Eff = 0.183473 
queue_avg = 0.913771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.913771
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130021 n_act=1226 n_pre=1210 n_ref_event=0 n_req=4038 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2480 bw_util=0.04287
n_activity=11585 dram_eff=0.5071
bk0: 192a 133395i bk1: 192a 133229i bk2: 192a 133867i bk3: 192a 133810i bk4: 240a 132255i bk5: 248a 132368i bk6: 256a 132291i bk7: 256a 132249i bk8: 240a 132672i bk9: 233a 132841i bk10: 193a 133045i bk11: 193a 133365i bk12: 192a 133496i bk13: 192a 133772i bk14: 192a 133363i bk15: 192a 133228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696384
Row_Buffer_Locality_read = 0.784683
Row_Buffer_Locality_write = 0.230171
Bank_Level_Parallism = 6.123071
Bank_Level_Parallism_Col = 4.403645
Bank_Level_Parallism_Ready = 2.073872
write_to_read_ratio_blp_rw_average = 0.378188
GrpLevelPara = 2.631723 

BW Util details:
bwutil = 0.042870 
total_CMD = 137042 
util_bw = 5875 
Wasted_Col = 4426 
Wasted_Row = 717 
Idle = 126024 

BW Util Bottlenecks: 
RCDc_limit = 4115 
RCDWRc_limit = 1931 
WTRc_limit = 2940 
RTWc_limit = 6100 
CCDLc_limit = 2635 
rwq = 0 
CCDLc_limit_alone = 2020 
WTRc_limit_alone = 2653 
RTWc_limit_alone = 5772 

Commands details: 
total_CMD = 137042 
n_nop = 130021 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2480 
n_act = 1226 
n_pre = 1210 
n_ref = 0 
n_req = 4038 
total_req = 5875 

Dual Bus Interface Util: 
issued_total_row = 2436 
issued_total_col = 5875 
Row_Bus_Util =  0.017776 
CoL_Bus_Util = 0.042870 
Either_Row_CoL_Bus_Util = 0.051232 
Issued_on_Two_Bus_Simul_Util = 0.009413 
issued_two_Eff = 0.183735 
queue_avg = 1.084726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=1.08473
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130049 n_act=1207 n_pre=1191 n_ref_event=0 n_req=4027 n_rd=3389 n_rd_L2_A=0 n_write=0 n_wr_bk=2456 bw_util=0.04265
n_activity=11485 dram_eff=0.5089
bk0: 192a 134024i bk1: 192a 133964i bk2: 192a 133791i bk3: 192a 133843i bk4: 240a 132527i bk5: 249a 132513i bk6: 257a 132315i bk7: 256a 132873i bk8: 234a 132637i bk9: 233a 132500i bk10: 192a 133421i bk11: 192a 133648i bk12: 192a 133833i bk13: 192a 133694i bk14: 192a 133756i bk15: 192a 133829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700273
Row_Buffer_Locality_read = 0.788433
Row_Buffer_Locality_write = 0.231975
Bank_Level_Parallism = 5.760359
Bank_Level_Parallism_Col = 4.016581
Bank_Level_Parallism_Ready = 1.989564
write_to_read_ratio_blp_rw_average = 0.399268
GrpLevelPara = 2.563755 

BW Util details:
bwutil = 0.042651 
total_CMD = 137042 
util_bw = 5845 
Wasted_Col = 4546 
Wasted_Row = 638 
Idle = 126013 

BW Util Bottlenecks: 
RCDc_limit = 4113 
RCDWRc_limit = 1862 
WTRc_limit = 2363 
RTWc_limit = 6108 
CCDLc_limit = 2385 
rwq = 0 
CCDLc_limit_alone = 1855 
WTRc_limit_alone = 2156 
RTWc_limit_alone = 5785 

Commands details: 
total_CMD = 137042 
n_nop = 130049 
Read = 3389 
Write = 0 
L2_Alloc = 0 
L2_WB = 2456 
n_act = 1207 
n_pre = 1191 
n_ref = 0 
n_req = 4027 
total_req = 5845 

Dual Bus Interface Util: 
issued_total_row = 2398 
issued_total_col = 5845 
Row_Bus_Util =  0.017498 
CoL_Bus_Util = 0.042651 
Either_Row_CoL_Bus_Util = 0.051028 
Issued_on_Two_Bus_Simul_Util = 0.009121 
issued_two_Eff = 0.178750 
queue_avg = 0.839991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.839991
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130098 n_act=1212 n_pre=1196 n_ref_event=0 n_req=4022 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=2445 bw_util=0.04256
n_activity=11459 dram_eff=0.5089
bk0: 192a 133629i bk1: 192a 133664i bk2: 193a 133590i bk3: 192a 133943i bk4: 241a 132567i bk5: 249a 132557i bk6: 256a 132380i bk7: 256a 132501i bk8: 232a 133119i bk9: 232a 132986i bk10: 192a 133433i bk11: 192a 133845i bk12: 192a 134166i bk13: 192a 133564i bk14: 192a 133884i bk15: 192a 133718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698657
Row_Buffer_Locality_read = 0.785651
Row_Buffer_Locality_write = 0.234646
Bank_Level_Parallism = 5.740205
Bank_Level_Parallism_Col = 4.006515
Bank_Level_Parallism_Ready = 2.001715
write_to_read_ratio_blp_rw_average = 0.407433
GrpLevelPara = 2.556009 

BW Util details:
bwutil = 0.042556 
total_CMD = 137042 
util_bw = 5832 
Wasted_Col = 4521 
Wasted_Row = 648 
Idle = 126041 

BW Util Bottlenecks: 
RCDc_limit = 3996 
RCDWRc_limit = 1976 
WTRc_limit = 2268 
RTWc_limit = 6120 
CCDLc_limit = 2580 
rwq = 0 
CCDLc_limit_alone = 2000 
WTRc_limit_alone = 2036 
RTWc_limit_alone = 5772 

Commands details: 
total_CMD = 137042 
n_nop = 130098 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 2445 
n_act = 1212 
n_pre = 1196 
n_ref = 0 
n_req = 4022 
total_req = 5832 

Dual Bus Interface Util: 
issued_total_row = 2408 
issued_total_col = 5832 
Row_Bus_Util =  0.017571 
CoL_Bus_Util = 0.042556 
Either_Row_CoL_Bus_Util = 0.050671 
Issued_on_Two_Bus_Simul_Util = 0.009457 
issued_two_Eff = 0.186636 
queue_avg = 0.774784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.774784
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130080 n_act=1206 n_pre=1190 n_ref_event=0 n_req=4018 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=2434 bw_util=0.04248
n_activity=11620 dram_eff=0.5009
bk0: 193a 133717i bk1: 193a 133874i bk2: 192a 133873i bk3: 192a 133124i bk4: 240a 132948i bk5: 248a 132034i bk6: 256a 132533i bk7: 256a 132251i bk8: 232a 132419i bk9: 232a 132502i bk10: 192a 133575i bk11: 192a 133981i bk12: 192a 134155i bk13: 192a 133659i bk14: 193a 133637i bk15: 192a 133611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699851
Row_Buffer_Locality_read = 0.787127
Row_Buffer_Locality_write = 0.231379
Bank_Level_Parallism = 5.828116
Bank_Level_Parallism_Col = 4.125684
Bank_Level_Parallism_Ready = 2.044322
write_to_read_ratio_blp_rw_average = 0.419536
GrpLevelPara = 2.578516 

BW Util details:
bwutil = 0.042476 
total_CMD = 137042 
util_bw = 5821 
Wasted_Col = 4496 
Wasted_Row = 801 
Idle = 125924 

BW Util Bottlenecks: 
RCDc_limit = 4019 
RCDWRc_limit = 1883 
WTRc_limit = 2331 
RTWc_limit = 6182 
CCDLc_limit = 2559 
rwq = 0 
CCDLc_limit_alone = 2017 
WTRc_limit_alone = 2127 
RTWc_limit_alone = 5844 

Commands details: 
total_CMD = 137042 
n_nop = 130080 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 2434 
n_act = 1206 
n_pre = 1190 
n_ref = 0 
n_req = 4018 
total_req = 5821 

Dual Bus Interface Util: 
issued_total_row = 2396 
issued_total_col = 5821 
Row_Bus_Util =  0.017484 
CoL_Bus_Util = 0.042476 
Either_Row_CoL_Bus_Util = 0.050802 
Issued_on_Two_Bus_Simul_Util = 0.009158 
issued_two_Eff = 0.180264 
queue_avg = 0.849462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.849462
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130024 n_act=1212 n_pre=1196 n_ref_event=0 n_req=4030 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=2481 bw_util=0.04282
n_activity=11526 dram_eff=0.5091
bk0: 192a 134156i bk1: 192a 133686i bk2: 192a 133331i bk3: 192a 133726i bk4: 240a 132663i bk5: 248a 132314i bk6: 256a 132152i bk7: 256a 132373i bk8: 232a 132437i bk9: 232a 132551i bk10: 193a 133486i bk11: 192a 133754i bk12: 192a 134016i bk13: 193a 133307i bk14: 193a 133990i bk15: 192a 133525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699256
Row_Buffer_Locality_read = 0.786537
Row_Buffer_Locality_write = 0.239502
Bank_Level_Parallism = 5.870680
Bank_Level_Parallism_Col = 4.184607
Bank_Level_Parallism_Ready = 2.028800
write_to_read_ratio_blp_rw_average = 0.399156
GrpLevelPara = 2.594196 

BW Util details:
bwutil = 0.042819 
total_CMD = 137042 
util_bw = 5868 
Wasted_Col = 4515 
Wasted_Row = 729 
Idle = 125930 

BW Util Bottlenecks: 
RCDc_limit = 4125 
RCDWRc_limit = 1862 
WTRc_limit = 2687 
RTWc_limit = 6279 
CCDLc_limit = 2613 
rwq = 0 
CCDLc_limit_alone = 1971 
WTRc_limit_alone = 2394 
RTWc_limit_alone = 5930 

Commands details: 
total_CMD = 137042 
n_nop = 130024 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 2481 
n_act = 1212 
n_pre = 1196 
n_ref = 0 
n_req = 4030 
total_req = 5868 

Dual Bus Interface Util: 
issued_total_row = 2408 
issued_total_col = 5868 
Row_Bus_Util =  0.017571 
CoL_Bus_Util = 0.042819 
Either_Row_CoL_Bus_Util = 0.051211 
Issued_on_Two_Bus_Simul_Util = 0.009180 
issued_two_Eff = 0.179253 
queue_avg = 0.935421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.935421
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130021 n_act=1208 n_pre=1192 n_ref_event=0 n_req=4026 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=2463 bw_util=0.04269
n_activity=11615 dram_eff=0.5037
bk0: 192a 133667i bk1: 192a 133668i bk2: 192a 133612i bk3: 192a 134133i bk4: 240a 132613i bk5: 248a 132502i bk6: 256a 132000i bk7: 256a 132801i bk8: 233a 132859i bk9: 233a 132170i bk10: 193a 133618i bk11: 192a 133880i bk12: 192a 134158i bk13: 192a 133756i bk14: 192a 133751i bk15: 192a 134253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699950
Row_Buffer_Locality_read = 0.784470
Row_Buffer_Locality_write = 0.251956
Bank_Level_Parallism = 5.670222
Bank_Level_Parallism_Col = 3.949568
Bank_Level_Parallism_Ready = 1.926667
write_to_read_ratio_blp_rw_average = 0.399942
GrpLevelPara = 2.519872 

BW Util details:
bwutil = 0.042688 
total_CMD = 137042 
util_bw = 5850 
Wasted_Col = 4527 
Wasted_Row = 779 
Idle = 125886 

BW Util Bottlenecks: 
RCDc_limit = 4269 
RCDWRc_limit = 1828 
WTRc_limit = 2349 
RTWc_limit = 5925 
CCDLc_limit = 2716 
rwq = 0 
CCDLc_limit_alone = 2094 
WTRc_limit_alone = 2092 
RTWc_limit_alone = 5560 

Commands details: 
total_CMD = 137042 
n_nop = 130021 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 2463 
n_act = 1208 
n_pre = 1192 
n_ref = 0 
n_req = 4026 
total_req = 5850 

Dual Bus Interface Util: 
issued_total_row = 2400 
issued_total_col = 5850 
Row_Bus_Util =  0.017513 
CoL_Bus_Util = 0.042688 
Either_Row_CoL_Bus_Util = 0.051232 
Issued_on_Two_Bus_Simul_Util = 0.008968 
issued_two_Eff = 0.175046 
queue_avg = 0.852965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.852965
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130074 n_act=1184 n_pre=1168 n_ref_event=0 n_req=4028 n_rd=3394 n_rd_L2_A=0 n_write=0 n_wr_bk=2441 bw_util=0.04258
n_activity=11053 dram_eff=0.5279
bk0: 192a 133933i bk1: 192a 133601i bk2: 192a 133372i bk3: 192a 133442i bk4: 247a 131923i bk5: 249a 131899i bk6: 257a 132297i bk7: 257a 132311i bk8: 232a 132912i bk9: 232a 132060i bk10: 192a 133813i bk11: 192a 133972i bk12: 192a 134037i bk13: 192a 134013i bk14: 192a 133585i bk15: 192a 133633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.706058
Row_Buffer_Locality_read = 0.789923
Row_Buffer_Locality_write = 0.257098
Bank_Level_Parallism = 6.138519
Bank_Level_Parallism_Col = 4.372451
Bank_Level_Parallism_Ready = 2.131791
write_to_read_ratio_blp_rw_average = 0.400363
GrpLevelPara = 2.658478 

BW Util details:
bwutil = 0.042578 
total_CMD = 137042 
util_bw = 5835 
Wasted_Col = 4289 
Wasted_Row = 611 
Idle = 126307 

BW Util Bottlenecks: 
RCDc_limit = 4058 
RCDWRc_limit = 1894 
WTRc_limit = 2618 
RTWc_limit = 5984 
CCDLc_limit = 2515 
rwq = 0 
CCDLc_limit_alone = 1861 
WTRc_limit_alone = 2297 
RTWc_limit_alone = 5651 

Commands details: 
total_CMD = 137042 
n_nop = 130074 
Read = 3394 
Write = 0 
L2_Alloc = 0 
L2_WB = 2441 
n_act = 1184 
n_pre = 1168 
n_ref = 0 
n_req = 4028 
total_req = 5835 

Dual Bus Interface Util: 
issued_total_row = 2352 
issued_total_col = 5835 
Row_Bus_Util =  0.017163 
CoL_Bus_Util = 0.042578 
Either_Row_CoL_Bus_Util = 0.050846 
Issued_on_Two_Bus_Simul_Util = 0.008895 
issued_two_Eff = 0.174943 
queue_avg = 1.005363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=1.00536
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130054 n_act=1204 n_pre=1188 n_ref_event=0 n_req=4037 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2475 bw_util=0.04283
n_activity=11514 dram_eff=0.5098
bk0: 192a 133679i bk1: 193a 133491i bk2: 193a 133608i bk3: 193a 133537i bk4: 248a 132485i bk5: 248a 131816i bk6: 256a 131929i bk7: 256a 132396i bk8: 232a 132776i bk9: 232a 132464i bk10: 192a 133616i bk11: 192a 133593i bk12: 192a 133991i bk13: 192a 133440i bk14: 192a 133924i bk15: 192a 134157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701759
Row_Buffer_Locality_read = 0.788218
Row_Buffer_Locality_write = 0.244548
Bank_Level_Parallism = 5.957541
Bank_Level_Parallism_Col = 4.257747
Bank_Level_Parallism_Ready = 2.135094
write_to_read_ratio_blp_rw_average = 0.407278
GrpLevelPara = 2.614403 

BW Util details:
bwutil = 0.042834 
total_CMD = 137042 
util_bw = 5870 
Wasted_Col = 4468 
Wasted_Row = 708 
Idle = 125996 

BW Util Bottlenecks: 
RCDc_limit = 4183 
RCDWRc_limit = 1942 
WTRc_limit = 2654 
RTWc_limit = 6723 
CCDLc_limit = 2664 
rwq = 0 
CCDLc_limit_alone = 1998 
WTRc_limit_alone = 2358 
RTWc_limit_alone = 6353 

Commands details: 
total_CMD = 137042 
n_nop = 130054 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2475 
n_act = 1204 
n_pre = 1188 
n_ref = 0 
n_req = 4037 
total_req = 5870 

Dual Bus Interface Util: 
issued_total_row = 2392 
issued_total_col = 5870 
Row_Bus_Util =  0.017455 
CoL_Bus_Util = 0.042834 
Either_Row_CoL_Bus_Util = 0.050992 
Issued_on_Two_Bus_Simul_Util = 0.009296 
issued_two_Eff = 0.182313 
queue_avg = 0.912282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.912282
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130068 n_act=1187 n_pre=1171 n_ref_event=0 n_req=4037 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2478 bw_util=0.04286
n_activity=11282 dram_eff=0.5206
bk0: 192a 133519i bk1: 193a 133612i bk2: 192a 133385i bk3: 192a 133274i bk4: 248a 132380i bk5: 248a 132025i bk6: 256a 132148i bk7: 256a 132483i bk8: 232a 132974i bk9: 232a 132424i bk10: 192a 133457i bk11: 192a 133568i bk12: 192a 133838i bk13: 193a 133983i bk14: 193a 133550i bk15: 192a 133462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.705970
Row_Buffer_Locality_read = 0.793225
Row_Buffer_Locality_write = 0.244548
Bank_Level_Parallism = 6.098581
Bank_Level_Parallism_Col = 4.363672
Bank_Level_Parallism_Ready = 2.151711
write_to_read_ratio_blp_rw_average = 0.384703
GrpLevelPara = 2.582541 

BW Util details:
bwutil = 0.042855 
total_CMD = 137042 
util_bw = 5873 
Wasted_Col = 4404 
Wasted_Row = 648 
Idle = 126117 

BW Util Bottlenecks: 
RCDc_limit = 4121 
RCDWRc_limit = 1844 
WTRc_limit = 2986 
RTWc_limit = 6009 
CCDLc_limit = 2732 
rwq = 0 
CCDLc_limit_alone = 2100 
WTRc_limit_alone = 2674 
RTWc_limit_alone = 5689 

Commands details: 
total_CMD = 137042 
n_nop = 130068 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2478 
n_act = 1187 
n_pre = 1171 
n_ref = 0 
n_req = 4037 
total_req = 5873 

Dual Bus Interface Util: 
issued_total_row = 2358 
issued_total_col = 5873 
Row_Bus_Util =  0.017206 
CoL_Bus_Util = 0.042855 
Either_Row_CoL_Bus_Util = 0.050890 
Issued_on_Two_Bus_Simul_Util = 0.009172 
issued_two_Eff = 0.180241 
queue_avg = 0.964463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.964463
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130009 n_act=1208 n_pre=1192 n_ref_event=0 n_req=4037 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2476 bw_util=0.04284
n_activity=11678 dram_eff=0.5027
bk0: 192a 133064i bk1: 192a 133557i bk2: 192a 133649i bk3: 192a 133888i bk4: 248a 132377i bk5: 248a 132034i bk6: 256a 132264i bk7: 256a 132727i bk8: 232a 133249i bk9: 232a 132168i bk10: 193a 133254i bk11: 193a 133294i bk12: 192a 133601i bk13: 193a 133137i bk14: 192a 132987i bk15: 192a 133412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700768
Row_Buffer_Locality_read = 0.789102
Row_Buffer_Locality_write = 0.233645
Bank_Level_Parallism = 6.117684
Bank_Level_Parallism_Col = 4.416658
Bank_Level_Parallism_Ready = 2.090955
write_to_read_ratio_blp_rw_average = 0.401949
GrpLevelPara = 2.645762 

BW Util details:
bwutil = 0.042841 
total_CMD = 137042 
util_bw = 5871 
Wasted_Col = 4512 
Wasted_Row = 740 
Idle = 125919 

BW Util Bottlenecks: 
RCDc_limit = 4181 
RCDWRc_limit = 1969 
WTRc_limit = 2913 
RTWc_limit = 6974 
CCDLc_limit = 2713 
rwq = 0 
CCDLc_limit_alone = 2089 
WTRc_limit_alone = 2647 
RTWc_limit_alone = 6616 

Commands details: 
total_CMD = 137042 
n_nop = 130009 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2476 
n_act = 1208 
n_pre = 1192 
n_ref = 0 
n_req = 4037 
total_req = 5871 

Dual Bus Interface Util: 
issued_total_row = 2400 
issued_total_col = 5871 
Row_Bus_Util =  0.017513 
CoL_Bus_Util = 0.042841 
Either_Row_CoL_Bus_Util = 0.051320 
Issued_on_Two_Bus_Simul_Util = 0.009034 
issued_two_Eff = 0.176027 
queue_avg = 0.930401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.930401
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130120 n_act=1200 n_pre=1184 n_ref_event=0 n_req=4027 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2434 bw_util=0.04253
n_activity=11595 dram_eff=0.5027
bk0: 192a 133948i bk1: 192a 133593i bk2: 192a 133953i bk3: 192a 133883i bk4: 248a 132790i bk5: 248a 131891i bk6: 257a 132173i bk7: 257a 132485i bk8: 232a 133043i bk9: 233a 133027i bk10: 192a 133022i bk11: 192a 133333i bk12: 192a 134170i bk13: 192a 133577i bk14: 192a 133205i bk15: 192a 133699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702011
Row_Buffer_Locality_read = 0.785272
Row_Buffer_Locality_write = 0.254747
Bank_Level_Parallism = 5.847477
Bank_Level_Parallism_Col = 4.184042
Bank_Level_Parallism_Ready = 1.981300
write_to_read_ratio_blp_rw_average = 0.387170
GrpLevelPara = 2.589012 

BW Util details:
bwutil = 0.042534 
total_CMD = 137042 
util_bw = 5829 
Wasted_Col = 4552 
Wasted_Row = 719 
Idle = 125942 

BW Util Bottlenecks: 
RCDc_limit = 4108 
RCDWRc_limit = 1843 
WTRc_limit = 2992 
RTWc_limit = 5867 
CCDLc_limit = 2670 
rwq = 0 
CCDLc_limit_alone = 2145 
WTRc_limit_alone = 2727 
RTWc_limit_alone = 5607 

Commands details: 
total_CMD = 137042 
n_nop = 130120 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2434 
n_act = 1200 
n_pre = 1184 
n_ref = 0 
n_req = 4027 
total_req = 5829 

Dual Bus Interface Util: 
issued_total_row = 2384 
issued_total_col = 5829 
Row_Bus_Util =  0.017396 
CoL_Bus_Util = 0.042534 
Either_Row_CoL_Bus_Util = 0.050510 
Issued_on_Two_Bus_Simul_Util = 0.009420 
issued_two_Eff = 0.186507 
queue_avg = 0.903752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.903752
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130007 n_act=1199 n_pre=1183 n_ref_event=0 n_req=4038 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2477 bw_util=0.04285
n_activity=11475 dram_eff=0.5117
bk0: 192a 133907i bk1: 192a 133226i bk2: 193a 133565i bk3: 192a 133890i bk4: 248a 132569i bk5: 249a 132396i bk6: 257a 131979i bk7: 256a 131876i bk8: 232a 132227i bk9: 232a 132784i bk10: 192a 133170i bk11: 192a 133656i bk12: 192a 133583i bk13: 192a 133256i bk14: 192a 133260i bk15: 192a 133741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703071
Row_Buffer_Locality_read = 0.788513
Row_Buffer_Locality_write = 0.251944
Bank_Level_Parallism = 6.119356
Bank_Level_Parallism_Col = 4.353371
Bank_Level_Parallism_Ready = 2.112057
write_to_read_ratio_blp_rw_average = 0.405675
GrpLevelPara = 2.636145 

BW Util details:
bwutil = 0.042848 
total_CMD = 137042 
util_bw = 5872 
Wasted_Col = 4600 
Wasted_Row = 579 
Idle = 125991 

BW Util Bottlenecks: 
RCDc_limit = 4111 
RCDWRc_limit = 2051 
WTRc_limit = 2944 
RTWc_limit = 6826 
CCDLc_limit = 2827 
rwq = 0 
CCDLc_limit_alone = 2077 
WTRc_limit_alone = 2586 
RTWc_limit_alone = 6434 

Commands details: 
total_CMD = 137042 
n_nop = 130007 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2477 
n_act = 1199 
n_pre = 1183 
n_ref = 0 
n_req = 4038 
total_req = 5872 

Dual Bus Interface Util: 
issued_total_row = 2382 
issued_total_col = 5872 
Row_Bus_Util =  0.017382 
CoL_Bus_Util = 0.042848 
Either_Row_CoL_Bus_Util = 0.051335 
Issued_on_Two_Bus_Simul_Util = 0.008895 
issued_two_Eff = 0.173276 
queue_avg = 1.020826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=1.02083
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130020 n_act=1212 n_pre=1196 n_ref_event=0 n_req=4037 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2475 bw_util=0.04283
n_activity=11428 dram_eff=0.5137
bk0: 193a 133233i bk1: 193a 133449i bk2: 193a 132756i bk3: 192a 133497i bk4: 248a 132145i bk5: 248a 132390i bk6: 256a 132336i bk7: 256a 131961i bk8: 232a 132563i bk9: 232a 132990i bk10: 192a 133439i bk11: 192a 133659i bk12: 192a 133854i bk13: 192a 133342i bk14: 192a 133291i bk15: 192a 133558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699777
Row_Buffer_Locality_read = 0.780854
Row_Buffer_Locality_write = 0.271028
Bank_Level_Parallism = 6.247345
Bank_Level_Parallism_Col = 4.480289
Bank_Level_Parallism_Ready = 2.120954
write_to_read_ratio_blp_rw_average = 0.391045
GrpLevelPara = 2.675144 

BW Util details:
bwutil = 0.042834 
total_CMD = 137042 
util_bw = 5870 
Wasted_Col = 4430 
Wasted_Row = 624 
Idle = 126118 

BW Util Bottlenecks: 
RCDc_limit = 4171 
RCDWRc_limit = 1814 
WTRc_limit = 3028 
RTWc_limit = 6962 
CCDLc_limit = 2848 
rwq = 0 
CCDLc_limit_alone = 2046 
WTRc_limit_alone = 2696 
RTWc_limit_alone = 6492 

Commands details: 
total_CMD = 137042 
n_nop = 130020 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2475 
n_act = 1212 
n_pre = 1196 
n_ref = 0 
n_req = 4037 
total_req = 5870 

Dual Bus Interface Util: 
issued_total_row = 2408 
issued_total_col = 5870 
Row_Bus_Util =  0.017571 
CoL_Bus_Util = 0.042834 
Either_Row_CoL_Bus_Util = 0.051240 
Issued_on_Two_Bus_Simul_Util = 0.009165 
issued_two_Eff = 0.178866 
queue_avg = 0.967098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.967098
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=129991 n_act=1245 n_pre=1229 n_ref_event=0 n_req=4037 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2477 bw_util=0.04285
n_activity=11480 dram_eff=0.5115
bk0: 192a 133483i bk1: 192a 133565i bk2: 192a 133372i bk3: 192a 133907i bk4: 248a 132089i bk5: 248a 132328i bk6: 256a 132160i bk7: 256a 132318i bk8: 232a 132895i bk9: 232a 132925i bk10: 192a 133458i bk11: 192a 133364i bk12: 193a 133550i bk13: 193a 133501i bk14: 193a 133528i bk15: 192a 133804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691603
Row_Buffer_Locality_read = 0.781443
Row_Buffer_Locality_write = 0.216511
Bank_Level_Parallism = 6.056315
Bank_Level_Parallism_Col = 4.196614
Bank_Level_Parallism_Ready = 2.048876
write_to_read_ratio_blp_rw_average = 0.380931
GrpLevelPara = 2.528261 

BW Util details:
bwutil = 0.042848 
total_CMD = 137042 
util_bw = 5872 
Wasted_Col = 4485 
Wasted_Row = 617 
Idle = 126068 

BW Util Bottlenecks: 
RCDc_limit = 4156 
RCDWRc_limit = 1957 
WTRc_limit = 3053 
RTWc_limit = 5411 
CCDLc_limit = 2804 
rwq = 0 
CCDLc_limit_alone = 2089 
WTRc_limit_alone = 2668 
RTWc_limit_alone = 5081 

Commands details: 
total_CMD = 137042 
n_nop = 129991 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2477 
n_act = 1245 
n_pre = 1229 
n_ref = 0 
n_req = 4037 
total_req = 5872 

Dual Bus Interface Util: 
issued_total_row = 2474 
issued_total_col = 5872 
Row_Bus_Util =  0.018053 
CoL_Bus_Util = 0.042848 
Either_Row_CoL_Bus_Util = 0.051451 
Issued_on_Two_Bus_Simul_Util = 0.009450 
issued_two_Eff = 0.183662 
queue_avg = 0.915880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.91588
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130024 n_act=1198 n_pre=1182 n_ref_event=0 n_req=4037 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2476 bw_util=0.04284
n_activity=11401 dram_eff=0.515
bk0: 192a 133760i bk1: 192a 133437i bk2: 192a 133419i bk3: 192a 133593i bk4: 248a 132129i bk5: 248a 131901i bk6: 256a 132779i bk7: 256a 132409i bk8: 233a 132694i bk9: 233a 132576i bk10: 193a 133696i bk11: 192a 133342i bk12: 192a 133834i bk13: 192a 133581i bk14: 192a 133133i bk15: 192a 133600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703245
Row_Buffer_Locality_read = 0.788218
Row_Buffer_Locality_write = 0.253894
Bank_Level_Parallism = 6.081726
Bank_Level_Parallism_Col = 4.351946
Bank_Level_Parallism_Ready = 2.136774
write_to_read_ratio_blp_rw_average = 0.411164
GrpLevelPara = 2.629080 

BW Util details:
bwutil = 0.042841 
total_CMD = 137042 
util_bw = 5871 
Wasted_Col = 4382 
Wasted_Row = 735 
Idle = 126054 

BW Util Bottlenecks: 
RCDc_limit = 4140 
RCDWRc_limit = 1867 
WTRc_limit = 2200 
RTWc_limit = 6446 
CCDLc_limit = 2524 
rwq = 0 
CCDLc_limit_alone = 1872 
WTRc_limit_alone = 1981 
RTWc_limit_alone = 6013 

Commands details: 
total_CMD = 137042 
n_nop = 130024 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2476 
n_act = 1198 
n_pre = 1182 
n_ref = 0 
n_req = 4037 
total_req = 5871 

Dual Bus Interface Util: 
issued_total_row = 2380 
issued_total_col = 5871 
Row_Bus_Util =  0.017367 
CoL_Bus_Util = 0.042841 
Either_Row_CoL_Bus_Util = 0.051211 
Issued_on_Two_Bus_Simul_Util = 0.008997 
issued_two_Eff = 0.175691 
queue_avg = 1.017995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01799
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130055 n_act=1212 n_pre=1196 n_ref_event=0 n_req=4036 n_rd=3396 n_rd_L2_A=0 n_write=0 n_wr_bk=2466 bw_util=0.04278
n_activity=11223 dram_eff=0.5223
bk0: 192a 133753i bk1: 192a 133634i bk2: 192a 133960i bk3: 192a 133521i bk4: 249a 132347i bk5: 249a 131676i bk6: 257a 132084i bk7: 256a 132306i bk8: 232a 132576i bk9: 233a 132231i bk10: 192a 133759i bk11: 192a 133811i bk12: 192a 133937i bk13: 192a 133436i bk14: 192a 133978i bk15: 192a 133807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699703
Row_Buffer_Locality_read = 0.785630
Row_Buffer_Locality_write = 0.243750
Bank_Level_Parallism = 6.069639
Bank_Level_Parallism_Col = 4.226646
Bank_Level_Parallism_Ready = 2.037018
write_to_read_ratio_blp_rw_average = 0.389573
GrpLevelPara = 2.631321 

BW Util details:
bwutil = 0.042775 
total_CMD = 137042 
util_bw = 5862 
Wasted_Col = 4427 
Wasted_Row = 567 
Idle = 126186 

BW Util Bottlenecks: 
RCDc_limit = 4108 
RCDWRc_limit = 1826 
WTRc_limit = 2842 
RTWc_limit = 6063 
CCDLc_limit = 2649 
rwq = 0 
CCDLc_limit_alone = 2000 
WTRc_limit_alone = 2543 
RTWc_limit_alone = 5713 

Commands details: 
total_CMD = 137042 
n_nop = 130055 
Read = 3396 
Write = 0 
L2_Alloc = 0 
L2_WB = 2466 
n_act = 1212 
n_pre = 1196 
n_ref = 0 
n_req = 4036 
total_req = 5862 

Dual Bus Interface Util: 
issued_total_row = 2408 
issued_total_col = 5862 
Row_Bus_Util =  0.017571 
CoL_Bus_Util = 0.042775 
Either_Row_CoL_Bus_Util = 0.050984 
Issued_on_Two_Bus_Simul_Util = 0.009362 
issued_two_Eff = 0.183627 
queue_avg = 0.933903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.933903
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130050 n_act=1201 n_pre=1185 n_ref_event=0 n_req=4039 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2480 bw_util=0.04287
n_activity=11400 dram_eff=0.5154
bk0: 192a 133462i bk1: 192a 133405i bk2: 193a 133897i bk3: 193a 133884i bk4: 248a 132399i bk5: 249a 131805i bk6: 256a 131899i bk7: 256a 132519i bk8: 232a 132978i bk9: 232a 132517i bk10: 192a 133510i bk11: 192a 133568i bk12: 192a 133735i bk13: 192a 133562i bk14: 192a 133877i bk15: 192a 133866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702649
Row_Buffer_Locality_read = 0.794698
Row_Buffer_Locality_write = 0.217391
Bank_Level_Parallism = 6.053149
Bank_Level_Parallism_Col = 4.314698
Bank_Level_Parallism_Ready = 2.060255
write_to_read_ratio_blp_rw_average = 0.395519
GrpLevelPara = 2.628309 

BW Util details:
bwutil = 0.042870 
total_CMD = 137042 
util_bw = 5875 
Wasted_Col = 4322 
Wasted_Row = 678 
Idle = 126167 

BW Util Bottlenecks: 
RCDc_limit = 3865 
RCDWRc_limit = 1943 
WTRc_limit = 2767 
RTWc_limit = 6235 
CCDLc_limit = 2577 
rwq = 0 
CCDLc_limit_alone = 1991 
WTRc_limit_alone = 2488 
RTWc_limit_alone = 5928 

Commands details: 
total_CMD = 137042 
n_nop = 130050 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2480 
n_act = 1201 
n_pre = 1185 
n_ref = 0 
n_req = 4039 
total_req = 5875 

Dual Bus Interface Util: 
issued_total_row = 2386 
issued_total_col = 5875 
Row_Bus_Util =  0.017411 
CoL_Bus_Util = 0.042870 
Either_Row_CoL_Bus_Util = 0.051021 
Issued_on_Two_Bus_Simul_Util = 0.009260 
issued_two_Eff = 0.181493 
queue_avg = 0.952934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.952934
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=137042 n_nop=130034 n_act=1227 n_pre=1211 n_ref_event=0 n_req=4039 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2486 bw_util=0.04291
n_activity=11555 dram_eff=0.509
bk0: 192a 133247i bk1: 193a 133638i bk2: 192a 133449i bk3: 192a 133526i bk4: 248a 132423i bk5: 248a 132102i bk6: 256a 132450i bk7: 256a 132536i bk8: 232a 133369i bk9: 232a 132733i bk10: 192a 133800i bk11: 192a 133333i bk12: 192a 133949i bk13: 192a 134004i bk14: 193a 133122i bk15: 193a 133963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696212
Row_Buffer_Locality_read = 0.784389
Row_Buffer_Locality_write = 0.231366
Bank_Level_Parallism = 5.866649
Bank_Level_Parallism_Col = 4.123420
Bank_Level_Parallism_Ready = 2.040639
write_to_read_ratio_blp_rw_average = 0.388095
GrpLevelPara = 2.558063 

BW Util details:
bwutil = 0.042914 
total_CMD = 137042 
util_bw = 5881 
Wasted_Col = 4482 
Wasted_Row = 728 
Idle = 125951 

BW Util Bottlenecks: 
RCDc_limit = 4145 
RCDWRc_limit = 1880 
WTRc_limit = 2569 
RTWc_limit = 5638 
CCDLc_limit = 2477 
rwq = 0 
CCDLc_limit_alone = 1926 
WTRc_limit_alone = 2320 
RTWc_limit_alone = 5336 

Commands details: 
total_CMD = 137042 
n_nop = 130034 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2486 
n_act = 1227 
n_pre = 1211 
n_ref = 0 
n_req = 4039 
total_req = 5881 

Dual Bus Interface Util: 
issued_total_row = 2438 
issued_total_col = 5881 
Row_Bus_Util =  0.017790 
CoL_Bus_Util = 0.042914 
Either_Row_CoL_Bus_Util = 0.051138 
Issued_on_Two_Bus_Simul_Util = 0.009566 
issued_two_Eff = 0.187072 
queue_avg = 0.887582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.887582

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33120, Miss = 31320, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 33520, Miss = 31334, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 33110, Miss = 31321, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33402, Miss = 31319, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 33149, Miss = 31327, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 33493, Miss = 31320, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 33211, Miss = 31320, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 33461, Miss = 31321, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 33226, Miss = 31319, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 33508, Miss = 31328, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 33164, Miss = 31320, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 33418, Miss = 31320, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32995, Miss = 31321, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 33333, Miss = 31320, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 33120, Miss = 31328, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 33442, Miss = 31312, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 33165, Miss = 31320, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 33482, Miss = 31327, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 33154, Miss = 31320, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 33118, Miss = 31326, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 33205, Miss = 31321, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32933, Miss = 31319, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 33158, Miss = 31334, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32902, Miss = 31321, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 33251, Miss = 31312, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32909, Miss = 31321, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 33284, Miss = 31320, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32961, Miss = 31328, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 33240, Miss = 31320, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32997, Miss = 31320, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 33310, Miss = 31217, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 33001, Miss = 31320, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 33227, Miss = 31185, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 32951, Miss = 31313, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 33236, Miss = 31184, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32992, Miss = 31334, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 33209, Miss = 31185, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 32948, Miss = 31319, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 33180, Miss = 31192, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 33008, Miss = 31319, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 33372, Miss = 31293, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 33017, Miss = 31321, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 33430, Miss = 31302, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 33020, Miss = 31328, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 33434, Miss = 31310, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 33012, Miss = 31320, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 33448, Miss = 31317, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 33011, Miss = 31320, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 33411, Miss = 31316, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 33067, Miss = 31320, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 33383, Miss = 31311, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 33166, Miss = 31320, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 33439, Miss = 31317, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 33142, Miss = 31326, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 33463, Miss = 31321, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 33063, Miss = 31319, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 33441, Miss = 31328, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 33097, Miss = 31320, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 33412, Miss = 31320, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 33164, Miss = 31321, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 33360, Miss = 31313, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 33136, Miss = 31329, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 33435, Miss = 31320, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 33141, Miss = 31320, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2125557
L2_total_cache_misses = 2003859
L2_total_cache_miss_rate = 0.9427
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 101651
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 62112
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62767
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1832489
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 168189
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 62112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1895256
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2328309
icnt_total_pkts_simt_to_mem=2281725
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2281725
Req_Network_cycles = 182508
Req_Network_injected_packets_per_cycle =      12.5021 
Req_Network_conflicts_per_cycle =       3.6227
Req_Network_conflicts_per_cycle_util =       4.0986
Req_Bank_Level_Parallism =      14.1445
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.0315
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1953

Reply_Network_injected_packets_num = 2328309
Reply_Network_cycles = 182508
Reply_Network_injected_packets_per_cycle =       12.7573
Reply_Network_conflicts_per_cycle =        7.3283
Reply_Network_conflicts_per_cycle_util =       8.2152
Reply_Bank_Level_Parallism =      14.3014
Reply_Network_in_buffer_full_per_cycle =       0.0061
Reply_Network_in_buffer_avg_util =       4.0625
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1595
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 47 sec (1547 sec)
gpgpu_simulation_rate = 155642 (inst/sec)
gpgpu_simulation_rate = 117 (cycle/sec)
gpgpu_silicon_slowdown = 9675213x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
