
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000efa0  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001020  0800f180  0800f180  0001f180  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080101a0  080101a0  00032068  2**0
                  CONTENTS
  4 .ARM          00000000  080101a0  080101a0  00032068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080101a0  080101a0  00032068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080101a0  080101a0  000201a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080101a4  080101a4  000201a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00002068  20000000  080101a8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000088c  20002068  08012210  00032068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200028f4  08012210  000328f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00032068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002fe3f  00000000  00000000  00032098  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005e2d  00000000  00000000  00061ed7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001f08  00000000  00000000  00067d08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001bb0  00000000  00000000  00069c10  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00030c42  00000000  00000000  0006b7c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00022b9d  00000000  00000000  0009c402  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001252a6  00000000  00000000  000bef9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e4245  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008a94  00000000  00000000  001e42c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20002068 	.word	0x20002068
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f168 	.word	0x0800f168

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000206c 	.word	0x2000206c
 800021c:	0800f168 	.word	0x0800f168

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <DM_Init>:
 *	@param None
 *	@retval None
 *
 */
void DM_Init()
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 8000bfc:	f00b f8c2 	bl	800bd84 <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000c00:	2003      	movs	r0, #3
 8000c02:	f00b fcaf 	bl	800c564 <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 8000c06:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000c0a:	f00b fac3 	bl	800c194 <ILI9341_Fill_Screen>

}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
	...

08000c14 <DM_PostInit>:
 *	@param None
 *	@retval None
 *
 */
void DM_PostInit()
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af02      	add	r7, sp, #8

	  ILI9341_Draw_Text("Initialising", 10, 10, BLACK, 1, WHITE);
 8000c1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c1e:	9301      	str	r3, [sp, #4]
 8000c20:	2301      	movs	r3, #1
 8000c22:	9300      	str	r3, [sp, #0]
 8000c24:	2300      	movs	r3, #0
 8000c26:	220a      	movs	r2, #10
 8000c28:	210a      	movs	r1, #10
 8000c2a:	4807      	ldr	r0, [pc, #28]	; (8000c48 <DM_PostInit+0x34>)
 8000c2c:	f00b f858 	bl	800bce0 <ILI9341_Draw_Text>
	  HAL_Delay(500);
 8000c30:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c34:	f005 fb5e 	bl	80062f4 <HAL_Delay>

	  DM_RefreshBackgroundLayout();
 8000c38:	f000 fc5c 	bl	80014f4 <DM_RefreshBackgroundLayout>
	  printf("Init Completed\n");
 8000c3c:	4803      	ldr	r0, [pc, #12]	; (8000c4c <DM_PostInit+0x38>)
 8000c3e:	f00c fb39 	bl	800d2b4 <puts>
}
 8000c42:	bf00      	nop
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	0800f180 	.word	0x0800f180
 8000c4c:	0800f190 	.word	0x0800f190

08000c50 <_DisplayFormattedOutput>:
 *	@param None
 *	@retval None
 *
 */
void _DisplayFormattedOutput()
{
 8000c50:	b590      	push	{r4, r7, lr}
 8000c52:	b099      	sub	sp, #100	; 0x64
 8000c54:	af02      	add	r7, sp, #8
	char out_hertz[13] = "";
 8000c56:	2300      	movs	r3, #0
 8000c58:	633b      	str	r3, [r7, #48]	; 0x30
 8000c5a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000c5e:	2200      	movs	r2, #0
 8000c60:	601a      	str	r2, [r3, #0]
 8000c62:	605a      	str	r2, [r3, #4]
 8000c64:	721a      	strb	r2, [r3, #8]
	uint8_t out_hertz_x = 70;
 8000c66:	2346      	movs	r3, #70	; 0x46
 8000c68:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	uint8_t out_hertz_y = 50;
 8000c6c:	2332      	movs	r3, #50	; 0x32
 8000c6e:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

	char out_vpp[16] = "";
 8000c72:	2300      	movs	r3, #0
 8000c74:	623b      	str	r3, [r7, #32]
 8000c76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	605a      	str	r2, [r3, #4]
 8000c80:	609a      	str	r2, [r3, #8]
	uint8_t out_vpp_x = 70;
 8000c82:	2346      	movs	r3, #70	; 0x46
 8000c84:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
	uint8_t out_vpp_y = 80;
 8000c88:	2350      	movs	r3, #80	; 0x50
 8000c8a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50

	char out_decibels[11] = "";
 8000c8e:	2300      	movs	r3, #0
 8000c90:	617b      	str	r3, [r7, #20]
 8000c92:	f107 0318 	add.w	r3, r7, #24
 8000c96:	2200      	movs	r2, #0
 8000c98:	601a      	str	r2, [r3, #0]
 8000c9a:	f8c3 2003 	str.w	r2, [r3, #3]
	uint8_t out_decibels_x = 70;
 8000c9e:	2346      	movs	r3, #70	; 0x46
 8000ca0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	uint8_t out_decibels_y = 110;
 8000ca4:	236e      	movs	r3, #110	; 0x6e
 8000ca6:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e


	float volts_per_thou = 0.00075;
 8000caa:	4b64      	ldr	r3, [pc, #400]	; (8000e3c <_DisplayFormattedOutput+0x1ec>)
 8000cac:	64bb      	str	r3, [r7, #72]	; 0x48
	char out_dcvolts[10] = "";
 8000cae:	2300      	movs	r3, #0
 8000cb0:	60bb      	str	r3, [r7, #8]
 8000cb2:	f107 030c 	add.w	r3, r7, #12
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	809a      	strh	r2, [r3, #4]
	uint8_t out_dcvolts_x = 70;
 8000cbc:	2346      	movs	r3, #70	; 0x46
 8000cbe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint8_t out_dcvolts_y = 140;
 8000cc2:	238c      	movs	r3, #140	; 0x8c
 8000cc4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

	// display output in hertz
	snprintf(out_hertz, sizeof(out_hertz), "%4.2f Hz", SM_GetOutputInHertz());
 8000cc8:	f002 ff58 	bl	8003b7c <SM_GetOutputInHertz>
 8000ccc:	ee10 3a10 	vmov	r3, s0
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f7ff fc61 	bl	8000598 <__aeabi_f2d>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	460c      	mov	r4, r1
 8000cda:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8000cde:	e9cd 3400 	strd	r3, r4, [sp]
 8000ce2:	4a57      	ldr	r2, [pc, #348]	; (8000e40 <_DisplayFormattedOutput+0x1f0>)
 8000ce4:	210d      	movs	r1, #13
 8000ce6:	f00c faed 	bl	800d2c4 <sniprintf>
	ILI9341_Draw_Text(out_hertz, out_hertz_x, out_hertz_y, BLACK, 3, WHITE);
 8000cea:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8000cee:	b299      	uxth	r1, r3
 8000cf0:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8000cf4:	b29a      	uxth	r2, r3
 8000cf6:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8000cfa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000cfe:	9301      	str	r3, [sp, #4]
 8000d00:	2303      	movs	r3, #3
 8000d02:	9300      	str	r3, [sp, #0]
 8000d04:	2300      	movs	r3, #0
 8000d06:	f00a ffeb 	bl	800bce0 <ILI9341_Draw_Text>

	// display output in volts peak-to-peak and decibels
	VppEncoderPreset_t *pVppPresetTmp =  VPP_GetVppPresetObject();
 8000d0a:	f003 fcad 	bl	8004668 <VPP_GetVppPresetObject>
 8000d0e:	6438      	str	r0, [r7, #64]	; 0x40
	if(pVppPresetTmp)
 8000d10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d016      	beq.n	8000d44 <_DisplayFormattedOutput+0xf4>
	{
		snprintf(out_vpp, sizeof(out_vpp), "%2.2f Vpp", pVppPresetTmp->Vpp_target);
 8000d16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff fc3c 	bl	8000598 <__aeabi_f2d>
 8000d20:	4603      	mov	r3, r0
 8000d22:	460c      	mov	r4, r1
 8000d24:	f107 0020 	add.w	r0, r7, #32
 8000d28:	e9cd 3400 	strd	r3, r4, [sp]
 8000d2c:	4a45      	ldr	r2, [pc, #276]	; (8000e44 <_DisplayFormattedOutput+0x1f4>)
 8000d2e:	2110      	movs	r1, #16
 8000d30:	f00c fac8 	bl	800d2c4 <sniprintf>
		snprintf(out_decibels, sizeof(out_decibels), "%s", pVppPresetTmp->gain_decibels);
 8000d34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	f107 0014 	add.w	r0, r7, #20
 8000d3c:	4a42      	ldr	r2, [pc, #264]	; (8000e48 <_DisplayFormattedOutput+0x1f8>)
 8000d3e:	210b      	movs	r1, #11
 8000d40:	f00c fac0 	bl	800d2c4 <sniprintf>
	}
	ILI9341_Draw_Text(out_vpp, out_vpp_x, out_vpp_y, BLACK, 3, WHITE);
 8000d44:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8000d48:	b299      	uxth	r1, r3
 8000d4a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000d4e:	b29a      	uxth	r2, r3
 8000d50:	f107 0020 	add.w	r0, r7, #32
 8000d54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d58:	9301      	str	r3, [sp, #4]
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	9300      	str	r3, [sp, #0]
 8000d5e:	2300      	movs	r3, #0
 8000d60:	f00a ffbe 	bl	800bce0 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(out_decibels, out_decibels_x, out_decibels_y, BLACK, 3, WHITE);
 8000d64:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000d68:	b299      	uxth	r1, r3
 8000d6a:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000d6e:	b29a      	uxth	r2, r3
 8000d70:	f107 0014 	add.w	r0, r7, #20
 8000d74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d78:	9301      	str	r3, [sp, #4]
 8000d7a:	2303      	movs	r3, #3
 8000d7c:	9300      	str	r3, [sp, #0]
 8000d7e:	2300      	movs	r3, #0
 8000d80:	f00a ffae 	bl	800bce0 <ILI9341_Draw_Text>



	// display output bias in +/- Volts
	float dc_volts;
	(BO_GetOutputBias() == 0) ? (dc_volts = 0) : (dc_volts = volts_per_thou * (float)BO_GetOutputBias());
 8000d84:	f002 faee 	bl	8003364 <BO_GetOutputBias>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d103      	bne.n	8000d96 <_DisplayFormattedOutput+0x146>
 8000d8e:	f04f 0300 	mov.w	r3, #0
 8000d92:	657b      	str	r3, [r7, #84]	; 0x54
 8000d94:	e00b      	b.n	8000dae <_DisplayFormattedOutput+0x15e>
 8000d96:	f002 fae5 	bl	8003364 <BO_GetOutputBias>
 8000d9a:	ee07 0a90 	vmov	s15, r0
 8000d9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000da2:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8000da6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000daa:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

	snprintf(out_dcvolts, sizeof(out_dcvolts), "%1.4f v", dc_volts);
 8000dae:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8000db0:	f7ff fbf2 	bl	8000598 <__aeabi_f2d>
 8000db4:	4603      	mov	r3, r0
 8000db6:	460c      	mov	r4, r1
 8000db8:	f107 0008 	add.w	r0, r7, #8
 8000dbc:	e9cd 3400 	strd	r3, r4, [sp]
 8000dc0:	4a22      	ldr	r2, [pc, #136]	; (8000e4c <_DisplayFormattedOutput+0x1fc>)
 8000dc2:	210a      	movs	r1, #10
 8000dc4:	f00c fa7e 	bl	800d2c4 <sniprintf>
	if(BO_GetBiasPolarity())
 8000dc8:	f002 fa6c 	bl	80032a4 <BO_GetBiasPolarity>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d018      	beq.n	8000e04 <_DisplayFormattedOutput+0x1b4>
	{
		char symbol[2] = "+\0";
 8000dd2:	4b1f      	ldr	r3, [pc, #124]	; (8000e50 <_DisplayFormattedOutput+0x200>)
 8000dd4:	881b      	ldrh	r3, [r3, #0]
 8000dd6:	80bb      	strh	r3, [r7, #4]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
 8000dd8:	f107 0208 	add.w	r2, r7, #8
 8000ddc:	1d3b      	adds	r3, r7, #4
 8000dde:	4611      	mov	r1, r2
 8000de0:	4618      	mov	r0, r3
 8000de2:	f00c faa3 	bl	800d32c <strcat>
 8000de6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000dea:	b299      	uxth	r1, r3
 8000dec:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000df0:	b29a      	uxth	r2, r3
 8000df2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000df6:	9301      	str	r3, [sp, #4]
 8000df8:	2303      	movs	r3, #3
 8000dfa:	9300      	str	r3, [sp, #0]
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	f00a ff6f 	bl	800bce0 <ILI9341_Draw_Text>
	{
		char symbol[2] = "-\0";
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
	}

}
 8000e02:	e017      	b.n	8000e34 <_DisplayFormattedOutput+0x1e4>
		char symbol[2] = "-\0";
 8000e04:	4b13      	ldr	r3, [pc, #76]	; (8000e54 <_DisplayFormattedOutput+0x204>)
 8000e06:	881b      	ldrh	r3, [r3, #0]
 8000e08:	803b      	strh	r3, [r7, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
 8000e0a:	f107 0208 	add.w	r2, r7, #8
 8000e0e:	463b      	mov	r3, r7
 8000e10:	4611      	mov	r1, r2
 8000e12:	4618      	mov	r0, r3
 8000e14:	f00c fa8a 	bl	800d32c <strcat>
 8000e18:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000e1c:	b299      	uxth	r1, r3
 8000e1e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000e22:	b29a      	uxth	r2, r3
 8000e24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e28:	9301      	str	r3, [sp, #4]
 8000e2a:	2303      	movs	r3, #3
 8000e2c:	9300      	str	r3, [sp, #0]
 8000e2e:	2300      	movs	r3, #0
 8000e30:	f00a ff56 	bl	800bce0 <ILI9341_Draw_Text>
}
 8000e34:	bf00      	nop
 8000e36:	375c      	adds	r7, #92	; 0x5c
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd90      	pop	{r4, r7, pc}
 8000e3c:	3a449ba6 	.word	0x3a449ba6
 8000e40:	0800f1a0 	.word	0x0800f1a0
 8000e44:	0800f1ac 	.word	0x0800f1ac
 8000e48:	0800f1b8 	.word	0x0800f1b8
 8000e4c:	0800f1bc 	.word	0x0800f1bc
 8000e50:	0800f1c4 	.word	0x0800f1c4
 8000e54:	0800f1c8 	.word	0x0800f1c8

08000e58 <DM_UpdateDisplay>:
 *	@param None
 *	@retval None
 *
 */
void DM_UpdateDisplay()
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af02      	add	r7, sp, #8


	if(eNextFuncMenuStatus)		//  == ENABLE_FUNCMENU
 8000e5e:	4b58      	ldr	r3, [pc, #352]	; (8000fc0 <DM_UpdateDisplay+0x168>)
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d002      	beq.n	8000e6c <DM_UpdateDisplay+0x14>
 		ILI9341_Draw_Text("    ", 10, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("    ", 100, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
*/
		_DrawFuncSelectMenu();
 8000e66:	f000 f8d3 	bl	8001010 <_DrawFuncSelectMenu>
 8000e6a:	e07b      	b.n	8000f64 <DM_UpdateDisplay+0x10c>
	}
	else if(eNextGainMenuStatus)		//  == ENABLE_GAINMENU
 8000e6c:	4b55      	ldr	r3, [pc, #340]	; (8000fc4 <DM_UpdateDisplay+0x16c>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d004      	beq.n	8000e7e <DM_UpdateDisplay+0x26>
		ILI9341_Draw_Text("    ", 10, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("    ", 100, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
*/
		_DisplayFormattedOutput();
 8000e74:	f7ff feec 	bl	8000c50 <_DisplayFormattedOutput>
		_DrawGainSelectMenu();
 8000e78:	f000 fab6 	bl	80013e8 <_DrawGainSelectMenu>
 8000e7c:	e072      	b.n	8000f64 <DM_UpdateDisplay+0x10c>
	}
	else if(eNextVppMenuStatus)		//  == ENABLE_GAINMENU
 8000e7e:	4b52      	ldr	r3, [pc, #328]	; (8000fc8 <DM_UpdateDisplay+0x170>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d004      	beq.n	8000e90 <DM_UpdateDisplay+0x38>
		ILI9341_Draw_Text("    ", 10, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("    ", 100, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
*/
		_DisplayFormattedOutput();
 8000e86:	f7ff fee3 	bl	8000c50 <_DisplayFormattedOutput>
		_DrawVppSelectMenu();
 8000e8a:	f000 fac1 	bl	8001410 <_DrawVppSelectMenu>
 8000e8e:	e069      	b.n	8000f64 <DM_UpdateDisplay+0x10c>
	}
	else if(eNextFreqMenuStatus)		//  frequency menu enabled
 8000e90:	4b4e      	ldr	r3, [pc, #312]	; (8000fcc <DM_UpdateDisplay+0x174>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d02b      	beq.n	8000ef0 <DM_UpdateDisplay+0x98>
	{

		ILI9341_Draw_Text("FREQUENCY MENU", 	30, 10, WHITE, 3, BLACK);
 8000e98:	2300      	movs	r3, #0
 8000e9a:	9301      	str	r3, [sp, #4]
 8000e9c:	2303      	movs	r3, #3
 8000e9e:	9300      	str	r3, [sp, #0]
 8000ea0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ea4:	220a      	movs	r2, #10
 8000ea6:	211e      	movs	r1, #30
 8000ea8:	4849      	ldr	r0, [pc, #292]	; (8000fd0 <DM_UpdateDisplay+0x178>)
 8000eaa:	f00a ff19 	bl	800bce0 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("1Hz", 24, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("100Hz", 93, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("1KHz", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("100KHz", 247, 210, BLACK, 2, RED);
*/
		switch(eNextFreqMenuStatus)
 8000eae:	4b47      	ldr	r3, [pc, #284]	; (8000fcc <DM_UpdateDisplay+0x174>)
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	3b01      	subs	r3, #1
 8000eb4:	2b03      	cmp	r3, #3
 8000eb6:	d854      	bhi.n	8000f62 <DM_UpdateDisplay+0x10a>
 8000eb8:	a201      	add	r2, pc, #4	; (adr r2, 8000ec0 <DM_UpdateDisplay+0x68>)
 8000eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ebe:	bf00      	nop
 8000ec0:	08000ed1 	.word	0x08000ed1
 8000ec4:	08000edb 	.word	0x08000edb
 8000ec8:	08000ee1 	.word	0x08000ee1
 8000ecc:	08000eeb 	.word	0x08000eeb
		{
			case ENABLE_FREQ_MAIN_MENU:

				_DisplayFormattedOutput();
 8000ed0:	f7ff febe 	bl	8000c50 <_DisplayFormattedOutput>

				FreqMenu_DrawFreqMainMenu();
 8000ed4:	f000 fbd6 	bl	8001684 <FreqMenu_DrawFreqMainMenu>

				break;
 8000ed8:	e044      	b.n	8000f64 <DM_UpdateDisplay+0x10c>

			case ENABLE_FREQ_PRESET_MENU:
				FreqMenu_DrawFreqPresetMenu();
 8000eda:	f000 fc0d 	bl	80016f8 <FreqMenu_DrawFreqPresetMenu>
				break;
 8000ede:	e041      	b.n	8000f64 <DM_UpdateDisplay+0x10c>

			case ENABLE_FREQ_ADJUST_MENU:

				_DisplayFormattedOutput();
 8000ee0:	f7ff feb6 	bl	8000c50 <_DisplayFormattedOutput>

				FreqMenu_DrawFreqAdjustMenu();
 8000ee4:	f001 fe8e 	bl	8002c04 <FreqMenu_DrawFreqAdjustMenu>

				break;
 8000ee8:	e03c      	b.n	8000f64 <DM_UpdateDisplay+0x10c>

			case ENABLE_FREQ_SWEEP_MENU:
				FreqMenu_DrawFreqSweepMenu();
 8000eea:	f001 febb 	bl	8002c64 <FreqMenu_DrawFreqSweepMenu>
				break;
 8000eee:	e039      	b.n	8000f64 <DM_UpdateDisplay+0x10c>
			default:
				break;
		}

	}
	else if(eNextBiasMenuStatus)		//  == ENABLE_BIASMENU
 8000ef0:	4b38      	ldr	r3, [pc, #224]	; (8000fd4 <DM_UpdateDisplay+0x17c>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d004      	beq.n	8000f02 <DM_UpdateDisplay+0xaa>
		ILI9341_Draw_Text("    ", 10, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("    ", 100, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
*/
		_DisplayFormattedOutput();
 8000ef8:	f7ff feaa 	bl	8000c50 <_DisplayFormattedOutput>
		_DrawBiasSelectMenu();
 8000efc:	f000 fabc 	bl	8001478 <_DrawBiasSelectMenu>
 8000f00:	e030      	b.n	8000f64 <DM_UpdateDisplay+0x10c>
	}
	else
	{
		_DisplayFormattedOutput();
 8000f02:	f7ff fea5 	bl	8000c50 <_DisplayFormattedOutput>

		ILI9341_Draw_Text("FUNC", 10, 210, BLACK, 2, DARKCYAN);
 8000f06:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8000f0a:	9301      	str	r3, [sp, #4]
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	9300      	str	r3, [sp, #0]
 8000f10:	2300      	movs	r3, #0
 8000f12:	22d2      	movs	r2, #210	; 0xd2
 8000f14:	210a      	movs	r1, #10
 8000f16:	4830      	ldr	r0, [pc, #192]	; (8000fd8 <DM_UpdateDisplay+0x180>)
 8000f18:	f00a fee2 	bl	800bce0 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("FREQ", 100, 210, BLACK, 2, DARKGREEN);
 8000f1c:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8000f20:	9301      	str	r3, [sp, #4]
 8000f22:	2302      	movs	r3, #2
 8000f24:	9300      	str	r3, [sp, #0]
 8000f26:	2300      	movs	r3, #0
 8000f28:	22d2      	movs	r2, #210	; 0xd2
 8000f2a:	2164      	movs	r1, #100	; 0x64
 8000f2c:	482b      	ldr	r0, [pc, #172]	; (8000fdc <DM_UpdateDisplay+0x184>)
 8000f2e:	f00a fed7 	bl	800bce0 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("GAIN", 175, 210, BLACK, 2, YELLOW);
 8000f32:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000f36:	9301      	str	r3, [sp, #4]
 8000f38:	2302      	movs	r3, #2
 8000f3a:	9300      	str	r3, [sp, #0]
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	22d2      	movs	r2, #210	; 0xd2
 8000f40:	21af      	movs	r1, #175	; 0xaf
 8000f42:	4827      	ldr	r0, [pc, #156]	; (8000fe0 <DM_UpdateDisplay+0x188>)
 8000f44:	f00a fecc 	bl	800bce0 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("BIAS", 260, 210, BLACK, 2, RED);
 8000f48:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000f4c:	9301      	str	r3, [sp, #4]
 8000f4e:	2302      	movs	r3, #2
 8000f50:	9300      	str	r3, [sp, #0]
 8000f52:	2300      	movs	r3, #0
 8000f54:	22d2      	movs	r2, #210	; 0xd2
 8000f56:	f44f 7182 	mov.w	r1, #260	; 0x104
 8000f5a:	4822      	ldr	r0, [pc, #136]	; (8000fe4 <DM_UpdateDisplay+0x18c>)
 8000f5c:	f00a fec0 	bl	800bce0 <ILI9341_Draw_Text>
 8000f60:	e000      	b.n	8000f64 <DM_UpdateDisplay+0x10c>
				break;
 8000f62:	bf00      	nop
	}

#ifdef ENCODER_DEBUG
	char encoder_value[5] = "";
 8000f64:	2300      	movs	r3, #0
 8000f66:	603b      	str	r3, [r7, #0]
 8000f68:	2300      	movs	r3, #0
 8000f6a:	713b      	strb	r3, [r7, #4]
	//snprintf(tim1tmp, sizeof(tim1tmp), "%lu", ENCODER_TIMER->CNT);
	if(DM_AddDigitPadding(ENCODER_TIMER->CNT, encoder_value, sizeof(encoder_value)) == 0)
 8000f6c:	4b1e      	ldr	r3, [pc, #120]	; (8000fe8 <DM_UpdateDisplay+0x190>)
 8000f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	4639      	mov	r1, r7
 8000f74:	2205      	movs	r2, #5
 8000f76:	4618      	mov	r0, r3
 8000f78:	f000 fafe 	bl	8001578 <DM_AddDigitPadding>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d10b      	bne.n	8000f9a <DM_UpdateDisplay+0x142>
		ILI9341_Draw_Text(encoder_value, 280, 190, BLACK, 1, RED);
 8000f82:	4638      	mov	r0, r7
 8000f84:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000f88:	9301      	str	r3, [sp, #4]
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	9300      	str	r3, [sp, #0]
 8000f8e:	2300      	movs	r3, #0
 8000f90:	22be      	movs	r2, #190	; 0xbe
 8000f92:	f44f 718c 	mov.w	r1, #280	; 0x118
 8000f96:	f00a fea3 	bl	800bce0 <ILI9341_Draw_Text>
#endif //ENCODER_DEBUG

	if(*ErrorDebugMsg)
 8000f9a:	4b14      	ldr	r3, [pc, #80]	; (8000fec <DM_UpdateDisplay+0x194>)
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d00a      	beq.n	8000fb8 <DM_UpdateDisplay+0x160>
		ILI9341_Draw_Text(ErrorDebugMsg, 10, 190, BLACK, 1, RED);
 8000fa2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000fa6:	9301      	str	r3, [sp, #4]
 8000fa8:	2301      	movs	r3, #1
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	2300      	movs	r3, #0
 8000fae:	22be      	movs	r2, #190	; 0xbe
 8000fb0:	210a      	movs	r1, #10
 8000fb2:	480e      	ldr	r0, [pc, #56]	; (8000fec <DM_UpdateDisplay+0x194>)
 8000fb4:	f00a fe94 	bl	800bce0 <ILI9341_Draw_Text>

}
 8000fb8:	bf00      	nop
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20002084 	.word	0x20002084
 8000fc4:	20002085 	.word	0x20002085
 8000fc8:	20002086 	.word	0x20002086
 8000fcc:	20002087 	.word	0x20002087
 8000fd0:	0800f1cc 	.word	0x0800f1cc
 8000fd4:	20002088 	.word	0x20002088
 8000fd8:	0800f1dc 	.word	0x0800f1dc
 8000fdc:	0800f1e4 	.word	0x0800f1e4
 8000fe0:	0800f1ec 	.word	0x0800f1ec
 8000fe4:	0800f1f4 	.word	0x0800f1f4
 8000fe8:	40012c00 	.word	0x40012c00
 8000fec:	2000208c 	.word	0x2000208c

08000ff0 <DM_ShowFuncSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void DM_ShowFuncSelectMenu(eFuncMenu_Status pValue)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	71fb      	strb	r3, [r7, #7]
	eNextFuncMenuStatus = pValue;
 8000ffa:	4a04      	ldr	r2, [pc, #16]	; (800100c <DM_ShowFuncSelectMenu+0x1c>)
 8000ffc:	79fb      	ldrb	r3, [r7, #7]
 8000ffe:	7013      	strb	r3, [r2, #0]
}
 8001000:	bf00      	nop
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr
 800100c:	20002084 	.word	0x20002084

08001010 <_DrawFuncSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void _DrawFuncSelectMenu()
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("SELECT FUNCTION", 	10, 10, WHITE, 3, BLACK);
 8001016:	2300      	movs	r3, #0
 8001018:	9301      	str	r3, [sp, #4]
 800101a:	2303      	movs	r3, #3
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001022:	220a      	movs	r2, #10
 8001024:	210a      	movs	r1, #10
 8001026:	48b7      	ldr	r0, [pc, #732]	; (8001304 <_DrawFuncSelectMenu+0x2f4>)
 8001028:	f00a fe5a 	bl	800bce0 <ILI9341_Draw_Text>

	Func_Preset_Encoder_Pos_t *pFuncPresetTmp = FuncO_GetFPresetObject();
 800102c:	f002 fca4 	bl	8003978 <FuncO_GetFPresetObject>
 8001030:	6078      	str	r0, [r7, #4]
	if(pFuncPresetTmp)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2b00      	cmp	r3, #0
 8001036:	f000 81b6 	beq.w	80013a6 <_DrawFuncSelectMenu+0x396>
	{
		switch(pFuncPresetTmp->func)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	2b05      	cmp	r3, #5
 8001040:	f200 81b1 	bhi.w	80013a6 <_DrawFuncSelectMenu+0x396>
 8001044:	a201      	add	r2, pc, #4	; (adr r2, 800104c <_DrawFuncSelectMenu+0x3c>)
 8001046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800104a:	bf00      	nop
 800104c:	08001065 	.word	0x08001065
 8001050:	080010eb 	.word	0x080010eb
 8001054:	08001171 	.word	0x08001171
 8001058:	080011f7 	.word	0x080011f7
 800105c:	0800127d 	.word	0x0800127d
 8001060:	08001321 	.word	0x08001321
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, WHITE, 2, BLACK);
 8001064:	2300      	movs	r3, #0
 8001066:	9301      	str	r3, [sp, #4]
 8001068:	2302      	movs	r3, #2
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001070:	2232      	movs	r2, #50	; 0x32
 8001072:	210a      	movs	r1, #10
 8001074:	48a4      	ldr	r0, [pc, #656]	; (8001308 <_DrawFuncSelectMenu+0x2f8>)
 8001076:	f00a fe33 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 800107a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800107e:	9301      	str	r3, [sp, #4]
 8001080:	2302      	movs	r3, #2
 8001082:	9300      	str	r3, [sp, #0]
 8001084:	2300      	movs	r3, #0
 8001086:	2246      	movs	r2, #70	; 0x46
 8001088:	210a      	movs	r1, #10
 800108a:	48a0      	ldr	r0, [pc, #640]	; (800130c <_DrawFuncSelectMenu+0x2fc>)
 800108c:	f00a fe28 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8001090:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001094:	9301      	str	r3, [sp, #4]
 8001096:	2302      	movs	r3, #2
 8001098:	9300      	str	r3, [sp, #0]
 800109a:	2300      	movs	r3, #0
 800109c:	225a      	movs	r2, #90	; 0x5a
 800109e:	210a      	movs	r1, #10
 80010a0:	489b      	ldr	r0, [pc, #620]	; (8001310 <_DrawFuncSelectMenu+0x300>)
 80010a2:	f00a fe1d 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 80010a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010aa:	9301      	str	r3, [sp, #4]
 80010ac:	2302      	movs	r3, #2
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	2300      	movs	r3, #0
 80010b2:	226e      	movs	r2, #110	; 0x6e
 80010b4:	210a      	movs	r1, #10
 80010b6:	4897      	ldr	r0, [pc, #604]	; (8001314 <_DrawFuncSelectMenu+0x304>)
 80010b8:	f00a fe12 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 80010bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010c0:	9301      	str	r3, [sp, #4]
 80010c2:	2302      	movs	r3, #2
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	2300      	movs	r3, #0
 80010c8:	2282      	movs	r2, #130	; 0x82
 80010ca:	210a      	movs	r1, #10
 80010cc:	4892      	ldr	r0, [pc, #584]	; (8001318 <_DrawFuncSelectMenu+0x308>)
 80010ce:	f00a fe07 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 80010d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010d6:	9301      	str	r3, [sp, #4]
 80010d8:	2302      	movs	r3, #2
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	2300      	movs	r3, #0
 80010de:	2296      	movs	r2, #150	; 0x96
 80010e0:	210a      	movs	r1, #10
 80010e2:	488e      	ldr	r0, [pc, #568]	; (800131c <_DrawFuncSelectMenu+0x30c>)
 80010e4:	f00a fdfc 	bl	800bce0 <ILI9341_Draw_Text>
				break;
 80010e8:	e15d      	b.n	80013a6 <_DrawFuncSelectMenu+0x396>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 80010ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010ee:	9301      	str	r3, [sp, #4]
 80010f0:	2302      	movs	r3, #2
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	2300      	movs	r3, #0
 80010f6:	2232      	movs	r2, #50	; 0x32
 80010f8:	210a      	movs	r1, #10
 80010fa:	4883      	ldr	r0, [pc, #524]	; (8001308 <_DrawFuncSelectMenu+0x2f8>)
 80010fc:	f00a fdf0 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, WHITE, 2, BLACK);
 8001100:	2300      	movs	r3, #0
 8001102:	9301      	str	r3, [sp, #4]
 8001104:	2302      	movs	r3, #2
 8001106:	9300      	str	r3, [sp, #0]
 8001108:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800110c:	2246      	movs	r2, #70	; 0x46
 800110e:	210a      	movs	r1, #10
 8001110:	487e      	ldr	r0, [pc, #504]	; (800130c <_DrawFuncSelectMenu+0x2fc>)
 8001112:	f00a fde5 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8001116:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800111a:	9301      	str	r3, [sp, #4]
 800111c:	2302      	movs	r3, #2
 800111e:	9300      	str	r3, [sp, #0]
 8001120:	2300      	movs	r3, #0
 8001122:	225a      	movs	r2, #90	; 0x5a
 8001124:	210a      	movs	r1, #10
 8001126:	487a      	ldr	r0, [pc, #488]	; (8001310 <_DrawFuncSelectMenu+0x300>)
 8001128:	f00a fdda 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 800112c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001130:	9301      	str	r3, [sp, #4]
 8001132:	2302      	movs	r3, #2
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	2300      	movs	r3, #0
 8001138:	226e      	movs	r2, #110	; 0x6e
 800113a:	210a      	movs	r1, #10
 800113c:	4875      	ldr	r0, [pc, #468]	; (8001314 <_DrawFuncSelectMenu+0x304>)
 800113e:	f00a fdcf 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8001142:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001146:	9301      	str	r3, [sp, #4]
 8001148:	2302      	movs	r3, #2
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	2300      	movs	r3, #0
 800114e:	2282      	movs	r2, #130	; 0x82
 8001150:	210a      	movs	r1, #10
 8001152:	4871      	ldr	r0, [pc, #452]	; (8001318 <_DrawFuncSelectMenu+0x308>)
 8001154:	f00a fdc4 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8001158:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800115c:	9301      	str	r3, [sp, #4]
 800115e:	2302      	movs	r3, #2
 8001160:	9300      	str	r3, [sp, #0]
 8001162:	2300      	movs	r3, #0
 8001164:	2296      	movs	r2, #150	; 0x96
 8001166:	210a      	movs	r1, #10
 8001168:	486c      	ldr	r0, [pc, #432]	; (800131c <_DrawFuncSelectMenu+0x30c>)
 800116a:	f00a fdb9 	bl	800bce0 <ILI9341_Draw_Text>
				break;
 800116e:	e11a      	b.n	80013a6 <_DrawFuncSelectMenu+0x396>
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8001170:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001174:	9301      	str	r3, [sp, #4]
 8001176:	2302      	movs	r3, #2
 8001178:	9300      	str	r3, [sp, #0]
 800117a:	2300      	movs	r3, #0
 800117c:	2232      	movs	r2, #50	; 0x32
 800117e:	210a      	movs	r1, #10
 8001180:	4861      	ldr	r0, [pc, #388]	; (8001308 <_DrawFuncSelectMenu+0x2f8>)
 8001182:	f00a fdad 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8001186:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800118a:	9301      	str	r3, [sp, #4]
 800118c:	2302      	movs	r3, #2
 800118e:	9300      	str	r3, [sp, #0]
 8001190:	2300      	movs	r3, #0
 8001192:	2246      	movs	r2, #70	; 0x46
 8001194:	210a      	movs	r1, #10
 8001196:	485d      	ldr	r0, [pc, #372]	; (800130c <_DrawFuncSelectMenu+0x2fc>)
 8001198:	f00a fda2 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, WHITE, 2, BLACK);
 800119c:	2300      	movs	r3, #0
 800119e:	9301      	str	r3, [sp, #4]
 80011a0:	2302      	movs	r3, #2
 80011a2:	9300      	str	r3, [sp, #0]
 80011a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011a8:	225a      	movs	r2, #90	; 0x5a
 80011aa:	210a      	movs	r1, #10
 80011ac:	4858      	ldr	r0, [pc, #352]	; (8001310 <_DrawFuncSelectMenu+0x300>)
 80011ae:	f00a fd97 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 80011b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011b6:	9301      	str	r3, [sp, #4]
 80011b8:	2302      	movs	r3, #2
 80011ba:	9300      	str	r3, [sp, #0]
 80011bc:	2300      	movs	r3, #0
 80011be:	226e      	movs	r2, #110	; 0x6e
 80011c0:	210a      	movs	r1, #10
 80011c2:	4854      	ldr	r0, [pc, #336]	; (8001314 <_DrawFuncSelectMenu+0x304>)
 80011c4:	f00a fd8c 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 80011c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011cc:	9301      	str	r3, [sp, #4]
 80011ce:	2302      	movs	r3, #2
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	2300      	movs	r3, #0
 80011d4:	2282      	movs	r2, #130	; 0x82
 80011d6:	210a      	movs	r1, #10
 80011d8:	484f      	ldr	r0, [pc, #316]	; (8001318 <_DrawFuncSelectMenu+0x308>)
 80011da:	f00a fd81 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 80011de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011e2:	9301      	str	r3, [sp, #4]
 80011e4:	2302      	movs	r3, #2
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	2300      	movs	r3, #0
 80011ea:	2296      	movs	r2, #150	; 0x96
 80011ec:	210a      	movs	r1, #10
 80011ee:	484b      	ldr	r0, [pc, #300]	; (800131c <_DrawFuncSelectMenu+0x30c>)
 80011f0:	f00a fd76 	bl	800bce0 <ILI9341_Draw_Text>
				break;
 80011f4:	e0d7      	b.n	80013a6 <_DrawFuncSelectMenu+0x396>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 80011f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011fa:	9301      	str	r3, [sp, #4]
 80011fc:	2302      	movs	r3, #2
 80011fe:	9300      	str	r3, [sp, #0]
 8001200:	2300      	movs	r3, #0
 8001202:	2232      	movs	r2, #50	; 0x32
 8001204:	210a      	movs	r1, #10
 8001206:	4840      	ldr	r0, [pc, #256]	; (8001308 <_DrawFuncSelectMenu+0x2f8>)
 8001208:	f00a fd6a 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 800120c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001210:	9301      	str	r3, [sp, #4]
 8001212:	2302      	movs	r3, #2
 8001214:	9300      	str	r3, [sp, #0]
 8001216:	2300      	movs	r3, #0
 8001218:	2246      	movs	r2, #70	; 0x46
 800121a:	210a      	movs	r1, #10
 800121c:	483b      	ldr	r0, [pc, #236]	; (800130c <_DrawFuncSelectMenu+0x2fc>)
 800121e:	f00a fd5f 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8001222:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001226:	9301      	str	r3, [sp, #4]
 8001228:	2302      	movs	r3, #2
 800122a:	9300      	str	r3, [sp, #0]
 800122c:	2300      	movs	r3, #0
 800122e:	225a      	movs	r2, #90	; 0x5a
 8001230:	210a      	movs	r1, #10
 8001232:	4837      	ldr	r0, [pc, #220]	; (8001310 <_DrawFuncSelectMenu+0x300>)
 8001234:	f00a fd54 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, WHITE, 2, BLACK);
 8001238:	2300      	movs	r3, #0
 800123a:	9301      	str	r3, [sp, #4]
 800123c:	2302      	movs	r3, #2
 800123e:	9300      	str	r3, [sp, #0]
 8001240:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001244:	226e      	movs	r2, #110	; 0x6e
 8001246:	210a      	movs	r1, #10
 8001248:	4832      	ldr	r0, [pc, #200]	; (8001314 <_DrawFuncSelectMenu+0x304>)
 800124a:	f00a fd49 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 800124e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001252:	9301      	str	r3, [sp, #4]
 8001254:	2302      	movs	r3, #2
 8001256:	9300      	str	r3, [sp, #0]
 8001258:	2300      	movs	r3, #0
 800125a:	2282      	movs	r2, #130	; 0x82
 800125c:	210a      	movs	r1, #10
 800125e:	482e      	ldr	r0, [pc, #184]	; (8001318 <_DrawFuncSelectMenu+0x308>)
 8001260:	f00a fd3e 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8001264:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001268:	9301      	str	r3, [sp, #4]
 800126a:	2302      	movs	r3, #2
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	2300      	movs	r3, #0
 8001270:	2296      	movs	r2, #150	; 0x96
 8001272:	210a      	movs	r1, #10
 8001274:	4829      	ldr	r0, [pc, #164]	; (800131c <_DrawFuncSelectMenu+0x30c>)
 8001276:	f00a fd33 	bl	800bce0 <ILI9341_Draw_Text>
				break;
 800127a:	e094      	b.n	80013a6 <_DrawFuncSelectMenu+0x396>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 800127c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001280:	9301      	str	r3, [sp, #4]
 8001282:	2302      	movs	r3, #2
 8001284:	9300      	str	r3, [sp, #0]
 8001286:	2300      	movs	r3, #0
 8001288:	2232      	movs	r2, #50	; 0x32
 800128a:	210a      	movs	r1, #10
 800128c:	481e      	ldr	r0, [pc, #120]	; (8001308 <_DrawFuncSelectMenu+0x2f8>)
 800128e:	f00a fd27 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8001292:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001296:	9301      	str	r3, [sp, #4]
 8001298:	2302      	movs	r3, #2
 800129a:	9300      	str	r3, [sp, #0]
 800129c:	2300      	movs	r3, #0
 800129e:	2246      	movs	r2, #70	; 0x46
 80012a0:	210a      	movs	r1, #10
 80012a2:	481a      	ldr	r0, [pc, #104]	; (800130c <_DrawFuncSelectMenu+0x2fc>)
 80012a4:	f00a fd1c 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 80012a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012ac:	9301      	str	r3, [sp, #4]
 80012ae:	2302      	movs	r3, #2
 80012b0:	9300      	str	r3, [sp, #0]
 80012b2:	2300      	movs	r3, #0
 80012b4:	225a      	movs	r2, #90	; 0x5a
 80012b6:	210a      	movs	r1, #10
 80012b8:	4815      	ldr	r0, [pc, #84]	; (8001310 <_DrawFuncSelectMenu+0x300>)
 80012ba:	f00a fd11 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 80012be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012c2:	9301      	str	r3, [sp, #4]
 80012c4:	2302      	movs	r3, #2
 80012c6:	9300      	str	r3, [sp, #0]
 80012c8:	2300      	movs	r3, #0
 80012ca:	226e      	movs	r2, #110	; 0x6e
 80012cc:	210a      	movs	r1, #10
 80012ce:	4811      	ldr	r0, [pc, #68]	; (8001314 <_DrawFuncSelectMenu+0x304>)
 80012d0:	f00a fd06 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, WHITE, 2, BLACK);
 80012d4:	2300      	movs	r3, #0
 80012d6:	9301      	str	r3, [sp, #4]
 80012d8:	2302      	movs	r3, #2
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012e0:	2282      	movs	r2, #130	; 0x82
 80012e2:	210a      	movs	r1, #10
 80012e4:	480c      	ldr	r0, [pc, #48]	; (8001318 <_DrawFuncSelectMenu+0x308>)
 80012e6:	f00a fcfb 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 80012ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012ee:	9301      	str	r3, [sp, #4]
 80012f0:	2302      	movs	r3, #2
 80012f2:	9300      	str	r3, [sp, #0]
 80012f4:	2300      	movs	r3, #0
 80012f6:	2296      	movs	r2, #150	; 0x96
 80012f8:	210a      	movs	r1, #10
 80012fa:	4808      	ldr	r0, [pc, #32]	; (800131c <_DrawFuncSelectMenu+0x30c>)
 80012fc:	f00a fcf0 	bl	800bce0 <ILI9341_Draw_Text>
				break;
 8001300:	e051      	b.n	80013a6 <_DrawFuncSelectMenu+0x396>
 8001302:	bf00      	nop
 8001304:	0800f1fc 	.word	0x0800f1fc
 8001308:	0800f20c 	.word	0x0800f20c
 800130c:	0800f214 	.word	0x0800f214
 8001310:	0800f220 	.word	0x0800f220
 8001314:	0800f228 	.word	0x0800f228
 8001318:	0800f234 	.word	0x0800f234
 800131c:	0800f240 	.word	0x0800f240
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8001320:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001324:	9301      	str	r3, [sp, #4]
 8001326:	2302      	movs	r3, #2
 8001328:	9300      	str	r3, [sp, #0]
 800132a:	2300      	movs	r3, #0
 800132c:	2232      	movs	r2, #50	; 0x32
 800132e:	210a      	movs	r1, #10
 8001330:	481f      	ldr	r0, [pc, #124]	; (80013b0 <_DrawFuncSelectMenu+0x3a0>)
 8001332:	f00a fcd5 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8001336:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800133a:	9301      	str	r3, [sp, #4]
 800133c:	2302      	movs	r3, #2
 800133e:	9300      	str	r3, [sp, #0]
 8001340:	2300      	movs	r3, #0
 8001342:	2246      	movs	r2, #70	; 0x46
 8001344:	210a      	movs	r1, #10
 8001346:	481b      	ldr	r0, [pc, #108]	; (80013b4 <_DrawFuncSelectMenu+0x3a4>)
 8001348:	f00a fcca 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 800134c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001350:	9301      	str	r3, [sp, #4]
 8001352:	2302      	movs	r3, #2
 8001354:	9300      	str	r3, [sp, #0]
 8001356:	2300      	movs	r3, #0
 8001358:	225a      	movs	r2, #90	; 0x5a
 800135a:	210a      	movs	r1, #10
 800135c:	4816      	ldr	r0, [pc, #88]	; (80013b8 <_DrawFuncSelectMenu+0x3a8>)
 800135e:	f00a fcbf 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8001362:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001366:	9301      	str	r3, [sp, #4]
 8001368:	2302      	movs	r3, #2
 800136a:	9300      	str	r3, [sp, #0]
 800136c:	2300      	movs	r3, #0
 800136e:	226e      	movs	r2, #110	; 0x6e
 8001370:	210a      	movs	r1, #10
 8001372:	4812      	ldr	r0, [pc, #72]	; (80013bc <_DrawFuncSelectMenu+0x3ac>)
 8001374:	f00a fcb4 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8001378:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800137c:	9301      	str	r3, [sp, #4]
 800137e:	2302      	movs	r3, #2
 8001380:	9300      	str	r3, [sp, #0]
 8001382:	2300      	movs	r3, #0
 8001384:	2282      	movs	r2, #130	; 0x82
 8001386:	210a      	movs	r1, #10
 8001388:	480d      	ldr	r0, [pc, #52]	; (80013c0 <_DrawFuncSelectMenu+0x3b0>)
 800138a:	f00a fca9 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, WHITE, 2, BLACK);
 800138e:	2300      	movs	r3, #0
 8001390:	9301      	str	r3, [sp, #4]
 8001392:	2302      	movs	r3, #2
 8001394:	9300      	str	r3, [sp, #0]
 8001396:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800139a:	2296      	movs	r2, #150	; 0x96
 800139c:	210a      	movs	r1, #10
 800139e:	4809      	ldr	r0, [pc, #36]	; (80013c4 <_DrawFuncSelectMenu+0x3b4>)
 80013a0:	f00a fc9e 	bl	800bce0 <ILI9341_Draw_Text>
				break;
 80013a4:	bf00      	nop

		}
	}


}
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	0800f20c 	.word	0x0800f20c
 80013b4:	0800f214 	.word	0x0800f214
 80013b8:	0800f220 	.word	0x0800f220
 80013bc:	0800f228 	.word	0x0800f228
 80013c0:	0800f234 	.word	0x0800f234
 80013c4:	0800f240 	.word	0x0800f240

080013c8 <DM_ShowVppSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void DM_ShowVppSelectMenu(eVppMenu_Status pValue)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
	eNextVppMenuStatus = pValue;
 80013d2:	4a04      	ldr	r2, [pc, #16]	; (80013e4 <DM_ShowVppSelectMenu+0x1c>)
 80013d4:	79fb      	ldrb	r3, [r7, #7]
 80013d6:	7013      	strb	r3, [r2, #0]
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr
 80013e4:	20002086 	.word	0x20002086

080013e8 <_DrawGainSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void _DrawGainSelectMenu()
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("ADJUST GAIN", 	40, 10, WHITE, 3, BLACK);
 80013ee:	2300      	movs	r3, #0
 80013f0:	9301      	str	r3, [sp, #4]
 80013f2:	2303      	movs	r3, #3
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013fa:	220a      	movs	r2, #10
 80013fc:	2128      	movs	r1, #40	; 0x28
 80013fe:	4803      	ldr	r0, [pc, #12]	; (800140c <_DrawGainSelectMenu+0x24>)
 8001400:	f00a fc6e 	bl	800bce0 <ILI9341_Draw_Text>

}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	0800f248 	.word	0x0800f248

08001410 <_DrawVppSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void _DrawVppSelectMenu()
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("ADJUST VPP", 	40, 10, WHITE, 3, BLACK);
 8001416:	2300      	movs	r3, #0
 8001418:	9301      	str	r3, [sp, #4]
 800141a:	2303      	movs	r3, #3
 800141c:	9300      	str	r3, [sp, #0]
 800141e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001422:	220a      	movs	r2, #10
 8001424:	2128      	movs	r1, #40	; 0x28
 8001426:	4803      	ldr	r0, [pc, #12]	; (8001434 <_DrawVppSelectMenu+0x24>)
 8001428:	f00a fc5a 	bl	800bce0 <ILI9341_Draw_Text>

}
 800142c:	bf00      	nop
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	0800f254 	.word	0x0800f254

08001438 <DM_ShowFreqMenu>:
 *	@param None
 *	@retval None
 *
 */
void DM_ShowFreqMenu(eFreqMenu_Status pValue)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	4603      	mov	r3, r0
 8001440:	71fb      	strb	r3, [r7, #7]
	eNextFreqMenuStatus = pValue;
 8001442:	4a04      	ldr	r2, [pc, #16]	; (8001454 <DM_ShowFreqMenu+0x1c>)
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	7013      	strb	r3, [r2, #0]
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	20002087 	.word	0x20002087

08001458 <DM_ShowBiasSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void DM_ShowBiasSelectMenu(eBiasMenu_Status pValue)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	71fb      	strb	r3, [r7, #7]
	eNextBiasMenuStatus = pValue;
 8001462:	4a04      	ldr	r2, [pc, #16]	; (8001474 <DM_ShowBiasSelectMenu+0x1c>)
 8001464:	79fb      	ldrb	r3, [r7, #7]
 8001466:	7013      	strb	r3, [r2, #0]
}
 8001468:	bf00      	nop
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr
 8001474:	20002088 	.word	0x20002088

08001478 <_DrawBiasSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void _DrawBiasSelectMenu()
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("ADJUST DC BIAS", 	30, 10, WHITE, 3, BLACK);
 800147e:	2300      	movs	r3, #0
 8001480:	9301      	str	r3, [sp, #4]
 8001482:	2303      	movs	r3, #3
 8001484:	9300      	str	r3, [sp, #0]
 8001486:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800148a:	220a      	movs	r2, #10
 800148c:	211e      	movs	r1, #30
 800148e:	4803      	ldr	r0, [pc, #12]	; (800149c <_DrawBiasSelectMenu+0x24>)
 8001490:	f00a fc26 	bl	800bce0 <ILI9341_Draw_Text>

}
 8001494:	bf00      	nop
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	0800f260 	.word	0x0800f260

080014a0 <DM_DigitCount>:
 *	@param None
 *	@retval None
 *
 */
int DM_DigitCount(int num)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
	if(num < 10)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2b09      	cmp	r3, #9
 80014ac:	dc01      	bgt.n	80014b2 <DM_DigitCount+0x12>
		return 1;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e018      	b.n	80014e4 <DM_DigitCount+0x44>
	if(num < 100)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2b63      	cmp	r3, #99	; 0x63
 80014b6:	dc01      	bgt.n	80014bc <DM_DigitCount+0x1c>
		return 2;
 80014b8:	2302      	movs	r3, #2
 80014ba:	e013      	b.n	80014e4 <DM_DigitCount+0x44>
	if(num < 1000)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014c2:	da01      	bge.n	80014c8 <DM_DigitCount+0x28>
		return 3;
 80014c4:	2303      	movs	r3, #3
 80014c6:	e00d      	b.n	80014e4 <DM_DigitCount+0x44>
	if(num < 10000)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f242 720f 	movw	r2, #9999	; 0x270f
 80014ce:	4293      	cmp	r3, r2
 80014d0:	dc01      	bgt.n	80014d6 <DM_DigitCount+0x36>
		return 4;
 80014d2:	2304      	movs	r3, #4
 80014d4:	e006      	b.n	80014e4 <DM_DigitCount+0x44>
	if(num < 100000)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4a05      	ldr	r2, [pc, #20]	; (80014f0 <DM_DigitCount+0x50>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	dc01      	bgt.n	80014e2 <DM_DigitCount+0x42>
		return 5;
 80014de:	2305      	movs	r3, #5
 80014e0:	e000      	b.n	80014e4 <DM_DigitCount+0x44>
	else
		return 0;
 80014e2:	2300      	movs	r3, #0
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr
 80014f0:	0001869f 	.word	0x0001869f

080014f4 <DM_RefreshBackgroundLayout>:
 *	@param None
 *	@retval None
 *
 */
void DM_RefreshBackgroundLayout()
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af04      	add	r7, sp, #16


	//ILI9341_Fill_Screen(WHITE);
	ILI9341_FillScreenGradient();
 80014fa:	f00a fc1f 	bl	800bd3c <ILI9341_FillScreenGradient>

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[0],
 80014fe:	4b1d      	ldr	r3, [pc, #116]	; (8001574 <DM_RefreshBackgroundLayout+0x80>)
 8001500:	8818      	ldrh	r0, [r3, #0]
 8001502:	2300      	movs	r3, #0
 8001504:	9302      	str	r3, [sp, #8]
 8001506:	2302      	movs	r3, #2
 8001508:	9301      	str	r3, [sp, #4]
 800150a:	f240 33ef 	movw	r3, #1007	; 0x3ef
 800150e:	9300      	str	r3, [sp, #0]
 8001510:	2332      	movs	r3, #50	; 0x32
 8001512:	2250      	movs	r2, #80	; 0x50
 8001514:	21c8      	movs	r1, #200	; 0xc8
 8001516:	f00a fa79 	bl	800ba0c <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKCYAN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[1],
 800151a:	4b16      	ldr	r3, [pc, #88]	; (8001574 <DM_RefreshBackgroundLayout+0x80>)
 800151c:	8858      	ldrh	r0, [r3, #2]
 800151e:	2300      	movs	r3, #0
 8001520:	9302      	str	r3, [sp, #8]
 8001522:	2302      	movs	r3, #2
 8001524:	9301      	str	r3, [sp, #4]
 8001526:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 800152a:	9300      	str	r3, [sp, #0]
 800152c:	2332      	movs	r3, #50	; 0x32
 800152e:	2250      	movs	r2, #80	; 0x50
 8001530:	21c8      	movs	r1, #200	; 0xc8
 8001532:	f00a fa6b 	bl	800ba0c <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKGREEN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[2],
 8001536:	4b0f      	ldr	r3, [pc, #60]	; (8001574 <DM_RefreshBackgroundLayout+0x80>)
 8001538:	8898      	ldrh	r0, [r3, #4]
 800153a:	2300      	movs	r3, #0
 800153c:	9302      	str	r3, [sp, #8]
 800153e:	2302      	movs	r3, #2
 8001540:	9301      	str	r3, [sp, #4]
 8001542:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001546:	9300      	str	r3, [sp, #0]
 8001548:	2332      	movs	r3, #50	; 0x32
 800154a:	2250      	movs	r2, #80	; 0x50
 800154c:	21c8      	movs	r1, #200	; 0xc8
 800154e:	f00a fa5d 	bl	800ba0c <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													YELLOW,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[3],
 8001552:	4b08      	ldr	r3, [pc, #32]	; (8001574 <DM_RefreshBackgroundLayout+0x80>)
 8001554:	88d8      	ldrh	r0, [r3, #6]
 8001556:	2300      	movs	r3, #0
 8001558:	9302      	str	r3, [sp, #8]
 800155a:	2302      	movs	r3, #2
 800155c:	9301      	str	r3, [sp, #4]
 800155e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001562:	9300      	str	r3, [sp, #0]
 8001564:	2332      	movs	r3, #50	; 0x32
 8001566:	2250      	movs	r2, #80	; 0x50
 8001568:	21c8      	movs	r1, #200	; 0xc8
 800156a:	f00a fa4f 	bl	800ba0c <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_WIDTH,
													BTN_HEIGHT,
													RED,
													BORDER_SIZE,
													BLACK);
}
 800156e:	bf00      	nop
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20000000 	.word	0x20000000

08001578 <DM_AddDigitPadding>:
 *			1 if buflen is invalid size
 *			2 unknown error
 *
 */
int DM_AddDigitPadding(uint16_t num, char *buffer, uint16_t buflen)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	6039      	str	r1, [r7, #0]
 8001582:	80fb      	strh	r3, [r7, #6]
 8001584:	4613      	mov	r3, r2
 8001586:	80bb      	strh	r3, [r7, #4]
	if((buflen < 1) || (buflen > 6))
 8001588:	88bb      	ldrh	r3, [r7, #4]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d002      	beq.n	8001594 <DM_AddDigitPadding+0x1c>
 800158e:	88bb      	ldrh	r3, [r7, #4]
 8001590:	2b06      	cmp	r3, #6
 8001592:	d904      	bls.n	800159e <DM_AddDigitPadding+0x26>
	{
		DM_SetErrorDebugMsg("DM_AddDigitPadding: invalid input string size");
 8001594:	482a      	ldr	r0, [pc, #168]	; (8001640 <DM_AddDigitPadding+0xc8>)
 8001596:	f000 f863 	bl	8001660 <DM_SetErrorDebugMsg>
		return 1;
 800159a:	2301      	movs	r3, #1
 800159c:	e04c      	b.n	8001638 <DM_AddDigitPadding+0xc0>
	}

	//char* tmpbuf = malloc(sizeof(buffer) * buflen);

	uint16_t tmpcnt = num;
 800159e:	88fb      	ldrh	r3, [r7, #6]
 80015a0:	81fb      	strh	r3, [r7, #14]
	switch(DM_DigitCount(tmpcnt))
 80015a2:	89fb      	ldrh	r3, [r7, #14]
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7ff ff7b 	bl	80014a0 <DM_DigitCount>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b05      	cmp	r3, #5
 80015ae:	d83f      	bhi.n	8001630 <DM_AddDigitPadding+0xb8>
 80015b0:	a201      	add	r2, pc, #4	; (adr r2, 80015b8 <DM_AddDigitPadding+0x40>)
 80015b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b6:	bf00      	nop
 80015b8:	080015d1 	.word	0x080015d1
 80015bc:	080015e1 	.word	0x080015e1
 80015c0:	080015f1 	.word	0x080015f1
 80015c4:	08001601 	.word	0x08001601
 80015c8:	08001611 	.word	0x08001611
 80015cc:	08001621 	.word	0x08001621
	{

		case 0:
			snprintf(buffer,buflen, "     ");
 80015d0:	88bb      	ldrh	r3, [r7, #4]
 80015d2:	4a1c      	ldr	r2, [pc, #112]	; (8001644 <DM_AddDigitPadding+0xcc>)
 80015d4:	4619      	mov	r1, r3
 80015d6:	6838      	ldr	r0, [r7, #0]
 80015d8:	f00b fe74 	bl	800d2c4 <sniprintf>
			return 0;
 80015dc:	2300      	movs	r3, #0
 80015de:	e02b      	b.n	8001638 <DM_AddDigitPadding+0xc0>
		case 1:
			snprintf(buffer, buflen, "%u    ", tmpcnt);
 80015e0:	88b9      	ldrh	r1, [r7, #4]
 80015e2:	89fb      	ldrh	r3, [r7, #14]
 80015e4:	4a18      	ldr	r2, [pc, #96]	; (8001648 <DM_AddDigitPadding+0xd0>)
 80015e6:	6838      	ldr	r0, [r7, #0]
 80015e8:	f00b fe6c 	bl	800d2c4 <sniprintf>
			return 0;
 80015ec:	2300      	movs	r3, #0
 80015ee:	e023      	b.n	8001638 <DM_AddDigitPadding+0xc0>
		case 2:
			snprintf(buffer, buflen, "%u   ", tmpcnt);
 80015f0:	88b9      	ldrh	r1, [r7, #4]
 80015f2:	89fb      	ldrh	r3, [r7, #14]
 80015f4:	4a15      	ldr	r2, [pc, #84]	; (800164c <DM_AddDigitPadding+0xd4>)
 80015f6:	6838      	ldr	r0, [r7, #0]
 80015f8:	f00b fe64 	bl	800d2c4 <sniprintf>
			return 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	e01b      	b.n	8001638 <DM_AddDigitPadding+0xc0>
		case 3:
			snprintf(buffer, buflen, "%u  ", tmpcnt);
 8001600:	88b9      	ldrh	r1, [r7, #4]
 8001602:	89fb      	ldrh	r3, [r7, #14]
 8001604:	4a12      	ldr	r2, [pc, #72]	; (8001650 <DM_AddDigitPadding+0xd8>)
 8001606:	6838      	ldr	r0, [r7, #0]
 8001608:	f00b fe5c 	bl	800d2c4 <sniprintf>
			return 0;
 800160c:	2300      	movs	r3, #0
 800160e:	e013      	b.n	8001638 <DM_AddDigitPadding+0xc0>
		case 4:
			snprintf(buffer, buflen, "%u ", tmpcnt);
 8001610:	88b9      	ldrh	r1, [r7, #4]
 8001612:	89fb      	ldrh	r3, [r7, #14]
 8001614:	4a0f      	ldr	r2, [pc, #60]	; (8001654 <DM_AddDigitPadding+0xdc>)
 8001616:	6838      	ldr	r0, [r7, #0]
 8001618:	f00b fe54 	bl	800d2c4 <sniprintf>
			return 0;
 800161c:	2300      	movs	r3, #0
 800161e:	e00b      	b.n	8001638 <DM_AddDigitPadding+0xc0>
		case 5:
			snprintf(buffer, buflen, "%u", tmpcnt);
 8001620:	88b9      	ldrh	r1, [r7, #4]
 8001622:	89fb      	ldrh	r3, [r7, #14]
 8001624:	4a0c      	ldr	r2, [pc, #48]	; (8001658 <DM_AddDigitPadding+0xe0>)
 8001626:	6838      	ldr	r0, [r7, #0]
 8001628:	f00b fe4c 	bl	800d2c4 <sniprintf>
			return 0;
 800162c:	2300      	movs	r3, #0
 800162e:	e003      	b.n	8001638 <DM_AddDigitPadding+0xc0>

	}
	DM_SetErrorDebugMsg("DM_AddDigitPadding: unknown error");
 8001630:	480a      	ldr	r0, [pc, #40]	; (800165c <DM_AddDigitPadding+0xe4>)
 8001632:	f000 f815 	bl	8001660 <DM_SetErrorDebugMsg>
	return 2;
 8001636:	2302      	movs	r3, #2


}
 8001638:	4618      	mov	r0, r3
 800163a:	3710      	adds	r7, #16
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	0800f2a8 	.word	0x0800f2a8
 8001644:	0800f2d8 	.word	0x0800f2d8
 8001648:	0800f2e0 	.word	0x0800f2e0
 800164c:	0800f2e8 	.word	0x0800f2e8
 8001650:	0800f2f0 	.word	0x0800f2f0
 8001654:	0800f2f8 	.word	0x0800f2f8
 8001658:	0800f2fc 	.word	0x0800f2fc
 800165c:	0800f300 	.word	0x0800f300

08001660 <DM_SetErrorDebugMsg>:
	ILI9341_Draw_Text("- SINE", 	10, 30, WHITE, 2, BLACK);
	*/
}

void DM_SetErrorDebugMsg(char* msg)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
	snprintf(ErrorDebugMsg, sizeof(ErrorDebugMsg), "%s", msg);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4a04      	ldr	r2, [pc, #16]	; (800167c <DM_SetErrorDebugMsg+0x1c>)
 800166c:	212d      	movs	r1, #45	; 0x2d
 800166e:	4804      	ldr	r0, [pc, #16]	; (8001680 <DM_SetErrorDebugMsg+0x20>)
 8001670:	f00b fe28 	bl	800d2c4 <sniprintf>
}
 8001674:	bf00      	nop
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	0800f1b8 	.word	0x0800f1b8
 8001680:	2000208c 	.word	0x2000208c

08001684 <FreqMenu_DrawFreqMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawFreqMainMenu()
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af02      	add	r7, sp, #8
	// main
	ILI9341_Draw_Text("Select an option below", 	30, 150, BLACK, 2, WHITE);
 800168a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800168e:	9301      	str	r3, [sp, #4]
 8001690:	2302      	movs	r3, #2
 8001692:	9300      	str	r3, [sp, #0]
 8001694:	2300      	movs	r3, #0
 8001696:	2296      	movs	r2, #150	; 0x96
 8001698:	211e      	movs	r1, #30
 800169a:	4813      	ldr	r0, [pc, #76]	; (80016e8 <FreqMenu_DrawFreqMainMenu+0x64>)
 800169c:	f00a fb20 	bl	800bce0 <ILI9341_Draw_Text>

	// buttons
	ILI9341_Draw_Text("PRESET", 5, 210, BLACK, 2, DARKCYAN);
 80016a0:	f240 33ef 	movw	r3, #1007	; 0x3ef
 80016a4:	9301      	str	r3, [sp, #4]
 80016a6:	2302      	movs	r3, #2
 80016a8:	9300      	str	r3, [sp, #0]
 80016aa:	2300      	movs	r3, #0
 80016ac:	22d2      	movs	r2, #210	; 0xd2
 80016ae:	2105      	movs	r1, #5
 80016b0:	480e      	ldr	r0, [pc, #56]	; (80016ec <FreqMenu_DrawFreqMainMenu+0x68>)
 80016b2:	f00a fb15 	bl	800bce0 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("ADJUST", 87, 210, BLACK, 2, DARKGREEN);
 80016b6:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 80016ba:	9301      	str	r3, [sp, #4]
 80016bc:	2302      	movs	r3, #2
 80016be:	9300      	str	r3, [sp, #0]
 80016c0:	2300      	movs	r3, #0
 80016c2:	22d2      	movs	r2, #210	; 0xd2
 80016c4:	2157      	movs	r1, #87	; 0x57
 80016c6:	480a      	ldr	r0, [pc, #40]	; (80016f0 <FreqMenu_DrawFreqMainMenu+0x6c>)
 80016c8:	f00a fb0a 	bl	800bce0 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SWEEP", 174, 210, BLACK, 2, YELLOW);
 80016cc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80016d0:	9301      	str	r3, [sp, #4]
 80016d2:	2302      	movs	r3, #2
 80016d4:	9300      	str	r3, [sp, #0]
 80016d6:	2300      	movs	r3, #0
 80016d8:	22d2      	movs	r2, #210	; 0xd2
 80016da:	21ae      	movs	r1, #174	; 0xae
 80016dc:	4805      	ldr	r0, [pc, #20]	; (80016f4 <FreqMenu_DrawFreqMainMenu+0x70>)
 80016de:	f00a faff 	bl	800bce0 <ILI9341_Draw_Text>
	//ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
}
 80016e2:	bf00      	nop
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	0800f324 	.word	0x0800f324
 80016ec:	0800f33c 	.word	0x0800f33c
 80016f0:	0800f344 	.word	0x0800f344
 80016f4:	0800f34c 	.word	0x0800f34c

080016f8 <FreqMenu_DrawFreqPresetMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawFreqPresetMenu()
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b086      	sub	sp, #24
 80016fc:	af02      	add	r7, sp, #8

	uint8_t menu_pos_y1 = 50;
 80016fe:	2332      	movs	r3, #50	; 0x32
 8001700:	73fb      	strb	r3, [r7, #15]
	uint8_t menu_pos_y2 = 70;
 8001702:	2346      	movs	r3, #70	; 0x46
 8001704:	73bb      	strb	r3, [r7, #14]
	uint8_t menu_pos_y3 = 90;
 8001706:	235a      	movs	r3, #90	; 0x5a
 8001708:	737b      	strb	r3, [r7, #13]
	uint8_t menu_pos_y4 = 110;
 800170a:	236e      	movs	r3, #110	; 0x6e
 800170c:	733b      	strb	r3, [r7, #12]
	uint8_t menu_pos_y5 = 130;
 800170e:	2382      	movs	r3, #130	; 0x82
 8001710:	72fb      	strb	r3, [r7, #11]
	uint8_t menu_pos_y6 = 150;
 8001712:	2396      	movs	r3, #150	; 0x96
 8001714:	72bb      	strb	r3, [r7, #10]
	uint8_t menu_pos_y7 = 170;
 8001716:	23aa      	movs	r3, #170	; 0xaa
 8001718:	727b      	strb	r3, [r7, #9]
	Freq_Preset_Encoder_Pos_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 800171a:	f001 ffd9 	bl	80036d0 <FreqO_GetFPresetObject>
 800171e:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2b00      	cmp	r3, #0
 8001724:	f001 823f 	beq.w	8002ba6 <FreqMenu_DrawFreqPresetMenu+0x14ae>
	{
		switch(pFreqPresetTmp->hertz)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001730:	4293      	cmp	r3, r2
 8001732:	f000 8499 	beq.w	8002068 <FreqMenu_DrawFreqPresetMenu+0x970>
 8001736:	f240 22ee 	movw	r2, #750	; 0x2ee
 800173a:	4293      	cmp	r3, r2
 800173c:	d817      	bhi.n	800176e <FreqMenu_DrawFreqPresetMenu+0x76>
 800173e:	2b32      	cmp	r3, #50	; 0x32
 8001740:	f000 81b2 	beq.w	8001aa8 <FreqMenu_DrawFreqPresetMenu+0x3b0>
 8001744:	2b32      	cmp	r3, #50	; 0x32
 8001746:	d806      	bhi.n	8001756 <FreqMenu_DrawFreqPresetMenu+0x5e>
 8001748:	2b01      	cmp	r3, #1
 800174a:	d038      	beq.n	80017be <FreqMenu_DrawFreqPresetMenu+0xc6>
 800174c:	2b0a      	cmp	r3, #10
 800174e:	f000 80e0 	beq.w	8001912 <FreqMenu_DrawFreqPresetMenu+0x21a>
	else
	{
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		10, 180, RED, 1, BLACK);
	}

}
 8001752:	f001 ba34 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
		switch(pFreqPresetTmp->hertz)
 8001756:	2bfa      	cmp	r3, #250	; 0xfa
 8001758:	f000 8316 	beq.w	8001d88 <FreqMenu_DrawFreqPresetMenu+0x690>
 800175c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001760:	f000 83bc 	beq.w	8001edc <FreqMenu_DrawFreqPresetMenu+0x7e4>
 8001764:	2b64      	cmp	r3, #100	; 0x64
 8001766:	f000 8249 	beq.w	8001bfc <FreqMenu_DrawFreqPresetMenu+0x504>
}
 800176a:	f001 ba28 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
		switch(pFreqPresetTmp->hertz)
 800176e:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8001772:	4293      	cmp	r3, r2
 8001774:	f000 8756 	beq.w	8002624 <FreqMenu_DrawFreqPresetMenu+0xf2c>
 8001778:	f246 12a8 	movw	r2, #25000	; 0x61a8
 800177c:	4293      	cmp	r3, r2
 800177e:	d80f      	bhi.n	80017a0 <FreqMenu_DrawFreqPresetMenu+0xa8>
 8001780:	f241 3288 	movw	r2, #5000	; 0x1388
 8001784:	4293      	cmp	r3, r2
 8001786:	f000 85df 	beq.w	8002348 <FreqMenu_DrawFreqPresetMenu+0xc50>
 800178a:	f242 7210 	movw	r2, #10000	; 0x2710
 800178e:	4293      	cmp	r3, r2
 8001790:	f000 8683 	beq.w	800249a <FreqMenu_DrawFreqPresetMenu+0xda2>
 8001794:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001798:	f000 8510 	beq.w	80021bc <FreqMenu_DrawFreqPresetMenu+0xac4>
}
 800179c:	f001 ba0f 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
		switch(pFreqPresetTmp->hertz)
 80017a0:	4ab1      	ldr	r2, [pc, #708]	; (8001a68 <FreqMenu_DrawFreqPresetMenu+0x370>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	f001 80ac 	beq.w	8002900 <FreqMenu_DrawFreqPresetMenu+0x1208>
 80017a8:	4ab0      	ldr	r2, [pc, #704]	; (8001a6c <FreqMenu_DrawFreqPresetMenu+0x374>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	f001 8151 	beq.w	8002a52 <FreqMenu_DrawFreqPresetMenu+0x135a>
 80017b0:	f24c 3250 	movw	r2, #50000	; 0xc350
 80017b4:	4293      	cmp	r3, r2
 80017b6:	f000 87de 	beq.w	8002776 <FreqMenu_DrawFreqPresetMenu+0x107e>
}
 80017ba:	f001 ba00 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, WHITE, 2, BLACK);
 80017be:	7bfb      	ldrb	r3, [r7, #15]
 80017c0:	b29a      	uxth	r2, r3
 80017c2:	2300      	movs	r3, #0
 80017c4:	9301      	str	r3, [sp, #4]
 80017c6:	2302      	movs	r3, #2
 80017c8:	9300      	str	r3, [sp, #0]
 80017ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017ce:	210a      	movs	r1, #10
 80017d0:	48a7      	ldr	r0, [pc, #668]	; (8001a70 <FreqMenu_DrawFreqPresetMenu+0x378>)
 80017d2:	f00a fa85 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80017d6:	7bbb      	ldrb	r3, [r7, #14]
 80017d8:	b29a      	uxth	r2, r3
 80017da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017de:	9301      	str	r3, [sp, #4]
 80017e0:	2302      	movs	r3, #2
 80017e2:	9300      	str	r3, [sp, #0]
 80017e4:	2300      	movs	r3, #0
 80017e6:	210a      	movs	r1, #10
 80017e8:	48a2      	ldr	r0, [pc, #648]	; (8001a74 <FreqMenu_DrawFreqPresetMenu+0x37c>)
 80017ea:	f00a fa79 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80017ee:	7b7b      	ldrb	r3, [r7, #13]
 80017f0:	b29a      	uxth	r2, r3
 80017f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017f6:	9301      	str	r3, [sp, #4]
 80017f8:	2302      	movs	r3, #2
 80017fa:	9300      	str	r3, [sp, #0]
 80017fc:	2300      	movs	r3, #0
 80017fe:	210a      	movs	r1, #10
 8001800:	489d      	ldr	r0, [pc, #628]	; (8001a78 <FreqMenu_DrawFreqPresetMenu+0x380>)
 8001802:	f00a fa6d 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001806:	7b3b      	ldrb	r3, [r7, #12]
 8001808:	b29a      	uxth	r2, r3
 800180a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800180e:	9301      	str	r3, [sp, #4]
 8001810:	2302      	movs	r3, #2
 8001812:	9300      	str	r3, [sp, #0]
 8001814:	2300      	movs	r3, #0
 8001816:	210a      	movs	r1, #10
 8001818:	4898      	ldr	r0, [pc, #608]	; (8001a7c <FreqMenu_DrawFreqPresetMenu+0x384>)
 800181a:	f00a fa61 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 800181e:	7afb      	ldrb	r3, [r7, #11]
 8001820:	b29a      	uxth	r2, r3
 8001822:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001826:	9301      	str	r3, [sp, #4]
 8001828:	2302      	movs	r3, #2
 800182a:	9300      	str	r3, [sp, #0]
 800182c:	2300      	movs	r3, #0
 800182e:	210a      	movs	r1, #10
 8001830:	4893      	ldr	r0, [pc, #588]	; (8001a80 <FreqMenu_DrawFreqPresetMenu+0x388>)
 8001832:	f00a fa55 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001836:	7abb      	ldrb	r3, [r7, #10]
 8001838:	b29a      	uxth	r2, r3
 800183a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800183e:	9301      	str	r3, [sp, #4]
 8001840:	2302      	movs	r3, #2
 8001842:	9300      	str	r3, [sp, #0]
 8001844:	2300      	movs	r3, #0
 8001846:	210a      	movs	r1, #10
 8001848:	488e      	ldr	r0, [pc, #568]	; (8001a84 <FreqMenu_DrawFreqPresetMenu+0x38c>)
 800184a:	f00a fa49 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 800184e:	7a7b      	ldrb	r3, [r7, #9]
 8001850:	b29a      	uxth	r2, r3
 8001852:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001856:	9301      	str	r3, [sp, #4]
 8001858:	2302      	movs	r3, #2
 800185a:	9300      	str	r3, [sp, #0]
 800185c:	2300      	movs	r3, #0
 800185e:	210a      	movs	r1, #10
 8001860:	4889      	ldr	r0, [pc, #548]	; (8001a88 <FreqMenu_DrawFreqPresetMenu+0x390>)
 8001862:	f00a fa3d 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001866:	7bfb      	ldrb	r3, [r7, #15]
 8001868:	b29a      	uxth	r2, r3
 800186a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800186e:	9301      	str	r3, [sp, #4]
 8001870:	2302      	movs	r3, #2
 8001872:	9300      	str	r3, [sp, #0]
 8001874:	2300      	movs	r3, #0
 8001876:	2178      	movs	r1, #120	; 0x78
 8001878:	4884      	ldr	r0, [pc, #528]	; (8001a8c <FreqMenu_DrawFreqPresetMenu+0x394>)
 800187a:	f00a fa31 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 800187e:	7bbb      	ldrb	r3, [r7, #14]
 8001880:	b29a      	uxth	r2, r3
 8001882:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001886:	9301      	str	r3, [sp, #4]
 8001888:	2302      	movs	r3, #2
 800188a:	9300      	str	r3, [sp, #0]
 800188c:	2300      	movs	r3, #0
 800188e:	2178      	movs	r1, #120	; 0x78
 8001890:	487f      	ldr	r0, [pc, #508]	; (8001a90 <FreqMenu_DrawFreqPresetMenu+0x398>)
 8001892:	f00a fa25 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001896:	7b7b      	ldrb	r3, [r7, #13]
 8001898:	b29a      	uxth	r2, r3
 800189a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800189e:	9301      	str	r3, [sp, #4]
 80018a0:	2302      	movs	r3, #2
 80018a2:	9300      	str	r3, [sp, #0]
 80018a4:	2300      	movs	r3, #0
 80018a6:	2178      	movs	r1, #120	; 0x78
 80018a8:	487a      	ldr	r0, [pc, #488]	; (8001a94 <FreqMenu_DrawFreqPresetMenu+0x39c>)
 80018aa:	f00a fa19 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80018ae:	7b3b      	ldrb	r3, [r7, #12]
 80018b0:	b29a      	uxth	r2, r3
 80018b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018b6:	9301      	str	r3, [sp, #4]
 80018b8:	2302      	movs	r3, #2
 80018ba:	9300      	str	r3, [sp, #0]
 80018bc:	2300      	movs	r3, #0
 80018be:	2178      	movs	r1, #120	; 0x78
 80018c0:	4875      	ldr	r0, [pc, #468]	; (8001a98 <FreqMenu_DrawFreqPresetMenu+0x3a0>)
 80018c2:	f00a fa0d 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80018c6:	7afb      	ldrb	r3, [r7, #11]
 80018c8:	b29a      	uxth	r2, r3
 80018ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018ce:	9301      	str	r3, [sp, #4]
 80018d0:	2302      	movs	r3, #2
 80018d2:	9300      	str	r3, [sp, #0]
 80018d4:	2300      	movs	r3, #0
 80018d6:	2178      	movs	r1, #120	; 0x78
 80018d8:	4870      	ldr	r0, [pc, #448]	; (8001a9c <FreqMenu_DrawFreqPresetMenu+0x3a4>)
 80018da:	f00a fa01 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80018de:	7abb      	ldrb	r3, [r7, #10]
 80018e0:	b29a      	uxth	r2, r3
 80018e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018e6:	9301      	str	r3, [sp, #4]
 80018e8:	2302      	movs	r3, #2
 80018ea:	9300      	str	r3, [sp, #0]
 80018ec:	2300      	movs	r3, #0
 80018ee:	2178      	movs	r1, #120	; 0x78
 80018f0:	486b      	ldr	r0, [pc, #428]	; (8001aa0 <FreqMenu_DrawFreqPresetMenu+0x3a8>)
 80018f2:	f00a f9f5 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80018f6:	7a7b      	ldrb	r3, [r7, #9]
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018fe:	9301      	str	r3, [sp, #4]
 8001900:	2302      	movs	r3, #2
 8001902:	9300      	str	r3, [sp, #0]
 8001904:	2300      	movs	r3, #0
 8001906:	2178      	movs	r1, #120	; 0x78
 8001908:	4866      	ldr	r0, [pc, #408]	; (8001aa4 <FreqMenu_DrawFreqPresetMenu+0x3ac>)
 800190a:	f00a f9e9 	bl	800bce0 <ILI9341_Draw_Text>
				break;
 800190e:	f001 b956 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001912:	7bfb      	ldrb	r3, [r7, #15]
 8001914:	b29a      	uxth	r2, r3
 8001916:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800191a:	9301      	str	r3, [sp, #4]
 800191c:	2302      	movs	r3, #2
 800191e:	9300      	str	r3, [sp, #0]
 8001920:	2300      	movs	r3, #0
 8001922:	210a      	movs	r1, #10
 8001924:	4852      	ldr	r0, [pc, #328]	; (8001a70 <FreqMenu_DrawFreqPresetMenu+0x378>)
 8001926:	f00a f9db 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, WHITE, 2, BLACK);
 800192a:	7bbb      	ldrb	r3, [r7, #14]
 800192c:	b29a      	uxth	r2, r3
 800192e:	2300      	movs	r3, #0
 8001930:	9301      	str	r3, [sp, #4]
 8001932:	2302      	movs	r3, #2
 8001934:	9300      	str	r3, [sp, #0]
 8001936:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800193a:	210a      	movs	r1, #10
 800193c:	484d      	ldr	r0, [pc, #308]	; (8001a74 <FreqMenu_DrawFreqPresetMenu+0x37c>)
 800193e:	f00a f9cf 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001942:	7b7b      	ldrb	r3, [r7, #13]
 8001944:	b29a      	uxth	r2, r3
 8001946:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800194a:	9301      	str	r3, [sp, #4]
 800194c:	2302      	movs	r3, #2
 800194e:	9300      	str	r3, [sp, #0]
 8001950:	2300      	movs	r3, #0
 8001952:	210a      	movs	r1, #10
 8001954:	4848      	ldr	r0, [pc, #288]	; (8001a78 <FreqMenu_DrawFreqPresetMenu+0x380>)
 8001956:	f00a f9c3 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 800195a:	7b3b      	ldrb	r3, [r7, #12]
 800195c:	b29a      	uxth	r2, r3
 800195e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001962:	9301      	str	r3, [sp, #4]
 8001964:	2302      	movs	r3, #2
 8001966:	9300      	str	r3, [sp, #0]
 8001968:	2300      	movs	r3, #0
 800196a:	210a      	movs	r1, #10
 800196c:	4843      	ldr	r0, [pc, #268]	; (8001a7c <FreqMenu_DrawFreqPresetMenu+0x384>)
 800196e:	f00a f9b7 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001972:	7afb      	ldrb	r3, [r7, #11]
 8001974:	b29a      	uxth	r2, r3
 8001976:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800197a:	9301      	str	r3, [sp, #4]
 800197c:	2302      	movs	r3, #2
 800197e:	9300      	str	r3, [sp, #0]
 8001980:	2300      	movs	r3, #0
 8001982:	210a      	movs	r1, #10
 8001984:	483e      	ldr	r0, [pc, #248]	; (8001a80 <FreqMenu_DrawFreqPresetMenu+0x388>)
 8001986:	f00a f9ab 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 800198a:	7abb      	ldrb	r3, [r7, #10]
 800198c:	b29a      	uxth	r2, r3
 800198e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001992:	9301      	str	r3, [sp, #4]
 8001994:	2302      	movs	r3, #2
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	2300      	movs	r3, #0
 800199a:	210a      	movs	r1, #10
 800199c:	4839      	ldr	r0, [pc, #228]	; (8001a84 <FreqMenu_DrawFreqPresetMenu+0x38c>)
 800199e:	f00a f99f 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80019a2:	7a7b      	ldrb	r3, [r7, #9]
 80019a4:	b29a      	uxth	r2, r3
 80019a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019aa:	9301      	str	r3, [sp, #4]
 80019ac:	2302      	movs	r3, #2
 80019ae:	9300      	str	r3, [sp, #0]
 80019b0:	2300      	movs	r3, #0
 80019b2:	210a      	movs	r1, #10
 80019b4:	4834      	ldr	r0, [pc, #208]	; (8001a88 <FreqMenu_DrawFreqPresetMenu+0x390>)
 80019b6:	f00a f993 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80019ba:	7bfb      	ldrb	r3, [r7, #15]
 80019bc:	b29a      	uxth	r2, r3
 80019be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019c2:	9301      	str	r3, [sp, #4]
 80019c4:	2302      	movs	r3, #2
 80019c6:	9300      	str	r3, [sp, #0]
 80019c8:	2300      	movs	r3, #0
 80019ca:	2178      	movs	r1, #120	; 0x78
 80019cc:	482f      	ldr	r0, [pc, #188]	; (8001a8c <FreqMenu_DrawFreqPresetMenu+0x394>)
 80019ce:	f00a f987 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80019d2:	7bbb      	ldrb	r3, [r7, #14]
 80019d4:	b29a      	uxth	r2, r3
 80019d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019da:	9301      	str	r3, [sp, #4]
 80019dc:	2302      	movs	r3, #2
 80019de:	9300      	str	r3, [sp, #0]
 80019e0:	2300      	movs	r3, #0
 80019e2:	2178      	movs	r1, #120	; 0x78
 80019e4:	482a      	ldr	r0, [pc, #168]	; (8001a90 <FreqMenu_DrawFreqPresetMenu+0x398>)
 80019e6:	f00a f97b 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80019ea:	7b7b      	ldrb	r3, [r7, #13]
 80019ec:	b29a      	uxth	r2, r3
 80019ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019f2:	9301      	str	r3, [sp, #4]
 80019f4:	2302      	movs	r3, #2
 80019f6:	9300      	str	r3, [sp, #0]
 80019f8:	2300      	movs	r3, #0
 80019fa:	2178      	movs	r1, #120	; 0x78
 80019fc:	4825      	ldr	r0, [pc, #148]	; (8001a94 <FreqMenu_DrawFreqPresetMenu+0x39c>)
 80019fe:	f00a f96f 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001a02:	7b3b      	ldrb	r3, [r7, #12]
 8001a04:	b29a      	uxth	r2, r3
 8001a06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a0a:	9301      	str	r3, [sp, #4]
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	9300      	str	r3, [sp, #0]
 8001a10:	2300      	movs	r3, #0
 8001a12:	2178      	movs	r1, #120	; 0x78
 8001a14:	4820      	ldr	r0, [pc, #128]	; (8001a98 <FreqMenu_DrawFreqPresetMenu+0x3a0>)
 8001a16:	f00a f963 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001a1a:	7afb      	ldrb	r3, [r7, #11]
 8001a1c:	b29a      	uxth	r2, r3
 8001a1e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a22:	9301      	str	r3, [sp, #4]
 8001a24:	2302      	movs	r3, #2
 8001a26:	9300      	str	r3, [sp, #0]
 8001a28:	2300      	movs	r3, #0
 8001a2a:	2178      	movs	r1, #120	; 0x78
 8001a2c:	481b      	ldr	r0, [pc, #108]	; (8001a9c <FreqMenu_DrawFreqPresetMenu+0x3a4>)
 8001a2e:	f00a f957 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001a32:	7abb      	ldrb	r3, [r7, #10]
 8001a34:	b29a      	uxth	r2, r3
 8001a36:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a3a:	9301      	str	r3, [sp, #4]
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	9300      	str	r3, [sp, #0]
 8001a40:	2300      	movs	r3, #0
 8001a42:	2178      	movs	r1, #120	; 0x78
 8001a44:	4816      	ldr	r0, [pc, #88]	; (8001aa0 <FreqMenu_DrawFreqPresetMenu+0x3a8>)
 8001a46:	f00a f94b 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001a4a:	7a7b      	ldrb	r3, [r7, #9]
 8001a4c:	b29a      	uxth	r2, r3
 8001a4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a52:	9301      	str	r3, [sp, #4]
 8001a54:	2302      	movs	r3, #2
 8001a56:	9300      	str	r3, [sp, #0]
 8001a58:	2300      	movs	r3, #0
 8001a5a:	2178      	movs	r1, #120	; 0x78
 8001a5c:	4811      	ldr	r0, [pc, #68]	; (8001aa4 <FreqMenu_DrawFreqPresetMenu+0x3ac>)
 8001a5e:	f00a f93f 	bl	800bce0 <ILI9341_Draw_Text>
				break;
 8001a62:	f001 b8ac 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
 8001a66:	bf00      	nop
 8001a68:	000124f8 	.word	0x000124f8
 8001a6c:	000186a0 	.word	0x000186a0
 8001a70:	0800f354 	.word	0x0800f354
 8001a74:	0800f35c 	.word	0x0800f35c
 8001a78:	0800f364 	.word	0x0800f364
 8001a7c:	0800f36c 	.word	0x0800f36c
 8001a80:	0800f374 	.word	0x0800f374
 8001a84:	0800f37c 	.word	0x0800f37c
 8001a88:	0800f384 	.word	0x0800f384
 8001a8c:	0800f38c 	.word	0x0800f38c
 8001a90:	0800f394 	.word	0x0800f394
 8001a94:	0800f39c 	.word	0x0800f39c
 8001a98:	0800f3a4 	.word	0x0800f3a4
 8001a9c:	0800f3ac 	.word	0x0800f3ac
 8001aa0:	0800f3b4 	.word	0x0800f3b4
 8001aa4:	0800f3bc 	.word	0x0800f3bc
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001aa8:	7bfb      	ldrb	r3, [r7, #15]
 8001aaa:	b29a      	uxth	r2, r3
 8001aac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ab0:	9301      	str	r3, [sp, #4]
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	9300      	str	r3, [sp, #0]
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	210a      	movs	r1, #10
 8001aba:	48a5      	ldr	r0, [pc, #660]	; (8001d50 <FreqMenu_DrawFreqPresetMenu+0x658>)
 8001abc:	f00a f910 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001ac0:	7bbb      	ldrb	r3, [r7, #14]
 8001ac2:	b29a      	uxth	r2, r3
 8001ac4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ac8:	9301      	str	r3, [sp, #4]
 8001aca:	2302      	movs	r3, #2
 8001acc:	9300      	str	r3, [sp, #0]
 8001ace:	2300      	movs	r3, #0
 8001ad0:	210a      	movs	r1, #10
 8001ad2:	48a0      	ldr	r0, [pc, #640]	; (8001d54 <FreqMenu_DrawFreqPresetMenu+0x65c>)
 8001ad4:	f00a f904 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, WHITE, 2, BLACK);
 8001ad8:	7b7b      	ldrb	r3, [r7, #13]
 8001ada:	b29a      	uxth	r2, r3
 8001adc:	2300      	movs	r3, #0
 8001ade:	9301      	str	r3, [sp, #4]
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	9300      	str	r3, [sp, #0]
 8001ae4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ae8:	210a      	movs	r1, #10
 8001aea:	489b      	ldr	r0, [pc, #620]	; (8001d58 <FreqMenu_DrawFreqPresetMenu+0x660>)
 8001aec:	f00a f8f8 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001af0:	7b3b      	ldrb	r3, [r7, #12]
 8001af2:	b29a      	uxth	r2, r3
 8001af4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001af8:	9301      	str	r3, [sp, #4]
 8001afa:	2302      	movs	r3, #2
 8001afc:	9300      	str	r3, [sp, #0]
 8001afe:	2300      	movs	r3, #0
 8001b00:	210a      	movs	r1, #10
 8001b02:	4896      	ldr	r0, [pc, #600]	; (8001d5c <FreqMenu_DrawFreqPresetMenu+0x664>)
 8001b04:	f00a f8ec 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001b08:	7afb      	ldrb	r3, [r7, #11]
 8001b0a:	b29a      	uxth	r2, r3
 8001b0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b10:	9301      	str	r3, [sp, #4]
 8001b12:	2302      	movs	r3, #2
 8001b14:	9300      	str	r3, [sp, #0]
 8001b16:	2300      	movs	r3, #0
 8001b18:	210a      	movs	r1, #10
 8001b1a:	4891      	ldr	r0, [pc, #580]	; (8001d60 <FreqMenu_DrawFreqPresetMenu+0x668>)
 8001b1c:	f00a f8e0 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001b20:	7abb      	ldrb	r3, [r7, #10]
 8001b22:	b29a      	uxth	r2, r3
 8001b24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b28:	9301      	str	r3, [sp, #4]
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	9300      	str	r3, [sp, #0]
 8001b2e:	2300      	movs	r3, #0
 8001b30:	210a      	movs	r1, #10
 8001b32:	488c      	ldr	r0, [pc, #560]	; (8001d64 <FreqMenu_DrawFreqPresetMenu+0x66c>)
 8001b34:	f00a f8d4 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001b38:	7a7b      	ldrb	r3, [r7, #9]
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b40:	9301      	str	r3, [sp, #4]
 8001b42:	2302      	movs	r3, #2
 8001b44:	9300      	str	r3, [sp, #0]
 8001b46:	2300      	movs	r3, #0
 8001b48:	210a      	movs	r1, #10
 8001b4a:	4887      	ldr	r0, [pc, #540]	; (8001d68 <FreqMenu_DrawFreqPresetMenu+0x670>)
 8001b4c:	f00a f8c8 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001b50:	7bfb      	ldrb	r3, [r7, #15]
 8001b52:	b29a      	uxth	r2, r3
 8001b54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b58:	9301      	str	r3, [sp, #4]
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	9300      	str	r3, [sp, #0]
 8001b5e:	2300      	movs	r3, #0
 8001b60:	2178      	movs	r1, #120	; 0x78
 8001b62:	4882      	ldr	r0, [pc, #520]	; (8001d6c <FreqMenu_DrawFreqPresetMenu+0x674>)
 8001b64:	f00a f8bc 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001b68:	7bbb      	ldrb	r3, [r7, #14]
 8001b6a:	b29a      	uxth	r2, r3
 8001b6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b70:	9301      	str	r3, [sp, #4]
 8001b72:	2302      	movs	r3, #2
 8001b74:	9300      	str	r3, [sp, #0]
 8001b76:	2300      	movs	r3, #0
 8001b78:	2178      	movs	r1, #120	; 0x78
 8001b7a:	487d      	ldr	r0, [pc, #500]	; (8001d70 <FreqMenu_DrawFreqPresetMenu+0x678>)
 8001b7c:	f00a f8b0 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001b80:	7b7b      	ldrb	r3, [r7, #13]
 8001b82:	b29a      	uxth	r2, r3
 8001b84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b88:	9301      	str	r3, [sp, #4]
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	9300      	str	r3, [sp, #0]
 8001b8e:	2300      	movs	r3, #0
 8001b90:	2178      	movs	r1, #120	; 0x78
 8001b92:	4878      	ldr	r0, [pc, #480]	; (8001d74 <FreqMenu_DrawFreqPresetMenu+0x67c>)
 8001b94:	f00a f8a4 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001b98:	7b3b      	ldrb	r3, [r7, #12]
 8001b9a:	b29a      	uxth	r2, r3
 8001b9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ba0:	9301      	str	r3, [sp, #4]
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	9300      	str	r3, [sp, #0]
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	2178      	movs	r1, #120	; 0x78
 8001baa:	4873      	ldr	r0, [pc, #460]	; (8001d78 <FreqMenu_DrawFreqPresetMenu+0x680>)
 8001bac:	f00a f898 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001bb0:	7afb      	ldrb	r3, [r7, #11]
 8001bb2:	b29a      	uxth	r2, r3
 8001bb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bb8:	9301      	str	r3, [sp, #4]
 8001bba:	2302      	movs	r3, #2
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	2178      	movs	r1, #120	; 0x78
 8001bc2:	486e      	ldr	r0, [pc, #440]	; (8001d7c <FreqMenu_DrawFreqPresetMenu+0x684>)
 8001bc4:	f00a f88c 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001bc8:	7abb      	ldrb	r3, [r7, #10]
 8001bca:	b29a      	uxth	r2, r3
 8001bcc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	2178      	movs	r1, #120	; 0x78
 8001bda:	4869      	ldr	r0, [pc, #420]	; (8001d80 <FreqMenu_DrawFreqPresetMenu+0x688>)
 8001bdc:	f00a f880 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001be0:	7a7b      	ldrb	r3, [r7, #9]
 8001be2:	b29a      	uxth	r2, r3
 8001be4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001be8:	9301      	str	r3, [sp, #4]
 8001bea:	2302      	movs	r3, #2
 8001bec:	9300      	str	r3, [sp, #0]
 8001bee:	2300      	movs	r3, #0
 8001bf0:	2178      	movs	r1, #120	; 0x78
 8001bf2:	4864      	ldr	r0, [pc, #400]	; (8001d84 <FreqMenu_DrawFreqPresetMenu+0x68c>)
 8001bf4:	f00a f874 	bl	800bce0 <ILI9341_Draw_Text>
				break;
 8001bf8:	f000 bfe1 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001bfc:	7bfb      	ldrb	r3, [r7, #15]
 8001bfe:	b29a      	uxth	r2, r3
 8001c00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c04:	9301      	str	r3, [sp, #4]
 8001c06:	2302      	movs	r3, #2
 8001c08:	9300      	str	r3, [sp, #0]
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	210a      	movs	r1, #10
 8001c0e:	4850      	ldr	r0, [pc, #320]	; (8001d50 <FreqMenu_DrawFreqPresetMenu+0x658>)
 8001c10:	f00a f866 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001c14:	7bbb      	ldrb	r3, [r7, #14]
 8001c16:	b29a      	uxth	r2, r3
 8001c18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c1c:	9301      	str	r3, [sp, #4]
 8001c1e:	2302      	movs	r3, #2
 8001c20:	9300      	str	r3, [sp, #0]
 8001c22:	2300      	movs	r3, #0
 8001c24:	210a      	movs	r1, #10
 8001c26:	484b      	ldr	r0, [pc, #300]	; (8001d54 <FreqMenu_DrawFreqPresetMenu+0x65c>)
 8001c28:	f00a f85a 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001c2c:	7b7b      	ldrb	r3, [r7, #13]
 8001c2e:	b29a      	uxth	r2, r3
 8001c30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c34:	9301      	str	r3, [sp, #4]
 8001c36:	2302      	movs	r3, #2
 8001c38:	9300      	str	r3, [sp, #0]
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	210a      	movs	r1, #10
 8001c3e:	4846      	ldr	r0, [pc, #280]	; (8001d58 <FreqMenu_DrawFreqPresetMenu+0x660>)
 8001c40:	f00a f84e 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, WHITE, 2, BLACK);
 8001c44:	7b3b      	ldrb	r3, [r7, #12]
 8001c46:	b29a      	uxth	r2, r3
 8001c48:	2300      	movs	r3, #0
 8001c4a:	9301      	str	r3, [sp, #4]
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	9300      	str	r3, [sp, #0]
 8001c50:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c54:	210a      	movs	r1, #10
 8001c56:	4841      	ldr	r0, [pc, #260]	; (8001d5c <FreqMenu_DrawFreqPresetMenu+0x664>)
 8001c58:	f00a f842 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001c5c:	7afb      	ldrb	r3, [r7, #11]
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c64:	9301      	str	r3, [sp, #4]
 8001c66:	2302      	movs	r3, #2
 8001c68:	9300      	str	r3, [sp, #0]
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	210a      	movs	r1, #10
 8001c6e:	483c      	ldr	r0, [pc, #240]	; (8001d60 <FreqMenu_DrawFreqPresetMenu+0x668>)
 8001c70:	f00a f836 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001c74:	7abb      	ldrb	r3, [r7, #10]
 8001c76:	b29a      	uxth	r2, r3
 8001c78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c7c:	9301      	str	r3, [sp, #4]
 8001c7e:	2302      	movs	r3, #2
 8001c80:	9300      	str	r3, [sp, #0]
 8001c82:	2300      	movs	r3, #0
 8001c84:	210a      	movs	r1, #10
 8001c86:	4837      	ldr	r0, [pc, #220]	; (8001d64 <FreqMenu_DrawFreqPresetMenu+0x66c>)
 8001c88:	f00a f82a 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001c8c:	7a7b      	ldrb	r3, [r7, #9]
 8001c8e:	b29a      	uxth	r2, r3
 8001c90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c94:	9301      	str	r3, [sp, #4]
 8001c96:	2302      	movs	r3, #2
 8001c98:	9300      	str	r3, [sp, #0]
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	210a      	movs	r1, #10
 8001c9e:	4832      	ldr	r0, [pc, #200]	; (8001d68 <FreqMenu_DrawFreqPresetMenu+0x670>)
 8001ca0:	f00a f81e 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001ca4:	7bfb      	ldrb	r3, [r7, #15]
 8001ca6:	b29a      	uxth	r2, r3
 8001ca8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cac:	9301      	str	r3, [sp, #4]
 8001cae:	2302      	movs	r3, #2
 8001cb0:	9300      	str	r3, [sp, #0]
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	2178      	movs	r1, #120	; 0x78
 8001cb6:	482d      	ldr	r0, [pc, #180]	; (8001d6c <FreqMenu_DrawFreqPresetMenu+0x674>)
 8001cb8:	f00a f812 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001cbc:	7bbb      	ldrb	r3, [r7, #14]
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cc4:	9301      	str	r3, [sp, #4]
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	2300      	movs	r3, #0
 8001ccc:	2178      	movs	r1, #120	; 0x78
 8001cce:	4828      	ldr	r0, [pc, #160]	; (8001d70 <FreqMenu_DrawFreqPresetMenu+0x678>)
 8001cd0:	f00a f806 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001cd4:	7b7b      	ldrb	r3, [r7, #13]
 8001cd6:	b29a      	uxth	r2, r3
 8001cd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cdc:	9301      	str	r3, [sp, #4]
 8001cde:	2302      	movs	r3, #2
 8001ce0:	9300      	str	r3, [sp, #0]
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	2178      	movs	r1, #120	; 0x78
 8001ce6:	4823      	ldr	r0, [pc, #140]	; (8001d74 <FreqMenu_DrawFreqPresetMenu+0x67c>)
 8001ce8:	f009 fffa 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001cec:	7b3b      	ldrb	r3, [r7, #12]
 8001cee:	b29a      	uxth	r2, r3
 8001cf0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cf4:	9301      	str	r3, [sp, #4]
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	9300      	str	r3, [sp, #0]
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	2178      	movs	r1, #120	; 0x78
 8001cfe:	481e      	ldr	r0, [pc, #120]	; (8001d78 <FreqMenu_DrawFreqPresetMenu+0x680>)
 8001d00:	f009 ffee 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001d04:	7afb      	ldrb	r3, [r7, #11]
 8001d06:	b29a      	uxth	r2, r3
 8001d08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d0c:	9301      	str	r3, [sp, #4]
 8001d0e:	2302      	movs	r3, #2
 8001d10:	9300      	str	r3, [sp, #0]
 8001d12:	2300      	movs	r3, #0
 8001d14:	2178      	movs	r1, #120	; 0x78
 8001d16:	4819      	ldr	r0, [pc, #100]	; (8001d7c <FreqMenu_DrawFreqPresetMenu+0x684>)
 8001d18:	f009 ffe2 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001d1c:	7abb      	ldrb	r3, [r7, #10]
 8001d1e:	b29a      	uxth	r2, r3
 8001d20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d24:	9301      	str	r3, [sp, #4]
 8001d26:	2302      	movs	r3, #2
 8001d28:	9300      	str	r3, [sp, #0]
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	2178      	movs	r1, #120	; 0x78
 8001d2e:	4814      	ldr	r0, [pc, #80]	; (8001d80 <FreqMenu_DrawFreqPresetMenu+0x688>)
 8001d30:	f009 ffd6 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001d34:	7a7b      	ldrb	r3, [r7, #9]
 8001d36:	b29a      	uxth	r2, r3
 8001d38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d3c:	9301      	str	r3, [sp, #4]
 8001d3e:	2302      	movs	r3, #2
 8001d40:	9300      	str	r3, [sp, #0]
 8001d42:	2300      	movs	r3, #0
 8001d44:	2178      	movs	r1, #120	; 0x78
 8001d46:	480f      	ldr	r0, [pc, #60]	; (8001d84 <FreqMenu_DrawFreqPresetMenu+0x68c>)
 8001d48:	f009 ffca 	bl	800bce0 <ILI9341_Draw_Text>
				break;
 8001d4c:	f000 bf37 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
 8001d50:	0800f354 	.word	0x0800f354
 8001d54:	0800f35c 	.word	0x0800f35c
 8001d58:	0800f364 	.word	0x0800f364
 8001d5c:	0800f36c 	.word	0x0800f36c
 8001d60:	0800f374 	.word	0x0800f374
 8001d64:	0800f37c 	.word	0x0800f37c
 8001d68:	0800f384 	.word	0x0800f384
 8001d6c:	0800f38c 	.word	0x0800f38c
 8001d70:	0800f394 	.word	0x0800f394
 8001d74:	0800f39c 	.word	0x0800f39c
 8001d78:	0800f3a4 	.word	0x0800f3a4
 8001d7c:	0800f3ac 	.word	0x0800f3ac
 8001d80:	0800f3b4 	.word	0x0800f3b4
 8001d84:	0800f3bc 	.word	0x0800f3bc
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001d88:	7bfb      	ldrb	r3, [r7, #15]
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d90:	9301      	str	r3, [sp, #4]
 8001d92:	2302      	movs	r3, #2
 8001d94:	9300      	str	r3, [sp, #0]
 8001d96:	2300      	movs	r3, #0
 8001d98:	210a      	movs	r1, #10
 8001d9a:	48a5      	ldr	r0, [pc, #660]	; (8002030 <FreqMenu_DrawFreqPresetMenu+0x938>)
 8001d9c:	f009 ffa0 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001da0:	7bbb      	ldrb	r3, [r7, #14]
 8001da2:	b29a      	uxth	r2, r3
 8001da4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001da8:	9301      	str	r3, [sp, #4]
 8001daa:	2302      	movs	r3, #2
 8001dac:	9300      	str	r3, [sp, #0]
 8001dae:	2300      	movs	r3, #0
 8001db0:	210a      	movs	r1, #10
 8001db2:	48a0      	ldr	r0, [pc, #640]	; (8002034 <FreqMenu_DrawFreqPresetMenu+0x93c>)
 8001db4:	f009 ff94 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001db8:	7b7b      	ldrb	r3, [r7, #13]
 8001dba:	b29a      	uxth	r2, r3
 8001dbc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dc0:	9301      	str	r3, [sp, #4]
 8001dc2:	2302      	movs	r3, #2
 8001dc4:	9300      	str	r3, [sp, #0]
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	210a      	movs	r1, #10
 8001dca:	489b      	ldr	r0, [pc, #620]	; (8002038 <FreqMenu_DrawFreqPresetMenu+0x940>)
 8001dcc:	f009 ff88 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001dd0:	7b3b      	ldrb	r3, [r7, #12]
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dd8:	9301      	str	r3, [sp, #4]
 8001dda:	2302      	movs	r3, #2
 8001ddc:	9300      	str	r3, [sp, #0]
 8001dde:	2300      	movs	r3, #0
 8001de0:	210a      	movs	r1, #10
 8001de2:	4896      	ldr	r0, [pc, #600]	; (800203c <FreqMenu_DrawFreqPresetMenu+0x944>)
 8001de4:	f009 ff7c 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, WHITE, 2, BLACK);
 8001de8:	7afb      	ldrb	r3, [r7, #11]
 8001dea:	b29a      	uxth	r2, r3
 8001dec:	2300      	movs	r3, #0
 8001dee:	9301      	str	r3, [sp, #4]
 8001df0:	2302      	movs	r3, #2
 8001df2:	9300      	str	r3, [sp, #0]
 8001df4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001df8:	210a      	movs	r1, #10
 8001dfa:	4891      	ldr	r0, [pc, #580]	; (8002040 <FreqMenu_DrawFreqPresetMenu+0x948>)
 8001dfc:	f009 ff70 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001e00:	7abb      	ldrb	r3, [r7, #10]
 8001e02:	b29a      	uxth	r2, r3
 8001e04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e08:	9301      	str	r3, [sp, #4]
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	9300      	str	r3, [sp, #0]
 8001e0e:	2300      	movs	r3, #0
 8001e10:	210a      	movs	r1, #10
 8001e12:	488c      	ldr	r0, [pc, #560]	; (8002044 <FreqMenu_DrawFreqPresetMenu+0x94c>)
 8001e14:	f009 ff64 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001e18:	7a7b      	ldrb	r3, [r7, #9]
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e20:	9301      	str	r3, [sp, #4]
 8001e22:	2302      	movs	r3, #2
 8001e24:	9300      	str	r3, [sp, #0]
 8001e26:	2300      	movs	r3, #0
 8001e28:	210a      	movs	r1, #10
 8001e2a:	4887      	ldr	r0, [pc, #540]	; (8002048 <FreqMenu_DrawFreqPresetMenu+0x950>)
 8001e2c:	f009 ff58 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001e30:	7bfb      	ldrb	r3, [r7, #15]
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e38:	9301      	str	r3, [sp, #4]
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	9300      	str	r3, [sp, #0]
 8001e3e:	2300      	movs	r3, #0
 8001e40:	2178      	movs	r1, #120	; 0x78
 8001e42:	4882      	ldr	r0, [pc, #520]	; (800204c <FreqMenu_DrawFreqPresetMenu+0x954>)
 8001e44:	f009 ff4c 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001e48:	7bbb      	ldrb	r3, [r7, #14]
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e50:	9301      	str	r3, [sp, #4]
 8001e52:	2302      	movs	r3, #2
 8001e54:	9300      	str	r3, [sp, #0]
 8001e56:	2300      	movs	r3, #0
 8001e58:	2178      	movs	r1, #120	; 0x78
 8001e5a:	487d      	ldr	r0, [pc, #500]	; (8002050 <FreqMenu_DrawFreqPresetMenu+0x958>)
 8001e5c:	f009 ff40 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001e60:	7b7b      	ldrb	r3, [r7, #13]
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e68:	9301      	str	r3, [sp, #4]
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	9300      	str	r3, [sp, #0]
 8001e6e:	2300      	movs	r3, #0
 8001e70:	2178      	movs	r1, #120	; 0x78
 8001e72:	4878      	ldr	r0, [pc, #480]	; (8002054 <FreqMenu_DrawFreqPresetMenu+0x95c>)
 8001e74:	f009 ff34 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001e78:	7b3b      	ldrb	r3, [r7, #12]
 8001e7a:	b29a      	uxth	r2, r3
 8001e7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e80:	9301      	str	r3, [sp, #4]
 8001e82:	2302      	movs	r3, #2
 8001e84:	9300      	str	r3, [sp, #0]
 8001e86:	2300      	movs	r3, #0
 8001e88:	2178      	movs	r1, #120	; 0x78
 8001e8a:	4873      	ldr	r0, [pc, #460]	; (8002058 <FreqMenu_DrawFreqPresetMenu+0x960>)
 8001e8c:	f009 ff28 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001e90:	7afb      	ldrb	r3, [r7, #11]
 8001e92:	b29a      	uxth	r2, r3
 8001e94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e98:	9301      	str	r3, [sp, #4]
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	9300      	str	r3, [sp, #0]
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	2178      	movs	r1, #120	; 0x78
 8001ea2:	486e      	ldr	r0, [pc, #440]	; (800205c <FreqMenu_DrawFreqPresetMenu+0x964>)
 8001ea4:	f009 ff1c 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001ea8:	7abb      	ldrb	r3, [r7, #10]
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001eb0:	9301      	str	r3, [sp, #4]
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	9300      	str	r3, [sp, #0]
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	2178      	movs	r1, #120	; 0x78
 8001eba:	4869      	ldr	r0, [pc, #420]	; (8002060 <FreqMenu_DrawFreqPresetMenu+0x968>)
 8001ebc:	f009 ff10 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001ec0:	7a7b      	ldrb	r3, [r7, #9]
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ec8:	9301      	str	r3, [sp, #4]
 8001eca:	2302      	movs	r3, #2
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	2300      	movs	r3, #0
 8001ed0:	2178      	movs	r1, #120	; 0x78
 8001ed2:	4864      	ldr	r0, [pc, #400]	; (8002064 <FreqMenu_DrawFreqPresetMenu+0x96c>)
 8001ed4:	f009 ff04 	bl	800bce0 <ILI9341_Draw_Text>
				break;
 8001ed8:	f000 be71 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001edc:	7bfb      	ldrb	r3, [r7, #15]
 8001ede:	b29a      	uxth	r2, r3
 8001ee0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ee4:	9301      	str	r3, [sp, #4]
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	9300      	str	r3, [sp, #0]
 8001eea:	2300      	movs	r3, #0
 8001eec:	210a      	movs	r1, #10
 8001eee:	4850      	ldr	r0, [pc, #320]	; (8002030 <FreqMenu_DrawFreqPresetMenu+0x938>)
 8001ef0:	f009 fef6 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001ef4:	7bbb      	ldrb	r3, [r7, #14]
 8001ef6:	b29a      	uxth	r2, r3
 8001ef8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001efc:	9301      	str	r3, [sp, #4]
 8001efe:	2302      	movs	r3, #2
 8001f00:	9300      	str	r3, [sp, #0]
 8001f02:	2300      	movs	r3, #0
 8001f04:	210a      	movs	r1, #10
 8001f06:	484b      	ldr	r0, [pc, #300]	; (8002034 <FreqMenu_DrawFreqPresetMenu+0x93c>)
 8001f08:	f009 feea 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001f0c:	7b7b      	ldrb	r3, [r7, #13]
 8001f0e:	b29a      	uxth	r2, r3
 8001f10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f14:	9301      	str	r3, [sp, #4]
 8001f16:	2302      	movs	r3, #2
 8001f18:	9300      	str	r3, [sp, #0]
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	210a      	movs	r1, #10
 8001f1e:	4846      	ldr	r0, [pc, #280]	; (8002038 <FreqMenu_DrawFreqPresetMenu+0x940>)
 8001f20:	f009 fede 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001f24:	7b3b      	ldrb	r3, [r7, #12]
 8001f26:	b29a      	uxth	r2, r3
 8001f28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f2c:	9301      	str	r3, [sp, #4]
 8001f2e:	2302      	movs	r3, #2
 8001f30:	9300      	str	r3, [sp, #0]
 8001f32:	2300      	movs	r3, #0
 8001f34:	210a      	movs	r1, #10
 8001f36:	4841      	ldr	r0, [pc, #260]	; (800203c <FreqMenu_DrawFreqPresetMenu+0x944>)
 8001f38:	f009 fed2 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001f3c:	7afb      	ldrb	r3, [r7, #11]
 8001f3e:	b29a      	uxth	r2, r3
 8001f40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f44:	9301      	str	r3, [sp, #4]
 8001f46:	2302      	movs	r3, #2
 8001f48:	9300      	str	r3, [sp, #0]
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	210a      	movs	r1, #10
 8001f4e:	483c      	ldr	r0, [pc, #240]	; (8002040 <FreqMenu_DrawFreqPresetMenu+0x948>)
 8001f50:	f009 fec6 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, WHITE, 2, BLACK);
 8001f54:	7abb      	ldrb	r3, [r7, #10]
 8001f56:	b29a      	uxth	r2, r3
 8001f58:	2300      	movs	r3, #0
 8001f5a:	9301      	str	r3, [sp, #4]
 8001f5c:	2302      	movs	r3, #2
 8001f5e:	9300      	str	r3, [sp, #0]
 8001f60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f64:	210a      	movs	r1, #10
 8001f66:	4837      	ldr	r0, [pc, #220]	; (8002044 <FreqMenu_DrawFreqPresetMenu+0x94c>)
 8001f68:	f009 feba 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001f6c:	7a7b      	ldrb	r3, [r7, #9]
 8001f6e:	b29a      	uxth	r2, r3
 8001f70:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f74:	9301      	str	r3, [sp, #4]
 8001f76:	2302      	movs	r3, #2
 8001f78:	9300      	str	r3, [sp, #0]
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	210a      	movs	r1, #10
 8001f7e:	4832      	ldr	r0, [pc, #200]	; (8002048 <FreqMenu_DrawFreqPresetMenu+0x950>)
 8001f80:	f009 feae 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001f84:	7bfb      	ldrb	r3, [r7, #15]
 8001f86:	b29a      	uxth	r2, r3
 8001f88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f8c:	9301      	str	r3, [sp, #4]
 8001f8e:	2302      	movs	r3, #2
 8001f90:	9300      	str	r3, [sp, #0]
 8001f92:	2300      	movs	r3, #0
 8001f94:	2178      	movs	r1, #120	; 0x78
 8001f96:	482d      	ldr	r0, [pc, #180]	; (800204c <FreqMenu_DrawFreqPresetMenu+0x954>)
 8001f98:	f009 fea2 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001f9c:	7bbb      	ldrb	r3, [r7, #14]
 8001f9e:	b29a      	uxth	r2, r3
 8001fa0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fa4:	9301      	str	r3, [sp, #4]
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	9300      	str	r3, [sp, #0]
 8001faa:	2300      	movs	r3, #0
 8001fac:	2178      	movs	r1, #120	; 0x78
 8001fae:	4828      	ldr	r0, [pc, #160]	; (8002050 <FreqMenu_DrawFreqPresetMenu+0x958>)
 8001fb0:	f009 fe96 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001fb4:	7b7b      	ldrb	r3, [r7, #13]
 8001fb6:	b29a      	uxth	r2, r3
 8001fb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fbc:	9301      	str	r3, [sp, #4]
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	9300      	str	r3, [sp, #0]
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	2178      	movs	r1, #120	; 0x78
 8001fc6:	4823      	ldr	r0, [pc, #140]	; (8002054 <FreqMenu_DrawFreqPresetMenu+0x95c>)
 8001fc8:	f009 fe8a 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001fcc:	7b3b      	ldrb	r3, [r7, #12]
 8001fce:	b29a      	uxth	r2, r3
 8001fd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fd4:	9301      	str	r3, [sp, #4]
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	9300      	str	r3, [sp, #0]
 8001fda:	2300      	movs	r3, #0
 8001fdc:	2178      	movs	r1, #120	; 0x78
 8001fde:	481e      	ldr	r0, [pc, #120]	; (8002058 <FreqMenu_DrawFreqPresetMenu+0x960>)
 8001fe0:	f009 fe7e 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001fe4:	7afb      	ldrb	r3, [r7, #11]
 8001fe6:	b29a      	uxth	r2, r3
 8001fe8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fec:	9301      	str	r3, [sp, #4]
 8001fee:	2302      	movs	r3, #2
 8001ff0:	9300      	str	r3, [sp, #0]
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	2178      	movs	r1, #120	; 0x78
 8001ff6:	4819      	ldr	r0, [pc, #100]	; (800205c <FreqMenu_DrawFreqPresetMenu+0x964>)
 8001ff8:	f009 fe72 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001ffc:	7abb      	ldrb	r3, [r7, #10]
 8001ffe:	b29a      	uxth	r2, r3
 8002000:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002004:	9301      	str	r3, [sp, #4]
 8002006:	2302      	movs	r3, #2
 8002008:	9300      	str	r3, [sp, #0]
 800200a:	2300      	movs	r3, #0
 800200c:	2178      	movs	r1, #120	; 0x78
 800200e:	4814      	ldr	r0, [pc, #80]	; (8002060 <FreqMenu_DrawFreqPresetMenu+0x968>)
 8002010:	f009 fe66 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8002014:	7a7b      	ldrb	r3, [r7, #9]
 8002016:	b29a      	uxth	r2, r3
 8002018:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800201c:	9301      	str	r3, [sp, #4]
 800201e:	2302      	movs	r3, #2
 8002020:	9300      	str	r3, [sp, #0]
 8002022:	2300      	movs	r3, #0
 8002024:	2178      	movs	r1, #120	; 0x78
 8002026:	480f      	ldr	r0, [pc, #60]	; (8002064 <FreqMenu_DrawFreqPresetMenu+0x96c>)
 8002028:	f009 fe5a 	bl	800bce0 <ILI9341_Draw_Text>
				break;
 800202c:	f000 bdc7 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
 8002030:	0800f354 	.word	0x0800f354
 8002034:	0800f35c 	.word	0x0800f35c
 8002038:	0800f364 	.word	0x0800f364
 800203c:	0800f36c 	.word	0x0800f36c
 8002040:	0800f374 	.word	0x0800f374
 8002044:	0800f37c 	.word	0x0800f37c
 8002048:	0800f384 	.word	0x0800f384
 800204c:	0800f38c 	.word	0x0800f38c
 8002050:	0800f394 	.word	0x0800f394
 8002054:	0800f39c 	.word	0x0800f39c
 8002058:	0800f3a4 	.word	0x0800f3a4
 800205c:	0800f3ac 	.word	0x0800f3ac
 8002060:	0800f3b4 	.word	0x0800f3b4
 8002064:	0800f3bc 	.word	0x0800f3bc
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002068:	7bfb      	ldrb	r3, [r7, #15]
 800206a:	b29a      	uxth	r2, r3
 800206c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002070:	9301      	str	r3, [sp, #4]
 8002072:	2302      	movs	r3, #2
 8002074:	9300      	str	r3, [sp, #0]
 8002076:	2300      	movs	r3, #0
 8002078:	210a      	movs	r1, #10
 800207a:	48a5      	ldr	r0, [pc, #660]	; (8002310 <FreqMenu_DrawFreqPresetMenu+0xc18>)
 800207c:	f009 fe30 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002080:	7bbb      	ldrb	r3, [r7, #14]
 8002082:	b29a      	uxth	r2, r3
 8002084:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002088:	9301      	str	r3, [sp, #4]
 800208a:	2302      	movs	r3, #2
 800208c:	9300      	str	r3, [sp, #0]
 800208e:	2300      	movs	r3, #0
 8002090:	210a      	movs	r1, #10
 8002092:	48a0      	ldr	r0, [pc, #640]	; (8002314 <FreqMenu_DrawFreqPresetMenu+0xc1c>)
 8002094:	f009 fe24 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002098:	7b7b      	ldrb	r3, [r7, #13]
 800209a:	b29a      	uxth	r2, r3
 800209c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020a0:	9301      	str	r3, [sp, #4]
 80020a2:	2302      	movs	r3, #2
 80020a4:	9300      	str	r3, [sp, #0]
 80020a6:	2300      	movs	r3, #0
 80020a8:	210a      	movs	r1, #10
 80020aa:	489b      	ldr	r0, [pc, #620]	; (8002318 <FreqMenu_DrawFreqPresetMenu+0xc20>)
 80020ac:	f009 fe18 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80020b0:	7b3b      	ldrb	r3, [r7, #12]
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020b8:	9301      	str	r3, [sp, #4]
 80020ba:	2302      	movs	r3, #2
 80020bc:	9300      	str	r3, [sp, #0]
 80020be:	2300      	movs	r3, #0
 80020c0:	210a      	movs	r1, #10
 80020c2:	4896      	ldr	r0, [pc, #600]	; (800231c <FreqMenu_DrawFreqPresetMenu+0xc24>)
 80020c4:	f009 fe0c 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80020c8:	7afb      	ldrb	r3, [r7, #11]
 80020ca:	b29a      	uxth	r2, r3
 80020cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020d0:	9301      	str	r3, [sp, #4]
 80020d2:	2302      	movs	r3, #2
 80020d4:	9300      	str	r3, [sp, #0]
 80020d6:	2300      	movs	r3, #0
 80020d8:	210a      	movs	r1, #10
 80020da:	4891      	ldr	r0, [pc, #580]	; (8002320 <FreqMenu_DrawFreqPresetMenu+0xc28>)
 80020dc:	f009 fe00 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80020e0:	7abb      	ldrb	r3, [r7, #10]
 80020e2:	b29a      	uxth	r2, r3
 80020e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020e8:	9301      	str	r3, [sp, #4]
 80020ea:	2302      	movs	r3, #2
 80020ec:	9300      	str	r3, [sp, #0]
 80020ee:	2300      	movs	r3, #0
 80020f0:	210a      	movs	r1, #10
 80020f2:	488c      	ldr	r0, [pc, #560]	; (8002324 <FreqMenu_DrawFreqPresetMenu+0xc2c>)
 80020f4:	f009 fdf4 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, WHITE, 2, BLACK);
 80020f8:	7a7b      	ldrb	r3, [r7, #9]
 80020fa:	b29a      	uxth	r2, r3
 80020fc:	2300      	movs	r3, #0
 80020fe:	9301      	str	r3, [sp, #4]
 8002100:	2302      	movs	r3, #2
 8002102:	9300      	str	r3, [sp, #0]
 8002104:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002108:	210a      	movs	r1, #10
 800210a:	4887      	ldr	r0, [pc, #540]	; (8002328 <FreqMenu_DrawFreqPresetMenu+0xc30>)
 800210c:	f009 fde8 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002110:	7bfb      	ldrb	r3, [r7, #15]
 8002112:	b29a      	uxth	r2, r3
 8002114:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002118:	9301      	str	r3, [sp, #4]
 800211a:	2302      	movs	r3, #2
 800211c:	9300      	str	r3, [sp, #0]
 800211e:	2300      	movs	r3, #0
 8002120:	2178      	movs	r1, #120	; 0x78
 8002122:	4882      	ldr	r0, [pc, #520]	; (800232c <FreqMenu_DrawFreqPresetMenu+0xc34>)
 8002124:	f009 fddc 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002128:	7bbb      	ldrb	r3, [r7, #14]
 800212a:	b29a      	uxth	r2, r3
 800212c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002130:	9301      	str	r3, [sp, #4]
 8002132:	2302      	movs	r3, #2
 8002134:	9300      	str	r3, [sp, #0]
 8002136:	2300      	movs	r3, #0
 8002138:	2178      	movs	r1, #120	; 0x78
 800213a:	487d      	ldr	r0, [pc, #500]	; (8002330 <FreqMenu_DrawFreqPresetMenu+0xc38>)
 800213c:	f009 fdd0 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002140:	7b7b      	ldrb	r3, [r7, #13]
 8002142:	b29a      	uxth	r2, r3
 8002144:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002148:	9301      	str	r3, [sp, #4]
 800214a:	2302      	movs	r3, #2
 800214c:	9300      	str	r3, [sp, #0]
 800214e:	2300      	movs	r3, #0
 8002150:	2178      	movs	r1, #120	; 0x78
 8002152:	4878      	ldr	r0, [pc, #480]	; (8002334 <FreqMenu_DrawFreqPresetMenu+0xc3c>)
 8002154:	f009 fdc4 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002158:	7b3b      	ldrb	r3, [r7, #12]
 800215a:	b29a      	uxth	r2, r3
 800215c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002160:	9301      	str	r3, [sp, #4]
 8002162:	2302      	movs	r3, #2
 8002164:	9300      	str	r3, [sp, #0]
 8002166:	2300      	movs	r3, #0
 8002168:	2178      	movs	r1, #120	; 0x78
 800216a:	4873      	ldr	r0, [pc, #460]	; (8002338 <FreqMenu_DrawFreqPresetMenu+0xc40>)
 800216c:	f009 fdb8 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002170:	7afb      	ldrb	r3, [r7, #11]
 8002172:	b29a      	uxth	r2, r3
 8002174:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002178:	9301      	str	r3, [sp, #4]
 800217a:	2302      	movs	r3, #2
 800217c:	9300      	str	r3, [sp, #0]
 800217e:	2300      	movs	r3, #0
 8002180:	2178      	movs	r1, #120	; 0x78
 8002182:	486e      	ldr	r0, [pc, #440]	; (800233c <FreqMenu_DrawFreqPresetMenu+0xc44>)
 8002184:	f009 fdac 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002188:	7abb      	ldrb	r3, [r7, #10]
 800218a:	b29a      	uxth	r2, r3
 800218c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002190:	9301      	str	r3, [sp, #4]
 8002192:	2302      	movs	r3, #2
 8002194:	9300      	str	r3, [sp, #0]
 8002196:	2300      	movs	r3, #0
 8002198:	2178      	movs	r1, #120	; 0x78
 800219a:	4869      	ldr	r0, [pc, #420]	; (8002340 <FreqMenu_DrawFreqPresetMenu+0xc48>)
 800219c:	f009 fda0 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80021a0:	7a7b      	ldrb	r3, [r7, #9]
 80021a2:	b29a      	uxth	r2, r3
 80021a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021a8:	9301      	str	r3, [sp, #4]
 80021aa:	2302      	movs	r3, #2
 80021ac:	9300      	str	r3, [sp, #0]
 80021ae:	2300      	movs	r3, #0
 80021b0:	2178      	movs	r1, #120	; 0x78
 80021b2:	4864      	ldr	r0, [pc, #400]	; (8002344 <FreqMenu_DrawFreqPresetMenu+0xc4c>)
 80021b4:	f009 fd94 	bl	800bce0 <ILI9341_Draw_Text>
				break;
 80021b8:	f000 bd01 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80021bc:	7bfb      	ldrb	r3, [r7, #15]
 80021be:	b29a      	uxth	r2, r3
 80021c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021c4:	9301      	str	r3, [sp, #4]
 80021c6:	2302      	movs	r3, #2
 80021c8:	9300      	str	r3, [sp, #0]
 80021ca:	2300      	movs	r3, #0
 80021cc:	210a      	movs	r1, #10
 80021ce:	4850      	ldr	r0, [pc, #320]	; (8002310 <FreqMenu_DrawFreqPresetMenu+0xc18>)
 80021d0:	f009 fd86 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80021d4:	7bbb      	ldrb	r3, [r7, #14]
 80021d6:	b29a      	uxth	r2, r3
 80021d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021dc:	9301      	str	r3, [sp, #4]
 80021de:	2302      	movs	r3, #2
 80021e0:	9300      	str	r3, [sp, #0]
 80021e2:	2300      	movs	r3, #0
 80021e4:	210a      	movs	r1, #10
 80021e6:	484b      	ldr	r0, [pc, #300]	; (8002314 <FreqMenu_DrawFreqPresetMenu+0xc1c>)
 80021e8:	f009 fd7a 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80021ec:	7b7b      	ldrb	r3, [r7, #13]
 80021ee:	b29a      	uxth	r2, r3
 80021f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021f4:	9301      	str	r3, [sp, #4]
 80021f6:	2302      	movs	r3, #2
 80021f8:	9300      	str	r3, [sp, #0]
 80021fa:	2300      	movs	r3, #0
 80021fc:	210a      	movs	r1, #10
 80021fe:	4846      	ldr	r0, [pc, #280]	; (8002318 <FreqMenu_DrawFreqPresetMenu+0xc20>)
 8002200:	f009 fd6e 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002204:	7b3b      	ldrb	r3, [r7, #12]
 8002206:	b29a      	uxth	r2, r3
 8002208:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800220c:	9301      	str	r3, [sp, #4]
 800220e:	2302      	movs	r3, #2
 8002210:	9300      	str	r3, [sp, #0]
 8002212:	2300      	movs	r3, #0
 8002214:	210a      	movs	r1, #10
 8002216:	4841      	ldr	r0, [pc, #260]	; (800231c <FreqMenu_DrawFreqPresetMenu+0xc24>)
 8002218:	f009 fd62 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 800221c:	7afb      	ldrb	r3, [r7, #11]
 800221e:	b29a      	uxth	r2, r3
 8002220:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002224:	9301      	str	r3, [sp, #4]
 8002226:	2302      	movs	r3, #2
 8002228:	9300      	str	r3, [sp, #0]
 800222a:	2300      	movs	r3, #0
 800222c:	210a      	movs	r1, #10
 800222e:	483c      	ldr	r0, [pc, #240]	; (8002320 <FreqMenu_DrawFreqPresetMenu+0xc28>)
 8002230:	f009 fd56 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002234:	7abb      	ldrb	r3, [r7, #10]
 8002236:	b29a      	uxth	r2, r3
 8002238:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800223c:	9301      	str	r3, [sp, #4]
 800223e:	2302      	movs	r3, #2
 8002240:	9300      	str	r3, [sp, #0]
 8002242:	2300      	movs	r3, #0
 8002244:	210a      	movs	r1, #10
 8002246:	4837      	ldr	r0, [pc, #220]	; (8002324 <FreqMenu_DrawFreqPresetMenu+0xc2c>)
 8002248:	f009 fd4a 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 800224c:	7a7b      	ldrb	r3, [r7, #9]
 800224e:	b29a      	uxth	r2, r3
 8002250:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002254:	9301      	str	r3, [sp, #4]
 8002256:	2302      	movs	r3, #2
 8002258:	9300      	str	r3, [sp, #0]
 800225a:	2300      	movs	r3, #0
 800225c:	210a      	movs	r1, #10
 800225e:	4832      	ldr	r0, [pc, #200]	; (8002328 <FreqMenu_DrawFreqPresetMenu+0xc30>)
 8002260:	f009 fd3e 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, WHITE, 2, BLACK);
 8002264:	7bfb      	ldrb	r3, [r7, #15]
 8002266:	b29a      	uxth	r2, r3
 8002268:	2300      	movs	r3, #0
 800226a:	9301      	str	r3, [sp, #4]
 800226c:	2302      	movs	r3, #2
 800226e:	9300      	str	r3, [sp, #0]
 8002270:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002274:	2178      	movs	r1, #120	; 0x78
 8002276:	482d      	ldr	r0, [pc, #180]	; (800232c <FreqMenu_DrawFreqPresetMenu+0xc34>)
 8002278:	f009 fd32 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 800227c:	7bbb      	ldrb	r3, [r7, #14]
 800227e:	b29a      	uxth	r2, r3
 8002280:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002284:	9301      	str	r3, [sp, #4]
 8002286:	2302      	movs	r3, #2
 8002288:	9300      	str	r3, [sp, #0]
 800228a:	2300      	movs	r3, #0
 800228c:	2178      	movs	r1, #120	; 0x78
 800228e:	4828      	ldr	r0, [pc, #160]	; (8002330 <FreqMenu_DrawFreqPresetMenu+0xc38>)
 8002290:	f009 fd26 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002294:	7b7b      	ldrb	r3, [r7, #13]
 8002296:	b29a      	uxth	r2, r3
 8002298:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800229c:	9301      	str	r3, [sp, #4]
 800229e:	2302      	movs	r3, #2
 80022a0:	9300      	str	r3, [sp, #0]
 80022a2:	2300      	movs	r3, #0
 80022a4:	2178      	movs	r1, #120	; 0x78
 80022a6:	4823      	ldr	r0, [pc, #140]	; (8002334 <FreqMenu_DrawFreqPresetMenu+0xc3c>)
 80022a8:	f009 fd1a 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80022ac:	7b3b      	ldrb	r3, [r7, #12]
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022b4:	9301      	str	r3, [sp, #4]
 80022b6:	2302      	movs	r3, #2
 80022b8:	9300      	str	r3, [sp, #0]
 80022ba:	2300      	movs	r3, #0
 80022bc:	2178      	movs	r1, #120	; 0x78
 80022be:	481e      	ldr	r0, [pc, #120]	; (8002338 <FreqMenu_DrawFreqPresetMenu+0xc40>)
 80022c0:	f009 fd0e 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80022c4:	7afb      	ldrb	r3, [r7, #11]
 80022c6:	b29a      	uxth	r2, r3
 80022c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022cc:	9301      	str	r3, [sp, #4]
 80022ce:	2302      	movs	r3, #2
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	2300      	movs	r3, #0
 80022d4:	2178      	movs	r1, #120	; 0x78
 80022d6:	4819      	ldr	r0, [pc, #100]	; (800233c <FreqMenu_DrawFreqPresetMenu+0xc44>)
 80022d8:	f009 fd02 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80022dc:	7abb      	ldrb	r3, [r7, #10]
 80022de:	b29a      	uxth	r2, r3
 80022e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022e4:	9301      	str	r3, [sp, #4]
 80022e6:	2302      	movs	r3, #2
 80022e8:	9300      	str	r3, [sp, #0]
 80022ea:	2300      	movs	r3, #0
 80022ec:	2178      	movs	r1, #120	; 0x78
 80022ee:	4814      	ldr	r0, [pc, #80]	; (8002340 <FreqMenu_DrawFreqPresetMenu+0xc48>)
 80022f0:	f009 fcf6 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80022f4:	7a7b      	ldrb	r3, [r7, #9]
 80022f6:	b29a      	uxth	r2, r3
 80022f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022fc:	9301      	str	r3, [sp, #4]
 80022fe:	2302      	movs	r3, #2
 8002300:	9300      	str	r3, [sp, #0]
 8002302:	2300      	movs	r3, #0
 8002304:	2178      	movs	r1, #120	; 0x78
 8002306:	480f      	ldr	r0, [pc, #60]	; (8002344 <FreqMenu_DrawFreqPresetMenu+0xc4c>)
 8002308:	f009 fcea 	bl	800bce0 <ILI9341_Draw_Text>
				break;
 800230c:	f000 bc57 	b.w	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
 8002310:	0800f354 	.word	0x0800f354
 8002314:	0800f35c 	.word	0x0800f35c
 8002318:	0800f364 	.word	0x0800f364
 800231c:	0800f36c 	.word	0x0800f36c
 8002320:	0800f374 	.word	0x0800f374
 8002324:	0800f37c 	.word	0x0800f37c
 8002328:	0800f384 	.word	0x0800f384
 800232c:	0800f38c 	.word	0x0800f38c
 8002330:	0800f394 	.word	0x0800f394
 8002334:	0800f39c 	.word	0x0800f39c
 8002338:	0800f3a4 	.word	0x0800f3a4
 800233c:	0800f3ac 	.word	0x0800f3ac
 8002340:	0800f3b4 	.word	0x0800f3b4
 8002344:	0800f3bc 	.word	0x0800f3bc
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002348:	7bfb      	ldrb	r3, [r7, #15]
 800234a:	b29a      	uxth	r2, r3
 800234c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002350:	9301      	str	r3, [sp, #4]
 8002352:	2302      	movs	r3, #2
 8002354:	9300      	str	r3, [sp, #0]
 8002356:	2300      	movs	r3, #0
 8002358:	210a      	movs	r1, #10
 800235a:	48a4      	ldr	r0, [pc, #656]	; (80025ec <FreqMenu_DrawFreqPresetMenu+0xef4>)
 800235c:	f009 fcc0 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002360:	7bbb      	ldrb	r3, [r7, #14]
 8002362:	b29a      	uxth	r2, r3
 8002364:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002368:	9301      	str	r3, [sp, #4]
 800236a:	2302      	movs	r3, #2
 800236c:	9300      	str	r3, [sp, #0]
 800236e:	2300      	movs	r3, #0
 8002370:	210a      	movs	r1, #10
 8002372:	489f      	ldr	r0, [pc, #636]	; (80025f0 <FreqMenu_DrawFreqPresetMenu+0xef8>)
 8002374:	f009 fcb4 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002378:	7b7b      	ldrb	r3, [r7, #13]
 800237a:	b29a      	uxth	r2, r3
 800237c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002380:	9301      	str	r3, [sp, #4]
 8002382:	2302      	movs	r3, #2
 8002384:	9300      	str	r3, [sp, #0]
 8002386:	2300      	movs	r3, #0
 8002388:	210a      	movs	r1, #10
 800238a:	489a      	ldr	r0, [pc, #616]	; (80025f4 <FreqMenu_DrawFreqPresetMenu+0xefc>)
 800238c:	f009 fca8 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002390:	7b3b      	ldrb	r3, [r7, #12]
 8002392:	b29a      	uxth	r2, r3
 8002394:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002398:	9301      	str	r3, [sp, #4]
 800239a:	2302      	movs	r3, #2
 800239c:	9300      	str	r3, [sp, #0]
 800239e:	2300      	movs	r3, #0
 80023a0:	210a      	movs	r1, #10
 80023a2:	4895      	ldr	r0, [pc, #596]	; (80025f8 <FreqMenu_DrawFreqPresetMenu+0xf00>)
 80023a4:	f009 fc9c 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80023a8:	7afb      	ldrb	r3, [r7, #11]
 80023aa:	b29a      	uxth	r2, r3
 80023ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023b0:	9301      	str	r3, [sp, #4]
 80023b2:	2302      	movs	r3, #2
 80023b4:	9300      	str	r3, [sp, #0]
 80023b6:	2300      	movs	r3, #0
 80023b8:	210a      	movs	r1, #10
 80023ba:	4890      	ldr	r0, [pc, #576]	; (80025fc <FreqMenu_DrawFreqPresetMenu+0xf04>)
 80023bc:	f009 fc90 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80023c0:	7abb      	ldrb	r3, [r7, #10]
 80023c2:	b29a      	uxth	r2, r3
 80023c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023c8:	9301      	str	r3, [sp, #4]
 80023ca:	2302      	movs	r3, #2
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	2300      	movs	r3, #0
 80023d0:	210a      	movs	r1, #10
 80023d2:	488b      	ldr	r0, [pc, #556]	; (8002600 <FreqMenu_DrawFreqPresetMenu+0xf08>)
 80023d4:	f009 fc84 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80023d8:	7a7b      	ldrb	r3, [r7, #9]
 80023da:	b29a      	uxth	r2, r3
 80023dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023e0:	9301      	str	r3, [sp, #4]
 80023e2:	2302      	movs	r3, #2
 80023e4:	9300      	str	r3, [sp, #0]
 80023e6:	2300      	movs	r3, #0
 80023e8:	210a      	movs	r1, #10
 80023ea:	4886      	ldr	r0, [pc, #536]	; (8002604 <FreqMenu_DrawFreqPresetMenu+0xf0c>)
 80023ec:	f009 fc78 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80023f0:	7bfb      	ldrb	r3, [r7, #15]
 80023f2:	b29a      	uxth	r2, r3
 80023f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023f8:	9301      	str	r3, [sp, #4]
 80023fa:	2302      	movs	r3, #2
 80023fc:	9300      	str	r3, [sp, #0]
 80023fe:	2300      	movs	r3, #0
 8002400:	2178      	movs	r1, #120	; 0x78
 8002402:	4881      	ldr	r0, [pc, #516]	; (8002608 <FreqMenu_DrawFreqPresetMenu+0xf10>)
 8002404:	f009 fc6c 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, WHITE, 2, BLACK);
 8002408:	7bbb      	ldrb	r3, [r7, #14]
 800240a:	b29a      	uxth	r2, r3
 800240c:	2300      	movs	r3, #0
 800240e:	9301      	str	r3, [sp, #4]
 8002410:	2302      	movs	r3, #2
 8002412:	9300      	str	r3, [sp, #0]
 8002414:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002418:	2178      	movs	r1, #120	; 0x78
 800241a:	487c      	ldr	r0, [pc, #496]	; (800260c <FreqMenu_DrawFreqPresetMenu+0xf14>)
 800241c:	f009 fc60 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002420:	7b7b      	ldrb	r3, [r7, #13]
 8002422:	b29a      	uxth	r2, r3
 8002424:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002428:	9301      	str	r3, [sp, #4]
 800242a:	2302      	movs	r3, #2
 800242c:	9300      	str	r3, [sp, #0]
 800242e:	2300      	movs	r3, #0
 8002430:	2178      	movs	r1, #120	; 0x78
 8002432:	4877      	ldr	r0, [pc, #476]	; (8002610 <FreqMenu_DrawFreqPresetMenu+0xf18>)
 8002434:	f009 fc54 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002438:	7b3b      	ldrb	r3, [r7, #12]
 800243a:	b29a      	uxth	r2, r3
 800243c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002440:	9301      	str	r3, [sp, #4]
 8002442:	2302      	movs	r3, #2
 8002444:	9300      	str	r3, [sp, #0]
 8002446:	2300      	movs	r3, #0
 8002448:	2178      	movs	r1, #120	; 0x78
 800244a:	4872      	ldr	r0, [pc, #456]	; (8002614 <FreqMenu_DrawFreqPresetMenu+0xf1c>)
 800244c:	f009 fc48 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002450:	7afb      	ldrb	r3, [r7, #11]
 8002452:	b29a      	uxth	r2, r3
 8002454:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002458:	9301      	str	r3, [sp, #4]
 800245a:	2302      	movs	r3, #2
 800245c:	9300      	str	r3, [sp, #0]
 800245e:	2300      	movs	r3, #0
 8002460:	2178      	movs	r1, #120	; 0x78
 8002462:	486d      	ldr	r0, [pc, #436]	; (8002618 <FreqMenu_DrawFreqPresetMenu+0xf20>)
 8002464:	f009 fc3c 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002468:	7abb      	ldrb	r3, [r7, #10]
 800246a:	b29a      	uxth	r2, r3
 800246c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002470:	9301      	str	r3, [sp, #4]
 8002472:	2302      	movs	r3, #2
 8002474:	9300      	str	r3, [sp, #0]
 8002476:	2300      	movs	r3, #0
 8002478:	2178      	movs	r1, #120	; 0x78
 800247a:	4868      	ldr	r0, [pc, #416]	; (800261c <FreqMenu_DrawFreqPresetMenu+0xf24>)
 800247c:	f009 fc30 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8002480:	7a7b      	ldrb	r3, [r7, #9]
 8002482:	b29a      	uxth	r2, r3
 8002484:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002488:	9301      	str	r3, [sp, #4]
 800248a:	2302      	movs	r3, #2
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	2300      	movs	r3, #0
 8002490:	2178      	movs	r1, #120	; 0x78
 8002492:	4863      	ldr	r0, [pc, #396]	; (8002620 <FreqMenu_DrawFreqPresetMenu+0xf28>)
 8002494:	f009 fc24 	bl	800bce0 <ILI9341_Draw_Text>
				break;
 8002498:	e391      	b.n	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 800249a:	7bfb      	ldrb	r3, [r7, #15]
 800249c:	b29a      	uxth	r2, r3
 800249e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024a2:	9301      	str	r3, [sp, #4]
 80024a4:	2302      	movs	r3, #2
 80024a6:	9300      	str	r3, [sp, #0]
 80024a8:	2300      	movs	r3, #0
 80024aa:	210a      	movs	r1, #10
 80024ac:	484f      	ldr	r0, [pc, #316]	; (80025ec <FreqMenu_DrawFreqPresetMenu+0xef4>)
 80024ae:	f009 fc17 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80024b2:	7bbb      	ldrb	r3, [r7, #14]
 80024b4:	b29a      	uxth	r2, r3
 80024b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024ba:	9301      	str	r3, [sp, #4]
 80024bc:	2302      	movs	r3, #2
 80024be:	9300      	str	r3, [sp, #0]
 80024c0:	2300      	movs	r3, #0
 80024c2:	210a      	movs	r1, #10
 80024c4:	484a      	ldr	r0, [pc, #296]	; (80025f0 <FreqMenu_DrawFreqPresetMenu+0xef8>)
 80024c6:	f009 fc0b 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80024ca:	7b7b      	ldrb	r3, [r7, #13]
 80024cc:	b29a      	uxth	r2, r3
 80024ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024d2:	9301      	str	r3, [sp, #4]
 80024d4:	2302      	movs	r3, #2
 80024d6:	9300      	str	r3, [sp, #0]
 80024d8:	2300      	movs	r3, #0
 80024da:	210a      	movs	r1, #10
 80024dc:	4845      	ldr	r0, [pc, #276]	; (80025f4 <FreqMenu_DrawFreqPresetMenu+0xefc>)
 80024de:	f009 fbff 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80024e2:	7b3b      	ldrb	r3, [r7, #12]
 80024e4:	b29a      	uxth	r2, r3
 80024e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024ea:	9301      	str	r3, [sp, #4]
 80024ec:	2302      	movs	r3, #2
 80024ee:	9300      	str	r3, [sp, #0]
 80024f0:	2300      	movs	r3, #0
 80024f2:	210a      	movs	r1, #10
 80024f4:	4840      	ldr	r0, [pc, #256]	; (80025f8 <FreqMenu_DrawFreqPresetMenu+0xf00>)
 80024f6:	f009 fbf3 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80024fa:	7afb      	ldrb	r3, [r7, #11]
 80024fc:	b29a      	uxth	r2, r3
 80024fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002502:	9301      	str	r3, [sp, #4]
 8002504:	2302      	movs	r3, #2
 8002506:	9300      	str	r3, [sp, #0]
 8002508:	2300      	movs	r3, #0
 800250a:	210a      	movs	r1, #10
 800250c:	483b      	ldr	r0, [pc, #236]	; (80025fc <FreqMenu_DrawFreqPresetMenu+0xf04>)
 800250e:	f009 fbe7 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002512:	7abb      	ldrb	r3, [r7, #10]
 8002514:	b29a      	uxth	r2, r3
 8002516:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800251a:	9301      	str	r3, [sp, #4]
 800251c:	2302      	movs	r3, #2
 800251e:	9300      	str	r3, [sp, #0]
 8002520:	2300      	movs	r3, #0
 8002522:	210a      	movs	r1, #10
 8002524:	4836      	ldr	r0, [pc, #216]	; (8002600 <FreqMenu_DrawFreqPresetMenu+0xf08>)
 8002526:	f009 fbdb 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 800252a:	7a7b      	ldrb	r3, [r7, #9]
 800252c:	b29a      	uxth	r2, r3
 800252e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002532:	9301      	str	r3, [sp, #4]
 8002534:	2302      	movs	r3, #2
 8002536:	9300      	str	r3, [sp, #0]
 8002538:	2300      	movs	r3, #0
 800253a:	210a      	movs	r1, #10
 800253c:	4831      	ldr	r0, [pc, #196]	; (8002604 <FreqMenu_DrawFreqPresetMenu+0xf0c>)
 800253e:	f009 fbcf 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002542:	7bfb      	ldrb	r3, [r7, #15]
 8002544:	b29a      	uxth	r2, r3
 8002546:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800254a:	9301      	str	r3, [sp, #4]
 800254c:	2302      	movs	r3, #2
 800254e:	9300      	str	r3, [sp, #0]
 8002550:	2300      	movs	r3, #0
 8002552:	2178      	movs	r1, #120	; 0x78
 8002554:	482c      	ldr	r0, [pc, #176]	; (8002608 <FreqMenu_DrawFreqPresetMenu+0xf10>)
 8002556:	f009 fbc3 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 800255a:	7bbb      	ldrb	r3, [r7, #14]
 800255c:	b29a      	uxth	r2, r3
 800255e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002562:	9301      	str	r3, [sp, #4]
 8002564:	2302      	movs	r3, #2
 8002566:	9300      	str	r3, [sp, #0]
 8002568:	2300      	movs	r3, #0
 800256a:	2178      	movs	r1, #120	; 0x78
 800256c:	4827      	ldr	r0, [pc, #156]	; (800260c <FreqMenu_DrawFreqPresetMenu+0xf14>)
 800256e:	f009 fbb7 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, WHITE, 2, BLACK);
 8002572:	7b7b      	ldrb	r3, [r7, #13]
 8002574:	b29a      	uxth	r2, r3
 8002576:	2300      	movs	r3, #0
 8002578:	9301      	str	r3, [sp, #4]
 800257a:	2302      	movs	r3, #2
 800257c:	9300      	str	r3, [sp, #0]
 800257e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002582:	2178      	movs	r1, #120	; 0x78
 8002584:	4822      	ldr	r0, [pc, #136]	; (8002610 <FreqMenu_DrawFreqPresetMenu+0xf18>)
 8002586:	f009 fbab 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 800258a:	7b3b      	ldrb	r3, [r7, #12]
 800258c:	b29a      	uxth	r2, r3
 800258e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002592:	9301      	str	r3, [sp, #4]
 8002594:	2302      	movs	r3, #2
 8002596:	9300      	str	r3, [sp, #0]
 8002598:	2300      	movs	r3, #0
 800259a:	2178      	movs	r1, #120	; 0x78
 800259c:	481d      	ldr	r0, [pc, #116]	; (8002614 <FreqMenu_DrawFreqPresetMenu+0xf1c>)
 800259e:	f009 fb9f 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80025a2:	7afb      	ldrb	r3, [r7, #11]
 80025a4:	b29a      	uxth	r2, r3
 80025a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025aa:	9301      	str	r3, [sp, #4]
 80025ac:	2302      	movs	r3, #2
 80025ae:	9300      	str	r3, [sp, #0]
 80025b0:	2300      	movs	r3, #0
 80025b2:	2178      	movs	r1, #120	; 0x78
 80025b4:	4818      	ldr	r0, [pc, #96]	; (8002618 <FreqMenu_DrawFreqPresetMenu+0xf20>)
 80025b6:	f009 fb93 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80025ba:	7abb      	ldrb	r3, [r7, #10]
 80025bc:	b29a      	uxth	r2, r3
 80025be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025c2:	9301      	str	r3, [sp, #4]
 80025c4:	2302      	movs	r3, #2
 80025c6:	9300      	str	r3, [sp, #0]
 80025c8:	2300      	movs	r3, #0
 80025ca:	2178      	movs	r1, #120	; 0x78
 80025cc:	4813      	ldr	r0, [pc, #76]	; (800261c <FreqMenu_DrawFreqPresetMenu+0xf24>)
 80025ce:	f009 fb87 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80025d2:	7a7b      	ldrb	r3, [r7, #9]
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025da:	9301      	str	r3, [sp, #4]
 80025dc:	2302      	movs	r3, #2
 80025de:	9300      	str	r3, [sp, #0]
 80025e0:	2300      	movs	r3, #0
 80025e2:	2178      	movs	r1, #120	; 0x78
 80025e4:	480e      	ldr	r0, [pc, #56]	; (8002620 <FreqMenu_DrawFreqPresetMenu+0xf28>)
 80025e6:	f009 fb7b 	bl	800bce0 <ILI9341_Draw_Text>
				break;
 80025ea:	e2e8      	b.n	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
 80025ec:	0800f354 	.word	0x0800f354
 80025f0:	0800f35c 	.word	0x0800f35c
 80025f4:	0800f364 	.word	0x0800f364
 80025f8:	0800f36c 	.word	0x0800f36c
 80025fc:	0800f374 	.word	0x0800f374
 8002600:	0800f37c 	.word	0x0800f37c
 8002604:	0800f384 	.word	0x0800f384
 8002608:	0800f38c 	.word	0x0800f38c
 800260c:	0800f394 	.word	0x0800f394
 8002610:	0800f39c 	.word	0x0800f39c
 8002614:	0800f3a4 	.word	0x0800f3a4
 8002618:	0800f3ac 	.word	0x0800f3ac
 800261c:	0800f3b4 	.word	0x0800f3b4
 8002620:	0800f3bc 	.word	0x0800f3bc
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002624:	7bfb      	ldrb	r3, [r7, #15]
 8002626:	b29a      	uxth	r2, r3
 8002628:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800262c:	9301      	str	r3, [sp, #4]
 800262e:	2302      	movs	r3, #2
 8002630:	9300      	str	r3, [sp, #0]
 8002632:	2300      	movs	r3, #0
 8002634:	210a      	movs	r1, #10
 8002636:	48a4      	ldr	r0, [pc, #656]	; (80028c8 <FreqMenu_DrawFreqPresetMenu+0x11d0>)
 8002638:	f009 fb52 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 800263c:	7bbb      	ldrb	r3, [r7, #14]
 800263e:	b29a      	uxth	r2, r3
 8002640:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002644:	9301      	str	r3, [sp, #4]
 8002646:	2302      	movs	r3, #2
 8002648:	9300      	str	r3, [sp, #0]
 800264a:	2300      	movs	r3, #0
 800264c:	210a      	movs	r1, #10
 800264e:	489f      	ldr	r0, [pc, #636]	; (80028cc <FreqMenu_DrawFreqPresetMenu+0x11d4>)
 8002650:	f009 fb46 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002654:	7b7b      	ldrb	r3, [r7, #13]
 8002656:	b29a      	uxth	r2, r3
 8002658:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800265c:	9301      	str	r3, [sp, #4]
 800265e:	2302      	movs	r3, #2
 8002660:	9300      	str	r3, [sp, #0]
 8002662:	2300      	movs	r3, #0
 8002664:	210a      	movs	r1, #10
 8002666:	489a      	ldr	r0, [pc, #616]	; (80028d0 <FreqMenu_DrawFreqPresetMenu+0x11d8>)
 8002668:	f009 fb3a 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 800266c:	7b3b      	ldrb	r3, [r7, #12]
 800266e:	b29a      	uxth	r2, r3
 8002670:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002674:	9301      	str	r3, [sp, #4]
 8002676:	2302      	movs	r3, #2
 8002678:	9300      	str	r3, [sp, #0]
 800267a:	2300      	movs	r3, #0
 800267c:	210a      	movs	r1, #10
 800267e:	4895      	ldr	r0, [pc, #596]	; (80028d4 <FreqMenu_DrawFreqPresetMenu+0x11dc>)
 8002680:	f009 fb2e 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8002684:	7afb      	ldrb	r3, [r7, #11]
 8002686:	b29a      	uxth	r2, r3
 8002688:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800268c:	9301      	str	r3, [sp, #4]
 800268e:	2302      	movs	r3, #2
 8002690:	9300      	str	r3, [sp, #0]
 8002692:	2300      	movs	r3, #0
 8002694:	210a      	movs	r1, #10
 8002696:	4890      	ldr	r0, [pc, #576]	; (80028d8 <FreqMenu_DrawFreqPresetMenu+0x11e0>)
 8002698:	f009 fb22 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 800269c:	7abb      	ldrb	r3, [r7, #10]
 800269e:	b29a      	uxth	r2, r3
 80026a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026a4:	9301      	str	r3, [sp, #4]
 80026a6:	2302      	movs	r3, #2
 80026a8:	9300      	str	r3, [sp, #0]
 80026aa:	2300      	movs	r3, #0
 80026ac:	210a      	movs	r1, #10
 80026ae:	488b      	ldr	r0, [pc, #556]	; (80028dc <FreqMenu_DrawFreqPresetMenu+0x11e4>)
 80026b0:	f009 fb16 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80026b4:	7a7b      	ldrb	r3, [r7, #9]
 80026b6:	b29a      	uxth	r2, r3
 80026b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026bc:	9301      	str	r3, [sp, #4]
 80026be:	2302      	movs	r3, #2
 80026c0:	9300      	str	r3, [sp, #0]
 80026c2:	2300      	movs	r3, #0
 80026c4:	210a      	movs	r1, #10
 80026c6:	4886      	ldr	r0, [pc, #536]	; (80028e0 <FreqMenu_DrawFreqPresetMenu+0x11e8>)
 80026c8:	f009 fb0a 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80026cc:	7bfb      	ldrb	r3, [r7, #15]
 80026ce:	b29a      	uxth	r2, r3
 80026d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026d4:	9301      	str	r3, [sp, #4]
 80026d6:	2302      	movs	r3, #2
 80026d8:	9300      	str	r3, [sp, #0]
 80026da:	2300      	movs	r3, #0
 80026dc:	2178      	movs	r1, #120	; 0x78
 80026de:	4881      	ldr	r0, [pc, #516]	; (80028e4 <FreqMenu_DrawFreqPresetMenu+0x11ec>)
 80026e0:	f009 fafe 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80026e4:	7bbb      	ldrb	r3, [r7, #14]
 80026e6:	b29a      	uxth	r2, r3
 80026e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026ec:	9301      	str	r3, [sp, #4]
 80026ee:	2302      	movs	r3, #2
 80026f0:	9300      	str	r3, [sp, #0]
 80026f2:	2300      	movs	r3, #0
 80026f4:	2178      	movs	r1, #120	; 0x78
 80026f6:	487c      	ldr	r0, [pc, #496]	; (80028e8 <FreqMenu_DrawFreqPresetMenu+0x11f0>)
 80026f8:	f009 faf2 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80026fc:	7b7b      	ldrb	r3, [r7, #13]
 80026fe:	b29a      	uxth	r2, r3
 8002700:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002704:	9301      	str	r3, [sp, #4]
 8002706:	2302      	movs	r3, #2
 8002708:	9300      	str	r3, [sp, #0]
 800270a:	2300      	movs	r3, #0
 800270c:	2178      	movs	r1, #120	; 0x78
 800270e:	4877      	ldr	r0, [pc, #476]	; (80028ec <FreqMenu_DrawFreqPresetMenu+0x11f4>)
 8002710:	f009 fae6 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, WHITE, 2, BLACK);
 8002714:	7b3b      	ldrb	r3, [r7, #12]
 8002716:	b29a      	uxth	r2, r3
 8002718:	2300      	movs	r3, #0
 800271a:	9301      	str	r3, [sp, #4]
 800271c:	2302      	movs	r3, #2
 800271e:	9300      	str	r3, [sp, #0]
 8002720:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002724:	2178      	movs	r1, #120	; 0x78
 8002726:	4872      	ldr	r0, [pc, #456]	; (80028f0 <FreqMenu_DrawFreqPresetMenu+0x11f8>)
 8002728:	f009 fada 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 800272c:	7afb      	ldrb	r3, [r7, #11]
 800272e:	b29a      	uxth	r2, r3
 8002730:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002734:	9301      	str	r3, [sp, #4]
 8002736:	2302      	movs	r3, #2
 8002738:	9300      	str	r3, [sp, #0]
 800273a:	2300      	movs	r3, #0
 800273c:	2178      	movs	r1, #120	; 0x78
 800273e:	486d      	ldr	r0, [pc, #436]	; (80028f4 <FreqMenu_DrawFreqPresetMenu+0x11fc>)
 8002740:	f009 face 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002744:	7abb      	ldrb	r3, [r7, #10]
 8002746:	b29a      	uxth	r2, r3
 8002748:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800274c:	9301      	str	r3, [sp, #4]
 800274e:	2302      	movs	r3, #2
 8002750:	9300      	str	r3, [sp, #0]
 8002752:	2300      	movs	r3, #0
 8002754:	2178      	movs	r1, #120	; 0x78
 8002756:	4868      	ldr	r0, [pc, #416]	; (80028f8 <FreqMenu_DrawFreqPresetMenu+0x1200>)
 8002758:	f009 fac2 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 800275c:	7a7b      	ldrb	r3, [r7, #9]
 800275e:	b29a      	uxth	r2, r3
 8002760:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002764:	9301      	str	r3, [sp, #4]
 8002766:	2302      	movs	r3, #2
 8002768:	9300      	str	r3, [sp, #0]
 800276a:	2300      	movs	r3, #0
 800276c:	2178      	movs	r1, #120	; 0x78
 800276e:	4863      	ldr	r0, [pc, #396]	; (80028fc <FreqMenu_DrawFreqPresetMenu+0x1204>)
 8002770:	f009 fab6 	bl	800bce0 <ILI9341_Draw_Text>
				break;
 8002774:	e223      	b.n	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002776:	7bfb      	ldrb	r3, [r7, #15]
 8002778:	b29a      	uxth	r2, r3
 800277a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800277e:	9301      	str	r3, [sp, #4]
 8002780:	2302      	movs	r3, #2
 8002782:	9300      	str	r3, [sp, #0]
 8002784:	2300      	movs	r3, #0
 8002786:	210a      	movs	r1, #10
 8002788:	484f      	ldr	r0, [pc, #316]	; (80028c8 <FreqMenu_DrawFreqPresetMenu+0x11d0>)
 800278a:	f009 faa9 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 800278e:	7bbb      	ldrb	r3, [r7, #14]
 8002790:	b29a      	uxth	r2, r3
 8002792:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002796:	9301      	str	r3, [sp, #4]
 8002798:	2302      	movs	r3, #2
 800279a:	9300      	str	r3, [sp, #0]
 800279c:	2300      	movs	r3, #0
 800279e:	210a      	movs	r1, #10
 80027a0:	484a      	ldr	r0, [pc, #296]	; (80028cc <FreqMenu_DrawFreqPresetMenu+0x11d4>)
 80027a2:	f009 fa9d 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80027a6:	7b7b      	ldrb	r3, [r7, #13]
 80027a8:	b29a      	uxth	r2, r3
 80027aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027ae:	9301      	str	r3, [sp, #4]
 80027b0:	2302      	movs	r3, #2
 80027b2:	9300      	str	r3, [sp, #0]
 80027b4:	2300      	movs	r3, #0
 80027b6:	210a      	movs	r1, #10
 80027b8:	4845      	ldr	r0, [pc, #276]	; (80028d0 <FreqMenu_DrawFreqPresetMenu+0x11d8>)
 80027ba:	f009 fa91 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80027be:	7b3b      	ldrb	r3, [r7, #12]
 80027c0:	b29a      	uxth	r2, r3
 80027c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027c6:	9301      	str	r3, [sp, #4]
 80027c8:	2302      	movs	r3, #2
 80027ca:	9300      	str	r3, [sp, #0]
 80027cc:	2300      	movs	r3, #0
 80027ce:	210a      	movs	r1, #10
 80027d0:	4840      	ldr	r0, [pc, #256]	; (80028d4 <FreqMenu_DrawFreqPresetMenu+0x11dc>)
 80027d2:	f009 fa85 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80027d6:	7afb      	ldrb	r3, [r7, #11]
 80027d8:	b29a      	uxth	r2, r3
 80027da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027de:	9301      	str	r3, [sp, #4]
 80027e0:	2302      	movs	r3, #2
 80027e2:	9300      	str	r3, [sp, #0]
 80027e4:	2300      	movs	r3, #0
 80027e6:	210a      	movs	r1, #10
 80027e8:	483b      	ldr	r0, [pc, #236]	; (80028d8 <FreqMenu_DrawFreqPresetMenu+0x11e0>)
 80027ea:	f009 fa79 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80027ee:	7abb      	ldrb	r3, [r7, #10]
 80027f0:	b29a      	uxth	r2, r3
 80027f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027f6:	9301      	str	r3, [sp, #4]
 80027f8:	2302      	movs	r3, #2
 80027fa:	9300      	str	r3, [sp, #0]
 80027fc:	2300      	movs	r3, #0
 80027fe:	210a      	movs	r1, #10
 8002800:	4836      	ldr	r0, [pc, #216]	; (80028dc <FreqMenu_DrawFreqPresetMenu+0x11e4>)
 8002802:	f009 fa6d 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002806:	7a7b      	ldrb	r3, [r7, #9]
 8002808:	b29a      	uxth	r2, r3
 800280a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800280e:	9301      	str	r3, [sp, #4]
 8002810:	2302      	movs	r3, #2
 8002812:	9300      	str	r3, [sp, #0]
 8002814:	2300      	movs	r3, #0
 8002816:	210a      	movs	r1, #10
 8002818:	4831      	ldr	r0, [pc, #196]	; (80028e0 <FreqMenu_DrawFreqPresetMenu+0x11e8>)
 800281a:	f009 fa61 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 800281e:	7bfb      	ldrb	r3, [r7, #15]
 8002820:	b29a      	uxth	r2, r3
 8002822:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002826:	9301      	str	r3, [sp, #4]
 8002828:	2302      	movs	r3, #2
 800282a:	9300      	str	r3, [sp, #0]
 800282c:	2300      	movs	r3, #0
 800282e:	2178      	movs	r1, #120	; 0x78
 8002830:	482c      	ldr	r0, [pc, #176]	; (80028e4 <FreqMenu_DrawFreqPresetMenu+0x11ec>)
 8002832:	f009 fa55 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002836:	7bbb      	ldrb	r3, [r7, #14]
 8002838:	b29a      	uxth	r2, r3
 800283a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800283e:	9301      	str	r3, [sp, #4]
 8002840:	2302      	movs	r3, #2
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	2300      	movs	r3, #0
 8002846:	2178      	movs	r1, #120	; 0x78
 8002848:	4827      	ldr	r0, [pc, #156]	; (80028e8 <FreqMenu_DrawFreqPresetMenu+0x11f0>)
 800284a:	f009 fa49 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 800284e:	7b7b      	ldrb	r3, [r7, #13]
 8002850:	b29a      	uxth	r2, r3
 8002852:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002856:	9301      	str	r3, [sp, #4]
 8002858:	2302      	movs	r3, #2
 800285a:	9300      	str	r3, [sp, #0]
 800285c:	2300      	movs	r3, #0
 800285e:	2178      	movs	r1, #120	; 0x78
 8002860:	4822      	ldr	r0, [pc, #136]	; (80028ec <FreqMenu_DrawFreqPresetMenu+0x11f4>)
 8002862:	f009 fa3d 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002866:	7b3b      	ldrb	r3, [r7, #12]
 8002868:	b29a      	uxth	r2, r3
 800286a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800286e:	9301      	str	r3, [sp, #4]
 8002870:	2302      	movs	r3, #2
 8002872:	9300      	str	r3, [sp, #0]
 8002874:	2300      	movs	r3, #0
 8002876:	2178      	movs	r1, #120	; 0x78
 8002878:	481d      	ldr	r0, [pc, #116]	; (80028f0 <FreqMenu_DrawFreqPresetMenu+0x11f8>)
 800287a:	f009 fa31 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, WHITE, 2, BLACK);
 800287e:	7afb      	ldrb	r3, [r7, #11]
 8002880:	b29a      	uxth	r2, r3
 8002882:	2300      	movs	r3, #0
 8002884:	9301      	str	r3, [sp, #4]
 8002886:	2302      	movs	r3, #2
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800288e:	2178      	movs	r1, #120	; 0x78
 8002890:	4818      	ldr	r0, [pc, #96]	; (80028f4 <FreqMenu_DrawFreqPresetMenu+0x11fc>)
 8002892:	f009 fa25 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002896:	7abb      	ldrb	r3, [r7, #10]
 8002898:	b29a      	uxth	r2, r3
 800289a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800289e:	9301      	str	r3, [sp, #4]
 80028a0:	2302      	movs	r3, #2
 80028a2:	9300      	str	r3, [sp, #0]
 80028a4:	2300      	movs	r3, #0
 80028a6:	2178      	movs	r1, #120	; 0x78
 80028a8:	4813      	ldr	r0, [pc, #76]	; (80028f8 <FreqMenu_DrawFreqPresetMenu+0x1200>)
 80028aa:	f009 fa19 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80028ae:	7a7b      	ldrb	r3, [r7, #9]
 80028b0:	b29a      	uxth	r2, r3
 80028b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028b6:	9301      	str	r3, [sp, #4]
 80028b8:	2302      	movs	r3, #2
 80028ba:	9300      	str	r3, [sp, #0]
 80028bc:	2300      	movs	r3, #0
 80028be:	2178      	movs	r1, #120	; 0x78
 80028c0:	480e      	ldr	r0, [pc, #56]	; (80028fc <FreqMenu_DrawFreqPresetMenu+0x1204>)
 80028c2:	f009 fa0d 	bl	800bce0 <ILI9341_Draw_Text>
			break;
 80028c6:	e17a      	b.n	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
 80028c8:	0800f354 	.word	0x0800f354
 80028cc:	0800f35c 	.word	0x0800f35c
 80028d0:	0800f364 	.word	0x0800f364
 80028d4:	0800f36c 	.word	0x0800f36c
 80028d8:	0800f374 	.word	0x0800f374
 80028dc:	0800f37c 	.word	0x0800f37c
 80028e0:	0800f384 	.word	0x0800f384
 80028e4:	0800f38c 	.word	0x0800f38c
 80028e8:	0800f394 	.word	0x0800f394
 80028ec:	0800f39c 	.word	0x0800f39c
 80028f0:	0800f3a4 	.word	0x0800f3a4
 80028f4:	0800f3ac 	.word	0x0800f3ac
 80028f8:	0800f3b4 	.word	0x0800f3b4
 80028fc:	0800f3bc 	.word	0x0800f3bc
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002900:	7bfb      	ldrb	r3, [r7, #15]
 8002902:	b29a      	uxth	r2, r3
 8002904:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002908:	9301      	str	r3, [sp, #4]
 800290a:	2302      	movs	r3, #2
 800290c:	9300      	str	r3, [sp, #0]
 800290e:	2300      	movs	r3, #0
 8002910:	210a      	movs	r1, #10
 8002912:	48ad      	ldr	r0, [pc, #692]	; (8002bc8 <FreqMenu_DrawFreqPresetMenu+0x14d0>)
 8002914:	f009 f9e4 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002918:	7bbb      	ldrb	r3, [r7, #14]
 800291a:	b29a      	uxth	r2, r3
 800291c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002920:	9301      	str	r3, [sp, #4]
 8002922:	2302      	movs	r3, #2
 8002924:	9300      	str	r3, [sp, #0]
 8002926:	2300      	movs	r3, #0
 8002928:	210a      	movs	r1, #10
 800292a:	48a8      	ldr	r0, [pc, #672]	; (8002bcc <FreqMenu_DrawFreqPresetMenu+0x14d4>)
 800292c:	f009 f9d8 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002930:	7b7b      	ldrb	r3, [r7, #13]
 8002932:	b29a      	uxth	r2, r3
 8002934:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002938:	9301      	str	r3, [sp, #4]
 800293a:	2302      	movs	r3, #2
 800293c:	9300      	str	r3, [sp, #0]
 800293e:	2300      	movs	r3, #0
 8002940:	210a      	movs	r1, #10
 8002942:	48a3      	ldr	r0, [pc, #652]	; (8002bd0 <FreqMenu_DrawFreqPresetMenu+0x14d8>)
 8002944:	f009 f9cc 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002948:	7b3b      	ldrb	r3, [r7, #12]
 800294a:	b29a      	uxth	r2, r3
 800294c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002950:	9301      	str	r3, [sp, #4]
 8002952:	2302      	movs	r3, #2
 8002954:	9300      	str	r3, [sp, #0]
 8002956:	2300      	movs	r3, #0
 8002958:	210a      	movs	r1, #10
 800295a:	489e      	ldr	r0, [pc, #632]	; (8002bd4 <FreqMenu_DrawFreqPresetMenu+0x14dc>)
 800295c:	f009 f9c0 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8002960:	7afb      	ldrb	r3, [r7, #11]
 8002962:	b29a      	uxth	r2, r3
 8002964:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002968:	9301      	str	r3, [sp, #4]
 800296a:	2302      	movs	r3, #2
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	2300      	movs	r3, #0
 8002970:	210a      	movs	r1, #10
 8002972:	4899      	ldr	r0, [pc, #612]	; (8002bd8 <FreqMenu_DrawFreqPresetMenu+0x14e0>)
 8002974:	f009 f9b4 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002978:	7abb      	ldrb	r3, [r7, #10]
 800297a:	b29a      	uxth	r2, r3
 800297c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002980:	9301      	str	r3, [sp, #4]
 8002982:	2302      	movs	r3, #2
 8002984:	9300      	str	r3, [sp, #0]
 8002986:	2300      	movs	r3, #0
 8002988:	210a      	movs	r1, #10
 800298a:	4894      	ldr	r0, [pc, #592]	; (8002bdc <FreqMenu_DrawFreqPresetMenu+0x14e4>)
 800298c:	f009 f9a8 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002990:	7a7b      	ldrb	r3, [r7, #9]
 8002992:	b29a      	uxth	r2, r3
 8002994:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002998:	9301      	str	r3, [sp, #4]
 800299a:	2302      	movs	r3, #2
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	2300      	movs	r3, #0
 80029a0:	210a      	movs	r1, #10
 80029a2:	488f      	ldr	r0, [pc, #572]	; (8002be0 <FreqMenu_DrawFreqPresetMenu+0x14e8>)
 80029a4:	f009 f99c 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80029a8:	7bfb      	ldrb	r3, [r7, #15]
 80029aa:	b29a      	uxth	r2, r3
 80029ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029b0:	9301      	str	r3, [sp, #4]
 80029b2:	2302      	movs	r3, #2
 80029b4:	9300      	str	r3, [sp, #0]
 80029b6:	2300      	movs	r3, #0
 80029b8:	2178      	movs	r1, #120	; 0x78
 80029ba:	488a      	ldr	r0, [pc, #552]	; (8002be4 <FreqMenu_DrawFreqPresetMenu+0x14ec>)
 80029bc:	f009 f990 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80029c0:	7bbb      	ldrb	r3, [r7, #14]
 80029c2:	b29a      	uxth	r2, r3
 80029c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029c8:	9301      	str	r3, [sp, #4]
 80029ca:	2302      	movs	r3, #2
 80029cc:	9300      	str	r3, [sp, #0]
 80029ce:	2300      	movs	r3, #0
 80029d0:	2178      	movs	r1, #120	; 0x78
 80029d2:	4885      	ldr	r0, [pc, #532]	; (8002be8 <FreqMenu_DrawFreqPresetMenu+0x14f0>)
 80029d4:	f009 f984 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80029d8:	7b7b      	ldrb	r3, [r7, #13]
 80029da:	b29a      	uxth	r2, r3
 80029dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029e0:	9301      	str	r3, [sp, #4]
 80029e2:	2302      	movs	r3, #2
 80029e4:	9300      	str	r3, [sp, #0]
 80029e6:	2300      	movs	r3, #0
 80029e8:	2178      	movs	r1, #120	; 0x78
 80029ea:	4880      	ldr	r0, [pc, #512]	; (8002bec <FreqMenu_DrawFreqPresetMenu+0x14f4>)
 80029ec:	f009 f978 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80029f0:	7b3b      	ldrb	r3, [r7, #12]
 80029f2:	b29a      	uxth	r2, r3
 80029f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029f8:	9301      	str	r3, [sp, #4]
 80029fa:	2302      	movs	r3, #2
 80029fc:	9300      	str	r3, [sp, #0]
 80029fe:	2300      	movs	r3, #0
 8002a00:	2178      	movs	r1, #120	; 0x78
 8002a02:	487b      	ldr	r0, [pc, #492]	; (8002bf0 <FreqMenu_DrawFreqPresetMenu+0x14f8>)
 8002a04:	f009 f96c 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002a08:	7afb      	ldrb	r3, [r7, #11]
 8002a0a:	b29a      	uxth	r2, r3
 8002a0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a10:	9301      	str	r3, [sp, #4]
 8002a12:	2302      	movs	r3, #2
 8002a14:	9300      	str	r3, [sp, #0]
 8002a16:	2300      	movs	r3, #0
 8002a18:	2178      	movs	r1, #120	; 0x78
 8002a1a:	4876      	ldr	r0, [pc, #472]	; (8002bf4 <FreqMenu_DrawFreqPresetMenu+0x14fc>)
 8002a1c:	f009 f960 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, WHITE, 2, BLACK);
 8002a20:	7abb      	ldrb	r3, [r7, #10]
 8002a22:	b29a      	uxth	r2, r3
 8002a24:	2300      	movs	r3, #0
 8002a26:	9301      	str	r3, [sp, #4]
 8002a28:	2302      	movs	r3, #2
 8002a2a:	9300      	str	r3, [sp, #0]
 8002a2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a30:	2178      	movs	r1, #120	; 0x78
 8002a32:	4871      	ldr	r0, [pc, #452]	; (8002bf8 <FreqMenu_DrawFreqPresetMenu+0x1500>)
 8002a34:	f009 f954 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8002a38:	7a7b      	ldrb	r3, [r7, #9]
 8002a3a:	b29a      	uxth	r2, r3
 8002a3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a40:	9301      	str	r3, [sp, #4]
 8002a42:	2302      	movs	r3, #2
 8002a44:	9300      	str	r3, [sp, #0]
 8002a46:	2300      	movs	r3, #0
 8002a48:	2178      	movs	r1, #120	; 0x78
 8002a4a:	486c      	ldr	r0, [pc, #432]	; (8002bfc <FreqMenu_DrawFreqPresetMenu+0x1504>)
 8002a4c:	f009 f948 	bl	800bce0 <ILI9341_Draw_Text>
			break;
 8002a50:	e0b5      	b.n	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002a52:	7bfb      	ldrb	r3, [r7, #15]
 8002a54:	b29a      	uxth	r2, r3
 8002a56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a5a:	9301      	str	r3, [sp, #4]
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	9300      	str	r3, [sp, #0]
 8002a60:	2300      	movs	r3, #0
 8002a62:	210a      	movs	r1, #10
 8002a64:	4858      	ldr	r0, [pc, #352]	; (8002bc8 <FreqMenu_DrawFreqPresetMenu+0x14d0>)
 8002a66:	f009 f93b 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002a6a:	7bbb      	ldrb	r3, [r7, #14]
 8002a6c:	b29a      	uxth	r2, r3
 8002a6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a72:	9301      	str	r3, [sp, #4]
 8002a74:	2302      	movs	r3, #2
 8002a76:	9300      	str	r3, [sp, #0]
 8002a78:	2300      	movs	r3, #0
 8002a7a:	210a      	movs	r1, #10
 8002a7c:	4853      	ldr	r0, [pc, #332]	; (8002bcc <FreqMenu_DrawFreqPresetMenu+0x14d4>)
 8002a7e:	f009 f92f 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002a82:	7b7b      	ldrb	r3, [r7, #13]
 8002a84:	b29a      	uxth	r2, r3
 8002a86:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a8a:	9301      	str	r3, [sp, #4]
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	9300      	str	r3, [sp, #0]
 8002a90:	2300      	movs	r3, #0
 8002a92:	210a      	movs	r1, #10
 8002a94:	484e      	ldr	r0, [pc, #312]	; (8002bd0 <FreqMenu_DrawFreqPresetMenu+0x14d8>)
 8002a96:	f009 f923 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002a9a:	7b3b      	ldrb	r3, [r7, #12]
 8002a9c:	b29a      	uxth	r2, r3
 8002a9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002aa2:	9301      	str	r3, [sp, #4]
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	9300      	str	r3, [sp, #0]
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	210a      	movs	r1, #10
 8002aac:	4849      	ldr	r0, [pc, #292]	; (8002bd4 <FreqMenu_DrawFreqPresetMenu+0x14dc>)
 8002aae:	f009 f917 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8002ab2:	7afb      	ldrb	r3, [r7, #11]
 8002ab4:	b29a      	uxth	r2, r3
 8002ab6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002aba:	9301      	str	r3, [sp, #4]
 8002abc:	2302      	movs	r3, #2
 8002abe:	9300      	str	r3, [sp, #0]
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	210a      	movs	r1, #10
 8002ac4:	4844      	ldr	r0, [pc, #272]	; (8002bd8 <FreqMenu_DrawFreqPresetMenu+0x14e0>)
 8002ac6:	f009 f90b 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002aca:	7abb      	ldrb	r3, [r7, #10]
 8002acc:	b29a      	uxth	r2, r3
 8002ace:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ad2:	9301      	str	r3, [sp, #4]
 8002ad4:	2302      	movs	r3, #2
 8002ad6:	9300      	str	r3, [sp, #0]
 8002ad8:	2300      	movs	r3, #0
 8002ada:	210a      	movs	r1, #10
 8002adc:	483f      	ldr	r0, [pc, #252]	; (8002bdc <FreqMenu_DrawFreqPresetMenu+0x14e4>)
 8002ade:	f009 f8ff 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002ae2:	7a7b      	ldrb	r3, [r7, #9]
 8002ae4:	b29a      	uxth	r2, r3
 8002ae6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002aea:	9301      	str	r3, [sp, #4]
 8002aec:	2302      	movs	r3, #2
 8002aee:	9300      	str	r3, [sp, #0]
 8002af0:	2300      	movs	r3, #0
 8002af2:	210a      	movs	r1, #10
 8002af4:	483a      	ldr	r0, [pc, #232]	; (8002be0 <FreqMenu_DrawFreqPresetMenu+0x14e8>)
 8002af6:	f009 f8f3 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002afa:	7bfb      	ldrb	r3, [r7, #15]
 8002afc:	b29a      	uxth	r2, r3
 8002afe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b02:	9301      	str	r3, [sp, #4]
 8002b04:	2302      	movs	r3, #2
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	2300      	movs	r3, #0
 8002b0a:	2178      	movs	r1, #120	; 0x78
 8002b0c:	4835      	ldr	r0, [pc, #212]	; (8002be4 <FreqMenu_DrawFreqPresetMenu+0x14ec>)
 8002b0e:	f009 f8e7 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002b12:	7bbb      	ldrb	r3, [r7, #14]
 8002b14:	b29a      	uxth	r2, r3
 8002b16:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b1a:	9301      	str	r3, [sp, #4]
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	9300      	str	r3, [sp, #0]
 8002b20:	2300      	movs	r3, #0
 8002b22:	2178      	movs	r1, #120	; 0x78
 8002b24:	4830      	ldr	r0, [pc, #192]	; (8002be8 <FreqMenu_DrawFreqPresetMenu+0x14f0>)
 8002b26:	f009 f8db 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002b2a:	7b7b      	ldrb	r3, [r7, #13]
 8002b2c:	b29a      	uxth	r2, r3
 8002b2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b32:	9301      	str	r3, [sp, #4]
 8002b34:	2302      	movs	r3, #2
 8002b36:	9300      	str	r3, [sp, #0]
 8002b38:	2300      	movs	r3, #0
 8002b3a:	2178      	movs	r1, #120	; 0x78
 8002b3c:	482b      	ldr	r0, [pc, #172]	; (8002bec <FreqMenu_DrawFreqPresetMenu+0x14f4>)
 8002b3e:	f009 f8cf 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002b42:	7b3b      	ldrb	r3, [r7, #12]
 8002b44:	b29a      	uxth	r2, r3
 8002b46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b4a:	9301      	str	r3, [sp, #4]
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	9300      	str	r3, [sp, #0]
 8002b50:	2300      	movs	r3, #0
 8002b52:	2178      	movs	r1, #120	; 0x78
 8002b54:	4826      	ldr	r0, [pc, #152]	; (8002bf0 <FreqMenu_DrawFreqPresetMenu+0x14f8>)
 8002b56:	f009 f8c3 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002b5a:	7afb      	ldrb	r3, [r7, #11]
 8002b5c:	b29a      	uxth	r2, r3
 8002b5e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b62:	9301      	str	r3, [sp, #4]
 8002b64:	2302      	movs	r3, #2
 8002b66:	9300      	str	r3, [sp, #0]
 8002b68:	2300      	movs	r3, #0
 8002b6a:	2178      	movs	r1, #120	; 0x78
 8002b6c:	4821      	ldr	r0, [pc, #132]	; (8002bf4 <FreqMenu_DrawFreqPresetMenu+0x14fc>)
 8002b6e:	f009 f8b7 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002b72:	7abb      	ldrb	r3, [r7, #10]
 8002b74:	b29a      	uxth	r2, r3
 8002b76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b7a:	9301      	str	r3, [sp, #4]
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	2300      	movs	r3, #0
 8002b82:	2178      	movs	r1, #120	; 0x78
 8002b84:	481c      	ldr	r0, [pc, #112]	; (8002bf8 <FreqMenu_DrawFreqPresetMenu+0x1500>)
 8002b86:	f009 f8ab 	bl	800bce0 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, WHITE, 2, BLACK);
 8002b8a:	7a7b      	ldrb	r3, [r7, #9]
 8002b8c:	b29a      	uxth	r2, r3
 8002b8e:	2300      	movs	r3, #0
 8002b90:	9301      	str	r3, [sp, #4]
 8002b92:	2302      	movs	r3, #2
 8002b94:	9300      	str	r3, [sp, #0]
 8002b96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b9a:	2178      	movs	r1, #120	; 0x78
 8002b9c:	4817      	ldr	r0, [pc, #92]	; (8002bfc <FreqMenu_DrawFreqPresetMenu+0x1504>)
 8002b9e:	f009 f89f 	bl	800bce0 <ILI9341_Draw_Text>
			break;
 8002ba2:	bf00      	nop
 8002ba4:	e00b      	b.n	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		10, 180, RED, 1, BLACK);
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	9301      	str	r3, [sp, #4]
 8002baa:	2301      	movs	r3, #1
 8002bac:	9300      	str	r3, [sp, #0]
 8002bae:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002bb2:	22b4      	movs	r2, #180	; 0xb4
 8002bb4:	210a      	movs	r1, #10
 8002bb6:	4812      	ldr	r0, [pc, #72]	; (8002c00 <FreqMenu_DrawFreqPresetMenu+0x1508>)
 8002bb8:	f009 f892 	bl	800bce0 <ILI9341_Draw_Text>
}
 8002bbc:	e7ff      	b.n	8002bbe <FreqMenu_DrawFreqPresetMenu+0x14c6>
 8002bbe:	bf00      	nop
 8002bc0:	3710      	adds	r7, #16
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	0800f354 	.word	0x0800f354
 8002bcc:	0800f35c 	.word	0x0800f35c
 8002bd0:	0800f364 	.word	0x0800f364
 8002bd4:	0800f36c 	.word	0x0800f36c
 8002bd8:	0800f374 	.word	0x0800f374
 8002bdc:	0800f37c 	.word	0x0800f37c
 8002be0:	0800f384 	.word	0x0800f384
 8002be4:	0800f38c 	.word	0x0800f38c
 8002be8:	0800f394 	.word	0x0800f394
 8002bec:	0800f39c 	.word	0x0800f39c
 8002bf0:	0800f3a4 	.word	0x0800f3a4
 8002bf4:	0800f3ac 	.word	0x0800f3ac
 8002bf8:	0800f3b4 	.word	0x0800f3b4
 8002bfc:	0800f3bc 	.word	0x0800f3bc
 8002c00:	0800f3c8 	.word	0x0800f3c8

08002c04 <FreqMenu_DrawFreqAdjustMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawFreqAdjustMenu()
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("Output Signal Freq: ", 	10, 150, BLACK, 1, WHITE);
 8002c0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c0e:	9301      	str	r3, [sp, #4]
 8002c10:	2301      	movs	r3, #1
 8002c12:	9300      	str	r3, [sp, #0]
 8002c14:	2300      	movs	r3, #0
 8002c16:	2296      	movs	r2, #150	; 0x96
 8002c18:	210a      	movs	r1, #10
 8002c1a:	4811      	ldr	r0, [pc, #68]	; (8002c60 <FreqMenu_DrawFreqAdjustMenu+0x5c>)
 8002c1c:	f009 f860 	bl	800bce0 <ILI9341_Draw_Text>

	char freq[6] = "";
 8002c20:	2300      	movs	r3, #0
 8002c22:	603b      	str	r3, [r7, #0]
 8002c24:	2300      	movs	r3, #0
 8002c26:	80bb      	strh	r3, [r7, #4]
	//snprintf(freq, sizeof(freq), "%u", (uint8_t)FreqO_GetOutputFreq());
	if(DM_AddDigitPadding((uint16_t)FreqO_GetOutputFreq(), freq, sizeof(freq)) == 0)
 8002c28:	f000 fd90 	bl	800374c <FreqO_GetOutputFreq>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	4639      	mov	r1, r7
 8002c32:	2206      	movs	r2, #6
 8002c34:	4618      	mov	r0, r3
 8002c36:	f7fe fc9f 	bl	8001578 <DM_AddDigitPadding>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d10a      	bne.n	8002c56 <FreqMenu_DrawFreqAdjustMenu+0x52>
		ILI9341_Draw_Text(freq, 250, 150, WHITE, 1, BLACK);
 8002c40:	4638      	mov	r0, r7
 8002c42:	2300      	movs	r3, #0
 8002c44:	9301      	str	r3, [sp, #4]
 8002c46:	2301      	movs	r3, #1
 8002c48:	9300      	str	r3, [sp, #0]
 8002c4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c4e:	2296      	movs	r2, #150	; 0x96
 8002c50:	21fa      	movs	r1, #250	; 0xfa
 8002c52:	f009 f845 	bl	800bce0 <ILI9341_Draw_Text>


}
 8002c56:	bf00      	nop
 8002c58:	3708      	adds	r7, #8
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	0800f3f8 	.word	0x0800f3f8

08002c64 <FreqMenu_DrawFreqSweepMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawFreqSweepMenu()
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("TODO: Freq Sweep Menu", 	10, 120, BLACK, 2, WHITE);
 8002c6a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c6e:	9301      	str	r3, [sp, #4]
 8002c70:	2302      	movs	r3, #2
 8002c72:	9300      	str	r3, [sp, #0]
 8002c74:	2300      	movs	r3, #0
 8002c76:	2278      	movs	r2, #120	; 0x78
 8002c78:	210a      	movs	r1, #10
 8002c7a:	4803      	ldr	r0, [pc, #12]	; (8002c88 <FreqMenu_DrawFreqSweepMenu+0x24>)
 8002c7c:	f009 f830 	bl	800bce0 <ILI9341_Draw_Text>




}
 8002c80:	bf00      	nop
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	0800f410 	.word	0x0800f410

08002c8c <EM_ProcessEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_ProcessEvent()
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0

	switch(eNextState)
 8002c90:	4b7b      	ldr	r3, [pc, #492]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	2b08      	cmp	r3, #8
 8002c96:	f200 80e0 	bhi.w	8002e5a <EM_ProcessEvent+0x1ce>
 8002c9a:	a201      	add	r2, pc, #4	; (adr r2, 8002ca0 <EM_ProcessEvent+0x14>)
 8002c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ca0:	08002cc5 	.word	0x08002cc5
 8002ca4:	08002d1f 	.word	0x08002d1f
 8002ca8:	08002d4b 	.word	0x08002d4b
 8002cac:	08002e5b 	.word	0x08002e5b
 8002cb0:	08002d75 	.word	0x08002d75
 8002cb4:	08002dc7 	.word	0x08002dc7
 8002cb8:	08002df1 	.word	0x08002df1
 8002cbc:	08002e1b 	.word	0x08002e1b
 8002cc0:	08002e31 	.word	0x08002e31
	{
		case Idle_State:


			TIM1->ARR = 12;
 8002cc4:	4b6f      	ldr	r3, [pc, #444]	; (8002e84 <EM_ProcessEvent+0x1f8>)
 8002cc6:	220c      	movs	r2, #12
 8002cc8:	62da      	str	r2, [r3, #44]	; 0x2c

			if(eNewEvent == evBlueBtn)
 8002cca:	4b6f      	ldr	r3, [pc, #444]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d105      	bne.n	8002cde <EM_ProcessEvent+0x52>
			{
				eNextState = _FuncMenuEntryHandler();
 8002cd2:	f000 f8db 	bl	8002e8c <_FuncMenuEntryHandler>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	461a      	mov	r2, r3
 8002cda:	4b69      	ldr	r3, [pc, #420]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002cdc:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8002cde:	4b6a      	ldr	r3, [pc, #424]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d105      	bne.n	8002cf2 <EM_ProcessEvent+0x66>
			{
				eNextState = _FreqMainMenuEntryHandler();
 8002ce6:	f000 f9c7 	bl	8003078 <_FreqMainMenuEntryHandler>
 8002cea:	4603      	mov	r3, r0
 8002cec:	461a      	mov	r2, r3
 8002cee:	4b64      	ldr	r3, [pc, #400]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002cf0:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8002cf2:	4b65      	ldr	r3, [pc, #404]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	2b03      	cmp	r3, #3
 8002cf8:	d105      	bne.n	8002d06 <EM_ProcessEvent+0x7a>
			{
				eNextState = _GainMenuEntryHandler();
 8002cfa:	f000 f921 	bl	8002f40 <_GainMenuEntryHandler>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	461a      	mov	r2, r3
 8002d02:	4b5f      	ldr	r3, [pc, #380]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002d04:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 8002d06:	4b60      	ldr	r3, [pc, #384]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	2b04      	cmp	r3, #4
 8002d0c:	f040 80a7 	bne.w	8002e5e <EM_ProcessEvent+0x1d2>
			{
				eNextState = _BiasMenuEntryHandler();
 8002d10:	f000 f968 	bl	8002fe4 <_BiasMenuEntryHandler>
 8002d14:	4603      	mov	r3, r0
 8002d16:	461a      	mov	r2, r3
 8002d18:	4b59      	ldr	r3, [pc, #356]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002d1a:	701a      	strb	r2, [r3, #0]
				//FuncO_ApplyPreset_Fast(SINE_FUNC_MODE);
				eNewEvent = evIdle;
*/
			}

			break;
 8002d1c:	e09f      	b.n	8002e5e <EM_ProcessEvent+0x1d2>

		case Func_Menu_State:

			if(eNewEvent == evEncoderSet)
 8002d1e:	4b5a      	ldr	r3, [pc, #360]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	2b05      	cmp	r3, #5
 8002d24:	d105      	bne.n	8002d32 <EM_ProcessEvent+0xa6>
			{
				eNextState = _FuncMenuInputHandler();
 8002d26:	f000 f8db 	bl	8002ee0 <_FuncMenuInputHandler>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	4b54      	ldr	r3, [pc, #336]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002d30:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002d32:	4b55      	ldr	r3, [pc, #340]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002d34:	781b      	ldrb	r3, [r3, #0]
 8002d36:	2b06      	cmp	r3, #6
 8002d38:	f040 8093 	bne.w	8002e62 <EM_ProcessEvent+0x1d6>
			{
				eNextState = _FuncMenuExitHandler();
 8002d3c:	f000 f8e6 	bl	8002f0c <_FuncMenuExitHandler>
 8002d40:	4603      	mov	r3, r0
 8002d42:	461a      	mov	r2, r3
 8002d44:	4b4e      	ldr	r3, [pc, #312]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002d46:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002d48:	e08b      	b.n	8002e62 <EM_ProcessEvent+0x1d6>

		case Gain_Menu_State:

			if(eNewEvent == evEncoderSet)
 8002d4a:	4b4f      	ldr	r3, [pc, #316]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	2b05      	cmp	r3, #5
 8002d50:	d105      	bne.n	8002d5e <EM_ProcessEvent+0xd2>
			{
				eNextState = _GainMenuInputHandler();
 8002d52:	f000 f91d 	bl	8002f90 <_GainMenuInputHandler>
 8002d56:	4603      	mov	r3, r0
 8002d58:	461a      	mov	r2, r3
 8002d5a:	4b49      	ldr	r3, [pc, #292]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002d5c:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002d5e:	4b4a      	ldr	r3, [pc, #296]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	2b06      	cmp	r3, #6
 8002d64:	d17f      	bne.n	8002e66 <EM_ProcessEvent+0x1da>
			{
				eNextState = _GainMenuExitHandler();
 8002d66:	f000 f929 	bl	8002fbc <_GainMenuExitHandler>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	4b44      	ldr	r3, [pc, #272]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002d70:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002d72:	e078      	b.n	8002e66 <EM_ProcessEvent+0x1da>

			if(eNewEvent == evEncoderSet)
			{
//				eNextState = _FreqMainMenuSetHandler();
			}
			if(eNewEvent == evEncoderPush)
 8002d74:	4b44      	ldr	r3, [pc, #272]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	2b06      	cmp	r3, #6
 8002d7a:	d105      	bne.n	8002d88 <EM_ProcessEvent+0xfc>
			{
				eNextState = _FreqMainMenuExitHandler();
 8002d7c:	f000 f990 	bl	80030a0 <_FreqMainMenuExitHandler>
 8002d80:	4603      	mov	r3, r0
 8002d82:	461a      	mov	r2, r3
 8002d84:	4b3e      	ldr	r3, [pc, #248]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002d86:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 8002d88:	4b3f      	ldr	r3, [pc, #252]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d105      	bne.n	8002d9c <EM_ProcessEvent+0x110>
			{
//				FreqO_ApplyPreset(FPRESET_1HZ);
				eNextState = _FreqPresetMenuEntryHandler();
 8002d90:	f000 f9a0 	bl	80030d4 <_FreqPresetMenuEntryHandler>
 8002d94:	4603      	mov	r3, r0
 8002d96:	461a      	mov	r2, r3
 8002d98:	4b39      	ldr	r3, [pc, #228]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002d9a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8002d9c:	4b3a      	ldr	r3, [pc, #232]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d105      	bne.n	8002db0 <EM_ProcessEvent+0x124>
			{
//				FreqO_ApplyPreset(FPRESET_100HZ);
				eNextState = _FreqAdjustMenuEntryHandler();
 8002da4:	f000 f9ee 	bl	8003184 <_FreqAdjustMenuEntryHandler>
 8002da8:	4603      	mov	r3, r0
 8002daa:	461a      	mov	r2, r3
 8002dac:	4b34      	ldr	r3, [pc, #208]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002dae:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8002db0:	4b35      	ldr	r3, [pc, #212]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	2b03      	cmp	r3, #3
 8002db6:	d158      	bne.n	8002e6a <EM_ProcessEvent+0x1de>
			{
//				FreqO_ApplyPreset(FPRESET_1KHZ);
				eNextState = _FreqSweepMenuEntryHandler();
 8002db8:	f000 fa28 	bl	800320c <_FreqSweepMenuEntryHandler>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	4b2f      	ldr	r3, [pc, #188]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002dc2:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
			{
				// No menu action
			}
			break;
 8002dc4:	e051      	b.n	8002e6a <EM_ProcessEvent+0x1de>

		case Freq_Preset_Menu_State:
			if(eNewEvent == evEncoderSet)
 8002dc6:	4b30      	ldr	r3, [pc, #192]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	2b05      	cmp	r3, #5
 8002dcc:	d105      	bne.n	8002dda <EM_ProcessEvent+0x14e>
			{
				eNextState = _FreqPresetMenuInputHandler();
 8002dce:	f000 f9b1 	bl	8003134 <_FreqPresetMenuInputHandler>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	461a      	mov	r2, r3
 8002dd6:	4b2a      	ldr	r3, [pc, #168]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002dd8:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002dda:	4b2b      	ldr	r3, [pc, #172]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	2b06      	cmp	r3, #6
 8002de0:	d145      	bne.n	8002e6e <EM_ProcessEvent+0x1e2>
			{
				eNextState = _FreqPresetMenuExitHandler();
 8002de2:	f000 f9bd 	bl	8003160 <_FreqPresetMenuExitHandler>
 8002de6:	4603      	mov	r3, r0
 8002de8:	461a      	mov	r2, r3
 8002dea:	4b25      	ldr	r3, [pc, #148]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002dec:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002dee:	e03e      	b.n	8002e6e <EM_ProcessEvent+0x1e2>

		case Freq_Adjust_Menu_State:
			if(eNewEvent == evEncoderSet)
 8002df0:	4b25      	ldr	r3, [pc, #148]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	2b05      	cmp	r3, #5
 8002df6:	d105      	bne.n	8002e04 <EM_ProcessEvent+0x178>
			{
				eNextState = _FreqAdjustMenuInputHandler();
 8002df8:	f000 f9e4 	bl	80031c4 <_FreqAdjustMenuInputHandler>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	461a      	mov	r2, r3
 8002e00:	4b1f      	ldr	r3, [pc, #124]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002e02:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002e04:	4b20      	ldr	r3, [pc, #128]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	2b06      	cmp	r3, #6
 8002e0a:	d132      	bne.n	8002e72 <EM_ProcessEvent+0x1e6>
			{
				eNextState = _FreqAdjustMenuExitHandler();
 8002e0c:	f000 f9ec 	bl	80031e8 <_FreqAdjustMenuExitHandler>
 8002e10:	4603      	mov	r3, r0
 8002e12:	461a      	mov	r2, r3
 8002e14:	4b1a      	ldr	r3, [pc, #104]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002e16:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002e18:	e02b      	b.n	8002e72 <EM_ProcessEvent+0x1e6>
		case Freq_Sweep_Menu_State:
			if(eNewEvent == evEncoderSet)
			{
//				eNextState = _FreqMainMenuSetHandler();
			}
			if(eNewEvent == evEncoderPush)
 8002e1a:	4b1b      	ldr	r3, [pc, #108]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	2b06      	cmp	r3, #6
 8002e20:	d129      	bne.n	8002e76 <EM_ProcessEvent+0x1ea>
			{
				eNextState = _FreqSweepMenuExitHandler();
 8002e22:	f000 fa0f 	bl	8003244 <_FreqSweepMenuExitHandler>
 8002e26:	4603      	mov	r3, r0
 8002e28:	461a      	mov	r2, r3
 8002e2a:	4b15      	ldr	r3, [pc, #84]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002e2c:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002e2e:	e022      	b.n	8002e76 <EM_ProcessEvent+0x1ea>

		case Bias_Menu_State:
			if(eNewEvent == evEncoderSet)
 8002e30:	4b15      	ldr	r3, [pc, #84]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	2b05      	cmp	r3, #5
 8002e36:	d105      	bne.n	8002e44 <EM_ProcessEvent+0x1b8>
			{
				eNextState = _BiasMenuInputHandler();
 8002e38:	f000 f8f4 	bl	8003024 <_BiasMenuInputHandler>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	461a      	mov	r2, r3
 8002e40:	4b0f      	ldr	r3, [pc, #60]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002e42:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002e44:	4b10      	ldr	r3, [pc, #64]	; (8002e88 <EM_ProcessEvent+0x1fc>)
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	2b06      	cmp	r3, #6
 8002e4a:	d116      	bne.n	8002e7a <EM_ProcessEvent+0x1ee>
			{
				eNextState = _BiasMenuExitHandler();
 8002e4c:	f000 f900 	bl	8003050 <_BiasMenuExitHandler>
 8002e50:	4603      	mov	r3, r0
 8002e52:	461a      	mov	r2, r3
 8002e54:	4b0a      	ldr	r3, [pc, #40]	; (8002e80 <EM_ProcessEvent+0x1f4>)
 8002e56:	701a      	strb	r2, [r3, #0]
			}

			break;
 8002e58:	e00f      	b.n	8002e7a <EM_ProcessEvent+0x1ee>

		default:
			break;
 8002e5a:	bf00      	nop
 8002e5c:	e00e      	b.n	8002e7c <EM_ProcessEvent+0x1f0>
			break;
 8002e5e:	bf00      	nop
 8002e60:	e00c      	b.n	8002e7c <EM_ProcessEvent+0x1f0>
			break;
 8002e62:	bf00      	nop
 8002e64:	e00a      	b.n	8002e7c <EM_ProcessEvent+0x1f0>
			break;
 8002e66:	bf00      	nop
 8002e68:	e008      	b.n	8002e7c <EM_ProcessEvent+0x1f0>
			break;
 8002e6a:	bf00      	nop
 8002e6c:	e006      	b.n	8002e7c <EM_ProcessEvent+0x1f0>
			break;
 8002e6e:	bf00      	nop
 8002e70:	e004      	b.n	8002e7c <EM_ProcessEvent+0x1f0>
			break;
 8002e72:	bf00      	nop
 8002e74:	e002      	b.n	8002e7c <EM_ProcessEvent+0x1f0>
			break;
 8002e76:	bf00      	nop
 8002e78:	e000      	b.n	8002e7c <EM_ProcessEvent+0x1f0>
			break;
 8002e7a:	bf00      	nop
	}

}
 8002e7c:	bf00      	nop
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	200020b9 	.word	0x200020b9
 8002e84:	40012c00 	.word	0x40012c00
 8002e88:	200020ba 	.word	0x200020ba

08002e8c <_FuncMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FuncMenuEntryHandler(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionMenu Event captured\n");
 8002e92:	4810      	ldr	r0, [pc, #64]	; (8002ed4 <_FuncMenuEntryHandler+0x48>)
 8002e94:	f00a fa0e 	bl	800d2b4 <puts>
#endif

	_RefreshDisplay();
 8002e98:	f000 f9f6 	bl	8003288 <_RefreshDisplay>

	DM_ShowFuncSelectMenu(ENABLE_FUNCMENU);
 8002e9c:	2001      	movs	r0, #1
 8002e9e:	f7fe f8a7 	bl	8000ff0 <DM_ShowFuncSelectMenu>

	Func_Preset_Encoder_Pos_t *pFuncPresetTmp =  FuncO_GetFPresetObject();
 8002ea2:	f000 fd69 	bl	8003978 <FuncO_GetFPresetObject>
 8002ea6:	6078      	str	r0, [r7, #4]
	if(pFuncPresetTmp)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d00a      	beq.n	8002ec4 <_FuncMenuEntryHandler+0x38>
	{
		ENCODER_TIMER->CNT = pFuncPresetTmp->epos;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	785a      	ldrb	r2, [r3, #1]
 8002eb2:	4b09      	ldr	r3, [pc, #36]	; (8002ed8 <_FuncMenuEntryHandler+0x4c>)
 8002eb4:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FuncO_GetFuncPresetEncoderRange();
 8002eb6:	f000 fd6b 	bl	8003990 <FuncO_GetFuncPresetEncoderRange>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	4b06      	ldr	r3, [pc, #24]	; (8002ed8 <_FuncMenuEntryHandler+0x4c>)
 8002ec0:	62da      	str	r2, [r3, #44]	; 0x2c
 8002ec2:	e002      	b.n	8002eca <_FuncMenuEntryHandler+0x3e>
	}
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: pFuncPresetTmp null pointer");
 8002ec4:	4805      	ldr	r0, [pc, #20]	; (8002edc <_FuncMenuEntryHandler+0x50>)
 8002ec6:	f7fe fbcb 	bl	8001660 <DM_SetErrorDebugMsg>
	}


	return Func_Menu_State;
 8002eca:	2301      	movs	r3, #1
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3708      	adds	r7, #8
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	0800f428 	.word	0x0800f428
 8002ed8:	40012c00 	.word	0x40012c00
 8002edc:	0800f444 	.word	0x0800f444

08002ee0 <_FuncMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FuncMenuInputHandler(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionAdjust Event captured\n");
 8002ee4:	4807      	ldr	r0, [pc, #28]	; (8002f04 <_FuncMenuInputHandler+0x24>)
 8002ee6:	f00a f9e5 	bl	800d2b4 <puts>
#endif


	FuncO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8002eea:	2001      	movs	r0, #1
 8002eec:	f000 fe2a 	bl	8003b44 <SM_GetEncoderValue>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f000 fc54 	bl	80037a0 <FuncO_ModifyOutput>
	eNewEvent = evBlueBtn;
 8002ef8:	4b03      	ldr	r3, [pc, #12]	; (8002f08 <_FuncMenuInputHandler+0x28>)
 8002efa:	2201      	movs	r2, #1
 8002efc:	701a      	strb	r2, [r3, #0]
	return Func_Menu_State;
 8002efe:	2301      	movs	r3, #1
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	0800f478 	.word	0x0800f478
 8002f08:	200020ba 	.word	0x200020ba

08002f0c <_FuncMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FuncMenuExitHandler()
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitFuncMenu Event captured\n");
 8002f10:	4808      	ldr	r0, [pc, #32]	; (8002f34 <_FuncMenuExitHandler+0x28>)
 8002f12:	f00a f9cf 	bl	800d2b4 <puts>
#endif

	// disable the menu

	DM_ShowFuncSelectMenu(DISABLE_FUNCMENU);
 8002f16:	2000      	movs	r0, #0
 8002f18:	f7fe f86a 	bl	8000ff0 <DM_ShowFuncSelectMenu>

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8002f1c:	4b06      	ldr	r3, [pc, #24]	; (8002f38 <_FuncMenuExitHandler+0x2c>)
 8002f1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f22:	62da      	str	r2, [r3, #44]	; 0x2c

	_RefreshDisplay();
 8002f24:	f000 f9b0 	bl	8003288 <_RefreshDisplay>

	eNewEvent = evIdle;
 8002f28:	4b04      	ldr	r3, [pc, #16]	; (8002f3c <_FuncMenuExitHandler+0x30>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8002f2e:	2300      	movs	r3, #0
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	0800f498 	.word	0x0800f498
 8002f38:	40012c00 	.word	0x40012c00
 8002f3c:	200020ba 	.word	0x200020ba

08002f40 <_GainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _GainMenuEntryHandler()
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainMenu Event captured\n");
 8002f46:	480f      	ldr	r0, [pc, #60]	; (8002f84 <_GainMenuEntryHandler+0x44>)
 8002f48:	f00a f9b4 	bl	800d2b4 <puts>
#endif

	_RefreshDisplay();
 8002f4c:	f000 f99c 	bl	8003288 <_RefreshDisplay>

	//DM_ShowGainSelectMenu(ENABLE_GAINMENU);
	DM_ShowVppSelectMenu(ENABLE_VPPMENU);
 8002f50:	2001      	movs	r0, #1
 8002f52:	f7fe fa39 	bl	80013c8 <DM_ShowVppSelectMenu>

	VppEncoderPreset_t *pVppPresetTmp =  VPP_GetVppPresetObject();
 8002f56:	f001 fb87 	bl	8004668 <VPP_GetVppPresetObject>
 8002f5a:	6078      	str	r0, [r7, #4]
	if(pVppPresetTmp)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d008      	beq.n	8002f74 <_GainMenuEntryHandler+0x34>
	{
		ENCODER_TIMER->CNT = pVppPresetTmp->epos;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	8b1a      	ldrh	r2, [r3, #24]
 8002f66:	4b08      	ldr	r3, [pc, #32]	; (8002f88 <_GainMenuEntryHandler+0x48>)
 8002f68:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;
 8002f6a:	4b07      	ldr	r3, [pc, #28]	; (8002f88 <_GainMenuEntryHandler+0x48>)
 8002f6c:	f44f 72c4 	mov.w	r2, #392	; 0x188
 8002f70:	62da      	str	r2, [r3, #44]	; 0x2c
 8002f72:	e002      	b.n	8002f7a <_GainMenuEntryHandler+0x3a>
	}
	else
	{
		DM_SetErrorDebugMsg("_GainMenuEntryHandler: pVppPresetTmp null pointer");
 8002f74:	4805      	ldr	r0, [pc, #20]	; (8002f8c <_GainMenuEntryHandler+0x4c>)
 8002f76:	f7fe fb73 	bl	8001660 <DM_SetErrorDebugMsg>
	{
		DM_SetErrorDebugMsg("_GainMenuEntryHandler: pGainPresetTmp null pointer");
	}
*/

	return Gain_Menu_State;
 8002f7a:	2302      	movs	r3, #2
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3708      	adds	r7, #8
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	0800f4b4 	.word	0x0800f4b4
 8002f88:	40012c00 	.word	0x40012c00
 8002f8c:	0800f4cc 	.word	0x0800f4cc

08002f90 <_GainMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _GainMenuInputHandler()
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainSet Event captured\n");
 8002f94:	4807      	ldr	r0, [pc, #28]	; (8002fb4 <_GainMenuInputHandler+0x24>)
 8002f96:	f00a f98d 	bl	800d2b4 <puts>
#endif

	//GO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
	VPP_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8002f9a:	2001      	movs	r0, #1
 8002f9c:	f000 fdd2 	bl	8003b44 <SM_GetEncoderValue>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f000 feda 	bl	8003d5c <VPP_ModifyOutput>

	eNewEvent = evYellowBtn;
 8002fa8:	4b03      	ldr	r3, [pc, #12]	; (8002fb8 <_GainMenuInputHandler+0x28>)
 8002faa:	2203      	movs	r2, #3
 8002fac:	701a      	strb	r2, [r3, #0]
	return Gain_Menu_State;
 8002fae:	2302      	movs	r3, #2
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	0800f500 	.word	0x0800f500
 8002fb8:	200020ba 	.word	0x200020ba

08002fbc <_GainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _GainMenuExitHandler()
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitGainMenu Event captured\n");
 8002fc0:	4806      	ldr	r0, [pc, #24]	; (8002fdc <_GainMenuExitHandler+0x20>)
 8002fc2:	f00a f977 	bl	800d2b4 <puts>
#endif


	// disable the menu
	//DM_ShowGainSelectMenu(DISABLE_GAINMENU);
	DM_ShowVppSelectMenu(DISABLE_VPPMENU);
 8002fc6:	2000      	movs	r0, #0
 8002fc8:	f7fe f9fe 	bl	80013c8 <DM_ShowVppSelectMenu>

	// reset the encoder range
	//ENCODER_TIMER->CNT = 0;
	//ENCODER_TIMER->ARR = 12;

	_RefreshDisplay();
 8002fcc:	f000 f95c 	bl	8003288 <_RefreshDisplay>

	eNewEvent = evIdle;
 8002fd0:	4b03      	ldr	r3, [pc, #12]	; (8002fe0 <_GainMenuExitHandler+0x24>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	0800f518 	.word	0x0800f518
 8002fe0:	200020ba 	.word	0x200020ba

08002fe4 <_BiasMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _BiasMenuEntryHandler()
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("BiasMenu Event captured\n");
 8002fe8:	480b      	ldr	r0, [pc, #44]	; (8003018 <_BiasMenuEntryHandler+0x34>)
 8002fea:	f00a f963 	bl	800d2b4 <puts>
#endif

	_RefreshDisplay();
 8002fee:	f000 f94b 	bl	8003288 <_RefreshDisplay>

	DM_ShowBiasSelectMenu(ENABLE_BIASMENU);
 8002ff2:	2001      	movs	r0, #1
 8002ff4:	f7fe fa30 	bl	8001458 <DM_ShowBiasSelectMenu>

	ENCODER_TIMER->ARR = BIAS_MAX;
 8002ff8:	4b08      	ldr	r3, [pc, #32]	; (800301c <_BiasMenuEntryHandler+0x38>)
 8002ffa:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002ffe:	62da      	str	r2, [r3, #44]	; 0x2c
	ENCODER_TIMER->CNT = BO_GetDcBiasEncoderValue();
 8003000:	f000 f95c 	bl	80032bc <BO_GetDcBiasEncoderValue>
 8003004:	4603      	mov	r3, r0
 8003006:	461a      	mov	r2, r3
 8003008:	4b04      	ldr	r3, [pc, #16]	; (800301c <_BiasMenuEntryHandler+0x38>)
 800300a:	625a      	str	r2, [r3, #36]	; 0x24

	eNewEvent = evIdle;
 800300c:	4b04      	ldr	r3, [pc, #16]	; (8003020 <_BiasMenuEntryHandler+0x3c>)
 800300e:	2200      	movs	r2, #0
 8003010:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003012:	2308      	movs	r3, #8
}
 8003014:	4618      	mov	r0, r3
 8003016:	bd80      	pop	{r7, pc}
 8003018:	0800f534 	.word	0x0800f534
 800301c:	40012c00 	.word	0x40012c00
 8003020:	200020ba 	.word	0x200020ba

08003024 <_BiasMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _BiasMenuInputHandler()
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("BiasSet Event captured\n");
 8003028:	4807      	ldr	r0, [pc, #28]	; (8003048 <_BiasMenuInputHandler+0x24>)
 800302a:	f00a f943 	bl	800d2b4 <puts>
#endif

	BO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 800302e:	2001      	movs	r0, #1
 8003030:	f000 fd88 	bl	8003b44 <SM_GetEncoderValue>
 8003034:	4603      	mov	r3, r0
 8003036:	4618      	mov	r0, r3
 8003038:	f000 f94c 	bl	80032d4 <BO_ModifyOutput>

	eNewEvent = evIdle;
 800303c:	4b03      	ldr	r3, [pc, #12]	; (800304c <_BiasMenuInputHandler+0x28>)
 800303e:	2200      	movs	r2, #0
 8003040:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003042:	2308      	movs	r3, #8
}
 8003044:	4618      	mov	r0, r3
 8003046:	bd80      	pop	{r7, pc}
 8003048:	0800f54c 	.word	0x0800f54c
 800304c:	200020ba 	.word	0x200020ba

08003050 <_BiasMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _BiasMenuExitHandler()
{
 8003050:	b580      	push	{r7, lr}
 8003052:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitBiasMenu Event captured\n");
 8003054:	4806      	ldr	r0, [pc, #24]	; (8003070 <_BiasMenuExitHandler+0x20>)
 8003056:	f00a f92d 	bl	800d2b4 <puts>
#endif


	// disable the menu
	DM_ShowBiasSelectMenu(DISABLE_BIASMENU);
 800305a:	2000      	movs	r0, #0
 800305c:	f7fe f9fc 	bl	8001458 <DM_ShowBiasSelectMenu>

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	_RefreshDisplay();
 8003060:	f000 f912 	bl	8003288 <_RefreshDisplay>

	eNewEvent = evIdle;
 8003064:	4b03      	ldr	r3, [pc, #12]	; (8003074 <_BiasMenuExitHandler+0x24>)
 8003066:	2200      	movs	r2, #0
 8003068:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 800306a:	2300      	movs	r3, #0
}
 800306c:	4618      	mov	r0, r3
 800306e:	bd80      	pop	{r7, pc}
 8003070:	0800f564 	.word	0x0800f564
 8003074:	200020ba 	.word	0x200020ba

08003078 <_FreqMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqMainMenuEntryHandler()
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqMenu Event captured\n");
 800307c:	4806      	ldr	r0, [pc, #24]	; (8003098 <_FreqMainMenuEntryHandler+0x20>)
 800307e:	f00a f919 	bl	800d2b4 <puts>
#endif

	_RefreshDisplay();
 8003082:	f000 f901 	bl	8003288 <_RefreshDisplay>

	DM_ShowFreqMenu(ENABLE_FREQ_MAIN_MENU);
 8003086:	2001      	movs	r0, #1
 8003088:	f7fe f9d6 	bl	8001438 <DM_ShowFreqMenu>

	// stay in this state
	eNewEvent = evIdle;
 800308c:	4b03      	ldr	r3, [pc, #12]	; (800309c <_FreqMainMenuEntryHandler+0x24>)
 800308e:	2200      	movs	r2, #0
 8003090:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8003092:	2304      	movs	r3, #4
}
 8003094:	4618      	mov	r0, r3
 8003096:	bd80      	pop	{r7, pc}
 8003098:	0800f580 	.word	0x0800f580
 800309c:	200020ba 	.word	0x200020ba

080030a0 <_FreqMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqMainMenuExitHandler()
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Main Menu Event captured\n");
 80030a4:	4808      	ldr	r0, [pc, #32]	; (80030c8 <_FreqMainMenuExitHandler+0x28>)
 80030a6:	f00a f905 	bl	800d2b4 <puts>
#endif


	// disable the menu
	DM_ShowFreqMenu(DISABLE_FREQ_MENU);
 80030aa:	2000      	movs	r0, #0
 80030ac:	f7fe f9c4 	bl	8001438 <DM_ShowFreqMenu>

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 80030b0:	4b06      	ldr	r3, [pc, #24]	; (80030cc <_FreqMainMenuExitHandler+0x2c>)
 80030b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030b6:	62da      	str	r2, [r3, #44]	; 0x2c

	_RefreshDisplay();
 80030b8:	f000 f8e6 	bl	8003288 <_RefreshDisplay>

	eNewEvent = evIdle;
 80030bc:	4b04      	ldr	r3, [pc, #16]	; (80030d0 <_FreqMainMenuExitHandler+0x30>)
 80030be:	2200      	movs	r2, #0
 80030c0:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	0800f5b0 	.word	0x0800f5b0
 80030cc:	40012c00 	.word	0x40012c00
 80030d0:	200020ba 	.word	0x200020ba

080030d4 <_FreqPresetMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqPresetMenuEntryHandler()
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Freq Preset Menu Entry Event captured\n");
 80030da:	4812      	ldr	r0, [pc, #72]	; (8003124 <_FreqPresetMenuEntryHandler+0x50>)
 80030dc:	f00a f8ea 	bl	800d2b4 <puts>
#endif

	_RefreshDisplay();
 80030e0:	f000 f8d2 	bl	8003288 <_RefreshDisplay>

	DM_ShowFreqMenu(ENABLE_FREQ_PRESET_MENU);
 80030e4:	2002      	movs	r0, #2
 80030e6:	f7fe f9a7 	bl	8001438 <DM_ShowFreqMenu>

	Freq_Preset_Encoder_Pos_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 80030ea:	f000 faf1 	bl	80036d0 <FreqO_GetFPresetObject>
 80030ee:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d00a      	beq.n	800310c <_FreqPresetMenuEntryHandler+0x38>
	{
		ENCODER_TIMER->CNT = pFreqPresetTmp->epos;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	791a      	ldrb	r2, [r3, #4]
 80030fa:	4b0b      	ldr	r3, [pc, #44]	; (8003128 <_FreqPresetMenuEntryHandler+0x54>)
 80030fc:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FreqO_GetFreqPresetEncoderRange();
 80030fe:	f000 fb19 	bl	8003734 <FreqO_GetFreqPresetEncoderRange>
 8003102:	4603      	mov	r3, r0
 8003104:	461a      	mov	r2, r3
 8003106:	4b08      	ldr	r3, [pc, #32]	; (8003128 <_FreqPresetMenuEntryHandler+0x54>)
 8003108:	62da      	str	r2, [r3, #44]	; 0x2c
 800310a:	e002      	b.n	8003112 <_FreqPresetMenuEntryHandler+0x3e>
	}
	else
	{
		DM_SetErrorDebugMsg("_FreqPresetMenuEntryHandler: pFreqPresetTmp null pointer");
 800310c:	4807      	ldr	r0, [pc, #28]	; (800312c <_FreqPresetMenuEntryHandler+0x58>)
 800310e:	f7fe faa7 	bl	8001660 <DM_SetErrorDebugMsg>
	}


	// stay in this state
	eNewEvent = evIdle;
 8003112:	4b07      	ldr	r3, [pc, #28]	; (8003130 <_FreqPresetMenuEntryHandler+0x5c>)
 8003114:	2200      	movs	r2, #0
 8003116:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8003118:	2305      	movs	r3, #5
}
 800311a:	4618      	mov	r0, r3
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	0800f5d4 	.word	0x0800f5d4
 8003128:	40012c00 	.word	0x40012c00
 800312c:	0800f5fc 	.word	0x0800f5fc
 8003130:	200020ba 	.word	0x200020ba

08003134 <_FreqPresetMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqPresetMenuInputHandler()
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqSet Event captured\n");
 8003138:	4807      	ldr	r0, [pc, #28]	; (8003158 <_FreqPresetMenuInputHandler+0x24>)
 800313a:	f00a f8bb 	bl	800d2b4 <puts>
#endif

	FreqO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 800313e:	2001      	movs	r0, #1
 8003140:	f000 fd00 	bl	8003b44 <SM_GetEncoderValue>
 8003144:	4603      	mov	r3, r0
 8003146:	4618      	mov	r0, r3
 8003148:	f000 f9d0 	bl	80034ec <FreqO_ModifyOutput>

	// stay in this state
	eNewEvent = evIdle;
 800314c:	4b03      	ldr	r3, [pc, #12]	; (800315c <_FreqPresetMenuInputHandler+0x28>)
 800314e:	2200      	movs	r2, #0
 8003150:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8003152:	2305      	movs	r3, #5
}
 8003154:	4618      	mov	r0, r3
 8003156:	bd80      	pop	{r7, pc}
 8003158:	0800f598 	.word	0x0800f598
 800315c:	200020ba 	.word	0x200020ba

08003160 <_FreqPresetMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqPresetMenuExitHandler()
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Menu Event captured\n");
 8003164:	4805      	ldr	r0, [pc, #20]	; (800317c <_FreqPresetMenuExitHandler+0x1c>)
 8003166:	f00a f8a5 	bl	800d2b4 <puts>
#endif


	// disable the menu
	DM_ShowFreqMenu(DISABLE_FREQ_MENU);
 800316a:	2000      	movs	r0, #0
 800316c:	f7fe f964 	bl	8001438 <DM_ShowFreqMenu>

	// back to main freq menu
	eNewEvent = evGreenBtn;
 8003170:	4b03      	ldr	r3, [pc, #12]	; (8003180 <_FreqPresetMenuExitHandler+0x20>)
 8003172:	2202      	movs	r2, #2
 8003174:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8003176:	2300      	movs	r3, #0
}
 8003178:	4618      	mov	r0, r3
 800317a:	bd80      	pop	{r7, pc}
 800317c:	0800f638 	.word	0x0800f638
 8003180:	200020ba 	.word	0x200020ba

08003184 <_FreqAdjustMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqAdjustMenuEntryHandler()
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Freq Adjust Menu Event captured\n");
 8003188:	480a      	ldr	r0, [pc, #40]	; (80031b4 <_FreqAdjustMenuEntryHandler+0x30>)
 800318a:	f00a f893 	bl	800d2b4 <puts>
#endif

	_RefreshDisplay();
 800318e:	f000 f87b 	bl	8003288 <_RefreshDisplay>

	DM_ShowFreqMenu(ENABLE_FREQ_ADJUST_MENU);
 8003192:	2003      	movs	r0, #3
 8003194:	f7fe f950 	bl	8001438 <DM_ShowFreqMenu>

	// set the rotary encoder limits to 0-? for this menu
	ENCODER_TIMER->CNT = TIM8->ARR;
 8003198:	4b07      	ldr	r3, [pc, #28]	; (80031b8 <_FreqAdjustMenuEntryHandler+0x34>)
 800319a:	4a08      	ldr	r2, [pc, #32]	; (80031bc <_FreqAdjustMenuEntryHandler+0x38>)
 800319c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800319e:	6253      	str	r3, [r2, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 80031a0:	4b06      	ldr	r3, [pc, #24]	; (80031bc <_FreqAdjustMenuEntryHandler+0x38>)
 80031a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80031a6:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 80031a8:	4b05      	ldr	r3, [pc, #20]	; (80031c0 <_FreqAdjustMenuEntryHandler+0x3c>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 80031ae:	2306      	movs	r3, #6
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	0800f658 	.word	0x0800f658
 80031b8:	40013400 	.word	0x40013400
 80031bc:	40012c00 	.word	0x40012c00
 80031c0:	200020ba 	.word	0x200020ba

080031c4 <_FreqAdjustMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqAdjustMenuInputHandler()
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqSet Event captured\n");
 80031c8:	4805      	ldr	r0, [pc, #20]	; (80031e0 <_FreqAdjustMenuInputHandler+0x1c>)
 80031ca:	f00a f873 	bl	800d2b4 <puts>
#endif

	FreqO_AdjustFreq();
 80031ce:	f000 f97f 	bl	80034d0 <FreqO_AdjustFreq>

	// stay in this state
	eNewEvent = evIdle;
 80031d2:	4b04      	ldr	r3, [pc, #16]	; (80031e4 <_FreqAdjustMenuInputHandler+0x20>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 80031d8:	2306      	movs	r3, #6
}
 80031da:	4618      	mov	r0, r3
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	0800f598 	.word	0x0800f598
 80031e4:	200020ba 	.word	0x200020ba

080031e8 <_FreqAdjustMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqAdjustMenuExitHandler()
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Adjust Menu Exit Event captured\n");
 80031ec:	4805      	ldr	r0, [pc, #20]	; (8003204 <_FreqAdjustMenuExitHandler+0x1c>)
 80031ee:	f00a f861 	bl	800d2b4 <puts>
#endif


	// disable the menu
	DM_ShowFreqMenu(DISABLE_FREQ_MENU);
 80031f2:	2000      	movs	r0, #0
 80031f4:	f7fe f920 	bl	8001438 <DM_ShowFreqMenu>

	// back to main freq menu
	eNewEvent = evGreenBtn;
 80031f8:	4b03      	ldr	r3, [pc, #12]	; (8003208 <_FreqAdjustMenuExitHandler+0x20>)
 80031fa:	2202      	movs	r2, #2
 80031fc:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 80031fe:	2300      	movs	r3, #0
}
 8003200:	4618      	mov	r0, r3
 8003202:	bd80      	pop	{r7, pc}
 8003204:	0800f678 	.word	0x0800f678
 8003208:	200020ba 	.word	0x200020ba

0800320c <_FreqSweepMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqSweepMenuEntryHandler()
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Freq Sweep Menu Event captured\n");
 8003210:	4809      	ldr	r0, [pc, #36]	; (8003238 <_FreqSweepMenuEntryHandler+0x2c>)
 8003212:	f00a f84f 	bl	800d2b4 <puts>
#endif

	_RefreshDisplay();
 8003216:	f000 f837 	bl	8003288 <_RefreshDisplay>

	DM_ShowFreqMenu(ENABLE_FREQ_SWEEP_MENU);
 800321a:	2004      	movs	r0, #4
 800321c:	f7fe f90c 	bl	8001438 <DM_ShowFreqMenu>

	// set the rotary encoder limits to 0-? for this menu
	ENCODER_TIMER->CNT = 0;
 8003220:	4b06      	ldr	r3, [pc, #24]	; (800323c <_FreqSweepMenuEntryHandler+0x30>)
 8003222:	2200      	movs	r2, #0
 8003224:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 56;
 8003226:	4b05      	ldr	r3, [pc, #20]	; (800323c <_FreqSweepMenuEntryHandler+0x30>)
 8003228:	2238      	movs	r2, #56	; 0x38
 800322a:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 800322c:	4b04      	ldr	r3, [pc, #16]	; (8003240 <_FreqSweepMenuEntryHandler+0x34>)
 800322e:	2200      	movs	r2, #0
 8003230:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 8003232:	2307      	movs	r3, #7
}
 8003234:	4618      	mov	r0, r3
 8003236:	bd80      	pop	{r7, pc}
 8003238:	0800f6a4 	.word	0x0800f6a4
 800323c:	40012c00 	.word	0x40012c00
 8003240:	200020ba 	.word	0x200020ba

08003244 <_FreqSweepMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqSweepMenuExitHandler()
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Sweep Menu Exit Event captured\n");
 8003248:	4805      	ldr	r0, [pc, #20]	; (8003260 <_FreqSweepMenuExitHandler+0x1c>)
 800324a:	f00a f833 	bl	800d2b4 <puts>
#endif


	// disable the menu
	DM_ShowFreqMenu(DISABLE_FREQ_MENU);
 800324e:	2000      	movs	r0, #0
 8003250:	f7fe f8f2 	bl	8001438 <DM_ShowFreqMenu>

	// back to main freq menu
	eNewEvent = evGreenBtn;
 8003254:	4b03      	ldr	r3, [pc, #12]	; (8003264 <_FreqSweepMenuExitHandler+0x20>)
 8003256:	2202      	movs	r2, #2
 8003258:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 800325a:	2300      	movs	r3, #0
}
 800325c:	4618      	mov	r0, r3
 800325e:	bd80      	pop	{r7, pc}
 8003260:	0800f6c4 	.word	0x0800f6c4
 8003264:	200020ba 	.word	0x200020ba

08003268 <EM_SetNewEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 8003272:	4a04      	ldr	r2, [pc, #16]	; (8003284 <EM_SetNewEvent+0x1c>)
 8003274:	79fb      	ldrb	r3, [r7, #7]
 8003276:	7013      	strb	r3, [r2, #0]
}
 8003278:	bf00      	nop
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr
 8003284:	200020ba 	.word	0x200020ba

08003288 <_RefreshDisplay>:
 *	@param None
 *	@retval None
 *
 */
void _RefreshDisplay()
{
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
	// don't let the DisplayManager interrupt the LCD refresh
	HAL_TIM_Base_Stop_IT(&htim15);
 800328c:	4804      	ldr	r0, [pc, #16]	; (80032a0 <_RefreshDisplay+0x18>)
 800328e:	f007 f8e5 	bl	800a45c <HAL_TIM_Base_Stop_IT>
	{
		DM_RefreshBackgroundLayout();
 8003292:	f7fe f92f 	bl	80014f4 <DM_RefreshBackgroundLayout>
	}
	HAL_TIM_Base_Start_IT(&htim15);
 8003296:	4802      	ldr	r0, [pc, #8]	; (80032a0 <_RefreshDisplay+0x18>)
 8003298:	f007 f8aa 	bl	800a3f0 <HAL_TIM_Base_Start_IT>
}
 800329c:	bf00      	nop
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	20002724 	.word	0x20002724

080032a4 <BO_GetBiasPolarity>:
 *	@param None
 *	@retval None
 *
 */
eBias_Polarity BO_GetBiasPolarity()
{
 80032a4:	b480      	push	{r7}
 80032a6:	af00      	add	r7, sp, #0
	return eBiasPolarity;
 80032a8:	4b03      	ldr	r3, [pc, #12]	; (80032b8 <BO_GetBiasPolarity+0x14>)
 80032aa:	781b      	ldrb	r3, [r3, #0]
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	20000008 	.word	0x20000008

080032bc <BO_GetDcBiasEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t BO_GetDcBiasEncoderValue()
{
 80032bc:	b480      	push	{r7}
 80032be:	af00      	add	r7, sp, #0
	return dc_bias_encoder_value;
 80032c0:	4b03      	ldr	r3, [pc, #12]	; (80032d0 <BO_GetDcBiasEncoderValue+0x14>)
 80032c2:	881b      	ldrh	r3, [r3, #0]
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop
 80032d0:	2000000a 	.word	0x2000000a

080032d4 <BO_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void BO_ModifyOutput(uint16_t pEncoderValue)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	4603      	mov	r3, r0
 80032dc:	80fb      	strh	r3, [r7, #6]
	// pEncoderValue is reversed for correct rotary encoder operation.
	// However, we want to retain the forward direction value to prevent polarity flip!
	dc_bias_encoder_value = SM_GetEncoderValue(ENCODER_FORWARD);
 80032de:	2000      	movs	r0, #0
 80032e0:	f000 fc30 	bl	8003b44 <SM_GetEncoderValue>
 80032e4:	4603      	mov	r3, r0
 80032e6:	461a      	mov	r2, r3
 80032e8:	4b1b      	ldr	r3, [pc, #108]	; (8003358 <BO_ModifyOutput+0x84>)
 80032ea:	801a      	strh	r2, [r3, #0]

	// apply negative dc bias
	if(pEncoderValue < BIAS_CENTER) {
 80032ec:	88fb      	ldrh	r3, [r7, #6]
 80032ee:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80032f2:	d214      	bcs.n	800331e <BO_ModifyOutput+0x4a>

		eBiasPolarity = INVERSEBIAS;
 80032f4:	4b19      	ldr	r3, [pc, #100]	; (800335c <BO_ModifyOutput+0x88>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	701a      	strb	r2, [r3, #0]


		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((BIAS_CENTER - pEncoderValue) * BIAS_MAG));
 80032fa:	88fb      	ldrh	r3, [r7, #6]
 80032fc:	f5c3 72c8 	rsb	r2, r3, #400	; 0x190
 8003300:	4613      	mov	r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	4413      	add	r3, r2
 8003306:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8003308:	2200      	movs	r2, #0
 800330a:	2110      	movs	r1, #16
 800330c:	4814      	ldr	r0, [pc, #80]	; (8003360 <BO_ModifyOutput+0x8c>)
 800330e:	f004 fdef 	bl	8007ef0 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 8003312:	2201      	movs	r2, #1
 8003314:	2108      	movs	r1, #8
 8003316:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800331a:	f005 fcbf 	bl	8008c9c <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_SET);
	}
	// apply positive dc bias
	if(pEncoderValue >= BIAS_CENTER) {
 800331e:	88fb      	ldrh	r3, [r7, #6]
 8003320:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003324:	d314      	bcc.n	8003350 <BO_ModifyOutput+0x7c>

		eBiasPolarity = NORMALBIAS;
 8003326:	4b0d      	ldr	r3, [pc, #52]	; (800335c <BO_ModifyOutput+0x88>)
 8003328:	2201      	movs	r2, #1
 800332a:	701a      	strb	r2, [r3, #0]
		//TIM1->CNT = pEncoderValue;

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((pEncoderValue - BIAS_CENTER) * BIAS_MAG));
 800332c:	88fb      	ldrh	r3, [r7, #6]
 800332e:	f5a3 72c8 	sub.w	r2, r3, #400	; 0x190
 8003332:	4613      	mov	r3, r2
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	4413      	add	r3, r2
 8003338:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 800333a:	2200      	movs	r2, #0
 800333c:	2110      	movs	r1, #16
 800333e:	4808      	ldr	r0, [pc, #32]	; (8003360 <BO_ModifyOutput+0x8c>)
 8003340:	f004 fdd6 	bl	8007ef0 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 8003344:	2200      	movs	r2, #0
 8003346:	2108      	movs	r1, #8
 8003348:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800334c:	f005 fca6 	bl	8008c9c <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_RESET);
	}
}
 8003350:	bf00      	nop
 8003352:	3708      	adds	r7, #8
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	2000000a 	.word	0x2000000a
 800335c:	20000008 	.word	0x20000008
 8003360:	200025a0 	.word	0x200025a0

08003364 <BO_GetOutputBias>:
 *	@param None
 *	@retval None
 *
 */
uint32_t BO_GetOutputBias()
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 8003368:	2110      	movs	r1, #16
 800336a:	4803      	ldr	r0, [pc, #12]	; (8003378 <BO_GetOutputBias+0x14>)
 800336c:	f004 fdfc 	bl	8007f68 <HAL_DAC_GetValue>
 8003370:	4603      	mov	r3, r0
}
 8003372:	4618      	mov	r0, r3
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	200025a0 	.word	0x200025a0

0800337c <DT_InitRegister>:
 *	@param None
 *	@retval None
 *
 */
void DT_InitRegister()
{
 800337c:	b480      	push	{r7}
 800337e:	b083      	sub	sp, #12
 8003380:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 8003382:	2300      	movs	r3, #0
 8003384:	607b      	str	r3, [r7, #4]
 8003386:	e06b      	b.n	8003460 <DT_InitRegister+0xe4>
	{
		// prevent divide by zero (prescaler)
		if(DacTimerReg[i].psc == 0)
 8003388:	493a      	ldr	r1, [pc, #232]	; (8003474 <DT_InitRegister+0xf8>)
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	4613      	mov	r3, r2
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	4413      	add	r3, r2
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	440b      	add	r3, r1
 8003396:	3308      	adds	r3, #8
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d129      	bne.n	80033f2 <DT_InitRegister+0x76>
			DacTimerReg[i].arr = ((SM_MCLK / DacTimerReg[i].hertz) / SM_FSAMP) * DacTimerReg[i].error;
 800339e:	4935      	ldr	r1, [pc, #212]	; (8003474 <DT_InitRegister+0xf8>)
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4413      	add	r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	440b      	add	r3, r1
 80033ac:	3304      	adds	r3, #4
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a31      	ldr	r2, [pc, #196]	; (8003478 <DT_InitRegister+0xfc>)
 80033b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b6:	ee07 3a90 	vmov	s15, r3
 80033ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80033be:	492d      	ldr	r1, [pc, #180]	; (8003474 <DT_InitRegister+0xf8>)
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	4613      	mov	r3, r2
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	4413      	add	r3, r2
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	440b      	add	r3, r1
 80033cc:	3310      	adds	r3, #16
 80033ce:	edd3 7a00 	vldr	s15, [r3]
 80033d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033da:	ee17 0a90 	vmov	r0, s15
 80033de:	4925      	ldr	r1, [pc, #148]	; (8003474 <DT_InitRegister+0xf8>)
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	4613      	mov	r3, r2
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	4413      	add	r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	440b      	add	r3, r1
 80033ec:	330c      	adds	r3, #12
 80033ee:	6018      	str	r0, [r3, #0]
 80033f0:	e033      	b.n	800345a <DT_InitRegister+0xde>
		else
			DacTimerReg[i].arr = (((SM_MCLK / DacTimerReg[i].hertz) / DacTimerReg[i].psc) / SM_FSAMP) * DacTimerReg[i].error;
 80033f2:	4920      	ldr	r1, [pc, #128]	; (8003474 <DT_InitRegister+0xf8>)
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	4613      	mov	r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	4413      	add	r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	440b      	add	r3, r1
 8003400:	3304      	adds	r3, #4
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a1c      	ldr	r2, [pc, #112]	; (8003478 <DT_InitRegister+0xfc>)
 8003406:	fbb2 f1f3 	udiv	r1, r2, r3
 800340a:	481a      	ldr	r0, [pc, #104]	; (8003474 <DT_InitRegister+0xf8>)
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	4613      	mov	r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	4413      	add	r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	4403      	add	r3, r0
 8003418:	3308      	adds	r3, #8
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003420:	ee07 3a90 	vmov	s15, r3
 8003424:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003428:	4912      	ldr	r1, [pc, #72]	; (8003474 <DT_InitRegister+0xf8>)
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	4613      	mov	r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	4413      	add	r3, r2
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	440b      	add	r3, r1
 8003436:	3310      	adds	r3, #16
 8003438:	edd3 7a00 	vldr	s15, [r3]
 800343c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003440:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003444:	ee17 0a90 	vmov	r0, s15
 8003448:	490a      	ldr	r1, [pc, #40]	; (8003474 <DT_InitRegister+0xf8>)
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	4613      	mov	r3, r2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	4413      	add	r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	440b      	add	r3, r1
 8003456:	330c      	adds	r3, #12
 8003458:	6018      	str	r0, [r3, #0]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	3301      	adds	r3, #1
 800345e:	607b      	str	r3, [r7, #4]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2b0d      	cmp	r3, #13
 8003464:	dd90      	ble.n	8003388 <DT_InitRegister+0xc>
	}
}
 8003466:	bf00      	nop
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop
 8003474:	2000000c 	.word	0x2000000c
 8003478:	00155cc0 	.word	0x00155cc0

0800347c <DT_GetRegisterByEnum>:
 *	@param pEnum Enummeration (eFreq_Preset) search criteria. Not an index
 *	@retval Pointer to the found DacTimeReg_t struct. Null if no result!
 *
 */
DacTimeReg_t* DT_GetRegisterByEnum(eFreq_Preset pEnum)
{
 800347c:	b480      	push	{r7}
 800347e:	b085      	sub	sp, #20
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 8003484:	2300      	movs	r3, #0
 8003486:	60fb      	str	r3, [r7, #12]
 8003488:	e016      	b.n	80034b8 <DT_GetRegisterByEnum+0x3c>
		if(DacTimerReg[i].hertz == pEnum)
 800348a:	4910      	ldr	r1, [pc, #64]	; (80034cc <DT_GetRegisterByEnum+0x50>)
 800348c:	68fa      	ldr	r2, [r7, #12]
 800348e:	4613      	mov	r3, r2
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	4413      	add	r3, r2
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	440b      	add	r3, r1
 8003498:	3304      	adds	r3, #4
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d107      	bne.n	80034b2 <DT_GetRegisterByEnum+0x36>
			return &DacTimerReg[i];
 80034a2:	68fa      	ldr	r2, [r7, #12]
 80034a4:	4613      	mov	r3, r2
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	4413      	add	r3, r2
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	4a07      	ldr	r2, [pc, #28]	; (80034cc <DT_GetRegisterByEnum+0x50>)
 80034ae:	4413      	add	r3, r2
 80034b0:	e006      	b.n	80034c0 <DT_GetRegisterByEnum+0x44>
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	3301      	adds	r3, #1
 80034b6:	60fb      	str	r3, [r7, #12]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2b0d      	cmp	r3, #13
 80034bc:	dde5      	ble.n	800348a <DT_GetRegisterByEnum+0xe>

	return 0;
 80034be:	2300      	movs	r3, #0
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3714      	adds	r7, #20
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr
 80034cc:	2000000c 	.word	0x2000000c

080034d0 <FreqO_AdjustFreq>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustFreq()
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	af00      	add	r7, sp, #0
		//TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_HIFREQ_MAG;
		TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD); //* FREQ_ENCODER_MIDFREQ_MAG;
 80034d4:	2000      	movs	r0, #0
 80034d6:	f000 fb35 	bl	8003b44 <SM_GetEncoderValue>
 80034da:	4603      	mov	r3, r0
 80034dc:	461a      	mov	r2, r3
 80034de:	4b02      	ldr	r3, [pc, #8]	; (80034e8 <FreqO_AdjustFreq+0x18>)
 80034e0:	62da      	str	r2, [r3, #44]	; 0x2c
		//TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_LOFREQ_MAG;
}
 80034e2:	bf00      	nop
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	40013400 	.word	0x40013400

080034ec <FreqO_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_ModifyOutput(uint16_t pEncValue)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b082      	sub	sp, #8
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	4603      	mov	r3, r0
 80034f4:	80fb      	strh	r3, [r7, #6]

	switch(pEncValue)
 80034f6:	88fb      	ldrh	r3, [r7, #6]
 80034f8:	2b38      	cmp	r3, #56	; 0x38
 80034fa:	f200 80b4 	bhi.w	8003666 <FreqO_ModifyOutput+0x17a>
 80034fe:	a201      	add	r2, pc, #4	; (adr r2, 8003504 <FreqO_ModifyOutput+0x18>)
 8003500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003504:	080035e9 	.word	0x080035e9
 8003508:	080035e9 	.word	0x080035e9
 800350c:	080035e9 	.word	0x080035e9
 8003510:	080035e9 	.word	0x080035e9
 8003514:	080035f1 	.word	0x080035f1
 8003518:	080035f1 	.word	0x080035f1
 800351c:	080035f1 	.word	0x080035f1
 8003520:	080035f1 	.word	0x080035f1
 8003524:	080035f9 	.word	0x080035f9
 8003528:	080035f9 	.word	0x080035f9
 800352c:	080035f9 	.word	0x080035f9
 8003530:	080035f9 	.word	0x080035f9
 8003534:	08003601 	.word	0x08003601
 8003538:	08003601 	.word	0x08003601
 800353c:	08003601 	.word	0x08003601
 8003540:	08003601 	.word	0x08003601
 8003544:	08003609 	.word	0x08003609
 8003548:	08003609 	.word	0x08003609
 800354c:	08003609 	.word	0x08003609
 8003550:	08003609 	.word	0x08003609
 8003554:	08003611 	.word	0x08003611
 8003558:	08003611 	.word	0x08003611
 800355c:	08003611 	.word	0x08003611
 8003560:	08003611 	.word	0x08003611
 8003564:	0800361b 	.word	0x0800361b
 8003568:	0800361b 	.word	0x0800361b
 800356c:	0800361b 	.word	0x0800361b
 8003570:	0800361b 	.word	0x0800361b
 8003574:	08003625 	.word	0x08003625
 8003578:	08003625 	.word	0x08003625
 800357c:	08003625 	.word	0x08003625
 8003580:	08003667 	.word	0x08003667
 8003584:	08003625 	.word	0x08003625
 8003588:	0800362f 	.word	0x0800362f
 800358c:	0800362f 	.word	0x0800362f
 8003590:	0800362f 	.word	0x0800362f
 8003594:	0800362f 	.word	0x0800362f
 8003598:	08003639 	.word	0x08003639
 800359c:	08003639 	.word	0x08003639
 80035a0:	08003639 	.word	0x08003639
 80035a4:	08003639 	.word	0x08003639
 80035a8:	08003643 	.word	0x08003643
 80035ac:	08003643 	.word	0x08003643
 80035b0:	08003643 	.word	0x08003643
 80035b4:	08003643 	.word	0x08003643
 80035b8:	0800364d 	.word	0x0800364d
 80035bc:	0800364d 	.word	0x0800364d
 80035c0:	0800364d 	.word	0x0800364d
 80035c4:	0800364d 	.word	0x0800364d
 80035c8:	08003657 	.word	0x08003657
 80035cc:	08003657 	.word	0x08003657
 80035d0:	08003657 	.word	0x08003657
 80035d4:	08003657 	.word	0x08003657
 80035d8:	0800365f 	.word	0x0800365f
 80035dc:	0800365f 	.word	0x0800365f
 80035e0:	0800365f 	.word	0x0800365f
 80035e4:	0800365f 	.word	0x0800365f
	{
		case 0:
		case 1:
		case 2:
		case 3:
			FreqO_ApplyPreset(FPRESET_1HZ);
 80035e8:	2001      	movs	r0, #1
 80035ea:	f000 f845 	bl	8003678 <FreqO_ApplyPreset>
			break;
 80035ee:	e03a      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 4:
		case 5:
		case 6:
		case 7:
			FreqO_ApplyPreset(FPRESET_10HZ);
 80035f0:	200a      	movs	r0, #10
 80035f2:	f000 f841 	bl	8003678 <FreqO_ApplyPreset>
			break;
 80035f6:	e036      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 8:
		case 9:
		case 10:
		case 11:
			FreqO_ApplyPreset(FPRESET_50HZ);
 80035f8:	2032      	movs	r0, #50	; 0x32
 80035fa:	f000 f83d 	bl	8003678 <FreqO_ApplyPreset>
			break;
 80035fe:	e032      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 12:
		case 13:
		case 14:
		case 15:
			FreqO_ApplyPreset(FPRESET_100HZ);
 8003600:	2064      	movs	r0, #100	; 0x64
 8003602:	f000 f839 	bl	8003678 <FreqO_ApplyPreset>
			break;
 8003606:	e02e      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 16:
		case 17:
		case 18:
		case 19:
			FreqO_ApplyPreset(FPRESET_250HZ);
 8003608:	20fa      	movs	r0, #250	; 0xfa
 800360a:	f000 f835 	bl	8003678 <FreqO_ApplyPreset>
			break;
 800360e:	e02a      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 20:
		case 21:
		case 22:
		case 23:
			FreqO_ApplyPreset(FPRESET_500HZ);
 8003610:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003614:	f000 f830 	bl	8003678 <FreqO_ApplyPreset>
			break;
 8003618:	e025      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 24:
		case 25:
		case 26:
		case 27:
			FreqO_ApplyPreset(FPRESET_750HZ);
 800361a:	f240 20ee 	movw	r0, #750	; 0x2ee
 800361e:	f000 f82b 	bl	8003678 <FreqO_ApplyPreset>
			break;
 8003622:	e020      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 28:
		case 29:
		case 30:
		case 32:
			FreqO_ApplyPreset(FPRESET_1KHZ);
 8003624:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003628:	f000 f826 	bl	8003678 <FreqO_ApplyPreset>
			break;
 800362c:	e01b      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 33:
		case 34:
		case 35:
		case 36:
			FreqO_ApplyPreset(FPRESET_5KHZ);
 800362e:	f241 3088 	movw	r0, #5000	; 0x1388
 8003632:	f000 f821 	bl	8003678 <FreqO_ApplyPreset>
			break;
 8003636:	e016      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 37:
		case 38:
		case 39:
		case 40:
			FreqO_ApplyPreset(FPRESET_10KHZ);
 8003638:	f242 7010 	movw	r0, #10000	; 0x2710
 800363c:	f000 f81c 	bl	8003678 <FreqO_ApplyPreset>
			break;
 8003640:	e011      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 41:
		case 42:
		case 43:
		case 44:
			FreqO_ApplyPreset(FPRESET_25KHZ);
 8003642:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8003646:	f000 f817 	bl	8003678 <FreqO_ApplyPreset>
			break;
 800364a:	e00c      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 45:
		case 46:
		case 47:
		case 48:
			FreqO_ApplyPreset(FPRESET_50KHZ);
 800364c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003650:	f000 f812 	bl	8003678 <FreqO_ApplyPreset>
			break;
 8003654:	e007      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 49:
		case 50:
		case 51:
		case 52:
			FreqO_ApplyPreset(FPRESET_75KHZ);
 8003656:	4806      	ldr	r0, [pc, #24]	; (8003670 <FreqO_ModifyOutput+0x184>)
 8003658:	f000 f80e 	bl	8003678 <FreqO_ApplyPreset>
			break;
 800365c:	e003      	b.n	8003666 <FreqO_ModifyOutput+0x17a>
		case 53:
		case 54:
		case 55:
		case 56:
			FreqO_ApplyPreset(FPRESET_100KHZ);
 800365e:	4805      	ldr	r0, [pc, #20]	; (8003674 <FreqO_ModifyOutput+0x188>)
 8003660:	f000 f80a 	bl	8003678 <FreqO_ApplyPreset>
			break;
 8003664:	bf00      	nop
	}

}
 8003666:	bf00      	nop
 8003668:	3708      	adds	r7, #8
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	000124f8 	.word	0x000124f8
 8003674:	000186a0 	.word	0x000186a0

08003678 <FreqO_ApplyPreset>:

 *	@retval None
 *
 */
void FreqO_ApplyPreset(eFreq_Preset pPresetEnum)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
	DacTimeReg_t* tmp = DT_GetRegisterByEnum(pPresetEnum);
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	f7ff fefb 	bl	800347c <DT_GetRegisterByEnum>
 8003686:	60f8      	str	r0, [r7, #12]
	if(tmp)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d015      	beq.n	80036ba <FreqO_ApplyPreset+0x42>
	{
		TIM8->PSC = tmp->psc;
 800368e:	4a0d      	ldr	r2, [pc, #52]	; (80036c4 <FreqO_ApplyPreset+0x4c>)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	6293      	str	r3, [r2, #40]	; 0x28
		TIM8->ARR = tmp->arr;
 8003696:	4a0b      	ldr	r2, [pc, #44]	; (80036c4 <FreqO_ApplyPreset+0x4c>)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	62d3      	str	r3, [r2, #44]	; 0x2c
		//eNewFreqPreset = pPresetEnum;
		Freq_Preset_Encoder_Pos_t * tmp = FreqO_FindFPresetObject(pPresetEnum);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f000 f822 	bl	80036e8 <FreqO_FindFPresetObject>
 80036a4:	60b8      	str	r0, [r7, #8]
		if(tmp)
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d003      	beq.n	80036b4 <FreqO_ApplyPreset+0x3c>
		{
			pNewFreqPresetEncoderPos = tmp;
 80036ac:	4a06      	ldr	r2, [pc, #24]	; (80036c8 <FreqO_ApplyPreset+0x50>)
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	6013      	str	r3, [r2, #0]
		{
			DM_SetErrorDebugMsg("FreqO_ApplyPreset() null pointer error");
		}

	}
}
 80036b2:	e002      	b.n	80036ba <FreqO_ApplyPreset+0x42>
			DM_SetErrorDebugMsg("FreqO_ApplyPreset() null pointer error");
 80036b4:	4805      	ldr	r0, [pc, #20]	; (80036cc <FreqO_ApplyPreset+0x54>)
 80036b6:	f7fd ffd3 	bl	8001660 <DM_SetErrorDebugMsg>
}
 80036ba:	bf00      	nop
 80036bc:	3710      	adds	r7, #16
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	40013400 	.word	0x40013400
 80036c8:	20000198 	.word	0x20000198
 80036cc:	0800f6f0 	.word	0x0800f6f0

080036d0 <FreqO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to Freq_Preset_Encoder_Pos_t struct
 *
 */
Freq_Preset_Encoder_Pos_t * FreqO_GetFPresetObject()
{
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
	return pNewFreqPresetEncoderPos;
 80036d4:	4b03      	ldr	r3, [pc, #12]	; (80036e4 <FreqO_GetFPresetObject+0x14>)
 80036d6:	681b      	ldr	r3, [r3, #0]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	20000198 	.word	0x20000198

080036e8 <FreqO_FindFPresetObject>:

 *	@retval pointer to Freq_Preset_Encoder_Pos_t struct
 *
 */
Freq_Preset_Encoder_Pos_t * FreqO_FindFPresetObject(eFreq_Preset pEnum)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 80036f0:	2300      	movs	r3, #0
 80036f2:	60fb      	str	r3, [r7, #12]
 80036f4:	e00e      	b.n	8003714 <FreqO_FindFPresetObject+0x2c>
	{
		if(aFreqPresetEncoderPos[i].hertz == pEnum)
 80036f6:	4a0d      	ldr	r2, [pc, #52]	; (800372c <FreqO_FindFPresetObject+0x44>)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	429a      	cmp	r2, r3
 8003702:	d104      	bne.n	800370e <FreqO_FindFPresetObject+0x26>
		{
			return &aFreqPresetEncoderPos[i];
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	00db      	lsls	r3, r3, #3
 8003708:	4a08      	ldr	r2, [pc, #32]	; (800372c <FreqO_FindFPresetObject+0x44>)
 800370a:	4413      	add	r3, r2
 800370c:	e009      	b.n	8003722 <FreqO_FindFPresetObject+0x3a>
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	3301      	adds	r3, #1
 8003712:	60fb      	str	r3, [r7, #12]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2b0d      	cmp	r3, #13
 8003718:	dded      	ble.n	80036f6 <FreqO_FindFPresetObject+0xe>
		}
	}
	// error!
	DM_SetErrorDebugMsg("FreqO_FindFPresetObject(): no FPreset obj found");
 800371a:	4805      	ldr	r0, [pc, #20]	; (8003730 <FreqO_FindFPresetObject+0x48>)
 800371c:	f7fd ffa0 	bl	8001660 <DM_SetErrorDebugMsg>
	return 0;
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3710      	adds	r7, #16
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	20000128 	.word	0x20000128
 8003730:	0800f718 	.word	0x0800f718

08003734 <FreqO_GetFreqPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FreqO_GetFreqPresetEncoderRange()
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
	return FreqPresetEncoderRange;
 8003738:	4b03      	ldr	r3, [pc, #12]	; (8003748 <FreqO_GetFreqPresetEncoderRange+0x14>)
 800373a:	781b      	ldrb	r3, [r3, #0]
}
 800373c:	4618      	mov	r0, r3
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	20000124 	.word	0x20000124

0800374c <FreqO_GetOutputFreq>:
 *	@param None
 *	@retval uint32_t
 *
 */
uint32_t FreqO_GetOutputFreq()
{
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0
	return TIM8->ARR;
 8003750:	4b03      	ldr	r3, [pc, #12]	; (8003760 <FreqO_GetOutputFreq+0x14>)
 8003752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 8003754:	4618      	mov	r0, r3
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	40013400 	.word	0x40013400

08003764 <FuncO_Init>:
#include "SignalManager.h"

uint32_t *pOriginalDataTable = sine_data_table_1300;

void FuncO_Init()
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800376a:	2300      	movs	r3, #0
 800376c:	607b      	str	r3, [r7, #4]
 800376e:	e00a      	b.n	8003786 <FuncO_Init+0x22>
		aModdedDataTable[i] = sine_data_table_1300[i];
 8003770:	4a09      	ldr	r2, [pc, #36]	; (8003798 <FuncO_Init+0x34>)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003778:	4908      	ldr	r1, [pc, #32]	; (800379c <FuncO_Init+0x38>)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	3301      	adds	r3, #1
 8003784:	607b      	str	r3, [r7, #4]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2b77      	cmp	r3, #119	; 0x77
 800378a:	ddf1      	ble.n	8003770 <FuncO_Init+0xc>
}
 800378c:	bf00      	nop
 800378e:	370c      	adds	r7, #12
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr
 8003798:	20001718 	.word	0x20001718
 800379c:	200020dc 	.word	0x200020dc

080037a0 <FuncO_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void FuncO_ModifyOutput(uint16_t pEncoderValue)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	4603      	mov	r3, r0
 80037a8:	80fb      	strh	r3, [r7, #6]


	switch(pEncoderValue)
 80037aa:	88fb      	ldrh	r3, [r7, #6]
 80037ac:	2b17      	cmp	r3, #23
 80037ae:	d84b      	bhi.n	8003848 <FuncO_ModifyOutput+0xa8>
 80037b0:	a201      	add	r2, pc, #4	; (adr r2, 80037b8 <FuncO_ModifyOutput+0x18>)
 80037b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037b6:	bf00      	nop
 80037b8:	08003819 	.word	0x08003819
 80037bc:	08003819 	.word	0x08003819
 80037c0:	08003819 	.word	0x08003819
 80037c4:	08003821 	.word	0x08003821
 80037c8:	08003821 	.word	0x08003821
 80037cc:	08003821 	.word	0x08003821
 80037d0:	08003821 	.word	0x08003821
 80037d4:	08003829 	.word	0x08003829
 80037d8:	08003829 	.word	0x08003829
 80037dc:	08003829 	.word	0x08003829
 80037e0:	08003829 	.word	0x08003829
 80037e4:	08003831 	.word	0x08003831
 80037e8:	08003831 	.word	0x08003831
 80037ec:	08003831 	.word	0x08003831
 80037f0:	08003831 	.word	0x08003831
 80037f4:	08003839 	.word	0x08003839
 80037f8:	08003839 	.word	0x08003839
 80037fc:	08003839 	.word	0x08003839
 8003800:	08003839 	.word	0x08003839
 8003804:	08003841 	.word	0x08003841
 8003808:	08003841 	.word	0x08003841
 800380c:	08003841 	.word	0x08003841
 8003810:	08003841 	.word	0x08003841
 8003814:	08003841 	.word	0x08003841
	{
		case 0:
		case 1:
		case 2:

			FuncO_ApplyPreset_Fast(SINE_FUNC_MODE);
 8003818:	2000      	movs	r0, #0
 800381a:	f000 f819 	bl	8003850 <FuncO_ApplyPreset_Fast>
			break;
 800381e:	e013      	b.n	8003848 <FuncO_ModifyOutput+0xa8>
		case 3:
		case 4:
		case 5:
		case 6:

			FuncO_ApplyPreset_Fast(SQUARE_FUNC_MODE);
 8003820:	2001      	movs	r0, #1
 8003822:	f000 f815 	bl	8003850 <FuncO_ApplyPreset_Fast>

			break;
 8003826:	e00f      	b.n	8003848 <FuncO_ModifyOutput+0xa8>
		case 7:
		case 8:
		case 9:
		case 10:

			FuncO_ApplyPreset_Fast(SAW_FUNC_MODE);
 8003828:	2002      	movs	r0, #2
 800382a:	f000 f811 	bl	8003850 <FuncO_ApplyPreset_Fast>
			break;
 800382e:	e00b      	b.n	8003848 <FuncO_ModifyOutput+0xa8>
		case 11:
		case 12:
		case 13:
		case 14:

			FuncO_ApplyPreset_Fast(REV_SAW_FUNC_MODE);
 8003830:	2003      	movs	r0, #3
 8003832:	f000 f80d 	bl	8003850 <FuncO_ApplyPreset_Fast>
			break;
 8003836:	e007      	b.n	8003848 <FuncO_ModifyOutput+0xa8>
		case 15:
		case 16:
		case 17:
		case 18:

			FuncO_ApplyPreset_Fast(TRIANGLE_FUNC_MODE);
 8003838:	2004      	movs	r0, #4
 800383a:	f000 f809 	bl	8003850 <FuncO_ApplyPreset_Fast>
			break;
 800383e:	e003      	b.n	8003848 <FuncO_ModifyOutput+0xa8>
		case 20:
		case 21:
		case 22:
		case 23:

			FuncO_ApplyPreset_Fast(IMPULSE_FUNC_MODE);
 8003840:	2005      	movs	r0, #5
 8003842:	f000 f805 	bl	8003850 <FuncO_ApplyPreset_Fast>
			break;
 8003846:	bf00      	nop
	}
}
 8003848:	bf00      	nop
 800384a:	3708      	adds	r7, #8
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <FuncO_ApplyPreset_Fast>:

 *	@retval None
 *
 */
void FuncO_ApplyPreset_Fast(eOutput_mode pPresetEnum)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af02      	add	r7, sp, #8
 8003856:	4603      	mov	r3, r0
 8003858:	71fb      	strb	r3, [r7, #7]

	switch(pPresetEnum)
 800385a:	79fb      	ldrb	r3, [r7, #7]
 800385c:	2b05      	cmp	r3, #5
 800385e:	d86b      	bhi.n	8003938 <FuncO_ApplyPreset_Fast+0xe8>
 8003860:	a201      	add	r2, pc, #4	; (adr r2, 8003868 <FuncO_ApplyPreset_Fast+0x18>)
 8003862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003866:	bf00      	nop
 8003868:	08003881 	.word	0x08003881
 800386c:	08003899 	.word	0x08003899
 8003870:	080038b9 	.word	0x080038b9
 8003874:	080038d9 	.word	0x080038d9
 8003878:	080038f9 	.word	0x080038f9
 800387c:	08003919 	.word	0x08003919
	{
		case SINE_FUNC_MODE:


			pNewFuncPresetEncoderPos = &aFuncPresetEncoderPos[0];
 8003880:	4b2f      	ldr	r3, [pc, #188]	; (8003940 <FuncO_ApplyPreset_Fast+0xf0>)
 8003882:	4a30      	ldr	r2, [pc, #192]	; (8003944 <FuncO_ApplyPreset_Fast+0xf4>)
 8003884:	601a      	str	r2, [r3, #0]
			//HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)aModdedDataTable, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8003886:	2300      	movs	r3, #0
 8003888:	9300      	str	r3, [sp, #0]
 800388a:	2378      	movs	r3, #120	; 0x78
 800388c:	4a2e      	ldr	r2, [pc, #184]	; (8003948 <FuncO_ApplyPreset_Fast+0xf8>)
 800388e:	2100      	movs	r1, #0
 8003890:	482e      	ldr	r0, [pc, #184]	; (800394c <FuncO_ApplyPreset_Fast+0xfc>)
 8003892:	f004 fa15 	bl	8007cc0 <HAL_DAC_Start_DMA>
			break;
 8003896:	e04f      	b.n	8003938 <FuncO_ApplyPreset_Fast+0xe8>

		case SQUARE_FUNC_MODE:
			pNewFuncPresetEncoderPos = &aFuncPresetEncoderPos[1];
 8003898:	4b29      	ldr	r3, [pc, #164]	; (8003940 <FuncO_ApplyPreset_Fast+0xf0>)
 800389a:	4a2d      	ldr	r2, [pc, #180]	; (8003950 <FuncO_ApplyPreset_Fast+0x100>)
 800389c:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 800389e:	2100      	movs	r1, #0
 80038a0:	482a      	ldr	r0, [pc, #168]	; (800394c <FuncO_ApplyPreset_Fast+0xfc>)
 80038a2:	f004 facf 	bl	8007e44 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, square_data_table, SQUARE_DATA_SIZE, DAC_ALIGN_12B_R);
 80038a6:	2300      	movs	r3, #0
 80038a8:	9300      	str	r3, [sp, #0]
 80038aa:	2378      	movs	r3, #120	; 0x78
 80038ac:	4a29      	ldr	r2, [pc, #164]	; (8003954 <FuncO_ApplyPreset_Fast+0x104>)
 80038ae:	2100      	movs	r1, #0
 80038b0:	4826      	ldr	r0, [pc, #152]	; (800394c <FuncO_ApplyPreset_Fast+0xfc>)
 80038b2:	f004 fa05 	bl	8007cc0 <HAL_DAC_Start_DMA>
			break;
 80038b6:	e03f      	b.n	8003938 <FuncO_ApplyPreset_Fast+0xe8>

		case SAW_FUNC_MODE:
			pNewFuncPresetEncoderPos = &aFuncPresetEncoderPos[2];
 80038b8:	4b21      	ldr	r3, [pc, #132]	; (8003940 <FuncO_ApplyPreset_Fast+0xf0>)
 80038ba:	4a27      	ldr	r2, [pc, #156]	; (8003958 <FuncO_ApplyPreset_Fast+0x108>)
 80038bc:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80038be:	2100      	movs	r1, #0
 80038c0:	4822      	ldr	r0, [pc, #136]	; (800394c <FuncO_ApplyPreset_Fast+0xfc>)
 80038c2:	f004 fabf 	bl	8007e44 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, saw_data_table, SAW_DATA_SIZE, DAC_ALIGN_12B_R);
 80038c6:	2300      	movs	r3, #0
 80038c8:	9300      	str	r3, [sp, #0]
 80038ca:	2378      	movs	r3, #120	; 0x78
 80038cc:	4a23      	ldr	r2, [pc, #140]	; (800395c <FuncO_ApplyPreset_Fast+0x10c>)
 80038ce:	2100      	movs	r1, #0
 80038d0:	481e      	ldr	r0, [pc, #120]	; (800394c <FuncO_ApplyPreset_Fast+0xfc>)
 80038d2:	f004 f9f5 	bl	8007cc0 <HAL_DAC_Start_DMA>
			break;
 80038d6:	e02f      	b.n	8003938 <FuncO_ApplyPreset_Fast+0xe8>

		case REV_SAW_FUNC_MODE:
			pNewFuncPresetEncoderPos = &aFuncPresetEncoderPos[3];
 80038d8:	4b19      	ldr	r3, [pc, #100]	; (8003940 <FuncO_ApplyPreset_Fast+0xf0>)
 80038da:	4a21      	ldr	r2, [pc, #132]	; (8003960 <FuncO_ApplyPreset_Fast+0x110>)
 80038dc:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80038de:	2100      	movs	r1, #0
 80038e0:	481a      	ldr	r0, [pc, #104]	; (800394c <FuncO_ApplyPreset_Fast+0xfc>)
 80038e2:	f004 faaf 	bl	8007e44 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, saw_rev_data_table, SAW_REV_DATA_SIZE, DAC_ALIGN_12B_R);
 80038e6:	2300      	movs	r3, #0
 80038e8:	9300      	str	r3, [sp, #0]
 80038ea:	2378      	movs	r3, #120	; 0x78
 80038ec:	4a1d      	ldr	r2, [pc, #116]	; (8003964 <FuncO_ApplyPreset_Fast+0x114>)
 80038ee:	2100      	movs	r1, #0
 80038f0:	4816      	ldr	r0, [pc, #88]	; (800394c <FuncO_ApplyPreset_Fast+0xfc>)
 80038f2:	f004 f9e5 	bl	8007cc0 <HAL_DAC_Start_DMA>
			break;
 80038f6:	e01f      	b.n	8003938 <FuncO_ApplyPreset_Fast+0xe8>

		case TRIANGLE_FUNC_MODE:
			pNewFuncPresetEncoderPos = &aFuncPresetEncoderPos[4];
 80038f8:	4b11      	ldr	r3, [pc, #68]	; (8003940 <FuncO_ApplyPreset_Fast+0xf0>)
 80038fa:	4a1b      	ldr	r2, [pc, #108]	; (8003968 <FuncO_ApplyPreset_Fast+0x118>)
 80038fc:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80038fe:	2100      	movs	r1, #0
 8003900:	4812      	ldr	r0, [pc, #72]	; (800394c <FuncO_ApplyPreset_Fast+0xfc>)
 8003902:	f004 fa9f 	bl	8007e44 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, triangle_data_table, TRIANGLE_DATA_SIZE, DAC_ALIGN_12B_R);
 8003906:	2300      	movs	r3, #0
 8003908:	9300      	str	r3, [sp, #0]
 800390a:	2378      	movs	r3, #120	; 0x78
 800390c:	4a17      	ldr	r2, [pc, #92]	; (800396c <FuncO_ApplyPreset_Fast+0x11c>)
 800390e:	2100      	movs	r1, #0
 8003910:	480e      	ldr	r0, [pc, #56]	; (800394c <FuncO_ApplyPreset_Fast+0xfc>)
 8003912:	f004 f9d5 	bl	8007cc0 <HAL_DAC_Start_DMA>
			break;
 8003916:	e00f      	b.n	8003938 <FuncO_ApplyPreset_Fast+0xe8>

		case IMPULSE_FUNC_MODE:
			pNewFuncPresetEncoderPos = &aFuncPresetEncoderPos[5];
 8003918:	4b09      	ldr	r3, [pc, #36]	; (8003940 <FuncO_ApplyPreset_Fast+0xf0>)
 800391a:	4a15      	ldr	r2, [pc, #84]	; (8003970 <FuncO_ApplyPreset_Fast+0x120>)
 800391c:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 800391e:	2100      	movs	r1, #0
 8003920:	480a      	ldr	r0, [pc, #40]	; (800394c <FuncO_ApplyPreset_Fast+0xfc>)
 8003922:	f004 fa8f 	bl	8007e44 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, unitimpulse_data_table, UNITIMPULSE_DATA_SIZE,  DAC_ALIGN_12B_R);
 8003926:	2300      	movs	r3, #0
 8003928:	9300      	str	r3, [sp, #0]
 800392a:	2378      	movs	r3, #120	; 0x78
 800392c:	4a11      	ldr	r2, [pc, #68]	; (8003974 <FuncO_ApplyPreset_Fast+0x124>)
 800392e:	2100      	movs	r1, #0
 8003930:	4806      	ldr	r0, [pc, #24]	; (800394c <FuncO_ApplyPreset_Fast+0xfc>)
 8003932:	f004 f9c5 	bl	8007cc0 <HAL_DAC_Start_DMA>
			break;
 8003936:	bf00      	nop

	//
	}

}
 8003938:	bf00      	nop
 800393a:	3708      	adds	r7, #8
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	200001ac 	.word	0x200001ac
 8003944:	200001a0 	.word	0x200001a0
 8003948:	200020dc 	.word	0x200020dc
 800394c:	200025a0 	.word	0x200025a0
 8003950:	200001a2 	.word	0x200001a2
 8003954:	200018f8 	.word	0x200018f8
 8003958:	200001a4 	.word	0x200001a4
 800395c:	20001178 	.word	0x20001178
 8003960:	200001a6 	.word	0x200001a6
 8003964:	20001358 	.word	0x20001358
 8003968:	200001a8 	.word	0x200001a8
 800396c:	20001ad8 	.word	0x20001ad8
 8003970:	200001aa 	.word	0x200001aa
 8003974:	20001cb8 	.word	0x20001cb8

08003978 <FuncO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to Func_Preset_Encoder_Pos_t struct
 *
 */
Func_Preset_Encoder_Pos_t * FuncO_GetFPresetObject()
{
 8003978:	b480      	push	{r7}
 800397a:	af00      	add	r7, sp, #0
	return pNewFuncPresetEncoderPos;
 800397c:	4b03      	ldr	r3, [pc, #12]	; (800398c <FuncO_GetFPresetObject+0x14>)
 800397e:	681b      	ldr	r3, [r3, #0]
}
 8003980:	4618      	mov	r0, r3
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	200001ac 	.word	0x200001ac

08003990 <FuncO_GetFuncPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FuncO_GetFuncPresetEncoderRange()
{
 8003990:	b480      	push	{r7}
 8003992:	af00      	add	r7, sp, #0
	return FuncPresetEncoderRange;
 8003994:	4b03      	ldr	r3, [pc, #12]	; (80039a4 <FuncO_GetFuncPresetEncoderRange+0x14>)
 8003996:	781b      	ldrb	r3, [r3, #0]
}
 8003998:	4618      	mov	r0, r3
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr
 80039a2:	bf00      	nop
 80039a4:	2000019c 	.word	0x2000019c

080039a8 <GO_ApplyPreset_Fast>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPreset_Fast(eOutput_gain pPresetEnum)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	4603      	mov	r3, r0
 80039b0:	71fb      	strb	r3, [r7, #7]



	switch(pPresetEnum)
 80039b2:	79fb      	ldrb	r3, [r7, #7]
 80039b4:	2b07      	cmp	r3, #7
 80039b6:	f200 80ab 	bhi.w	8003b10 <GO_ApplyPreset_Fast+0x168>
 80039ba:	a201      	add	r2, pc, #4	; (adr r2, 80039c0 <GO_ApplyPreset_Fast+0x18>)
 80039bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039c0:	080039e1 	.word	0x080039e1
 80039c4:	08003a07 	.word	0x08003a07
 80039c8:	08003a2d 	.word	0x08003a2d
 80039cc:	08003a53 	.word	0x08003a53
 80039d0:	08003a79 	.word	0x08003a79
 80039d4:	08003a9f 	.word	0x08003a9f
 80039d8:	08003ac5 	.word	0x08003ac5
 80039dc:	08003aeb 	.word	0x08003aeb
	{
		case ZERO_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[0];
 80039e0:	4b4d      	ldr	r3, [pc, #308]	; (8003b18 <GO_ApplyPreset_Fast+0x170>)
 80039e2:	4a4e      	ldr	r2, [pc, #312]	; (8003b1c <GO_ApplyPreset_Fast+0x174>)
 80039e4:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 80039e6:	2200      	movs	r2, #0
 80039e8:	2101      	movs	r1, #1
 80039ea:	484d      	ldr	r0, [pc, #308]	; (8003b20 <GO_ApplyPreset_Fast+0x178>)
 80039ec:	f005 f956 	bl	8008c9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80039f0:	2200      	movs	r2, #0
 80039f2:	2120      	movs	r1, #32
 80039f4:	484b      	ldr	r0, [pc, #300]	; (8003b24 <GO_ApplyPreset_Fast+0x17c>)
 80039f6:	f005 f951 	bl	8008c9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80039fa:	2200      	movs	r2, #0
 80039fc:	2110      	movs	r1, #16
 80039fe:	4849      	ldr	r0, [pc, #292]	; (8003b24 <GO_ApplyPreset_Fast+0x17c>)
 8003a00:	f005 f94c 	bl	8008c9c <HAL_GPIO_WritePin>
			break;
 8003a04:	e084      	b.n	8003b10 <GO_ApplyPreset_Fast+0x168>

		case ONE_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[1];
 8003a06:	4b44      	ldr	r3, [pc, #272]	; (8003b18 <GO_ApplyPreset_Fast+0x170>)
 8003a08:	4a47      	ldr	r2, [pc, #284]	; (8003b28 <GO_ApplyPreset_Fast+0x180>)
 8003a0a:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	2101      	movs	r1, #1
 8003a10:	4843      	ldr	r0, [pc, #268]	; (8003b20 <GO_ApplyPreset_Fast+0x178>)
 8003a12:	f005 f943 	bl	8008c9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8003a16:	2200      	movs	r2, #0
 8003a18:	2120      	movs	r1, #32
 8003a1a:	4842      	ldr	r0, [pc, #264]	; (8003b24 <GO_ApplyPreset_Fast+0x17c>)
 8003a1c:	f005 f93e 	bl	8008c9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8003a20:	2200      	movs	r2, #0
 8003a22:	2110      	movs	r1, #16
 8003a24:	483f      	ldr	r0, [pc, #252]	; (8003b24 <GO_ApplyPreset_Fast+0x17c>)
 8003a26:	f005 f939 	bl	8008c9c <HAL_GPIO_WritePin>
			break;
 8003a2a:	e071      	b.n	8003b10 <GO_ApplyPreset_Fast+0x168>

		case TWO_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[2];
 8003a2c:	4b3a      	ldr	r3, [pc, #232]	; (8003b18 <GO_ApplyPreset_Fast+0x170>)
 8003a2e:	4a3f      	ldr	r2, [pc, #252]	; (8003b2c <GO_ApplyPreset_Fast+0x184>)
 8003a30:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8003a32:	2200      	movs	r2, #0
 8003a34:	2101      	movs	r1, #1
 8003a36:	483a      	ldr	r0, [pc, #232]	; (8003b20 <GO_ApplyPreset_Fast+0x178>)
 8003a38:	f005 f930 	bl	8008c9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	2120      	movs	r1, #32
 8003a40:	4838      	ldr	r0, [pc, #224]	; (8003b24 <GO_ApplyPreset_Fast+0x17c>)
 8003a42:	f005 f92b 	bl	8008c9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8003a46:	2200      	movs	r2, #0
 8003a48:	2110      	movs	r1, #16
 8003a4a:	4836      	ldr	r0, [pc, #216]	; (8003b24 <GO_ApplyPreset_Fast+0x17c>)
 8003a4c:	f005 f926 	bl	8008c9c <HAL_GPIO_WritePin>
			break;
 8003a50:	e05e      	b.n	8003b10 <GO_ApplyPreset_Fast+0x168>

		case THREE_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[3];
 8003a52:	4b31      	ldr	r3, [pc, #196]	; (8003b18 <GO_ApplyPreset_Fast+0x170>)
 8003a54:	4a36      	ldr	r2, [pc, #216]	; (8003b30 <GO_ApplyPreset_Fast+0x188>)
 8003a56:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8003a58:	2201      	movs	r2, #1
 8003a5a:	2101      	movs	r1, #1
 8003a5c:	4830      	ldr	r0, [pc, #192]	; (8003b20 <GO_ApplyPreset_Fast+0x178>)
 8003a5e:	f005 f91d 	bl	8008c9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8003a62:	2201      	movs	r2, #1
 8003a64:	2120      	movs	r1, #32
 8003a66:	482f      	ldr	r0, [pc, #188]	; (8003b24 <GO_ApplyPreset_Fast+0x17c>)
 8003a68:	f005 f918 	bl	8008c9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	2110      	movs	r1, #16
 8003a70:	482c      	ldr	r0, [pc, #176]	; (8003b24 <GO_ApplyPreset_Fast+0x17c>)
 8003a72:	f005 f913 	bl	8008c9c <HAL_GPIO_WritePin>
			break;
 8003a76:	e04b      	b.n	8003b10 <GO_ApplyPreset_Fast+0x168>

		case FOUR_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[4];
 8003a78:	4b27      	ldr	r3, [pc, #156]	; (8003b18 <GO_ApplyPreset_Fast+0x170>)
 8003a7a:	4a2e      	ldr	r2, [pc, #184]	; (8003b34 <GO_ApplyPreset_Fast+0x18c>)
 8003a7c:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8003a7e:	2200      	movs	r2, #0
 8003a80:	2101      	movs	r1, #1
 8003a82:	4827      	ldr	r0, [pc, #156]	; (8003b20 <GO_ApplyPreset_Fast+0x178>)
 8003a84:	f005 f90a 	bl	8008c9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8003a88:	2200      	movs	r2, #0
 8003a8a:	2120      	movs	r1, #32
 8003a8c:	4825      	ldr	r0, [pc, #148]	; (8003b24 <GO_ApplyPreset_Fast+0x17c>)
 8003a8e:	f005 f905 	bl	8008c9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8003a92:	2201      	movs	r2, #1
 8003a94:	2110      	movs	r1, #16
 8003a96:	4823      	ldr	r0, [pc, #140]	; (8003b24 <GO_ApplyPreset_Fast+0x17c>)
 8003a98:	f005 f900 	bl	8008c9c <HAL_GPIO_WritePin>
			break;
 8003a9c:	e038      	b.n	8003b10 <GO_ApplyPreset_Fast+0x168>

		case FIVE_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[5];
 8003a9e:	4b1e      	ldr	r3, [pc, #120]	; (8003b18 <GO_ApplyPreset_Fast+0x170>)
 8003aa0:	4a25      	ldr	r2, [pc, #148]	; (8003b38 <GO_ApplyPreset_Fast+0x190>)
 8003aa2:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	2101      	movs	r1, #1
 8003aa8:	481d      	ldr	r0, [pc, #116]	; (8003b20 <GO_ApplyPreset_Fast+0x178>)
 8003aaa:	f005 f8f7 	bl	8008c9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8003aae:	2200      	movs	r2, #0
 8003ab0:	2120      	movs	r1, #32
 8003ab2:	481c      	ldr	r0, [pc, #112]	; (8003b24 <GO_ApplyPreset_Fast+0x17c>)
 8003ab4:	f005 f8f2 	bl	8008c9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8003ab8:	2201      	movs	r2, #1
 8003aba:	2110      	movs	r1, #16
 8003abc:	4819      	ldr	r0, [pc, #100]	; (8003b24 <GO_ApplyPreset_Fast+0x17c>)
 8003abe:	f005 f8ed 	bl	8008c9c <HAL_GPIO_WritePin>
			break;
 8003ac2:	e025      	b.n	8003b10 <GO_ApplyPreset_Fast+0x168>

		case SIX_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[6];
 8003ac4:	4b14      	ldr	r3, [pc, #80]	; (8003b18 <GO_ApplyPreset_Fast+0x170>)
 8003ac6:	4a1d      	ldr	r2, [pc, #116]	; (8003b3c <GO_ApplyPreset_Fast+0x194>)
 8003ac8:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8003aca:	2200      	movs	r2, #0
 8003acc:	2101      	movs	r1, #1
 8003ace:	4814      	ldr	r0, [pc, #80]	; (8003b20 <GO_ApplyPreset_Fast+0x178>)
 8003ad0:	f005 f8e4 	bl	8008c9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	2120      	movs	r1, #32
 8003ad8:	4812      	ldr	r0, [pc, #72]	; (8003b24 <GO_ApplyPreset_Fast+0x17c>)
 8003ada:	f005 f8df 	bl	8008c9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8003ade:	2201      	movs	r2, #1
 8003ae0:	2110      	movs	r1, #16
 8003ae2:	4810      	ldr	r0, [pc, #64]	; (8003b24 <GO_ApplyPreset_Fast+0x17c>)
 8003ae4:	f005 f8da 	bl	8008c9c <HAL_GPIO_WritePin>
			break;
 8003ae8:	e012      	b.n	8003b10 <GO_ApplyPreset_Fast+0x168>

		case SEVEN_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[7];
 8003aea:	4b0b      	ldr	r3, [pc, #44]	; (8003b18 <GO_ApplyPreset_Fast+0x170>)
 8003aec:	4a14      	ldr	r2, [pc, #80]	; (8003b40 <GO_ApplyPreset_Fast+0x198>)
 8003aee:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8003af0:	2201      	movs	r2, #1
 8003af2:	2101      	movs	r1, #1
 8003af4:	480a      	ldr	r0, [pc, #40]	; (8003b20 <GO_ApplyPreset_Fast+0x178>)
 8003af6:	f005 f8d1 	bl	8008c9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8003afa:	2201      	movs	r2, #1
 8003afc:	2120      	movs	r1, #32
 8003afe:	4809      	ldr	r0, [pc, #36]	; (8003b24 <GO_ApplyPreset_Fast+0x17c>)
 8003b00:	f005 f8cc 	bl	8008c9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8003b04:	2201      	movs	r2, #1
 8003b06:	2110      	movs	r1, #16
 8003b08:	4806      	ldr	r0, [pc, #24]	; (8003b24 <GO_ApplyPreset_Fast+0x17c>)
 8003b0a:	f005 f8c7 	bl	8008c9c <HAL_GPIO_WritePin>
			break;
 8003b0e:	bf00      	nop
	}
}
 8003b10:	bf00      	nop
 8003b12:	3708      	adds	r7, #8
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	200001f4 	.word	0x200001f4
 8003b1c:	200001b4 	.word	0x200001b4
 8003b20:	48000400 	.word	0x48000400
 8003b24:	48000800 	.word	0x48000800
 8003b28:	200001bc 	.word	0x200001bc
 8003b2c:	200001c4 	.word	0x200001c4
 8003b30:	200001cc 	.word	0x200001cc
 8003b34:	200001d4 	.word	0x200001d4
 8003b38:	200001dc 	.word	0x200001dc
 8003b3c:	200001e4 	.word	0x200001e4
 8003b40:	200001ec 	.word	0x200001ec

08003b44 <SM_GetEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t SM_GetEncoderValue(eEncoder_Direction direction)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	71fb      	strb	r3, [r7, #7]
	if(direction)
 8003b4e:	79fb      	ldrb	r3, [r7, #7]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d008      	beq.n	8003b66 <SM_GetEncoderValue+0x22>
	{
		return ENCODER_TIMER->ARR - ENCODER_TIMER->CNT;
 8003b54:	4b08      	ldr	r3, [pc, #32]	; (8003b78 <SM_GetEncoderValue+0x34>)
 8003b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b58:	b29a      	uxth	r2, r3
 8003b5a:	4b07      	ldr	r3, [pc, #28]	; (8003b78 <SM_GetEncoderValue+0x34>)
 8003b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	b29b      	uxth	r3, r3
 8003b64:	e002      	b.n	8003b6c <SM_GetEncoderValue+0x28>
	}
	else
	{
		return ENCODER_TIMER->CNT;
 8003b66:	4b04      	ldr	r3, [pc, #16]	; (8003b78 <SM_GetEncoderValue+0x34>)
 8003b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6a:	b29b      	uxth	r3, r3
	}
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	370c      	adds	r7, #12
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr
 8003b78:	40012c00 	.word	0x40012c00

08003b7c <SM_GetOutputInHertz>:
 *	@param None
 *	@retval None
 *
 */
float SM_GetOutputInHertz()
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b085      	sub	sp, #20
 8003b80:	af00      	add	r7, sp, #0
	volatile float tim8_psc;
	volatile float tim8_arr;

	// safe-guard against divide by zero
	(TIM8->PSC == 0) ? (tim8_psc = 1) : (tim8_psc = TIM8->PSC);
 8003b82:	4b1d      	ldr	r3, [pc, #116]	; (8003bf8 <SM_GetOutputInHertz+0x7c>)
 8003b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d103      	bne.n	8003b92 <SM_GetOutputInHertz+0x16>
 8003b8a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003b8e:	60bb      	str	r3, [r7, #8]
 8003b90:	e007      	b.n	8003ba2 <SM_GetOutputInHertz+0x26>
 8003b92:	4b19      	ldr	r3, [pc, #100]	; (8003bf8 <SM_GetOutputInHertz+0x7c>)
 8003b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b96:	ee07 3a90 	vmov	s15, r3
 8003b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b9e:	edc7 7a02 	vstr	s15, [r7, #8]
	(TIM8->ARR == 0) ? (tim8_arr = 1) : (tim8_arr = TIM8->ARR);
 8003ba2:	4b15      	ldr	r3, [pc, #84]	; (8003bf8 <SM_GetOutputInHertz+0x7c>)
 8003ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d103      	bne.n	8003bb2 <SM_GetOutputInHertz+0x36>
 8003baa:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003bae:	607b      	str	r3, [r7, #4]
 8003bb0:	e007      	b.n	8003bc2 <SM_GetOutputInHertz+0x46>
 8003bb2:	4b11      	ldr	r3, [pc, #68]	; (8003bf8 <SM_GetOutputInHertz+0x7c>)
 8003bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb6:	ee07 3a90 	vmov	s15, r3
 8003bba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bbe:	edc7 7a01 	vstr	s15, [r7, #4]

	float tim8_freq = SM_MCLK / (tim8_psc * tim8_arr);
 8003bc2:	ed97 7a02 	vldr	s14, [r7, #8]
 8003bc6:	edd7 7a01 	vldr	s15, [r7, #4]
 8003bca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003bce:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8003bfc <SM_GetOutputInHertz+0x80>
 8003bd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bd6:	edc7 7a03 	vstr	s15, [r7, #12]


	return tim8_freq / SM_FSAMP;
 8003bda:	edd7 7a03 	vldr	s15, [r7, #12]
 8003bde:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8003c00 <SM_GetOutputInHertz+0x84>
 8003be2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003be6:	eef0 7a66 	vmov.f32	s15, s13
}
 8003bea:	eeb0 0a67 	vmov.f32	s0, s15
 8003bee:	3714      	adds	r7, #20
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr
 8003bf8:	40013400 	.word	0x40013400
 8003bfc:	4d2037a0 	.word	0x4d2037a0
 8003c00:	42f00000 	.word	0x42f00000

08003c04 <VPP_ApplyPreset_Fast>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyPreset_Fast(eVppPreset_t pPresetEnum)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b082      	sub	sp, #8
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	71fb      	strb	r3, [r7, #7]
    pVppEncoderPreset = &aVppEncoderPresets[pPresetEnum];
 8003c0e:	79fa      	ldrb	r2, [r7, #7]
 8003c10:	4613      	mov	r3, r2
 8003c12:	00db      	lsls	r3, r3, #3
 8003c14:	1a9b      	subs	r3, r3, r2
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	4a0f      	ldr	r2, [pc, #60]	; (8003c58 <VPP_ApplyPreset_Fast+0x54>)
 8003c1a:	4413      	add	r3, r2
 8003c1c:	4a0f      	ldr	r2, [pc, #60]	; (8003c5c <VPP_ApplyPreset_Fast+0x58>)
 8003c1e:	6013      	str	r3, [r2, #0]
	GO_ApplyPreset_Fast(pVppEncoderPreset->gain_preset);
 8003c20:	4b0e      	ldr	r3, [pc, #56]	; (8003c5c <VPP_ApplyPreset_Fast+0x58>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	7a1b      	ldrb	r3, [r3, #8]
 8003c26:	4618      	mov	r0, r3
 8003c28:	f7ff febe 	bl	80039a8 <GO_ApplyPreset_Fast>
    _ProcessDataTable(pVppEncoderPreset->neg_gain_coeff, pVppEncoderPreset->vpp_offset , pVppEncoderPreset->epos);
 8003c2c:	4b0b      	ldr	r3, [pc, #44]	; (8003c5c <VPP_ApplyPreset_Fast+0x58>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	edd3 7a04 	vldr	s15, [r3, #16]
 8003c34:	4b09      	ldr	r3, [pc, #36]	; (8003c5c <VPP_ApplyPreset_Fast+0x58>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	ed93 7a05 	vldr	s14, [r3, #20]
 8003c3c:	4b07      	ldr	r3, [pc, #28]	; (8003c5c <VPP_ApplyPreset_Fast+0x58>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	8b1b      	ldrh	r3, [r3, #24]
 8003c42:	4618      	mov	r0, r3
 8003c44:	eef0 0a47 	vmov.f32	s1, s14
 8003c48:	eeb0 0a67 	vmov.f32	s0, s15
 8003c4c:	f000 f808 	bl	8003c60 <_ProcessDataTable>
}
 8003c50:	bf00      	nop
 8003c52:	3708      	adds	r7, #8
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	200001f8 	.word	0x200001f8
 8003c5c:	20000c5c 	.word	0x20000c5c

08003c60 <_ProcessDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessDataTable(float _neg_gain_coeff, float vpp_offset, uint16_t _encoder_value)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b089      	sub	sp, #36	; 0x24
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	ed87 0a03 	vstr	s0, [r7, #12]
 8003c6a:	edc7 0a02 	vstr	s1, [r7, #8]
 8003c6e:	4603      	mov	r3, r0
 8003c70:	80fb      	strh	r3, [r7, #6]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8003c72:	2300      	movs	r3, #0
 8003c74:	61fb      	str	r3, [r7, #28]
 8003c76:	e00c      	b.n	8003c92 <_ProcessDataTable+0x32>
	{
		tmpDataTable[i] = pOriginalDataTable[i];
 8003c78:	4b35      	ldr	r3, [pc, #212]	; (8003d50 <_ProcessDataTable+0xf0>)
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	4413      	add	r3, r2
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	4933      	ldr	r1, [pc, #204]	; (8003d54 <_ProcessDataTable+0xf4>)
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	3301      	adds	r3, #1
 8003c90:	61fb      	str	r3, [r7, #28]
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	2b77      	cmp	r3, #119	; 0x77
 8003c96:	ddef      	ble.n	8003c78 <_ProcessDataTable+0x18>
	}

	float pos_offset_coeff = 1;
 8003c98:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003c9c:	61bb      	str	r3, [r7, #24]
	if(_encoder_value)
 8003c9e:	88fb      	ldrh	r3, [r7, #6]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d008      	beq.n	8003cb6 <_ProcessDataTable+0x56>
		pos_offset_coeff = (_encoder_value/4);
 8003ca4:	88fb      	ldrh	r3, [r7, #6]
 8003ca6:	089b      	lsrs	r3, r3, #2
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	ee07 3a90 	vmov	s15, r3
 8003cae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003cb2:	edc7 7a06 	vstr	s15, [r7, #24]

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	617b      	str	r3, [r7, #20]
 8003cba:	e02e      	b.n	8003d1a <_ProcessDataTable+0xba>
	{

		tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 8003cbc:	4a25      	ldr	r2, [pc, #148]	; (8003d54 <_ProcessDataTable+0xf4>)
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cc4:	ee07 3a90 	vmov	s15, r3
 8003cc8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003ccc:	edd7 7a03 	vldr	s15, [r7, #12]
 8003cd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cd8:	ee17 1a90 	vmov	r1, s15
 8003cdc:	4a1d      	ldr	r2, [pc, #116]	; (8003d54 <_ProcessDataTable+0xf4>)
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		tmpDataTable[i] = tmpDataTable[i] + (vpp_offset * pos_offset_coeff);
 8003ce4:	4a1b      	ldr	r2, [pc, #108]	; (8003d54 <_ProcessDataTable+0xf4>)
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cec:	ee07 3a90 	vmov	s15, r3
 8003cf0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003cf4:	edd7 6a02 	vldr	s13, [r7, #8]
 8003cf8:	edd7 7a06 	vldr	s15, [r7, #24]
 8003cfc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d08:	ee17 1a90 	vmov	r1, s15
 8003d0c:	4a11      	ldr	r2, [pc, #68]	; (8003d54 <_ProcessDataTable+0xf4>)
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	3301      	adds	r3, #1
 8003d18:	617b      	str	r3, [r7, #20]
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	2b77      	cmp	r3, #119	; 0x77
 8003d1e:	ddcd      	ble.n	8003cbc <_ProcessDataTable+0x5c>
	}
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8003d20:	2300      	movs	r3, #0
 8003d22:	613b      	str	r3, [r7, #16]
 8003d24:	e00a      	b.n	8003d3c <_ProcessDataTable+0xdc>
	{
		aModdedDataTable[i] = tmpDataTable[i];
 8003d26:	4a0b      	ldr	r2, [pc, #44]	; (8003d54 <_ProcessDataTable+0xf4>)
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003d2e:	490a      	ldr	r1, [pc, #40]	; (8003d58 <_ProcessDataTable+0xf8>)
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	3301      	adds	r3, #1
 8003d3a:	613b      	str	r3, [r7, #16]
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	2b77      	cmp	r3, #119	; 0x77
 8003d40:	ddf1      	ble.n	8003d26 <_ProcessDataTable+0xc6>
	}
}
 8003d42:	bf00      	nop
 8003d44:	3724      	adds	r7, #36	; 0x24
 8003d46:	46bd      	mov	sp, r7
 8003d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4c:	4770      	bx	lr
 8003d4e:	bf00      	nop
 8003d50:	200001b0 	.word	0x200001b0
 8003d54:	200022bc 	.word	0x200022bc
 8003d58:	200020dc 	.word	0x200020dc

08003d5c <VPP_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ModifyOutput(uint16_t pEncoderValue)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	4603      	mov	r3, r0
 8003d64:	80fb      	strh	r3, [r7, #6]
	switch(pEncoderValue)
 8003d66:	88fb      	ldrh	r3, [r7, #6]
 8003d68:	f5b3 7fbd 	cmp.w	r3, #378	; 0x17a
 8003d6c:	f200 8476 	bhi.w	800465c <VPP_ModifyOutput+0x900>
 8003d70:	a201      	add	r2, pc, #4	; (adr r2, 8003d78 <VPP_ModifyOutput+0x1c>)
 8003d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d76:	bf00      	nop
 8003d78:	08004365 	.word	0x08004365
 8003d7c:	08004365 	.word	0x08004365
 8003d80:	08004365 	.word	0x08004365
 8003d84:	0800436d 	.word	0x0800436d
 8003d88:	0800436d 	.word	0x0800436d
 8003d8c:	0800436d 	.word	0x0800436d
 8003d90:	0800436d 	.word	0x0800436d
 8003d94:	08004375 	.word	0x08004375
 8003d98:	08004375 	.word	0x08004375
 8003d9c:	08004375 	.word	0x08004375
 8003da0:	08004375 	.word	0x08004375
 8003da4:	0800437d 	.word	0x0800437d
 8003da8:	0800437d 	.word	0x0800437d
 8003dac:	0800437d 	.word	0x0800437d
 8003db0:	0800437d 	.word	0x0800437d
 8003db4:	08004385 	.word	0x08004385
 8003db8:	08004385 	.word	0x08004385
 8003dbc:	08004385 	.word	0x08004385
 8003dc0:	08004385 	.word	0x08004385
 8003dc4:	0800438d 	.word	0x0800438d
 8003dc8:	0800438d 	.word	0x0800438d
 8003dcc:	0800438d 	.word	0x0800438d
 8003dd0:	0800438d 	.word	0x0800438d
 8003dd4:	08004395 	.word	0x08004395
 8003dd8:	08004395 	.word	0x08004395
 8003ddc:	08004395 	.word	0x08004395
 8003de0:	08004395 	.word	0x08004395
 8003de4:	0800439d 	.word	0x0800439d
 8003de8:	0800439d 	.word	0x0800439d
 8003dec:	0800439d 	.word	0x0800439d
 8003df0:	0800439d 	.word	0x0800439d
 8003df4:	080043a5 	.word	0x080043a5
 8003df8:	080043a5 	.word	0x080043a5
 8003dfc:	080043a5 	.word	0x080043a5
 8003e00:	080043a5 	.word	0x080043a5
 8003e04:	080043ad 	.word	0x080043ad
 8003e08:	080043ad 	.word	0x080043ad
 8003e0c:	080043ad 	.word	0x080043ad
 8003e10:	080043ad 	.word	0x080043ad
 8003e14:	080043b5 	.word	0x080043b5
 8003e18:	080043b5 	.word	0x080043b5
 8003e1c:	080043b5 	.word	0x080043b5
 8003e20:	080043b5 	.word	0x080043b5
 8003e24:	080043bd 	.word	0x080043bd
 8003e28:	080043bd 	.word	0x080043bd
 8003e2c:	080043bd 	.word	0x080043bd
 8003e30:	080043bd 	.word	0x080043bd
 8003e34:	080043c5 	.word	0x080043c5
 8003e38:	080043c5 	.word	0x080043c5
 8003e3c:	080043c5 	.word	0x080043c5
 8003e40:	080043c5 	.word	0x080043c5
 8003e44:	080043cd 	.word	0x080043cd
 8003e48:	080043cd 	.word	0x080043cd
 8003e4c:	080043cd 	.word	0x080043cd
 8003e50:	080043cd 	.word	0x080043cd
 8003e54:	080043d5 	.word	0x080043d5
 8003e58:	080043d5 	.word	0x080043d5
 8003e5c:	080043d5 	.word	0x080043d5
 8003e60:	080043d5 	.word	0x080043d5
 8003e64:	080043dd 	.word	0x080043dd
 8003e68:	080043dd 	.word	0x080043dd
 8003e6c:	080043dd 	.word	0x080043dd
 8003e70:	080043dd 	.word	0x080043dd
 8003e74:	080043e5 	.word	0x080043e5
 8003e78:	080043e5 	.word	0x080043e5
 8003e7c:	080043e5 	.word	0x080043e5
 8003e80:	080043e5 	.word	0x080043e5
 8003e84:	080043ed 	.word	0x080043ed
 8003e88:	080043ed 	.word	0x080043ed
 8003e8c:	080043ed 	.word	0x080043ed
 8003e90:	080043ed 	.word	0x080043ed
 8003e94:	080043f5 	.word	0x080043f5
 8003e98:	080043f5 	.word	0x080043f5
 8003e9c:	080043f5 	.word	0x080043f5
 8003ea0:	080043f5 	.word	0x080043f5
 8003ea4:	080043fd 	.word	0x080043fd
 8003ea8:	080043fd 	.word	0x080043fd
 8003eac:	080043fd 	.word	0x080043fd
 8003eb0:	080043fd 	.word	0x080043fd
 8003eb4:	08004405 	.word	0x08004405
 8003eb8:	08004405 	.word	0x08004405
 8003ebc:	08004405 	.word	0x08004405
 8003ec0:	08004405 	.word	0x08004405
 8003ec4:	0800440d 	.word	0x0800440d
 8003ec8:	0800440d 	.word	0x0800440d
 8003ecc:	0800440d 	.word	0x0800440d
 8003ed0:	0800440d 	.word	0x0800440d
 8003ed4:	08004415 	.word	0x08004415
 8003ed8:	08004415 	.word	0x08004415
 8003edc:	08004415 	.word	0x08004415
 8003ee0:	08004415 	.word	0x08004415
 8003ee4:	0800441d 	.word	0x0800441d
 8003ee8:	0800441d 	.word	0x0800441d
 8003eec:	0800441d 	.word	0x0800441d
 8003ef0:	0800441d 	.word	0x0800441d
 8003ef4:	08004425 	.word	0x08004425
 8003ef8:	08004425 	.word	0x08004425
 8003efc:	08004425 	.word	0x08004425
 8003f00:	08004425 	.word	0x08004425
 8003f04:	0800442d 	.word	0x0800442d
 8003f08:	0800442d 	.word	0x0800442d
 8003f0c:	0800442d 	.word	0x0800442d
 8003f10:	0800442d 	.word	0x0800442d
 8003f14:	08004435 	.word	0x08004435
 8003f18:	08004435 	.word	0x08004435
 8003f1c:	08004435 	.word	0x08004435
 8003f20:	08004435 	.word	0x08004435
 8003f24:	0800443d 	.word	0x0800443d
 8003f28:	0800443d 	.word	0x0800443d
 8003f2c:	0800443d 	.word	0x0800443d
 8003f30:	0800443d 	.word	0x0800443d
 8003f34:	08004445 	.word	0x08004445
 8003f38:	08004445 	.word	0x08004445
 8003f3c:	08004445 	.word	0x08004445
 8003f40:	08004445 	.word	0x08004445
 8003f44:	0800444d 	.word	0x0800444d
 8003f48:	0800444d 	.word	0x0800444d
 8003f4c:	0800444d 	.word	0x0800444d
 8003f50:	0800444d 	.word	0x0800444d
 8003f54:	08004455 	.word	0x08004455
 8003f58:	08004455 	.word	0x08004455
 8003f5c:	08004455 	.word	0x08004455
 8003f60:	08004455 	.word	0x08004455
 8003f64:	0800445d 	.word	0x0800445d
 8003f68:	0800445d 	.word	0x0800445d
 8003f6c:	0800445d 	.word	0x0800445d
 8003f70:	0800445d 	.word	0x0800445d
 8003f74:	08004465 	.word	0x08004465
 8003f78:	08004465 	.word	0x08004465
 8003f7c:	08004465 	.word	0x08004465
 8003f80:	08004465 	.word	0x08004465
 8003f84:	0800446d 	.word	0x0800446d
 8003f88:	0800446d 	.word	0x0800446d
 8003f8c:	0800446d 	.word	0x0800446d
 8003f90:	0800446d 	.word	0x0800446d
 8003f94:	08004475 	.word	0x08004475
 8003f98:	08004475 	.word	0x08004475
 8003f9c:	08004475 	.word	0x08004475
 8003fa0:	08004475 	.word	0x08004475
 8003fa4:	0800447d 	.word	0x0800447d
 8003fa8:	0800447d 	.word	0x0800447d
 8003fac:	0800447d 	.word	0x0800447d
 8003fb0:	0800447d 	.word	0x0800447d
 8003fb4:	08004485 	.word	0x08004485
 8003fb8:	08004485 	.word	0x08004485
 8003fbc:	08004485 	.word	0x08004485
 8003fc0:	08004485 	.word	0x08004485
 8003fc4:	0800448d 	.word	0x0800448d
 8003fc8:	0800448d 	.word	0x0800448d
 8003fcc:	0800448d 	.word	0x0800448d
 8003fd0:	0800448d 	.word	0x0800448d
 8003fd4:	08004495 	.word	0x08004495
 8003fd8:	08004495 	.word	0x08004495
 8003fdc:	08004495 	.word	0x08004495
 8003fe0:	08004495 	.word	0x08004495
 8003fe4:	0800449d 	.word	0x0800449d
 8003fe8:	0800449d 	.word	0x0800449d
 8003fec:	0800449d 	.word	0x0800449d
 8003ff0:	0800449d 	.word	0x0800449d
 8003ff4:	080044a5 	.word	0x080044a5
 8003ff8:	080044a5 	.word	0x080044a5
 8003ffc:	080044a5 	.word	0x080044a5
 8004000:	080044a5 	.word	0x080044a5
 8004004:	080044ad 	.word	0x080044ad
 8004008:	080044ad 	.word	0x080044ad
 800400c:	080044ad 	.word	0x080044ad
 8004010:	080044ad 	.word	0x080044ad
 8004014:	080044b5 	.word	0x080044b5
 8004018:	080044b5 	.word	0x080044b5
 800401c:	080044b5 	.word	0x080044b5
 8004020:	080044b5 	.word	0x080044b5
 8004024:	080044bd 	.word	0x080044bd
 8004028:	080044bd 	.word	0x080044bd
 800402c:	080044bd 	.word	0x080044bd
 8004030:	080044bd 	.word	0x080044bd
 8004034:	080044c5 	.word	0x080044c5
 8004038:	080044c5 	.word	0x080044c5
 800403c:	080044c5 	.word	0x080044c5
 8004040:	080044c5 	.word	0x080044c5
 8004044:	080044cd 	.word	0x080044cd
 8004048:	080044cd 	.word	0x080044cd
 800404c:	080044cd 	.word	0x080044cd
 8004050:	080044cd 	.word	0x080044cd
 8004054:	080044d5 	.word	0x080044d5
 8004058:	080044d5 	.word	0x080044d5
 800405c:	080044d5 	.word	0x080044d5
 8004060:	080044d5 	.word	0x080044d5
 8004064:	080044dd 	.word	0x080044dd
 8004068:	080044dd 	.word	0x080044dd
 800406c:	080044dd 	.word	0x080044dd
 8004070:	080044dd 	.word	0x080044dd
 8004074:	080044e5 	.word	0x080044e5
 8004078:	080044e5 	.word	0x080044e5
 800407c:	080044e5 	.word	0x080044e5
 8004080:	080044e5 	.word	0x080044e5
 8004084:	080044ed 	.word	0x080044ed
 8004088:	080044ed 	.word	0x080044ed
 800408c:	080044ed 	.word	0x080044ed
 8004090:	080044ed 	.word	0x080044ed
 8004094:	080044f5 	.word	0x080044f5
 8004098:	080044f5 	.word	0x080044f5
 800409c:	080044f5 	.word	0x080044f5
 80040a0:	080044f5 	.word	0x080044f5
 80040a4:	080044fd 	.word	0x080044fd
 80040a8:	080044fd 	.word	0x080044fd
 80040ac:	080044fd 	.word	0x080044fd
 80040b0:	080044fd 	.word	0x080044fd
 80040b4:	08004505 	.word	0x08004505
 80040b8:	08004505 	.word	0x08004505
 80040bc:	08004505 	.word	0x08004505
 80040c0:	08004505 	.word	0x08004505
 80040c4:	0800450d 	.word	0x0800450d
 80040c8:	0800450d 	.word	0x0800450d
 80040cc:	0800450d 	.word	0x0800450d
 80040d0:	0800450d 	.word	0x0800450d
 80040d4:	08004515 	.word	0x08004515
 80040d8:	08004515 	.word	0x08004515
 80040dc:	08004515 	.word	0x08004515
 80040e0:	08004515 	.word	0x08004515
 80040e4:	0800451d 	.word	0x0800451d
 80040e8:	0800451d 	.word	0x0800451d
 80040ec:	0800451d 	.word	0x0800451d
 80040f0:	0800451d 	.word	0x0800451d
 80040f4:	08004525 	.word	0x08004525
 80040f8:	08004525 	.word	0x08004525
 80040fc:	08004525 	.word	0x08004525
 8004100:	08004525 	.word	0x08004525
 8004104:	0800452d 	.word	0x0800452d
 8004108:	0800452d 	.word	0x0800452d
 800410c:	0800452d 	.word	0x0800452d
 8004110:	0800452d 	.word	0x0800452d
 8004114:	08004535 	.word	0x08004535
 8004118:	08004535 	.word	0x08004535
 800411c:	08004535 	.word	0x08004535
 8004120:	08004535 	.word	0x08004535
 8004124:	0800453d 	.word	0x0800453d
 8004128:	0800453d 	.word	0x0800453d
 800412c:	0800453d 	.word	0x0800453d
 8004130:	0800453d 	.word	0x0800453d
 8004134:	08004545 	.word	0x08004545
 8004138:	08004545 	.word	0x08004545
 800413c:	08004545 	.word	0x08004545
 8004140:	08004545 	.word	0x08004545
 8004144:	0800454d 	.word	0x0800454d
 8004148:	0800454d 	.word	0x0800454d
 800414c:	0800454d 	.word	0x0800454d
 8004150:	0800454d 	.word	0x0800454d
 8004154:	08004555 	.word	0x08004555
 8004158:	08004555 	.word	0x08004555
 800415c:	08004555 	.word	0x08004555
 8004160:	08004555 	.word	0x08004555
 8004164:	0800455d 	.word	0x0800455d
 8004168:	0800455d 	.word	0x0800455d
 800416c:	0800455d 	.word	0x0800455d
 8004170:	0800455d 	.word	0x0800455d
 8004174:	08004565 	.word	0x08004565
 8004178:	08004565 	.word	0x08004565
 800417c:	08004565 	.word	0x08004565
 8004180:	08004565 	.word	0x08004565
 8004184:	0800456d 	.word	0x0800456d
 8004188:	0800456d 	.word	0x0800456d
 800418c:	0800456d 	.word	0x0800456d
 8004190:	0800456d 	.word	0x0800456d
 8004194:	08004575 	.word	0x08004575
 8004198:	08004575 	.word	0x08004575
 800419c:	08004575 	.word	0x08004575
 80041a0:	08004575 	.word	0x08004575
 80041a4:	0800457d 	.word	0x0800457d
 80041a8:	0800457d 	.word	0x0800457d
 80041ac:	0800457d 	.word	0x0800457d
 80041b0:	0800457d 	.word	0x0800457d
 80041b4:	08004585 	.word	0x08004585
 80041b8:	08004585 	.word	0x08004585
 80041bc:	08004585 	.word	0x08004585
 80041c0:	08004585 	.word	0x08004585
 80041c4:	0800458d 	.word	0x0800458d
 80041c8:	0800458d 	.word	0x0800458d
 80041cc:	0800458d 	.word	0x0800458d
 80041d0:	0800458d 	.word	0x0800458d
 80041d4:	08004595 	.word	0x08004595
 80041d8:	08004595 	.word	0x08004595
 80041dc:	08004595 	.word	0x08004595
 80041e0:	08004595 	.word	0x08004595
 80041e4:	0800459d 	.word	0x0800459d
 80041e8:	0800459d 	.word	0x0800459d
 80041ec:	0800459d 	.word	0x0800459d
 80041f0:	0800459d 	.word	0x0800459d
 80041f4:	080045a5 	.word	0x080045a5
 80041f8:	080045a5 	.word	0x080045a5
 80041fc:	080045a5 	.word	0x080045a5
 8004200:	080045a5 	.word	0x080045a5
 8004204:	080045ad 	.word	0x080045ad
 8004208:	080045ad 	.word	0x080045ad
 800420c:	080045ad 	.word	0x080045ad
 8004210:	080045ad 	.word	0x080045ad
 8004214:	080045b5 	.word	0x080045b5
 8004218:	080045b5 	.word	0x080045b5
 800421c:	080045b5 	.word	0x080045b5
 8004220:	080045b5 	.word	0x080045b5
 8004224:	080045bd 	.word	0x080045bd
 8004228:	080045bd 	.word	0x080045bd
 800422c:	080045bd 	.word	0x080045bd
 8004230:	080045bd 	.word	0x080045bd
 8004234:	080045c5 	.word	0x080045c5
 8004238:	080045c5 	.word	0x080045c5
 800423c:	080045c5 	.word	0x080045c5
 8004240:	080045c5 	.word	0x080045c5
 8004244:	080045cd 	.word	0x080045cd
 8004248:	080045cd 	.word	0x080045cd
 800424c:	080045cd 	.word	0x080045cd
 8004250:	080045cd 	.word	0x080045cd
 8004254:	080045d5 	.word	0x080045d5
 8004258:	080045d5 	.word	0x080045d5
 800425c:	080045d5 	.word	0x080045d5
 8004260:	080045d5 	.word	0x080045d5
 8004264:	080045dd 	.word	0x080045dd
 8004268:	080045dd 	.word	0x080045dd
 800426c:	080045dd 	.word	0x080045dd
 8004270:	080045dd 	.word	0x080045dd
 8004274:	080045e5 	.word	0x080045e5
 8004278:	080045e5 	.word	0x080045e5
 800427c:	080045e5 	.word	0x080045e5
 8004280:	080045e5 	.word	0x080045e5
 8004284:	080045ed 	.word	0x080045ed
 8004288:	080045ed 	.word	0x080045ed
 800428c:	080045ed 	.word	0x080045ed
 8004290:	080045ed 	.word	0x080045ed
 8004294:	080045f5 	.word	0x080045f5
 8004298:	080045f5 	.word	0x080045f5
 800429c:	080045f5 	.word	0x080045f5
 80042a0:	080045f5 	.word	0x080045f5
 80042a4:	080045fd 	.word	0x080045fd
 80042a8:	080045fd 	.word	0x080045fd
 80042ac:	080045fd 	.word	0x080045fd
 80042b0:	080045fd 	.word	0x080045fd
 80042b4:	08004605 	.word	0x08004605
 80042b8:	08004605 	.word	0x08004605
 80042bc:	08004605 	.word	0x08004605
 80042c0:	08004605 	.word	0x08004605
 80042c4:	0800460d 	.word	0x0800460d
 80042c8:	0800460d 	.word	0x0800460d
 80042cc:	0800460d 	.word	0x0800460d
 80042d0:	0800460d 	.word	0x0800460d
 80042d4:	08004615 	.word	0x08004615
 80042d8:	08004615 	.word	0x08004615
 80042dc:	08004615 	.word	0x08004615
 80042e0:	08004615 	.word	0x08004615
 80042e4:	0800461d 	.word	0x0800461d
 80042e8:	0800461d 	.word	0x0800461d
 80042ec:	0800461d 	.word	0x0800461d
 80042f0:	0800461d 	.word	0x0800461d
 80042f4:	08004625 	.word	0x08004625
 80042f8:	08004625 	.word	0x08004625
 80042fc:	08004625 	.word	0x08004625
 8004300:	08004625 	.word	0x08004625
 8004304:	0800462d 	.word	0x0800462d
 8004308:	0800462d 	.word	0x0800462d
 800430c:	0800462d 	.word	0x0800462d
 8004310:	0800462d 	.word	0x0800462d
 8004314:	08004635 	.word	0x08004635
 8004318:	08004635 	.word	0x08004635
 800431c:	08004635 	.word	0x08004635
 8004320:	08004635 	.word	0x08004635
 8004324:	0800463d 	.word	0x0800463d
 8004328:	0800463d 	.word	0x0800463d
 800432c:	0800463d 	.word	0x0800463d
 8004330:	0800463d 	.word	0x0800463d
 8004334:	08004645 	.word	0x08004645
 8004338:	08004645 	.word	0x08004645
 800433c:	08004645 	.word	0x08004645
 8004340:	08004645 	.word	0x08004645
 8004344:	0800464d 	.word	0x0800464d
 8004348:	0800464d 	.word	0x0800464d
 800434c:	0800464d 	.word	0x0800464d
 8004350:	0800464d 	.word	0x0800464d
 8004354:	08004655 	.word	0x08004655
 8004358:	08004655 	.word	0x08004655
 800435c:	08004655 	.word	0x08004655
 8004360:	08004655 	.word	0x08004655
	{
		case 0	:
		case 1	:
		case 2	:
			VPP_ApplyPreset_Fast( VPP01 );
 8004364:	2000      	movs	r0, #0
 8004366:	f7ff fc4d 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800436a:	e178      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 3	:
		case 4	:
		case 5	:
		case 6	:
			VPP_ApplyPreset_Fast( VPP02	);
 800436c:	2001      	movs	r0, #1
 800436e:	f7ff fc49 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004372:	e174      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 7	:
		case 8	:
		case 9	:
		case 10	:
			VPP_ApplyPreset_Fast( VPP03	);
 8004374:	2002      	movs	r0, #2
 8004376:	f7ff fc45 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800437a:	e170      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 11	:
		case 12	:
		case 13	:
		case 14	:
			VPP_ApplyPreset_Fast( VPP04	);
 800437c:	2003      	movs	r0, #3
 800437e:	f7ff fc41 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004382:	e16c      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 15	:
		case 16	:
		case 17	:
		case 18	:
			VPP_ApplyPreset_Fast( VPP05	);
 8004384:	2004      	movs	r0, #4
 8004386:	f7ff fc3d 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800438a:	e168      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 19	:
		case 20	:
		case 21	:
		case 22	:
			VPP_ApplyPreset_Fast( VPP06	);
 800438c:	2005      	movs	r0, #5
 800438e:	f7ff fc39 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004392:	e164      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 23	:
		case 24	:
		case 25	:
		case 26	:
			VPP_ApplyPreset_Fast( VPP07	);
 8004394:	2006      	movs	r0, #6
 8004396:	f7ff fc35 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800439a:	e160      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 27	:
		case 28	:
		case 29	:
		case 30	:
			VPP_ApplyPreset_Fast( VPP08	);
 800439c:	2007      	movs	r0, #7
 800439e:	f7ff fc31 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80043a2:	e15c      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 31	:
		case 32	:
		case 33	:
		case 34	:
			VPP_ApplyPreset_Fast( VPP09	);
 80043a4:	2008      	movs	r0, #8
 80043a6:	f7ff fc2d 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80043aa:	e158      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 35	:
		case 36	:
		case 37	:
		case 38	:
			VPP_ApplyPreset_Fast( VPP10	);
 80043ac:	2009      	movs	r0, #9
 80043ae:	f7ff fc29 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80043b2:	e154      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 39	:
		case 40	:
		case 41	:
		case 42	:
			VPP_ApplyPreset_Fast( VPP11	);
 80043b4:	200a      	movs	r0, #10
 80043b6:	f7ff fc25 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80043ba:	e150      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 43	:
		case 44	:
		case 45	:
		case 46	:
			VPP_ApplyPreset_Fast( VPP12	);
 80043bc:	200b      	movs	r0, #11
 80043be:	f7ff fc21 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80043c2:	e14c      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 47	:
		case 48	:
		case 49	:
		case 50	:
			VPP_ApplyPreset_Fast( VPP13	);
 80043c4:	200c      	movs	r0, #12
 80043c6:	f7ff fc1d 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80043ca:	e148      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 51	:
		case 52	:
		case 53	:
		case 54	:
			VPP_ApplyPreset_Fast( VPP14	);
 80043cc:	200d      	movs	r0, #13
 80043ce:	f7ff fc19 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80043d2:	e144      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 55	:
		case 56	:
		case 57	:
		case 58	:
			VPP_ApplyPreset_Fast( VPP15	);
 80043d4:	200e      	movs	r0, #14
 80043d6:	f7ff fc15 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80043da:	e140      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 59	:
		case 60	:
		case 61	:
		case 62	:
			VPP_ApplyPreset_Fast( VPP16	);
 80043dc:	200f      	movs	r0, #15
 80043de:	f7ff fc11 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80043e2:	e13c      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 63	:
		case 64	:
		case 65	:
		case 66	:
			VPP_ApplyPreset_Fast( VPP17	);
 80043e4:	2010      	movs	r0, #16
 80043e6:	f7ff fc0d 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80043ea:	e138      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 67	:
		case 68	:
		case 69	:
		case 70	:
			VPP_ApplyPreset_Fast( VPP18	);
 80043ec:	2011      	movs	r0, #17
 80043ee:	f7ff fc09 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80043f2:	e134      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 71	:
		case 72	:
		case 73	:
		case 74	:
			VPP_ApplyPreset_Fast( VPP19	);
 80043f4:	2012      	movs	r0, #18
 80043f6:	f7ff fc05 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80043fa:	e130      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 75	:
		case 76	:
		case 77	:
		case 78	:
			VPP_ApplyPreset_Fast( VPP20	);
 80043fc:	2013      	movs	r0, #19
 80043fe:	f7ff fc01 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004402:	e12c      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 79	:
		case 80	:
		case 81	:
		case 82	:
			VPP_ApplyPreset_Fast( VPP21	);
 8004404:	2014      	movs	r0, #20
 8004406:	f7ff fbfd 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800440a:	e128      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 83	:
		case 84	:
		case 85	:
		case 86	:
			VPP_ApplyPreset_Fast( VPP22	);
 800440c:	2015      	movs	r0, #21
 800440e:	f7ff fbf9 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004412:	e124      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 87	:
		case 88	:
		case 89	:
		case 90	:
			VPP_ApplyPreset_Fast( VPP23	);
 8004414:	2016      	movs	r0, #22
 8004416:	f7ff fbf5 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800441a:	e120      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 91	:
		case 92	:
		case 93	:
		case 94	:
			VPP_ApplyPreset_Fast( VPP24	);
 800441c:	2017      	movs	r0, #23
 800441e:	f7ff fbf1 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004422:	e11c      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 95	:
		case 96	:
		case 97	:
		case 98	:
			VPP_ApplyPreset_Fast( VPP25	);
 8004424:	2018      	movs	r0, #24
 8004426:	f7ff fbed 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800442a:	e118      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 99		:
		case 100	:
		case 101	:
		case 102	:
			VPP_ApplyPreset_Fast( VPP26	);
 800442c:	2019      	movs	r0, #25
 800442e:	f7ff fbe9 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004432:	e114      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 103	:
		case 104	:
		case 105	:
		case 106	:
			VPP_ApplyPreset_Fast( VPP27	);
 8004434:	201a      	movs	r0, #26
 8004436:	f7ff fbe5 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800443a:	e110      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 107	:
		case 108	:
		case 109	:
		case 110	:
			VPP_ApplyPreset_Fast( VPP28	);
 800443c:	201b      	movs	r0, #27
 800443e:	f7ff fbe1 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004442:	e10c      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 111	:
		case 112	:
		case 113	:
		case 114	:
			VPP_ApplyPreset_Fast( VPP29	);
 8004444:	201c      	movs	r0, #28
 8004446:	f7ff fbdd 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800444a:	e108      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 115	:
		case 116	:
		case 117	:
		case 118	:
			VPP_ApplyPreset_Fast( VPP30	);
 800444c:	201d      	movs	r0, #29
 800444e:	f7ff fbd9 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004452:	e104      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 119	:
		case 120	:
		case 121	:
		case 122	:
			VPP_ApplyPreset_Fast( VPP31	);
 8004454:	201e      	movs	r0, #30
 8004456:	f7ff fbd5 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800445a:	e100      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 123	:
		case 124	:
		case 125	:
		case 126	:
			VPP_ApplyPreset_Fast( VPP32	);
 800445c:	201f      	movs	r0, #31
 800445e:	f7ff fbd1 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004462:	e0fc      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 127	:
		case 128	:
		case 129	:
		case 130	:
			VPP_ApplyPreset_Fast( VPP33	);
 8004464:	2020      	movs	r0, #32
 8004466:	f7ff fbcd 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800446a:	e0f8      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 131	:
		case 132	:
		case 133	:
		case 134	:
			VPP_ApplyPreset_Fast( VPP34	);
 800446c:	2021      	movs	r0, #33	; 0x21
 800446e:	f7ff fbc9 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004472:	e0f4      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 135	:
		case 136	:
		case 137	:
		case 138	:
			VPP_ApplyPreset_Fast( VPP35	);
 8004474:	2022      	movs	r0, #34	; 0x22
 8004476:	f7ff fbc5 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800447a:	e0f0      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 139	:
		case 140	:
		case 141	:
		case 142	:
			VPP_ApplyPreset_Fast( VPP36	);
 800447c:	2023      	movs	r0, #35	; 0x23
 800447e:	f7ff fbc1 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004482:	e0ec      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 143	:
		case 144	:
		case 145	:
		case 146	:
			VPP_ApplyPreset_Fast( VPP37	);
 8004484:	2024      	movs	r0, #36	; 0x24
 8004486:	f7ff fbbd 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800448a:	e0e8      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 147	:
		case 148	:
		case 149	:
		case 150	:
			VPP_ApplyPreset_Fast( VPP38	);
 800448c:	2025      	movs	r0, #37	; 0x25
 800448e:	f7ff fbb9 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004492:	e0e4      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 151	:
		case 152	:
		case 153	:
		case 154	:
			VPP_ApplyPreset_Fast( VPP39	);
 8004494:	2026      	movs	r0, #38	; 0x26
 8004496:	f7ff fbb5 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800449a:	e0e0      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 155	:
		case 156	:
		case 157	:
		case 158	:
			VPP_ApplyPreset_Fast( VPP40	);
 800449c:	2027      	movs	r0, #39	; 0x27
 800449e:	f7ff fbb1 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80044a2:	e0dc      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 159	:
		case 160	:
		case 161	:
		case 162	:
			VPP_ApplyPreset_Fast( VPP41	);
 80044a4:	2028      	movs	r0, #40	; 0x28
 80044a6:	f7ff fbad 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80044aa:	e0d8      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 163	:
		case 164	:
		case 165	:
		case 166	:
			VPP_ApplyPreset_Fast( VPP42	);
 80044ac:	2029      	movs	r0, #41	; 0x29
 80044ae:	f7ff fba9 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80044b2:	e0d4      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 167	:
		case 168	:
		case 169	:
		case 170	:
			VPP_ApplyPreset_Fast( VPP43	);
 80044b4:	202a      	movs	r0, #42	; 0x2a
 80044b6:	f7ff fba5 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80044ba:	e0d0      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 171	:
		case 172	:
		case 173	:
		case 174	:
			VPP_ApplyPreset_Fast( VPP44	);
 80044bc:	202b      	movs	r0, #43	; 0x2b
 80044be:	f7ff fba1 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80044c2:	e0cc      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 175	:
		case 176	:
		case 177	:
		case 178	:
			VPP_ApplyPreset_Fast( VPP45	);
 80044c4:	202c      	movs	r0, #44	; 0x2c
 80044c6:	f7ff fb9d 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80044ca:	e0c8      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 179	:
		case 180	:
		case 181	:
		case 182	:
			VPP_ApplyPreset_Fast( VPP46	);
 80044cc:	202d      	movs	r0, #45	; 0x2d
 80044ce:	f7ff fb99 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80044d2:	e0c4      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 183	:
		case 184	:
		case 185	:
		case 186	:
			VPP_ApplyPreset_Fast( VPP47	);
 80044d4:	202e      	movs	r0, #46	; 0x2e
 80044d6:	f7ff fb95 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80044da:	e0c0      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 187	:
		case 188	:
		case 189	:
		case 190	:
			VPP_ApplyPreset_Fast( VPP48	);
 80044dc:	202f      	movs	r0, #47	; 0x2f
 80044de:	f7ff fb91 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80044e2:	e0bc      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 191	:
		case 192	:
		case 193	:
		case 194	:
			VPP_ApplyPreset_Fast( VPP49	);
 80044e4:	2030      	movs	r0, #48	; 0x30
 80044e6:	f7ff fb8d 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80044ea:	e0b8      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 195	:
		case 196	:
		case 197	:
		case 198	:
			VPP_ApplyPreset_Fast( VPP50	);
 80044ec:	2031      	movs	r0, #49	; 0x31
 80044ee:	f7ff fb89 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80044f2:	e0b4      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 199	:
		case 200	:
		case 201	:
		case 202	:
			VPP_ApplyPreset_Fast( VPP51	);
 80044f4:	2032      	movs	r0, #50	; 0x32
 80044f6:	f7ff fb85 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80044fa:	e0b0      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 203	:
		case 204	:
		case 205	:
		case 206	:
			VPP_ApplyPreset_Fast( VPP52	);
 80044fc:	2033      	movs	r0, #51	; 0x33
 80044fe:	f7ff fb81 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004502:	e0ac      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 207	:
		case 208	:
		case 209	:
		case 210	:
			VPP_ApplyPreset_Fast( VPP53	);
 8004504:	2034      	movs	r0, #52	; 0x34
 8004506:	f7ff fb7d 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800450a:	e0a8      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 211	:
		case 212	:
		case 213	:
		case 214	:
			VPP_ApplyPreset_Fast( VPP54	);
 800450c:	2035      	movs	r0, #53	; 0x35
 800450e:	f7ff fb79 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004512:	e0a4      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 215	:
		case 216	:
		case 217	:
		case 218	:
			VPP_ApplyPreset_Fast( VPP55	);
 8004514:	2036      	movs	r0, #54	; 0x36
 8004516:	f7ff fb75 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800451a:	e0a0      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 219	:
		case 220	:
		case 221	:
		case 222	:
			VPP_ApplyPreset_Fast( VPP56	);
 800451c:	2037      	movs	r0, #55	; 0x37
 800451e:	f7ff fb71 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004522:	e09c      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 223	:
		case 224	:
		case 225	:
		case 226	:
			VPP_ApplyPreset_Fast( VPP57	);
 8004524:	2038      	movs	r0, #56	; 0x38
 8004526:	f7ff fb6d 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800452a:	e098      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 227	:
		case 228	:
		case 229	:
		case 230	:
			VPP_ApplyPreset_Fast( VPP58	);
 800452c:	2039      	movs	r0, #57	; 0x39
 800452e:	f7ff fb69 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004532:	e094      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 231	:
		case 232	:
		case 233	:
		case 234	:
			VPP_ApplyPreset_Fast( VPP59	);
 8004534:	203a      	movs	r0, #58	; 0x3a
 8004536:	f7ff fb65 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800453a:	e090      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 235	:
		case 236	:
		case 237	:
		case 238	:
			VPP_ApplyPreset_Fast( VPP60	);
 800453c:	203b      	movs	r0, #59	; 0x3b
 800453e:	f7ff fb61 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004542:	e08c      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 239	:
		case 240	:
		case 241	:
		case 242	:
			VPP_ApplyPreset_Fast( VPP61	);
 8004544:	203c      	movs	r0, #60	; 0x3c
 8004546:	f7ff fb5d 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800454a:	e088      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 243	:
		case 244	:
		case 245	:
		case 246	:
			VPP_ApplyPreset_Fast( VPP62	);
 800454c:	203d      	movs	r0, #61	; 0x3d
 800454e:	f7ff fb59 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004552:	e084      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 247	:
		case 248	:
		case 249	:
		case 250	:
			VPP_ApplyPreset_Fast( VPP63	);
 8004554:	203e      	movs	r0, #62	; 0x3e
 8004556:	f7ff fb55 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800455a:	e080      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 251	:
		case 252	:
		case 253	:
		case 254	:
			VPP_ApplyPreset_Fast( VPP64	);
 800455c:	203f      	movs	r0, #63	; 0x3f
 800455e:	f7ff fb51 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004562:	e07c      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 255	:
		case 256	:
		case 257	:
		case 258	:
			VPP_ApplyPreset_Fast( VPP65	);
 8004564:	2040      	movs	r0, #64	; 0x40
 8004566:	f7ff fb4d 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800456a:	e078      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 259	:
		case 260	:
		case 261	:
		case 262	:
			VPP_ApplyPreset_Fast( VPP66	);
 800456c:	2041      	movs	r0, #65	; 0x41
 800456e:	f7ff fb49 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004572:	e074      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 263	:
		case 264	:
		case 265	:
		case 266	:
			VPP_ApplyPreset_Fast( VPP67	);
 8004574:	2042      	movs	r0, #66	; 0x42
 8004576:	f7ff fb45 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800457a:	e070      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 267	:
		case 268	:
		case 269	:
		case 270	:
			VPP_ApplyPreset_Fast( VPP68	);
 800457c:	2043      	movs	r0, #67	; 0x43
 800457e:	f7ff fb41 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004582:	e06c      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 271	:
		case 272	:
		case 273	:
		case 274	:
			VPP_ApplyPreset_Fast( VPP69	);
 8004584:	2044      	movs	r0, #68	; 0x44
 8004586:	f7ff fb3d 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800458a:	e068      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 275	:
		case 276	:
		case 277	:
		case 278	:
			VPP_ApplyPreset_Fast( VPP70	);
 800458c:	2045      	movs	r0, #69	; 0x45
 800458e:	f7ff fb39 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004592:	e064      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 279	:
		case 280	:
		case 281	:
		case 282	:
			VPP_ApplyPreset_Fast( VPP71	);
 8004594:	2046      	movs	r0, #70	; 0x46
 8004596:	f7ff fb35 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800459a:	e060      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 283	:
		case 284	:
		case 285	:
		case 286	:
			VPP_ApplyPreset_Fast( VPP72	);
 800459c:	2047      	movs	r0, #71	; 0x47
 800459e:	f7ff fb31 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80045a2:	e05c      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 287	:
		case 288	:
		case 289	:
		case 290	:
			VPP_ApplyPreset_Fast( VPP73	);
 80045a4:	2048      	movs	r0, #72	; 0x48
 80045a6:	f7ff fb2d 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80045aa:	e058      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 291	:
		case 292	:
		case 293	:
		case 294	:
			VPP_ApplyPreset_Fast( VPP74	);
 80045ac:	2049      	movs	r0, #73	; 0x49
 80045ae:	f7ff fb29 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80045b2:	e054      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 295	:
		case 296	:
		case 297	:
		case 298	:
			VPP_ApplyPreset_Fast( VPP75	);
 80045b4:	204a      	movs	r0, #74	; 0x4a
 80045b6:	f7ff fb25 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80045ba:	e050      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 299	:
		case 300	:
		case 301	:
		case 302	:
			VPP_ApplyPreset_Fast( VPP76	);
 80045bc:	204b      	movs	r0, #75	; 0x4b
 80045be:	f7ff fb21 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80045c2:	e04c      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 303	:
		case 304	:
		case 305	:
		case 306	:
			VPP_ApplyPreset_Fast( VPP77	);
 80045c4:	204c      	movs	r0, #76	; 0x4c
 80045c6:	f7ff fb1d 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80045ca:	e048      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 307	:
		case 308	:
		case 309	:
		case 310	:
			VPP_ApplyPreset_Fast( VPP78	);
 80045cc:	204d      	movs	r0, #77	; 0x4d
 80045ce:	f7ff fb19 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80045d2:	e044      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 311	:
		case 312	:
		case 313	:
		case 314	:
			VPP_ApplyPreset_Fast( VPP79	);
 80045d4:	204e      	movs	r0, #78	; 0x4e
 80045d6:	f7ff fb15 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80045da:	e040      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 315	:
		case 316	:
		case 317	:
		case 318	:
			VPP_ApplyPreset_Fast( VPP80	);
 80045dc:	204f      	movs	r0, #79	; 0x4f
 80045de:	f7ff fb11 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80045e2:	e03c      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 319	:
		case 320	:
		case 321	:
		case 322	:
			VPP_ApplyPreset_Fast( VPP81	);
 80045e4:	2050      	movs	r0, #80	; 0x50
 80045e6:	f7ff fb0d 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80045ea:	e038      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 323	:
		case 324	:
		case 325	:
		case 326	:
			VPP_ApplyPreset_Fast( VPP82	);
 80045ec:	2051      	movs	r0, #81	; 0x51
 80045ee:	f7ff fb09 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80045f2:	e034      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 327	:
		case 328	:
		case 329	:
		case 330	:
			VPP_ApplyPreset_Fast( VPP83	);
 80045f4:	2052      	movs	r0, #82	; 0x52
 80045f6:	f7ff fb05 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 80045fa:	e030      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 331	:
		case 332	:
		case 333	:
		case 334	:
			VPP_ApplyPreset_Fast( VPP84	);
 80045fc:	2053      	movs	r0, #83	; 0x53
 80045fe:	f7ff fb01 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004602:	e02c      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 335	:
		case 336	:
		case 337	:
		case 338	:
			VPP_ApplyPreset_Fast( VPP85	);
 8004604:	2054      	movs	r0, #84	; 0x54
 8004606:	f7ff fafd 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800460a:	e028      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 339	:
		case 340	:
		case 341	:
		case 342	:
			VPP_ApplyPreset_Fast( VPP86	);
 800460c:	2055      	movs	r0, #85	; 0x55
 800460e:	f7ff faf9 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004612:	e024      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 343	:
		case 344	:
		case 345	:
		case 346	:
			VPP_ApplyPreset_Fast( VPP87	);
 8004614:	2056      	movs	r0, #86	; 0x56
 8004616:	f7ff faf5 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800461a:	e020      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 347	:
		case 348	:
		case 349	:
		case 350	:
			VPP_ApplyPreset_Fast( VPP88	);
 800461c:	2057      	movs	r0, #87	; 0x57
 800461e:	f7ff faf1 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004622:	e01c      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 351	:
		case 352	:
		case 353	:
		case 354	:
			VPP_ApplyPreset_Fast( VPP89	);
 8004624:	2058      	movs	r0, #88	; 0x58
 8004626:	f7ff faed 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800462a:	e018      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 355	:
		case 356	:
		case 357	:
		case 358	:
			VPP_ApplyPreset_Fast( VPP90	);
 800462c:	2059      	movs	r0, #89	; 0x59
 800462e:	f7ff fae9 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004632:	e014      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 359	:
		case 360	:
		case 361	:
		case 362	:
			VPP_ApplyPreset_Fast( VPP91	);
 8004634:	205a      	movs	r0, #90	; 0x5a
 8004636:	f7ff fae5 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800463a:	e010      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 363	:
		case 364	:
		case 365	:
		case 366	:
			VPP_ApplyPreset_Fast( VPP92	);
 800463c:	205b      	movs	r0, #91	; 0x5b
 800463e:	f7ff fae1 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004642:	e00c      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 367	:
		case 368	:
		case 369	:
		case 370	:
			VPP_ApplyPreset_Fast( VPP93	);
 8004644:	205c      	movs	r0, #92	; 0x5c
 8004646:	f7ff fadd 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800464a:	e008      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 371	:
		case 372	:
		case 373	:
		case 374	:
			VPP_ApplyPreset_Fast( VPP94	);
 800464c:	205d      	movs	r0, #93	; 0x5d
 800464e:	f7ff fad9 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 8004652:	e004      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 375	:
		case 376	:
		case 377	:
		case 378	:
			VPP_ApplyPreset_Fast( VPP95	);
 8004654:	205e      	movs	r0, #94	; 0x5e
 8004656:	f7ff fad5 	bl	8003c04 <VPP_ApplyPreset_Fast>
			break;
 800465a:	e000      	b.n	800465e <VPP_ModifyOutput+0x902>
		case 390	:
			VPP_ApplyPreset_Fast( VPP98	);
			break;
*/
		default:
			break;
 800465c:	bf00      	nop
	}
}
 800465e:	bf00      	nop
 8004660:	3708      	adds	r7, #8
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop

08004668 <VPP_GetVppPresetObject>:
 *	@param None
 *	@retval pointer to VppEncoderPreset_t struct
 *
 */
VppEncoderPreset_t * VPP_GetVppPresetObject()
{
 8004668:	b480      	push	{r7}
 800466a:	af00      	add	r7, sp, #0
	return pVppEncoderPreset;
 800466c:	4b03      	ldr	r3, [pc, #12]	; (800467c <VPP_GetVppPresetObject+0x14>)
 800466e:	681b      	ldr	r3, [r3, #0]
}
 8004670:	4618      	mov	r0, r3
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr
 800467a:	bf00      	nop
 800467c:	20000c5c 	.word	0x20000c5c

08004680 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b08c      	sub	sp, #48	; 0x30
 8004684:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8004686:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800468a:	2200      	movs	r2, #0
 800468c:	601a      	str	r2, [r3, #0]
 800468e:	605a      	str	r2, [r3, #4]
 8004690:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004692:	1d3b      	adds	r3, r7, #4
 8004694:	2220      	movs	r2, #32
 8004696:	2100      	movs	r1, #0
 8004698:	4618      	mov	r0, r3
 800469a:	f008 f94b 	bl	800c934 <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 800469e:	4b32      	ldr	r3, [pc, #200]	; (8004768 <MX_ADC1_Init+0xe8>)
 80046a0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80046a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80046a6:	4b30      	ldr	r3, [pc, #192]	; (8004768 <MX_ADC1_Init+0xe8>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80046ac:	4b2e      	ldr	r3, [pc, #184]	; (8004768 <MX_ADC1_Init+0xe8>)
 80046ae:	2200      	movs	r2, #0
 80046b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80046b2:	4b2d      	ldr	r3, [pc, #180]	; (8004768 <MX_ADC1_Init+0xe8>)
 80046b4:	2200      	movs	r2, #0
 80046b6:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80046b8:	4b2b      	ldr	r3, [pc, #172]	; (8004768 <MX_ADC1_Init+0xe8>)
 80046ba:	2200      	movs	r2, #0
 80046bc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80046be:	4b2a      	ldr	r3, [pc, #168]	; (8004768 <MX_ADC1_Init+0xe8>)
 80046c0:	2200      	movs	r2, #0
 80046c2:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80046c4:	4b28      	ldr	r3, [pc, #160]	; (8004768 <MX_ADC1_Init+0xe8>)
 80046c6:	2204      	movs	r2, #4
 80046c8:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80046ca:	4b27      	ldr	r3, [pc, #156]	; (8004768 <MX_ADC1_Init+0xe8>)
 80046cc:	2200      	movs	r2, #0
 80046ce:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80046d0:	4b25      	ldr	r3, [pc, #148]	; (8004768 <MX_ADC1_Init+0xe8>)
 80046d2:	2201      	movs	r2, #1
 80046d4:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80046d6:	4b24      	ldr	r3, [pc, #144]	; (8004768 <MX_ADC1_Init+0xe8>)
 80046d8:	2201      	movs	r2, #1
 80046da:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80046dc:	4b22      	ldr	r3, [pc, #136]	; (8004768 <MX_ADC1_Init+0xe8>)
 80046de:	2200      	movs	r2, #0
 80046e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80046e4:	4b20      	ldr	r3, [pc, #128]	; (8004768 <MX_ADC1_Init+0xe8>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80046ea:	4b1f      	ldr	r3, [pc, #124]	; (8004768 <MX_ADC1_Init+0xe8>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80046f0:	4b1d      	ldr	r3, [pc, #116]	; (8004768 <MX_ADC1_Init+0xe8>)
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80046f8:	4b1b      	ldr	r3, [pc, #108]	; (8004768 <MX_ADC1_Init+0xe8>)
 80046fa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80046fe:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8004700:	4b19      	ldr	r3, [pc, #100]	; (8004768 <MX_ADC1_Init+0xe8>)
 8004702:	2200      	movs	r2, #0
 8004704:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004708:	4817      	ldr	r0, [pc, #92]	; (8004768 <MX_ADC1_Init+0xe8>)
 800470a:	f001 ffd7 	bl	80066bc <HAL_ADC_Init>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d001      	beq.n	8004718 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8004714:	f000 ff2c 	bl	8005570 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004718:	2300      	movs	r3, #0
 800471a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800471c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004720:	4619      	mov	r1, r3
 8004722:	4811      	ldr	r0, [pc, #68]	; (8004768 <MX_ADC1_Init+0xe8>)
 8004724:	f002 fd60 	bl	80071e8 <HAL_ADCEx_MultiModeConfigChannel>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d001      	beq.n	8004732 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800472e:	f000 ff1f 	bl	8005570 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8004732:	4b0e      	ldr	r3, [pc, #56]	; (800476c <MX_ADC1_Init+0xec>)
 8004734:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004736:	2306      	movs	r3, #6
 8004738:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800473a:	2300      	movs	r3, #0
 800473c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800473e:	237f      	movs	r3, #127	; 0x7f
 8004740:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004742:	2304      	movs	r3, #4
 8004744:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004746:	2300      	movs	r3, #0
 8004748:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800474a:	1d3b      	adds	r3, r7, #4
 800474c:	4619      	mov	r1, r3
 800474e:	4806      	ldr	r0, [pc, #24]	; (8004768 <MX_ADC1_Init+0xe8>)
 8004750:	f002 f974 	bl	8006a3c <HAL_ADC_ConfigChannel>
 8004754:	4603      	mov	r3, r0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d001      	beq.n	800475e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800475a:	f000 ff09 	bl	8005570 <Error_Handler>
  }

}
 800475e:	bf00      	nop
 8004760:	3730      	adds	r7, #48	; 0x30
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	2000249c 	.word	0x2000249c
 800476c:	0c900008 	.word	0x0c900008

08004770 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b08a      	sub	sp, #40	; 0x28
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004778:	f107 0314 	add.w	r3, r7, #20
 800477c:	2200      	movs	r2, #0
 800477e:	601a      	str	r2, [r3, #0]
 8004780:	605a      	str	r2, [r3, #4]
 8004782:	609a      	str	r2, [r3, #8]
 8004784:	60da      	str	r2, [r3, #12]
 8004786:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004790:	d14f      	bne.n	8004832 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004792:	4b2a      	ldr	r3, [pc, #168]	; (800483c <HAL_ADC_MspInit+0xcc>)
 8004794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004796:	4a29      	ldr	r2, [pc, #164]	; (800483c <HAL_ADC_MspInit+0xcc>)
 8004798:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800479c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800479e:	4b27      	ldr	r3, [pc, #156]	; (800483c <HAL_ADC_MspInit+0xcc>)
 80047a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80047a6:	613b      	str	r3, [r7, #16]
 80047a8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047aa:	4b24      	ldr	r3, [pc, #144]	; (800483c <HAL_ADC_MspInit+0xcc>)
 80047ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ae:	4a23      	ldr	r2, [pc, #140]	; (800483c <HAL_ADC_MspInit+0xcc>)
 80047b0:	f043 0301 	orr.w	r3, r3, #1
 80047b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047b6:	4b21      	ldr	r3, [pc, #132]	; (800483c <HAL_ADC_MspInit+0xcc>)
 80047b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ba:	f003 0301 	and.w	r3, r3, #1
 80047be:	60fb      	str	r3, [r7, #12]
 80047c0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80047c2:	2304      	movs	r3, #4
 80047c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047c6:	2303      	movs	r3, #3
 80047c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047ca:	2300      	movs	r3, #0
 80047cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047ce:	f107 0314 	add.w	r3, r7, #20
 80047d2:	4619      	mov	r1, r3
 80047d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047d8:	f004 f8de 	bl	8008998 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80047dc:	4b18      	ldr	r3, [pc, #96]	; (8004840 <HAL_ADC_MspInit+0xd0>)
 80047de:	4a19      	ldr	r2, [pc, #100]	; (8004844 <HAL_ADC_MspInit+0xd4>)
 80047e0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80047e2:	4b17      	ldr	r3, [pc, #92]	; (8004840 <HAL_ADC_MspInit+0xd0>)
 80047e4:	2205      	movs	r2, #5
 80047e6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80047e8:	4b15      	ldr	r3, [pc, #84]	; (8004840 <HAL_ADC_MspInit+0xd0>)
 80047ea:	2200      	movs	r2, #0
 80047ec:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80047ee:	4b14      	ldr	r3, [pc, #80]	; (8004840 <HAL_ADC_MspInit+0xd0>)
 80047f0:	2200      	movs	r2, #0
 80047f2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80047f4:	4b12      	ldr	r3, [pc, #72]	; (8004840 <HAL_ADC_MspInit+0xd0>)
 80047f6:	2280      	movs	r2, #128	; 0x80
 80047f8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80047fa:	4b11      	ldr	r3, [pc, #68]	; (8004840 <HAL_ADC_MspInit+0xd0>)
 80047fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004800:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004802:	4b0f      	ldr	r3, [pc, #60]	; (8004840 <HAL_ADC_MspInit+0xd0>)
 8004804:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004808:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800480a:	4b0d      	ldr	r3, [pc, #52]	; (8004840 <HAL_ADC_MspInit+0xd0>)
 800480c:	2220      	movs	r2, #32
 800480e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004810:	4b0b      	ldr	r3, [pc, #44]	; (8004840 <HAL_ADC_MspInit+0xd0>)
 8004812:	2200      	movs	r2, #0
 8004814:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004816:	480a      	ldr	r0, [pc, #40]	; (8004840 <HAL_ADC_MspInit+0xd0>)
 8004818:	f003 fdf2 	bl	8008400 <HAL_DMA_Init>
 800481c:	4603      	mov	r3, r0
 800481e:	2b00      	cmp	r3, #0
 8004820:	d001      	beq.n	8004826 <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8004822:	f000 fea5 	bl	8005570 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a05      	ldr	r2, [pc, #20]	; (8004840 <HAL_ADC_MspInit+0xd0>)
 800482a:	655a      	str	r2, [r3, #84]	; 0x54
 800482c:	4a04      	ldr	r2, [pc, #16]	; (8004840 <HAL_ADC_MspInit+0xd0>)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004832:	bf00      	nop
 8004834:	3728      	adds	r7, #40	; 0x28
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	40021000 	.word	0x40021000
 8004840:	20002508 	.word	0x20002508
 8004844:	40020008 	.word	0x40020008

08004848 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 800484c:	4b0f      	ldr	r3, [pc, #60]	; (800488c <MX_COMP1_Init+0x44>)
 800484e:	4a10      	ldr	r2, [pc, #64]	; (8004890 <MX_COMP1_Init+0x48>)
 8004850:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8004852:	4b0e      	ldr	r3, [pc, #56]	; (800488c <MX_COMP1_Init+0x44>)
 8004854:	2200      	movs	r2, #0
 8004856:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 8004858:	4b0c      	ldr	r3, [pc, #48]	; (800488c <MX_COMP1_Init+0x44>)
 800485a:	4a0e      	ldr	r2, [pc, #56]	; (8004894 <MX_COMP1_Init+0x4c>)
 800485c:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800485e:	4b0b      	ldr	r3, [pc, #44]	; (800488c <MX_COMP1_Init+0x44>)
 8004860:	2200      	movs	r2, #0
 8004862:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8004864:	4b09      	ldr	r3, [pc, #36]	; (800488c <MX_COMP1_Init+0x44>)
 8004866:	2200      	movs	r2, #0
 8004868:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800486a:	4b08      	ldr	r3, [pc, #32]	; (800488c <MX_COMP1_Init+0x44>)
 800486c:	2200      	movs	r2, #0
 800486e:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8004870:	4b06      	ldr	r3, [pc, #24]	; (800488c <MX_COMP1_Init+0x44>)
 8004872:	2200      	movs	r2, #0
 8004874:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8004876:	4805      	ldr	r0, [pc, #20]	; (800488c <MX_COMP1_Init+0x44>)
 8004878:	f002 ff0a 	bl	8007690 <HAL_COMP_Init>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d001      	beq.n	8004886 <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 8004882:	f000 fe75 	bl	8005570 <Error_Handler>
  }

}
 8004886:	bf00      	nop
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	20002568 	.word	0x20002568
 8004890:	40010200 	.word	0x40010200
 8004894:	00800030 	.word	0x00800030

08004898 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b088      	sub	sp, #32
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048a0:	f107 030c 	add.w	r3, r7, #12
 80048a4:	2200      	movs	r2, #0
 80048a6:	601a      	str	r2, [r3, #0]
 80048a8:	605a      	str	r2, [r3, #4]
 80048aa:	609a      	str	r2, [r3, #8]
 80048ac:	60da      	str	r2, [r3, #12]
 80048ae:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a0f      	ldr	r2, [pc, #60]	; (80048f4 <HAL_COMP_MspInit+0x5c>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d118      	bne.n	80048ec <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048ba:	4b0f      	ldr	r3, [pc, #60]	; (80048f8 <HAL_COMP_MspInit+0x60>)
 80048bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048be:	4a0e      	ldr	r2, [pc, #56]	; (80048f8 <HAL_COMP_MspInit+0x60>)
 80048c0:	f043 0301 	orr.w	r3, r3, #1
 80048c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048c6:	4b0c      	ldr	r3, [pc, #48]	; (80048f8 <HAL_COMP_MspInit+0x60>)
 80048c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048ca:	f003 0301 	and.w	r3, r3, #1
 80048ce:	60bb      	str	r3, [r7, #8]
 80048d0:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80048d2:	2302      	movs	r3, #2
 80048d4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048d6:	2303      	movs	r3, #3
 80048d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048da:	2300      	movs	r3, #0
 80048dc:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048de:	f107 030c 	add.w	r3, r7, #12
 80048e2:	4619      	mov	r1, r3
 80048e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048e8:	f004 f856 	bl	8008998 <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 80048ec:	bf00      	nop
 80048ee:	3720      	adds	r7, #32
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	40010200 	.word	0x40010200
 80048f8:	40021000 	.word	0x40021000

080048fc <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b08c      	sub	sp, #48	; 0x30
 8004900:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8004902:	463b      	mov	r3, r7
 8004904:	2230      	movs	r2, #48	; 0x30
 8004906:	2100      	movs	r1, #0
 8004908:	4618      	mov	r0, r3
 800490a:	f008 f813 	bl	800c934 <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 800490e:	4b1e      	ldr	r3, [pc, #120]	; (8004988 <MX_DAC1_Init+0x8c>)
 8004910:	4a1e      	ldr	r2, [pc, #120]	; (800498c <MX_DAC1_Init+0x90>)
 8004912:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8004914:	481c      	ldr	r0, [pc, #112]	; (8004988 <MX_DAC1_Init+0x8c>)
 8004916:	f003 f95e 	bl	8007bd6 <HAL_DAC_Init>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d001      	beq.n	8004924 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8004920:	f000 fe26 	bl	8005570 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8004924:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004928:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800492a:	2300      	movs	r3, #0
 800492c:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800492e:	2300      	movs	r3, #0
 8004930:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8004932:	2300      	movs	r3, #0
 8004934:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8004936:	2306      	movs	r3, #6
 8004938:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800493a:	2300      	movs	r3, #0
 800493c:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800493e:	2300      	movs	r3, #0
 8004940:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8004942:	2301      	movs	r3, #1
 8004944:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8004946:	2300      	movs	r3, #0
 8004948:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800494a:	463b      	mov	r3, r7
 800494c:	2200      	movs	r2, #0
 800494e:	4619      	mov	r1, r3
 8004950:	480d      	ldr	r0, [pc, #52]	; (8004988 <MX_DAC1_Init+0x8c>)
 8004952:	f003 fb1f 	bl	8007f94 <HAL_DAC_ConfigChannel>
 8004956:	4603      	mov	r3, r0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d001      	beq.n	8004960 <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 800495c:	f000 fe08 	bl	8005570 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8004960:	2300      	movs	r3, #0
 8004962:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8004964:	2301      	movs	r3, #1
 8004966:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8004968:	463b      	mov	r3, r7
 800496a:	2210      	movs	r2, #16
 800496c:	4619      	mov	r1, r3
 800496e:	4806      	ldr	r0, [pc, #24]	; (8004988 <MX_DAC1_Init+0x8c>)
 8004970:	f003 fb10 	bl	8007f94 <HAL_DAC_ConfigChannel>
 8004974:	4603      	mov	r3, r0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d001      	beq.n	800497e <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 800497a:	f000 fdf9 	bl	8005570 <Error_Handler>
  }

}
 800497e:	bf00      	nop
 8004980:	3730      	adds	r7, #48	; 0x30
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	200025a0 	.word	0x200025a0
 800498c:	50000800 	.word	0x50000800

08004990 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b08c      	sub	sp, #48	; 0x30
 8004994:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8004996:	463b      	mov	r3, r7
 8004998:	2230      	movs	r2, #48	; 0x30
 800499a:	2100      	movs	r1, #0
 800499c:	4618      	mov	r0, r3
 800499e:	f007 ffc9 	bl	800c934 <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 80049a2:	4b16      	ldr	r3, [pc, #88]	; (80049fc <MX_DAC2_Init+0x6c>)
 80049a4:	4a16      	ldr	r2, [pc, #88]	; (8004a00 <MX_DAC2_Init+0x70>)
 80049a6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 80049a8:	4814      	ldr	r0, [pc, #80]	; (80049fc <MX_DAC2_Init+0x6c>)
 80049aa:	f003 f914 	bl	8007bd6 <HAL_DAC_Init>
 80049ae:	4603      	mov	r3, r0
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d001      	beq.n	80049b8 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 80049b4:	f000 fddc 	bl	8005570 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80049b8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80049bc:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80049be:	2300      	movs	r3, #0
 80049c0:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80049c2:	2300      	movs	r3, #0
 80049c4:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80049c6:	2300      	movs	r3, #0
 80049c8:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 80049ca:	2306      	movs	r3, #6
 80049cc:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80049ce:	2300      	movs	r3, #0
 80049d0:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80049d2:	2300      	movs	r3, #0
 80049d4:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80049d6:	2301      	movs	r3, #1
 80049d8:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80049da:	2300      	movs	r3, #0
 80049dc:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80049de:	463b      	mov	r3, r7
 80049e0:	2200      	movs	r2, #0
 80049e2:	4619      	mov	r1, r3
 80049e4:	4805      	ldr	r0, [pc, #20]	; (80049fc <MX_DAC2_Init+0x6c>)
 80049e6:	f003 fad5 	bl	8007f94 <HAL_DAC_ConfigChannel>
 80049ea:	4603      	mov	r3, r0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d001      	beq.n	80049f4 <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 80049f0:	f000 fdbe 	bl	8005570 <Error_Handler>
  }

}
 80049f4:	bf00      	nop
 80049f6:	3730      	adds	r7, #48	; 0x30
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}
 80049fc:	2000258c 	.word	0x2000258c
 8004a00:	50000c00 	.word	0x50000c00

08004a04 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b08c      	sub	sp, #48	; 0x30
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a0c:	f107 031c 	add.w	r3, r7, #28
 8004a10:	2200      	movs	r2, #0
 8004a12:	601a      	str	r2, [r3, #0]
 8004a14:	605a      	str	r2, [r3, #4]
 8004a16:	609a      	str	r2, [r3, #8]
 8004a18:	60da      	str	r2, [r3, #12]
 8004a1a:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a56      	ldr	r2, [pc, #344]	; (8004b7c <HAL_DAC_MspInit+0x178>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d150      	bne.n	8004ac8 <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004a26:	4b56      	ldr	r3, [pc, #344]	; (8004b80 <HAL_DAC_MspInit+0x17c>)
 8004a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a2a:	4a55      	ldr	r2, [pc, #340]	; (8004b80 <HAL_DAC_MspInit+0x17c>)
 8004a2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a32:	4b53      	ldr	r3, [pc, #332]	; (8004b80 <HAL_DAC_MspInit+0x17c>)
 8004a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a3a:	61bb      	str	r3, [r7, #24]
 8004a3c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a3e:	4b50      	ldr	r3, [pc, #320]	; (8004b80 <HAL_DAC_MspInit+0x17c>)
 8004a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a42:	4a4f      	ldr	r2, [pc, #316]	; (8004b80 <HAL_DAC_MspInit+0x17c>)
 8004a44:	f043 0301 	orr.w	r3, r3, #1
 8004a48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a4a:	4b4d      	ldr	r3, [pc, #308]	; (8004b80 <HAL_DAC_MspInit+0x17c>)
 8004a4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a4e:	f003 0301 	and.w	r3, r3, #1
 8004a52:	617b      	str	r3, [r7, #20]
 8004a54:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004a56:	2330      	movs	r3, #48	; 0x30
 8004a58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a62:	f107 031c 	add.w	r3, r7, #28
 8004a66:	4619      	mov	r1, r3
 8004a68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a6c:	f003 ff94 	bl	8008998 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8004a70:	4b44      	ldr	r3, [pc, #272]	; (8004b84 <HAL_DAC_MspInit+0x180>)
 8004a72:	4a45      	ldr	r2, [pc, #276]	; (8004b88 <HAL_DAC_MspInit+0x184>)
 8004a74:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8004a76:	4b43      	ldr	r3, [pc, #268]	; (8004b84 <HAL_DAC_MspInit+0x180>)
 8004a78:	2206      	movs	r2, #6
 8004a7a:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004a7c:	4b41      	ldr	r3, [pc, #260]	; (8004b84 <HAL_DAC_MspInit+0x180>)
 8004a7e:	2210      	movs	r2, #16
 8004a80:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a82:	4b40      	ldr	r3, [pc, #256]	; (8004b84 <HAL_DAC_MspInit+0x180>)
 8004a84:	2200      	movs	r2, #0
 8004a86:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8004a88:	4b3e      	ldr	r3, [pc, #248]	; (8004b84 <HAL_DAC_MspInit+0x180>)
 8004a8a:	2280      	movs	r2, #128	; 0x80
 8004a8c:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004a8e:	4b3d      	ldr	r3, [pc, #244]	; (8004b84 <HAL_DAC_MspInit+0x180>)
 8004a90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a94:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004a96:	4b3b      	ldr	r3, [pc, #236]	; (8004b84 <HAL_DAC_MspInit+0x180>)
 8004a98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a9c:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8004a9e:	4b39      	ldr	r3, [pc, #228]	; (8004b84 <HAL_DAC_MspInit+0x180>)
 8004aa0:	2220      	movs	r2, #32
 8004aa2:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8004aa4:	4b37      	ldr	r3, [pc, #220]	; (8004b84 <HAL_DAC_MspInit+0x180>)
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8004aaa:	4836      	ldr	r0, [pc, #216]	; (8004b84 <HAL_DAC_MspInit+0x180>)
 8004aac:	f003 fca8 	bl	8008400 <HAL_DMA_Init>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d001      	beq.n	8004aba <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8004ab6:	f000 fd5b 	bl	8005570 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a31      	ldr	r2, [pc, #196]	; (8004b84 <HAL_DAC_MspInit+0x180>)
 8004abe:	609a      	str	r2, [r3, #8]
 8004ac0:	4a30      	ldr	r2, [pc, #192]	; (8004b84 <HAL_DAC_MspInit+0x180>)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 8004ac6:	e054      	b.n	8004b72 <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a2f      	ldr	r2, [pc, #188]	; (8004b8c <HAL_DAC_MspInit+0x188>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d14f      	bne.n	8004b72 <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8004ad2:	4b2b      	ldr	r3, [pc, #172]	; (8004b80 <HAL_DAC_MspInit+0x17c>)
 8004ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ad6:	4a2a      	ldr	r2, [pc, #168]	; (8004b80 <HAL_DAC_MspInit+0x17c>)
 8004ad8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004adc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004ade:	4b28      	ldr	r3, [pc, #160]	; (8004b80 <HAL_DAC_MspInit+0x17c>)
 8004ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ae6:	613b      	str	r3, [r7, #16]
 8004ae8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004aea:	4b25      	ldr	r3, [pc, #148]	; (8004b80 <HAL_DAC_MspInit+0x17c>)
 8004aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aee:	4a24      	ldr	r2, [pc, #144]	; (8004b80 <HAL_DAC_MspInit+0x17c>)
 8004af0:	f043 0301 	orr.w	r3, r3, #1
 8004af4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004af6:	4b22      	ldr	r3, [pc, #136]	; (8004b80 <HAL_DAC_MspInit+0x17c>)
 8004af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004afa:	f003 0301 	and.w	r3, r3, #1
 8004afe:	60fb      	str	r3, [r7, #12]
 8004b00:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004b02:	2340      	movs	r3, #64	; 0x40
 8004b04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004b06:	2303      	movs	r3, #3
 8004b08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b0e:	f107 031c 	add.w	r3, r7, #28
 8004b12:	4619      	mov	r1, r3
 8004b14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b18:	f003 ff3e 	bl	8008998 <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 8004b1c:	4b1c      	ldr	r3, [pc, #112]	; (8004b90 <HAL_DAC_MspInit+0x18c>)
 8004b1e:	4a1d      	ldr	r2, [pc, #116]	; (8004b94 <HAL_DAC_MspInit+0x190>)
 8004b20:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8004b22:	4b1b      	ldr	r3, [pc, #108]	; (8004b90 <HAL_DAC_MspInit+0x18c>)
 8004b24:	2229      	movs	r2, #41	; 0x29
 8004b26:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004b28:	4b19      	ldr	r3, [pc, #100]	; (8004b90 <HAL_DAC_MspInit+0x18c>)
 8004b2a:	2210      	movs	r2, #16
 8004b2c:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b2e:	4b18      	ldr	r3, [pc, #96]	; (8004b90 <HAL_DAC_MspInit+0x18c>)
 8004b30:	2200      	movs	r2, #0
 8004b32:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8004b34:	4b16      	ldr	r3, [pc, #88]	; (8004b90 <HAL_DAC_MspInit+0x18c>)
 8004b36:	2280      	movs	r2, #128	; 0x80
 8004b38:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004b3a:	4b15      	ldr	r3, [pc, #84]	; (8004b90 <HAL_DAC_MspInit+0x18c>)
 8004b3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b40:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004b42:	4b13      	ldr	r3, [pc, #76]	; (8004b90 <HAL_DAC_MspInit+0x18c>)
 8004b44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b48:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 8004b4a:	4b11      	ldr	r3, [pc, #68]	; (8004b90 <HAL_DAC_MspInit+0x18c>)
 8004b4c:	2220      	movs	r2, #32
 8004b4e:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8004b50:	4b0f      	ldr	r3, [pc, #60]	; (8004b90 <HAL_DAC_MspInit+0x18c>)
 8004b52:	2200      	movs	r2, #0
 8004b54:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 8004b56:	480e      	ldr	r0, [pc, #56]	; (8004b90 <HAL_DAC_MspInit+0x18c>)
 8004b58:	f003 fc52 	bl	8008400 <HAL_DMA_Init>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d001      	beq.n	8004b66 <HAL_DAC_MspInit+0x162>
      Error_Handler();
 8004b62:	f000 fd05 	bl	8005570 <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	4a09      	ldr	r2, [pc, #36]	; (8004b90 <HAL_DAC_MspInit+0x18c>)
 8004b6a:	609a      	str	r2, [r3, #8]
 8004b6c:	4a08      	ldr	r2, [pc, #32]	; (8004b90 <HAL_DAC_MspInit+0x18c>)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6293      	str	r3, [r2, #40]	; 0x28
}
 8004b72:	bf00      	nop
 8004b74:	3730      	adds	r7, #48	; 0x30
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	50000800 	.word	0x50000800
 8004b80:	40021000 	.word	0x40021000
 8004b84:	200025b4 	.word	0x200025b4
 8004b88:	4002001c 	.word	0x4002001c
 8004b8c:	50000c00 	.word	0x50000c00
 8004b90:	20002614 	.word	0x20002614
 8004b94:	40020030 	.word	0x40020030

08004b98 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b082      	sub	sp, #8
 8004b9c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004b9e:	4b1a      	ldr	r3, [pc, #104]	; (8004c08 <MX_DMA_Init+0x70>)
 8004ba0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ba2:	4a19      	ldr	r2, [pc, #100]	; (8004c08 <MX_DMA_Init+0x70>)
 8004ba4:	f043 0304 	orr.w	r3, r3, #4
 8004ba8:	6493      	str	r3, [r2, #72]	; 0x48
 8004baa:	4b17      	ldr	r3, [pc, #92]	; (8004c08 <MX_DMA_Init+0x70>)
 8004bac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bae:	f003 0304 	and.w	r3, r3, #4
 8004bb2:	607b      	str	r3, [r7, #4]
 8004bb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004bb6:	4b14      	ldr	r3, [pc, #80]	; (8004c08 <MX_DMA_Init+0x70>)
 8004bb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bba:	4a13      	ldr	r2, [pc, #76]	; (8004c08 <MX_DMA_Init+0x70>)
 8004bbc:	f043 0301 	orr.w	r3, r3, #1
 8004bc0:	6493      	str	r3, [r2, #72]	; 0x48
 8004bc2:	4b11      	ldr	r3, [pc, #68]	; (8004c08 <MX_DMA_Init+0x70>)
 8004bc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bc6:	f003 0301 	and.w	r3, r3, #1
 8004bca:	603b      	str	r3, [r7, #0]
 8004bcc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8004bce:	2200      	movs	r2, #0
 8004bd0:	2101      	movs	r1, #1
 8004bd2:	200b      	movs	r0, #11
 8004bd4:	f002 ffcb 	bl	8007b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004bd8:	200b      	movs	r0, #11
 8004bda:	f002 ffe2 	bl	8007ba2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004bde:	2200      	movs	r2, #0
 8004be0:	2100      	movs	r1, #0
 8004be2:	200c      	movs	r0, #12
 8004be4:	f002 ffc3 	bl	8007b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004be8:	200c      	movs	r0, #12
 8004bea:	f002 ffda 	bl	8007ba2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8004bee:	2200      	movs	r2, #0
 8004bf0:	2100      	movs	r1, #0
 8004bf2:	200d      	movs	r0, #13
 8004bf4:	f002 ffbb 	bl	8007b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8004bf8:	200d      	movs	r0, #13
 8004bfa:	f002 ffd2 	bl	8007ba2 <HAL_NVIC_EnableIRQ>

}
 8004bfe:	bf00      	nop
 8004c00:	3708      	adds	r7, #8
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	40021000 	.word	0x40021000

08004c0c <update_dc_bias_sweep>:
uint16_t dcbias = 0;
int dcbias_dir = 1;
int dcinverted = 0;

void update_dc_bias_sweep()
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	af00      	add	r7, sp, #0
	  // up=1, down=0
	  (dcbias_dir) ? (dcbias++) : (dcbias--);
 8004c10:	4b20      	ldr	r3, [pc, #128]	; (8004c94 <update_dc_bias_sweep+0x88>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d006      	beq.n	8004c26 <update_dc_bias_sweep+0x1a>
 8004c18:	4b1f      	ldr	r3, [pc, #124]	; (8004c98 <update_dc_bias_sweep+0x8c>)
 8004c1a:	881b      	ldrh	r3, [r3, #0]
 8004c1c:	3301      	adds	r3, #1
 8004c1e:	b29a      	uxth	r2, r3
 8004c20:	4b1d      	ldr	r3, [pc, #116]	; (8004c98 <update_dc_bias_sweep+0x8c>)
 8004c22:	801a      	strh	r2, [r3, #0]
 8004c24:	e005      	b.n	8004c32 <update_dc_bias_sweep+0x26>
 8004c26:	4b1c      	ldr	r3, [pc, #112]	; (8004c98 <update_dc_bias_sweep+0x8c>)
 8004c28:	881b      	ldrh	r3, [r3, #0]
 8004c2a:	3b01      	subs	r3, #1
 8004c2c:	b29a      	uxth	r2, r3
 8004c2e:	4b1a      	ldr	r3, [pc, #104]	; (8004c98 <update_dc_bias_sweep+0x8c>)
 8004c30:	801a      	strh	r2, [r3, #0]

	  // invert the bias signal at zero crossing
	  if(dcbias < 1) {
 8004c32:	4b19      	ldr	r3, [pc, #100]	; (8004c98 <update_dc_bias_sweep+0x8c>)
 8004c34:	881b      	ldrh	r3, [r3, #0]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d10a      	bne.n	8004c50 <update_dc_bias_sweep+0x44>
		(dcinverted) ? (dcinverted=0) : (dcinverted=1);
 8004c3a:	4b18      	ldr	r3, [pc, #96]	; (8004c9c <update_dc_bias_sweep+0x90>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d003      	beq.n	8004c4a <update_dc_bias_sweep+0x3e>
 8004c42:	4b16      	ldr	r3, [pc, #88]	; (8004c9c <update_dc_bias_sweep+0x90>)
 8004c44:	2200      	movs	r2, #0
 8004c46:	601a      	str	r2, [r3, #0]
 8004c48:	e002      	b.n	8004c50 <update_dc_bias_sweep+0x44>
 8004c4a:	4b14      	ldr	r3, [pc, #80]	; (8004c9c <update_dc_bias_sweep+0x90>)
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	601a      	str	r2, [r3, #0]
	  }

	  // change direction if dac limits are reached
	  if(dcbias < 1) 	{ dcbias_dir = 1; }
 8004c50:	4b11      	ldr	r3, [pc, #68]	; (8004c98 <update_dc_bias_sweep+0x8c>)
 8004c52:	881b      	ldrh	r3, [r3, #0]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d102      	bne.n	8004c5e <update_dc_bias_sweep+0x52>
 8004c58:	4b0e      	ldr	r3, [pc, #56]	; (8004c94 <update_dc_bias_sweep+0x88>)
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	601a      	str	r2, [r3, #0]
	  if(dcbias > 4095) { dcbias_dir = 0; }
 8004c5e:	4b0e      	ldr	r3, [pc, #56]	; (8004c98 <update_dc_bias_sweep+0x8c>)
 8004c60:	881b      	ldrh	r3, [r3, #0]
 8004c62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c66:	d302      	bcc.n	8004c6e <update_dc_bias_sweep+0x62>
 8004c68:	4b0a      	ldr	r3, [pc, #40]	; (8004c94 <update_dc_bias_sweep+0x88>)
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	601a      	str	r2, [r3, #0]


	  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, dcinverted);
 8004c6e:	4b0b      	ldr	r3, [pc, #44]	; (8004c9c <update_dc_bias_sweep+0x90>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	461a      	mov	r2, r3
 8004c76:	2108      	movs	r1, #8
 8004c78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c7c:	f004 f80e 	bl	8008c9c <HAL_GPIO_WritePin>
	  HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_2, DAC_ALIGN_12B_R, dcbias);
 8004c80:	4b05      	ldr	r3, [pc, #20]	; (8004c98 <update_dc_bias_sweep+0x8c>)
 8004c82:	881b      	ldrh	r3, [r3, #0]
 8004c84:	2200      	movs	r2, #0
 8004c86:	2110      	movs	r1, #16
 8004c88:	4805      	ldr	r0, [pc, #20]	; (8004ca0 <update_dc_bias_sweep+0x94>)
 8004c8a:	f003 f931 	bl	8007ef0 <HAL_DAC_SetValue>
}
 8004c8e:	bf00      	nop
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	20000c60 	.word	0x20000c60
 8004c98:	200020bc 	.word	0x200020bc
 8004c9c:	200020c0 	.word	0x200020c0
 8004ca0:	200025a0 	.word	0x200025a0

08004ca4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ca8:	4b04      	ldr	r3, [pc, #16]	; (8004cbc <__NVIC_GetPriorityGrouping+0x18>)
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	0a1b      	lsrs	r3, r3, #8
 8004cae:	f003 0307 	and.w	r3, r3, #7
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr
 8004cbc:	e000ed00 	.word	0xe000ed00

08004cc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	db0b      	blt.n	8004cea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004cd2:	79fb      	ldrb	r3, [r7, #7]
 8004cd4:	f003 021f 	and.w	r2, r3, #31
 8004cd8:	4907      	ldr	r1, [pc, #28]	; (8004cf8 <__NVIC_EnableIRQ+0x38>)
 8004cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cde:	095b      	lsrs	r3, r3, #5
 8004ce0:	2001      	movs	r0, #1
 8004ce2:	fa00 f202 	lsl.w	r2, r0, r2
 8004ce6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004cea:	bf00      	nop
 8004cec:	370c      	adds	r7, #12
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr
 8004cf6:	bf00      	nop
 8004cf8:	e000e100 	.word	0xe000e100

08004cfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b083      	sub	sp, #12
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	4603      	mov	r3, r0
 8004d04:	6039      	str	r1, [r7, #0]
 8004d06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	db0a      	blt.n	8004d26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	b2da      	uxtb	r2, r3
 8004d14:	490c      	ldr	r1, [pc, #48]	; (8004d48 <__NVIC_SetPriority+0x4c>)
 8004d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d1a:	0112      	lsls	r2, r2, #4
 8004d1c:	b2d2      	uxtb	r2, r2
 8004d1e:	440b      	add	r3, r1
 8004d20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004d24:	e00a      	b.n	8004d3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	b2da      	uxtb	r2, r3
 8004d2a:	4908      	ldr	r1, [pc, #32]	; (8004d4c <__NVIC_SetPriority+0x50>)
 8004d2c:	79fb      	ldrb	r3, [r7, #7]
 8004d2e:	f003 030f 	and.w	r3, r3, #15
 8004d32:	3b04      	subs	r3, #4
 8004d34:	0112      	lsls	r2, r2, #4
 8004d36:	b2d2      	uxtb	r2, r2
 8004d38:	440b      	add	r3, r1
 8004d3a:	761a      	strb	r2, [r3, #24]
}
 8004d3c:	bf00      	nop
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr
 8004d48:	e000e100 	.word	0xe000e100
 8004d4c:	e000ed00 	.word	0xe000ed00

08004d50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b089      	sub	sp, #36	; 0x24
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	60b9      	str	r1, [r7, #8]
 8004d5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	f003 0307 	and.w	r3, r3, #7
 8004d62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	f1c3 0307 	rsb	r3, r3, #7
 8004d6a:	2b04      	cmp	r3, #4
 8004d6c:	bf28      	it	cs
 8004d6e:	2304      	movcs	r3, #4
 8004d70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	3304      	adds	r3, #4
 8004d76:	2b06      	cmp	r3, #6
 8004d78:	d902      	bls.n	8004d80 <NVIC_EncodePriority+0x30>
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	3b03      	subs	r3, #3
 8004d7e:	e000      	b.n	8004d82 <NVIC_EncodePriority+0x32>
 8004d80:	2300      	movs	r3, #0
 8004d82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004d88:	69bb      	ldr	r3, [r7, #24]
 8004d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d8e:	43da      	mvns	r2, r3
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	401a      	ands	r2, r3
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d98:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8004da2:	43d9      	mvns	r1, r3
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004da8:	4313      	orrs	r3, r2
         );
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3724      	adds	r7, #36	; 0x24
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr
	...

08004db8 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b085      	sub	sp, #20
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 8004dc2:	4a14      	ldr	r2, [pc, #80]	; (8004e14 <LL_SYSCFG_SetEXTISource+0x5c>)
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	f003 0303 	and.w	r3, r3, #3
 8004dca:	3302      	adds	r3, #2
 8004dcc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	0c1b      	lsrs	r3, r3, #16
 8004dd4:	43db      	mvns	r3, r3
 8004dd6:	ea02 0103 	and.w	r1, r2, r3
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	0c1b      	lsrs	r3, r3, #16
 8004dde:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	fa93 f3a3 	rbit	r3, r3
 8004de6:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	fab3 f383 	clz	r3, r3
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	f003 031f 	and.w	r3, r3, #31
 8004df4:	687a      	ldr	r2, [r7, #4]
 8004df6:	409a      	lsls	r2, r3
 8004df8:	4806      	ldr	r0, [pc, #24]	; (8004e14 <LL_SYSCFG_SetEXTISource+0x5c>)
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	f003 0303 	and.w	r3, r3, #3
 8004e00:	430a      	orrs	r2, r1
 8004e02:	3302      	adds	r3, #2
 8004e04:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8004e08:	bf00      	nop
 8004e0a:	3714      	adds	r7, #20
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr
 8004e14:	40010000 	.word	0x40010000

08004e18 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b089      	sub	sp, #36	; 0x24
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	60f8      	str	r0, [r7, #12]
 8004e20:	60b9      	str	r1, [r7, #8]
 8004e22:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	fa93 f3a3 	rbit	r3, r3
 8004e32:	613b      	str	r3, [r7, #16]
  return result;
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	fab3 f383 	clz	r3, r3
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	005b      	lsls	r3, r3, #1
 8004e3e:	2103      	movs	r1, #3
 8004e40:	fa01 f303 	lsl.w	r3, r1, r3
 8004e44:	43db      	mvns	r3, r3
 8004e46:	401a      	ands	r2, r3
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	fa93 f3a3 	rbit	r3, r3
 8004e52:	61bb      	str	r3, [r7, #24]
  return result;
 8004e54:	69bb      	ldr	r3, [r7, #24]
 8004e56:	fab3 f383 	clz	r3, r3
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	005b      	lsls	r3, r3, #1
 8004e5e:	6879      	ldr	r1, [r7, #4]
 8004e60:	fa01 f303 	lsl.w	r3, r1, r3
 8004e64:	431a      	orrs	r2, r3
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	601a      	str	r2, [r3, #0]
}
 8004e6a:	bf00      	nop
 8004e6c:	3724      	adds	r7, #36	; 0x24
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr

08004e76 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8004e76:	b480      	push	{r7}
 8004e78:	b089      	sub	sp, #36	; 0x24
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	60f8      	str	r0, [r7, #12]
 8004e7e:	60b9      	str	r1, [r7, #8]
 8004e80:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	68da      	ldr	r2, [r3, #12]
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	fa93 f3a3 	rbit	r3, r3
 8004e90:	613b      	str	r3, [r7, #16]
  return result;
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	fab3 f383 	clz	r3, r3
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	005b      	lsls	r3, r3, #1
 8004e9c:	2103      	movs	r1, #3
 8004e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8004ea2:	43db      	mvns	r3, r3
 8004ea4:	401a      	ands	r2, r3
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	fa93 f3a3 	rbit	r3, r3
 8004eb0:	61bb      	str	r3, [r7, #24]
  return result;
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	fab3 f383 	clz	r3, r3
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	005b      	lsls	r3, r3, #1
 8004ebc:	6879      	ldr	r1, [r7, #4]
 8004ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8004ec2:	431a      	orrs	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	60da      	str	r2, [r3, #12]
}
 8004ec8:	bf00      	nop
 8004eca:	3724      	adds	r7, #36	; 0x24
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr

08004ed4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b083      	sub	sp, #12
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
 8004edc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	683a      	ldr	r2, [r7, #0]
 8004ee2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004ee4:	bf00      	nop
 8004ee6:	370c      	adds	r7, #12
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr

08004ef0 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b085      	sub	sp, #20
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004ef8:	4b08      	ldr	r3, [pc, #32]	; (8004f1c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004efa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004efc:	4907      	ldr	r1, [pc, #28]	; (8004f1c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004f04:	4b05      	ldr	r3, [pc, #20]	; (8004f1c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004f06:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4013      	ands	r3, r2
 8004f0c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
}
 8004f10:	bf00      	nop
 8004f12:	3714      	adds	r7, #20
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr
 8004f1c:	40021000 	.word	0x40021000

08004f20 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b08a      	sub	sp, #40	; 0x28
 8004f24:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8004f26:	f107 031c 	add.w	r3, r7, #28
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	601a      	str	r2, [r3, #0]
 8004f2e:	605a      	str	r2, [r3, #4]
 8004f30:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f32:	1d3b      	adds	r3, r7, #4
 8004f34:	2200      	movs	r2, #0
 8004f36:	601a      	str	r2, [r3, #0]
 8004f38:	605a      	str	r2, [r3, #4]
 8004f3a:	609a      	str	r2, [r3, #8]
 8004f3c:	60da      	str	r2, [r3, #12]
 8004f3e:	611a      	str	r2, [r3, #16]
 8004f40:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8004f42:	2004      	movs	r0, #4
 8004f44:	f7ff ffd4 	bl	8004ef0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8004f48:	2020      	movs	r0, #32
 8004f4a:	f7ff ffd1 	bl	8004ef0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8004f4e:	2001      	movs	r0, #1
 8004f50:	f7ff ffce 	bl	8004ef0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004f54:	2002      	movs	r0, #2
 8004f56:	f7ff ffcb 	bl	8004ef0 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 8004f5a:	2108      	movs	r1, #8
 8004f5c:	48d3      	ldr	r0, [pc, #844]	; (80052ac <MX_GPIO_Init+0x38c>)
 8004f5e:	f7ff ffb9 	bl	8004ed4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin);
 8004f62:	2108      	movs	r1, #8
 8004f64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004f68:	f7ff ffb4 	bl	8004ed4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG2_GPIO_Port, SG2_Pin);
 8004f6c:	2110      	movs	r1, #16
 8004f6e:	48cf      	ldr	r0, [pc, #828]	; (80052ac <MX_GPIO_Init+0x38c>)
 8004f70:	f7ff ffb0 	bl	8004ed4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG1_GPIO_Port, SG1_Pin);
 8004f74:	2120      	movs	r1, #32
 8004f76:	48cd      	ldr	r0, [pc, #820]	; (80052ac <MX_GPIO_Init+0x38c>)
 8004f78:	f7ff ffac 	bl	8004ed4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG0_GPIO_Port, SG0_Pin);
 8004f7c:	2101      	movs	r1, #1
 8004f7e:	48cc      	ldr	r0, [pc, #816]	; (80052b0 <MX_GPIO_Init+0x390>)
 8004f80:	f7ff ffa8 	bl	8004ed4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 8004f84:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f88:	48c8      	ldr	r0, [pc, #800]	; (80052ac <MX_GPIO_Init+0x38c>)
 8004f8a:	f7ff ffa3 	bl	8004ed4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 8004f8e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004f92:	48c6      	ldr	r0, [pc, #792]	; (80052ac <MX_GPIO_Init+0x38c>)
 8004f94:	f7ff ff9e 	bl	8004ed4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 8004f98:	2140      	movs	r1, #64	; 0x40
 8004f9a:	48c5      	ldr	r0, [pc, #788]	; (80052b0 <MX_GPIO_Init+0x390>)
 8004f9c:	f7ff ff9a 	bl	8004ed4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 8004fa0:	2180      	movs	r1, #128	; 0x80
 8004fa2:	48c3      	ldr	r0, [pc, #780]	; (80052b0 <MX_GPIO_Init+0x390>)
 8004fa4:	f7ff ff96 	bl	8004ed4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 8004fa8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004fac:	48c0      	ldr	r0, [pc, #768]	; (80052b0 <MX_GPIO_Init+0x390>)
 8004fae:	f7ff ff91 	bl	8004ed4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 8004fb2:	49c0      	ldr	r1, [pc, #768]	; (80052b4 <MX_GPIO_Init+0x394>)
 8004fb4:	2002      	movs	r0, #2
 8004fb6:	f7ff feff 	bl	8004db8 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 8004fba:	49bf      	ldr	r1, [pc, #764]	; (80052b8 <MX_GPIO_Init+0x398>)
 8004fbc:	2002      	movs	r0, #2
 8004fbe:	f7ff fefb 	bl	8004db8 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 8004fc2:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8004fc6:	2005      	movs	r0, #5
 8004fc8:	f7ff fef6 	bl	8004db8 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 8004fcc:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 8004fd0:	2005      	movs	r0, #5
 8004fd2:	f7ff fef1 	bl	8004db8 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 8004fd6:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8004fda:	2002      	movs	r0, #2
 8004fdc:	f7ff feec 	bl	8004db8 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 8004fe0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004fe4:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8004fec:	2300      	movs	r3, #0
 8004fee:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8004ff2:	2302      	movs	r3, #2
 8004ff4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8004ff8:	f107 031c 	add.w	r3, r7, #28
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f006 faa3 	bl	800b548 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 8005002:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005006:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8005008:	2301      	movs	r3, #1
 800500a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800500e:	2300      	movs	r3, #0
 8005010:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8005014:	2302      	movs	r3, #2
 8005016:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800501a:	f107 031c 	add.w	r3, r7, #28
 800501e:	4618      	mov	r0, r3
 8005020:	f006 fa92 	bl	800b548 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8005024:	2301      	movs	r3, #1
 8005026:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8005028:	2301      	movs	r3, #1
 800502a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800502e:	2300      	movs	r3, #0
 8005030:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8005034:	2302      	movs	r3, #2
 8005036:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800503a:	f107 031c 	add.w	r3, r7, #28
 800503e:	4618      	mov	r0, r3
 8005040:	f006 fa82 	bl	800b548 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 8005044:	2302      	movs	r3, #2
 8005046:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8005048:	2301      	movs	r3, #1
 800504a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800504e:	2300      	movs	r3, #0
 8005050:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8005054:	2302      	movs	r3, #2
 8005056:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800505a:	f107 031c 	add.w	r3, r7, #28
 800505e:	4618      	mov	r0, r3
 8005060:	f006 fa72 	bl	800b548 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 8005064:	2304      	movs	r3, #4
 8005066:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8005068:	2301      	movs	r3, #1
 800506a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800506e:	2300      	movs	r3, #0
 8005070:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8005074:	2302      	movs	r3, #2
 8005076:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800507a:	f107 031c 	add.w	r3, r7, #28
 800507e:	4618      	mov	r0, r3
 8005080:	f006 fa62 	bl	800b548 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 8005084:	2201      	movs	r2, #1
 8005086:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800508a:	4888      	ldr	r0, [pc, #544]	; (80052ac <MX_GPIO_Init+0x38c>)
 800508c:	f7ff fef3 	bl	8004e76 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 8005090:	2201      	movs	r2, #1
 8005092:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005096:	4885      	ldr	r0, [pc, #532]	; (80052ac <MX_GPIO_Init+0x38c>)
 8005098:	f7ff feed 	bl	8004e76 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 800509c:	2201      	movs	r2, #1
 800509e:	2101      	movs	r1, #1
 80050a0:	4886      	ldr	r0, [pc, #536]	; (80052bc <MX_GPIO_Init+0x39c>)
 80050a2:	f7ff fee8 	bl	8004e76 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 80050a6:	2201      	movs	r2, #1
 80050a8:	2102      	movs	r1, #2
 80050aa:	4884      	ldr	r0, [pc, #528]	; (80052bc <MX_GPIO_Init+0x39c>)
 80050ac:	f7ff fee3 	bl	8004e76 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_PULL_UP);
 80050b0:	2201      	movs	r2, #1
 80050b2:	2104      	movs	r1, #4
 80050b4:	487d      	ldr	r0, [pc, #500]	; (80052ac <MX_GPIO_Init+0x38c>)
 80050b6:	f7ff fede 	bl	8004e76 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 80050ba:	2200      	movs	r2, #0
 80050bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80050c0:	487a      	ldr	r0, [pc, #488]	; (80052ac <MX_GPIO_Init+0x38c>)
 80050c2:	f7ff fea9 	bl	8004e18 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 80050c6:	2200      	movs	r2, #0
 80050c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80050cc:	4877      	ldr	r0, [pc, #476]	; (80052ac <MX_GPIO_Init+0x38c>)
 80050ce:	f7ff fea3 	bl	8004e18 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 80050d2:	2200      	movs	r2, #0
 80050d4:	2101      	movs	r1, #1
 80050d6:	4879      	ldr	r0, [pc, #484]	; (80052bc <MX_GPIO_Init+0x39c>)
 80050d8:	f7ff fe9e 	bl	8004e18 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 80050dc:	2200      	movs	r2, #0
 80050de:	2102      	movs	r1, #2
 80050e0:	4876      	ldr	r0, [pc, #472]	; (80052bc <MX_GPIO_Init+0x39c>)
 80050e2:	f7ff fe99 	bl	8004e18 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_MODE_INPUT);
 80050e6:	2200      	movs	r2, #0
 80050e8:	2104      	movs	r1, #4
 80050ea:	4870      	ldr	r0, [pc, #448]	; (80052ac <MX_GPIO_Init+0x38c>)
 80050ec:	f7ff fe94 	bl	8004e18 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 80050f0:	2308      	movs	r3, #8
 80050f2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80050f4:	2301      	movs	r3, #1
 80050f6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80050f8:	2300      	movs	r3, #0
 80050fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80050fc:	2300      	movs	r3, #0
 80050fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8005100:	2302      	movs	r3, #2
 8005102:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 8005104:	1d3b      	adds	r3, r7, #4
 8005106:	4619      	mov	r1, r3
 8005108:	4868      	ldr	r0, [pc, #416]	; (80052ac <MX_GPIO_Init+0x38c>)
 800510a:	f006 fc10 	bl	800b92e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DCBIAS_INVERT_Pin;
 800510e:	2308      	movs	r3, #8
 8005110:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005112:	2301      	movs	r3, #1
 8005114:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005116:	2300      	movs	r3, #0
 8005118:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800511a:	2300      	movs	r3, #0
 800511c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800511e:	2300      	movs	r3, #0
 8005120:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DCBIAS_INVERT_GPIO_Port, &GPIO_InitStruct);
 8005122:	1d3b      	adds	r3, r7, #4
 8005124:	4619      	mov	r1, r3
 8005126:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800512a:	f006 fc00 	bl	800b92e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG2_Pin;
 800512e:	2310      	movs	r3, #16
 8005130:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005132:	2301      	movs	r3, #1
 8005134:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005136:	2300      	movs	r3, #0
 8005138:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800513a:	2300      	movs	r3, #0
 800513c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800513e:	2300      	movs	r3, #0
 8005140:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG2_GPIO_Port, &GPIO_InitStruct);
 8005142:	1d3b      	adds	r3, r7, #4
 8005144:	4619      	mov	r1, r3
 8005146:	4859      	ldr	r0, [pc, #356]	; (80052ac <MX_GPIO_Init+0x38c>)
 8005148:	f006 fbf1 	bl	800b92e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG1_Pin;
 800514c:	2320      	movs	r3, #32
 800514e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005150:	2301      	movs	r3, #1
 8005152:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005154:	2300      	movs	r3, #0
 8005156:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005158:	2300      	movs	r3, #0
 800515a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800515c:	2300      	movs	r3, #0
 800515e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG1_GPIO_Port, &GPIO_InitStruct);
 8005160:	1d3b      	adds	r3, r7, #4
 8005162:	4619      	mov	r1, r3
 8005164:	4851      	ldr	r0, [pc, #324]	; (80052ac <MX_GPIO_Init+0x38c>)
 8005166:	f006 fbe2 	bl	800b92e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG0_Pin;
 800516a:	2301      	movs	r3, #1
 800516c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800516e:	2301      	movs	r3, #1
 8005170:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005172:	2300      	movs	r3, #0
 8005174:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005176:	2300      	movs	r3, #0
 8005178:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800517a:	2300      	movs	r3, #0
 800517c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG0_GPIO_Port, &GPIO_InitStruct);
 800517e:	1d3b      	adds	r3, r7, #4
 8005180:	4619      	mov	r1, r3
 8005182:	484b      	ldr	r0, [pc, #300]	; (80052b0 <MX_GPIO_Init+0x390>)
 8005184:	f006 fbd3 	bl	800b92e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 8005188:	f44f 7380 	mov.w	r3, #256	; 0x100
 800518c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800518e:	2301      	movs	r3, #1
 8005190:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005192:	2300      	movs	r3, #0
 8005194:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005196:	2300      	movs	r3, #0
 8005198:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800519a:	2300      	movs	r3, #0
 800519c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 800519e:	1d3b      	adds	r3, r7, #4
 80051a0:	4619      	mov	r1, r3
 80051a2:	4842      	ldr	r0, [pc, #264]	; (80052ac <MX_GPIO_Init+0x38c>)
 80051a4:	f006 fbc3 	bl	800b92e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 80051a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80051ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80051ae:	2301      	movs	r3, #1
 80051b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80051b2:	2300      	movs	r3, #0
 80051b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80051b6:	2300      	movs	r3, #0
 80051b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80051ba:	2300      	movs	r3, #0
 80051bc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 80051be:	1d3b      	adds	r3, r7, #4
 80051c0:	4619      	mov	r1, r3
 80051c2:	483a      	ldr	r0, [pc, #232]	; (80052ac <MX_GPIO_Init+0x38c>)
 80051c4:	f006 fbb3 	bl	800b92e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 80051c8:	2340      	movs	r3, #64	; 0x40
 80051ca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80051cc:	2301      	movs	r3, #1
 80051ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80051d0:	2303      	movs	r3, #3
 80051d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80051d4:	2300      	movs	r3, #0
 80051d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80051d8:	2300      	movs	r3, #0
 80051da:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 80051dc:	1d3b      	adds	r3, r7, #4
 80051de:	4619      	mov	r1, r3
 80051e0:	4833      	ldr	r0, [pc, #204]	; (80052b0 <MX_GPIO_Init+0x390>)
 80051e2:	f006 fba4 	bl	800b92e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 80051e6:	2380      	movs	r3, #128	; 0x80
 80051e8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80051ea:	2301      	movs	r3, #1
 80051ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80051ee:	2303      	movs	r3, #3
 80051f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80051f2:	2300      	movs	r3, #0
 80051f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80051f6:	2300      	movs	r3, #0
 80051f8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 80051fa:	1d3b      	adds	r3, r7, #4
 80051fc:	4619      	mov	r1, r3
 80051fe:	482c      	ldr	r0, [pc, #176]	; (80052b0 <MX_GPIO_Init+0x390>)
 8005200:	f006 fb95 	bl	800b92e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 8005204:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005208:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800520a:	2301      	movs	r3, #1
 800520c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800520e:	2303      	movs	r3, #3
 8005210:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005212:	2300      	movs	r3, #0
 8005214:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005216:	2300      	movs	r3, #0
 8005218:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 800521a:	1d3b      	adds	r3, r7, #4
 800521c:	4619      	mov	r1, r3
 800521e:	4824      	ldr	r0, [pc, #144]	; (80052b0 <MX_GPIO_Init+0x390>)
 8005220:	f006 fb85 	bl	800b92e <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8005224:	f7ff fd3e 	bl	8004ca4 <__NVIC_GetPriorityGrouping>
 8005228:	4603      	mov	r3, r0
 800522a:	2200      	movs	r2, #0
 800522c:	2100      	movs	r1, #0
 800522e:	4618      	mov	r0, r3
 8005230:	f7ff fd8e 	bl	8004d50 <NVIC_EncodePriority>
 8005234:	4603      	mov	r3, r0
 8005236:	4619      	mov	r1, r3
 8005238:	2006      	movs	r0, #6
 800523a:	f7ff fd5f 	bl	8004cfc <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 800523e:	2006      	movs	r0, #6
 8005240:	f7ff fd3e 	bl	8004cc0 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8005244:	f7ff fd2e 	bl	8004ca4 <__NVIC_GetPriorityGrouping>
 8005248:	4603      	mov	r3, r0
 800524a:	2200      	movs	r2, #0
 800524c:	2100      	movs	r1, #0
 800524e:	4618      	mov	r0, r3
 8005250:	f7ff fd7e 	bl	8004d50 <NVIC_EncodePriority>
 8005254:	4603      	mov	r3, r0
 8005256:	4619      	mov	r1, r3
 8005258:	2007      	movs	r0, #7
 800525a:	f7ff fd4f 	bl	8004cfc <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 800525e:	2007      	movs	r0, #7
 8005260:	f7ff fd2e 	bl	8004cc0 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8005264:	f7ff fd1e 	bl	8004ca4 <__NVIC_GetPriorityGrouping>
 8005268:	4603      	mov	r3, r0
 800526a:	2200      	movs	r2, #0
 800526c:	2100      	movs	r1, #0
 800526e:	4618      	mov	r0, r3
 8005270:	f7ff fd6e 	bl	8004d50 <NVIC_EncodePriority>
 8005274:	4603      	mov	r3, r0
 8005276:	4619      	mov	r1, r3
 8005278:	2008      	movs	r0, #8
 800527a:	f7ff fd3f 	bl	8004cfc <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 800527e:	2008      	movs	r0, #8
 8005280:	f7ff fd1e 	bl	8004cc0 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8005284:	f7ff fd0e 	bl	8004ca4 <__NVIC_GetPriorityGrouping>
 8005288:	4603      	mov	r3, r0
 800528a:	2200      	movs	r2, #0
 800528c:	2100      	movs	r1, #0
 800528e:	4618      	mov	r0, r3
 8005290:	f7ff fd5e 	bl	8004d50 <NVIC_EncodePriority>
 8005294:	4603      	mov	r3, r0
 8005296:	4619      	mov	r1, r3
 8005298:	2028      	movs	r0, #40	; 0x28
 800529a:	f7ff fd2f 	bl	8004cfc <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 800529e:	2028      	movs	r0, #40	; 0x28
 80052a0:	f7ff fd0e 	bl	8004cc0 <__NVIC_EnableIRQ>

}
 80052a4:	bf00      	nop
 80052a6:	3728      	adds	r7, #40	; 0x28
 80052a8:	46bd      	mov	sp, r7
 80052aa:	e009      	b.n	80052c0 <MX_GPIO_Init+0x3a0>
 80052ac:	48000800 	.word	0x48000800
 80052b0:	48000400 	.word	0x48000400
 80052b4:	0f000003 	.word	0x0f000003
 80052b8:	f0000003 	.word	0xf0000003
 80052bc:	48001400 	.word	0x48001400
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop

080052c4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b083      	sub	sp, #12
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80052cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80052d0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80052d4:	f003 0301 	and.w	r3, r3, #1
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d013      	beq.n	8005304 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80052dc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80052e0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80052e4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d00b      	beq.n	8005304 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80052ec:	e000      	b.n	80052f0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80052ee:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80052f0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d0f9      	beq.n	80052ee <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80052fa:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	b2d2      	uxtb	r2, r2
 8005302:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8005304:	687b      	ldr	r3, [r7, #4]
}
 8005306:	4618      	mov	r0, r3
 8005308:	370c      	adds	r7, #12
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr

08005312 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8005312:	b580      	push	{r7, lr}
 8005314:	b086      	sub	sp, #24
 8005316:	af00      	add	r7, sp, #0
 8005318:	60f8      	str	r0, [r7, #12]
 800531a:	60b9      	str	r1, [r7, #8]
 800531c:	607a      	str	r2, [r7, #4]
  /* Implement your write code here, this is used by puts and printf for example */
  int i=0;
 800531e:	2300      	movs	r3, #0
 8005320:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 8005322:	2300      	movs	r3, #0
 8005324:	617b      	str	r3, [r7, #20]
 8005326:	e009      	b.n	800533c <_write+0x2a>
    ITM_SendChar((*ptr++));
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	1c5a      	adds	r2, r3, #1
 800532c:	60ba      	str	r2, [r7, #8]
 800532e:	781b      	ldrb	r3, [r3, #0]
 8005330:	4618      	mov	r0, r3
 8005332:	f7ff ffc7 	bl	80052c4 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	3301      	adds	r3, #1
 800533a:	617b      	str	r3, [r7, #20]
 800533c:	697a      	ldr	r2, [r7, #20]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	429a      	cmp	r2, r3
 8005342:	dbf1      	blt.n	8005328 <_write+0x16>
  return len;
 8005344:	687b      	ldr	r3, [r7, #4]
}
 8005346:	4618      	mov	r0, r3
 8005348:	3718      	adds	r7, #24
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}

0800534e <HAL_DAC_ErrorCallbackCh1>:

void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800534e:	b480      	push	{r7}
 8005350:	b083      	sub	sp, #12
 8005352:	af00      	add	r7, sp, #0
 8005354:	6078      	str	r0, [r7, #4]
	// do something
}
 8005356:	bf00      	nop
 8005358:	370c      	adds	r7, #12
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr
	...

08005364 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b082      	sub	sp, #8
 8005368:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800536a:	f000 ff52 	bl	8006212 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800536e:	f000 f891 	bl	8005494 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005372:	f7ff fdd5 	bl	8004f20 <MX_GPIO_Init>
  MX_DMA_Init();
 8005376:	f7ff fc0f 	bl	8004b98 <MX_DMA_Init>
  MX_DAC1_Init();
 800537a:	f7ff fabf 	bl	80048fc <MX_DAC1_Init>
  MX_DAC2_Init();
 800537e:	f7ff fb07 	bl	8004990 <MX_DAC2_Init>
  MX_ADC1_Init();
 8005382:	f7ff f97d 	bl	8004680 <MX_ADC1_Init>
  MX_COMP1_Init();
 8005386:	f7ff fa5f 	bl	8004848 <MX_COMP1_Init>
  MX_TIM2_Init();
 800538a:	f000 fc37 	bl	8005bfc <MX_TIM2_Init>
  MX_TIM17_Init();
 800538e:	f000 fdd1 	bl	8005f34 <MX_TIM17_Init>
  MX_SPI3_Init();
 8005392:	f000 f92b 	bl	80055ec <MX_SPI3_Init>
  MX_RNG_Init();
 8005396:	f000 f91b 	bl	80055d0 <MX_RNG_Init>
  MX_TIM1_Init();
 800539a:	f000 fbbf 	bl	8005b1c <MX_TIM1_Init>
  MX_TIM8_Init();
 800539e:	f000 fce7 	bl	8005d70 <MX_TIM8_Init>
  MX_TIM16_Init();
 80053a2:	f000 fd9f 	bl	8005ee4 <MX_TIM16_Init>
  MX_TIM15_Init();
 80053a6:	f000 fd4b 	bl	8005e40 <MX_TIM15_Init>
  MX_TIM5_Init();
 80053aa:	f000 fc91 	bl	8005cd0 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  DT_InitRegister();
 80053ae:	f7fd ffe5 	bl	800337c <DT_InitRegister>

  // main signal function output (external)
  FuncO_Init();
 80053b2:	f7fe f9d7 	bl	8003764 <FuncO_Init>
  FuncO_ApplyPreset_Fast(eDefaultFuncPreset);
 80053b6:	2000      	movs	r0, #0
 80053b8:	f7fe fa4a 	bl	8003850 <FuncO_ApplyPreset_Fast>
  //HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, sine_data_table, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
  //TIM8->ARR = sin1_max_arr;

  // DC bias output (internal)
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 80053bc:	2110      	movs	r1, #16
 80053be:	482b      	ldr	r0, [pc, #172]	; (800546c <main+0x108>)
 80053c0:	f002 fc2b 	bl	8007c1a <HAL_DAC_Start>
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, sine_data_table, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, square_data_table, SQUARE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, unitimpulse_data_table, UNITIMPULSE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, saw_data_table, SAW_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, saw_rev_data_table, SAW_REV_DATA_SIZE, DAC_ALIGN_12B_R);
  HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, triangle_data_table, TRIANGLE_DATA_SIZE, DAC_ALIGN_12B_R);
 80053c4:	2300      	movs	r3, #0
 80053c6:	9300      	str	r3, [sp, #0]
 80053c8:	2378      	movs	r3, #120	; 0x78
 80053ca:	4a29      	ldr	r2, [pc, #164]	; (8005470 <main+0x10c>)
 80053cc:	2100      	movs	r1, #0
 80053ce:	4829      	ldr	r0, [pc, #164]	; (8005474 <main+0x110>)
 80053d0:	f002 fc76 	bl	8007cc0 <HAL_DAC_Start_DMA>
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, trigger_input, TRIGGER_DATA_SIZE, DAC_ALIGN_12B_R);

#ifndef DISABLE_ALL_TIMERS

  // single clock to run all DAC channels. TODO add independent clocks
  HAL_TIM_Base_Start(&htim8);
 80053d4:	4828      	ldr	r0, [pc, #160]	; (8005478 <main+0x114>)
 80053d6:	f004 ffdd 	bl	800a394 <HAL_TIM_Base_Start>
  FreqO_ApplyPreset(eDefaultFreqPreset);
 80053da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80053de:	f7fe f94b 	bl	8003678 <FreqO_ApplyPreset>

#endif //DISABLE_ALL_TIMERS

  // DC bias inversion
  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_SET);
 80053e2:	2201      	movs	r2, #1
 80053e4:	2108      	movs	r1, #8
 80053e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80053ea:	f003 fc57 	bl	8008c9c <HAL_GPIO_WritePin>

  // PGA gain
  //GO_ApplyPreset_Fast(eDefaultGainPreset);
  VPP_ApplyPreset_Fast(eDefaultVppPreset);
 80053ee:	205e      	movs	r0, #94	; 0x5e
 80053f0:	f7fe fc08 	bl	8003c04 <VPP_ApplyPreset_Fast>
  //HAL_TIM_Base_Start_IT(&htim17);
#endif	//DISABLE_ALL_TIMERS


// http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 80053f4:	2200      	movs	r2, #0
 80053f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80053fa:	4820      	ldr	r0, [pc, #128]	; (800547c <main+0x118>)
 80053fc:	f003 fc4e 	bl	8008c9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 8005400:	2200      	movs	r2, #0
 8005402:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005406:	481d      	ldr	r0, [pc, #116]	; (800547c <main+0x118>)
 8005408:	f003 fc48 	bl	8008c9c <HAL_GPIO_WritePin>

#ifdef TIM_TRIGGER_MODE
  // input capture on in TIM2 slave-mode TF1FP1

  // set HW switch to direct ext. trigger input to TIM pin
  HAL_GPIO_WritePin(TRIGMODE_GPIO_Port, TRIGMODE_Pin, GPIO_PIN_SET);
 800540c:	2201      	movs	r2, #1
 800540e:	2108      	movs	r1, #8
 8005410:	481a      	ldr	r0, [pc, #104]	; (800547c <main+0x118>)
 8005412:	f003 fc43 	bl	8008c9c <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_SET);	// TS5A3357 Pin6
  //HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET); // TS5A3357 Pin5

  // clear slave mode select reg
  TIM2->SMCR &= ~(TIM_SMCR_SMS_0 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2);
 8005416:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005420:	f023 0307 	bic.w	r3, r3, #7
 8005424:	6093      	str	r3, [r2, #8]

  // slave mode
  //TIM2->SMCR |= TIM_SMCR_SMS_2;						// SLAVE MODE: RESET
  TIM2->SMCR |= TIM_SMCR_SMS_0 | TIM_SMCR_SMS_2;	// SLAVE MODE: GATED
 8005426:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005430:	f043 0305 	orr.w	r3, r3, #5
 8005434:	6093      	str	r3, [r2, #8]
  //TIM2->SMCR |= TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2;	// SLAVE MODE: TRIGGER

#ifndef DISABLE_ALL_TIMERS
  HAL_TIM_Base_Start_IT(&htim2);
 8005436:	4812      	ldr	r0, [pc, #72]	; (8005480 <main+0x11c>)
 8005438:	f004 ffda 	bl	800a3f0 <HAL_TIM_Base_Start_IT>



#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 800543c:	4811      	ldr	r0, [pc, #68]	; (8005484 <main+0x120>)
 800543e:	f004 ffa9 	bl	800a394 <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 8005442:	4b11      	ldr	r3, [pc, #68]	; (8005488 <main+0x124>)
 8005444:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005448:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 800544a:	4b0f      	ldr	r3, [pc, #60]	; (8005488 <main+0x124>)
 800544c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005450:	62da      	str	r2, [r3, #44]	; 0x2c



  // TFT lib enable
  DM_Init();
 8005452:	f7fb fbd1 	bl	8000bf8 <DM_Init>
  DM_PostInit();
 8005456:	f7fb fbdd 	bl	8000c14 <DM_PostInit>

  // DM_UpdateDisplay()
  HAL_TIM_Base_Start_IT(&htim15);
 800545a:	480c      	ldr	r0, [pc, #48]	; (800548c <main+0x128>)
 800545c:	f004 ffc8 	bl	800a3f0 <HAL_TIM_Base_Start_IT>

  //HAL_TIM_Base_Start_IT(&htim16);

  // debounce timer
  HAL_TIM_Base_Start(&htim5);
 8005460:	480b      	ldr	r0, [pc, #44]	; (8005490 <main+0x12c>)
 8005462:	f004 ff97 	bl	800a394 <HAL_TIM_Base_Start>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	EM_ProcessEvent();
 8005466:	f7fd fc11 	bl	8002c8c <EM_ProcessEvent>
 800546a:	e7fc      	b.n	8005466 <main+0x102>
 800546c:	200025a0 	.word	0x200025a0
 8005470:	20001ad8 	.word	0x20001ad8
 8005474:	2000258c 	.word	0x2000258c
 8005478:	200026d8 	.word	0x200026d8
 800547c:	48000800 	.word	0x48000800
 8005480:	20002854 	.word	0x20002854
 8005484:	20002808 	.word	0x20002808
 8005488:	40001000 	.word	0x40001000
 800548c:	20002724 	.word	0x20002724
 8005490:	200027bc 	.word	0x200027bc

08005494 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b0a8      	sub	sp, #160	; 0xa0
 8005498:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800549a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800549e:	2238      	movs	r2, #56	; 0x38
 80054a0:	2100      	movs	r1, #0
 80054a2:	4618      	mov	r0, r3
 80054a4:	f007 fa46 	bl	800c934 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80054a8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80054ac:	2200      	movs	r2, #0
 80054ae:	601a      	str	r2, [r3, #0]
 80054b0:	605a      	str	r2, [r3, #4]
 80054b2:	609a      	str	r2, [r3, #8]
 80054b4:	60da      	str	r2, [r3, #12]
 80054b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80054b8:	463b      	mov	r3, r7
 80054ba:	2254      	movs	r2, #84	; 0x54
 80054bc:	2100      	movs	r1, #0
 80054be:	4618      	mov	r0, r3
 80054c0:	f007 fa38 	bl	800c934 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80054c4:	2000      	movs	r0, #0
 80054c6:	f003 fc01 	bl	8008ccc <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80054ca:	2322      	movs	r3, #34	; 0x22
 80054cc:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80054ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80054d2:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80054d4:	2340      	movs	r3, #64	; 0x40
 80054d6:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80054d8:	2301      	movs	r3, #1
 80054da:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80054de:	2302      	movs	r3, #2
 80054e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80054e4:	2302      	movs	r3, #2
 80054e6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80054ea:	2302      	movs	r3, #2
 80054ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 80054f0:	232a      	movs	r3, #42	; 0x2a
 80054f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80054f6:	2302      	movs	r3, #2
 80054f8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80054fc:	2304      	movs	r3, #4
 80054fe:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005502:	2302      	movs	r3, #2
 8005504:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005508:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800550c:	4618      	mov	r0, r3
 800550e:	f003 fc81 	bl	8008e14 <HAL_RCC_OscConfig>
 8005512:	4603      	mov	r3, r0
 8005514:	2b00      	cmp	r3, #0
 8005516:	d001      	beq.n	800551c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8005518:	f000 f82a 	bl	8005570 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800551c:	230f      	movs	r3, #15
 800551e:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005520:	2303      	movs	r3, #3
 8005522:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005524:	2300      	movs	r3, #0
 8005526:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005528:	2300      	movs	r3, #0
 800552a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800552c:	2300      	movs	r3, #0
 800552e:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8005530:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005534:	2108      	movs	r1, #8
 8005536:	4618      	mov	r0, r3
 8005538:	f003 ff84 	bl	8009444 <HAL_RCC_ClockConfig>
 800553c:	4603      	mov	r3, r0
 800553e:	2b00      	cmp	r3, #0
 8005540:	d001      	beq.n	8005546 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8005542:	f000 f815 	bl	8005570 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 8005546:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800554a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 800554c:	2300      	movs	r3, #0
 800554e:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8005550:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8005554:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005556:	463b      	mov	r3, r7
 8005558:	4618      	mov	r0, r3
 800555a:	f004 f963 	bl	8009824 <HAL_RCCEx_PeriphCLKConfig>
 800555e:	4603      	mov	r3, r0
 8005560:	2b00      	cmp	r3, #0
 8005562:	d001      	beq.n	8005568 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8005564:	f000 f804 	bl	8005570 <Error_Handler>
  }
}
 8005568:	bf00      	nop
 800556a:	37a0      	adds	r7, #160	; 0xa0
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}

08005570 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005570:	b480      	push	{r7}
 8005572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005574:	bf00      	nop
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr

0800557e <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 800557e:	b480      	push	{r7}
 8005580:	b083      	sub	sp, #12
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f043 0204 	orr.w	r2, r3, #4
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	601a      	str	r2, [r3, #0]
}
 8005592:	bf00      	nop
 8005594:	370c      	adds	r7, #12
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr
	...

080055a0 <LL_AHB2_GRP1_EnableClock>:
{
 80055a0:	b480      	push	{r7}
 80055a2:	b085      	sub	sp, #20
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80055a8:	4b08      	ldr	r3, [pc, #32]	; (80055cc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80055aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80055ac:	4907      	ldr	r1, [pc, #28]	; (80055cc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80055b4:	4b05      	ldr	r3, [pc, #20]	; (80055cc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80055b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4013      	ands	r3, r2
 80055bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80055be:	68fb      	ldr	r3, [r7, #12]
}
 80055c0:	bf00      	nop
 80055c2:	3714      	adds	r7, #20
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr
 80055cc:	40021000 	.word	0x40021000

080055d0 <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 80055d4:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80055d8:	f7ff ffe2 	bl	80055a0 <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 80055dc:	4802      	ldr	r0, [pc, #8]	; (80055e8 <MX_RNG_Init+0x18>)
 80055de:	f7ff ffce 	bl	800557e <LL_RNG_Enable>

}
 80055e2:	bf00      	nop
 80055e4:	bd80      	pop	{r7, pc}
 80055e6:	bf00      	nop
 80055e8:	50060800 	.word	0x50060800

080055ec <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 80055f0:	4b1b      	ldr	r3, [pc, #108]	; (8005660 <MX_SPI3_Init+0x74>)
 80055f2:	4a1c      	ldr	r2, [pc, #112]	; (8005664 <MX_SPI3_Init+0x78>)
 80055f4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80055f6:	4b1a      	ldr	r3, [pc, #104]	; (8005660 <MX_SPI3_Init+0x74>)
 80055f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80055fc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80055fe:	4b18      	ldr	r3, [pc, #96]	; (8005660 <MX_SPI3_Init+0x74>)
 8005600:	2200      	movs	r2, #0
 8005602:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8005604:	4b16      	ldr	r3, [pc, #88]	; (8005660 <MX_SPI3_Init+0x74>)
 8005606:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800560a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800560c:	4b14      	ldr	r3, [pc, #80]	; (8005660 <MX_SPI3_Init+0x74>)
 800560e:	2200      	movs	r2, #0
 8005610:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005612:	4b13      	ldr	r3, [pc, #76]	; (8005660 <MX_SPI3_Init+0x74>)
 8005614:	2200      	movs	r2, #0
 8005616:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8005618:	4b11      	ldr	r3, [pc, #68]	; (8005660 <MX_SPI3_Init+0x74>)
 800561a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800561e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8005620:	4b0f      	ldr	r3, [pc, #60]	; (8005660 <MX_SPI3_Init+0x74>)
 8005622:	2210      	movs	r2, #16
 8005624:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005626:	4b0e      	ldr	r3, [pc, #56]	; (8005660 <MX_SPI3_Init+0x74>)
 8005628:	2200      	movs	r2, #0
 800562a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800562c:	4b0c      	ldr	r3, [pc, #48]	; (8005660 <MX_SPI3_Init+0x74>)
 800562e:	2200      	movs	r2, #0
 8005630:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005632:	4b0b      	ldr	r3, [pc, #44]	; (8005660 <MX_SPI3_Init+0x74>)
 8005634:	2200      	movs	r2, #0
 8005636:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8005638:	4b09      	ldr	r3, [pc, #36]	; (8005660 <MX_SPI3_Init+0x74>)
 800563a:	2207      	movs	r2, #7
 800563c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800563e:	4b08      	ldr	r3, [pc, #32]	; (8005660 <MX_SPI3_Init+0x74>)
 8005640:	2200      	movs	r2, #0
 8005642:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005644:	4b06      	ldr	r3, [pc, #24]	; (8005660 <MX_SPI3_Init+0x74>)
 8005646:	2208      	movs	r2, #8
 8005648:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800564a:	4805      	ldr	r0, [pc, #20]	; (8005660 <MX_SPI3_Init+0x74>)
 800564c:	f004 fb36 	bl	8009cbc <HAL_SPI_Init>
 8005650:	4603      	mov	r3, r0
 8005652:	2b00      	cmp	r3, #0
 8005654:	d001      	beq.n	800565a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8005656:	f7ff ff8b 	bl	8005570 <Error_Handler>
  }

}
 800565a:	bf00      	nop
 800565c:	bd80      	pop	{r7, pc}
 800565e:	bf00      	nop
 8005660:	20002674 	.word	0x20002674
 8005664:	40003c00 	.word	0x40003c00

08005668 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b08a      	sub	sp, #40	; 0x28
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005670:	f107 0314 	add.w	r3, r7, #20
 8005674:	2200      	movs	r2, #0
 8005676:	601a      	str	r2, [r3, #0]
 8005678:	605a      	str	r2, [r3, #4]
 800567a:	609a      	str	r2, [r3, #8]
 800567c:	60da      	str	r2, [r3, #12]
 800567e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a17      	ldr	r2, [pc, #92]	; (80056e4 <HAL_SPI_MspInit+0x7c>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d128      	bne.n	80056dc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800568a:	4b17      	ldr	r3, [pc, #92]	; (80056e8 <HAL_SPI_MspInit+0x80>)
 800568c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800568e:	4a16      	ldr	r2, [pc, #88]	; (80056e8 <HAL_SPI_MspInit+0x80>)
 8005690:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005694:	6593      	str	r3, [r2, #88]	; 0x58
 8005696:	4b14      	ldr	r3, [pc, #80]	; (80056e8 <HAL_SPI_MspInit+0x80>)
 8005698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800569a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800569e:	613b      	str	r3, [r7, #16]
 80056a0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80056a2:	4b11      	ldr	r3, [pc, #68]	; (80056e8 <HAL_SPI_MspInit+0x80>)
 80056a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056a6:	4a10      	ldr	r2, [pc, #64]	; (80056e8 <HAL_SPI_MspInit+0x80>)
 80056a8:	f043 0304 	orr.w	r3, r3, #4
 80056ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80056ae:	4b0e      	ldr	r3, [pc, #56]	; (80056e8 <HAL_SPI_MspInit+0x80>)
 80056b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056b2:	f003 0304 	and.w	r3, r3, #4
 80056b6:	60fb      	str	r3, [r7, #12]
 80056b8:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80056ba:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80056be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056c0:	2302      	movs	r3, #2
 80056c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056c4:	2300      	movs	r3, #0
 80056c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056c8:	2300      	movs	r3, #0
 80056ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80056cc:	2306      	movs	r3, #6
 80056ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80056d0:	f107 0314 	add.w	r3, r7, #20
 80056d4:	4619      	mov	r1, r3
 80056d6:	4805      	ldr	r0, [pc, #20]	; (80056ec <HAL_SPI_MspInit+0x84>)
 80056d8:	f003 f95e 	bl	8008998 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80056dc:	bf00      	nop
 80056de:	3728      	adds	r7, #40	; 0x28
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	40003c00 	.word	0x40003c00
 80056e8:	40021000 	.word	0x40021000
 80056ec:	48000800 	.word	0x48000800

080056f0 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 80056f0:	b480      	push	{r7}
 80056f2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80056f4:	4b05      	ldr	r3, [pc, #20]	; (800570c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	4a04      	ldr	r2, [pc, #16]	; (800570c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80056fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80056fe:	6093      	str	r3, [r2, #8]
}
 8005700:	bf00      	nop
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr
 800570a:	bf00      	nop
 800570c:	40007000 	.word	0x40007000

08005710 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b082      	sub	sp, #8
 8005714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005716:	4b0f      	ldr	r3, [pc, #60]	; (8005754 <HAL_MspInit+0x44>)
 8005718:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800571a:	4a0e      	ldr	r2, [pc, #56]	; (8005754 <HAL_MspInit+0x44>)
 800571c:	f043 0301 	orr.w	r3, r3, #1
 8005720:	6613      	str	r3, [r2, #96]	; 0x60
 8005722:	4b0c      	ldr	r3, [pc, #48]	; (8005754 <HAL_MspInit+0x44>)
 8005724:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005726:	f003 0301 	and.w	r3, r3, #1
 800572a:	607b      	str	r3, [r7, #4]
 800572c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800572e:	4b09      	ldr	r3, [pc, #36]	; (8005754 <HAL_MspInit+0x44>)
 8005730:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005732:	4a08      	ldr	r2, [pc, #32]	; (8005754 <HAL_MspInit+0x44>)
 8005734:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005738:	6593      	str	r3, [r2, #88]	; 0x58
 800573a:	4b06      	ldr	r3, [pc, #24]	; (8005754 <HAL_MspInit+0x44>)
 800573c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800573e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005742:	603b      	str	r3, [r7, #0]
 8005744:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8005746:	f7ff ffd3 	bl	80056f0 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800574a:	bf00      	nop
 800574c:	3708      	adds	r7, #8
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}
 8005752:	bf00      	nop
 8005754:	40021000 	.word	0x40021000

08005758 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8005760:	4b07      	ldr	r3, [pc, #28]	; (8005780 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8005762:	695a      	ldr	r2, [r3, #20]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	4013      	ands	r3, r2
 8005768:	687a      	ldr	r2, [r7, #4]
 800576a:	429a      	cmp	r2, r3
 800576c:	d101      	bne.n	8005772 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800576e:	2301      	movs	r3, #1
 8005770:	e000      	b.n	8005774 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8005772:	2300      	movs	r3, #0
}
 8005774:	4618      	mov	r0, r3
 8005776:	370c      	adds	r7, #12
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr
 8005780:	40010400 	.word	0x40010400

08005784 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 800578c:	4a04      	ldr	r2, [pc, #16]	; (80057a0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6153      	str	r3, [r2, #20]
}
 8005792:	bf00      	nop
 8005794:	370c      	adds	r7, #12
 8005796:	46bd      	mov	sp, r7
 8005798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579c:	4770      	bx	lr
 800579e:	bf00      	nop
 80057a0:	40010400 	.word	0x40010400

080057a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80057a4:	b480      	push	{r7}
 80057a6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80057a8:	bf00      	nop
 80057aa:	46bd      	mov	sp, r7
 80057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b0:	4770      	bx	lr

080057b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80057b2:	b480      	push	{r7}
 80057b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80057b6:	e7fe      	b.n	80057b6 <HardFault_Handler+0x4>

080057b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80057b8:	b480      	push	{r7}
 80057ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80057bc:	e7fe      	b.n	80057bc <MemManage_Handler+0x4>

080057be <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80057be:	b480      	push	{r7}
 80057c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80057c2:	e7fe      	b.n	80057c2 <BusFault_Handler+0x4>

080057c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80057c4:	b480      	push	{r7}
 80057c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80057c8:	e7fe      	b.n	80057c8 <UsageFault_Handler+0x4>

080057ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80057ca:	b480      	push	{r7}
 80057cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80057ce:	bf00      	nop
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr

080057d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80057d8:	b480      	push	{r7}
 80057da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80057dc:	bf00      	nop
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr

080057e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80057e6:	b480      	push	{r7}
 80057e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80057ea:	bf00      	nop
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr

080057f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80057f8:	f000 fd5e 	bl	80062b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80057fc:	bf00      	nop
 80057fe:	bd80      	pop	{r7, pc}

08005800 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0))
 8005804:	2001      	movs	r0, #1
 8005806:	f7ff ffa7 	bl	8005758 <LL_EXTI_IsActiveFlag_0_31>
 800580a:	4603      	mov	r3, r0
 800580c:	2b00      	cmp	r3, #0
 800580e:	d005      	beq.n	800581c <EXTI0_IRQHandler+0x1c>
	{
		EM_SetNewEvent(evRedBtn);
 8005810:	2004      	movs	r0, #4
 8005812:	f7fd fd29 	bl	8003268 <EM_SetNewEvent>
		printf("'Red' BTN3_EXTI0_Pin\n");
 8005816:	4807      	ldr	r0, [pc, #28]	; (8005834 <EXTI0_IRQHandler+0x34>)
 8005818:	f007 fd4c 	bl	800d2b4 <puts>
	}

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 800581c:	2001      	movs	r0, #1
 800581e:	f7ff ff9b 	bl	8005758 <LL_EXTI_IsActiveFlag_0_31>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d002      	beq.n	800582e <EXTI0_IRQHandler+0x2e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8005828:	2001      	movs	r0, #1
 800582a:	f7ff ffab 	bl	8005784 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800582e:	bf00      	nop
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	0800fbf8 	.word	0x0800fbf8

08005838 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1))
 800583c:	2002      	movs	r0, #2
 800583e:	f7ff ff8b 	bl	8005758 <LL_EXTI_IsActiveFlag_0_31>
 8005842:	4603      	mov	r3, r0
 8005844:	2b00      	cmp	r3, #0
 8005846:	d005      	beq.n	8005854 <EXTI1_IRQHandler+0x1c>
	{
		EM_SetNewEvent(evGreenBtn);
 8005848:	2002      	movs	r0, #2
 800584a:	f7fd fd0d 	bl	8003268 <EM_SetNewEvent>
		printf("'Green' BTN4_EXTI1_Pin\n");
 800584e:	4807      	ldr	r0, [pc, #28]	; (800586c <EXTI1_IRQHandler+0x34>)
 8005850:	f007 fd30 	bl	800d2b4 <puts>
	}


  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 8005854:	2002      	movs	r0, #2
 8005856:	f7ff ff7f 	bl	8005758 <LL_EXTI_IsActiveFlag_0_31>
 800585a:	4603      	mov	r3, r0
 800585c:	2b00      	cmp	r3, #0
 800585e:	d002      	beq.n	8005866 <EXTI1_IRQHandler+0x2e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 8005860:	2002      	movs	r0, #2
 8005862:	f7ff ff8f 	bl	8005784 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8005866:	bf00      	nop
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop
 800586c:	0800fc10 	.word	0x0800fc10

08005870 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2))
 8005874:	2004      	movs	r0, #4
 8005876:	f7ff ff6f 	bl	8005758 <LL_EXTI_IsActiveFlag_0_31>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d005      	beq.n	800588c <EXTI2_IRQHandler+0x1c>
	{
		EM_SetNewEvent(evEncoderPush);
 8005880:	2006      	movs	r0, #6
 8005882:	f7fd fcf1 	bl	8003268 <EM_SetNewEvent>
		printf("'EncoderPush' ENC_EXTI2_Pin\n");
 8005886:	4807      	ldr	r0, [pc, #28]	; (80058a4 <EXTI2_IRQHandler+0x34>)
 8005888:	f007 fd14 	bl	800d2b4 <puts>
	}


  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 800588c:	2004      	movs	r0, #4
 800588e:	f7ff ff63 	bl	8005758 <LL_EXTI_IsActiveFlag_0_31>
 8005892:	4603      	mov	r3, r0
 8005894:	2b00      	cmp	r3, #0
 8005896:	d002      	beq.n	800589e <EXTI2_IRQHandler+0x2e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 8005898:	2004      	movs	r0, #4
 800589a:	f7ff ff73 	bl	8005784 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800589e:	bf00      	nop
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop
 80058a4:	0800fc28 	.word	0x0800fc28

080058a8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	//printf("Test\n");
	//printf("%lu\n", trigger_input[0]);
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80058ac:	4802      	ldr	r0, [pc, #8]	; (80058b8 <DMA1_Channel1_IRQHandler+0x10>)
 80058ae:	f002 ff23 	bl	80086f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80058b2:	bf00      	nop
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	20002508 	.word	0x20002508

080058bc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80058c0:	4802      	ldr	r0, [pc, #8]	; (80058cc <DMA1_Channel2_IRQHandler+0x10>)
 80058c2:	f002 ff19 	bl	80086f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80058c6:	bf00      	nop
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	200025b4 	.word	0x200025b4

080058d0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 80058d4:	4802      	ldr	r0, [pc, #8]	; (80058e0 <DMA1_Channel3_IRQHandler+0x10>)
 80058d6:	f002 ff0f 	bl	80086f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80058da:	bf00      	nop
 80058dc:	bd80      	pop	{r7, pc}
 80058de:	bf00      	nop
 80058e0:	20002614 	.word	0x20002614

080058e4 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */
	DM_UpdateDisplay();
 80058e8:	f7fb fab6 	bl	8000e58 <DM_UpdateDisplay>
	{
		printf("Encoder turned\n");
		TIM1->SR &= ~(TIM_SR_IDXF);
	}
*/
	if((TIM1->SR & TIM_SR_DIRF) == TIM_SR_DIRF)
 80058ec:	4b0d      	ldr	r3, [pc, #52]	; (8005924 <TIM1_BRK_TIM15_IRQHandler+0x40>)
 80058ee:	691b      	ldr	r3, [r3, #16]
 80058f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80058f8:	d10b      	bne.n	8005912 <TIM1_BRK_TIM15_IRQHandler+0x2e>
	{
		EM_SetNewEvent(evEncoderSet);
 80058fa:	2005      	movs	r0, #5
 80058fc:	f7fd fcb4 	bl	8003268 <EM_SetNewEvent>
		printf("Encoder new direction\n");
 8005900:	4809      	ldr	r0, [pc, #36]	; (8005928 <TIM1_BRK_TIM15_IRQHandler+0x44>)
 8005902:	f007 fcd7 	bl	800d2b4 <puts>
		TIM1->SR &= ~(TIM_SR_DIRF);
 8005906:	4b07      	ldr	r3, [pc, #28]	; (8005924 <TIM1_BRK_TIM15_IRQHandler+0x40>)
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	4a06      	ldr	r2, [pc, #24]	; (8005924 <TIM1_BRK_TIM15_IRQHandler+0x40>)
 800590c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005910:	6113      	str	r3, [r2, #16]

	}
  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005912:	4806      	ldr	r0, [pc, #24]	; (800592c <TIM1_BRK_TIM15_IRQHandler+0x48>)
 8005914:	f004 fe77 	bl	800a606 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8005918:	4805      	ldr	r0, [pc, #20]	; (8005930 <TIM1_BRK_TIM15_IRQHandler+0x4c>)
 800591a:	f004 fe74 	bl	800a606 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 800591e:	bf00      	nop
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	40012c00 	.word	0x40012c00
 8005928:	0800fc44 	.word	0x0800fc44
 800592c:	20002808 	.word	0x20002808
 8005930:	20002724 	.word	0x20002724

08005934 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	//snprintf(control_pressed, sizeof(control_pressed), " ");
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005938:	4803      	ldr	r0, [pc, #12]	; (8005948 <TIM1_UP_TIM16_IRQHandler+0x14>)
 800593a:	f004 fe64 	bl	800a606 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 800593e:	4803      	ldr	r0, [pc, #12]	; (800594c <TIM1_UP_TIM16_IRQHandler+0x18>)
 8005940:	f004 fe61 	bl	800a606 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8005944:	bf00      	nop
 8005946:	bd80      	pop	{r7, pc}
 8005948:	20002808 	.word	0x20002808
 800594c:	200028a0 	.word	0x200028a0

08005950 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	update_dc_bias_sweep();
 8005954:	f7ff f95a 	bl	8004c0c <update_dc_bias_sweep>




  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005958:	4803      	ldr	r0, [pc, #12]	; (8005968 <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 800595a:	f004 fe54 	bl	800a606 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 800595e:	4803      	ldr	r0, [pc, #12]	; (800596c <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>)
 8005960:	f004 fe51 	bl	800a606 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8005964:	bf00      	nop
 8005966:	bd80      	pop	{r7, pc}
 8005968:	20002808 	.word	0x20002808
 800596c:	20002770 	.word	0x20002770

08005970 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005974:	4802      	ldr	r0, [pc, #8]	; (8005980 <TIM2_IRQHandler+0x10>)
 8005976:	f004 fe46 	bl	800a606 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800597a:	bf00      	nop
 800597c:	bd80      	pop	{r7, pc}
 800597e:	bf00      	nop
 8005980:	20002854 	.word	0x20002854

08005984 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */


	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14))
 8005988:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800598c:	f7ff fee4 	bl	8005758 <LL_EXTI_IsActiveFlag_0_31>
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	d005      	beq.n	80059a2 <EXTI15_10_IRQHandler+0x1e>
	{

		EM_SetNewEvent(evBlueBtn);
 8005996:	2001      	movs	r0, #1
 8005998:	f7fd fc66 	bl	8003268 <EM_SetNewEvent>
		printf("'Blue' BTN1_EXTI14_Pin\n");
 800599c:	4813      	ldr	r0, [pc, #76]	; (80059ec <EXTI15_10_IRQHandler+0x68>)
 800599e:	f007 fc89 	bl	800d2b4 <puts>
	}
	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15))
 80059a2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80059a6:	f7ff fed7 	bl	8005758 <LL_EXTI_IsActiveFlag_0_31>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d005      	beq.n	80059bc <EXTI15_10_IRQHandler+0x38>
	{
		EM_SetNewEvent(evYellowBtn);
 80059b0:	2003      	movs	r0, #3
 80059b2:	f7fd fc59 	bl	8003268 <EM_SetNewEvent>
		printf("'Yellow' BTN2_EXTI15_Pin\n");
 80059b6:	480e      	ldr	r0, [pc, #56]	; (80059f0 <EXTI15_10_IRQHandler+0x6c>)
 80059b8:	f007 fc7c 	bl	800d2b4 <puts>
	}

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 80059bc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80059c0:	f7ff feca 	bl	8005758 <LL_EXTI_IsActiveFlag_0_31>
 80059c4:	4603      	mov	r3, r0
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d003      	beq.n	80059d2 <EXTI15_10_IRQHandler+0x4e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 80059ca:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80059ce:	f7ff fed9 	bl	8005784 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 80059d2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80059d6:	f7ff febf 	bl	8005758 <LL_EXTI_IsActiveFlag_0_31>
 80059da:	4603      	mov	r3, r0
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d003      	beq.n	80059e8 <EXTI15_10_IRQHandler+0x64>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 80059e0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80059e4:	f7ff fece 	bl	8005784 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80059e8:	bf00      	nop
 80059ea:	bd80      	pop	{r7, pc}
 80059ec:	0800fc5c 	.word	0x0800fc5c
 80059f0:	0800fc74 	.word	0x0800fc74

080059f4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b086      	sub	sp, #24
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005a00:	2300      	movs	r3, #0
 8005a02:	617b      	str	r3, [r7, #20]
 8005a04:	e00a      	b.n	8005a1c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005a06:	f3af 8000 	nop.w
 8005a0a:	4601      	mov	r1, r0
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	1c5a      	adds	r2, r3, #1
 8005a10:	60ba      	str	r2, [r7, #8]
 8005a12:	b2ca      	uxtb	r2, r1
 8005a14:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	3301      	adds	r3, #1
 8005a1a:	617b      	str	r3, [r7, #20]
 8005a1c:	697a      	ldr	r2, [r7, #20]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	429a      	cmp	r2, r3
 8005a22:	dbf0      	blt.n	8005a06 <_read+0x12>
	}

return len;
 8005a24:	687b      	ldr	r3, [r7, #4]
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3718      	adds	r7, #24
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}

08005a2e <_close>:
	}
	return len;
}

int _close(int file)
{
 8005a2e:	b480      	push	{r7}
 8005a30:	b083      	sub	sp, #12
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	6078      	str	r0, [r7, #4]
	return -1;
 8005a36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	370c      	adds	r7, #12
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a44:	4770      	bx	lr

08005a46 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005a46:	b480      	push	{r7}
 8005a48:	b083      	sub	sp, #12
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	6078      	str	r0, [r7, #4]
 8005a4e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005a56:	605a      	str	r2, [r3, #4]
	return 0;
 8005a58:	2300      	movs	r3, #0
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	370c      	adds	r7, #12
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a64:	4770      	bx	lr

08005a66 <_isatty>:

int _isatty(int file)
{
 8005a66:	b480      	push	{r7}
 8005a68:	b083      	sub	sp, #12
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	6078      	str	r0, [r7, #4]
	return 1;
 8005a6e:	2301      	movs	r3, #1
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	370c      	adds	r7, #12
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr

08005a7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b085      	sub	sp, #20
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	60f8      	str	r0, [r7, #12]
 8005a84:	60b9      	str	r1, [r7, #8]
 8005a86:	607a      	str	r2, [r7, #4]
	return 0;
 8005a88:	2300      	movs	r3, #0
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3714      	adds	r7, #20
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a94:	4770      	bx	lr
	...

08005a98 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b084      	sub	sp, #16
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005aa0:	4b11      	ldr	r3, [pc, #68]	; (8005ae8 <_sbrk+0x50>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d102      	bne.n	8005aae <_sbrk+0x16>
		heap_end = &end;
 8005aa8:	4b0f      	ldr	r3, [pc, #60]	; (8005ae8 <_sbrk+0x50>)
 8005aaa:	4a10      	ldr	r2, [pc, #64]	; (8005aec <_sbrk+0x54>)
 8005aac:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8005aae:	4b0e      	ldr	r3, [pc, #56]	; (8005ae8 <_sbrk+0x50>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8005ab4:	4b0c      	ldr	r3, [pc, #48]	; (8005ae8 <_sbrk+0x50>)
 8005ab6:	681a      	ldr	r2, [r3, #0]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4413      	add	r3, r2
 8005abc:	466a      	mov	r2, sp
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d907      	bls.n	8005ad2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8005ac2:	f006 ff0d 	bl	800c8e0 <__errno>
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	230c      	movs	r3, #12
 8005aca:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8005acc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005ad0:	e006      	b.n	8005ae0 <_sbrk+0x48>
	}

	heap_end += incr;
 8005ad2:	4b05      	ldr	r3, [pc, #20]	; (8005ae8 <_sbrk+0x50>)
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	4413      	add	r3, r2
 8005ada:	4a03      	ldr	r2, [pc, #12]	; (8005ae8 <_sbrk+0x50>)
 8005adc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005ade:	68fb      	ldr	r3, [r7, #12]
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3710      	adds	r7, #16
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	200020c4 	.word	0x200020c4
 8005aec:	200028f8 	.word	0x200028f8

08005af0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005af0:	b480      	push	{r7}
 8005af2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005af4:	4b08      	ldr	r3, [pc, #32]	; (8005b18 <SystemInit+0x28>)
 8005af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005afa:	4a07      	ldr	r2, [pc, #28]	; (8005b18 <SystemInit+0x28>)
 8005afc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005b00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005b04:	4b04      	ldr	r3, [pc, #16]	; (8005b18 <SystemInit+0x28>)
 8005b06:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005b0a:	609a      	str	r2, [r3, #8]
#endif
}
 8005b0c:	bf00      	nop
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b14:	4770      	bx	lr
 8005b16:	bf00      	nop
 8005b18:	e000ed00 	.word	0xe000ed00

08005b1c <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b09a      	sub	sp, #104	; 0x68
 8005b20:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8005b22:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005b26:	2224      	movs	r2, #36	; 0x24
 8005b28:	2100      	movs	r1, #0
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f006 ff02 	bl	800c934 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b30:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005b34:	2200      	movs	r2, #0
 8005b36:	601a      	str	r2, [r3, #0]
 8005b38:	605a      	str	r2, [r3, #4]
 8005b3a:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005b3c:	1d3b      	adds	r3, r7, #4
 8005b3e:	2234      	movs	r2, #52	; 0x34
 8005b40:	2100      	movs	r1, #0
 8005b42:	4618      	mov	r0, r3
 8005b44:	f006 fef6 	bl	800c934 <memset>

  htim1.Instance = TIM1;
 8005b48:	4b2a      	ldr	r3, [pc, #168]	; (8005bf4 <MX_TIM1_Init+0xd8>)
 8005b4a:	4a2b      	ldr	r2, [pc, #172]	; (8005bf8 <MX_TIM1_Init+0xdc>)
 8005b4c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005b4e:	4b29      	ldr	r3, [pc, #164]	; (8005bf4 <MX_TIM1_Init+0xd8>)
 8005b50:	2200      	movs	r2, #0
 8005b52:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 8005b54:	4b27      	ldr	r3, [pc, #156]	; (8005bf4 <MX_TIM1_Init+0xd8>)
 8005b56:	2240      	movs	r2, #64	; 0x40
 8005b58:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 8005b5a:	4b26      	ldr	r3, [pc, #152]	; (8005bf4 <MX_TIM1_Init+0xd8>)
 8005b5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005b60:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b62:	4b24      	ldr	r3, [pc, #144]	; (8005bf4 <MX_TIM1_Init+0xd8>)
 8005b64:	2200      	movs	r2, #0
 8005b66:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005b68:	4b22      	ldr	r3, [pc, #136]	; (8005bf4 <MX_TIM1_Init+0xd8>)
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b6e:	4b21      	ldr	r3, [pc, #132]	; (8005bf4 <MX_TIM1_Init+0xd8>)
 8005b70:	2200      	movs	r2, #0
 8005b72:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005b74:	2303      	movs	r3, #3
 8005b76:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005b80:	2300      	movs	r3, #0
 8005b82:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8005b84:	2300      	movs	r3, #0
 8005b86:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005b90:	2300      	movs	r3, #0
 8005b92:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8005b94:	2300      	movs	r3, #0
 8005b96:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8005b98:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005b9c:	4619      	mov	r1, r3
 8005b9e:	4815      	ldr	r0, [pc, #84]	; (8005bf4 <MX_TIM1_Init+0xd8>)
 8005ba0:	f004 fc8b 	bl	800a4ba <HAL_TIM_Encoder_Init>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d001      	beq.n	8005bae <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8005baa:	f7ff fce1 	bl	8005570 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005bae:	2320      	movs	r3, #32
 8005bb0:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005bba:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005bbe:	4619      	mov	r1, r3
 8005bc0:	480c      	ldr	r0, [pc, #48]	; (8005bf4 <MX_TIM1_Init+0xd8>)
 8005bc2:	f005 fa03 	bl	800afcc <HAL_TIMEx_MasterConfigSynchronization>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d001      	beq.n	8005bd0 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8005bcc:	f7ff fcd0 	bl	8005570 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005bd8:	1d3b      	adds	r3, r7, #4
 8005bda:	4619      	mov	r1, r3
 8005bdc:	4805      	ldr	r0, [pc, #20]	; (8005bf4 <MX_TIM1_Init+0xd8>)
 8005bde:	f005 fa8b 	bl	800b0f8 <HAL_TIMEx_ConfigBreakDeadTime>
 8005be2:	4603      	mov	r3, r0
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d001      	beq.n	8005bec <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8005be8:	f7ff fcc2 	bl	8005570 <Error_Handler>
  }

}
 8005bec:	bf00      	nop
 8005bee:	3768      	adds	r7, #104	; 0x68
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	20002808 	.word	0x20002808
 8005bf8:	40012c00 	.word	0x40012c00

08005bfc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b08c      	sub	sp, #48	; 0x30
 8005c00:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005c02:	f107 0320 	add.w	r3, r7, #32
 8005c06:	2200      	movs	r2, #0
 8005c08:	601a      	str	r2, [r3, #0]
 8005c0a:	605a      	str	r2, [r3, #4]
 8005c0c:	609a      	str	r2, [r3, #8]
 8005c0e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8005c10:	f107 030c 	add.w	r3, r7, #12
 8005c14:	2200      	movs	r2, #0
 8005c16:	601a      	str	r2, [r3, #0]
 8005c18:	605a      	str	r2, [r3, #4]
 8005c1a:	609a      	str	r2, [r3, #8]
 8005c1c:	60da      	str	r2, [r3, #12]
 8005c1e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c20:	463b      	mov	r3, r7
 8005c22:	2200      	movs	r2, #0
 8005c24:	601a      	str	r2, [r3, #0]
 8005c26:	605a      	str	r2, [r3, #4]
 8005c28:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8005c2a:	4b28      	ldr	r3, [pc, #160]	; (8005ccc <MX_TIM2_Init+0xd0>)
 8005c2c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005c30:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2047;
 8005c32:	4b26      	ldr	r3, [pc, #152]	; (8005ccc <MX_TIM2_Init+0xd0>)
 8005c34:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005c38:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c3a:	4b24      	ldr	r3, [pc, #144]	; (8005ccc <MX_TIM2_Init+0xd0>)
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1024;
 8005c40:	4b22      	ldr	r3, [pc, #136]	; (8005ccc <MX_TIM2_Init+0xd0>)
 8005c42:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005c46:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005c48:	4b20      	ldr	r3, [pc, #128]	; (8005ccc <MX_TIM2_Init+0xd0>)
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005c4e:	4b1f      	ldr	r3, [pc, #124]	; (8005ccc <MX_TIM2_Init+0xd0>)
 8005c50:	2200      	movs	r2, #0
 8005c52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005c54:	481d      	ldr	r0, [pc, #116]	; (8005ccc <MX_TIM2_Init+0xd0>)
 8005c56:	f004 fb46 	bl	800a2e6 <HAL_TIM_Base_Init>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d001      	beq.n	8005c64 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8005c60:	f7ff fc86 	bl	8005570 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005c64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005c68:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005c6a:	f107 0320 	add.w	r3, r7, #32
 8005c6e:	4619      	mov	r1, r3
 8005c70:	4816      	ldr	r0, [pc, #88]	; (8005ccc <MX_TIM2_Init+0xd0>)
 8005c72:	f004 fe47 	bl	800a904 <HAL_TIM_ConfigClockSource>
 8005c76:	4603      	mov	r3, r0
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d001      	beq.n	8005c80 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8005c7c:	f7ff fc78 	bl	8005570 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8005c80:	2305      	movs	r3, #5
 8005c82:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8005c84:	2350      	movs	r3, #80	; 0x50
 8005c86:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8005c90:	f107 030c 	add.w	r3, r7, #12
 8005c94:	4619      	mov	r1, r3
 8005c96:	480d      	ldr	r0, [pc, #52]	; (8005ccc <MX_TIM2_Init+0xd0>)
 8005c98:	f004 ff24 	bl	800aae4 <HAL_TIM_SlaveConfigSynchro>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d001      	beq.n	8005ca6 <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8005ca2:	f7ff fc65 	bl	8005570 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005caa:	2300      	movs	r3, #0
 8005cac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005cae:	463b      	mov	r3, r7
 8005cb0:	4619      	mov	r1, r3
 8005cb2:	4806      	ldr	r0, [pc, #24]	; (8005ccc <MX_TIM2_Init+0xd0>)
 8005cb4:	f005 f98a 	bl	800afcc <HAL_TIMEx_MasterConfigSynchronization>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d001      	beq.n	8005cc2 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8005cbe:	f7ff fc57 	bl	8005570 <Error_Handler>
  }

}
 8005cc2:	bf00      	nop
 8005cc4:	3730      	adds	r7, #48	; 0x30
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}
 8005cca:	bf00      	nop
 8005ccc:	20002854 	.word	0x20002854

08005cd0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b088      	sub	sp, #32
 8005cd4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005cd6:	f107 0310 	add.w	r3, r7, #16
 8005cda:	2200      	movs	r2, #0
 8005cdc:	601a      	str	r2, [r3, #0]
 8005cde:	605a      	str	r2, [r3, #4]
 8005ce0:	609a      	str	r2, [r3, #8]
 8005ce2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005ce4:	1d3b      	adds	r3, r7, #4
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	601a      	str	r2, [r3, #0]
 8005cea:	605a      	str	r2, [r3, #4]
 8005cec:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 8005cee:	4b1e      	ldr	r3, [pc, #120]	; (8005d68 <MX_TIM5_Init+0x98>)
 8005cf0:	4a1e      	ldr	r2, [pc, #120]	; (8005d6c <MX_TIM5_Init+0x9c>)
 8005cf2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 65535;
 8005cf4:	4b1c      	ldr	r3, [pc, #112]	; (8005d68 <MX_TIM5_Init+0x98>)
 8005cf6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005cfa:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005cfc:	4b1a      	ldr	r3, [pc, #104]	; (8005d68 <MX_TIM5_Init+0x98>)
 8005cfe:	2200      	movs	r2, #0
 8005d00:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8005d02:	4b19      	ldr	r3, [pc, #100]	; (8005d68 <MX_TIM5_Init+0x98>)
 8005d04:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005d08:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8005d0a:	4b17      	ldr	r3, [pc, #92]	; (8005d68 <MX_TIM5_Init+0x98>)
 8005d0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d10:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005d12:	4b15      	ldr	r3, [pc, #84]	; (8005d68 <MX_TIM5_Init+0x98>)
 8005d14:	2200      	movs	r2, #0
 8005d16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8005d18:	4813      	ldr	r0, [pc, #76]	; (8005d68 <MX_TIM5_Init+0x98>)
 8005d1a:	f004 fae4 	bl	800a2e6 <HAL_TIM_Base_Init>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d001      	beq.n	8005d28 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8005d24:	f7ff fc24 	bl	8005570 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005d28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d2c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005d2e:	f107 0310 	add.w	r3, r7, #16
 8005d32:	4619      	mov	r1, r3
 8005d34:	480c      	ldr	r0, [pc, #48]	; (8005d68 <MX_TIM5_Init+0x98>)
 8005d36:	f004 fde5 	bl	800a904 <HAL_TIM_ConfigClockSource>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d001      	beq.n	8005d44 <MX_TIM5_Init+0x74>
  {
    Error_Handler();
 8005d40:	f7ff fc16 	bl	8005570 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d44:	2300      	movs	r3, #0
 8005d46:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005d4c:	1d3b      	adds	r3, r7, #4
 8005d4e:	4619      	mov	r1, r3
 8005d50:	4805      	ldr	r0, [pc, #20]	; (8005d68 <MX_TIM5_Init+0x98>)
 8005d52:	f005 f93b 	bl	800afcc <HAL_TIMEx_MasterConfigSynchronization>
 8005d56:	4603      	mov	r3, r0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d001      	beq.n	8005d60 <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 8005d5c:	f7ff fc08 	bl	8005570 <Error_Handler>
  }

}
 8005d60:	bf00      	nop
 8005d62:	3720      	adds	r7, #32
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}
 8005d68:	200027bc 	.word	0x200027bc
 8005d6c:	40000c00 	.word	0x40000c00

08005d70 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b094      	sub	sp, #80	; 0x50
 8005d74:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005d76:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	601a      	str	r2, [r3, #0]
 8005d7e:	605a      	str	r2, [r3, #4]
 8005d80:	609a      	str	r2, [r3, #8]
 8005d82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005d84:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005d88:	2200      	movs	r2, #0
 8005d8a:	601a      	str	r2, [r3, #0]
 8005d8c:	605a      	str	r2, [r3, #4]
 8005d8e:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005d90:	463b      	mov	r3, r7
 8005d92:	2234      	movs	r2, #52	; 0x34
 8005d94:	2100      	movs	r1, #0
 8005d96:	4618      	mov	r0, r3
 8005d98:	f006 fdcc 	bl	800c934 <memset>

  htim8.Instance = TIM8;
 8005d9c:	4b26      	ldr	r3, [pc, #152]	; (8005e38 <MX_TIM8_Init+0xc8>)
 8005d9e:	4a27      	ldr	r2, [pc, #156]	; (8005e3c <MX_TIM8_Init+0xcc>)
 8005da0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8005da2:	4b25      	ldr	r3, [pc, #148]	; (8005e38 <MX_TIM8_Init+0xc8>)
 8005da4:	2200      	movs	r2, #0
 8005da6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005da8:	4b23      	ldr	r3, [pc, #140]	; (8005e38 <MX_TIM8_Init+0xc8>)
 8005daa:	2200      	movs	r2, #0
 8005dac:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 8005dae:	4b22      	ldr	r3, [pc, #136]	; (8005e38 <MX_TIM8_Init+0xc8>)
 8005db0:	2201      	movs	r2, #1
 8005db2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005db4:	4b20      	ldr	r3, [pc, #128]	; (8005e38 <MX_TIM8_Init+0xc8>)
 8005db6:	2200      	movs	r2, #0
 8005db8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8005dba:	4b1f      	ldr	r3, [pc, #124]	; (8005e38 <MX_TIM8_Init+0xc8>)
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005dc0:	4b1d      	ldr	r3, [pc, #116]	; (8005e38 <MX_TIM8_Init+0xc8>)
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8005dc6:	481c      	ldr	r0, [pc, #112]	; (8005e38 <MX_TIM8_Init+0xc8>)
 8005dc8:	f004 fa8d 	bl	800a2e6 <HAL_TIM_Base_Init>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d001      	beq.n	8005dd6 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 8005dd2:	f7ff fbcd 	bl	8005570 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005dd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005dda:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8005ddc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005de0:	4619      	mov	r1, r3
 8005de2:	4815      	ldr	r0, [pc, #84]	; (8005e38 <MX_TIM8_Init+0xc8>)
 8005de4:	f004 fd8e 	bl	800a904 <HAL_TIM_ConfigClockSource>
 8005de8:	4603      	mov	r3, r0
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d001      	beq.n	8005df2 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8005dee:	f7ff fbbf 	bl	8005570 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005df2:	2320      	movs	r3, #32
 8005df4:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005df6:	2300      	movs	r3, #0
 8005df8:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8005dfe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005e02:	4619      	mov	r1, r3
 8005e04:	480c      	ldr	r0, [pc, #48]	; (8005e38 <MX_TIM8_Init+0xc8>)
 8005e06:	f005 f8e1 	bl	800afcc <HAL_TIMEx_MasterConfigSynchronization>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d001      	beq.n	8005e14 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8005e10:	f7ff fbae 	bl	8005570 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005e14:	2300      	movs	r3, #0
 8005e16:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8005e1c:	463b      	mov	r3, r7
 8005e1e:	4619      	mov	r1, r3
 8005e20:	4805      	ldr	r0, [pc, #20]	; (8005e38 <MX_TIM8_Init+0xc8>)
 8005e22:	f005 f969 	bl	800b0f8 <HAL_TIMEx_ConfigBreakDeadTime>
 8005e26:	4603      	mov	r3, r0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d001      	beq.n	8005e30 <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8005e2c:	f7ff fba0 	bl	8005570 <Error_Handler>
  }

}
 8005e30:	bf00      	nop
 8005e32:	3750      	adds	r7, #80	; 0x50
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}
 8005e38:	200026d8 	.word	0x200026d8
 8005e3c:	40013400 	.word	0x40013400

08005e40 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b088      	sub	sp, #32
 8005e44:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005e46:	f107 0310 	add.w	r3, r7, #16
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	601a      	str	r2, [r3, #0]
 8005e4e:	605a      	str	r2, [r3, #4]
 8005e50:	609a      	str	r2, [r3, #8]
 8005e52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e54:	1d3b      	adds	r3, r7, #4
 8005e56:	2200      	movs	r2, #0
 8005e58:	601a      	str	r2, [r3, #0]
 8005e5a:	605a      	str	r2, [r3, #4]
 8005e5c:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 8005e5e:	4b1f      	ldr	r3, [pc, #124]	; (8005edc <MX_TIM15_Init+0x9c>)
 8005e60:	4a1f      	ldr	r2, [pc, #124]	; (8005ee0 <MX_TIM15_Init+0xa0>)
 8005e62:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 8005e64:	4b1d      	ldr	r3, [pc, #116]	; (8005edc <MX_TIM15_Init+0x9c>)
 8005e66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005e6a:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e6c:	4b1b      	ldr	r3, [pc, #108]	; (8005edc <MX_TIM15_Init+0x9c>)
 8005e6e:	2200      	movs	r2, #0
 8005e70:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 8005e72:	4b1a      	ldr	r3, [pc, #104]	; (8005edc <MX_TIM15_Init+0x9c>)
 8005e74:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005e78:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e7a:	4b18      	ldr	r3, [pc, #96]	; (8005edc <MX_TIM15_Init+0x9c>)
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8005e80:	4b16      	ldr	r3, [pc, #88]	; (8005edc <MX_TIM15_Init+0x9c>)
 8005e82:	2200      	movs	r2, #0
 8005e84:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005e86:	4b15      	ldr	r3, [pc, #84]	; (8005edc <MX_TIM15_Init+0x9c>)
 8005e88:	2200      	movs	r2, #0
 8005e8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8005e8c:	4813      	ldr	r0, [pc, #76]	; (8005edc <MX_TIM15_Init+0x9c>)
 8005e8e:	f004 fa2a 	bl	800a2e6 <HAL_TIM_Base_Init>
 8005e92:	4603      	mov	r3, r0
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d001      	beq.n	8005e9c <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8005e98:	f7ff fb6a 	bl	8005570 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005e9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ea0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8005ea2:	f107 0310 	add.w	r3, r7, #16
 8005ea6:	4619      	mov	r1, r3
 8005ea8:	480c      	ldr	r0, [pc, #48]	; (8005edc <MX_TIM15_Init+0x9c>)
 8005eaa:	f004 fd2b 	bl	800a904 <HAL_TIM_ConfigClockSource>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d001      	beq.n	8005eb8 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8005eb4:	f7ff fb5c 	bl	8005570 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8005ec0:	1d3b      	adds	r3, r7, #4
 8005ec2:	4619      	mov	r1, r3
 8005ec4:	4805      	ldr	r0, [pc, #20]	; (8005edc <MX_TIM15_Init+0x9c>)
 8005ec6:	f005 f881 	bl	800afcc <HAL_TIMEx_MasterConfigSynchronization>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d001      	beq.n	8005ed4 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8005ed0:	f7ff fb4e 	bl	8005570 <Error_Handler>
  }

}
 8005ed4:	bf00      	nop
 8005ed6:	3720      	adds	r7, #32
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}
 8005edc:	20002724 	.word	0x20002724
 8005ee0:	40014000 	.word	0x40014000

08005ee4 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 8005ee8:	4b10      	ldr	r3, [pc, #64]	; (8005f2c <MX_TIM16_Init+0x48>)
 8005eea:	4a11      	ldr	r2, [pc, #68]	; (8005f30 <MX_TIM16_Init+0x4c>)
 8005eec:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1024;
 8005eee:	4b0f      	ldr	r3, [pc, #60]	; (8005f2c <MX_TIM16_Init+0x48>)
 8005ef0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005ef4:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ef6:	4b0d      	ldr	r3, [pc, #52]	; (8005f2c <MX_TIM16_Init+0x48>)
 8005ef8:	2200      	movs	r2, #0
 8005efa:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1024;
 8005efc:	4b0b      	ldr	r3, [pc, #44]	; (8005f2c <MX_TIM16_Init+0x48>)
 8005efe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005f02:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005f04:	4b09      	ldr	r3, [pc, #36]	; (8005f2c <MX_TIM16_Init+0x48>)
 8005f06:	2200      	movs	r2, #0
 8005f08:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8005f0a:	4b08      	ldr	r3, [pc, #32]	; (8005f2c <MX_TIM16_Init+0x48>)
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005f10:	4b06      	ldr	r3, [pc, #24]	; (8005f2c <MX_TIM16_Init+0x48>)
 8005f12:	2200      	movs	r2, #0
 8005f14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8005f16:	4805      	ldr	r0, [pc, #20]	; (8005f2c <MX_TIM16_Init+0x48>)
 8005f18:	f004 f9e5 	bl	800a2e6 <HAL_TIM_Base_Init>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d001      	beq.n	8005f26 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8005f22:	f7ff fb25 	bl	8005570 <Error_Handler>
  }

}
 8005f26:	bf00      	nop
 8005f28:	bd80      	pop	{r7, pc}
 8005f2a:	bf00      	nop
 8005f2c:	200028a0 	.word	0x200028a0
 8005f30:	40014400 	.word	0x40014400

08005f34 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 8005f38:	4b0f      	ldr	r3, [pc, #60]	; (8005f78 <MX_TIM17_Init+0x44>)
 8005f3a:	4a10      	ldr	r2, [pc, #64]	; (8005f7c <MX_TIM17_Init+0x48>)
 8005f3c:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1023;
 8005f3e:	4b0e      	ldr	r3, [pc, #56]	; (8005f78 <MX_TIM17_Init+0x44>)
 8005f40:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8005f44:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005f46:	4b0c      	ldr	r3, [pc, #48]	; (8005f78 <MX_TIM17_Init+0x44>)
 8005f48:	2200      	movs	r2, #0
 8005f4a:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 64;
 8005f4c:	4b0a      	ldr	r3, [pc, #40]	; (8005f78 <MX_TIM17_Init+0x44>)
 8005f4e:	2240      	movs	r2, #64	; 0x40
 8005f50:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005f52:	4b09      	ldr	r3, [pc, #36]	; (8005f78 <MX_TIM17_Init+0x44>)
 8005f54:	2200      	movs	r2, #0
 8005f56:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8005f58:	4b07      	ldr	r3, [pc, #28]	; (8005f78 <MX_TIM17_Init+0x44>)
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005f5e:	4b06      	ldr	r3, [pc, #24]	; (8005f78 <MX_TIM17_Init+0x44>)
 8005f60:	2200      	movs	r2, #0
 8005f62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8005f64:	4804      	ldr	r0, [pc, #16]	; (8005f78 <MX_TIM17_Init+0x44>)
 8005f66:	f004 f9be 	bl	800a2e6 <HAL_TIM_Base_Init>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d001      	beq.n	8005f74 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8005f70:	f7ff fafe 	bl	8005570 <Error_Handler>
  }

}
 8005f74:	bf00      	nop
 8005f76:	bd80      	pop	{r7, pc}
 8005f78:	20002770 	.word	0x20002770
 8005f7c:	40014800 	.word	0x40014800

08005f80 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b08a      	sub	sp, #40	; 0x28
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f88:	f107 0314 	add.w	r3, r7, #20
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	601a      	str	r2, [r3, #0]
 8005f90:	605a      	str	r2, [r3, #4]
 8005f92:	609a      	str	r2, [r3, #8]
 8005f94:	60da      	str	r2, [r3, #12]
 8005f96:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a23      	ldr	r2, [pc, #140]	; (800602c <HAL_TIM_Encoder_MspInit+0xac>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d13f      	bne.n	8006022 <HAL_TIM_Encoder_MspInit+0xa2>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005fa2:	4b23      	ldr	r3, [pc, #140]	; (8006030 <HAL_TIM_Encoder_MspInit+0xb0>)
 8005fa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fa6:	4a22      	ldr	r2, [pc, #136]	; (8006030 <HAL_TIM_Encoder_MspInit+0xb0>)
 8005fa8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005fac:	6613      	str	r3, [r2, #96]	; 0x60
 8005fae:	4b20      	ldr	r3, [pc, #128]	; (8006030 <HAL_TIM_Encoder_MspInit+0xb0>)
 8005fb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fb6:	613b      	str	r3, [r7, #16]
 8005fb8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005fba:	4b1d      	ldr	r3, [pc, #116]	; (8006030 <HAL_TIM_Encoder_MspInit+0xb0>)
 8005fbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fbe:	4a1c      	ldr	r2, [pc, #112]	; (8006030 <HAL_TIM_Encoder_MspInit+0xb0>)
 8005fc0:	f043 0304 	orr.w	r3, r3, #4
 8005fc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005fc6:	4b1a      	ldr	r3, [pc, #104]	; (8006030 <HAL_TIM_Encoder_MspInit+0xb0>)
 8005fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fca:	f003 0304 	and.w	r3, r3, #4
 8005fce:	60fb      	str	r3, [r7, #12]
 8005fd0:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005fd2:	2303      	movs	r3, #3
 8005fd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fd6:	2302      	movs	r3, #2
 8005fd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8005fe2:	2302      	movs	r3, #2
 8005fe4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005fe6:	f107 0314 	add.w	r3, r7, #20
 8005fea:	4619      	mov	r1, r3
 8005fec:	4811      	ldr	r0, [pc, #68]	; (8006034 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005fee:	f002 fcd3 	bl	8008998 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	2100      	movs	r1, #0
 8005ff6:	2018      	movs	r0, #24
 8005ff8:	f001 fdb9 	bl	8007b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8005ffc:	2018      	movs	r0, #24
 8005ffe:	f001 fdd0 	bl	8007ba2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 8006002:	2200      	movs	r2, #0
 8006004:	2101      	movs	r1, #1
 8006006:	2019      	movs	r0, #25
 8006008:	f001 fdb1 	bl	8007b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800600c:	2019      	movs	r0, #25
 800600e:	f001 fdc8 	bl	8007ba2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8006012:	2200      	movs	r2, #0
 8006014:	2101      	movs	r1, #1
 8006016:	201a      	movs	r0, #26
 8006018:	f001 fda9 	bl	8007b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800601c:	201a      	movs	r0, #26
 800601e:	f001 fdc0 	bl	8007ba2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8006022:	bf00      	nop
 8006024:	3728      	adds	r7, #40	; 0x28
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}
 800602a:	bf00      	nop
 800602c:	40012c00 	.word	0x40012c00
 8006030:	40021000 	.word	0x40021000
 8006034:	48000800 	.word	0x48000800

08006038 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b08e      	sub	sp, #56	; 0x38
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006040:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006044:	2200      	movs	r2, #0
 8006046:	601a      	str	r2, [r3, #0]
 8006048:	605a      	str	r2, [r3, #4]
 800604a:	609a      	str	r2, [r3, #8]
 800604c:	60da      	str	r2, [r3, #12]
 800604e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006058:	d131      	bne.n	80060be <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800605a:	4b53      	ldr	r3, [pc, #332]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 800605c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800605e:	4a52      	ldr	r2, [pc, #328]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 8006060:	f043 0301 	orr.w	r3, r3, #1
 8006064:	6593      	str	r3, [r2, #88]	; 0x58
 8006066:	4b50      	ldr	r3, [pc, #320]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 8006068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800606a:	f003 0301 	and.w	r3, r3, #1
 800606e:	623b      	str	r3, [r7, #32]
 8006070:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006072:	4b4d      	ldr	r3, [pc, #308]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 8006074:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006076:	4a4c      	ldr	r2, [pc, #304]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 8006078:	f043 0301 	orr.w	r3, r3, #1
 800607c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800607e:	4b4a      	ldr	r3, [pc, #296]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 8006080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006082:	f003 0301 	and.w	r3, r3, #1
 8006086:	61fb      	str	r3, [r7, #28]
 8006088:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800608a:	2301      	movs	r3, #1
 800608c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800608e:	2302      	movs	r3, #2
 8006090:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006092:	2300      	movs	r3, #0
 8006094:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006096:	2300      	movs	r3, #0
 8006098:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800609a:	2301      	movs	r3, #1
 800609c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800609e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80060a2:	4619      	mov	r1, r3
 80060a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80060a8:	f002 fc76 	bl	8008998 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80060ac:	2200      	movs	r2, #0
 80060ae:	2101      	movs	r1, #1
 80060b0:	201c      	movs	r0, #28
 80060b2:	f001 fd5c 	bl	8007b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80060b6:	201c      	movs	r0, #28
 80060b8:	f001 fd73 	bl	8007ba2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 80060bc:	e070      	b.n	80061a0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM5)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a3a      	ldr	r2, [pc, #232]	; (80061ac <HAL_TIM_Base_MspInit+0x174>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d10c      	bne.n	80060e2 <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80060c8:	4b37      	ldr	r3, [pc, #220]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 80060ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060cc:	4a36      	ldr	r2, [pc, #216]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 80060ce:	f043 0308 	orr.w	r3, r3, #8
 80060d2:	6593      	str	r3, [r2, #88]	; 0x58
 80060d4:	4b34      	ldr	r3, [pc, #208]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 80060d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060d8:	f003 0308 	and.w	r3, r3, #8
 80060dc:	61bb      	str	r3, [r7, #24]
 80060de:	69bb      	ldr	r3, [r7, #24]
}
 80060e0:	e05e      	b.n	80061a0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM8)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a32      	ldr	r2, [pc, #200]	; (80061b0 <HAL_TIM_Base_MspInit+0x178>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d10c      	bne.n	8006106 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80060ec:	4b2e      	ldr	r3, [pc, #184]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 80060ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060f0:	4a2d      	ldr	r2, [pc, #180]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 80060f2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80060f6:	6613      	str	r3, [r2, #96]	; 0x60
 80060f8:	4b2b      	ldr	r3, [pc, #172]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 80060fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006100:	617b      	str	r3, [r7, #20]
 8006102:	697b      	ldr	r3, [r7, #20]
}
 8006104:	e04c      	b.n	80061a0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM15)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a2a      	ldr	r2, [pc, #168]	; (80061b4 <HAL_TIM_Base_MspInit+0x17c>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d114      	bne.n	800613a <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8006110:	4b25      	ldr	r3, [pc, #148]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 8006112:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006114:	4a24      	ldr	r2, [pc, #144]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 8006116:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800611a:	6613      	str	r3, [r2, #96]	; 0x60
 800611c:	4b22      	ldr	r3, [pc, #136]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 800611e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006120:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006124:	613b      	str	r3, [r7, #16]
 8006126:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8006128:	2200      	movs	r2, #0
 800612a:	2100      	movs	r1, #0
 800612c:	2018      	movs	r0, #24
 800612e:	f001 fd1e 	bl	8007b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8006132:	2018      	movs	r0, #24
 8006134:	f001 fd35 	bl	8007ba2 <HAL_NVIC_EnableIRQ>
}
 8006138:	e032      	b.n	80061a0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM16)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a1e      	ldr	r2, [pc, #120]	; (80061b8 <HAL_TIM_Base_MspInit+0x180>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d114      	bne.n	800616e <HAL_TIM_Base_MspInit+0x136>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8006144:	4b18      	ldr	r3, [pc, #96]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 8006146:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006148:	4a17      	ldr	r2, [pc, #92]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 800614a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800614e:	6613      	str	r3, [r2, #96]	; 0x60
 8006150:	4b15      	ldr	r3, [pc, #84]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 8006152:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006154:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006158:	60fb      	str	r3, [r7, #12]
 800615a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 800615c:	2200      	movs	r2, #0
 800615e:	2101      	movs	r1, #1
 8006160:	2019      	movs	r0, #25
 8006162:	f001 fd04 	bl	8007b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8006166:	2019      	movs	r0, #25
 8006168:	f001 fd1b 	bl	8007ba2 <HAL_NVIC_EnableIRQ>
}
 800616c:	e018      	b.n	80061a0 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM17)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4a12      	ldr	r2, [pc, #72]	; (80061bc <HAL_TIM_Base_MspInit+0x184>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d113      	bne.n	80061a0 <HAL_TIM_Base_MspInit+0x168>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8006178:	4b0b      	ldr	r3, [pc, #44]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 800617a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800617c:	4a0a      	ldr	r2, [pc, #40]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 800617e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006182:	6613      	str	r3, [r2, #96]	; 0x60
 8006184:	4b08      	ldr	r3, [pc, #32]	; (80061a8 <HAL_TIM_Base_MspInit+0x170>)
 8006186:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006188:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800618c:	60bb      	str	r3, [r7, #8]
 800618e:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8006190:	2200      	movs	r2, #0
 8006192:	2101      	movs	r1, #1
 8006194:	201a      	movs	r0, #26
 8006196:	f001 fcea 	bl	8007b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800619a:	201a      	movs	r0, #26
 800619c:	f001 fd01 	bl	8007ba2 <HAL_NVIC_EnableIRQ>
}
 80061a0:	bf00      	nop
 80061a2:	3738      	adds	r7, #56	; 0x38
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	40021000 	.word	0x40021000
 80061ac:	40000c00 	.word	0x40000c00
 80061b0:	40013400 	.word	0x40013400
 80061b4:	40014000 	.word	0x40014000
 80061b8:	40014400 	.word	0x40014400
 80061bc:	40014800 	.word	0x40014800

080061c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80061c0:	480d      	ldr	r0, [pc, #52]	; (80061f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80061c2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80061c4:	480d      	ldr	r0, [pc, #52]	; (80061fc <LoopForever+0x6>)
  ldr r1, =_edata
 80061c6:	490e      	ldr	r1, [pc, #56]	; (8006200 <LoopForever+0xa>)
  ldr r2, =_sidata
 80061c8:	4a0e      	ldr	r2, [pc, #56]	; (8006204 <LoopForever+0xe>)
  movs r3, #0
 80061ca:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80061cc:	e002      	b.n	80061d4 <LoopCopyDataInit>

080061ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80061ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80061d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80061d2:	3304      	adds	r3, #4

080061d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80061d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80061d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80061d8:	d3f9      	bcc.n	80061ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80061da:	4a0b      	ldr	r2, [pc, #44]	; (8006208 <LoopForever+0x12>)
  ldr r4, =_ebss
 80061dc:	4c0b      	ldr	r4, [pc, #44]	; (800620c <LoopForever+0x16>)
  movs r3, #0
 80061de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80061e0:	e001      	b.n	80061e6 <LoopFillZerobss>

080061e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80061e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80061e4:	3204      	adds	r2, #4

080061e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80061e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80061e8:	d3fb      	bcc.n	80061e2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80061ea:	f7ff fc81 	bl	8005af0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80061ee:	f006 fb7d 	bl	800c8ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80061f2:	f7ff f8b7 	bl	8005364 <main>

080061f6 <LoopForever>:

LoopForever:
    b LoopForever
 80061f6:	e7fe      	b.n	80061f6 <LoopForever>
  ldr   r0, =_estack
 80061f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80061fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006200:	20002068 	.word	0x20002068
  ldr r2, =_sidata
 8006204:	080101a8 	.word	0x080101a8
  ldr r2, =_sbss
 8006208:	20002068 	.word	0x20002068
  ldr r4, =_ebss
 800620c:	200028f4 	.word	0x200028f4

08006210 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006210:	e7fe      	b.n	8006210 <ADC1_2_IRQHandler>

08006212 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006212:	b580      	push	{r7, lr}
 8006214:	b082      	sub	sp, #8
 8006216:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006218:	2300      	movs	r3, #0
 800621a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800621c:	2003      	movs	r0, #3
 800621e:	f001 fc9b 	bl	8007b58 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006222:	2000      	movs	r0, #0
 8006224:	f000 f80e 	bl	8006244 <HAL_InitTick>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d002      	beq.n	8006234 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800622e:	2301      	movs	r3, #1
 8006230:	71fb      	strb	r3, [r7, #7]
 8006232:	e001      	b.n	8006238 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006234:	f7ff fa6c 	bl	8005710 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006238:	79fb      	ldrb	r3, [r7, #7]

}
 800623a:	4618      	mov	r0, r3
 800623c:	3708      	adds	r7, #8
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}
	...

08006244 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b084      	sub	sp, #16
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800624c:	2300      	movs	r3, #0
 800624e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8006250:	4b16      	ldr	r3, [pc, #88]	; (80062ac <HAL_InitTick+0x68>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d022      	beq.n	800629e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006258:	4b15      	ldr	r3, [pc, #84]	; (80062b0 <HAL_InitTick+0x6c>)
 800625a:	681a      	ldr	r2, [r3, #0]
 800625c:	4b13      	ldr	r3, [pc, #76]	; (80062ac <HAL_InitTick+0x68>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006264:	fbb1 f3f3 	udiv	r3, r1, r3
 8006268:	fbb2 f3f3 	udiv	r3, r2, r3
 800626c:	4618      	mov	r0, r3
 800626e:	f001 fca6 	bl	8007bbe <HAL_SYSTICK_Config>
 8006272:	4603      	mov	r3, r0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d10f      	bne.n	8006298 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2b0f      	cmp	r3, #15
 800627c:	d809      	bhi.n	8006292 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800627e:	2200      	movs	r2, #0
 8006280:	6879      	ldr	r1, [r7, #4]
 8006282:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006286:	f001 fc72 	bl	8007b6e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800628a:	4a0a      	ldr	r2, [pc, #40]	; (80062b4 <HAL_InitTick+0x70>)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6013      	str	r3, [r2, #0]
 8006290:	e007      	b.n	80062a2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	73fb      	strb	r3, [r7, #15]
 8006296:	e004      	b.n	80062a2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	73fb      	strb	r3, [r7, #15]
 800629c:	e001      	b.n	80062a2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80062a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3710      	adds	r7, #16
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}
 80062ac:	20000c6c 	.word	0x20000c6c
 80062b0:	20000c64 	.word	0x20000c64
 80062b4:	20000c68 	.word	0x20000c68

080062b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80062b8:	b480      	push	{r7}
 80062ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80062bc:	4b05      	ldr	r3, [pc, #20]	; (80062d4 <HAL_IncTick+0x1c>)
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	4b05      	ldr	r3, [pc, #20]	; (80062d8 <HAL_IncTick+0x20>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4413      	add	r3, r2
 80062c6:	4a03      	ldr	r2, [pc, #12]	; (80062d4 <HAL_IncTick+0x1c>)
 80062c8:	6013      	str	r3, [r2, #0]
}
 80062ca:	bf00      	nop
 80062cc:	46bd      	mov	sp, r7
 80062ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d2:	4770      	bx	lr
 80062d4:	200028ec 	.word	0x200028ec
 80062d8:	20000c6c 	.word	0x20000c6c

080062dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80062dc:	b480      	push	{r7}
 80062de:	af00      	add	r7, sp, #0
  return uwTick;
 80062e0:	4b03      	ldr	r3, [pc, #12]	; (80062f0 <HAL_GetTick+0x14>)
 80062e2:	681b      	ldr	r3, [r3, #0]
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	200028ec 	.word	0x200028ec

080062f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b084      	sub	sp, #16
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80062fc:	f7ff ffee 	bl	80062dc <HAL_GetTick>
 8006300:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800630c:	d004      	beq.n	8006318 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800630e:	4b09      	ldr	r3, [pc, #36]	; (8006334 <HAL_Delay+0x40>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	68fa      	ldr	r2, [r7, #12]
 8006314:	4413      	add	r3, r2
 8006316:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006318:	bf00      	nop
 800631a:	f7ff ffdf 	bl	80062dc <HAL_GetTick>
 800631e:	4602      	mov	r2, r0
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	1ad3      	subs	r3, r2, r3
 8006324:	68fa      	ldr	r2, [r7, #12]
 8006326:	429a      	cmp	r2, r3
 8006328:	d8f7      	bhi.n	800631a <HAL_Delay+0x26>
  {
  }
}
 800632a:	bf00      	nop
 800632c:	3710      	adds	r7, #16
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	20000c6c 	.word	0x20000c6c

08006338 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
 8006340:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	689b      	ldr	r3, [r3, #8]
 8006346:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	431a      	orrs	r2, r3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	609a      	str	r2, [r3, #8]
}
 8006352:	bf00      	nop
 8006354:	370c      	adds	r7, #12
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr

0800635e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800635e:	b480      	push	{r7}
 8006360:	b083      	sub	sp, #12
 8006362:	af00      	add	r7, sp, #0
 8006364:	6078      	str	r0, [r7, #4]
 8006366:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	431a      	orrs	r2, r3
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	609a      	str	r2, [r3, #8]
}
 8006378:	bf00      	nop
 800637a:	370c      	adds	r7, #12
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr

08006384 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006384:	b480      	push	{r7}
 8006386:	b083      	sub	sp, #12
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8006394:	4618      	mov	r0, r3
 8006396:	370c      	adds	r7, #12
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr

080063a0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80063a0:	b490      	push	{r4, r7}
 80063a2:	b084      	sub	sp, #16
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	60f8      	str	r0, [r7, #12]
 80063a8:	60b9      	str	r1, [r7, #8]
 80063aa:	607a      	str	r2, [r7, #4]
 80063ac:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	3360      	adds	r3, #96	; 0x60
 80063b2:	461a      	mov	r2, r3
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	4413      	add	r3, r2
 80063ba:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80063bc:	6822      	ldr	r2, [r4, #0]
 80063be:	4b08      	ldr	r3, [pc, #32]	; (80063e0 <LL_ADC_SetOffset+0x40>)
 80063c0:	4013      	ands	r3, r2
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80063c8:	683a      	ldr	r2, [r7, #0]
 80063ca:	430a      	orrs	r2, r1
 80063cc:	4313      	orrs	r3, r2
 80063ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80063d2:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80063d4:	bf00      	nop
 80063d6:	3710      	adds	r7, #16
 80063d8:	46bd      	mov	sp, r7
 80063da:	bc90      	pop	{r4, r7}
 80063dc:	4770      	bx	lr
 80063de:	bf00      	nop
 80063e0:	03fff000 	.word	0x03fff000

080063e4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80063e4:	b490      	push	{r4, r7}
 80063e6:	b082      	sub	sp, #8
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	3360      	adds	r3, #96	; 0x60
 80063f2:	461a      	mov	r2, r3
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	009b      	lsls	r3, r3, #2
 80063f8:	4413      	add	r3, r2
 80063fa:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80063fc:	6823      	ldr	r3, [r4, #0]
 80063fe:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8006402:	4618      	mov	r0, r3
 8006404:	3708      	adds	r7, #8
 8006406:	46bd      	mov	sp, r7
 8006408:	bc90      	pop	{r4, r7}
 800640a:	4770      	bx	lr

0800640c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800640c:	b490      	push	{r4, r7}
 800640e:	b084      	sub	sp, #16
 8006410:	af00      	add	r7, sp, #0
 8006412:	60f8      	str	r0, [r7, #12]
 8006414:	60b9      	str	r1, [r7, #8]
 8006416:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	3360      	adds	r3, #96	; 0x60
 800641c:	461a      	mov	r2, r3
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	4413      	add	r3, r2
 8006424:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8006426:	6823      	ldr	r3, [r4, #0]
 8006428:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4313      	orrs	r3, r2
 8006430:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8006432:	bf00      	nop
 8006434:	3710      	adds	r7, #16
 8006436:	46bd      	mov	sp, r7
 8006438:	bc90      	pop	{r4, r7}
 800643a:	4770      	bx	lr

0800643c <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800643c:	b490      	push	{r4, r7}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	3360      	adds	r3, #96	; 0x60
 800644c:	461a      	mov	r2, r3
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	009b      	lsls	r3, r3, #2
 8006452:	4413      	add	r3, r2
 8006454:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8006456:	6823      	ldr	r3, [r4, #0]
 8006458:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	4313      	orrs	r3, r2
 8006460:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8006462:	bf00      	nop
 8006464:	3710      	adds	r7, #16
 8006466:	46bd      	mov	sp, r7
 8006468:	bc90      	pop	{r4, r7}
 800646a:	4770      	bx	lr

0800646c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800646c:	b490      	push	{r4, r7}
 800646e:	b084      	sub	sp, #16
 8006470:	af00      	add	r7, sp, #0
 8006472:	60f8      	str	r0, [r7, #12]
 8006474:	60b9      	str	r1, [r7, #8]
 8006476:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	3360      	adds	r3, #96	; 0x60
 800647c:	461a      	mov	r2, r3
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	009b      	lsls	r3, r3, #2
 8006482:	4413      	add	r3, r2
 8006484:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8006486:	6823      	ldr	r3, [r4, #0]
 8006488:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	4313      	orrs	r3, r2
 8006490:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8006492:	bf00      	nop
 8006494:	3710      	adds	r7, #16
 8006496:	46bd      	mov	sp, r7
 8006498:	bc90      	pop	{r4, r7}
 800649a:	4770      	bx	lr

0800649c <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800649c:	b480      	push	{r7}
 800649e:	b083      	sub	sp, #12
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	695b      	ldr	r3, [r3, #20]
 80064aa:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	431a      	orrs	r2, r3
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	615a      	str	r2, [r3, #20]
}
 80064b6:	bf00      	nop
 80064b8:	370c      	adds	r7, #12
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr

080064c2 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80064c2:	b490      	push	{r4, r7}
 80064c4:	b084      	sub	sp, #16
 80064c6:	af00      	add	r7, sp, #0
 80064c8:	60f8      	str	r0, [r7, #12]
 80064ca:	60b9      	str	r1, [r7, #8]
 80064cc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	3330      	adds	r3, #48	; 0x30
 80064d2:	461a      	mov	r2, r3
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	0a1b      	lsrs	r3, r3, #8
 80064d8:	009b      	lsls	r3, r3, #2
 80064da:	f003 030c 	and.w	r3, r3, #12
 80064de:	4413      	add	r3, r2
 80064e0:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80064e2:	6822      	ldr	r2, [r4, #0]
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	f003 031f 	and.w	r3, r3, #31
 80064ea:	211f      	movs	r1, #31
 80064ec:	fa01 f303 	lsl.w	r3, r1, r3
 80064f0:	43db      	mvns	r3, r3
 80064f2:	401a      	ands	r2, r3
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	0e9b      	lsrs	r3, r3, #26
 80064f8:	f003 011f 	and.w	r1, r3, #31
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	f003 031f 	and.w	r3, r3, #31
 8006502:	fa01 f303 	lsl.w	r3, r1, r3
 8006506:	4313      	orrs	r3, r2
 8006508:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800650a:	bf00      	nop
 800650c:	3710      	adds	r7, #16
 800650e:	46bd      	mov	sp, r7
 8006510:	bc90      	pop	{r4, r7}
 8006512:	4770      	bx	lr

08006514 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006514:	b490      	push	{r4, r7}
 8006516:	b084      	sub	sp, #16
 8006518:	af00      	add	r7, sp, #0
 800651a:	60f8      	str	r0, [r7, #12]
 800651c:	60b9      	str	r1, [r7, #8]
 800651e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	3314      	adds	r3, #20
 8006524:	461a      	mov	r2, r3
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	0e5b      	lsrs	r3, r3, #25
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	f003 0304 	and.w	r3, r3, #4
 8006530:	4413      	add	r3, r2
 8006532:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8006534:	6822      	ldr	r2, [r4, #0]
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	0d1b      	lsrs	r3, r3, #20
 800653a:	f003 031f 	and.w	r3, r3, #31
 800653e:	2107      	movs	r1, #7
 8006540:	fa01 f303 	lsl.w	r3, r1, r3
 8006544:	43db      	mvns	r3, r3
 8006546:	401a      	ands	r2, r3
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	0d1b      	lsrs	r3, r3, #20
 800654c:	f003 031f 	and.w	r3, r3, #31
 8006550:	6879      	ldr	r1, [r7, #4]
 8006552:	fa01 f303 	lsl.w	r3, r1, r3
 8006556:	4313      	orrs	r3, r2
 8006558:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800655a:	bf00      	nop
 800655c:	3710      	adds	r7, #16
 800655e:	46bd      	mov	sp, r7
 8006560:	bc90      	pop	{r4, r7}
 8006562:	4770      	bx	lr

08006564 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006564:	b480      	push	{r7}
 8006566:	b085      	sub	sp, #20
 8006568:	af00      	add	r7, sp, #0
 800656a:	60f8      	str	r0, [r7, #12]
 800656c:	60b9      	str	r1, [r7, #8]
 800656e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800657c:	43db      	mvns	r3, r3
 800657e:	401a      	ands	r2, r3
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f003 0318 	and.w	r3, r3, #24
 8006586:	4908      	ldr	r1, [pc, #32]	; (80065a8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006588:	40d9      	lsrs	r1, r3
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	400b      	ands	r3, r1
 800658e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006592:	431a      	orrs	r2, r3
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800659a:	bf00      	nop
 800659c:	3714      	adds	r7, #20
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr
 80065a6:	bf00      	nop
 80065a8:	0007ffff 	.word	0x0007ffff

080065ac <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b083      	sub	sp, #12
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80065bc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80065c0:	687a      	ldr	r2, [r7, #4]
 80065c2:	6093      	str	r3, [r2, #8]
}
 80065c4:	bf00      	nop
 80065c6:	370c      	adds	r7, #12
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr

080065d0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b083      	sub	sp, #12
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80065e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80065e4:	d101      	bne.n	80065ea <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80065e6:	2301      	movs	r3, #1
 80065e8:	e000      	b.n	80065ec <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	370c      	adds	r7, #12
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr

080065f8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b083      	sub	sp, #12
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	689b      	ldr	r3, [r3, #8]
 8006604:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8006608:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800660c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006614:	bf00      	nop
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006630:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006634:	d101      	bne.n	800663a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006636:	2301      	movs	r3, #1
 8006638:	e000      	b.n	800663c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800663a:	2300      	movs	r3, #0
}
 800663c:	4618      	mov	r0, r3
 800663e:	370c      	adds	r7, #12
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr

08006648 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8006648:	b480      	push	{r7}
 800664a:	b083      	sub	sp, #12
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	f003 0301 	and.w	r3, r3, #1
 8006658:	2b01      	cmp	r3, #1
 800665a:	d101      	bne.n	8006660 <LL_ADC_IsEnabled+0x18>
 800665c:	2301      	movs	r3, #1
 800665e:	e000      	b.n	8006662 <LL_ADC_IsEnabled+0x1a>
 8006660:	2300      	movs	r3, #0
}
 8006662:	4618      	mov	r0, r3
 8006664:	370c      	adds	r7, #12
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr

0800666e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800666e:	b480      	push	{r7}
 8006670:	b083      	sub	sp, #12
 8006672:	af00      	add	r7, sp, #0
 8006674:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 0304 	and.w	r3, r3, #4
 800667e:	2b04      	cmp	r3, #4
 8006680:	d101      	bne.n	8006686 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006682:	2301      	movs	r3, #1
 8006684:	e000      	b.n	8006688 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006686:	2300      	movs	r3, #0
}
 8006688:	4618      	mov	r0, r3
 800668a:	370c      	adds	r7, #12
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr

08006694 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8006694:	b480      	push	{r7}
 8006696:	b083      	sub	sp, #12
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	f003 0308 	and.w	r3, r3, #8
 80066a4:	2b08      	cmp	r3, #8
 80066a6:	d101      	bne.n	80066ac <LL_ADC_INJ_IsConversionOngoing+0x18>
 80066a8:	2301      	movs	r3, #1
 80066aa:	e000      	b.n	80066ae <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80066ac:	2300      	movs	r3, #0
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	370c      	adds	r7, #12
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr
	...

080066bc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80066bc:	b590      	push	{r4, r7, lr}
 80066be:	b089      	sub	sp, #36	; 0x24
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80066c4:	2300      	movs	r3, #0
 80066c6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80066c8:	2300      	movs	r3, #0
 80066ca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d101      	bne.n	80066d6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e1ad      	b.n	8006a32 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	695b      	ldr	r3, [r3, #20]
 80066da:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d109      	bne.n	80066f8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	f7fe f843 	bl	8004770 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2200      	movs	r2, #0
 80066ee:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2200      	movs	r2, #0
 80066f4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4618      	mov	r0, r3
 80066fe:	f7ff ff67 	bl	80065d0 <LL_ADC_IsDeepPowerDownEnabled>
 8006702:	4603      	mov	r3, r0
 8006704:	2b00      	cmp	r3, #0
 8006706:	d004      	beq.n	8006712 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4618      	mov	r0, r3
 800670e:	f7ff ff4d 	bl	80065ac <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4618      	mov	r0, r3
 8006718:	f7ff ff82 	bl	8006620 <LL_ADC_IsInternalRegulatorEnabled>
 800671c:	4603      	mov	r3, r0
 800671e:	2b00      	cmp	r3, #0
 8006720:	d113      	bne.n	800674a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4618      	mov	r0, r3
 8006728:	f7ff ff66 	bl	80065f8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800672c:	4b9e      	ldr	r3, [pc, #632]	; (80069a8 <HAL_ADC_Init+0x2ec>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	099b      	lsrs	r3, r3, #6
 8006732:	4a9e      	ldr	r2, [pc, #632]	; (80069ac <HAL_ADC_Init+0x2f0>)
 8006734:	fba2 2303 	umull	r2, r3, r2, r3
 8006738:	099b      	lsrs	r3, r3, #6
 800673a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800673c:	e002      	b.n	8006744 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	3b01      	subs	r3, #1
 8006742:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d1f9      	bne.n	800673e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4618      	mov	r0, r3
 8006750:	f7ff ff66 	bl	8006620 <LL_ADC_IsInternalRegulatorEnabled>
 8006754:	4603      	mov	r3, r0
 8006756:	2b00      	cmp	r3, #0
 8006758:	d10d      	bne.n	8006776 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800675e:	f043 0210 	orr.w	r2, r3, #16
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800676a:	f043 0201 	orr.w	r2, r3, #1
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4618      	mov	r0, r3
 800677c:	f7ff ff77 	bl	800666e <LL_ADC_REG_IsConversionOngoing>
 8006780:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006786:	f003 0310 	and.w	r3, r3, #16
 800678a:	2b00      	cmp	r3, #0
 800678c:	f040 8148 	bne.w	8006a20 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	2b00      	cmp	r3, #0
 8006794:	f040 8144 	bne.w	8006a20 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800679c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80067a0:	f043 0202 	orr.w	r2, r3, #2
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4618      	mov	r0, r3
 80067ae:	f7ff ff4b 	bl	8006648 <LL_ADC_IsEnabled>
 80067b2:	4603      	mov	r3, r0
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d141      	bne.n	800683c <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80067c0:	d004      	beq.n	80067cc <HAL_ADC_Init+0x110>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a7a      	ldr	r2, [pc, #488]	; (80069b0 <HAL_ADC_Init+0x2f4>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d10f      	bne.n	80067ec <HAL_ADC_Init+0x130>
 80067cc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80067d0:	f7ff ff3a 	bl	8006648 <LL_ADC_IsEnabled>
 80067d4:	4604      	mov	r4, r0
 80067d6:	4876      	ldr	r0, [pc, #472]	; (80069b0 <HAL_ADC_Init+0x2f4>)
 80067d8:	f7ff ff36 	bl	8006648 <LL_ADC_IsEnabled>
 80067dc:	4603      	mov	r3, r0
 80067de:	4323      	orrs	r3, r4
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	bf0c      	ite	eq
 80067e4:	2301      	moveq	r3, #1
 80067e6:	2300      	movne	r3, #0
 80067e8:	b2db      	uxtb	r3, r3
 80067ea:	e012      	b.n	8006812 <HAL_ADC_Init+0x156>
 80067ec:	4871      	ldr	r0, [pc, #452]	; (80069b4 <HAL_ADC_Init+0x2f8>)
 80067ee:	f7ff ff2b 	bl	8006648 <LL_ADC_IsEnabled>
 80067f2:	4604      	mov	r4, r0
 80067f4:	4870      	ldr	r0, [pc, #448]	; (80069b8 <HAL_ADC_Init+0x2fc>)
 80067f6:	f7ff ff27 	bl	8006648 <LL_ADC_IsEnabled>
 80067fa:	4603      	mov	r3, r0
 80067fc:	431c      	orrs	r4, r3
 80067fe:	486f      	ldr	r0, [pc, #444]	; (80069bc <HAL_ADC_Init+0x300>)
 8006800:	f7ff ff22 	bl	8006648 <LL_ADC_IsEnabled>
 8006804:	4603      	mov	r3, r0
 8006806:	4323      	orrs	r3, r4
 8006808:	2b00      	cmp	r3, #0
 800680a:	bf0c      	ite	eq
 800680c:	2301      	moveq	r3, #1
 800680e:	2300      	movne	r3, #0
 8006810:	b2db      	uxtb	r3, r3
 8006812:	2b00      	cmp	r3, #0
 8006814:	d012      	beq.n	800683c <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800681e:	d004      	beq.n	800682a <HAL_ADC_Init+0x16e>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a62      	ldr	r2, [pc, #392]	; (80069b0 <HAL_ADC_Init+0x2f4>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d101      	bne.n	800682e <HAL_ADC_Init+0x172>
 800682a:	4a65      	ldr	r2, [pc, #404]	; (80069c0 <HAL_ADC_Init+0x304>)
 800682c:	e000      	b.n	8006830 <HAL_ADC_Init+0x174>
 800682e:	4a65      	ldr	r2, [pc, #404]	; (80069c4 <HAL_ADC_Init+0x308>)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	4619      	mov	r1, r3
 8006836:	4610      	mov	r0, r2
 8006838:	f7ff fd7e 	bl	8006338 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	7f5b      	ldrb	r3, [r3, #29]
 8006840:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006846:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800684c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8006852:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800685a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800685c:	4313      	orrs	r3, r2
 800685e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006866:	2b01      	cmp	r3, #1
 8006868:	d106      	bne.n	8006878 <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800686e:	3b01      	subs	r3, #1
 8006870:	045b      	lsls	r3, r3, #17
 8006872:	69ba      	ldr	r2, [r7, #24]
 8006874:	4313      	orrs	r3, r2
 8006876:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800687c:	2b00      	cmp	r3, #0
 800687e:	d009      	beq.n	8006894 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006884:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800688c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800688e:	69ba      	ldr	r2, [r7, #24]
 8006890:	4313      	orrs	r3, r2
 8006892:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	68da      	ldr	r2, [r3, #12]
 800689a:	4b4b      	ldr	r3, [pc, #300]	; (80069c8 <HAL_ADC_Init+0x30c>)
 800689c:	4013      	ands	r3, r2
 800689e:	687a      	ldr	r2, [r7, #4]
 80068a0:	6812      	ldr	r2, [r2, #0]
 80068a2:	69b9      	ldr	r1, [r7, #24]
 80068a4:	430b      	orrs	r3, r1
 80068a6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	691b      	ldr	r3, [r3, #16]
 80068ae:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	430a      	orrs	r2, r1
 80068bc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4618      	mov	r0, r3
 80068c4:	f7ff fed3 	bl	800666e <LL_ADC_REG_IsConversionOngoing>
 80068c8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4618      	mov	r0, r3
 80068d0:	f7ff fee0 	bl	8006694 <LL_ADC_INJ_IsConversionOngoing>
 80068d4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d17f      	bne.n	80069dc <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d17c      	bne.n	80069dc <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80068e6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80068ee:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80068f0:	4313      	orrs	r3, r2
 80068f2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	68db      	ldr	r3, [r3, #12]
 80068fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80068fe:	f023 0302 	bic.w	r3, r3, #2
 8006902:	687a      	ldr	r2, [r7, #4]
 8006904:	6812      	ldr	r2, [r2, #0]
 8006906:	69b9      	ldr	r1, [r7, #24]
 8006908:	430b      	orrs	r3, r1
 800690a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	691b      	ldr	r3, [r3, #16]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d017      	beq.n	8006944 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	691a      	ldr	r2, [r3, #16]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006922:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800692c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006930:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006934:	687a      	ldr	r2, [r7, #4]
 8006936:	6911      	ldr	r1, [r2, #16]
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	6812      	ldr	r2, [r2, #0]
 800693c:	430b      	orrs	r3, r1
 800693e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8006942:	e013      	b.n	800696c <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	691a      	ldr	r2, [r3, #16]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006952:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	6812      	ldr	r2, [r2, #0]
 8006960:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006964:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006968:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006972:	2b01      	cmp	r3, #1
 8006974:	d12a      	bne.n	80069cc <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	691b      	ldr	r3, [r3, #16]
 800697c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006980:	f023 0304 	bic.w	r3, r3, #4
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800698c:	4311      	orrs	r1, r2
 800698e:	687a      	ldr	r2, [r7, #4]
 8006990:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8006992:	4311      	orrs	r1, r2
 8006994:	687a      	ldr	r2, [r7, #4]
 8006996:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006998:	430a      	orrs	r2, r1
 800699a:	431a      	orrs	r2, r3
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f042 0201 	orr.w	r2, r2, #1
 80069a4:	611a      	str	r2, [r3, #16]
 80069a6:	e019      	b.n	80069dc <HAL_ADC_Init+0x320>
 80069a8:	20000c64 	.word	0x20000c64
 80069ac:	053e2d63 	.word	0x053e2d63
 80069b0:	50000100 	.word	0x50000100
 80069b4:	50000400 	.word	0x50000400
 80069b8:	50000500 	.word	0x50000500
 80069bc:	50000600 	.word	0x50000600
 80069c0:	50000300 	.word	0x50000300
 80069c4:	50000700 	.word	0x50000700
 80069c8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	691a      	ldr	r2, [r3, #16]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f022 0201 	bic.w	r2, r2, #1
 80069da:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	695b      	ldr	r3, [r3, #20]
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d10c      	bne.n	80069fe <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069ea:	f023 010f 	bic.w	r1, r3, #15
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6a1b      	ldr	r3, [r3, #32]
 80069f2:	1e5a      	subs	r2, r3, #1
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	430a      	orrs	r2, r1
 80069fa:	631a      	str	r2, [r3, #48]	; 0x30
 80069fc:	e007      	b.n	8006a0e <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f022 020f 	bic.w	r2, r2, #15
 8006a0c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a12:	f023 0303 	bic.w	r3, r3, #3
 8006a16:	f043 0201 	orr.w	r2, r3, #1
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	65da      	str	r2, [r3, #92]	; 0x5c
 8006a1e:	e007      	b.n	8006a30 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a24:	f043 0210 	orr.w	r2, r3, #16
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006a30:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3724      	adds	r7, #36	; 0x24
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd90      	pop	{r4, r7, pc}
 8006a3a:	bf00      	nop

08006a3c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b0a6      	sub	sp, #152	; 0x98
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
 8006a44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006a46:	2300      	movs	r3, #0
 8006a48:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	d101      	bne.n	8006a5e <HAL_ADC_ConfigChannel+0x22>
 8006a5a:	2302      	movs	r3, #2
 8006a5c:	e38e      	b.n	800717c <HAL_ADC_ConfigChannel+0x740>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2201      	movs	r2, #1
 8006a62:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f7ff fdff 	bl	800666e <LL_ADC_REG_IsConversionOngoing>
 8006a70:	4603      	mov	r3, r0
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	f040 836f 	bne.w	8007156 <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6818      	ldr	r0, [r3, #0]
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	6859      	ldr	r1, [r3, #4]
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	461a      	mov	r2, r3
 8006a86:	f7ff fd1c 	bl	80064c2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f7ff fded 	bl	800666e <LL_ADC_REG_IsConversionOngoing>
 8006a94:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	f7ff fdf9 	bl	8006694 <LL_ADC_INJ_IsConversionOngoing>
 8006aa2:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006aa6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f040 817b 	bne.w	8006da6 <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006ab0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	f040 8176 	bne.w	8006da6 <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006ac2:	d10f      	bne.n	8006ae4 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6818      	ldr	r0, [r3, #0]
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	2200      	movs	r2, #0
 8006ace:	4619      	mov	r1, r3
 8006ad0:	f7ff fd20 	bl	8006514 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8006adc:	4618      	mov	r0, r3
 8006ade:	f7ff fcdd 	bl	800649c <LL_ADC_SetSamplingTimeCommonConfig>
 8006ae2:	e00e      	b.n	8006b02 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6818      	ldr	r0, [r3, #0]
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	6819      	ldr	r1, [r3, #0]
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	461a      	mov	r2, r3
 8006af2:	f7ff fd0f 	bl	8006514 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	2100      	movs	r1, #0
 8006afc:	4618      	mov	r0, r3
 8006afe:	f7ff fccd 	bl	800649c <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	695a      	ldr	r2, [r3, #20]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	08db      	lsrs	r3, r3, #3
 8006b0e:	f003 0303 	and.w	r3, r3, #3
 8006b12:	005b      	lsls	r3, r3, #1
 8006b14:	fa02 f303 	lsl.w	r3, r2, r3
 8006b18:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	691b      	ldr	r3, [r3, #16]
 8006b20:	2b04      	cmp	r3, #4
 8006b22:	d022      	beq.n	8006b6a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6818      	ldr	r0, [r3, #0]
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	6919      	ldr	r1, [r3, #16]
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006b34:	f7ff fc34 	bl	80063a0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6818      	ldr	r0, [r3, #0]
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	6919      	ldr	r1, [r3, #16]
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	699b      	ldr	r3, [r3, #24]
 8006b44:	461a      	mov	r2, r3
 8006b46:	f7ff fc79 	bl	800643c <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6818      	ldr	r0, [r3, #0]
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	6919      	ldr	r1, [r3, #16]
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	7f1b      	ldrb	r3, [r3, #28]
 8006b56:	2b01      	cmp	r3, #1
 8006b58:	d102      	bne.n	8006b60 <HAL_ADC_ConfigChannel+0x124>
 8006b5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006b5e:	e000      	b.n	8006b62 <HAL_ADC_ConfigChannel+0x126>
 8006b60:	2300      	movs	r3, #0
 8006b62:	461a      	mov	r2, r3
 8006b64:	f7ff fc82 	bl	800646c <LL_ADC_SetOffsetSaturation>
 8006b68:	e11d      	b.n	8006da6 <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2100      	movs	r1, #0
 8006b70:	4618      	mov	r0, r3
 8006b72:	f7ff fc37 	bl	80063e4 <LL_ADC_GetOffsetChannel>
 8006b76:	4603      	mov	r3, r0
 8006b78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d10a      	bne.n	8006b96 <HAL_ADC_ConfigChannel+0x15a>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	2100      	movs	r1, #0
 8006b86:	4618      	mov	r0, r3
 8006b88:	f7ff fc2c 	bl	80063e4 <LL_ADC_GetOffsetChannel>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	0e9b      	lsrs	r3, r3, #26
 8006b90:	f003 021f 	and.w	r2, r3, #31
 8006b94:	e012      	b.n	8006bbc <HAL_ADC_ConfigChannel+0x180>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	2100      	movs	r1, #0
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f7ff fc21 	bl	80063e4 <LL_ADC_GetOffsetChannel>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ba8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006bac:	fa93 f3a3 	rbit	r3, r3
 8006bb0:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8006bb2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006bb4:	fab3 f383 	clz	r3, r3
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	461a      	mov	r2, r3
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d105      	bne.n	8006bd4 <HAL_ADC_ConfigChannel+0x198>
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	0e9b      	lsrs	r3, r3, #26
 8006bce:	f003 031f 	and.w	r3, r3, #31
 8006bd2:	e00a      	b.n	8006bea <HAL_ADC_ConfigChannel+0x1ae>
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bda:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006bdc:	fa93 f3a3 	rbit	r3, r3
 8006be0:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8006be2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006be4:	fab3 f383 	clz	r3, r3
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d106      	bne.n	8006bfc <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	2100      	movs	r1, #0
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f7ff fc08 	bl	800640c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	2101      	movs	r1, #1
 8006c02:	4618      	mov	r0, r3
 8006c04:	f7ff fbee 	bl	80063e4 <LL_ADC_GetOffsetChannel>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d10a      	bne.n	8006c28 <HAL_ADC_ConfigChannel+0x1ec>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	2101      	movs	r1, #1
 8006c18:	4618      	mov	r0, r3
 8006c1a:	f7ff fbe3 	bl	80063e4 <LL_ADC_GetOffsetChannel>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	0e9b      	lsrs	r3, r3, #26
 8006c22:	f003 021f 	and.w	r2, r3, #31
 8006c26:	e010      	b.n	8006c4a <HAL_ADC_ConfigChannel+0x20e>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	2101      	movs	r1, #1
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f7ff fbd8 	bl	80063e4 <LL_ADC_GetOffsetChannel>
 8006c34:	4603      	mov	r3, r0
 8006c36:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c38:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006c3a:	fa93 f3a3 	rbit	r3, r3
 8006c3e:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8006c40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c42:	fab3 f383 	clz	r3, r3
 8006c46:	b2db      	uxtb	r3, r3
 8006c48:	461a      	mov	r2, r3
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d105      	bne.n	8006c62 <HAL_ADC_ConfigChannel+0x226>
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	0e9b      	lsrs	r3, r3, #26
 8006c5c:	f003 031f 	and.w	r3, r3, #31
 8006c60:	e00a      	b.n	8006c78 <HAL_ADC_ConfigChannel+0x23c>
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006c6a:	fa93 f3a3 	rbit	r3, r3
 8006c6e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8006c70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c72:	fab3 f383 	clz	r3, r3
 8006c76:	b2db      	uxtb	r3, r3
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d106      	bne.n	8006c8a <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	2200      	movs	r2, #0
 8006c82:	2101      	movs	r1, #1
 8006c84:	4618      	mov	r0, r3
 8006c86:	f7ff fbc1 	bl	800640c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	2102      	movs	r1, #2
 8006c90:	4618      	mov	r0, r3
 8006c92:	f7ff fba7 	bl	80063e4 <LL_ADC_GetOffsetChannel>
 8006c96:	4603      	mov	r3, r0
 8006c98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d10a      	bne.n	8006cb6 <HAL_ADC_ConfigChannel+0x27a>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	2102      	movs	r1, #2
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	f7ff fb9c 	bl	80063e4 <LL_ADC_GetOffsetChannel>
 8006cac:	4603      	mov	r3, r0
 8006cae:	0e9b      	lsrs	r3, r3, #26
 8006cb0:	f003 021f 	and.w	r2, r3, #31
 8006cb4:	e010      	b.n	8006cd8 <HAL_ADC_ConfigChannel+0x29c>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	2102      	movs	r1, #2
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	f7ff fb91 	bl	80063e4 <LL_ADC_GetOffsetChannel>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cc6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006cc8:	fa93 f3a3 	rbit	r3, r3
 8006ccc:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8006cce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006cd0:	fab3 f383 	clz	r3, r3
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d105      	bne.n	8006cf0 <HAL_ADC_ConfigChannel+0x2b4>
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	0e9b      	lsrs	r3, r3, #26
 8006cea:	f003 031f 	and.w	r3, r3, #31
 8006cee:	e00a      	b.n	8006d06 <HAL_ADC_ConfigChannel+0x2ca>
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cf6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006cf8:	fa93 f3a3 	rbit	r3, r3
 8006cfc:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8006cfe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d00:	fab3 f383 	clz	r3, r3
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	429a      	cmp	r2, r3
 8006d08:	d106      	bne.n	8006d18 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	2102      	movs	r1, #2
 8006d12:	4618      	mov	r0, r3
 8006d14:	f7ff fb7a 	bl	800640c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2103      	movs	r1, #3
 8006d1e:	4618      	mov	r0, r3
 8006d20:	f7ff fb60 	bl	80063e4 <LL_ADC_GetOffsetChannel>
 8006d24:	4603      	mov	r3, r0
 8006d26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d10a      	bne.n	8006d44 <HAL_ADC_ConfigChannel+0x308>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	2103      	movs	r1, #3
 8006d34:	4618      	mov	r0, r3
 8006d36:	f7ff fb55 	bl	80063e4 <LL_ADC_GetOffsetChannel>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	0e9b      	lsrs	r3, r3, #26
 8006d3e:	f003 021f 	and.w	r2, r3, #31
 8006d42:	e010      	b.n	8006d66 <HAL_ADC_ConfigChannel+0x32a>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	2103      	movs	r1, #3
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f7ff fb4a 	bl	80063e4 <LL_ADC_GetOffsetChannel>
 8006d50:	4603      	mov	r3, r0
 8006d52:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d56:	fa93 f3a3 	rbit	r3, r3
 8006d5a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006d5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d5e:	fab3 f383 	clz	r3, r3
 8006d62:	b2db      	uxtb	r3, r3
 8006d64:	461a      	mov	r2, r3
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d105      	bne.n	8006d7e <HAL_ADC_ConfigChannel+0x342>
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	0e9b      	lsrs	r3, r3, #26
 8006d78:	f003 031f 	and.w	r3, r3, #31
 8006d7c:	e00a      	b.n	8006d94 <HAL_ADC_ConfigChannel+0x358>
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d86:	fa93 f3a3 	rbit	r3, r3
 8006d8a:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8006d8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d8e:	fab3 f383 	clz	r3, r3
 8006d92:	b2db      	uxtb	r3, r3
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d106      	bne.n	8006da6 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	2103      	movs	r1, #3
 8006da0:	4618      	mov	r0, r3
 8006da2:	f7ff fb33 	bl	800640c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4618      	mov	r0, r3
 8006dac:	f7ff fc4c 	bl	8006648 <LL_ADC_IsEnabled>
 8006db0:	4603      	mov	r3, r0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	f040 810c 	bne.w	8006fd0 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6818      	ldr	r0, [r3, #0]
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	6819      	ldr	r1, [r3, #0]
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	461a      	mov	r2, r3
 8006dc6:	f7ff fbcd 	bl	8006564 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	68db      	ldr	r3, [r3, #12]
 8006dce:	4aaf      	ldr	r2, [pc, #700]	; (800708c <HAL_ADC_ConfigChannel+0x650>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	f040 80fd 	bne.w	8006fd0 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d10b      	bne.n	8006dfe <HAL_ADC_ConfigChannel+0x3c2>
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	0e9b      	lsrs	r3, r3, #26
 8006dec:	3301      	adds	r3, #1
 8006dee:	f003 031f 	and.w	r3, r3, #31
 8006df2:	2b09      	cmp	r3, #9
 8006df4:	bf94      	ite	ls
 8006df6:	2301      	movls	r3, #1
 8006df8:	2300      	movhi	r3, #0
 8006dfa:	b2db      	uxtb	r3, r3
 8006dfc:	e012      	b.n	8006e24 <HAL_ADC_ConfigChannel+0x3e8>
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e06:	fa93 f3a3 	rbit	r3, r3
 8006e0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8006e0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e0e:	fab3 f383 	clz	r3, r3
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	3301      	adds	r3, #1
 8006e16:	f003 031f 	and.w	r3, r3, #31
 8006e1a:	2b09      	cmp	r3, #9
 8006e1c:	bf94      	ite	ls
 8006e1e:	2301      	movls	r3, #1
 8006e20:	2300      	movhi	r3, #0
 8006e22:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d064      	beq.n	8006ef2 <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d107      	bne.n	8006e44 <HAL_ADC_ConfigChannel+0x408>
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	0e9b      	lsrs	r3, r3, #26
 8006e3a:	3301      	adds	r3, #1
 8006e3c:	069b      	lsls	r3, r3, #26
 8006e3e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006e42:	e00e      	b.n	8006e62 <HAL_ADC_ConfigChannel+0x426>
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e4c:	fa93 f3a3 	rbit	r3, r3
 8006e50:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006e52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e54:	fab3 f383 	clz	r3, r3
 8006e58:	b2db      	uxtb	r3, r3
 8006e5a:	3301      	adds	r3, #1
 8006e5c:	069b      	lsls	r3, r3, #26
 8006e5e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d109      	bne.n	8006e82 <HAL_ADC_ConfigChannel+0x446>
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	0e9b      	lsrs	r3, r3, #26
 8006e74:	3301      	adds	r3, #1
 8006e76:	f003 031f 	and.w	r3, r3, #31
 8006e7a:	2101      	movs	r1, #1
 8006e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8006e80:	e010      	b.n	8006ea4 <HAL_ADC_ConfigChannel+0x468>
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e8a:	fa93 f3a3 	rbit	r3, r3
 8006e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006e90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e92:	fab3 f383 	clz	r3, r3
 8006e96:	b2db      	uxtb	r3, r3
 8006e98:	3301      	adds	r3, #1
 8006e9a:	f003 031f 	and.w	r3, r3, #31
 8006e9e:	2101      	movs	r1, #1
 8006ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8006ea4:	ea42 0103 	orr.w	r1, r2, r3
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d10a      	bne.n	8006eca <HAL_ADC_ConfigChannel+0x48e>
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	0e9b      	lsrs	r3, r3, #26
 8006eba:	3301      	adds	r3, #1
 8006ebc:	f003 021f 	and.w	r2, r3, #31
 8006ec0:	4613      	mov	r3, r2
 8006ec2:	005b      	lsls	r3, r3, #1
 8006ec4:	4413      	add	r3, r2
 8006ec6:	051b      	lsls	r3, r3, #20
 8006ec8:	e011      	b.n	8006eee <HAL_ADC_ConfigChannel+0x4b2>
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ed2:	fa93 f3a3 	rbit	r3, r3
 8006ed6:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8006ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eda:	fab3 f383 	clz	r3, r3
 8006ede:	b2db      	uxtb	r3, r3
 8006ee0:	3301      	adds	r3, #1
 8006ee2:	f003 021f 	and.w	r2, r3, #31
 8006ee6:	4613      	mov	r3, r2
 8006ee8:	005b      	lsls	r3, r3, #1
 8006eea:	4413      	add	r3, r2
 8006eec:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006eee:	430b      	orrs	r3, r1
 8006ef0:	e069      	b.n	8006fc6 <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d107      	bne.n	8006f0e <HAL_ADC_ConfigChannel+0x4d2>
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	0e9b      	lsrs	r3, r3, #26
 8006f04:	3301      	adds	r3, #1
 8006f06:	069b      	lsls	r3, r3, #26
 8006f08:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006f0c:	e00e      	b.n	8006f2c <HAL_ADC_ConfigChannel+0x4f0>
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f14:	6a3b      	ldr	r3, [r7, #32]
 8006f16:	fa93 f3a3 	rbit	r3, r3
 8006f1a:	61fb      	str	r3, [r7, #28]
  return result;
 8006f1c:	69fb      	ldr	r3, [r7, #28]
 8006f1e:	fab3 f383 	clz	r3, r3
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	3301      	adds	r3, #1
 8006f26:	069b      	lsls	r3, r3, #26
 8006f28:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d109      	bne.n	8006f4c <HAL_ADC_ConfigChannel+0x510>
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	0e9b      	lsrs	r3, r3, #26
 8006f3e:	3301      	adds	r3, #1
 8006f40:	f003 031f 	and.w	r3, r3, #31
 8006f44:	2101      	movs	r1, #1
 8006f46:	fa01 f303 	lsl.w	r3, r1, r3
 8006f4a:	e010      	b.n	8006f6e <HAL_ADC_ConfigChannel+0x532>
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f52:	69bb      	ldr	r3, [r7, #24]
 8006f54:	fa93 f3a3 	rbit	r3, r3
 8006f58:	617b      	str	r3, [r7, #20]
  return result;
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	fab3 f383 	clz	r3, r3
 8006f60:	b2db      	uxtb	r3, r3
 8006f62:	3301      	adds	r3, #1
 8006f64:	f003 031f 	and.w	r3, r3, #31
 8006f68:	2101      	movs	r1, #1
 8006f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8006f6e:	ea42 0103 	orr.w	r1, r2, r3
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d10d      	bne.n	8006f9a <HAL_ADC_ConfigChannel+0x55e>
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	0e9b      	lsrs	r3, r3, #26
 8006f84:	3301      	adds	r3, #1
 8006f86:	f003 021f 	and.w	r2, r3, #31
 8006f8a:	4613      	mov	r3, r2
 8006f8c:	005b      	lsls	r3, r3, #1
 8006f8e:	4413      	add	r3, r2
 8006f90:	3b1e      	subs	r3, #30
 8006f92:	051b      	lsls	r3, r3, #20
 8006f94:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006f98:	e014      	b.n	8006fc4 <HAL_ADC_ConfigChannel+0x588>
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	fa93 f3a3 	rbit	r3, r3
 8006fa6:	60fb      	str	r3, [r7, #12]
  return result;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	fab3 f383 	clz	r3, r3
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	3301      	adds	r3, #1
 8006fb2:	f003 021f 	and.w	r2, r3, #31
 8006fb6:	4613      	mov	r3, r2
 8006fb8:	005b      	lsls	r3, r3, #1
 8006fba:	4413      	add	r3, r2
 8006fbc:	3b1e      	subs	r3, #30
 8006fbe:	051b      	lsls	r3, r3, #20
 8006fc0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006fc4:	430b      	orrs	r3, r1
 8006fc6:	683a      	ldr	r2, [r7, #0]
 8006fc8:	6892      	ldr	r2, [r2, #8]
 8006fca:	4619      	mov	r1, r3
 8006fcc:	f7ff faa2 	bl	8006514 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	681a      	ldr	r2, [r3, #0]
 8006fd4:	4b2e      	ldr	r3, [pc, #184]	; (8007090 <HAL_ADC_ConfigChannel+0x654>)
 8006fd6:	4013      	ands	r3, r2
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	f000 80c9 	beq.w	8007170 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006fe6:	d004      	beq.n	8006ff2 <HAL_ADC_ConfigChannel+0x5b6>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4a29      	ldr	r2, [pc, #164]	; (8007094 <HAL_ADC_ConfigChannel+0x658>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d101      	bne.n	8006ff6 <HAL_ADC_ConfigChannel+0x5ba>
 8006ff2:	4b29      	ldr	r3, [pc, #164]	; (8007098 <HAL_ADC_ConfigChannel+0x65c>)
 8006ff4:	e000      	b.n	8006ff8 <HAL_ADC_ConfigChannel+0x5bc>
 8006ff6:	4b29      	ldr	r3, [pc, #164]	; (800709c <HAL_ADC_ConfigChannel+0x660>)
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	f7ff f9c3 	bl	8006384 <LL_ADC_GetCommonPathInternalCh>
 8006ffe:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4a26      	ldr	r2, [pc, #152]	; (80070a0 <HAL_ADC_ConfigChannel+0x664>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d004      	beq.n	8007016 <HAL_ADC_ConfigChannel+0x5da>
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a24      	ldr	r2, [pc, #144]	; (80070a4 <HAL_ADC_ConfigChannel+0x668>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d14e      	bne.n	80070b4 <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007016:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800701a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800701e:	2b00      	cmp	r3, #0
 8007020:	d148      	bne.n	80070b4 <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800702a:	d005      	beq.n	8007038 <HAL_ADC_ConfigChannel+0x5fc>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a1d      	ldr	r2, [pc, #116]	; (80070a8 <HAL_ADC_ConfigChannel+0x66c>)
 8007032:	4293      	cmp	r3, r2
 8007034:	f040 8099 	bne.w	800716a <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007040:	d004      	beq.n	800704c <HAL_ADC_ConfigChannel+0x610>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a13      	ldr	r2, [pc, #76]	; (8007094 <HAL_ADC_ConfigChannel+0x658>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d101      	bne.n	8007050 <HAL_ADC_ConfigChannel+0x614>
 800704c:	4a12      	ldr	r2, [pc, #72]	; (8007098 <HAL_ADC_ConfigChannel+0x65c>)
 800704e:	e000      	b.n	8007052 <HAL_ADC_ConfigChannel+0x616>
 8007050:	4a12      	ldr	r2, [pc, #72]	; (800709c <HAL_ADC_ConfigChannel+0x660>)
 8007052:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007056:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800705a:	4619      	mov	r1, r3
 800705c:	4610      	mov	r0, r2
 800705e:	f7ff f97e 	bl	800635e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8007062:	4b12      	ldr	r3, [pc, #72]	; (80070ac <HAL_ADC_ConfigChannel+0x670>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	099b      	lsrs	r3, r3, #6
 8007068:	4a11      	ldr	r2, [pc, #68]	; (80070b0 <HAL_ADC_ConfigChannel+0x674>)
 800706a:	fba2 2303 	umull	r2, r3, r2, r3
 800706e:	099a      	lsrs	r2, r3, #6
 8007070:	4613      	mov	r3, r2
 8007072:	005b      	lsls	r3, r3, #1
 8007074:	4413      	add	r3, r2
 8007076:	009b      	lsls	r3, r3, #2
 8007078:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800707a:	e002      	b.n	8007082 <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	3b01      	subs	r3, #1
 8007080:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d1f9      	bne.n	800707c <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007088:	e06f      	b.n	800716a <HAL_ADC_ConfigChannel+0x72e>
 800708a:	bf00      	nop
 800708c:	407f0000 	.word	0x407f0000
 8007090:	80080000 	.word	0x80080000
 8007094:	50000100 	.word	0x50000100
 8007098:	50000300 	.word	0x50000300
 800709c:	50000700 	.word	0x50000700
 80070a0:	c3210000 	.word	0xc3210000
 80070a4:	90c00010 	.word	0x90c00010
 80070a8:	50000600 	.word	0x50000600
 80070ac:	20000c64 	.word	0x20000c64
 80070b0:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a32      	ldr	r2, [pc, #200]	; (8007184 <HAL_ADC_ConfigChannel+0x748>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d125      	bne.n	800710a <HAL_ADC_ConfigChannel+0x6ce>
 80070be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80070c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d11f      	bne.n	800710a <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4a2e      	ldr	r2, [pc, #184]	; (8007188 <HAL_ADC_ConfigChannel+0x74c>)
 80070d0:	4293      	cmp	r3, r2
 80070d2:	d104      	bne.n	80070de <HAL_ADC_ConfigChannel+0x6a2>
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4a2c      	ldr	r2, [pc, #176]	; (800718c <HAL_ADC_ConfigChannel+0x750>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d047      	beq.n	800716e <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80070e6:	d004      	beq.n	80070f2 <HAL_ADC_ConfigChannel+0x6b6>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a26      	ldr	r2, [pc, #152]	; (8007188 <HAL_ADC_ConfigChannel+0x74c>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d101      	bne.n	80070f6 <HAL_ADC_ConfigChannel+0x6ba>
 80070f2:	4a27      	ldr	r2, [pc, #156]	; (8007190 <HAL_ADC_ConfigChannel+0x754>)
 80070f4:	e000      	b.n	80070f8 <HAL_ADC_ConfigChannel+0x6bc>
 80070f6:	4a27      	ldr	r2, [pc, #156]	; (8007194 <HAL_ADC_ConfigChannel+0x758>)
 80070f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80070fc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007100:	4619      	mov	r1, r3
 8007102:	4610      	mov	r0, r2
 8007104:	f7ff f92b 	bl	800635e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007108:	e031      	b.n	800716e <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a22      	ldr	r2, [pc, #136]	; (8007198 <HAL_ADC_ConfigChannel+0x75c>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d12d      	bne.n	8007170 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007114:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007118:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800711c:	2b00      	cmp	r3, #0
 800711e:	d127      	bne.n	8007170 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a18      	ldr	r2, [pc, #96]	; (8007188 <HAL_ADC_ConfigChannel+0x74c>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d022      	beq.n	8007170 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007132:	d004      	beq.n	800713e <HAL_ADC_ConfigChannel+0x702>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a13      	ldr	r2, [pc, #76]	; (8007188 <HAL_ADC_ConfigChannel+0x74c>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d101      	bne.n	8007142 <HAL_ADC_ConfigChannel+0x706>
 800713e:	4a14      	ldr	r2, [pc, #80]	; (8007190 <HAL_ADC_ConfigChannel+0x754>)
 8007140:	e000      	b.n	8007144 <HAL_ADC_ConfigChannel+0x708>
 8007142:	4a14      	ldr	r2, [pc, #80]	; (8007194 <HAL_ADC_ConfigChannel+0x758>)
 8007144:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007148:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800714c:	4619      	mov	r1, r3
 800714e:	4610      	mov	r0, r2
 8007150:	f7ff f905 	bl	800635e <LL_ADC_SetCommonPathInternalCh>
 8007154:	e00c      	b.n	8007170 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800715a:	f043 0220 	orr.w	r2, r3, #32
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8007162:	2301      	movs	r3, #1
 8007164:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8007168:	e002      	b.n	8007170 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800716a:	bf00      	nop
 800716c:	e000      	b.n	8007170 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800716e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8007178:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 800717c:	4618      	mov	r0, r3
 800717e:	3798      	adds	r7, #152	; 0x98
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}
 8007184:	c7520000 	.word	0xc7520000
 8007188:	50000100 	.word	0x50000100
 800718c:	50000500 	.word	0x50000500
 8007190:	50000300 	.word	0x50000300
 8007194:	50000700 	.word	0x50000700
 8007198:	cb840000 	.word	0xcb840000

0800719c <LL_ADC_IsEnabled>:
{
 800719c:	b480      	push	{r7}
 800719e:	b083      	sub	sp, #12
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	f003 0301 	and.w	r3, r3, #1
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	d101      	bne.n	80071b4 <LL_ADC_IsEnabled+0x18>
 80071b0:	2301      	movs	r3, #1
 80071b2:	e000      	b.n	80071b6 <LL_ADC_IsEnabled+0x1a>
 80071b4:	2300      	movs	r3, #0
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	370c      	adds	r7, #12
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr

080071c2 <LL_ADC_REG_IsConversionOngoing>:
{
 80071c2:	b480      	push	{r7}
 80071c4:	b083      	sub	sp, #12
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	689b      	ldr	r3, [r3, #8]
 80071ce:	f003 0304 	and.w	r3, r3, #4
 80071d2:	2b04      	cmp	r3, #4
 80071d4:	d101      	bne.n	80071da <LL_ADC_REG_IsConversionOngoing+0x18>
 80071d6:	2301      	movs	r3, #1
 80071d8:	e000      	b.n	80071dc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80071da:	2300      	movs	r3, #0
}
 80071dc:	4618      	mov	r0, r3
 80071de:	370c      	adds	r7, #12
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr

080071e8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80071e8:	b590      	push	{r4, r7, lr}
 80071ea:	b0a1      	sub	sp, #132	; 0x84
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80071f2:	2300      	movs	r3, #0
 80071f4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80071fe:	2b01      	cmp	r3, #1
 8007200:	d101      	bne.n	8007206 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007202:	2302      	movs	r3, #2
 8007204:	e0e3      	b.n	80073ce <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2201      	movs	r2, #1
 800720a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007216:	d102      	bne.n	800721e <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8007218:	4b6f      	ldr	r3, [pc, #444]	; (80073d8 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800721a:	60bb      	str	r3, [r7, #8]
 800721c:	e009      	b.n	8007232 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4a6e      	ldr	r2, [pc, #440]	; (80073dc <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d102      	bne.n	800722e <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8007228:	4b6d      	ldr	r3, [pc, #436]	; (80073e0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800722a:	60bb      	str	r3, [r7, #8]
 800722c:	e001      	b.n	8007232 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800722e:	2300      	movs	r3, #0
 8007230:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d10b      	bne.n	8007250 <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800723c:	f043 0220 	orr.w	r2, r3, #32
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2200      	movs	r2, #0
 8007248:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	e0be      	b.n	80073ce <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	4618      	mov	r0, r3
 8007254:	f7ff ffb5 	bl	80071c2 <LL_ADC_REG_IsConversionOngoing>
 8007258:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4618      	mov	r0, r3
 8007260:	f7ff ffaf 	bl	80071c2 <LL_ADC_REG_IsConversionOngoing>
 8007264:	4603      	mov	r3, r0
 8007266:	2b00      	cmp	r3, #0
 8007268:	f040 80a0 	bne.w	80073ac <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800726c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800726e:	2b00      	cmp	r3, #0
 8007270:	f040 809c 	bne.w	80073ac <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800727c:	d004      	beq.n	8007288 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4a55      	ldr	r2, [pc, #340]	; (80073d8 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d101      	bne.n	800728c <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 8007288:	4b56      	ldr	r3, [pc, #344]	; (80073e4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800728a:	e000      	b.n	800728e <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 800728c:	4b56      	ldr	r3, [pc, #344]	; (80073e8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800728e:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d04b      	beq.n	8007330 <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007298:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800729a:	689b      	ldr	r3, [r3, #8]
 800729c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	6859      	ldr	r1, [r3, #4]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80072aa:	035b      	lsls	r3, r3, #13
 80072ac:	430b      	orrs	r3, r1
 80072ae:	431a      	orrs	r2, r3
 80072b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072b2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80072bc:	d004      	beq.n	80072c8 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a45      	ldr	r2, [pc, #276]	; (80073d8 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d10f      	bne.n	80072e8 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 80072c8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80072cc:	f7ff ff66 	bl	800719c <LL_ADC_IsEnabled>
 80072d0:	4604      	mov	r4, r0
 80072d2:	4841      	ldr	r0, [pc, #260]	; (80073d8 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80072d4:	f7ff ff62 	bl	800719c <LL_ADC_IsEnabled>
 80072d8:	4603      	mov	r3, r0
 80072da:	4323      	orrs	r3, r4
 80072dc:	2b00      	cmp	r3, #0
 80072de:	bf0c      	ite	eq
 80072e0:	2301      	moveq	r3, #1
 80072e2:	2300      	movne	r3, #0
 80072e4:	b2db      	uxtb	r3, r3
 80072e6:	e012      	b.n	800730e <HAL_ADCEx_MultiModeConfigChannel+0x126>
 80072e8:	483c      	ldr	r0, [pc, #240]	; (80073dc <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 80072ea:	f7ff ff57 	bl	800719c <LL_ADC_IsEnabled>
 80072ee:	4604      	mov	r4, r0
 80072f0:	483b      	ldr	r0, [pc, #236]	; (80073e0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80072f2:	f7ff ff53 	bl	800719c <LL_ADC_IsEnabled>
 80072f6:	4603      	mov	r3, r0
 80072f8:	431c      	orrs	r4, r3
 80072fa:	483c      	ldr	r0, [pc, #240]	; (80073ec <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80072fc:	f7ff ff4e 	bl	800719c <LL_ADC_IsEnabled>
 8007300:	4603      	mov	r3, r0
 8007302:	4323      	orrs	r3, r4
 8007304:	2b00      	cmp	r3, #0
 8007306:	bf0c      	ite	eq
 8007308:	2301      	moveq	r3, #1
 800730a:	2300      	movne	r3, #0
 800730c:	b2db      	uxtb	r3, r3
 800730e:	2b00      	cmp	r3, #0
 8007310:	d056      	beq.n	80073c0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007312:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007314:	689b      	ldr	r3, [r3, #8]
 8007316:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800731a:	f023 030f 	bic.w	r3, r3, #15
 800731e:	683a      	ldr	r2, [r7, #0]
 8007320:	6811      	ldr	r1, [r2, #0]
 8007322:	683a      	ldr	r2, [r7, #0]
 8007324:	6892      	ldr	r2, [r2, #8]
 8007326:	430a      	orrs	r2, r1
 8007328:	431a      	orrs	r2, r3
 800732a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800732c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800732e:	e047      	b.n	80073c0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007330:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007332:	689b      	ldr	r3, [r3, #8]
 8007334:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007338:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800733a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007344:	d004      	beq.n	8007350 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4a23      	ldr	r2, [pc, #140]	; (80073d8 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d10f      	bne.n	8007370 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8007350:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8007354:	f7ff ff22 	bl	800719c <LL_ADC_IsEnabled>
 8007358:	4604      	mov	r4, r0
 800735a:	481f      	ldr	r0, [pc, #124]	; (80073d8 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800735c:	f7ff ff1e 	bl	800719c <LL_ADC_IsEnabled>
 8007360:	4603      	mov	r3, r0
 8007362:	4323      	orrs	r3, r4
 8007364:	2b00      	cmp	r3, #0
 8007366:	bf0c      	ite	eq
 8007368:	2301      	moveq	r3, #1
 800736a:	2300      	movne	r3, #0
 800736c:	b2db      	uxtb	r3, r3
 800736e:	e012      	b.n	8007396 <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 8007370:	481a      	ldr	r0, [pc, #104]	; (80073dc <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8007372:	f7ff ff13 	bl	800719c <LL_ADC_IsEnabled>
 8007376:	4604      	mov	r4, r0
 8007378:	4819      	ldr	r0, [pc, #100]	; (80073e0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800737a:	f7ff ff0f 	bl	800719c <LL_ADC_IsEnabled>
 800737e:	4603      	mov	r3, r0
 8007380:	431c      	orrs	r4, r3
 8007382:	481a      	ldr	r0, [pc, #104]	; (80073ec <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8007384:	f7ff ff0a 	bl	800719c <LL_ADC_IsEnabled>
 8007388:	4603      	mov	r3, r0
 800738a:	4323      	orrs	r3, r4
 800738c:	2b00      	cmp	r3, #0
 800738e:	bf0c      	ite	eq
 8007390:	2301      	moveq	r3, #1
 8007392:	2300      	movne	r3, #0
 8007394:	b2db      	uxtb	r3, r3
 8007396:	2b00      	cmp	r3, #0
 8007398:	d012      	beq.n	80073c0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800739a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80073a2:	f023 030f 	bic.w	r3, r3, #15
 80073a6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80073a8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80073aa:	e009      	b.n	80073c0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80073b0:	f043 0220 	orr.w	r2, r3, #32
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80073b8:	2301      	movs	r3, #1
 80073ba:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80073be:	e000      	b.n	80073c2 <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80073c0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2200      	movs	r2, #0
 80073c6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80073ca:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3784      	adds	r7, #132	; 0x84
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd90      	pop	{r4, r7, pc}
 80073d6:	bf00      	nop
 80073d8:	50000100 	.word	0x50000100
 80073dc:	50000400 	.word	0x50000400
 80073e0:	50000500 	.word	0x50000500
 80073e4:	50000300 	.word	0x50000300
 80073e8:	50000700 	.word	0x50000700
 80073ec:	50000600 	.word	0x50000600

080073f0 <LL_EXTI_EnableIT_0_31>:
{
 80073f0:	b480      	push	{r7}
 80073f2:	b083      	sub	sp, #12
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80073f8:	4b05      	ldr	r3, [pc, #20]	; (8007410 <LL_EXTI_EnableIT_0_31+0x20>)
 80073fa:	681a      	ldr	r2, [r3, #0]
 80073fc:	4904      	ldr	r1, [pc, #16]	; (8007410 <LL_EXTI_EnableIT_0_31+0x20>)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	4313      	orrs	r3, r2
 8007402:	600b      	str	r3, [r1, #0]
}
 8007404:	bf00      	nop
 8007406:	370c      	adds	r7, #12
 8007408:	46bd      	mov	sp, r7
 800740a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740e:	4770      	bx	lr
 8007410:	40010400 	.word	0x40010400

08007414 <LL_EXTI_EnableIT_32_63>:
{
 8007414:	b480      	push	{r7}
 8007416:	b083      	sub	sp, #12
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800741c:	4b05      	ldr	r3, [pc, #20]	; (8007434 <LL_EXTI_EnableIT_32_63+0x20>)
 800741e:	6a1a      	ldr	r2, [r3, #32]
 8007420:	4904      	ldr	r1, [pc, #16]	; (8007434 <LL_EXTI_EnableIT_32_63+0x20>)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	4313      	orrs	r3, r2
 8007426:	620b      	str	r3, [r1, #32]
}
 8007428:	bf00      	nop
 800742a:	370c      	adds	r7, #12
 800742c:	46bd      	mov	sp, r7
 800742e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007432:	4770      	bx	lr
 8007434:	40010400 	.word	0x40010400

08007438 <LL_EXTI_DisableIT_0_31>:
{
 8007438:	b480      	push	{r7}
 800743a:	b083      	sub	sp, #12
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8007440:	4b06      	ldr	r3, [pc, #24]	; (800745c <LL_EXTI_DisableIT_0_31+0x24>)
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	43db      	mvns	r3, r3
 8007448:	4904      	ldr	r1, [pc, #16]	; (800745c <LL_EXTI_DisableIT_0_31+0x24>)
 800744a:	4013      	ands	r3, r2
 800744c:	600b      	str	r3, [r1, #0]
}
 800744e:	bf00      	nop
 8007450:	370c      	adds	r7, #12
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr
 800745a:	bf00      	nop
 800745c:	40010400 	.word	0x40010400

08007460 <LL_EXTI_DisableIT_32_63>:
{
 8007460:	b480      	push	{r7}
 8007462:	b083      	sub	sp, #12
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8007468:	4b06      	ldr	r3, [pc, #24]	; (8007484 <LL_EXTI_DisableIT_32_63+0x24>)
 800746a:	6a1a      	ldr	r2, [r3, #32]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	43db      	mvns	r3, r3
 8007470:	4904      	ldr	r1, [pc, #16]	; (8007484 <LL_EXTI_DisableIT_32_63+0x24>)
 8007472:	4013      	ands	r3, r2
 8007474:	620b      	str	r3, [r1, #32]
}
 8007476:	bf00      	nop
 8007478:	370c      	adds	r7, #12
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr
 8007482:	bf00      	nop
 8007484:	40010400 	.word	0x40010400

08007488 <LL_EXTI_EnableEvent_0_31>:
{
 8007488:	b480      	push	{r7}
 800748a:	b083      	sub	sp, #12
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8007490:	4b05      	ldr	r3, [pc, #20]	; (80074a8 <LL_EXTI_EnableEvent_0_31+0x20>)
 8007492:	685a      	ldr	r2, [r3, #4]
 8007494:	4904      	ldr	r1, [pc, #16]	; (80074a8 <LL_EXTI_EnableEvent_0_31+0x20>)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	4313      	orrs	r3, r2
 800749a:	604b      	str	r3, [r1, #4]
}
 800749c:	bf00      	nop
 800749e:	370c      	adds	r7, #12
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr
 80074a8:	40010400 	.word	0x40010400

080074ac <LL_EXTI_EnableEvent_32_63>:
{
 80074ac:	b480      	push	{r7}
 80074ae:	b083      	sub	sp, #12
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 80074b4:	4b05      	ldr	r3, [pc, #20]	; (80074cc <LL_EXTI_EnableEvent_32_63+0x20>)
 80074b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80074b8:	4904      	ldr	r1, [pc, #16]	; (80074cc <LL_EXTI_EnableEvent_32_63+0x20>)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	4313      	orrs	r3, r2
 80074be:	624b      	str	r3, [r1, #36]	; 0x24
}
 80074c0:	bf00      	nop
 80074c2:	370c      	adds	r7, #12
 80074c4:	46bd      	mov	sp, r7
 80074c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ca:	4770      	bx	lr
 80074cc:	40010400 	.word	0x40010400

080074d0 <LL_EXTI_DisableEvent_0_31>:
{
 80074d0:	b480      	push	{r7}
 80074d2:	b083      	sub	sp, #12
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80074d8:	4b06      	ldr	r3, [pc, #24]	; (80074f4 <LL_EXTI_DisableEvent_0_31+0x24>)
 80074da:	685a      	ldr	r2, [r3, #4]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	43db      	mvns	r3, r3
 80074e0:	4904      	ldr	r1, [pc, #16]	; (80074f4 <LL_EXTI_DisableEvent_0_31+0x24>)
 80074e2:	4013      	ands	r3, r2
 80074e4:	604b      	str	r3, [r1, #4]
}
 80074e6:	bf00      	nop
 80074e8:	370c      	adds	r7, #12
 80074ea:	46bd      	mov	sp, r7
 80074ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f0:	4770      	bx	lr
 80074f2:	bf00      	nop
 80074f4:	40010400 	.word	0x40010400

080074f8 <LL_EXTI_DisableEvent_32_63>:
{
 80074f8:	b480      	push	{r7}
 80074fa:	b083      	sub	sp, #12
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8007500:	4b06      	ldr	r3, [pc, #24]	; (800751c <LL_EXTI_DisableEvent_32_63+0x24>)
 8007502:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	43db      	mvns	r3, r3
 8007508:	4904      	ldr	r1, [pc, #16]	; (800751c <LL_EXTI_DisableEvent_32_63+0x24>)
 800750a:	4013      	ands	r3, r2
 800750c:	624b      	str	r3, [r1, #36]	; 0x24
}
 800750e:	bf00      	nop
 8007510:	370c      	adds	r7, #12
 8007512:	46bd      	mov	sp, r7
 8007514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007518:	4770      	bx	lr
 800751a:	bf00      	nop
 800751c:	40010400 	.word	0x40010400

08007520 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8007520:	b480      	push	{r7}
 8007522:	b083      	sub	sp, #12
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8007528:	4b05      	ldr	r3, [pc, #20]	; (8007540 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800752a:	689a      	ldr	r2, [r3, #8]
 800752c:	4904      	ldr	r1, [pc, #16]	; (8007540 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4313      	orrs	r3, r2
 8007532:	608b      	str	r3, [r1, #8]
}
 8007534:	bf00      	nop
 8007536:	370c      	adds	r7, #12
 8007538:	46bd      	mov	sp, r7
 800753a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753e:	4770      	bx	lr
 8007540:	40010400 	.word	0x40010400

08007544 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8007544:	b480      	push	{r7}
 8007546:	b083      	sub	sp, #12
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800754c:	4b05      	ldr	r3, [pc, #20]	; (8007564 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800754e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007550:	4904      	ldr	r1, [pc, #16]	; (8007564 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	4313      	orrs	r3, r2
 8007556:	628b      	str	r3, [r1, #40]	; 0x28
}
 8007558:	bf00      	nop
 800755a:	370c      	adds	r7, #12
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr
 8007564:	40010400 	.word	0x40010400

08007568 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8007568:	b480      	push	{r7}
 800756a:	b083      	sub	sp, #12
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8007570:	4b06      	ldr	r3, [pc, #24]	; (800758c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8007572:	689a      	ldr	r2, [r3, #8]
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	43db      	mvns	r3, r3
 8007578:	4904      	ldr	r1, [pc, #16]	; (800758c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800757a:	4013      	ands	r3, r2
 800757c:	608b      	str	r3, [r1, #8]
}
 800757e:	bf00      	nop
 8007580:	370c      	adds	r7, #12
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr
 800758a:	bf00      	nop
 800758c:	40010400 	.word	0x40010400

08007590 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8007590:	b480      	push	{r7}
 8007592:	b083      	sub	sp, #12
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8007598:	4b06      	ldr	r3, [pc, #24]	; (80075b4 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800759a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	43db      	mvns	r3, r3
 80075a0:	4904      	ldr	r1, [pc, #16]	; (80075b4 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80075a2:	4013      	ands	r3, r2
 80075a4:	628b      	str	r3, [r1, #40]	; 0x28
}
 80075a6:	bf00      	nop
 80075a8:	370c      	adds	r7, #12
 80075aa:	46bd      	mov	sp, r7
 80075ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b0:	4770      	bx	lr
 80075b2:	bf00      	nop
 80075b4:	40010400 	.word	0x40010400

080075b8 <LL_EXTI_EnableFallingTrig_0_31>:
{
 80075b8:	b480      	push	{r7}
 80075ba:	b083      	sub	sp, #12
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80075c0:	4b05      	ldr	r3, [pc, #20]	; (80075d8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80075c2:	68da      	ldr	r2, [r3, #12]
 80075c4:	4904      	ldr	r1, [pc, #16]	; (80075d8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	4313      	orrs	r3, r2
 80075ca:	60cb      	str	r3, [r1, #12]
}
 80075cc:	bf00      	nop
 80075ce:	370c      	adds	r7, #12
 80075d0:	46bd      	mov	sp, r7
 80075d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d6:	4770      	bx	lr
 80075d8:	40010400 	.word	0x40010400

080075dc <LL_EXTI_EnableFallingTrig_32_63>:
{
 80075dc:	b480      	push	{r7}
 80075de:	b083      	sub	sp, #12
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 80075e4:	4b05      	ldr	r3, [pc, #20]	; (80075fc <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80075e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075e8:	4904      	ldr	r1, [pc, #16]	; (80075fc <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	4313      	orrs	r3, r2
 80075ee:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80075f0:	bf00      	nop
 80075f2:	370c      	adds	r7, #12
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr
 80075fc:	40010400 	.word	0x40010400

08007600 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8007600:	b480      	push	{r7}
 8007602:	b083      	sub	sp, #12
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8007608:	4b06      	ldr	r3, [pc, #24]	; (8007624 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800760a:	68da      	ldr	r2, [r3, #12]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	43db      	mvns	r3, r3
 8007610:	4904      	ldr	r1, [pc, #16]	; (8007624 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8007612:	4013      	ands	r3, r2
 8007614:	60cb      	str	r3, [r1, #12]
}
 8007616:	bf00      	nop
 8007618:	370c      	adds	r7, #12
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr
 8007622:	bf00      	nop
 8007624:	40010400 	.word	0x40010400

08007628 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8007628:	b480      	push	{r7}
 800762a:	b083      	sub	sp, #12
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8007630:	4b06      	ldr	r3, [pc, #24]	; (800764c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8007632:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	43db      	mvns	r3, r3
 8007638:	4904      	ldr	r1, [pc, #16]	; (800764c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800763a:	4013      	ands	r3, r2
 800763c:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800763e:	bf00      	nop
 8007640:	370c      	adds	r7, #12
 8007642:	46bd      	mov	sp, r7
 8007644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007648:	4770      	bx	lr
 800764a:	bf00      	nop
 800764c:	40010400 	.word	0x40010400

08007650 <LL_EXTI_ClearFlag_0_31>:
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8007658:	4a04      	ldr	r2, [pc, #16]	; (800766c <LL_EXTI_ClearFlag_0_31+0x1c>)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6153      	str	r3, [r2, #20]
}
 800765e:	bf00      	nop
 8007660:	370c      	adds	r7, #12
 8007662:	46bd      	mov	sp, r7
 8007664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007668:	4770      	bx	lr
 800766a:	bf00      	nop
 800766c:	40010400 	.word	0x40010400

08007670 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8007670:	b480      	push	{r7}
 8007672:	b083      	sub	sp, #12
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8007678:	4a04      	ldr	r2, [pc, #16]	; (800768c <LL_EXTI_ClearFlag_32_63+0x1c>)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6353      	str	r3, [r2, #52]	; 0x34
}
 800767e:	bf00      	nop
 8007680:	370c      	adds	r7, #12
 8007682:	46bd      	mov	sp, r7
 8007684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007688:	4770      	bx	lr
 800768a:	bf00      	nop
 800768c:	40010400 	.word	0x40010400

08007690 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b088      	sub	sp, #32
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8007698:	2300      	movs	r3, #0
 800769a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800769c:	2300      	movs	r3, #0
 800769e:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d102      	bne.n	80076ac <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 80076a6:	2301      	movs	r3, #1
 80076a8:	77fb      	strb	r3, [r7, #31]
 80076aa:	e180      	b.n	80079ae <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80076b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80076ba:	d102      	bne.n	80076c2 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80076bc:	2301      	movs	r3, #1
 80076be:	77fb      	strb	r3, [r7, #31]
 80076c0:	e175      	b.n	80079ae <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	7f5b      	ldrb	r3, [r3, #29]
 80076c6:	b2db      	uxtb	r3, r3
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d108      	bne.n	80076de <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2200      	movs	r2, #0
 80076d0:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2200      	movs	r2, #0
 80076d6:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	f7fd f8dd 	bl	8004898 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80076e8:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	685b      	ldr	r3, [r3, #4]
 80076f2:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	695b      	ldr	r3, [r3, #20]
 80076f8:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	68db      	ldr	r3, [r3, #12]
 80076fe:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 8007704:	4313      	orrs	r3, r2
 8007706:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	4b98      	ldr	r3, [pc, #608]	; (8007970 <HAL_COMP_Init+0x2e0>)
 8007710:	4013      	ands	r3, r2
 8007712:	687a      	ldr	r2, [r7, #4]
 8007714:	6812      	ldr	r2, [r2, #0]
 8007716:	6979      	ldr	r1, [r7, #20]
 8007718:	430b      	orrs	r3, r1
 800771a:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007726:	2b00      	cmp	r3, #0
 8007728:	d015      	beq.n	8007756 <HAL_COMP_Init+0xc6>
 800772a:	69bb      	ldr	r3, [r7, #24]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d112      	bne.n	8007756 <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8007730:	4b90      	ldr	r3, [pc, #576]	; (8007974 <HAL_COMP_Init+0x2e4>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	099b      	lsrs	r3, r3, #6
 8007736:	4a90      	ldr	r2, [pc, #576]	; (8007978 <HAL_COMP_Init+0x2e8>)
 8007738:	fba2 2303 	umull	r2, r3, r2, r3
 800773c:	099a      	lsrs	r2, r3, #6
 800773e:	4613      	mov	r3, r2
 8007740:	009b      	lsls	r3, r3, #2
 8007742:	4413      	add	r3, r2
 8007744:	009b      	lsls	r3, r3, #2
 8007746:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8007748:	e002      	b.n	8007750 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	3b01      	subs	r3, #1
 800774e:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d1f9      	bne.n	800774a <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a88      	ldr	r2, [pc, #544]	; (800797c <HAL_COMP_Init+0x2ec>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d028      	beq.n	80077b2 <HAL_COMP_Init+0x122>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4a86      	ldr	r2, [pc, #536]	; (8007980 <HAL_COMP_Init+0x2f0>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d020      	beq.n	80077ac <HAL_COMP_Init+0x11c>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	4a85      	ldr	r2, [pc, #532]	; (8007984 <HAL_COMP_Init+0x2f4>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d018      	beq.n	80077a6 <HAL_COMP_Init+0x116>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4a83      	ldr	r2, [pc, #524]	; (8007988 <HAL_COMP_Init+0x2f8>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d010      	beq.n	80077a0 <HAL_COMP_Init+0x110>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4a82      	ldr	r2, [pc, #520]	; (800798c <HAL_COMP_Init+0x2fc>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d008      	beq.n	800779a <HAL_COMP_Init+0x10a>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a80      	ldr	r2, [pc, #512]	; (8007990 <HAL_COMP_Init+0x300>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d101      	bne.n	8007796 <HAL_COMP_Init+0x106>
 8007792:	2301      	movs	r3, #1
 8007794:	e00f      	b.n	80077b6 <HAL_COMP_Init+0x126>
 8007796:	2302      	movs	r3, #2
 8007798:	e00d      	b.n	80077b6 <HAL_COMP_Init+0x126>
 800779a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800779e:	e00a      	b.n	80077b6 <HAL_COMP_Init+0x126>
 80077a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80077a4:	e007      	b.n	80077b6 <HAL_COMP_Init+0x126>
 80077a6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80077aa:	e004      	b.n	80077b6 <HAL_COMP_Init+0x126>
 80077ac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80077b0:	e001      	b.n	80077b6 <HAL_COMP_Init+0x126>
 80077b2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80077b6:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	699b      	ldr	r3, [r3, #24]
 80077bc:	f003 0303 	and.w	r3, r3, #3
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	f000 80b6 	beq.w	8007932 <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	699b      	ldr	r3, [r3, #24]
 80077ca:	f003 0310 	and.w	r3, r3, #16
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d011      	beq.n	80077f6 <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a6e      	ldr	r2, [pc, #440]	; (8007990 <HAL_COMP_Init+0x300>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d004      	beq.n	80077e6 <HAL_COMP_Init+0x156>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a6c      	ldr	r2, [pc, #432]	; (8007994 <HAL_COMP_Init+0x304>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d103      	bne.n	80077ee <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 80077e6:	6938      	ldr	r0, [r7, #16]
 80077e8:	f7ff feac 	bl	8007544 <LL_EXTI_EnableRisingTrig_32_63>
 80077ec:	e014      	b.n	8007818 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 80077ee:	6938      	ldr	r0, [r7, #16]
 80077f0:	f7ff fe96 	bl	8007520 <LL_EXTI_EnableRisingTrig_0_31>
 80077f4:	e010      	b.n	8007818 <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a65      	ldr	r2, [pc, #404]	; (8007990 <HAL_COMP_Init+0x300>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d004      	beq.n	800780a <HAL_COMP_Init+0x17a>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a63      	ldr	r2, [pc, #396]	; (8007994 <HAL_COMP_Init+0x304>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d103      	bne.n	8007812 <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 800780a:	6938      	ldr	r0, [r7, #16]
 800780c:	f7ff fec0 	bl	8007590 <LL_EXTI_DisableRisingTrig_32_63>
 8007810:	e002      	b.n	8007818 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8007812:	6938      	ldr	r0, [r7, #16]
 8007814:	f7ff fea8 	bl	8007568 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	699b      	ldr	r3, [r3, #24]
 800781c:	f003 0320 	and.w	r3, r3, #32
 8007820:	2b00      	cmp	r3, #0
 8007822:	d011      	beq.n	8007848 <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4a59      	ldr	r2, [pc, #356]	; (8007990 <HAL_COMP_Init+0x300>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d004      	beq.n	8007838 <HAL_COMP_Init+0x1a8>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4a58      	ldr	r2, [pc, #352]	; (8007994 <HAL_COMP_Init+0x304>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d103      	bne.n	8007840 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8007838:	6938      	ldr	r0, [r7, #16]
 800783a:	f7ff fecf 	bl	80075dc <LL_EXTI_EnableFallingTrig_32_63>
 800783e:	e014      	b.n	800786a <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8007840:	6938      	ldr	r0, [r7, #16]
 8007842:	f7ff feb9 	bl	80075b8 <LL_EXTI_EnableFallingTrig_0_31>
 8007846:	e010      	b.n	800786a <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	4a50      	ldr	r2, [pc, #320]	; (8007990 <HAL_COMP_Init+0x300>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d004      	beq.n	800785c <HAL_COMP_Init+0x1cc>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4a4f      	ldr	r2, [pc, #316]	; (8007994 <HAL_COMP_Init+0x304>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d103      	bne.n	8007864 <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 800785c:	6938      	ldr	r0, [r7, #16]
 800785e:	f7ff fee3 	bl	8007628 <LL_EXTI_DisableFallingTrig_32_63>
 8007862:	e002      	b.n	800786a <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8007864:	6938      	ldr	r0, [r7, #16]
 8007866:	f7ff fecb 	bl	8007600 <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4a48      	ldr	r2, [pc, #288]	; (8007990 <HAL_COMP_Init+0x300>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d004      	beq.n	800787e <HAL_COMP_Init+0x1ee>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4a46      	ldr	r2, [pc, #280]	; (8007994 <HAL_COMP_Init+0x304>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d103      	bne.n	8007886 <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 800787e:	6938      	ldr	r0, [r7, #16]
 8007880:	f7ff fef6 	bl	8007670 <LL_EXTI_ClearFlag_32_63>
 8007884:	e002      	b.n	800788c <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 8007886:	6938      	ldr	r0, [r7, #16]
 8007888:	f7ff fee2 	bl	8007650 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	699b      	ldr	r3, [r3, #24]
 8007890:	f003 0302 	and.w	r3, r3, #2
 8007894:	2b00      	cmp	r3, #0
 8007896:	d011      	beq.n	80078bc <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4a3c      	ldr	r2, [pc, #240]	; (8007990 <HAL_COMP_Init+0x300>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d004      	beq.n	80078ac <HAL_COMP_Init+0x21c>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a3b      	ldr	r2, [pc, #236]	; (8007994 <HAL_COMP_Init+0x304>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d103      	bne.n	80078b4 <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 80078ac:	6938      	ldr	r0, [r7, #16]
 80078ae:	f7ff fdfd 	bl	80074ac <LL_EXTI_EnableEvent_32_63>
 80078b2:	e014      	b.n	80078de <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 80078b4:	6938      	ldr	r0, [r7, #16]
 80078b6:	f7ff fde7 	bl	8007488 <LL_EXTI_EnableEvent_0_31>
 80078ba:	e010      	b.n	80078de <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a33      	ldr	r2, [pc, #204]	; (8007990 <HAL_COMP_Init+0x300>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d004      	beq.n	80078d0 <HAL_COMP_Init+0x240>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a32      	ldr	r2, [pc, #200]	; (8007994 <HAL_COMP_Init+0x304>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d103      	bne.n	80078d8 <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 80078d0:	6938      	ldr	r0, [r7, #16]
 80078d2:	f7ff fe11 	bl	80074f8 <LL_EXTI_DisableEvent_32_63>
 80078d6:	e002      	b.n	80078de <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 80078d8:	6938      	ldr	r0, [r7, #16]
 80078da:	f7ff fdf9 	bl	80074d0 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	699b      	ldr	r3, [r3, #24]
 80078e2:	f003 0301 	and.w	r3, r3, #1
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d011      	beq.n	800790e <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	4a28      	ldr	r2, [pc, #160]	; (8007990 <HAL_COMP_Init+0x300>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d004      	beq.n	80078fe <HAL_COMP_Init+0x26e>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a26      	ldr	r2, [pc, #152]	; (8007994 <HAL_COMP_Init+0x304>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d103      	bne.n	8007906 <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 80078fe:	6938      	ldr	r0, [r7, #16]
 8007900:	f7ff fd88 	bl	8007414 <LL_EXTI_EnableIT_32_63>
 8007904:	e04b      	b.n	800799e <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8007906:	6938      	ldr	r0, [r7, #16]
 8007908:	f7ff fd72 	bl	80073f0 <LL_EXTI_EnableIT_0_31>
 800790c:	e047      	b.n	800799e <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a1f      	ldr	r2, [pc, #124]	; (8007990 <HAL_COMP_Init+0x300>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d004      	beq.n	8007922 <HAL_COMP_Init+0x292>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a1d      	ldr	r2, [pc, #116]	; (8007994 <HAL_COMP_Init+0x304>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d103      	bne.n	800792a <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8007922:	6938      	ldr	r0, [r7, #16]
 8007924:	f7ff fd9c 	bl	8007460 <LL_EXTI_DisableIT_32_63>
 8007928:	e039      	b.n	800799e <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 800792a:	6938      	ldr	r0, [r7, #16]
 800792c:	f7ff fd84 	bl	8007438 <LL_EXTI_DisableIT_0_31>
 8007930:	e035      	b.n	800799e <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4a16      	ldr	r2, [pc, #88]	; (8007990 <HAL_COMP_Init+0x300>)
 8007938:	4293      	cmp	r3, r2
 800793a:	d004      	beq.n	8007946 <HAL_COMP_Init+0x2b6>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a14      	ldr	r2, [pc, #80]	; (8007994 <HAL_COMP_Init+0x304>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d103      	bne.n	800794e <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8007946:	6938      	ldr	r0, [r7, #16]
 8007948:	f7ff fdd6 	bl	80074f8 <LL_EXTI_DisableEvent_32_63>
 800794c:	e002      	b.n	8007954 <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 800794e:	6938      	ldr	r0, [r7, #16]
 8007950:	f7ff fdbe 	bl	80074d0 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a0d      	ldr	r2, [pc, #52]	; (8007990 <HAL_COMP_Init+0x300>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d004      	beq.n	8007968 <HAL_COMP_Init+0x2d8>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4a0c      	ldr	r2, [pc, #48]	; (8007994 <HAL_COMP_Init+0x304>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d117      	bne.n	8007998 <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 8007968:	6938      	ldr	r0, [r7, #16]
 800796a:	f7ff fd79 	bl	8007460 <LL_EXTI_DisableIT_32_63>
 800796e:	e016      	b.n	800799e <HAL_COMP_Init+0x30e>
 8007970:	ff007e0f 	.word	0xff007e0f
 8007974:	20000c64 	.word	0x20000c64
 8007978:	053e2d63 	.word	0x053e2d63
 800797c:	40010200 	.word	0x40010200
 8007980:	40010204 	.word	0x40010204
 8007984:	40010208 	.word	0x40010208
 8007988:	4001020c 	.word	0x4001020c
 800798c:	40010210 	.word	0x40010210
 8007990:	40010214 	.word	0x40010214
 8007994:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8007998:	6938      	ldr	r0, [r7, #16]
 800799a:	f7ff fd4d 	bl	8007438 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	7f5b      	ldrb	r3, [r3, #29]
 80079a2:	b2db      	uxtb	r3, r3
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d102      	bne.n	80079ae <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2201      	movs	r2, #1
 80079ac:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 80079ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3720      	adds	r7, #32
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bd80      	pop	{r7, pc}

080079b8 <__NVIC_SetPriorityGrouping>:
{
 80079b8:	b480      	push	{r7}
 80079ba:	b085      	sub	sp, #20
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	f003 0307 	and.w	r3, r3, #7
 80079c6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80079c8:	4b0c      	ldr	r3, [pc, #48]	; (80079fc <__NVIC_SetPriorityGrouping+0x44>)
 80079ca:	68db      	ldr	r3, [r3, #12]
 80079cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80079ce:	68ba      	ldr	r2, [r7, #8]
 80079d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80079d4:	4013      	ands	r3, r2
 80079d6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80079e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80079e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80079e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80079ea:	4a04      	ldr	r2, [pc, #16]	; (80079fc <__NVIC_SetPriorityGrouping+0x44>)
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	60d3      	str	r3, [r2, #12]
}
 80079f0:	bf00      	nop
 80079f2:	3714      	adds	r7, #20
 80079f4:	46bd      	mov	sp, r7
 80079f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fa:	4770      	bx	lr
 80079fc:	e000ed00 	.word	0xe000ed00

08007a00 <__NVIC_GetPriorityGrouping>:
{
 8007a00:	b480      	push	{r7}
 8007a02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007a04:	4b04      	ldr	r3, [pc, #16]	; (8007a18 <__NVIC_GetPriorityGrouping+0x18>)
 8007a06:	68db      	ldr	r3, [r3, #12]
 8007a08:	0a1b      	lsrs	r3, r3, #8
 8007a0a:	f003 0307 	and.w	r3, r3, #7
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	46bd      	mov	sp, r7
 8007a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a16:	4770      	bx	lr
 8007a18:	e000ed00 	.word	0xe000ed00

08007a1c <__NVIC_EnableIRQ>:
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b083      	sub	sp, #12
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	4603      	mov	r3, r0
 8007a24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	db0b      	blt.n	8007a46 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007a2e:	79fb      	ldrb	r3, [r7, #7]
 8007a30:	f003 021f 	and.w	r2, r3, #31
 8007a34:	4907      	ldr	r1, [pc, #28]	; (8007a54 <__NVIC_EnableIRQ+0x38>)
 8007a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a3a:	095b      	lsrs	r3, r3, #5
 8007a3c:	2001      	movs	r0, #1
 8007a3e:	fa00 f202 	lsl.w	r2, r0, r2
 8007a42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007a46:	bf00      	nop
 8007a48:	370c      	adds	r7, #12
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr
 8007a52:	bf00      	nop
 8007a54:	e000e100 	.word	0xe000e100

08007a58 <__NVIC_SetPriority>:
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	4603      	mov	r3, r0
 8007a60:	6039      	str	r1, [r7, #0]
 8007a62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	db0a      	blt.n	8007a82 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	b2da      	uxtb	r2, r3
 8007a70:	490c      	ldr	r1, [pc, #48]	; (8007aa4 <__NVIC_SetPriority+0x4c>)
 8007a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a76:	0112      	lsls	r2, r2, #4
 8007a78:	b2d2      	uxtb	r2, r2
 8007a7a:	440b      	add	r3, r1
 8007a7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007a80:	e00a      	b.n	8007a98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	b2da      	uxtb	r2, r3
 8007a86:	4908      	ldr	r1, [pc, #32]	; (8007aa8 <__NVIC_SetPriority+0x50>)
 8007a88:	79fb      	ldrb	r3, [r7, #7]
 8007a8a:	f003 030f 	and.w	r3, r3, #15
 8007a8e:	3b04      	subs	r3, #4
 8007a90:	0112      	lsls	r2, r2, #4
 8007a92:	b2d2      	uxtb	r2, r2
 8007a94:	440b      	add	r3, r1
 8007a96:	761a      	strb	r2, [r3, #24]
}
 8007a98:	bf00      	nop
 8007a9a:	370c      	adds	r7, #12
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr
 8007aa4:	e000e100 	.word	0xe000e100
 8007aa8:	e000ed00 	.word	0xe000ed00

08007aac <NVIC_EncodePriority>:
{
 8007aac:	b480      	push	{r7}
 8007aae:	b089      	sub	sp, #36	; 0x24
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	60f8      	str	r0, [r7, #12]
 8007ab4:	60b9      	str	r1, [r7, #8]
 8007ab6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f003 0307 	and.w	r3, r3, #7
 8007abe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007ac0:	69fb      	ldr	r3, [r7, #28]
 8007ac2:	f1c3 0307 	rsb	r3, r3, #7
 8007ac6:	2b04      	cmp	r3, #4
 8007ac8:	bf28      	it	cs
 8007aca:	2304      	movcs	r3, #4
 8007acc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007ace:	69fb      	ldr	r3, [r7, #28]
 8007ad0:	3304      	adds	r3, #4
 8007ad2:	2b06      	cmp	r3, #6
 8007ad4:	d902      	bls.n	8007adc <NVIC_EncodePriority+0x30>
 8007ad6:	69fb      	ldr	r3, [r7, #28]
 8007ad8:	3b03      	subs	r3, #3
 8007ada:	e000      	b.n	8007ade <NVIC_EncodePriority+0x32>
 8007adc:	2300      	movs	r3, #0
 8007ade:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007ae0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007ae4:	69bb      	ldr	r3, [r7, #24]
 8007ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8007aea:	43da      	mvns	r2, r3
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	401a      	ands	r2, r3
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007af4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	fa01 f303 	lsl.w	r3, r1, r3
 8007afe:	43d9      	mvns	r1, r3
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007b04:	4313      	orrs	r3, r2
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3724      	adds	r7, #36	; 0x24
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b10:	4770      	bx	lr
	...

08007b14 <SysTick_Config>:
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b082      	sub	sp, #8
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	3b01      	subs	r3, #1
 8007b20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007b24:	d301      	bcc.n	8007b2a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8007b26:	2301      	movs	r3, #1
 8007b28:	e00f      	b.n	8007b4a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007b2a:	4a0a      	ldr	r2, [pc, #40]	; (8007b54 <SysTick_Config+0x40>)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007b32:	210f      	movs	r1, #15
 8007b34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b38:	f7ff ff8e 	bl	8007a58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007b3c:	4b05      	ldr	r3, [pc, #20]	; (8007b54 <SysTick_Config+0x40>)
 8007b3e:	2200      	movs	r2, #0
 8007b40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007b42:	4b04      	ldr	r3, [pc, #16]	; (8007b54 <SysTick_Config+0x40>)
 8007b44:	2207      	movs	r2, #7
 8007b46:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8007b48:	2300      	movs	r3, #0
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3708      	adds	r7, #8
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}
 8007b52:	bf00      	nop
 8007b54:	e000e010 	.word	0xe000e010

08007b58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b082      	sub	sp, #8
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f7ff ff29 	bl	80079b8 <__NVIC_SetPriorityGrouping>
}
 8007b66:	bf00      	nop
 8007b68:	3708      	adds	r7, #8
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}

08007b6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007b6e:	b580      	push	{r7, lr}
 8007b70:	b086      	sub	sp, #24
 8007b72:	af00      	add	r7, sp, #0
 8007b74:	4603      	mov	r3, r0
 8007b76:	60b9      	str	r1, [r7, #8]
 8007b78:	607a      	str	r2, [r7, #4]
 8007b7a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007b7c:	f7ff ff40 	bl	8007a00 <__NVIC_GetPriorityGrouping>
 8007b80:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007b82:	687a      	ldr	r2, [r7, #4]
 8007b84:	68b9      	ldr	r1, [r7, #8]
 8007b86:	6978      	ldr	r0, [r7, #20]
 8007b88:	f7ff ff90 	bl	8007aac <NVIC_EncodePriority>
 8007b8c:	4602      	mov	r2, r0
 8007b8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b92:	4611      	mov	r1, r2
 8007b94:	4618      	mov	r0, r3
 8007b96:	f7ff ff5f 	bl	8007a58 <__NVIC_SetPriority>
}
 8007b9a:	bf00      	nop
 8007b9c:	3718      	adds	r7, #24
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}

08007ba2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007ba2:	b580      	push	{r7, lr}
 8007ba4:	b082      	sub	sp, #8
 8007ba6:	af00      	add	r7, sp, #0
 8007ba8:	4603      	mov	r3, r0
 8007baa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007bac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f7ff ff33 	bl	8007a1c <__NVIC_EnableIRQ>
}
 8007bb6:	bf00      	nop
 8007bb8:	3708      	adds	r7, #8
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}

08007bbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007bbe:	b580      	push	{r7, lr}
 8007bc0:	b082      	sub	sp, #8
 8007bc2:	af00      	add	r7, sp, #0
 8007bc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f7ff ffa4 	bl	8007b14 <SysTick_Config>
 8007bcc:	4603      	mov	r3, r0
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3708      	adds	r7, #8
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}

08007bd6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8007bd6:	b580      	push	{r7, lr}
 8007bd8:	b082      	sub	sp, #8
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d101      	bne.n	8007be8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8007be4:	2301      	movs	r3, #1
 8007be6:	e014      	b.n	8007c12 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	791b      	ldrb	r3, [r3, #4]
 8007bec:	b2db      	uxtb	r3, r3
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d105      	bne.n	8007bfe <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f7fc ff03 	bl	8004a04 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2202      	movs	r2, #2
 8007c02:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2200      	movs	r2, #0
 8007c08:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2201      	movs	r2, #1
 8007c0e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007c10:	2300      	movs	r3, #0
}
 8007c12:	4618      	mov	r0, r3
 8007c14:	3708      	adds	r7, #8
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bd80      	pop	{r7, pc}

08007c1a <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007c1a:	b580      	push	{r7, lr}
 8007c1c:	b082      	sub	sp, #8
 8007c1e:	af00      	add	r7, sp, #0
 8007c20:	6078      	str	r0, [r7, #4]
 8007c22:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	795b      	ldrb	r3, [r3, #5]
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	d101      	bne.n	8007c30 <HAL_DAC_Start+0x16>
 8007c2c:	2302      	movs	r3, #2
 8007c2e:	e043      	b.n	8007cb8 <HAL_DAC_Start+0x9e>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2201      	movs	r2, #1
 8007c34:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2202      	movs	r2, #2
 8007c3a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	6819      	ldr	r1, [r3, #0]
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	f003 0310 	and.w	r3, r3, #16
 8007c48:	2201      	movs	r2, #1
 8007c4a:	409a      	lsls	r2, r3
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	430a      	orrs	r2, r1
 8007c52:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8007c54:	2001      	movs	r0, #1
 8007c56:	f7fe fb4d 	bl	80062f4 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d10f      	bne.n	8007c80 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8007c6a:	2b02      	cmp	r3, #2
 8007c6c:	d11d      	bne.n	8007caa <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	685a      	ldr	r2, [r3, #4]
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f042 0201 	orr.w	r2, r2, #1
 8007c7c:	605a      	str	r2, [r3, #4]
 8007c7e:	e014      	b.n	8007caa <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	f003 0310 	and.w	r3, r3, #16
 8007c90:	2102      	movs	r1, #2
 8007c92:	fa01 f303 	lsl.w	r3, r1, r3
 8007c96:	429a      	cmp	r2, r3
 8007c98:	d107      	bne.n	8007caa <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	685a      	ldr	r2, [r3, #4]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f042 0202 	orr.w	r2, r2, #2
 8007ca8:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2201      	movs	r2, #1
 8007cae:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007cb6:	2300      	movs	r3, #0
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3708      	adds	r7, #8
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}

08007cc0 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b086      	sub	sp, #24
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	60f8      	str	r0, [r7, #12]
 8007cc8:	60b9      	str	r1, [r7, #8]
 8007cca:	607a      	str	r2, [r7, #4]
 8007ccc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	795b      	ldrb	r3, [r3, #5]
 8007cd6:	2b01      	cmp	r3, #1
 8007cd8:	d101      	bne.n	8007cde <HAL_DAC_Start_DMA+0x1e>
 8007cda:	2302      	movs	r3, #2
 8007cdc:	e0a1      	b.n	8007e22 <HAL_DAC_Start_DMA+0x162>
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	2202      	movs	r2, #2
 8007ce8:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d12a      	bne.n	8007d46 <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	689b      	ldr	r3, [r3, #8]
 8007cf4:	4a4d      	ldr	r2, [pc, #308]	; (8007e2c <HAL_DAC_Start_DMA+0x16c>)
 8007cf6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	689b      	ldr	r3, [r3, #8]
 8007cfc:	4a4c      	ldr	r2, [pc, #304]	; (8007e30 <HAL_DAC_Start_DMA+0x170>)
 8007cfe:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	4a4b      	ldr	r2, [pc, #300]	; (8007e34 <HAL_DAC_Start_DMA+0x174>)
 8007d06:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007d16:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8007d18:	6a3b      	ldr	r3, [r7, #32]
 8007d1a:	2b04      	cmp	r3, #4
 8007d1c:	d009      	beq.n	8007d32 <HAL_DAC_Start_DMA+0x72>
 8007d1e:	2b08      	cmp	r3, #8
 8007d20:	d00c      	beq.n	8007d3c <HAL_DAC_Start_DMA+0x7c>
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d000      	beq.n	8007d28 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8007d26:	e039      	b.n	8007d9c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	3308      	adds	r3, #8
 8007d2e:	613b      	str	r3, [r7, #16]
        break;
 8007d30:	e034      	b.n	8007d9c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	330c      	adds	r3, #12
 8007d38:	613b      	str	r3, [r7, #16]
        break;
 8007d3a:	e02f      	b.n	8007d9c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	3310      	adds	r3, #16
 8007d42:	613b      	str	r3, [r7, #16]
        break;
 8007d44:	e02a      	b.n	8007d9c <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	68db      	ldr	r3, [r3, #12]
 8007d4a:	4a3b      	ldr	r2, [pc, #236]	; (8007e38 <HAL_DAC_Start_DMA+0x178>)
 8007d4c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	68db      	ldr	r3, [r3, #12]
 8007d52:	4a3a      	ldr	r2, [pc, #232]	; (8007e3c <HAL_DAC_Start_DMA+0x17c>)
 8007d54:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	68db      	ldr	r3, [r3, #12]
 8007d5a:	4a39      	ldr	r2, [pc, #228]	; (8007e40 <HAL_DAC_Start_DMA+0x180>)
 8007d5c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007d6c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8007d6e:	6a3b      	ldr	r3, [r7, #32]
 8007d70:	2b04      	cmp	r3, #4
 8007d72:	d009      	beq.n	8007d88 <HAL_DAC_Start_DMA+0xc8>
 8007d74:	2b08      	cmp	r3, #8
 8007d76:	d00c      	beq.n	8007d92 <HAL_DAC_Start_DMA+0xd2>
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d000      	beq.n	8007d7e <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8007d7c:	e00e      	b.n	8007d9c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	3314      	adds	r3, #20
 8007d84:	613b      	str	r3, [r7, #16]
        break;
 8007d86:	e009      	b.n	8007d9c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	3318      	adds	r3, #24
 8007d8e:	613b      	str	r3, [r7, #16]
        break;
 8007d90:	e004      	b.n	8007d9c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	331c      	adds	r3, #28
 8007d98:	613b      	str	r3, [r7, #16]
        break;
 8007d9a:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d111      	bne.n	8007dc6 <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	681a      	ldr	r2, [r3, #0]
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007db0:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	6898      	ldr	r0, [r3, #8]
 8007db6:	6879      	ldr	r1, [r7, #4]
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	693a      	ldr	r2, [r7, #16]
 8007dbc:	f000 fbc8 	bl	8008550 <HAL_DMA_Start_IT>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	75fb      	strb	r3, [r7, #23]
 8007dc4:	e010      	b.n	8007de8 <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	681a      	ldr	r2, [r3, #0]
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8007dd4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	68d8      	ldr	r0, [r3, #12]
 8007dda:	6879      	ldr	r1, [r7, #4]
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	693a      	ldr	r2, [r7, #16]
 8007de0:	f000 fbb6 	bl	8008550 <HAL_DMA_Start_IT>
 8007de4:	4603      	mov	r3, r0
 8007de6:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2200      	movs	r2, #0
 8007dec:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8007dee:	7dfb      	ldrb	r3, [r7, #23]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d10f      	bne.n	8007e14 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	6819      	ldr	r1, [r3, #0]
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	f003 0310 	and.w	r3, r3, #16
 8007e00:	2201      	movs	r2, #1
 8007e02:	409a      	lsls	r2, r3
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	430a      	orrs	r2, r1
 8007e0a:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 8007e0c:	2001      	movs	r0, #1
 8007e0e:	f7fe fa71 	bl	80062f4 <HAL_Delay>
 8007e12:	e005      	b.n	8007e20 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	691b      	ldr	r3, [r3, #16]
 8007e18:	f043 0204 	orr.w	r2, r3, #4
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8007e20:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e22:	4618      	mov	r0, r3
 8007e24:	3718      	adds	r7, #24
 8007e26:	46bd      	mov	sp, r7
 8007e28:	bd80      	pop	{r7, pc}
 8007e2a:	bf00      	nop
 8007e2c:	080082ed 	.word	0x080082ed
 8007e30:	0800830f 	.word	0x0800830f
 8007e34:	0800832b 	.word	0x0800832b
 8007e38:	08008395 	.word	0x08008395
 8007e3c:	080083b7 	.word	0x080083b7
 8007e40:	080083d3 	.word	0x080083d3

08007e44 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b084      	sub	sp, #16
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
 8007e4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	6819      	ldr	r1, [r3, #0]
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	f003 0310 	and.w	r3, r3, #16
 8007e5a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8007e62:	43da      	mvns	r2, r3
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	400a      	ands	r2, r1
 8007e6a:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	6819      	ldr	r1, [r3, #0]
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	f003 0310 	and.w	r3, r3, #16
 8007e78:	2201      	movs	r2, #1
 8007e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e7e:	43da      	mvns	r2, r3
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	400a      	ands	r2, r1
 8007e86:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 8007e88:	2001      	movs	r0, #1
 8007e8a:	f7fe fa33 	bl	80062f4 <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d10f      	bne.n	8007eb4 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	689b      	ldr	r3, [r3, #8]
 8007e98:	4618      	mov	r0, r3
 8007e9a:	f000 fbd4 	bl	8008646 <HAL_DMA_Abort>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007eb0:	601a      	str	r2, [r3, #0]
 8007eb2:	e00e      	b.n	8007ed2 <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	68db      	ldr	r3, [r3, #12]
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f000 fbc4 	bl	8008646 <HAL_DMA_Abort>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	681a      	ldr	r2, [r3, #0]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8007ed0:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 8007ed2:	7bfb      	ldrb	r3, [r7, #15]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d003      	beq.n	8007ee0 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2204      	movs	r2, #4
 8007edc:	711a      	strb	r2, [r3, #4]
 8007ede:	e002      	b.n	8007ee6 <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2201      	movs	r2, #1
 8007ee4:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 8007ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3710      	adds	r7, #16
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}

08007ef0 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b087      	sub	sp, #28
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	60f8      	str	r0, [r7, #12]
 8007ef8:	60b9      	str	r1, [r7, #8]
 8007efa:	607a      	str	r2, [r7, #4]
 8007efc:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8007efe:	2300      	movs	r3, #0
 8007f00:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d105      	bne.n	8007f20 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8007f14:	697a      	ldr	r2, [r7, #20]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	4413      	add	r3, r2
 8007f1a:	3308      	adds	r3, #8
 8007f1c:	617b      	str	r3, [r7, #20]
 8007f1e:	e004      	b.n	8007f2a <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8007f20:	697a      	ldr	r2, [r7, #20]
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	4413      	add	r3, r2
 8007f26:	3314      	adds	r3, #20
 8007f28:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	461a      	mov	r2, r3
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8007f32:	2300      	movs	r3, #0
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	371c      	adds	r7, #28
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3e:	4770      	bx	lr

08007f40 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007f40:	b480      	push	{r7}
 8007f42:	b083      	sub	sp, #12
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8007f48:	bf00      	nop
 8007f4a:	370c      	adds	r7, #12
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f52:	4770      	bx	lr

08007f54 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b083      	sub	sp, #12
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8007f5c:	bf00      	nop
 8007f5e:	370c      	adds	r7, #12
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr

08007f68 <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b083      	sub	sp, #12
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
 8007f70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d103      	bne.n	8007f80 <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f7e:	e002      	b.n	8007f86 <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	370c      	adds	r7, #12
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f90:	4770      	bx	lr
	...

08007f94 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b08a      	sub	sp, #40	; 0x28
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	60f8      	str	r0, [r7, #12]
 8007f9c:	60b9      	str	r1, [r7, #8]
 8007f9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	795b      	ldrb	r3, [r3, #5]
 8007fa8:	2b01      	cmp	r3, #1
 8007faa:	d101      	bne.n	8007fb0 <HAL_DAC_ConfigChannel+0x1c>
 8007fac:	2302      	movs	r3, #2
 8007fae:	e194      	b.n	80082da <HAL_DAC_ConfigChannel+0x346>
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2202      	movs	r2, #2
 8007fba:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	2b04      	cmp	r3, #4
 8007fc2:	d174      	bne.n	80080ae <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d137      	bne.n	800803a <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8007fca:	f7fe f987 	bl	80062dc <HAL_GetTick>
 8007fce:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007fd0:	e011      	b.n	8007ff6 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007fd2:	f7fe f983 	bl	80062dc <HAL_GetTick>
 8007fd6:	4602      	mov	r2, r0
 8007fd8:	69fb      	ldr	r3, [r7, #28]
 8007fda:	1ad3      	subs	r3, r2, r3
 8007fdc:	2b01      	cmp	r3, #1
 8007fde:	d90a      	bls.n	8007ff6 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	691b      	ldr	r3, [r3, #16]
 8007fe4:	f043 0208 	orr.w	r2, r3, #8
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	2203      	movs	r2, #3
 8007ff0:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8007ff2:	2303      	movs	r3, #3
 8007ff4:	e171      	b.n	80082da <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ffc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008000:	2b00      	cmp	r3, #0
 8008002:	d1e6      	bne.n	8007fd2 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8008004:	2001      	movs	r0, #1
 8008006:	f7fe f975 	bl	80062f4 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	68ba      	ldr	r2, [r7, #8]
 8008010:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008012:	641a      	str	r2, [r3, #64]	; 0x40
 8008014:	e01e      	b.n	8008054 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008016:	f7fe f961 	bl	80062dc <HAL_GetTick>
 800801a:	4602      	mov	r2, r0
 800801c:	69fb      	ldr	r3, [r7, #28]
 800801e:	1ad3      	subs	r3, r2, r3
 8008020:	2b01      	cmp	r3, #1
 8008022:	d90a      	bls.n	800803a <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	691b      	ldr	r3, [r3, #16]
 8008028:	f043 0208 	orr.w	r2, r3, #8
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2203      	movs	r2, #3
 8008034:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8008036:	2303      	movs	r3, #3
 8008038:	e14f      	b.n	80082da <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008040:	2b00      	cmp	r3, #0
 8008042:	dbe8      	blt.n	8008016 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8008044:	2001      	movs	r0, #1
 8008046:	f7fe f955 	bl	80062f4 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	68ba      	ldr	r2, [r7, #8]
 8008050:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008052:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	f003 0310 	and.w	r3, r3, #16
 8008060:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8008064:	fa01 f303 	lsl.w	r3, r1, r3
 8008068:	43db      	mvns	r3, r3
 800806a:	ea02 0103 	and.w	r1, r2, r3
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f003 0310 	and.w	r3, r3, #16
 8008078:	409a      	lsls	r2, r3
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	430a      	orrs	r2, r1
 8008080:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	f003 0310 	and.w	r3, r3, #16
 800808e:	21ff      	movs	r1, #255	; 0xff
 8008090:	fa01 f303 	lsl.w	r3, r1, r3
 8008094:	43db      	mvns	r3, r3
 8008096:	ea02 0103 	and.w	r1, r2, r3
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	f003 0310 	and.w	r3, r3, #16
 80080a4:	409a      	lsls	r2, r3
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	430a      	orrs	r2, r1
 80080ac:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	69db      	ldr	r3, [r3, #28]
 80080b2:	2b01      	cmp	r3, #1
 80080b4:	d11d      	bne.n	80080f2 <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080bc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f003 0310 	and.w	r3, r3, #16
 80080c4:	221f      	movs	r2, #31
 80080c6:	fa02 f303 	lsl.w	r3, r2, r3
 80080ca:	43db      	mvns	r3, r3
 80080cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080ce:	4013      	ands	r3, r2
 80080d0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	6a1b      	ldr	r3, [r3, #32]
 80080d6:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f003 0310 	and.w	r3, r3, #16
 80080de:	69ba      	ldr	r2, [r7, #24]
 80080e0:	fa02 f303 	lsl.w	r3, r2, r3
 80080e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080e6:	4313      	orrs	r3, r2
 80080e8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080f0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080f8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f003 0310 	and.w	r3, r3, #16
 8008100:	2207      	movs	r2, #7
 8008102:	fa02 f303 	lsl.w	r3, r2, r3
 8008106:	43db      	mvns	r3, r3
 8008108:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800810a:	4013      	ands	r3, r2
 800810c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	699b      	ldr	r3, [r3, #24]
 8008112:	f003 0301 	and.w	r3, r3, #1
 8008116:	2b00      	cmp	r3, #0
 8008118:	d002      	beq.n	8008120 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 800811a:	2300      	movs	r3, #0
 800811c:	623b      	str	r3, [r7, #32]
 800811e:	e011      	b.n	8008144 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	699b      	ldr	r3, [r3, #24]
 8008124:	f003 0302 	and.w	r3, r3, #2
 8008128:	2b00      	cmp	r3, #0
 800812a:	d002      	beq.n	8008132 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800812c:	2301      	movs	r3, #1
 800812e:	623b      	str	r3, [r7, #32]
 8008130:	e008      	b.n	8008144 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	695b      	ldr	r3, [r3, #20]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d102      	bne.n	8008140 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800813a:	2301      	movs	r3, #1
 800813c:	623b      	str	r3, [r7, #32]
 800813e:	e001      	b.n	8008144 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8008140:	2300      	movs	r3, #0
 8008142:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	689a      	ldr	r2, [r3, #8]
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	695b      	ldr	r3, [r3, #20]
 800814c:	4313      	orrs	r3, r2
 800814e:	6a3a      	ldr	r2, [r7, #32]
 8008150:	4313      	orrs	r3, r2
 8008152:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f003 0310 	and.w	r3, r3, #16
 800815a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800815e:	fa02 f303 	lsl.w	r3, r2, r3
 8008162:	43db      	mvns	r3, r3
 8008164:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008166:	4013      	ands	r3, r2
 8008168:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	791b      	ldrb	r3, [r3, #4]
 800816e:	2b01      	cmp	r3, #1
 8008170:	d102      	bne.n	8008178 <HAL_DAC_ConfigChannel+0x1e4>
 8008172:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008176:	e000      	b.n	800817a <HAL_DAC_ConfigChannel+0x1e6>
 8008178:	2300      	movs	r3, #0
 800817a:	69ba      	ldr	r2, [r7, #24]
 800817c:	4313      	orrs	r3, r2
 800817e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f003 0310 	and.w	r3, r3, #16
 8008186:	f44f 7200 	mov.w	r2, #512	; 0x200
 800818a:	fa02 f303 	lsl.w	r3, r2, r3
 800818e:	43db      	mvns	r3, r3
 8008190:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008192:	4013      	ands	r3, r2
 8008194:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	795b      	ldrb	r3, [r3, #5]
 800819a:	2b01      	cmp	r3, #1
 800819c:	d102      	bne.n	80081a4 <HAL_DAC_ConfigChannel+0x210>
 800819e:	f44f 7300 	mov.w	r3, #512	; 0x200
 80081a2:	e000      	b.n	80081a6 <HAL_DAC_ConfigChannel+0x212>
 80081a4:	2300      	movs	r3, #0
 80081a6:	69ba      	ldr	r2, [r7, #24]
 80081a8:	4313      	orrs	r3, r2
 80081aa:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80081ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ae:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80081b2:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	2b02      	cmp	r3, #2
 80081ba:	d114      	bne.n	80081e6 <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80081bc:	f001 fae0 	bl	8009780 <HAL_RCC_GetHCLKFreq>
 80081c0:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	4a47      	ldr	r2, [pc, #284]	; (80082e4 <HAL_DAC_ConfigChannel+0x350>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d904      	bls.n	80081d4 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80081ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081d0:	627b      	str	r3, [r7, #36]	; 0x24
 80081d2:	e00d      	b.n	80081f0 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	4a44      	ldr	r2, [pc, #272]	; (80082e8 <HAL_DAC_ConfigChannel+0x354>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d909      	bls.n	80081f0 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80081dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80081e2:	627b      	str	r3, [r7, #36]	; 0x24
 80081e4:	e004      	b.n	80081f0 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081ec:	4313      	orrs	r3, r2
 80081ee:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	f003 0310 	and.w	r3, r3, #16
 80081f6:	69ba      	ldr	r2, [r7, #24]
 80081f8:	fa02 f303 	lsl.w	r3, r2, r3
 80081fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081fe:	4313      	orrs	r3, r2
 8008200:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008208:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	6819      	ldr	r1, [r3, #0]
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f003 0310 	and.w	r3, r3, #16
 8008216:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800821a:	fa02 f303 	lsl.w	r3, r2, r3
 800821e:	43da      	mvns	r2, r3
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	400a      	ands	r2, r1
 8008226:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f003 0310 	and.w	r3, r3, #16
 8008236:	f640 72fe 	movw	r2, #4094	; 0xffe
 800823a:	fa02 f303 	lsl.w	r3, r2, r3
 800823e:	43db      	mvns	r3, r3
 8008240:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008242:	4013      	ands	r3, r2
 8008244:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	68db      	ldr	r3, [r3, #12]
 800824a:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	f003 0310 	and.w	r3, r3, #16
 8008252:	69ba      	ldr	r2, [r7, #24]
 8008254:	fa02 f303 	lsl.w	r3, r2, r3
 8008258:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800825a:	4313      	orrs	r3, r2
 800825c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008264:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	6819      	ldr	r1, [r3, #0]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f003 0310 	and.w	r3, r3, #16
 8008272:	22c0      	movs	r2, #192	; 0xc0
 8008274:	fa02 f303 	lsl.w	r3, r2, r3
 8008278:	43da      	mvns	r2, r3
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	400a      	ands	r2, r1
 8008280:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	68db      	ldr	r3, [r3, #12]
 8008286:	089b      	lsrs	r3, r3, #2
 8008288:	f003 030f 	and.w	r3, r3, #15
 800828c:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	691b      	ldr	r3, [r3, #16]
 8008292:	089b      	lsrs	r3, r3, #2
 8008294:	021b      	lsls	r3, r3, #8
 8008296:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800829a:	69ba      	ldr	r2, [r7, #24]
 800829c:	4313      	orrs	r3, r2
 800829e:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f003 0310 	and.w	r3, r3, #16
 80082ac:	f640 710f 	movw	r1, #3855	; 0xf0f
 80082b0:	fa01 f303 	lsl.w	r3, r1, r3
 80082b4:	43db      	mvns	r3, r3
 80082b6:	ea02 0103 	and.w	r1, r2, r3
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	f003 0310 	and.w	r3, r3, #16
 80082c0:	69ba      	ldr	r2, [r7, #24]
 80082c2:	409a      	lsls	r2, r3
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	430a      	orrs	r2, r1
 80082ca:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2201      	movs	r2, #1
 80082d0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2200      	movs	r2, #0
 80082d6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80082d8:	2300      	movs	r3, #0
}
 80082da:	4618      	mov	r0, r3
 80082dc:	3728      	adds	r7, #40	; 0x28
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}
 80082e2:	bf00      	nop
 80082e4:	09896800 	.word	0x09896800
 80082e8:	04c4b400 	.word	0x04c4b400

080082ec <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b084      	sub	sp, #16
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082f8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80082fa:	68f8      	ldr	r0, [r7, #12]
 80082fc:	f7ff fe20 	bl	8007f40 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	2201      	movs	r2, #1
 8008304:	711a      	strb	r2, [r3, #4]
}
 8008306:	bf00      	nop
 8008308:	3710      	adds	r7, #16
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}

0800830e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800830e:	b580      	push	{r7, lr}
 8008310:	b084      	sub	sp, #16
 8008312:	af00      	add	r7, sp, #0
 8008314:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800831a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800831c:	68f8      	ldr	r0, [r7, #12]
 800831e:	f7ff fe19 	bl	8007f54 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8008322:	bf00      	nop
 8008324:	3710      	adds	r7, #16
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}

0800832a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800832a:	b580      	push	{r7, lr}
 800832c:	b084      	sub	sp, #16
 800832e:	af00      	add	r7, sp, #0
 8008330:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008336:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	691b      	ldr	r3, [r3, #16]
 800833c:	f043 0204 	orr.w	r2, r3, #4
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8008344:	68f8      	ldr	r0, [r7, #12]
 8008346:	f7fd f802 	bl	800534e <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2201      	movs	r2, #1
 800834e:	711a      	strb	r2, [r3, #4]
}
 8008350:	bf00      	nop
 8008352:	3710      	adds	r7, #16
 8008354:	46bd      	mov	sp, r7
 8008356:	bd80      	pop	{r7, pc}

08008358 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8008358:	b480      	push	{r7}
 800835a:	b083      	sub	sp, #12
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8008360:	bf00      	nop
 8008362:	370c      	adds	r7, #12
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr

0800836c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800836c:	b480      	push	{r7}
 800836e:	b083      	sub	sp, #12
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8008374:	bf00      	nop
 8008376:	370c      	adds	r7, #12
 8008378:	46bd      	mov	sp, r7
 800837a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837e:	4770      	bx	lr

08008380 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8008380:	b480      	push	{r7}
 8008382:	b083      	sub	sp, #12
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8008388:	bf00      	nop
 800838a:	370c      	adds	r7, #12
 800838c:	46bd      	mov	sp, r7
 800838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008392:	4770      	bx	lr

08008394 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b084      	sub	sp, #16
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083a0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80083a2:	68f8      	ldr	r0, [r7, #12]
 80083a4:	f7ff ffd8 	bl	8008358 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2201      	movs	r2, #1
 80083ac:	711a      	strb	r2, [r3, #4]
}
 80083ae:	bf00      	nop
 80083b0:	3710      	adds	r7, #16
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}

080083b6 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80083b6:	b580      	push	{r7, lr}
 80083b8:	b084      	sub	sp, #16
 80083ba:	af00      	add	r7, sp, #0
 80083bc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083c2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80083c4:	68f8      	ldr	r0, [r7, #12]
 80083c6:	f7ff ffd1 	bl	800836c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80083ca:	bf00      	nop
 80083cc:	3710      	adds	r7, #16
 80083ce:	46bd      	mov	sp, r7
 80083d0:	bd80      	pop	{r7, pc}

080083d2 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80083d2:	b580      	push	{r7, lr}
 80083d4:	b084      	sub	sp, #16
 80083d6:	af00      	add	r7, sp, #0
 80083d8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083de:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	691b      	ldr	r3, [r3, #16]
 80083e4:	f043 0204 	orr.w	r2, r3, #4
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80083ec:	68f8      	ldr	r0, [r7, #12]
 80083ee:	f7ff ffc7 	bl	8008380 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	2201      	movs	r2, #1
 80083f6:	711a      	strb	r2, [r3, #4]
}
 80083f8:	bf00      	nop
 80083fa:	3710      	adds	r7, #16
 80083fc:	46bd      	mov	sp, r7
 80083fe:	bd80      	pop	{r7, pc}

08008400 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b084      	sub	sp, #16
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d101      	bne.n	8008412 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800840e:	2301      	movs	r3, #1
 8008410:	e08d      	b.n	800852e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	461a      	mov	r2, r3
 8008418:	4b47      	ldr	r3, [pc, #284]	; (8008538 <HAL_DMA_Init+0x138>)
 800841a:	429a      	cmp	r2, r3
 800841c:	d80f      	bhi.n	800843e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	461a      	mov	r2, r3
 8008424:	4b45      	ldr	r3, [pc, #276]	; (800853c <HAL_DMA_Init+0x13c>)
 8008426:	4413      	add	r3, r2
 8008428:	4a45      	ldr	r2, [pc, #276]	; (8008540 <HAL_DMA_Init+0x140>)
 800842a:	fba2 2303 	umull	r2, r3, r2, r3
 800842e:	091b      	lsrs	r3, r3, #4
 8008430:	009a      	lsls	r2, r3, #2
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	4a42      	ldr	r2, [pc, #264]	; (8008544 <HAL_DMA_Init+0x144>)
 800843a:	641a      	str	r2, [r3, #64]	; 0x40
 800843c:	e00e      	b.n	800845c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	461a      	mov	r2, r3
 8008444:	4b40      	ldr	r3, [pc, #256]	; (8008548 <HAL_DMA_Init+0x148>)
 8008446:	4413      	add	r3, r2
 8008448:	4a3d      	ldr	r2, [pc, #244]	; (8008540 <HAL_DMA_Init+0x140>)
 800844a:	fba2 2303 	umull	r2, r3, r2, r3
 800844e:	091b      	lsrs	r3, r3, #4
 8008450:	009a      	lsls	r2, r3, #2
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	4a3c      	ldr	r2, [pc, #240]	; (800854c <HAL_DMA_Init+0x14c>)
 800845a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2202      	movs	r2, #2
 8008460:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8008472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008476:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8008480:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	691b      	ldr	r3, [r3, #16]
 8008486:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800848c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	699b      	ldr	r3, [r3, #24]
 8008492:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008498:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6a1b      	ldr	r3, [r3, #32]
 800849e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80084a0:	68fa      	ldr	r2, [r7, #12]
 80084a2:	4313      	orrs	r3, r2
 80084a4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	68fa      	ldr	r2, [r7, #12]
 80084ac:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	f000 fa10 	bl	80088d4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	689b      	ldr	r3, [r3, #8]
 80084b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80084bc:	d102      	bne.n	80084c4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	685a      	ldr	r2, [r3, #4]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084cc:	b2d2      	uxtb	r2, r2
 80084ce:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084d4:	687a      	ldr	r2, [r7, #4]
 80084d6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80084d8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d010      	beq.n	8008504 <HAL_DMA_Init+0x104>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	2b04      	cmp	r3, #4
 80084e8:	d80c      	bhi.n	8008504 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f000 fa30 	bl	8008950 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084f4:	2200      	movs	r2, #0
 80084f6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084fc:	687a      	ldr	r2, [r7, #4]
 80084fe:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8008500:	605a      	str	r2, [r3, #4]
 8008502:	e008      	b.n	8008516 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2200      	movs	r2, #0
 8008508:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2200      	movs	r2, #0
 800850e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2200      	movs	r2, #0
 8008514:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2200      	movs	r2, #0
 800851a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2201      	movs	r2, #1
 8008520:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2200      	movs	r2, #0
 8008528:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800852c:	2300      	movs	r3, #0
}
 800852e:	4618      	mov	r0, r3
 8008530:	3710      	adds	r7, #16
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}
 8008536:	bf00      	nop
 8008538:	40020407 	.word	0x40020407
 800853c:	bffdfff8 	.word	0xbffdfff8
 8008540:	cccccccd 	.word	0xcccccccd
 8008544:	40020000 	.word	0x40020000
 8008548:	bffdfbf8 	.word	0xbffdfbf8
 800854c:	40020400 	.word	0x40020400

08008550 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b086      	sub	sp, #24
 8008554:	af00      	add	r7, sp, #0
 8008556:	60f8      	str	r0, [r7, #12]
 8008558:	60b9      	str	r1, [r7, #8]
 800855a:	607a      	str	r2, [r7, #4]
 800855c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800855e:	2300      	movs	r3, #0
 8008560:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008568:	2b01      	cmp	r3, #1
 800856a:	d101      	bne.n	8008570 <HAL_DMA_Start_IT+0x20>
 800856c:	2302      	movs	r3, #2
 800856e:	e066      	b.n	800863e <HAL_DMA_Start_IT+0xee>
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2201      	movs	r2, #1
 8008574:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800857e:	b2db      	uxtb	r3, r3
 8008580:	2b01      	cmp	r3, #1
 8008582:	d155      	bne.n	8008630 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2202      	movs	r2, #2
 8008588:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	2200      	movs	r2, #0
 8008590:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	681a      	ldr	r2, [r3, #0]
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f022 0201 	bic.w	r2, r2, #1
 80085a0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	687a      	ldr	r2, [r7, #4]
 80085a6:	68b9      	ldr	r1, [r7, #8]
 80085a8:	68f8      	ldr	r0, [r7, #12]
 80085aa:	f000 f954 	bl	8008856 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d008      	beq.n	80085c8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	681a      	ldr	r2, [r3, #0]
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f042 020e 	orr.w	r2, r2, #14
 80085c4:	601a      	str	r2, [r3, #0]
 80085c6:	e00f      	b.n	80085e8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	681a      	ldr	r2, [r3, #0]
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f022 0204 	bic.w	r2, r2, #4
 80085d6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	681a      	ldr	r2, [r3, #0]
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f042 020a 	orr.w	r2, r2, #10
 80085e6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d007      	beq.n	8008606 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80085fa:	681a      	ldr	r2, [r3, #0]
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008600:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008604:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800860a:	2b00      	cmp	r3, #0
 800860c:	d007      	beq.n	800861e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008612:	681a      	ldr	r2, [r3, #0]
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008618:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800861c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f042 0201 	orr.w	r2, r2, #1
 800862c:	601a      	str	r2, [r3, #0]
 800862e:	e005      	b.n	800863c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2200      	movs	r2, #0
 8008634:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008638:	2302      	movs	r3, #2
 800863a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800863c:	7dfb      	ldrb	r3, [r7, #23]
}
 800863e:	4618      	mov	r0, r3
 8008640:	3718      	adds	r7, #24
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}

08008646 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008646:	b480      	push	{r7}
 8008648:	b085      	sub	sp, #20
 800864a:	af00      	add	r7, sp, #0
 800864c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800864e:	2300      	movs	r3, #0
 8008650:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008658:	b2db      	uxtb	r3, r3
 800865a:	2b02      	cmp	r3, #2
 800865c:	d005      	beq.n	800866a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2204      	movs	r2, #4
 8008662:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8008664:	2301      	movs	r3, #1
 8008666:	73fb      	strb	r3, [r7, #15]
 8008668:	e037      	b.n	80086da <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	681a      	ldr	r2, [r3, #0]
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f022 020e 	bic.w	r2, r2, #14
 8008678:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800867e:	681a      	ldr	r2, [r3, #0]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008684:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008688:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	681a      	ldr	r2, [r3, #0]
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f022 0201 	bic.w	r2, r2, #1
 8008698:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800869e:	f003 021f 	and.w	r2, r3, #31
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086a6:	2101      	movs	r1, #1
 80086a8:	fa01 f202 	lsl.w	r2, r1, r2
 80086ac:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086b2:	687a      	ldr	r2, [r7, #4]
 80086b4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80086b6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d00c      	beq.n	80086da <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086c4:	681a      	ldr	r2, [r3, #0]
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80086ce:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086d4:	687a      	ldr	r2, [r7, #4]
 80086d6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80086d8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2201      	movs	r2, #1
 80086de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2200      	movs	r2, #0
 80086e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80086ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	3714      	adds	r7, #20
 80086f0:	46bd      	mov	sp, r7
 80086f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f6:	4770      	bx	lr

080086f8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b084      	sub	sp, #16
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008714:	f003 031f 	and.w	r3, r3, #31
 8008718:	2204      	movs	r2, #4
 800871a:	409a      	lsls	r2, r3
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	4013      	ands	r3, r2
 8008720:	2b00      	cmp	r3, #0
 8008722:	d026      	beq.n	8008772 <HAL_DMA_IRQHandler+0x7a>
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	f003 0304 	and.w	r3, r3, #4
 800872a:	2b00      	cmp	r3, #0
 800872c:	d021      	beq.n	8008772 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f003 0320 	and.w	r3, r3, #32
 8008738:	2b00      	cmp	r3, #0
 800873a:	d107      	bne.n	800874c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	681a      	ldr	r2, [r3, #0]
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f022 0204 	bic.w	r2, r2, #4
 800874a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008750:	f003 021f 	and.w	r2, r3, #31
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008758:	2104      	movs	r1, #4
 800875a:	fa01 f202 	lsl.w	r2, r1, r2
 800875e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008764:	2b00      	cmp	r3, #0
 8008766:	d071      	beq.n	800884c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800876c:	6878      	ldr	r0, [r7, #4]
 800876e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008770:	e06c      	b.n	800884c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008776:	f003 031f 	and.w	r3, r3, #31
 800877a:	2202      	movs	r2, #2
 800877c:	409a      	lsls	r2, r3
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	4013      	ands	r3, r2
 8008782:	2b00      	cmp	r3, #0
 8008784:	d02e      	beq.n	80087e4 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8008786:	68bb      	ldr	r3, [r7, #8]
 8008788:	f003 0302 	and.w	r3, r3, #2
 800878c:	2b00      	cmp	r3, #0
 800878e:	d029      	beq.n	80087e4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f003 0320 	and.w	r3, r3, #32
 800879a:	2b00      	cmp	r3, #0
 800879c:	d10b      	bne.n	80087b6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	681a      	ldr	r2, [r3, #0]
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f022 020a 	bic.w	r2, r2, #10
 80087ac:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2201      	movs	r2, #1
 80087b2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087ba:	f003 021f 	and.w	r2, r3, #31
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087c2:	2102      	movs	r1, #2
 80087c4:	fa01 f202 	lsl.w	r2, r1, r2
 80087c8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2200      	movs	r2, #0
 80087ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d038      	beq.n	800884c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80087e2:	e033      	b.n	800884c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087e8:	f003 031f 	and.w	r3, r3, #31
 80087ec:	2208      	movs	r2, #8
 80087ee:	409a      	lsls	r2, r3
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	4013      	ands	r3, r2
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d02a      	beq.n	800884e <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	f003 0308 	and.w	r3, r3, #8
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d025      	beq.n	800884e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	681a      	ldr	r2, [r3, #0]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f022 020e 	bic.w	r2, r2, #14
 8008810:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008816:	f003 021f 	and.w	r2, r3, #31
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800881e:	2101      	movs	r1, #1
 8008820:	fa01 f202 	lsl.w	r2, r1, r2
 8008824:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2201      	movs	r2, #1
 800882a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2201      	movs	r2, #1
 8008830:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2200      	movs	r2, #0
 8008838:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008840:	2b00      	cmp	r3, #0
 8008842:	d004      	beq.n	800884e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800884c:	bf00      	nop
 800884e:	bf00      	nop
}
 8008850:	3710      	adds	r7, #16
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}

08008856 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008856:	b480      	push	{r7}
 8008858:	b085      	sub	sp, #20
 800885a:	af00      	add	r7, sp, #0
 800885c:	60f8      	str	r0, [r7, #12]
 800885e:	60b9      	str	r1, [r7, #8]
 8008860:	607a      	str	r2, [r7, #4]
 8008862:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008868:	68fa      	ldr	r2, [r7, #12]
 800886a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800886c:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008872:	2b00      	cmp	r3, #0
 8008874:	d004      	beq.n	8008880 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800887a:	68fa      	ldr	r2, [r7, #12]
 800887c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800887e:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008884:	f003 021f 	and.w	r2, r3, #31
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800888c:	2101      	movs	r1, #1
 800888e:	fa01 f202 	lsl.w	r2, r1, r2
 8008892:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	683a      	ldr	r2, [r7, #0]
 800889a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	689b      	ldr	r3, [r3, #8]
 80088a0:	2b10      	cmp	r3, #16
 80088a2:	d108      	bne.n	80088b6 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	687a      	ldr	r2, [r7, #4]
 80088aa:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	68ba      	ldr	r2, [r7, #8]
 80088b2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80088b4:	e007      	b.n	80088c6 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	68ba      	ldr	r2, [r7, #8]
 80088bc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	687a      	ldr	r2, [r7, #4]
 80088c4:	60da      	str	r2, [r3, #12]
}
 80088c6:	bf00      	nop
 80088c8:	3714      	adds	r7, #20
 80088ca:	46bd      	mov	sp, r7
 80088cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d0:	4770      	bx	lr
	...

080088d4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80088d4:	b480      	push	{r7}
 80088d6:	b087      	sub	sp, #28
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	461a      	mov	r2, r3
 80088e2:	4b16      	ldr	r3, [pc, #88]	; (800893c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80088e4:	429a      	cmp	r2, r3
 80088e6:	d802      	bhi.n	80088ee <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80088e8:	4b15      	ldr	r3, [pc, #84]	; (8008940 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80088ea:	617b      	str	r3, [r7, #20]
 80088ec:	e001      	b.n	80088f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80088ee:	4b15      	ldr	r3, [pc, #84]	; (8008944 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80088f0:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80088f2:	697b      	ldr	r3, [r7, #20]
 80088f4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	b2db      	uxtb	r3, r3
 80088fc:	3b08      	subs	r3, #8
 80088fe:	4a12      	ldr	r2, [pc, #72]	; (8008948 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8008900:	fba2 2303 	umull	r2, r3, r2, r3
 8008904:	091b      	lsrs	r3, r3, #4
 8008906:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800890c:	089b      	lsrs	r3, r3, #2
 800890e:	009a      	lsls	r2, r3, #2
 8008910:	693b      	ldr	r3, [r7, #16]
 8008912:	4413      	add	r3, r2
 8008914:	461a      	mov	r2, r3
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	4a0b      	ldr	r2, [pc, #44]	; (800894c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800891e:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	f003 031f 	and.w	r3, r3, #31
 8008926:	2201      	movs	r2, #1
 8008928:	409a      	lsls	r2, r3
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800892e:	bf00      	nop
 8008930:	371c      	adds	r7, #28
 8008932:	46bd      	mov	sp, r7
 8008934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008938:	4770      	bx	lr
 800893a:	bf00      	nop
 800893c:	40020407 	.word	0x40020407
 8008940:	40020800 	.word	0x40020800
 8008944:	40020820 	.word	0x40020820
 8008948:	cccccccd 	.word	0xcccccccd
 800894c:	40020880 	.word	0x40020880

08008950 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008950:	b480      	push	{r7}
 8008952:	b085      	sub	sp, #20
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	685b      	ldr	r3, [r3, #4]
 800895c:	b2db      	uxtb	r3, r3
 800895e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008960:	68fa      	ldr	r2, [r7, #12]
 8008962:	4b0b      	ldr	r3, [pc, #44]	; (8008990 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008964:	4413      	add	r3, r2
 8008966:	009b      	lsls	r3, r3, #2
 8008968:	461a      	mov	r2, r3
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	4a08      	ldr	r2, [pc, #32]	; (8008994 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008972:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	3b01      	subs	r3, #1
 8008978:	f003 031f 	and.w	r3, r3, #31
 800897c:	2201      	movs	r2, #1
 800897e:	409a      	lsls	r2, r3
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8008984:	bf00      	nop
 8008986:	3714      	adds	r7, #20
 8008988:	46bd      	mov	sp, r7
 800898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898e:	4770      	bx	lr
 8008990:	1000823f 	.word	0x1000823f
 8008994:	40020940 	.word	0x40020940

08008998 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008998:	b480      	push	{r7}
 800899a:	b087      	sub	sp, #28
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
 80089a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80089a2:	2300      	movs	r3, #0
 80089a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80089a6:	e15a      	b.n	8008c5e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	681a      	ldr	r2, [r3, #0]
 80089ac:	2101      	movs	r1, #1
 80089ae:	697b      	ldr	r3, [r7, #20]
 80089b0:	fa01 f303 	lsl.w	r3, r1, r3
 80089b4:	4013      	ands	r3, r2
 80089b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	f000 814c 	beq.w	8008c58 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	2b01      	cmp	r3, #1
 80089c6:	d00b      	beq.n	80089e0 <HAL_GPIO_Init+0x48>
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	2b02      	cmp	r3, #2
 80089ce:	d007      	beq.n	80089e0 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80089d4:	2b11      	cmp	r3, #17
 80089d6:	d003      	beq.n	80089e0 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	685b      	ldr	r3, [r3, #4]
 80089dc:	2b12      	cmp	r3, #18
 80089de:	d130      	bne.n	8008a42 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	689b      	ldr	r3, [r3, #8]
 80089e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	005b      	lsls	r3, r3, #1
 80089ea:	2203      	movs	r2, #3
 80089ec:	fa02 f303 	lsl.w	r3, r2, r3
 80089f0:	43db      	mvns	r3, r3
 80089f2:	693a      	ldr	r2, [r7, #16]
 80089f4:	4013      	ands	r3, r2
 80089f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	68da      	ldr	r2, [r3, #12]
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	005b      	lsls	r3, r3, #1
 8008a00:	fa02 f303 	lsl.w	r3, r2, r3
 8008a04:	693a      	ldr	r2, [r7, #16]
 8008a06:	4313      	orrs	r3, r2
 8008a08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	693a      	ldr	r2, [r7, #16]
 8008a0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	685b      	ldr	r3, [r3, #4]
 8008a14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008a16:	2201      	movs	r2, #1
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a1e:	43db      	mvns	r3, r3
 8008a20:	693a      	ldr	r2, [r7, #16]
 8008a22:	4013      	ands	r3, r2
 8008a24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	685b      	ldr	r3, [r3, #4]
 8008a2a:	091b      	lsrs	r3, r3, #4
 8008a2c:	f003 0201 	and.w	r2, r3, #1
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	fa02 f303 	lsl.w	r3, r2, r3
 8008a36:	693a      	ldr	r2, [r7, #16]
 8008a38:	4313      	orrs	r3, r2
 8008a3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	693a      	ldr	r2, [r7, #16]
 8008a40:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	68db      	ldr	r3, [r3, #12]
 8008a46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008a48:	697b      	ldr	r3, [r7, #20]
 8008a4a:	005b      	lsls	r3, r3, #1
 8008a4c:	2203      	movs	r2, #3
 8008a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8008a52:	43db      	mvns	r3, r3
 8008a54:	693a      	ldr	r2, [r7, #16]
 8008a56:	4013      	ands	r3, r2
 8008a58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	689a      	ldr	r2, [r3, #8]
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	005b      	lsls	r3, r3, #1
 8008a62:	fa02 f303 	lsl.w	r3, r2, r3
 8008a66:	693a      	ldr	r2, [r7, #16]
 8008a68:	4313      	orrs	r3, r2
 8008a6a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	693a      	ldr	r2, [r7, #16]
 8008a70:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	685b      	ldr	r3, [r3, #4]
 8008a76:	2b02      	cmp	r3, #2
 8008a78:	d003      	beq.n	8008a82 <HAL_GPIO_Init+0xea>
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	685b      	ldr	r3, [r3, #4]
 8008a7e:	2b12      	cmp	r3, #18
 8008a80:	d123      	bne.n	8008aca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008a82:	697b      	ldr	r3, [r7, #20]
 8008a84:	08da      	lsrs	r2, r3, #3
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	3208      	adds	r2, #8
 8008a8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008a90:	697b      	ldr	r3, [r7, #20]
 8008a92:	f003 0307 	and.w	r3, r3, #7
 8008a96:	009b      	lsls	r3, r3, #2
 8008a98:	220f      	movs	r2, #15
 8008a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a9e:	43db      	mvns	r3, r3
 8008aa0:	693a      	ldr	r2, [r7, #16]
 8008aa2:	4013      	ands	r3, r2
 8008aa4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	691a      	ldr	r2, [r3, #16]
 8008aaa:	697b      	ldr	r3, [r7, #20]
 8008aac:	f003 0307 	and.w	r3, r3, #7
 8008ab0:	009b      	lsls	r3, r3, #2
 8008ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ab6:	693a      	ldr	r2, [r7, #16]
 8008ab8:	4313      	orrs	r3, r2
 8008aba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008abc:	697b      	ldr	r3, [r7, #20]
 8008abe:	08da      	lsrs	r2, r3, #3
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	3208      	adds	r2, #8
 8008ac4:	6939      	ldr	r1, [r7, #16]
 8008ac6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	005b      	lsls	r3, r3, #1
 8008ad4:	2203      	movs	r2, #3
 8008ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8008ada:	43db      	mvns	r3, r3
 8008adc:	693a      	ldr	r2, [r7, #16]
 8008ade:	4013      	ands	r3, r2
 8008ae0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	f003 0203 	and.w	r2, r3, #3
 8008aea:	697b      	ldr	r3, [r7, #20]
 8008aec:	005b      	lsls	r3, r3, #1
 8008aee:	fa02 f303 	lsl.w	r3, r2, r3
 8008af2:	693a      	ldr	r2, [r7, #16]
 8008af4:	4313      	orrs	r3, r2
 8008af6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	693a      	ldr	r2, [r7, #16]
 8008afc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	685b      	ldr	r3, [r3, #4]
 8008b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	f000 80a6 	beq.w	8008c58 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008b0c:	4b5b      	ldr	r3, [pc, #364]	; (8008c7c <HAL_GPIO_Init+0x2e4>)
 8008b0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b10:	4a5a      	ldr	r2, [pc, #360]	; (8008c7c <HAL_GPIO_Init+0x2e4>)
 8008b12:	f043 0301 	orr.w	r3, r3, #1
 8008b16:	6613      	str	r3, [r2, #96]	; 0x60
 8008b18:	4b58      	ldr	r3, [pc, #352]	; (8008c7c <HAL_GPIO_Init+0x2e4>)
 8008b1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b1c:	f003 0301 	and.w	r3, r3, #1
 8008b20:	60bb      	str	r3, [r7, #8]
 8008b22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008b24:	4a56      	ldr	r2, [pc, #344]	; (8008c80 <HAL_GPIO_Init+0x2e8>)
 8008b26:	697b      	ldr	r3, [r7, #20]
 8008b28:	089b      	lsrs	r3, r3, #2
 8008b2a:	3302      	adds	r3, #2
 8008b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	f003 0303 	and.w	r3, r3, #3
 8008b38:	009b      	lsls	r3, r3, #2
 8008b3a:	220f      	movs	r2, #15
 8008b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8008b40:	43db      	mvns	r3, r3
 8008b42:	693a      	ldr	r2, [r7, #16]
 8008b44:	4013      	ands	r3, r2
 8008b46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8008b4e:	d01f      	beq.n	8008b90 <HAL_GPIO_Init+0x1f8>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	4a4c      	ldr	r2, [pc, #304]	; (8008c84 <HAL_GPIO_Init+0x2ec>)
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d019      	beq.n	8008b8c <HAL_GPIO_Init+0x1f4>
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	4a4b      	ldr	r2, [pc, #300]	; (8008c88 <HAL_GPIO_Init+0x2f0>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d013      	beq.n	8008b88 <HAL_GPIO_Init+0x1f0>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	4a4a      	ldr	r2, [pc, #296]	; (8008c8c <HAL_GPIO_Init+0x2f4>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d00d      	beq.n	8008b84 <HAL_GPIO_Init+0x1ec>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	4a49      	ldr	r2, [pc, #292]	; (8008c90 <HAL_GPIO_Init+0x2f8>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d007      	beq.n	8008b80 <HAL_GPIO_Init+0x1e8>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	4a48      	ldr	r2, [pc, #288]	; (8008c94 <HAL_GPIO_Init+0x2fc>)
 8008b74:	4293      	cmp	r3, r2
 8008b76:	d101      	bne.n	8008b7c <HAL_GPIO_Init+0x1e4>
 8008b78:	2305      	movs	r3, #5
 8008b7a:	e00a      	b.n	8008b92 <HAL_GPIO_Init+0x1fa>
 8008b7c:	2306      	movs	r3, #6
 8008b7e:	e008      	b.n	8008b92 <HAL_GPIO_Init+0x1fa>
 8008b80:	2304      	movs	r3, #4
 8008b82:	e006      	b.n	8008b92 <HAL_GPIO_Init+0x1fa>
 8008b84:	2303      	movs	r3, #3
 8008b86:	e004      	b.n	8008b92 <HAL_GPIO_Init+0x1fa>
 8008b88:	2302      	movs	r3, #2
 8008b8a:	e002      	b.n	8008b92 <HAL_GPIO_Init+0x1fa>
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	e000      	b.n	8008b92 <HAL_GPIO_Init+0x1fa>
 8008b90:	2300      	movs	r3, #0
 8008b92:	697a      	ldr	r2, [r7, #20]
 8008b94:	f002 0203 	and.w	r2, r2, #3
 8008b98:	0092      	lsls	r2, r2, #2
 8008b9a:	4093      	lsls	r3, r2
 8008b9c:	693a      	ldr	r2, [r7, #16]
 8008b9e:	4313      	orrs	r3, r2
 8008ba0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008ba2:	4937      	ldr	r1, [pc, #220]	; (8008c80 <HAL_GPIO_Init+0x2e8>)
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	089b      	lsrs	r3, r3, #2
 8008ba8:	3302      	adds	r3, #2
 8008baa:	693a      	ldr	r2, [r7, #16]
 8008bac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008bb0:	4b39      	ldr	r3, [pc, #228]	; (8008c98 <HAL_GPIO_Init+0x300>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	43db      	mvns	r3, r3
 8008bba:	693a      	ldr	r2, [r7, #16]
 8008bbc:	4013      	ands	r3, r2
 8008bbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d003      	beq.n	8008bd4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008bcc:	693a      	ldr	r2, [r7, #16]
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008bd4:	4a30      	ldr	r2, [pc, #192]	; (8008c98 <HAL_GPIO_Init+0x300>)
 8008bd6:	693b      	ldr	r3, [r7, #16]
 8008bd8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8008bda:	4b2f      	ldr	r3, [pc, #188]	; (8008c98 <HAL_GPIO_Init+0x300>)
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	43db      	mvns	r3, r3
 8008be4:	693a      	ldr	r2, [r7, #16]
 8008be6:	4013      	ands	r3, r2
 8008be8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d003      	beq.n	8008bfe <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8008bf6:	693a      	ldr	r2, [r7, #16]
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008bfe:	4a26      	ldr	r2, [pc, #152]	; (8008c98 <HAL_GPIO_Init+0x300>)
 8008c00:	693b      	ldr	r3, [r7, #16]
 8008c02:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008c04:	4b24      	ldr	r3, [pc, #144]	; (8008c98 <HAL_GPIO_Init+0x300>)
 8008c06:	689b      	ldr	r3, [r3, #8]
 8008c08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	43db      	mvns	r3, r3
 8008c0e:	693a      	ldr	r2, [r7, #16]
 8008c10:	4013      	ands	r3, r2
 8008c12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	685b      	ldr	r3, [r3, #4]
 8008c18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d003      	beq.n	8008c28 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8008c20:	693a      	ldr	r2, [r7, #16]
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	4313      	orrs	r3, r2
 8008c26:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008c28:	4a1b      	ldr	r2, [pc, #108]	; (8008c98 <HAL_GPIO_Init+0x300>)
 8008c2a:	693b      	ldr	r3, [r7, #16]
 8008c2c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008c2e:	4b1a      	ldr	r3, [pc, #104]	; (8008c98 <HAL_GPIO_Init+0x300>)
 8008c30:	68db      	ldr	r3, [r3, #12]
 8008c32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	43db      	mvns	r3, r3
 8008c38:	693a      	ldr	r2, [r7, #16]
 8008c3a:	4013      	ands	r3, r2
 8008c3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	685b      	ldr	r3, [r3, #4]
 8008c42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d003      	beq.n	8008c52 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8008c4a:	693a      	ldr	r2, [r7, #16]
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	4313      	orrs	r3, r2
 8008c50:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008c52:	4a11      	ldr	r2, [pc, #68]	; (8008c98 <HAL_GPIO_Init+0x300>)
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	3301      	adds	r3, #1
 8008c5c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	681a      	ldr	r2, [r3, #0]
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	fa22 f303 	lsr.w	r3, r2, r3
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	f47f ae9d 	bne.w	80089a8 <HAL_GPIO_Init+0x10>
  }
}
 8008c6e:	bf00      	nop
 8008c70:	371c      	adds	r7, #28
 8008c72:	46bd      	mov	sp, r7
 8008c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c78:	4770      	bx	lr
 8008c7a:	bf00      	nop
 8008c7c:	40021000 	.word	0x40021000
 8008c80:	40010000 	.word	0x40010000
 8008c84:	48000400 	.word	0x48000400
 8008c88:	48000800 	.word	0x48000800
 8008c8c:	48000c00 	.word	0x48000c00
 8008c90:	48001000 	.word	0x48001000
 8008c94:	48001400 	.word	0x48001400
 8008c98:	40010400 	.word	0x40010400

08008c9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b083      	sub	sp, #12
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
 8008ca4:	460b      	mov	r3, r1
 8008ca6:	807b      	strh	r3, [r7, #2]
 8008ca8:	4613      	mov	r3, r2
 8008caa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008cac:	787b      	ldrb	r3, [r7, #1]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d003      	beq.n	8008cba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008cb2:	887a      	ldrh	r2, [r7, #2]
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008cb8:	e002      	b.n	8008cc0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008cba:	887a      	ldrh	r2, [r7, #2]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008cc0:	bf00      	nop
 8008cc2:	370c      	adds	r7, #12
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cca:	4770      	bx	lr

08008ccc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b085      	sub	sp, #20
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d141      	bne.n	8008d5e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008cda:	4b4b      	ldr	r3, [pc, #300]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008ce2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ce6:	d131      	bne.n	8008d4c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008ce8:	4b47      	ldr	r3, [pc, #284]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008cea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008cee:	4a46      	ldr	r2, [pc, #280]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008cf0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008cf4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008cf8:	4b43      	ldr	r3, [pc, #268]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008d00:	4a41      	ldr	r2, [pc, #260]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008d06:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008d08:	4b40      	ldr	r3, [pc, #256]	; (8008e0c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	2232      	movs	r2, #50	; 0x32
 8008d0e:	fb02 f303 	mul.w	r3, r2, r3
 8008d12:	4a3f      	ldr	r2, [pc, #252]	; (8008e10 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008d14:	fba2 2303 	umull	r2, r3, r2, r3
 8008d18:	0c9b      	lsrs	r3, r3, #18
 8008d1a:	3301      	adds	r3, #1
 8008d1c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008d1e:	e002      	b.n	8008d26 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	3b01      	subs	r3, #1
 8008d24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008d26:	4b38      	ldr	r3, [pc, #224]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d28:	695b      	ldr	r3, [r3, #20]
 8008d2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008d2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d32:	d102      	bne.n	8008d3a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d1f2      	bne.n	8008d20 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008d3a:	4b33      	ldr	r3, [pc, #204]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d3c:	695b      	ldr	r3, [r3, #20]
 8008d3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008d42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d46:	d158      	bne.n	8008dfa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008d48:	2303      	movs	r3, #3
 8008d4a:	e057      	b.n	8008dfc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008d4c:	4b2e      	ldr	r3, [pc, #184]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d52:	4a2d      	ldr	r2, [pc, #180]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d58:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8008d5c:	e04d      	b.n	8008dfa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008d64:	d141      	bne.n	8008dea <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008d66:	4b28      	ldr	r3, [pc, #160]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008d6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d72:	d131      	bne.n	8008dd8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008d74:	4b24      	ldr	r3, [pc, #144]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d76:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d7a:	4a23      	ldr	r2, [pc, #140]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d80:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008d84:	4b20      	ldr	r3, [pc, #128]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008d8c:	4a1e      	ldr	r2, [pc, #120]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008d92:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008d94:	4b1d      	ldr	r3, [pc, #116]	; (8008e0c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	2232      	movs	r2, #50	; 0x32
 8008d9a:	fb02 f303 	mul.w	r3, r2, r3
 8008d9e:	4a1c      	ldr	r2, [pc, #112]	; (8008e10 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008da0:	fba2 2303 	umull	r2, r3, r2, r3
 8008da4:	0c9b      	lsrs	r3, r3, #18
 8008da6:	3301      	adds	r3, #1
 8008da8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008daa:	e002      	b.n	8008db2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	3b01      	subs	r3, #1
 8008db0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008db2:	4b15      	ldr	r3, [pc, #84]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008db4:	695b      	ldr	r3, [r3, #20]
 8008db6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008dba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008dbe:	d102      	bne.n	8008dc6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d1f2      	bne.n	8008dac <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008dc6:	4b10      	ldr	r3, [pc, #64]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008dc8:	695b      	ldr	r3, [r3, #20]
 8008dca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008dce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008dd2:	d112      	bne.n	8008dfa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008dd4:	2303      	movs	r3, #3
 8008dd6:	e011      	b.n	8008dfc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008dd8:	4b0b      	ldr	r3, [pc, #44]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008dda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008dde:	4a0a      	ldr	r2, [pc, #40]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008de0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008de4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8008de8:	e007      	b.n	8008dfa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008dea:	4b07      	ldr	r3, [pc, #28]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008df2:	4a05      	ldr	r2, [pc, #20]	; (8008e08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008df4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008df8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008dfa:	2300      	movs	r3, #0
}
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	3714      	adds	r7, #20
 8008e00:	46bd      	mov	sp, r7
 8008e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e06:	4770      	bx	lr
 8008e08:	40007000 	.word	0x40007000
 8008e0c:	20000c64 	.word	0x20000c64
 8008e10:	431bde83 	.word	0x431bde83

08008e14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b088      	sub	sp, #32
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d101      	bne.n	8008e26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008e22:	2301      	movs	r3, #1
 8008e24:	e308      	b.n	8009438 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f003 0301 	and.w	r3, r3, #1
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d075      	beq.n	8008f1e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008e32:	4ba3      	ldr	r3, [pc, #652]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008e34:	689b      	ldr	r3, [r3, #8]
 8008e36:	f003 030c 	and.w	r3, r3, #12
 8008e3a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008e3c:	4ba0      	ldr	r3, [pc, #640]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008e3e:	68db      	ldr	r3, [r3, #12]
 8008e40:	f003 0303 	and.w	r3, r3, #3
 8008e44:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008e46:	69bb      	ldr	r3, [r7, #24]
 8008e48:	2b0c      	cmp	r3, #12
 8008e4a:	d102      	bne.n	8008e52 <HAL_RCC_OscConfig+0x3e>
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	2b03      	cmp	r3, #3
 8008e50:	d002      	beq.n	8008e58 <HAL_RCC_OscConfig+0x44>
 8008e52:	69bb      	ldr	r3, [r7, #24]
 8008e54:	2b08      	cmp	r3, #8
 8008e56:	d10b      	bne.n	8008e70 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008e58:	4b99      	ldr	r3, [pc, #612]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d05b      	beq.n	8008f1c <HAL_RCC_OscConfig+0x108>
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	685b      	ldr	r3, [r3, #4]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d157      	bne.n	8008f1c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	e2e3      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e78:	d106      	bne.n	8008e88 <HAL_RCC_OscConfig+0x74>
 8008e7a:	4b91      	ldr	r3, [pc, #580]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4a90      	ldr	r2, [pc, #576]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008e80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e84:	6013      	str	r3, [r2, #0]
 8008e86:	e01d      	b.n	8008ec4 <HAL_RCC_OscConfig+0xb0>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008e90:	d10c      	bne.n	8008eac <HAL_RCC_OscConfig+0x98>
 8008e92:	4b8b      	ldr	r3, [pc, #556]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4a8a      	ldr	r2, [pc, #552]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008e98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008e9c:	6013      	str	r3, [r2, #0]
 8008e9e:	4b88      	ldr	r3, [pc, #544]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	4a87      	ldr	r2, [pc, #540]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008ea4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008ea8:	6013      	str	r3, [r2, #0]
 8008eaa:	e00b      	b.n	8008ec4 <HAL_RCC_OscConfig+0xb0>
 8008eac:	4b84      	ldr	r3, [pc, #528]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	4a83      	ldr	r2, [pc, #524]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008eb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008eb6:	6013      	str	r3, [r2, #0]
 8008eb8:	4b81      	ldr	r3, [pc, #516]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	4a80      	ldr	r2, [pc, #512]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008ebe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008ec2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	685b      	ldr	r3, [r3, #4]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d013      	beq.n	8008ef4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ecc:	f7fd fa06 	bl	80062dc <HAL_GetTick>
 8008ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008ed2:	e008      	b.n	8008ee6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008ed4:	f7fd fa02 	bl	80062dc <HAL_GetTick>
 8008ed8:	4602      	mov	r2, r0
 8008eda:	693b      	ldr	r3, [r7, #16]
 8008edc:	1ad3      	subs	r3, r2, r3
 8008ede:	2b64      	cmp	r3, #100	; 0x64
 8008ee0:	d901      	bls.n	8008ee6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008ee2:	2303      	movs	r3, #3
 8008ee4:	e2a8      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008ee6:	4b76      	ldr	r3, [pc, #472]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d0f0      	beq.n	8008ed4 <HAL_RCC_OscConfig+0xc0>
 8008ef2:	e014      	b.n	8008f1e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ef4:	f7fd f9f2 	bl	80062dc <HAL_GetTick>
 8008ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008efa:	e008      	b.n	8008f0e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008efc:	f7fd f9ee 	bl	80062dc <HAL_GetTick>
 8008f00:	4602      	mov	r2, r0
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	1ad3      	subs	r3, r2, r3
 8008f06:	2b64      	cmp	r3, #100	; 0x64
 8008f08:	d901      	bls.n	8008f0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008f0a:	2303      	movs	r3, #3
 8008f0c:	e294      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008f0e:	4b6c      	ldr	r3, [pc, #432]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d1f0      	bne.n	8008efc <HAL_RCC_OscConfig+0xe8>
 8008f1a:	e000      	b.n	8008f1e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f003 0302 	and.w	r3, r3, #2
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d075      	beq.n	8009016 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008f2a:	4b65      	ldr	r3, [pc, #404]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008f2c:	689b      	ldr	r3, [r3, #8]
 8008f2e:	f003 030c 	and.w	r3, r3, #12
 8008f32:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008f34:	4b62      	ldr	r3, [pc, #392]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008f36:	68db      	ldr	r3, [r3, #12]
 8008f38:	f003 0303 	and.w	r3, r3, #3
 8008f3c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8008f3e:	69bb      	ldr	r3, [r7, #24]
 8008f40:	2b0c      	cmp	r3, #12
 8008f42:	d102      	bne.n	8008f4a <HAL_RCC_OscConfig+0x136>
 8008f44:	697b      	ldr	r3, [r7, #20]
 8008f46:	2b02      	cmp	r3, #2
 8008f48:	d002      	beq.n	8008f50 <HAL_RCC_OscConfig+0x13c>
 8008f4a:	69bb      	ldr	r3, [r7, #24]
 8008f4c:	2b04      	cmp	r3, #4
 8008f4e:	d11f      	bne.n	8008f90 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008f50:	4b5b      	ldr	r3, [pc, #364]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d005      	beq.n	8008f68 <HAL_RCC_OscConfig+0x154>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	68db      	ldr	r3, [r3, #12]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d101      	bne.n	8008f68 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8008f64:	2301      	movs	r3, #1
 8008f66:	e267      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f68:	4b55      	ldr	r3, [pc, #340]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008f6a:	685b      	ldr	r3, [r3, #4]
 8008f6c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	691b      	ldr	r3, [r3, #16]
 8008f74:	061b      	lsls	r3, r3, #24
 8008f76:	4952      	ldr	r1, [pc, #328]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008f78:	4313      	orrs	r3, r2
 8008f7a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008f7c:	4b51      	ldr	r3, [pc, #324]	; (80090c4 <HAL_RCC_OscConfig+0x2b0>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	4618      	mov	r0, r3
 8008f82:	f7fd f95f 	bl	8006244 <HAL_InitTick>
 8008f86:	4603      	mov	r3, r0
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d043      	beq.n	8009014 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	e253      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	68db      	ldr	r3, [r3, #12]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d023      	beq.n	8008fe0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008f98:	4b49      	ldr	r3, [pc, #292]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4a48      	ldr	r2, [pc, #288]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008f9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008fa2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fa4:	f7fd f99a 	bl	80062dc <HAL_GetTick>
 8008fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008faa:	e008      	b.n	8008fbe <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008fac:	f7fd f996 	bl	80062dc <HAL_GetTick>
 8008fb0:	4602      	mov	r2, r0
 8008fb2:	693b      	ldr	r3, [r7, #16]
 8008fb4:	1ad3      	subs	r3, r2, r3
 8008fb6:	2b02      	cmp	r3, #2
 8008fb8:	d901      	bls.n	8008fbe <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008fba:	2303      	movs	r3, #3
 8008fbc:	e23c      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008fbe:	4b40      	ldr	r3, [pc, #256]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d0f0      	beq.n	8008fac <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008fca:	4b3d      	ldr	r3, [pc, #244]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008fcc:	685b      	ldr	r3, [r3, #4]
 8008fce:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	691b      	ldr	r3, [r3, #16]
 8008fd6:	061b      	lsls	r3, r3, #24
 8008fd8:	4939      	ldr	r1, [pc, #228]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008fda:	4313      	orrs	r3, r2
 8008fdc:	604b      	str	r3, [r1, #4]
 8008fde:	e01a      	b.n	8009016 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008fe0:	4b37      	ldr	r3, [pc, #220]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	4a36      	ldr	r2, [pc, #216]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8008fe6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008fea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fec:	f7fd f976 	bl	80062dc <HAL_GetTick>
 8008ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008ff2:	e008      	b.n	8009006 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008ff4:	f7fd f972 	bl	80062dc <HAL_GetTick>
 8008ff8:	4602      	mov	r2, r0
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	1ad3      	subs	r3, r2, r3
 8008ffe:	2b02      	cmp	r3, #2
 8009000:	d901      	bls.n	8009006 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009002:	2303      	movs	r3, #3
 8009004:	e218      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009006:	4b2e      	ldr	r3, [pc, #184]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800900e:	2b00      	cmp	r3, #0
 8009010:	d1f0      	bne.n	8008ff4 <HAL_RCC_OscConfig+0x1e0>
 8009012:	e000      	b.n	8009016 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009014:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	f003 0308 	and.w	r3, r3, #8
 800901e:	2b00      	cmp	r3, #0
 8009020:	d03c      	beq.n	800909c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	695b      	ldr	r3, [r3, #20]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d01c      	beq.n	8009064 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800902a:	4b25      	ldr	r3, [pc, #148]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 800902c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009030:	4a23      	ldr	r2, [pc, #140]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8009032:	f043 0301 	orr.w	r3, r3, #1
 8009036:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800903a:	f7fd f94f 	bl	80062dc <HAL_GetTick>
 800903e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009040:	e008      	b.n	8009054 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009042:	f7fd f94b 	bl	80062dc <HAL_GetTick>
 8009046:	4602      	mov	r2, r0
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	1ad3      	subs	r3, r2, r3
 800904c:	2b02      	cmp	r3, #2
 800904e:	d901      	bls.n	8009054 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009050:	2303      	movs	r3, #3
 8009052:	e1f1      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009054:	4b1a      	ldr	r3, [pc, #104]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8009056:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800905a:	f003 0302 	and.w	r3, r3, #2
 800905e:	2b00      	cmp	r3, #0
 8009060:	d0ef      	beq.n	8009042 <HAL_RCC_OscConfig+0x22e>
 8009062:	e01b      	b.n	800909c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009064:	4b16      	ldr	r3, [pc, #88]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8009066:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800906a:	4a15      	ldr	r2, [pc, #84]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 800906c:	f023 0301 	bic.w	r3, r3, #1
 8009070:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009074:	f7fd f932 	bl	80062dc <HAL_GetTick>
 8009078:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800907a:	e008      	b.n	800908e <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800907c:	f7fd f92e 	bl	80062dc <HAL_GetTick>
 8009080:	4602      	mov	r2, r0
 8009082:	693b      	ldr	r3, [r7, #16]
 8009084:	1ad3      	subs	r3, r2, r3
 8009086:	2b02      	cmp	r3, #2
 8009088:	d901      	bls.n	800908e <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800908a:	2303      	movs	r3, #3
 800908c:	e1d4      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800908e:	4b0c      	ldr	r3, [pc, #48]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 8009090:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009094:	f003 0302 	and.w	r3, r3, #2
 8009098:	2b00      	cmp	r3, #0
 800909a:	d1ef      	bne.n	800907c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f003 0304 	and.w	r3, r3, #4
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	f000 80ab 	beq.w	8009200 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80090aa:	2300      	movs	r3, #0
 80090ac:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80090ae:	4b04      	ldr	r3, [pc, #16]	; (80090c0 <HAL_RCC_OscConfig+0x2ac>)
 80090b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d106      	bne.n	80090c8 <HAL_RCC_OscConfig+0x2b4>
 80090ba:	2301      	movs	r3, #1
 80090bc:	e005      	b.n	80090ca <HAL_RCC_OscConfig+0x2b6>
 80090be:	bf00      	nop
 80090c0:	40021000 	.word	0x40021000
 80090c4:	20000c68 	.word	0x20000c68
 80090c8:	2300      	movs	r3, #0
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d00d      	beq.n	80090ea <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80090ce:	4baf      	ldr	r3, [pc, #700]	; (800938c <HAL_RCC_OscConfig+0x578>)
 80090d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090d2:	4aae      	ldr	r2, [pc, #696]	; (800938c <HAL_RCC_OscConfig+0x578>)
 80090d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80090d8:	6593      	str	r3, [r2, #88]	; 0x58
 80090da:	4bac      	ldr	r3, [pc, #688]	; (800938c <HAL_RCC_OscConfig+0x578>)
 80090dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80090e2:	60fb      	str	r3, [r7, #12]
 80090e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80090e6:	2301      	movs	r3, #1
 80090e8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80090ea:	4ba9      	ldr	r3, [pc, #676]	; (8009390 <HAL_RCC_OscConfig+0x57c>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d118      	bne.n	8009128 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80090f6:	4ba6      	ldr	r3, [pc, #664]	; (8009390 <HAL_RCC_OscConfig+0x57c>)
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4aa5      	ldr	r2, [pc, #660]	; (8009390 <HAL_RCC_OscConfig+0x57c>)
 80090fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009100:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009102:	f7fd f8eb 	bl	80062dc <HAL_GetTick>
 8009106:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009108:	e008      	b.n	800911c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800910a:	f7fd f8e7 	bl	80062dc <HAL_GetTick>
 800910e:	4602      	mov	r2, r0
 8009110:	693b      	ldr	r3, [r7, #16]
 8009112:	1ad3      	subs	r3, r2, r3
 8009114:	2b02      	cmp	r3, #2
 8009116:	d901      	bls.n	800911c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8009118:	2303      	movs	r3, #3
 800911a:	e18d      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800911c:	4b9c      	ldr	r3, [pc, #624]	; (8009390 <HAL_RCC_OscConfig+0x57c>)
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009124:	2b00      	cmp	r3, #0
 8009126:	d0f0      	beq.n	800910a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	689b      	ldr	r3, [r3, #8]
 800912c:	2b01      	cmp	r3, #1
 800912e:	d108      	bne.n	8009142 <HAL_RCC_OscConfig+0x32e>
 8009130:	4b96      	ldr	r3, [pc, #600]	; (800938c <HAL_RCC_OscConfig+0x578>)
 8009132:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009136:	4a95      	ldr	r2, [pc, #596]	; (800938c <HAL_RCC_OscConfig+0x578>)
 8009138:	f043 0301 	orr.w	r3, r3, #1
 800913c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009140:	e024      	b.n	800918c <HAL_RCC_OscConfig+0x378>
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	689b      	ldr	r3, [r3, #8]
 8009146:	2b05      	cmp	r3, #5
 8009148:	d110      	bne.n	800916c <HAL_RCC_OscConfig+0x358>
 800914a:	4b90      	ldr	r3, [pc, #576]	; (800938c <HAL_RCC_OscConfig+0x578>)
 800914c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009150:	4a8e      	ldr	r2, [pc, #568]	; (800938c <HAL_RCC_OscConfig+0x578>)
 8009152:	f043 0304 	orr.w	r3, r3, #4
 8009156:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800915a:	4b8c      	ldr	r3, [pc, #560]	; (800938c <HAL_RCC_OscConfig+0x578>)
 800915c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009160:	4a8a      	ldr	r2, [pc, #552]	; (800938c <HAL_RCC_OscConfig+0x578>)
 8009162:	f043 0301 	orr.w	r3, r3, #1
 8009166:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800916a:	e00f      	b.n	800918c <HAL_RCC_OscConfig+0x378>
 800916c:	4b87      	ldr	r3, [pc, #540]	; (800938c <HAL_RCC_OscConfig+0x578>)
 800916e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009172:	4a86      	ldr	r2, [pc, #536]	; (800938c <HAL_RCC_OscConfig+0x578>)
 8009174:	f023 0301 	bic.w	r3, r3, #1
 8009178:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800917c:	4b83      	ldr	r3, [pc, #524]	; (800938c <HAL_RCC_OscConfig+0x578>)
 800917e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009182:	4a82      	ldr	r2, [pc, #520]	; (800938c <HAL_RCC_OscConfig+0x578>)
 8009184:	f023 0304 	bic.w	r3, r3, #4
 8009188:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	689b      	ldr	r3, [r3, #8]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d016      	beq.n	80091c2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009194:	f7fd f8a2 	bl	80062dc <HAL_GetTick>
 8009198:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800919a:	e00a      	b.n	80091b2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800919c:	f7fd f89e 	bl	80062dc <HAL_GetTick>
 80091a0:	4602      	mov	r2, r0
 80091a2:	693b      	ldr	r3, [r7, #16]
 80091a4:	1ad3      	subs	r3, r2, r3
 80091a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80091aa:	4293      	cmp	r3, r2
 80091ac:	d901      	bls.n	80091b2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80091ae:	2303      	movs	r3, #3
 80091b0:	e142      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80091b2:	4b76      	ldr	r3, [pc, #472]	; (800938c <HAL_RCC_OscConfig+0x578>)
 80091b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091b8:	f003 0302 	and.w	r3, r3, #2
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d0ed      	beq.n	800919c <HAL_RCC_OscConfig+0x388>
 80091c0:	e015      	b.n	80091ee <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80091c2:	f7fd f88b 	bl	80062dc <HAL_GetTick>
 80091c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80091c8:	e00a      	b.n	80091e0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80091ca:	f7fd f887 	bl	80062dc <HAL_GetTick>
 80091ce:	4602      	mov	r2, r0
 80091d0:	693b      	ldr	r3, [r7, #16]
 80091d2:	1ad3      	subs	r3, r2, r3
 80091d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80091d8:	4293      	cmp	r3, r2
 80091da:	d901      	bls.n	80091e0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80091dc:	2303      	movs	r3, #3
 80091de:	e12b      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80091e0:	4b6a      	ldr	r3, [pc, #424]	; (800938c <HAL_RCC_OscConfig+0x578>)
 80091e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091e6:	f003 0302 	and.w	r3, r3, #2
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d1ed      	bne.n	80091ca <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80091ee:	7ffb      	ldrb	r3, [r7, #31]
 80091f0:	2b01      	cmp	r3, #1
 80091f2:	d105      	bne.n	8009200 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80091f4:	4b65      	ldr	r3, [pc, #404]	; (800938c <HAL_RCC_OscConfig+0x578>)
 80091f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80091f8:	4a64      	ldr	r2, [pc, #400]	; (800938c <HAL_RCC_OscConfig+0x578>)
 80091fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80091fe:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f003 0320 	and.w	r3, r3, #32
 8009208:	2b00      	cmp	r3, #0
 800920a:	d03c      	beq.n	8009286 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	699b      	ldr	r3, [r3, #24]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d01c      	beq.n	800924e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009214:	4b5d      	ldr	r3, [pc, #372]	; (800938c <HAL_RCC_OscConfig+0x578>)
 8009216:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800921a:	4a5c      	ldr	r2, [pc, #368]	; (800938c <HAL_RCC_OscConfig+0x578>)
 800921c:	f043 0301 	orr.w	r3, r3, #1
 8009220:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009224:	f7fd f85a 	bl	80062dc <HAL_GetTick>
 8009228:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800922a:	e008      	b.n	800923e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800922c:	f7fd f856 	bl	80062dc <HAL_GetTick>
 8009230:	4602      	mov	r2, r0
 8009232:	693b      	ldr	r3, [r7, #16]
 8009234:	1ad3      	subs	r3, r2, r3
 8009236:	2b02      	cmp	r3, #2
 8009238:	d901      	bls.n	800923e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800923a:	2303      	movs	r3, #3
 800923c:	e0fc      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800923e:	4b53      	ldr	r3, [pc, #332]	; (800938c <HAL_RCC_OscConfig+0x578>)
 8009240:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009244:	f003 0302 	and.w	r3, r3, #2
 8009248:	2b00      	cmp	r3, #0
 800924a:	d0ef      	beq.n	800922c <HAL_RCC_OscConfig+0x418>
 800924c:	e01b      	b.n	8009286 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800924e:	4b4f      	ldr	r3, [pc, #316]	; (800938c <HAL_RCC_OscConfig+0x578>)
 8009250:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009254:	4a4d      	ldr	r2, [pc, #308]	; (800938c <HAL_RCC_OscConfig+0x578>)
 8009256:	f023 0301 	bic.w	r3, r3, #1
 800925a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800925e:	f7fd f83d 	bl	80062dc <HAL_GetTick>
 8009262:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009264:	e008      	b.n	8009278 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009266:	f7fd f839 	bl	80062dc <HAL_GetTick>
 800926a:	4602      	mov	r2, r0
 800926c:	693b      	ldr	r3, [r7, #16]
 800926e:	1ad3      	subs	r3, r2, r3
 8009270:	2b02      	cmp	r3, #2
 8009272:	d901      	bls.n	8009278 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009274:	2303      	movs	r3, #3
 8009276:	e0df      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009278:	4b44      	ldr	r3, [pc, #272]	; (800938c <HAL_RCC_OscConfig+0x578>)
 800927a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800927e:	f003 0302 	and.w	r3, r3, #2
 8009282:	2b00      	cmp	r3, #0
 8009284:	d1ef      	bne.n	8009266 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	69db      	ldr	r3, [r3, #28]
 800928a:	2b00      	cmp	r3, #0
 800928c:	f000 80d3 	beq.w	8009436 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009290:	4b3e      	ldr	r3, [pc, #248]	; (800938c <HAL_RCC_OscConfig+0x578>)
 8009292:	689b      	ldr	r3, [r3, #8]
 8009294:	f003 030c 	and.w	r3, r3, #12
 8009298:	2b0c      	cmp	r3, #12
 800929a:	f000 808d 	beq.w	80093b8 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	69db      	ldr	r3, [r3, #28]
 80092a2:	2b02      	cmp	r3, #2
 80092a4:	d15a      	bne.n	800935c <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80092a6:	4b39      	ldr	r3, [pc, #228]	; (800938c <HAL_RCC_OscConfig+0x578>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	4a38      	ldr	r2, [pc, #224]	; (800938c <HAL_RCC_OscConfig+0x578>)
 80092ac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80092b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092b2:	f7fd f813 	bl	80062dc <HAL_GetTick>
 80092b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80092b8:	e008      	b.n	80092cc <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80092ba:	f7fd f80f 	bl	80062dc <HAL_GetTick>
 80092be:	4602      	mov	r2, r0
 80092c0:	693b      	ldr	r3, [r7, #16]
 80092c2:	1ad3      	subs	r3, r2, r3
 80092c4:	2b02      	cmp	r3, #2
 80092c6:	d901      	bls.n	80092cc <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 80092c8:	2303      	movs	r3, #3
 80092ca:	e0b5      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80092cc:	4b2f      	ldr	r3, [pc, #188]	; (800938c <HAL_RCC_OscConfig+0x578>)
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d1f0      	bne.n	80092ba <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80092d8:	4b2c      	ldr	r3, [pc, #176]	; (800938c <HAL_RCC_OscConfig+0x578>)
 80092da:	68da      	ldr	r2, [r3, #12]
 80092dc:	4b2d      	ldr	r3, [pc, #180]	; (8009394 <HAL_RCC_OscConfig+0x580>)
 80092de:	4013      	ands	r3, r2
 80092e0:	687a      	ldr	r2, [r7, #4]
 80092e2:	6a11      	ldr	r1, [r2, #32]
 80092e4:	687a      	ldr	r2, [r7, #4]
 80092e6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80092e8:	3a01      	subs	r2, #1
 80092ea:	0112      	lsls	r2, r2, #4
 80092ec:	4311      	orrs	r1, r2
 80092ee:	687a      	ldr	r2, [r7, #4]
 80092f0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80092f2:	0212      	lsls	r2, r2, #8
 80092f4:	4311      	orrs	r1, r2
 80092f6:	687a      	ldr	r2, [r7, #4]
 80092f8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80092fa:	0852      	lsrs	r2, r2, #1
 80092fc:	3a01      	subs	r2, #1
 80092fe:	0552      	lsls	r2, r2, #21
 8009300:	4311      	orrs	r1, r2
 8009302:	687a      	ldr	r2, [r7, #4]
 8009304:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009306:	0852      	lsrs	r2, r2, #1
 8009308:	3a01      	subs	r2, #1
 800930a:	0652      	lsls	r2, r2, #25
 800930c:	4311      	orrs	r1, r2
 800930e:	687a      	ldr	r2, [r7, #4]
 8009310:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009312:	06d2      	lsls	r2, r2, #27
 8009314:	430a      	orrs	r2, r1
 8009316:	491d      	ldr	r1, [pc, #116]	; (800938c <HAL_RCC_OscConfig+0x578>)
 8009318:	4313      	orrs	r3, r2
 800931a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800931c:	4b1b      	ldr	r3, [pc, #108]	; (800938c <HAL_RCC_OscConfig+0x578>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	4a1a      	ldr	r2, [pc, #104]	; (800938c <HAL_RCC_OscConfig+0x578>)
 8009322:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009326:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009328:	4b18      	ldr	r3, [pc, #96]	; (800938c <HAL_RCC_OscConfig+0x578>)
 800932a:	68db      	ldr	r3, [r3, #12]
 800932c:	4a17      	ldr	r2, [pc, #92]	; (800938c <HAL_RCC_OscConfig+0x578>)
 800932e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009332:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009334:	f7fc ffd2 	bl	80062dc <HAL_GetTick>
 8009338:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800933a:	e008      	b.n	800934e <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800933c:	f7fc ffce 	bl	80062dc <HAL_GetTick>
 8009340:	4602      	mov	r2, r0
 8009342:	693b      	ldr	r3, [r7, #16]
 8009344:	1ad3      	subs	r3, r2, r3
 8009346:	2b02      	cmp	r3, #2
 8009348:	d901      	bls.n	800934e <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800934a:	2303      	movs	r3, #3
 800934c:	e074      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800934e:	4b0f      	ldr	r3, [pc, #60]	; (800938c <HAL_RCC_OscConfig+0x578>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009356:	2b00      	cmp	r3, #0
 8009358:	d0f0      	beq.n	800933c <HAL_RCC_OscConfig+0x528>
 800935a:	e06c      	b.n	8009436 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800935c:	4b0b      	ldr	r3, [pc, #44]	; (800938c <HAL_RCC_OscConfig+0x578>)
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	4a0a      	ldr	r2, [pc, #40]	; (800938c <HAL_RCC_OscConfig+0x578>)
 8009362:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009366:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8009368:	4b08      	ldr	r3, [pc, #32]	; (800938c <HAL_RCC_OscConfig+0x578>)
 800936a:	68db      	ldr	r3, [r3, #12]
 800936c:	4a07      	ldr	r2, [pc, #28]	; (800938c <HAL_RCC_OscConfig+0x578>)
 800936e:	f023 0303 	bic.w	r3, r3, #3
 8009372:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009374:	4b05      	ldr	r3, [pc, #20]	; (800938c <HAL_RCC_OscConfig+0x578>)
 8009376:	68db      	ldr	r3, [r3, #12]
 8009378:	4a04      	ldr	r2, [pc, #16]	; (800938c <HAL_RCC_OscConfig+0x578>)
 800937a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800937e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009382:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009384:	f7fc ffaa 	bl	80062dc <HAL_GetTick>
 8009388:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800938a:	e00e      	b.n	80093aa <HAL_RCC_OscConfig+0x596>
 800938c:	40021000 	.word	0x40021000
 8009390:	40007000 	.word	0x40007000
 8009394:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009398:	f7fc ffa0 	bl	80062dc <HAL_GetTick>
 800939c:	4602      	mov	r2, r0
 800939e:	693b      	ldr	r3, [r7, #16]
 80093a0:	1ad3      	subs	r3, r2, r3
 80093a2:	2b02      	cmp	r3, #2
 80093a4:	d901      	bls.n	80093aa <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 80093a6:	2303      	movs	r3, #3
 80093a8:	e046      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80093aa:	4b25      	ldr	r3, [pc, #148]	; (8009440 <HAL_RCC_OscConfig+0x62c>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d1f0      	bne.n	8009398 <HAL_RCC_OscConfig+0x584>
 80093b6:	e03e      	b.n	8009436 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	69db      	ldr	r3, [r3, #28]
 80093bc:	2b01      	cmp	r3, #1
 80093be:	d101      	bne.n	80093c4 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 80093c0:	2301      	movs	r3, #1
 80093c2:	e039      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80093c4:	4b1e      	ldr	r3, [pc, #120]	; (8009440 <HAL_RCC_OscConfig+0x62c>)
 80093c6:	68db      	ldr	r3, [r3, #12]
 80093c8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	f003 0203 	and.w	r2, r3, #3
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6a1b      	ldr	r3, [r3, #32]
 80093d4:	429a      	cmp	r2, r3
 80093d6:	d12c      	bne.n	8009432 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80093d8:	697b      	ldr	r3, [r7, #20]
 80093da:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093e2:	3b01      	subs	r3, #1
 80093e4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80093e6:	429a      	cmp	r2, r3
 80093e8:	d123      	bne.n	8009432 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80093ea:	697b      	ldr	r3, [r7, #20]
 80093ec:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093f4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80093f6:	429a      	cmp	r2, r3
 80093f8:	d11b      	bne.n	8009432 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009404:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009406:	429a      	cmp	r2, r3
 8009408:	d113      	bne.n	8009432 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800940a:	697b      	ldr	r3, [r7, #20]
 800940c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009414:	085b      	lsrs	r3, r3, #1
 8009416:	3b01      	subs	r3, #1
 8009418:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800941a:	429a      	cmp	r2, r3
 800941c:	d109      	bne.n	8009432 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009428:	085b      	lsrs	r3, r3, #1
 800942a:	3b01      	subs	r3, #1
 800942c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800942e:	429a      	cmp	r2, r3
 8009430:	d001      	beq.n	8009436 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8009432:	2301      	movs	r3, #1
 8009434:	e000      	b.n	8009438 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8009436:	2300      	movs	r3, #0
}
 8009438:	4618      	mov	r0, r3
 800943a:	3720      	adds	r7, #32
 800943c:	46bd      	mov	sp, r7
 800943e:	bd80      	pop	{r7, pc}
 8009440:	40021000 	.word	0x40021000

08009444 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b086      	sub	sp, #24
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
 800944c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800944e:	2300      	movs	r3, #0
 8009450:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d101      	bne.n	800945c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009458:	2301      	movs	r3, #1
 800945a:	e11e      	b.n	800969a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800945c:	4b91      	ldr	r3, [pc, #580]	; (80096a4 <HAL_RCC_ClockConfig+0x260>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	f003 030f 	and.w	r3, r3, #15
 8009464:	683a      	ldr	r2, [r7, #0]
 8009466:	429a      	cmp	r2, r3
 8009468:	d910      	bls.n	800948c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800946a:	4b8e      	ldr	r3, [pc, #568]	; (80096a4 <HAL_RCC_ClockConfig+0x260>)
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	f023 020f 	bic.w	r2, r3, #15
 8009472:	498c      	ldr	r1, [pc, #560]	; (80096a4 <HAL_RCC_ClockConfig+0x260>)
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	4313      	orrs	r3, r2
 8009478:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800947a:	4b8a      	ldr	r3, [pc, #552]	; (80096a4 <HAL_RCC_ClockConfig+0x260>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	f003 030f 	and.w	r3, r3, #15
 8009482:	683a      	ldr	r2, [r7, #0]
 8009484:	429a      	cmp	r2, r3
 8009486:	d001      	beq.n	800948c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009488:	2301      	movs	r3, #1
 800948a:	e106      	b.n	800969a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	f003 0301 	and.w	r3, r3, #1
 8009494:	2b00      	cmp	r3, #0
 8009496:	d073      	beq.n	8009580 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	685b      	ldr	r3, [r3, #4]
 800949c:	2b03      	cmp	r3, #3
 800949e:	d129      	bne.n	80094f4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80094a0:	4b81      	ldr	r3, [pc, #516]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d101      	bne.n	80094b0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80094ac:	2301      	movs	r3, #1
 80094ae:	e0f4      	b.n	800969a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80094b0:	f000 f972 	bl	8009798 <RCC_GetSysClockFreqFromPLLSource>
 80094b4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80094b6:	693b      	ldr	r3, [r7, #16]
 80094b8:	4a7c      	ldr	r2, [pc, #496]	; (80096ac <HAL_RCC_ClockConfig+0x268>)
 80094ba:	4293      	cmp	r3, r2
 80094bc:	d93f      	bls.n	800953e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80094be:	4b7a      	ldr	r3, [pc, #488]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 80094c0:	689b      	ldr	r3, [r3, #8]
 80094c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d009      	beq.n	80094de <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d033      	beq.n	800953e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d12f      	bne.n	800953e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80094de:	4b72      	ldr	r3, [pc, #456]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 80094e0:	689b      	ldr	r3, [r3, #8]
 80094e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80094e6:	4a70      	ldr	r2, [pc, #448]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 80094e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094ec:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80094ee:	2380      	movs	r3, #128	; 0x80
 80094f0:	617b      	str	r3, [r7, #20]
 80094f2:	e024      	b.n	800953e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	685b      	ldr	r3, [r3, #4]
 80094f8:	2b02      	cmp	r3, #2
 80094fa:	d107      	bne.n	800950c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80094fc:	4b6a      	ldr	r3, [pc, #424]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009504:	2b00      	cmp	r3, #0
 8009506:	d109      	bne.n	800951c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009508:	2301      	movs	r3, #1
 800950a:	e0c6      	b.n	800969a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800950c:	4b66      	ldr	r3, [pc, #408]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009514:	2b00      	cmp	r3, #0
 8009516:	d101      	bne.n	800951c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009518:	2301      	movs	r3, #1
 800951a:	e0be      	b.n	800969a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800951c:	f000 f8ce 	bl	80096bc <HAL_RCC_GetSysClockFreq>
 8009520:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8009522:	693b      	ldr	r3, [r7, #16]
 8009524:	4a61      	ldr	r2, [pc, #388]	; (80096ac <HAL_RCC_ClockConfig+0x268>)
 8009526:	4293      	cmp	r3, r2
 8009528:	d909      	bls.n	800953e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800952a:	4b5f      	ldr	r3, [pc, #380]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 800952c:	689b      	ldr	r3, [r3, #8]
 800952e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009532:	4a5d      	ldr	r2, [pc, #372]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 8009534:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009538:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800953a:	2380      	movs	r3, #128	; 0x80
 800953c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800953e:	4b5a      	ldr	r3, [pc, #360]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 8009540:	689b      	ldr	r3, [r3, #8]
 8009542:	f023 0203 	bic.w	r2, r3, #3
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	685b      	ldr	r3, [r3, #4]
 800954a:	4957      	ldr	r1, [pc, #348]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 800954c:	4313      	orrs	r3, r2
 800954e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009550:	f7fc fec4 	bl	80062dc <HAL_GetTick>
 8009554:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009556:	e00a      	b.n	800956e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009558:	f7fc fec0 	bl	80062dc <HAL_GetTick>
 800955c:	4602      	mov	r2, r0
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	1ad3      	subs	r3, r2, r3
 8009562:	f241 3288 	movw	r2, #5000	; 0x1388
 8009566:	4293      	cmp	r3, r2
 8009568:	d901      	bls.n	800956e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800956a:	2303      	movs	r3, #3
 800956c:	e095      	b.n	800969a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800956e:	4b4e      	ldr	r3, [pc, #312]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 8009570:	689b      	ldr	r3, [r3, #8]
 8009572:	f003 020c 	and.w	r2, r3, #12
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	685b      	ldr	r3, [r3, #4]
 800957a:	009b      	lsls	r3, r3, #2
 800957c:	429a      	cmp	r2, r3
 800957e:	d1eb      	bne.n	8009558 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f003 0302 	and.w	r3, r3, #2
 8009588:	2b00      	cmp	r3, #0
 800958a:	d023      	beq.n	80095d4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f003 0304 	and.w	r3, r3, #4
 8009594:	2b00      	cmp	r3, #0
 8009596:	d005      	beq.n	80095a4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009598:	4b43      	ldr	r3, [pc, #268]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 800959a:	689b      	ldr	r3, [r3, #8]
 800959c:	4a42      	ldr	r2, [pc, #264]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 800959e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80095a2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f003 0308 	and.w	r3, r3, #8
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d007      	beq.n	80095c0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80095b0:	4b3d      	ldr	r3, [pc, #244]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 80095b2:	689b      	ldr	r3, [r3, #8]
 80095b4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80095b8:	4a3b      	ldr	r2, [pc, #236]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 80095ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80095be:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80095c0:	4b39      	ldr	r3, [pc, #228]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 80095c2:	689b      	ldr	r3, [r3, #8]
 80095c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	689b      	ldr	r3, [r3, #8]
 80095cc:	4936      	ldr	r1, [pc, #216]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 80095ce:	4313      	orrs	r3, r2
 80095d0:	608b      	str	r3, [r1, #8]
 80095d2:	e008      	b.n	80095e6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80095d4:	697b      	ldr	r3, [r7, #20]
 80095d6:	2b80      	cmp	r3, #128	; 0x80
 80095d8:	d105      	bne.n	80095e6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80095da:	4b33      	ldr	r3, [pc, #204]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 80095dc:	689b      	ldr	r3, [r3, #8]
 80095de:	4a32      	ldr	r2, [pc, #200]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 80095e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80095e4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80095e6:	4b2f      	ldr	r3, [pc, #188]	; (80096a4 <HAL_RCC_ClockConfig+0x260>)
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	f003 030f 	and.w	r3, r3, #15
 80095ee:	683a      	ldr	r2, [r7, #0]
 80095f0:	429a      	cmp	r2, r3
 80095f2:	d21d      	bcs.n	8009630 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80095f4:	4b2b      	ldr	r3, [pc, #172]	; (80096a4 <HAL_RCC_ClockConfig+0x260>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	f023 020f 	bic.w	r2, r3, #15
 80095fc:	4929      	ldr	r1, [pc, #164]	; (80096a4 <HAL_RCC_ClockConfig+0x260>)
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	4313      	orrs	r3, r2
 8009602:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009604:	f7fc fe6a 	bl	80062dc <HAL_GetTick>
 8009608:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800960a:	e00a      	b.n	8009622 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800960c:	f7fc fe66 	bl	80062dc <HAL_GetTick>
 8009610:	4602      	mov	r2, r0
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	1ad3      	subs	r3, r2, r3
 8009616:	f241 3288 	movw	r2, #5000	; 0x1388
 800961a:	4293      	cmp	r3, r2
 800961c:	d901      	bls.n	8009622 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800961e:	2303      	movs	r3, #3
 8009620:	e03b      	b.n	800969a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009622:	4b20      	ldr	r3, [pc, #128]	; (80096a4 <HAL_RCC_ClockConfig+0x260>)
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f003 030f 	and.w	r3, r3, #15
 800962a:	683a      	ldr	r2, [r7, #0]
 800962c:	429a      	cmp	r2, r3
 800962e:	d1ed      	bne.n	800960c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f003 0304 	and.w	r3, r3, #4
 8009638:	2b00      	cmp	r3, #0
 800963a:	d008      	beq.n	800964e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800963c:	4b1a      	ldr	r3, [pc, #104]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 800963e:	689b      	ldr	r3, [r3, #8]
 8009640:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	68db      	ldr	r3, [r3, #12]
 8009648:	4917      	ldr	r1, [pc, #92]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 800964a:	4313      	orrs	r3, r2
 800964c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	f003 0308 	and.w	r3, r3, #8
 8009656:	2b00      	cmp	r3, #0
 8009658:	d009      	beq.n	800966e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800965a:	4b13      	ldr	r3, [pc, #76]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 800965c:	689b      	ldr	r3, [r3, #8]
 800965e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	691b      	ldr	r3, [r3, #16]
 8009666:	00db      	lsls	r3, r3, #3
 8009668:	490f      	ldr	r1, [pc, #60]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 800966a:	4313      	orrs	r3, r2
 800966c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800966e:	f000 f825 	bl	80096bc <HAL_RCC_GetSysClockFreq>
 8009672:	4601      	mov	r1, r0
 8009674:	4b0c      	ldr	r3, [pc, #48]	; (80096a8 <HAL_RCC_ClockConfig+0x264>)
 8009676:	689b      	ldr	r3, [r3, #8]
 8009678:	091b      	lsrs	r3, r3, #4
 800967a:	f003 030f 	and.w	r3, r3, #15
 800967e:	4a0c      	ldr	r2, [pc, #48]	; (80096b0 <HAL_RCC_ClockConfig+0x26c>)
 8009680:	5cd3      	ldrb	r3, [r2, r3]
 8009682:	f003 031f 	and.w	r3, r3, #31
 8009686:	fa21 f303 	lsr.w	r3, r1, r3
 800968a:	4a0a      	ldr	r2, [pc, #40]	; (80096b4 <HAL_RCC_ClockConfig+0x270>)
 800968c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800968e:	4b0a      	ldr	r3, [pc, #40]	; (80096b8 <HAL_RCC_ClockConfig+0x274>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	4618      	mov	r0, r3
 8009694:	f7fc fdd6 	bl	8006244 <HAL_InitTick>
 8009698:	4603      	mov	r3, r0
}
 800969a:	4618      	mov	r0, r3
 800969c:	3718      	adds	r7, #24
 800969e:	46bd      	mov	sp, r7
 80096a0:	bd80      	pop	{r7, pc}
 80096a2:	bf00      	nop
 80096a4:	40022000 	.word	0x40022000
 80096a8:	40021000 	.word	0x40021000
 80096ac:	04c4b400 	.word	0x04c4b400
 80096b0:	0800fc90 	.word	0x0800fc90
 80096b4:	20000c64 	.word	0x20000c64
 80096b8:	20000c68 	.word	0x20000c68

080096bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80096bc:	b480      	push	{r7}
 80096be:	b087      	sub	sp, #28
 80096c0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80096c2:	4b2c      	ldr	r3, [pc, #176]	; (8009774 <HAL_RCC_GetSysClockFreq+0xb8>)
 80096c4:	689b      	ldr	r3, [r3, #8]
 80096c6:	f003 030c 	and.w	r3, r3, #12
 80096ca:	2b04      	cmp	r3, #4
 80096cc:	d102      	bne.n	80096d4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80096ce:	4b2a      	ldr	r3, [pc, #168]	; (8009778 <HAL_RCC_GetSysClockFreq+0xbc>)
 80096d0:	613b      	str	r3, [r7, #16]
 80096d2:	e047      	b.n	8009764 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80096d4:	4b27      	ldr	r3, [pc, #156]	; (8009774 <HAL_RCC_GetSysClockFreq+0xb8>)
 80096d6:	689b      	ldr	r3, [r3, #8]
 80096d8:	f003 030c 	and.w	r3, r3, #12
 80096dc:	2b08      	cmp	r3, #8
 80096de:	d102      	bne.n	80096e6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80096e0:	4b26      	ldr	r3, [pc, #152]	; (800977c <HAL_RCC_GetSysClockFreq+0xc0>)
 80096e2:	613b      	str	r3, [r7, #16]
 80096e4:	e03e      	b.n	8009764 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80096e6:	4b23      	ldr	r3, [pc, #140]	; (8009774 <HAL_RCC_GetSysClockFreq+0xb8>)
 80096e8:	689b      	ldr	r3, [r3, #8]
 80096ea:	f003 030c 	and.w	r3, r3, #12
 80096ee:	2b0c      	cmp	r3, #12
 80096f0:	d136      	bne.n	8009760 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80096f2:	4b20      	ldr	r3, [pc, #128]	; (8009774 <HAL_RCC_GetSysClockFreq+0xb8>)
 80096f4:	68db      	ldr	r3, [r3, #12]
 80096f6:	f003 0303 	and.w	r3, r3, #3
 80096fa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80096fc:	4b1d      	ldr	r3, [pc, #116]	; (8009774 <HAL_RCC_GetSysClockFreq+0xb8>)
 80096fe:	68db      	ldr	r3, [r3, #12]
 8009700:	091b      	lsrs	r3, r3, #4
 8009702:	f003 030f 	and.w	r3, r3, #15
 8009706:	3301      	adds	r3, #1
 8009708:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	2b03      	cmp	r3, #3
 800970e:	d10c      	bne.n	800972a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009710:	4a1a      	ldr	r2, [pc, #104]	; (800977c <HAL_RCC_GetSysClockFreq+0xc0>)
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	fbb2 f3f3 	udiv	r3, r2, r3
 8009718:	4a16      	ldr	r2, [pc, #88]	; (8009774 <HAL_RCC_GetSysClockFreq+0xb8>)
 800971a:	68d2      	ldr	r2, [r2, #12]
 800971c:	0a12      	lsrs	r2, r2, #8
 800971e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009722:	fb02 f303 	mul.w	r3, r2, r3
 8009726:	617b      	str	r3, [r7, #20]
      break;
 8009728:	e00c      	b.n	8009744 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800972a:	4a13      	ldr	r2, [pc, #76]	; (8009778 <HAL_RCC_GetSysClockFreq+0xbc>)
 800972c:	68bb      	ldr	r3, [r7, #8]
 800972e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009732:	4a10      	ldr	r2, [pc, #64]	; (8009774 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009734:	68d2      	ldr	r2, [r2, #12]
 8009736:	0a12      	lsrs	r2, r2, #8
 8009738:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800973c:	fb02 f303 	mul.w	r3, r2, r3
 8009740:	617b      	str	r3, [r7, #20]
      break;
 8009742:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009744:	4b0b      	ldr	r3, [pc, #44]	; (8009774 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009746:	68db      	ldr	r3, [r3, #12]
 8009748:	0e5b      	lsrs	r3, r3, #25
 800974a:	f003 0303 	and.w	r3, r3, #3
 800974e:	3301      	adds	r3, #1
 8009750:	005b      	lsls	r3, r3, #1
 8009752:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009754:	697a      	ldr	r2, [r7, #20]
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	fbb2 f3f3 	udiv	r3, r2, r3
 800975c:	613b      	str	r3, [r7, #16]
 800975e:	e001      	b.n	8009764 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009760:	2300      	movs	r3, #0
 8009762:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009764:	693b      	ldr	r3, [r7, #16]
}
 8009766:	4618      	mov	r0, r3
 8009768:	371c      	adds	r7, #28
 800976a:	46bd      	mov	sp, r7
 800976c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009770:	4770      	bx	lr
 8009772:	bf00      	nop
 8009774:	40021000 	.word	0x40021000
 8009778:	00f42400 	.word	0x00f42400
 800977c:	007a1200 	.word	0x007a1200

08009780 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009780:	b480      	push	{r7}
 8009782:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009784:	4b03      	ldr	r3, [pc, #12]	; (8009794 <HAL_RCC_GetHCLKFreq+0x14>)
 8009786:	681b      	ldr	r3, [r3, #0]
}
 8009788:	4618      	mov	r0, r3
 800978a:	46bd      	mov	sp, r7
 800978c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009790:	4770      	bx	lr
 8009792:	bf00      	nop
 8009794:	20000c64 	.word	0x20000c64

08009798 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009798:	b480      	push	{r7}
 800979a:	b087      	sub	sp, #28
 800979c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800979e:	4b1e      	ldr	r3, [pc, #120]	; (8009818 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80097a0:	68db      	ldr	r3, [r3, #12]
 80097a2:	f003 0303 	and.w	r3, r3, #3
 80097a6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80097a8:	4b1b      	ldr	r3, [pc, #108]	; (8009818 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80097aa:	68db      	ldr	r3, [r3, #12]
 80097ac:	091b      	lsrs	r3, r3, #4
 80097ae:	f003 030f 	and.w	r3, r3, #15
 80097b2:	3301      	adds	r3, #1
 80097b4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80097b6:	693b      	ldr	r3, [r7, #16]
 80097b8:	2b03      	cmp	r3, #3
 80097ba:	d10c      	bne.n	80097d6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80097bc:	4a17      	ldr	r2, [pc, #92]	; (800981c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80097c4:	4a14      	ldr	r2, [pc, #80]	; (8009818 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80097c6:	68d2      	ldr	r2, [r2, #12]
 80097c8:	0a12      	lsrs	r2, r2, #8
 80097ca:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80097ce:	fb02 f303 	mul.w	r3, r2, r3
 80097d2:	617b      	str	r3, [r7, #20]
    break;
 80097d4:	e00c      	b.n	80097f0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80097d6:	4a12      	ldr	r2, [pc, #72]	; (8009820 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	fbb2 f3f3 	udiv	r3, r2, r3
 80097de:	4a0e      	ldr	r2, [pc, #56]	; (8009818 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80097e0:	68d2      	ldr	r2, [r2, #12]
 80097e2:	0a12      	lsrs	r2, r2, #8
 80097e4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80097e8:	fb02 f303 	mul.w	r3, r2, r3
 80097ec:	617b      	str	r3, [r7, #20]
    break;
 80097ee:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80097f0:	4b09      	ldr	r3, [pc, #36]	; (8009818 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80097f2:	68db      	ldr	r3, [r3, #12]
 80097f4:	0e5b      	lsrs	r3, r3, #25
 80097f6:	f003 0303 	and.w	r3, r3, #3
 80097fa:	3301      	adds	r3, #1
 80097fc:	005b      	lsls	r3, r3, #1
 80097fe:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009800:	697a      	ldr	r2, [r7, #20]
 8009802:	68bb      	ldr	r3, [r7, #8]
 8009804:	fbb2 f3f3 	udiv	r3, r2, r3
 8009808:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800980a:	687b      	ldr	r3, [r7, #4]
}
 800980c:	4618      	mov	r0, r3
 800980e:	371c      	adds	r7, #28
 8009810:	46bd      	mov	sp, r7
 8009812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009816:	4770      	bx	lr
 8009818:	40021000 	.word	0x40021000
 800981c:	007a1200 	.word	0x007a1200
 8009820:	00f42400 	.word	0x00f42400

08009824 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009824:	b580      	push	{r7, lr}
 8009826:	b086      	sub	sp, #24
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800982c:	2300      	movs	r3, #0
 800982e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009830:	2300      	movs	r3, #0
 8009832:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800983c:	2b00      	cmp	r3, #0
 800983e:	f000 8098 	beq.w	8009972 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009842:	2300      	movs	r3, #0
 8009844:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009846:	4b43      	ldr	r3, [pc, #268]	; (8009954 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009848:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800984a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800984e:	2b00      	cmp	r3, #0
 8009850:	d10d      	bne.n	800986e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009852:	4b40      	ldr	r3, [pc, #256]	; (8009954 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009856:	4a3f      	ldr	r2, [pc, #252]	; (8009954 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009858:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800985c:	6593      	str	r3, [r2, #88]	; 0x58
 800985e:	4b3d      	ldr	r3, [pc, #244]	; (8009954 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009866:	60bb      	str	r3, [r7, #8]
 8009868:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800986a:	2301      	movs	r3, #1
 800986c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800986e:	4b3a      	ldr	r3, [pc, #232]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	4a39      	ldr	r2, [pc, #228]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009874:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009878:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800987a:	f7fc fd2f 	bl	80062dc <HAL_GetTick>
 800987e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009880:	e009      	b.n	8009896 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009882:	f7fc fd2b 	bl	80062dc <HAL_GetTick>
 8009886:	4602      	mov	r2, r0
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	1ad3      	subs	r3, r2, r3
 800988c:	2b02      	cmp	r3, #2
 800988e:	d902      	bls.n	8009896 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009890:	2303      	movs	r3, #3
 8009892:	74fb      	strb	r3, [r7, #19]
        break;
 8009894:	e005      	b.n	80098a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009896:	4b30      	ldr	r3, [pc, #192]	; (8009958 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d0ef      	beq.n	8009882 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80098a2:	7cfb      	ldrb	r3, [r7, #19]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d159      	bne.n	800995c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80098a8:	4b2a      	ldr	r3, [pc, #168]	; (8009954 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80098b2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80098b4:	697b      	ldr	r3, [r7, #20]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d01e      	beq.n	80098f8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80098be:	697a      	ldr	r2, [r7, #20]
 80098c0:	429a      	cmp	r2, r3
 80098c2:	d019      	beq.n	80098f8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80098c4:	4b23      	ldr	r3, [pc, #140]	; (8009954 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098ce:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80098d0:	4b20      	ldr	r3, [pc, #128]	; (8009954 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098d6:	4a1f      	ldr	r2, [pc, #124]	; (8009954 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80098dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80098e0:	4b1c      	ldr	r3, [pc, #112]	; (8009954 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098e6:	4a1b      	ldr	r2, [pc, #108]	; (8009954 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80098ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80098f0:	4a18      	ldr	r2, [pc, #96]	; (8009954 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098f2:	697b      	ldr	r3, [r7, #20]
 80098f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80098f8:	697b      	ldr	r3, [r7, #20]
 80098fa:	f003 0301 	and.w	r3, r3, #1
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d016      	beq.n	8009930 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009902:	f7fc fceb 	bl	80062dc <HAL_GetTick>
 8009906:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009908:	e00b      	b.n	8009922 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800990a:	f7fc fce7 	bl	80062dc <HAL_GetTick>
 800990e:	4602      	mov	r2, r0
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	1ad3      	subs	r3, r2, r3
 8009914:	f241 3288 	movw	r2, #5000	; 0x1388
 8009918:	4293      	cmp	r3, r2
 800991a:	d902      	bls.n	8009922 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800991c:	2303      	movs	r3, #3
 800991e:	74fb      	strb	r3, [r7, #19]
            break;
 8009920:	e006      	b.n	8009930 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009922:	4b0c      	ldr	r3, [pc, #48]	; (8009954 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009924:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009928:	f003 0302 	and.w	r3, r3, #2
 800992c:	2b00      	cmp	r3, #0
 800992e:	d0ec      	beq.n	800990a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8009930:	7cfb      	ldrb	r3, [r7, #19]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d10b      	bne.n	800994e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009936:	4b07      	ldr	r3, [pc, #28]	; (8009954 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009938:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800993c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009944:	4903      	ldr	r1, [pc, #12]	; (8009954 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009946:	4313      	orrs	r3, r2
 8009948:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800994c:	e008      	b.n	8009960 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800994e:	7cfb      	ldrb	r3, [r7, #19]
 8009950:	74bb      	strb	r3, [r7, #18]
 8009952:	e005      	b.n	8009960 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009954:	40021000 	.word	0x40021000
 8009958:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800995c:	7cfb      	ldrb	r3, [r7, #19]
 800995e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009960:	7c7b      	ldrb	r3, [r7, #17]
 8009962:	2b01      	cmp	r3, #1
 8009964:	d105      	bne.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009966:	4baf      	ldr	r3, [pc, #700]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800996a:	4aae      	ldr	r2, [pc, #696]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800996c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009970:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f003 0301 	and.w	r3, r3, #1
 800997a:	2b00      	cmp	r3, #0
 800997c:	d00a      	beq.n	8009994 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800997e:	4ba9      	ldr	r3, [pc, #676]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009980:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009984:	f023 0203 	bic.w	r2, r3, #3
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	685b      	ldr	r3, [r3, #4]
 800998c:	49a5      	ldr	r1, [pc, #660]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800998e:	4313      	orrs	r3, r2
 8009990:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f003 0302 	and.w	r3, r3, #2
 800999c:	2b00      	cmp	r3, #0
 800999e:	d00a      	beq.n	80099b6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80099a0:	4ba0      	ldr	r3, [pc, #640]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80099a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099a6:	f023 020c 	bic.w	r2, r3, #12
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	689b      	ldr	r3, [r3, #8]
 80099ae:	499d      	ldr	r1, [pc, #628]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80099b0:	4313      	orrs	r3, r2
 80099b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f003 0304 	and.w	r3, r3, #4
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d00a      	beq.n	80099d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80099c2:	4b98      	ldr	r3, [pc, #608]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80099c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099c8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	68db      	ldr	r3, [r3, #12]
 80099d0:	4994      	ldr	r1, [pc, #592]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80099d2:	4313      	orrs	r3, r2
 80099d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	f003 0308 	and.w	r3, r3, #8
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d00a      	beq.n	80099fa <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80099e4:	4b8f      	ldr	r3, [pc, #572]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80099e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099ea:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	691b      	ldr	r3, [r3, #16]
 80099f2:	498c      	ldr	r1, [pc, #560]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80099f4:	4313      	orrs	r3, r2
 80099f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	f003 0310 	and.w	r3, r3, #16
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d00a      	beq.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009a06:	4b87      	ldr	r3, [pc, #540]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	695b      	ldr	r3, [r3, #20]
 8009a14:	4983      	ldr	r1, [pc, #524]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a16:	4313      	orrs	r3, r2
 8009a18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	f003 0320 	and.w	r3, r3, #32
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d00a      	beq.n	8009a3e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009a28:	4b7e      	ldr	r3, [pc, #504]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a2e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	699b      	ldr	r3, [r3, #24]
 8009a36:	497b      	ldr	r1, [pc, #492]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a38:	4313      	orrs	r3, r2
 8009a3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d00a      	beq.n	8009a60 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009a4a:	4b76      	ldr	r3, [pc, #472]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a50:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	69db      	ldr	r3, [r3, #28]
 8009a58:	4972      	ldr	r1, [pc, #456]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a5a:	4313      	orrs	r3, r2
 8009a5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d00a      	beq.n	8009a82 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009a6c:	4b6d      	ldr	r3, [pc, #436]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a72:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	6a1b      	ldr	r3, [r3, #32]
 8009a7a:	496a      	ldr	r1, [pc, #424]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a7c:	4313      	orrs	r3, r2
 8009a7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d00a      	beq.n	8009aa4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009a8e:	4b65      	ldr	r3, [pc, #404]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a94:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a9c:	4961      	ldr	r1, [pc, #388]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a9e:	4313      	orrs	r3, r2
 8009aa0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d00a      	beq.n	8009ac6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009ab0:	4b5c      	ldr	r3, [pc, #368]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009ab2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009ab6:	f023 0203 	bic.w	r2, r3, #3
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009abe:	4959      	ldr	r1, [pc, #356]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009ac0:	4313      	orrs	r3, r2
 8009ac2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d00a      	beq.n	8009ae8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009ad2:	4b54      	ldr	r3, [pc, #336]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ad8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ae0:	4950      	ldr	r1, [pc, #320]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d015      	beq.n	8009b20 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009af4:	4b4b      	ldr	r3, [pc, #300]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009afa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b02:	4948      	ldr	r1, [pc, #288]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b04:	4313      	orrs	r3, r2
 8009b06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b0e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009b12:	d105      	bne.n	8009b20 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009b14:	4b43      	ldr	r3, [pc, #268]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b16:	68db      	ldr	r3, [r3, #12]
 8009b18:	4a42      	ldr	r2, [pc, #264]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b1e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d015      	beq.n	8009b58 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009b2c:	4b3d      	ldr	r3, [pc, #244]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b32:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b3a:	493a      	ldr	r1, [pc, #232]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b3c:	4313      	orrs	r3, r2
 8009b3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b46:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009b4a:	d105      	bne.n	8009b58 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009b4c:	4b35      	ldr	r3, [pc, #212]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b4e:	68db      	ldr	r3, [r3, #12]
 8009b50:	4a34      	ldr	r2, [pc, #208]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b56:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d015      	beq.n	8009b90 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009b64:	4b2f      	ldr	r3, [pc, #188]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b6a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b72:	492c      	ldr	r1, [pc, #176]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b74:	4313      	orrs	r3, r2
 8009b76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b7e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009b82:	d105      	bne.n	8009b90 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009b84:	4b27      	ldr	r3, [pc, #156]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b86:	68db      	ldr	r3, [r3, #12]
 8009b88:	4a26      	ldr	r2, [pc, #152]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b8e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d015      	beq.n	8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009b9c:	4b21      	ldr	r3, [pc, #132]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ba2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009baa:	491e      	ldr	r1, [pc, #120]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009bac:	4313      	orrs	r3, r2
 8009bae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009bb6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009bba:	d105      	bne.n	8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009bbc:	4b19      	ldr	r3, [pc, #100]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009bbe:	68db      	ldr	r3, [r3, #12]
 8009bc0:	4a18      	ldr	r2, [pc, #96]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009bc2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009bc6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d015      	beq.n	8009c00 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009bd4:	4b13      	ldr	r3, [pc, #76]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009bda:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009be2:	4910      	ldr	r1, [pc, #64]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009be4:	4313      	orrs	r3, r2
 8009be6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009bf2:	d105      	bne.n	8009c00 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009bf4:	4b0b      	ldr	r3, [pc, #44]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009bf6:	68db      	ldr	r3, [r3, #12]
 8009bf8:	4a0a      	ldr	r2, [pc, #40]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009bfa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009bfe:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d018      	beq.n	8009c3e <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009c0c:	4b05      	ldr	r3, [pc, #20]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c12:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c1a:	4902      	ldr	r1, [pc, #8]	; (8009c24 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009c1c:	4313      	orrs	r3, r2
 8009c1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8009c22:	e001      	b.n	8009c28 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8009c24:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c2c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009c30:	d105      	bne.n	8009c3e <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009c32:	4b21      	ldr	r3, [pc, #132]	; (8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009c34:	68db      	ldr	r3, [r3, #12]
 8009c36:	4a20      	ldr	r2, [pc, #128]	; (8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009c38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009c3c:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d015      	beq.n	8009c76 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8009c4a:	4b1b      	ldr	r3, [pc, #108]	; (8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c50:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c58:	4917      	ldr	r1, [pc, #92]	; (8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009c5a:	4313      	orrs	r3, r2
 8009c5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c68:	d105      	bne.n	8009c76 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009c6a:	4b13      	ldr	r3, [pc, #76]	; (8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009c6c:	68db      	ldr	r3, [r3, #12]
 8009c6e:	4a12      	ldr	r2, [pc, #72]	; (8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009c70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009c74:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d015      	beq.n	8009cae <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009c82:	4b0d      	ldr	r3, [pc, #52]	; (8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009c84:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009c88:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c90:	4909      	ldr	r1, [pc, #36]	; (8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009c92:	4313      	orrs	r3, r2
 8009c94:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c9c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009ca0:	d105      	bne.n	8009cae <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009ca2:	4b05      	ldr	r3, [pc, #20]	; (8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009ca4:	68db      	ldr	r3, [r3, #12]
 8009ca6:	4a04      	ldr	r2, [pc, #16]	; (8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009ca8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009cac:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009cae:	7cbb      	ldrb	r3, [r7, #18]
}
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	3718      	adds	r7, #24
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}
 8009cb8:	40021000 	.word	0x40021000

08009cbc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b084      	sub	sp, #16
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d101      	bne.n	8009cce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009cca:	2301      	movs	r3, #1
 8009ccc:	e084      	b.n	8009dd8 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009cda:	b2db      	uxtb	r3, r3
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d106      	bne.n	8009cee <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009ce8:	6878      	ldr	r0, [r7, #4]
 8009cea:	f7fb fcbd 	bl	8005668 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	2202      	movs	r2, #2
 8009cf2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	681a      	ldr	r2, [r3, #0]
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009d04:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	68db      	ldr	r3, [r3, #12]
 8009d0a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009d0e:	d902      	bls.n	8009d16 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009d10:	2300      	movs	r3, #0
 8009d12:	60fb      	str	r3, [r7, #12]
 8009d14:	e002      	b.n	8009d1c <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009d16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009d1a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	68db      	ldr	r3, [r3, #12]
 8009d20:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009d24:	d007      	beq.n	8009d36 <HAL_SPI_Init+0x7a>
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	68db      	ldr	r3, [r3, #12]
 8009d2a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009d2e:	d002      	beq.n	8009d36 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2200      	movs	r2, #0
 8009d34:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d10b      	bne.n	8009d56 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	68db      	ldr	r3, [r3, #12]
 8009d42:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009d46:	d903      	bls.n	8009d50 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2202      	movs	r2, #2
 8009d4c:	631a      	str	r2, [r3, #48]	; 0x30
 8009d4e:	e002      	b.n	8009d56 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2201      	movs	r2, #1
 8009d54:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	685a      	ldr	r2, [r3, #4]
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	689b      	ldr	r3, [r3, #8]
 8009d5e:	431a      	orrs	r2, r3
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	691b      	ldr	r3, [r3, #16]
 8009d64:	431a      	orrs	r2, r3
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	695b      	ldr	r3, [r3, #20]
 8009d6a:	431a      	orrs	r2, r3
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	699b      	ldr	r3, [r3, #24]
 8009d70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009d74:	431a      	orrs	r2, r3
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	69db      	ldr	r3, [r3, #28]
 8009d7a:	431a      	orrs	r2, r3
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	6a1b      	ldr	r3, [r3, #32]
 8009d80:	ea42 0103 	orr.w	r1, r2, r3
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	430a      	orrs	r2, r1
 8009d8e:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	699b      	ldr	r3, [r3, #24]
 8009d94:	0c1b      	lsrs	r3, r3, #16
 8009d96:	f003 0204 	and.w	r2, r3, #4
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d9e:	431a      	orrs	r2, r3
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009da4:	431a      	orrs	r2, r3
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	68db      	ldr	r3, [r3, #12]
 8009daa:	ea42 0103 	orr.w	r1, r2, r3
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	68fa      	ldr	r2, [r7, #12]
 8009db4:	430a      	orrs	r2, r1
 8009db6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	69da      	ldr	r2, [r3, #28]
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009dc6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2200      	movs	r2, #0
 8009dcc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2201      	movs	r2, #1
 8009dd2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009dd6:	2300      	movs	r3, #0
}
 8009dd8:	4618      	mov	r0, r3
 8009dda:	3710      	adds	r7, #16
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	bd80      	pop	{r7, pc}

08009de0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b088      	sub	sp, #32
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	60f8      	str	r0, [r7, #12]
 8009de8:	60b9      	str	r1, [r7, #8]
 8009dea:	603b      	str	r3, [r7, #0]
 8009dec:	4613      	mov	r3, r2
 8009dee:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009df0:	2300      	movs	r3, #0
 8009df2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009dfa:	2b01      	cmp	r3, #1
 8009dfc:	d101      	bne.n	8009e02 <HAL_SPI_Transmit+0x22>
 8009dfe:	2302      	movs	r3, #2
 8009e00:	e150      	b.n	800a0a4 <HAL_SPI_Transmit+0x2c4>
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	2201      	movs	r2, #1
 8009e06:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009e0a:	f7fc fa67 	bl	80062dc <HAL_GetTick>
 8009e0e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009e10:	88fb      	ldrh	r3, [r7, #6]
 8009e12:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009e1a:	b2db      	uxtb	r3, r3
 8009e1c:	2b01      	cmp	r3, #1
 8009e1e:	d002      	beq.n	8009e26 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009e20:	2302      	movs	r3, #2
 8009e22:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009e24:	e135      	b.n	800a092 <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 8009e26:	68bb      	ldr	r3, [r7, #8]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d002      	beq.n	8009e32 <HAL_SPI_Transmit+0x52>
 8009e2c:	88fb      	ldrh	r3, [r7, #6]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d102      	bne.n	8009e38 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009e32:	2301      	movs	r3, #1
 8009e34:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009e36:	e12c      	b.n	800a092 <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	2203      	movs	r2, #3
 8009e3c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	2200      	movs	r2, #0
 8009e44:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	68ba      	ldr	r2, [r7, #8]
 8009e4a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	88fa      	ldrh	r2, [r7, #6]
 8009e50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	88fa      	ldrh	r2, [r7, #6]
 8009e56:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	2200      	movs	r2, #0
 8009e62:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	2200      	movs	r2, #0
 8009e72:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	2200      	movs	r2, #0
 8009e78:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	689b      	ldr	r3, [r3, #8]
 8009e7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009e82:	d107      	bne.n	8009e94 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	681a      	ldr	r2, [r3, #0]
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009e92:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e9e:	2b40      	cmp	r3, #64	; 0x40
 8009ea0:	d007      	beq.n	8009eb2 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	681a      	ldr	r2, [r3, #0]
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009eb0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	68db      	ldr	r3, [r3, #12]
 8009eb6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009eba:	d94b      	bls.n	8009f54 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	685b      	ldr	r3, [r3, #4]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d002      	beq.n	8009eca <HAL_SPI_Transmit+0xea>
 8009ec4:	8afb      	ldrh	r3, [r7, #22]
 8009ec6:	2b01      	cmp	r3, #1
 8009ec8:	d13e      	bne.n	8009f48 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ece:	881a      	ldrh	r2, [r3, #0]
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009eda:	1c9a      	adds	r2, r3, #2
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009ee4:	b29b      	uxth	r3, r3
 8009ee6:	3b01      	subs	r3, #1
 8009ee8:	b29a      	uxth	r2, r3
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009eee:	e02b      	b.n	8009f48 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	689b      	ldr	r3, [r3, #8]
 8009ef6:	f003 0302 	and.w	r3, r3, #2
 8009efa:	2b02      	cmp	r3, #2
 8009efc:	d112      	bne.n	8009f24 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f02:	881a      	ldrh	r2, [r3, #0]
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f0e:	1c9a      	adds	r2, r3, #2
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f18:	b29b      	uxth	r3, r3
 8009f1a:	3b01      	subs	r3, #1
 8009f1c:	b29a      	uxth	r2, r3
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009f22:	e011      	b.n	8009f48 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009f24:	f7fc f9da 	bl	80062dc <HAL_GetTick>
 8009f28:	4602      	mov	r2, r0
 8009f2a:	69bb      	ldr	r3, [r7, #24]
 8009f2c:	1ad3      	subs	r3, r2, r3
 8009f2e:	683a      	ldr	r2, [r7, #0]
 8009f30:	429a      	cmp	r2, r3
 8009f32:	d803      	bhi.n	8009f3c <HAL_SPI_Transmit+0x15c>
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009f3a:	d102      	bne.n	8009f42 <HAL_SPI_Transmit+0x162>
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d102      	bne.n	8009f48 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 8009f42:	2303      	movs	r3, #3
 8009f44:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009f46:	e0a4      	b.n	800a092 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f4c:	b29b      	uxth	r3, r3
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d1ce      	bne.n	8009ef0 <HAL_SPI_Transmit+0x110>
 8009f52:	e07c      	b.n	800a04e <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	685b      	ldr	r3, [r3, #4]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d002      	beq.n	8009f62 <HAL_SPI_Transmit+0x182>
 8009f5c:	8afb      	ldrh	r3, [r7, #22]
 8009f5e:	2b01      	cmp	r3, #1
 8009f60:	d170      	bne.n	800a044 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f66:	b29b      	uxth	r3, r3
 8009f68:	2b01      	cmp	r3, #1
 8009f6a:	d912      	bls.n	8009f92 <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f70:	881a      	ldrh	r2, [r3, #0]
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f7c:	1c9a      	adds	r2, r3, #2
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f86:	b29b      	uxth	r3, r3
 8009f88:	3b02      	subs	r3, #2
 8009f8a:	b29a      	uxth	r2, r3
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009f90:	e058      	b.n	800a044 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	330c      	adds	r3, #12
 8009f9c:	7812      	ldrb	r2, [r2, #0]
 8009f9e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fa4:	1c5a      	adds	r2, r3, #1
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009fae:	b29b      	uxth	r3, r3
 8009fb0:	3b01      	subs	r3, #1
 8009fb2:	b29a      	uxth	r2, r3
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8009fb8:	e044      	b.n	800a044 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	689b      	ldr	r3, [r3, #8]
 8009fc0:	f003 0302 	and.w	r3, r3, #2
 8009fc4:	2b02      	cmp	r3, #2
 8009fc6:	d12b      	bne.n	800a020 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009fcc:	b29b      	uxth	r3, r3
 8009fce:	2b01      	cmp	r3, #1
 8009fd0:	d912      	bls.n	8009ff8 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fd6:	881a      	ldrh	r2, [r3, #0]
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fe2:	1c9a      	adds	r2, r3, #2
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009fec:	b29b      	uxth	r3, r3
 8009fee:	3b02      	subs	r3, #2
 8009ff0:	b29a      	uxth	r2, r3
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009ff6:	e025      	b.n	800a044 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	330c      	adds	r3, #12
 800a002:	7812      	ldrb	r2, [r2, #0]
 800a004:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a00a:	1c5a      	adds	r2, r3, #1
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a014:	b29b      	uxth	r3, r3
 800a016:	3b01      	subs	r3, #1
 800a018:	b29a      	uxth	r2, r3
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a01e:	e011      	b.n	800a044 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a020:	f7fc f95c 	bl	80062dc <HAL_GetTick>
 800a024:	4602      	mov	r2, r0
 800a026:	69bb      	ldr	r3, [r7, #24]
 800a028:	1ad3      	subs	r3, r2, r3
 800a02a:	683a      	ldr	r2, [r7, #0]
 800a02c:	429a      	cmp	r2, r3
 800a02e:	d803      	bhi.n	800a038 <HAL_SPI_Transmit+0x258>
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a036:	d102      	bne.n	800a03e <HAL_SPI_Transmit+0x25e>
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d102      	bne.n	800a044 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 800a03e:	2303      	movs	r3, #3
 800a040:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a042:	e026      	b.n	800a092 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a048:	b29b      	uxth	r3, r3
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d1b5      	bne.n	8009fba <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a04e:	69ba      	ldr	r2, [r7, #24]
 800a050:	6839      	ldr	r1, [r7, #0]
 800a052:	68f8      	ldr	r0, [r7, #12]
 800a054:	f000 f901 	bl	800a25a <SPI_EndRxTxTransaction>
 800a058:	4603      	mov	r3, r0
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d002      	beq.n	800a064 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	2220      	movs	r2, #32
 800a062:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	689b      	ldr	r3, [r3, #8]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d10a      	bne.n	800a082 <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a06c:	2300      	movs	r3, #0
 800a06e:	613b      	str	r3, [r7, #16]
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	68db      	ldr	r3, [r3, #12]
 800a076:	613b      	str	r3, [r7, #16]
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	689b      	ldr	r3, [r3, #8]
 800a07e:	613b      	str	r3, [r7, #16]
 800a080:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a086:	2b00      	cmp	r3, #0
 800a088:	d002      	beq.n	800a090 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 800a08a:	2301      	movs	r3, #1
 800a08c:	77fb      	strb	r3, [r7, #31]
 800a08e:	e000      	b.n	800a092 <HAL_SPI_Transmit+0x2b2>
  }

error:
 800a090:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	2201      	movs	r2, #1
 800a096:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	2200      	movs	r2, #0
 800a09e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800a0a2:	7ffb      	ldrb	r3, [r7, #31]
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	3720      	adds	r7, #32
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	bd80      	pop	{r7, pc}

0800a0ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b084      	sub	sp, #16
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	60f8      	str	r0, [r7, #12]
 800a0b4:	60b9      	str	r1, [r7, #8]
 800a0b6:	603b      	str	r3, [r7, #0]
 800a0b8:	4613      	mov	r3, r2
 800a0ba:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a0bc:	e04c      	b.n	800a158 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a0c4:	d048      	beq.n	800a158 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800a0c6:	f7fc f909 	bl	80062dc <HAL_GetTick>
 800a0ca:	4602      	mov	r2, r0
 800a0cc:	69bb      	ldr	r3, [r7, #24]
 800a0ce:	1ad3      	subs	r3, r2, r3
 800a0d0:	683a      	ldr	r2, [r7, #0]
 800a0d2:	429a      	cmp	r2, r3
 800a0d4:	d902      	bls.n	800a0dc <SPI_WaitFlagStateUntilTimeout+0x30>
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d13d      	bne.n	800a158 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	685a      	ldr	r2, [r3, #4]
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a0ea:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	685b      	ldr	r3, [r3, #4]
 800a0f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a0f4:	d111      	bne.n	800a11a <SPI_WaitFlagStateUntilTimeout+0x6e>
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	689b      	ldr	r3, [r3, #8]
 800a0fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a0fe:	d004      	beq.n	800a10a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	689b      	ldr	r3, [r3, #8]
 800a104:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a108:	d107      	bne.n	800a11a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	681a      	ldr	r2, [r3, #0]
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a118:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a11e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a122:	d10f      	bne.n	800a144 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	681a      	ldr	r2, [r3, #0]
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a132:	601a      	str	r2, [r3, #0]
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	681a      	ldr	r2, [r3, #0]
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a142:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	2201      	movs	r2, #1
 800a148:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	2200      	movs	r2, #0
 800a150:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800a154:	2303      	movs	r3, #3
 800a156:	e00f      	b.n	800a178 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	689a      	ldr	r2, [r3, #8]
 800a15e:	68bb      	ldr	r3, [r7, #8]
 800a160:	4013      	ands	r3, r2
 800a162:	68ba      	ldr	r2, [r7, #8]
 800a164:	429a      	cmp	r2, r3
 800a166:	bf0c      	ite	eq
 800a168:	2301      	moveq	r3, #1
 800a16a:	2300      	movne	r3, #0
 800a16c:	b2db      	uxtb	r3, r3
 800a16e:	461a      	mov	r2, r3
 800a170:	79fb      	ldrb	r3, [r7, #7]
 800a172:	429a      	cmp	r2, r3
 800a174:	d1a3      	bne.n	800a0be <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800a176:	2300      	movs	r3, #0
}
 800a178:	4618      	mov	r0, r3
 800a17a:	3710      	adds	r7, #16
 800a17c:	46bd      	mov	sp, r7
 800a17e:	bd80      	pop	{r7, pc}

0800a180 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b084      	sub	sp, #16
 800a184:	af00      	add	r7, sp, #0
 800a186:	60f8      	str	r0, [r7, #12]
 800a188:	60b9      	str	r1, [r7, #8]
 800a18a:	607a      	str	r2, [r7, #4]
 800a18c:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 800a18e:	e057      	b.n	800a240 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a190:	68bb      	ldr	r3, [r7, #8]
 800a192:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800a196:	d106      	bne.n	800a1a6 <SPI_WaitFifoStateUntilTimeout+0x26>
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d103      	bne.n	800a1a6 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	330c      	adds	r3, #12
 800a1a4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a1ac:	d048      	beq.n	800a240 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800a1ae:	f7fc f895 	bl	80062dc <HAL_GetTick>
 800a1b2:	4602      	mov	r2, r0
 800a1b4:	69bb      	ldr	r3, [r7, #24]
 800a1b6:	1ad3      	subs	r3, r2, r3
 800a1b8:	683a      	ldr	r2, [r7, #0]
 800a1ba:	429a      	cmp	r2, r3
 800a1bc:	d902      	bls.n	800a1c4 <SPI_WaitFifoStateUntilTimeout+0x44>
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d13d      	bne.n	800a240 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	685a      	ldr	r2, [r3, #4]
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a1d2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	685b      	ldr	r3, [r3, #4]
 800a1d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a1dc:	d111      	bne.n	800a202 <SPI_WaitFifoStateUntilTimeout+0x82>
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	689b      	ldr	r3, [r3, #8]
 800a1e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a1e6:	d004      	beq.n	800a1f2 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	689b      	ldr	r3, [r3, #8]
 800a1ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a1f0:	d107      	bne.n	800a202 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	681a      	ldr	r2, [r3, #0]
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a200:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a206:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a20a:	d10f      	bne.n	800a22c <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	681a      	ldr	r2, [r3, #0]
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a21a:	601a      	str	r2, [r3, #0]
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	681a      	ldr	r2, [r3, #0]
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a22a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	2201      	movs	r2, #1
 800a230:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	2200      	movs	r2, #0
 800a238:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800a23c:	2303      	movs	r3, #3
 800a23e:	e008      	b.n	800a252 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	689a      	ldr	r2, [r3, #8]
 800a246:	68bb      	ldr	r3, [r7, #8]
 800a248:	4013      	ands	r3, r2
 800a24a:	687a      	ldr	r2, [r7, #4]
 800a24c:	429a      	cmp	r2, r3
 800a24e:	d19f      	bne.n	800a190 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800a250:	2300      	movs	r3, #0
}
 800a252:	4618      	mov	r0, r3
 800a254:	3710      	adds	r7, #16
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}

0800a25a <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a25a:	b580      	push	{r7, lr}
 800a25c:	b086      	sub	sp, #24
 800a25e:	af02      	add	r7, sp, #8
 800a260:	60f8      	str	r0, [r7, #12]
 800a262:	60b9      	str	r1, [r7, #8]
 800a264:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	9300      	str	r3, [sp, #0]
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	2200      	movs	r2, #0
 800a26e:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800a272:	68f8      	ldr	r0, [r7, #12]
 800a274:	f7ff ff84 	bl	800a180 <SPI_WaitFifoStateUntilTimeout>
 800a278:	4603      	mov	r3, r0
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d007      	beq.n	800a28e <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a282:	f043 0220 	orr.w	r2, r3, #32
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a28a:	2303      	movs	r3, #3
 800a28c:	e027      	b.n	800a2de <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	9300      	str	r3, [sp, #0]
 800a292:	68bb      	ldr	r3, [r7, #8]
 800a294:	2200      	movs	r2, #0
 800a296:	2180      	movs	r1, #128	; 0x80
 800a298:	68f8      	ldr	r0, [r7, #12]
 800a29a:	f7ff ff07 	bl	800a0ac <SPI_WaitFlagStateUntilTimeout>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d007      	beq.n	800a2b4 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a2a8:	f043 0220 	orr.w	r2, r3, #32
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a2b0:	2303      	movs	r3, #3
 800a2b2:	e014      	b.n	800a2de <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	9300      	str	r3, [sp, #0]
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800a2c0:	68f8      	ldr	r0, [r7, #12]
 800a2c2:	f7ff ff5d 	bl	800a180 <SPI_WaitFifoStateUntilTimeout>
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d007      	beq.n	800a2dc <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a2d0:	f043 0220 	orr.w	r2, r3, #32
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a2d8:	2303      	movs	r3, #3
 800a2da:	e000      	b.n	800a2de <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a2dc:	2300      	movs	r3, #0
}
 800a2de:	4618      	mov	r0, r3
 800a2e0:	3710      	adds	r7, #16
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}

0800a2e6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a2e6:	b580      	push	{r7, lr}
 800a2e8:	b082      	sub	sp, #8
 800a2ea:	af00      	add	r7, sp, #0
 800a2ec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d101      	bne.n	800a2f8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a2f4:	2301      	movs	r3, #1
 800a2f6:	e049      	b.n	800a38c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a2fe:	b2db      	uxtb	r3, r3
 800a300:	2b00      	cmp	r3, #0
 800a302:	d106      	bne.n	800a312 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2200      	movs	r2, #0
 800a308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a30c:	6878      	ldr	r0, [r7, #4]
 800a30e:	f7fb fe93 	bl	8006038 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	2202      	movs	r2, #2
 800a316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681a      	ldr	r2, [r3, #0]
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	3304      	adds	r3, #4
 800a322:	4619      	mov	r1, r3
 800a324:	4610      	mov	r0, r2
 800a326:	f000 fc51 	bl	800abcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2201      	movs	r2, #1
 800a32e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2201      	movs	r2, #1
 800a336:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2201      	movs	r2, #1
 800a33e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	2201      	movs	r2, #1
 800a346:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	2201      	movs	r2, #1
 800a34e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	2201      	movs	r2, #1
 800a356:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2201      	movs	r2, #1
 800a35e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2201      	movs	r2, #1
 800a366:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2201      	movs	r2, #1
 800a36e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2201      	movs	r2, #1
 800a376:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2201      	movs	r2, #1
 800a37e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2201      	movs	r2, #1
 800a386:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a38a:	2300      	movs	r3, #0
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	3708      	adds	r7, #8
 800a390:	46bd      	mov	sp, r7
 800a392:	bd80      	pop	{r7, pc}

0800a394 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a394:	b480      	push	{r7}
 800a396:	b085      	sub	sp, #20
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a3a2:	b2db      	uxtb	r3, r3
 800a3a4:	2b01      	cmp	r3, #1
 800a3a6:	d001      	beq.n	800a3ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800a3a8:	2301      	movs	r3, #1
 800a3aa:	e019      	b.n	800a3e0 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	2202      	movs	r2, #2
 800a3b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	689a      	ldr	r2, [r3, #8]
 800a3ba:	4b0c      	ldr	r3, [pc, #48]	; (800a3ec <HAL_TIM_Base_Start+0x58>)
 800a3bc:	4013      	ands	r3, r2
 800a3be:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	2b06      	cmp	r3, #6
 800a3c4:	d00b      	beq.n	800a3de <HAL_TIM_Base_Start+0x4a>
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a3cc:	d007      	beq.n	800a3de <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	681a      	ldr	r2, [r3, #0]
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	f042 0201 	orr.w	r2, r2, #1
 800a3dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a3de:	2300      	movs	r3, #0
}
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	3714      	adds	r7, #20
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ea:	4770      	bx	lr
 800a3ec:	00010007 	.word	0x00010007

0800a3f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a3f0:	b480      	push	{r7}
 800a3f2:	b085      	sub	sp, #20
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a3fe:	b2db      	uxtb	r3, r3
 800a400:	2b01      	cmp	r3, #1
 800a402:	d001      	beq.n	800a408 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a404:	2301      	movs	r3, #1
 800a406:	e021      	b.n	800a44c <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2202      	movs	r2, #2
 800a40c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	68da      	ldr	r2, [r3, #12]
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	f042 0201 	orr.w	r2, r2, #1
 800a41e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	689a      	ldr	r2, [r3, #8]
 800a426:	4b0c      	ldr	r3, [pc, #48]	; (800a458 <HAL_TIM_Base_Start_IT+0x68>)
 800a428:	4013      	ands	r3, r2
 800a42a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	2b06      	cmp	r3, #6
 800a430:	d00b      	beq.n	800a44a <HAL_TIM_Base_Start_IT+0x5a>
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a438:	d007      	beq.n	800a44a <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	681a      	ldr	r2, [r3, #0]
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f042 0201 	orr.w	r2, r2, #1
 800a448:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a44a:	2300      	movs	r3, #0
}
 800a44c:	4618      	mov	r0, r3
 800a44e:	3714      	adds	r7, #20
 800a450:	46bd      	mov	sp, r7
 800a452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a456:	4770      	bx	lr
 800a458:	00010007 	.word	0x00010007

0800a45c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800a45c:	b480      	push	{r7}
 800a45e:	b083      	sub	sp, #12
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	68da      	ldr	r2, [r3, #12]
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	f022 0201 	bic.w	r2, r2, #1
 800a472:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	6a1a      	ldr	r2, [r3, #32]
 800a47a:	f241 1311 	movw	r3, #4369	; 0x1111
 800a47e:	4013      	ands	r3, r2
 800a480:	2b00      	cmp	r3, #0
 800a482:	d10f      	bne.n	800a4a4 <HAL_TIM_Base_Stop_IT+0x48>
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	6a1a      	ldr	r2, [r3, #32]
 800a48a:	f244 4344 	movw	r3, #17476	; 0x4444
 800a48e:	4013      	ands	r3, r2
 800a490:	2b00      	cmp	r3, #0
 800a492:	d107      	bne.n	800a4a4 <HAL_TIM_Base_Stop_IT+0x48>
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	681a      	ldr	r2, [r3, #0]
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	f022 0201 	bic.w	r2, r2, #1
 800a4a2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2201      	movs	r2, #1
 800a4a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800a4ac:	2300      	movs	r3, #0
}
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	370c      	adds	r7, #12
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b8:	4770      	bx	lr

0800a4ba <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800a4ba:	b580      	push	{r7, lr}
 800a4bc:	b086      	sub	sp, #24
 800a4be:	af00      	add	r7, sp, #0
 800a4c0:	6078      	str	r0, [r7, #4]
 800a4c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d101      	bne.n	800a4ce <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	e097      	b.n	800a5fe <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a4d4:	b2db      	uxtb	r3, r3
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d106      	bne.n	800a4e8 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2200      	movs	r2, #0
 800a4de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	f7fb fd4c 	bl	8005f80 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2202      	movs	r2, #2
 800a4ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	689b      	ldr	r3, [r3, #8]
 800a4f6:	687a      	ldr	r2, [r7, #4]
 800a4f8:	6812      	ldr	r2, [r2, #0]
 800a4fa:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800a4fe:	f023 0307 	bic.w	r3, r3, #7
 800a502:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681a      	ldr	r2, [r3, #0]
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	3304      	adds	r3, #4
 800a50c:	4619      	mov	r1, r3
 800a50e:	4610      	mov	r0, r2
 800a510:	f000 fb5c 	bl	800abcc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	689b      	ldr	r3, [r3, #8]
 800a51a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	699b      	ldr	r3, [r3, #24]
 800a522:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	6a1b      	ldr	r3, [r3, #32]
 800a52a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	697a      	ldr	r2, [r7, #20]
 800a532:	4313      	orrs	r3, r2
 800a534:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800a536:	693b      	ldr	r3, [r7, #16]
 800a538:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a53c:	f023 0303 	bic.w	r3, r3, #3
 800a540:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	689a      	ldr	r2, [r3, #8]
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	699b      	ldr	r3, [r3, #24]
 800a54a:	021b      	lsls	r3, r3, #8
 800a54c:	4313      	orrs	r3, r2
 800a54e:	693a      	ldr	r2, [r7, #16]
 800a550:	4313      	orrs	r3, r2
 800a552:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800a554:	693b      	ldr	r3, [r7, #16]
 800a556:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800a55a:	f023 030c 	bic.w	r3, r3, #12
 800a55e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800a560:	693b      	ldr	r3, [r7, #16]
 800a562:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a566:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a56a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	68da      	ldr	r2, [r3, #12]
 800a570:	683b      	ldr	r3, [r7, #0]
 800a572:	69db      	ldr	r3, [r3, #28]
 800a574:	021b      	lsls	r3, r3, #8
 800a576:	4313      	orrs	r3, r2
 800a578:	693a      	ldr	r2, [r7, #16]
 800a57a:	4313      	orrs	r3, r2
 800a57c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a57e:	683b      	ldr	r3, [r7, #0]
 800a580:	691b      	ldr	r3, [r3, #16]
 800a582:	011a      	lsls	r2, r3, #4
 800a584:	683b      	ldr	r3, [r7, #0]
 800a586:	6a1b      	ldr	r3, [r3, #32]
 800a588:	031b      	lsls	r3, r3, #12
 800a58a:	4313      	orrs	r3, r2
 800a58c:	693a      	ldr	r2, [r7, #16]
 800a58e:	4313      	orrs	r3, r2
 800a590:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800a598:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800a5a0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	685a      	ldr	r2, [r3, #4]
 800a5a6:	683b      	ldr	r3, [r7, #0]
 800a5a8:	695b      	ldr	r3, [r3, #20]
 800a5aa:	011b      	lsls	r3, r3, #4
 800a5ac:	4313      	orrs	r3, r2
 800a5ae:	68fa      	ldr	r2, [r7, #12]
 800a5b0:	4313      	orrs	r3, r2
 800a5b2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	697a      	ldr	r2, [r7, #20]
 800a5ba:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	693a      	ldr	r2, [r7, #16]
 800a5c2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	68fa      	ldr	r2, [r7, #12]
 800a5ca:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2201      	movs	r2, #1
 800a5d0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2201      	movs	r2, #1
 800a5d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	2201      	movs	r2, #1
 800a5e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2201      	movs	r2, #1
 800a5e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2201      	movs	r2, #1
 800a5f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	2201      	movs	r2, #1
 800a5f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a5fc:	2300      	movs	r3, #0
}
 800a5fe:	4618      	mov	r0, r3
 800a600:	3718      	adds	r7, #24
 800a602:	46bd      	mov	sp, r7
 800a604:	bd80      	pop	{r7, pc}

0800a606 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a606:	b580      	push	{r7, lr}
 800a608:	b082      	sub	sp, #8
 800a60a:	af00      	add	r7, sp, #0
 800a60c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	691b      	ldr	r3, [r3, #16]
 800a614:	f003 0302 	and.w	r3, r3, #2
 800a618:	2b02      	cmp	r3, #2
 800a61a:	d122      	bne.n	800a662 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	68db      	ldr	r3, [r3, #12]
 800a622:	f003 0302 	and.w	r3, r3, #2
 800a626:	2b02      	cmp	r3, #2
 800a628:	d11b      	bne.n	800a662 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f06f 0202 	mvn.w	r2, #2
 800a632:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	2201      	movs	r2, #1
 800a638:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	699b      	ldr	r3, [r3, #24]
 800a640:	f003 0303 	and.w	r3, r3, #3
 800a644:	2b00      	cmp	r3, #0
 800a646:	d003      	beq.n	800a650 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f000 faa1 	bl	800ab90 <HAL_TIM_IC_CaptureCallback>
 800a64e:	e005      	b.n	800a65c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a650:	6878      	ldr	r0, [r7, #4]
 800a652:	f000 fa93 	bl	800ab7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f000 faa4 	bl	800aba4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2200      	movs	r2, #0
 800a660:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	691b      	ldr	r3, [r3, #16]
 800a668:	f003 0304 	and.w	r3, r3, #4
 800a66c:	2b04      	cmp	r3, #4
 800a66e:	d122      	bne.n	800a6b6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	68db      	ldr	r3, [r3, #12]
 800a676:	f003 0304 	and.w	r3, r3, #4
 800a67a:	2b04      	cmp	r3, #4
 800a67c:	d11b      	bne.n	800a6b6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	f06f 0204 	mvn.w	r2, #4
 800a686:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	2202      	movs	r2, #2
 800a68c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	699b      	ldr	r3, [r3, #24]
 800a694:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d003      	beq.n	800a6a4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a69c:	6878      	ldr	r0, [r7, #4]
 800a69e:	f000 fa77 	bl	800ab90 <HAL_TIM_IC_CaptureCallback>
 800a6a2:	e005      	b.n	800a6b0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a6a4:	6878      	ldr	r0, [r7, #4]
 800a6a6:	f000 fa69 	bl	800ab7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a6aa:	6878      	ldr	r0, [r7, #4]
 800a6ac:	f000 fa7a 	bl	800aba4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	691b      	ldr	r3, [r3, #16]
 800a6bc:	f003 0308 	and.w	r3, r3, #8
 800a6c0:	2b08      	cmp	r3, #8
 800a6c2:	d122      	bne.n	800a70a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	68db      	ldr	r3, [r3, #12]
 800a6ca:	f003 0308 	and.w	r3, r3, #8
 800a6ce:	2b08      	cmp	r3, #8
 800a6d0:	d11b      	bne.n	800a70a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	f06f 0208 	mvn.w	r2, #8
 800a6da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2204      	movs	r2, #4
 800a6e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	69db      	ldr	r3, [r3, #28]
 800a6e8:	f003 0303 	and.w	r3, r3, #3
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d003      	beq.n	800a6f8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a6f0:	6878      	ldr	r0, [r7, #4]
 800a6f2:	f000 fa4d 	bl	800ab90 <HAL_TIM_IC_CaptureCallback>
 800a6f6:	e005      	b.n	800a704 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a6f8:	6878      	ldr	r0, [r7, #4]
 800a6fa:	f000 fa3f 	bl	800ab7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a6fe:	6878      	ldr	r0, [r7, #4]
 800a700:	f000 fa50 	bl	800aba4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2200      	movs	r2, #0
 800a708:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	691b      	ldr	r3, [r3, #16]
 800a710:	f003 0310 	and.w	r3, r3, #16
 800a714:	2b10      	cmp	r3, #16
 800a716:	d122      	bne.n	800a75e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	68db      	ldr	r3, [r3, #12]
 800a71e:	f003 0310 	and.w	r3, r3, #16
 800a722:	2b10      	cmp	r3, #16
 800a724:	d11b      	bne.n	800a75e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	f06f 0210 	mvn.w	r2, #16
 800a72e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2208      	movs	r2, #8
 800a734:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	69db      	ldr	r3, [r3, #28]
 800a73c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a740:	2b00      	cmp	r3, #0
 800a742:	d003      	beq.n	800a74c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a744:	6878      	ldr	r0, [r7, #4]
 800a746:	f000 fa23 	bl	800ab90 <HAL_TIM_IC_CaptureCallback>
 800a74a:	e005      	b.n	800a758 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a74c:	6878      	ldr	r0, [r7, #4]
 800a74e:	f000 fa15 	bl	800ab7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f000 fa26 	bl	800aba4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2200      	movs	r2, #0
 800a75c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	691b      	ldr	r3, [r3, #16]
 800a764:	f003 0301 	and.w	r3, r3, #1
 800a768:	2b01      	cmp	r3, #1
 800a76a:	d10e      	bne.n	800a78a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	68db      	ldr	r3, [r3, #12]
 800a772:	f003 0301 	and.w	r3, r3, #1
 800a776:	2b01      	cmp	r3, #1
 800a778:	d107      	bne.n	800a78a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	f06f 0201 	mvn.w	r2, #1
 800a782:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a784:	6878      	ldr	r0, [r7, #4]
 800a786:	f000 f9ef 	bl	800ab68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	691b      	ldr	r3, [r3, #16]
 800a790:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a794:	2b80      	cmp	r3, #128	; 0x80
 800a796:	d10e      	bne.n	800a7b6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	68db      	ldr	r3, [r3, #12]
 800a79e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7a2:	2b80      	cmp	r3, #128	; 0x80
 800a7a4:	d107      	bne.n	800a7b6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a7ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a7b0:	6878      	ldr	r0, [r7, #4]
 800a7b2:	f000 fd5d 	bl	800b270 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	691b      	ldr	r3, [r3, #16]
 800a7bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a7c4:	d10e      	bne.n	800a7e4 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	68db      	ldr	r3, [r3, #12]
 800a7cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7d0:	2b80      	cmp	r3, #128	; 0x80
 800a7d2:	d107      	bne.n	800a7e4 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a7dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a7de:	6878      	ldr	r0, [r7, #4]
 800a7e0:	f000 fd50 	bl	800b284 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	691b      	ldr	r3, [r3, #16]
 800a7ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7ee:	2b40      	cmp	r3, #64	; 0x40
 800a7f0:	d10e      	bne.n	800a810 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	68db      	ldr	r3, [r3, #12]
 800a7f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7fc:	2b40      	cmp	r3, #64	; 0x40
 800a7fe:	d107      	bne.n	800a810 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a808:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a80a:	6878      	ldr	r0, [r7, #4]
 800a80c:	f000 f9d4 	bl	800abb8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	691b      	ldr	r3, [r3, #16]
 800a816:	f003 0320 	and.w	r3, r3, #32
 800a81a:	2b20      	cmp	r3, #32
 800a81c:	d10e      	bne.n	800a83c <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	68db      	ldr	r3, [r3, #12]
 800a824:	f003 0320 	and.w	r3, r3, #32
 800a828:	2b20      	cmp	r3, #32
 800a82a:	d107      	bne.n	800a83c <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f06f 0220 	mvn.w	r2, #32
 800a834:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a836:	6878      	ldr	r0, [r7, #4]
 800a838:	f000 fd10 	bl	800b25c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	691b      	ldr	r3, [r3, #16]
 800a842:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a846:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a84a:	d10f      	bne.n	800a86c <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	68db      	ldr	r3, [r3, #12]
 800a852:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a856:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a85a:	d107      	bne.n	800a86c <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800a864:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a866:	6878      	ldr	r0, [r7, #4]
 800a868:	f000 fd16 	bl	800b298 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	691b      	ldr	r3, [r3, #16]
 800a872:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a876:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a87a:	d10f      	bne.n	800a89c <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	68db      	ldr	r3, [r3, #12]
 800a882:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a886:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a88a:	d107      	bne.n	800a89c <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800a894:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a896:	6878      	ldr	r0, [r7, #4]
 800a898:	f000 fd08 	bl	800b2ac <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	691b      	ldr	r3, [r3, #16]
 800a8a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a8a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a8aa:	d10f      	bne.n	800a8cc <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	68db      	ldr	r3, [r3, #12]
 800a8b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a8b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a8ba:	d107      	bne.n	800a8cc <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800a8c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800a8c6:	6878      	ldr	r0, [r7, #4]
 800a8c8:	f000 fcfa 	bl	800b2c0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	691b      	ldr	r3, [r3, #16]
 800a8d2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a8d6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a8da:	d10f      	bne.n	800a8fc <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	68db      	ldr	r3, [r3, #12]
 800a8e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a8e6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a8ea:	d107      	bne.n	800a8fc <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800a8f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	f000 fcec 	bl	800b2d4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a8fc:	bf00      	nop
 800a8fe:	3708      	adds	r7, #8
 800a900:	46bd      	mov	sp, r7
 800a902:	bd80      	pop	{r7, pc}

0800a904 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a904:	b580      	push	{r7, lr}
 800a906:	b084      	sub	sp, #16
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
 800a90c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a914:	2b01      	cmp	r3, #1
 800a916:	d101      	bne.n	800a91c <HAL_TIM_ConfigClockSource+0x18>
 800a918:	2302      	movs	r3, #2
 800a91a:	e0d2      	b.n	800aac2 <HAL_TIM_ConfigClockSource+0x1be>
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2201      	movs	r2, #1
 800a920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	2202      	movs	r2, #2
 800a928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	689b      	ldr	r3, [r3, #8]
 800a932:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800a93a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a93e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a946:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	68fa      	ldr	r2, [r7, #12]
 800a94e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a958:	f000 80a9 	beq.w	800aaae <HAL_TIM_ConfigClockSource+0x1aa>
 800a95c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a960:	d81a      	bhi.n	800a998 <HAL_TIM_ConfigClockSource+0x94>
 800a962:	2b30      	cmp	r3, #48	; 0x30
 800a964:	f000 809a 	beq.w	800aa9c <HAL_TIM_ConfigClockSource+0x198>
 800a968:	2b30      	cmp	r3, #48	; 0x30
 800a96a:	d809      	bhi.n	800a980 <HAL_TIM_ConfigClockSource+0x7c>
 800a96c:	2b10      	cmp	r3, #16
 800a96e:	f000 8095 	beq.w	800aa9c <HAL_TIM_ConfigClockSource+0x198>
 800a972:	2b20      	cmp	r3, #32
 800a974:	f000 8092 	beq.w	800aa9c <HAL_TIM_ConfigClockSource+0x198>
 800a978:	2b00      	cmp	r3, #0
 800a97a:	f000 808f 	beq.w	800aa9c <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800a97e:	e097      	b.n	800aab0 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800a980:	2b50      	cmp	r3, #80	; 0x50
 800a982:	d05b      	beq.n	800aa3c <HAL_TIM_ConfigClockSource+0x138>
 800a984:	2b50      	cmp	r3, #80	; 0x50
 800a986:	d802      	bhi.n	800a98e <HAL_TIM_ConfigClockSource+0x8a>
 800a988:	2b40      	cmp	r3, #64	; 0x40
 800a98a:	d077      	beq.n	800aa7c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800a98c:	e090      	b.n	800aab0 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800a98e:	2b60      	cmp	r3, #96	; 0x60
 800a990:	d064      	beq.n	800aa5c <HAL_TIM_ConfigClockSource+0x158>
 800a992:	2b70      	cmp	r3, #112	; 0x70
 800a994:	d028      	beq.n	800a9e8 <HAL_TIM_ConfigClockSource+0xe4>
      break;
 800a996:	e08b      	b.n	800aab0 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800a998:	4a4c      	ldr	r2, [pc, #304]	; (800aacc <HAL_TIM_ConfigClockSource+0x1c8>)
 800a99a:	4293      	cmp	r3, r2
 800a99c:	d07e      	beq.n	800aa9c <HAL_TIM_ConfigClockSource+0x198>
 800a99e:	4a4b      	ldr	r2, [pc, #300]	; (800aacc <HAL_TIM_ConfigClockSource+0x1c8>)
 800a9a0:	4293      	cmp	r3, r2
 800a9a2:	d810      	bhi.n	800a9c6 <HAL_TIM_ConfigClockSource+0xc2>
 800a9a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a9a8:	d078      	beq.n	800aa9c <HAL_TIM_ConfigClockSource+0x198>
 800a9aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a9ae:	d803      	bhi.n	800a9b8 <HAL_TIM_ConfigClockSource+0xb4>
 800a9b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a9b4:	d02f      	beq.n	800aa16 <HAL_TIM_ConfigClockSource+0x112>
      break;
 800a9b6:	e07b      	b.n	800aab0 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800a9b8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a9bc:	d06e      	beq.n	800aa9c <HAL_TIM_ConfigClockSource+0x198>
 800a9be:	4a44      	ldr	r2, [pc, #272]	; (800aad0 <HAL_TIM_ConfigClockSource+0x1cc>)
 800a9c0:	4293      	cmp	r3, r2
 800a9c2:	d06b      	beq.n	800aa9c <HAL_TIM_ConfigClockSource+0x198>
      break;
 800a9c4:	e074      	b.n	800aab0 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800a9c6:	4a43      	ldr	r2, [pc, #268]	; (800aad4 <HAL_TIM_ConfigClockSource+0x1d0>)
 800a9c8:	4293      	cmp	r3, r2
 800a9ca:	d067      	beq.n	800aa9c <HAL_TIM_ConfigClockSource+0x198>
 800a9cc:	4a41      	ldr	r2, [pc, #260]	; (800aad4 <HAL_TIM_ConfigClockSource+0x1d0>)
 800a9ce:	4293      	cmp	r3, r2
 800a9d0:	d803      	bhi.n	800a9da <HAL_TIM_ConfigClockSource+0xd6>
 800a9d2:	4a41      	ldr	r2, [pc, #260]	; (800aad8 <HAL_TIM_ConfigClockSource+0x1d4>)
 800a9d4:	4293      	cmp	r3, r2
 800a9d6:	d061      	beq.n	800aa9c <HAL_TIM_ConfigClockSource+0x198>
      break;
 800a9d8:	e06a      	b.n	800aab0 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800a9da:	4a40      	ldr	r2, [pc, #256]	; (800aadc <HAL_TIM_ConfigClockSource+0x1d8>)
 800a9dc:	4293      	cmp	r3, r2
 800a9de:	d05d      	beq.n	800aa9c <HAL_TIM_ConfigClockSource+0x198>
 800a9e0:	4a3f      	ldr	r2, [pc, #252]	; (800aae0 <HAL_TIM_ConfigClockSource+0x1dc>)
 800a9e2:	4293      	cmp	r3, r2
 800a9e4:	d05a      	beq.n	800aa9c <HAL_TIM_ConfigClockSource+0x198>
      break;
 800a9e6:	e063      	b.n	800aab0 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	6818      	ldr	r0, [r3, #0]
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	6899      	ldr	r1, [r3, #8]
 800a9f0:	683b      	ldr	r3, [r7, #0]
 800a9f2:	685a      	ldr	r2, [r3, #4]
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	68db      	ldr	r3, [r3, #12]
 800a9f8:	f000 fac8 	bl	800af8c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	689b      	ldr	r3, [r3, #8]
 800aa02:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800aa0a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	68fa      	ldr	r2, [r7, #12]
 800aa12:	609a      	str	r2, [r3, #8]
      break;
 800aa14:	e04c      	b.n	800aab0 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6818      	ldr	r0, [r3, #0]
 800aa1a:	683b      	ldr	r3, [r7, #0]
 800aa1c:	6899      	ldr	r1, [r3, #8]
 800aa1e:	683b      	ldr	r3, [r7, #0]
 800aa20:	685a      	ldr	r2, [r3, #4]
 800aa22:	683b      	ldr	r3, [r7, #0]
 800aa24:	68db      	ldr	r3, [r3, #12]
 800aa26:	f000 fab1 	bl	800af8c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	689a      	ldr	r2, [r3, #8]
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800aa38:	609a      	str	r2, [r3, #8]
      break;
 800aa3a:	e039      	b.n	800aab0 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	6818      	ldr	r0, [r3, #0]
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	6859      	ldr	r1, [r3, #4]
 800aa44:	683b      	ldr	r3, [r7, #0]
 800aa46:	68db      	ldr	r3, [r3, #12]
 800aa48:	461a      	mov	r2, r3
 800aa4a:	f000 fa23 	bl	800ae94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	2150      	movs	r1, #80	; 0x50
 800aa54:	4618      	mov	r0, r3
 800aa56:	f000 fa7c 	bl	800af52 <TIM_ITRx_SetConfig>
      break;
 800aa5a:	e029      	b.n	800aab0 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	6818      	ldr	r0, [r3, #0]
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	6859      	ldr	r1, [r3, #4]
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	68db      	ldr	r3, [r3, #12]
 800aa68:	461a      	mov	r2, r3
 800aa6a:	f000 fa42 	bl	800aef2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	2160      	movs	r1, #96	; 0x60
 800aa74:	4618      	mov	r0, r3
 800aa76:	f000 fa6c 	bl	800af52 <TIM_ITRx_SetConfig>
      break;
 800aa7a:	e019      	b.n	800aab0 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	6818      	ldr	r0, [r3, #0]
 800aa80:	683b      	ldr	r3, [r7, #0]
 800aa82:	6859      	ldr	r1, [r3, #4]
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	68db      	ldr	r3, [r3, #12]
 800aa88:	461a      	mov	r2, r3
 800aa8a:	f000 fa03 	bl	800ae94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	2140      	movs	r1, #64	; 0x40
 800aa94:	4618      	mov	r0, r3
 800aa96:	f000 fa5c 	bl	800af52 <TIM_ITRx_SetConfig>
      break;
 800aa9a:	e009      	b.n	800aab0 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681a      	ldr	r2, [r3, #0]
 800aaa0:	683b      	ldr	r3, [r7, #0]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	4619      	mov	r1, r3
 800aaa6:	4610      	mov	r0, r2
 800aaa8:	f000 fa53 	bl	800af52 <TIM_ITRx_SetConfig>
      break;
 800aaac:	e000      	b.n	800aab0 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 800aaae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	2201      	movs	r2, #1
 800aab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2200      	movs	r2, #0
 800aabc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aac0:	2300      	movs	r3, #0
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	3710      	adds	r7, #16
 800aac6:	46bd      	mov	sp, r7
 800aac8:	bd80      	pop	{r7, pc}
 800aaca:	bf00      	nop
 800aacc:	00100030 	.word	0x00100030
 800aad0:	00100020 	.word	0x00100020
 800aad4:	00100050 	.word	0x00100050
 800aad8:	00100040 	.word	0x00100040
 800aadc:	00100060 	.word	0x00100060
 800aae0:	00100070 	.word	0x00100070

0800aae4 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b082      	sub	sp, #8
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
 800aaec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aaf4:	2b01      	cmp	r3, #1
 800aaf6:	d101      	bne.n	800aafc <HAL_TIM_SlaveConfigSynchro+0x18>
 800aaf8:	2302      	movs	r3, #2
 800aafa:	e031      	b.n	800ab60 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	2201      	movs	r2, #1
 800ab00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2202      	movs	r2, #2
 800ab08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800ab0c:	6839      	ldr	r1, [r7, #0]
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f000 f904 	bl	800ad1c <TIM_SlaveTimer_SetConfig>
 800ab14:	4603      	mov	r3, r0
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d009      	beq.n	800ab2e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2201      	movs	r2, #1
 800ab1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2200      	movs	r2, #0
 800ab26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	e018      	b.n	800ab60 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	68da      	ldr	r2, [r3, #12]
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ab3c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	68da      	ldr	r2, [r3, #12]
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ab4c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	2201      	movs	r2, #1
 800ab52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	2200      	movs	r2, #0
 800ab5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ab5e:	2300      	movs	r3, #0
}
 800ab60:	4618      	mov	r0, r3
 800ab62:	3708      	adds	r7, #8
 800ab64:	46bd      	mov	sp, r7
 800ab66:	bd80      	pop	{r7, pc}

0800ab68 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ab68:	b480      	push	{r7}
 800ab6a:	b083      	sub	sp, #12
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800ab70:	bf00      	nop
 800ab72:	370c      	adds	r7, #12
 800ab74:	46bd      	mov	sp, r7
 800ab76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7a:	4770      	bx	lr

0800ab7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ab7c:	b480      	push	{r7}
 800ab7e:	b083      	sub	sp, #12
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ab84:	bf00      	nop
 800ab86:	370c      	adds	r7, #12
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8e:	4770      	bx	lr

0800ab90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ab90:	b480      	push	{r7}
 800ab92:	b083      	sub	sp, #12
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ab98:	bf00      	nop
 800ab9a:	370c      	adds	r7, #12
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba2:	4770      	bx	lr

0800aba4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800aba4:	b480      	push	{r7}
 800aba6:	b083      	sub	sp, #12
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800abac:	bf00      	nop
 800abae:	370c      	adds	r7, #12
 800abb0:	46bd      	mov	sp, r7
 800abb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb6:	4770      	bx	lr

0800abb8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800abb8:	b480      	push	{r7}
 800abba:	b083      	sub	sp, #12
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800abc0:	bf00      	nop
 800abc2:	370c      	adds	r7, #12
 800abc4:	46bd      	mov	sp, r7
 800abc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abca:	4770      	bx	lr

0800abcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800abcc:	b480      	push	{r7}
 800abce:	b085      	sub	sp, #20
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	6078      	str	r0, [r7, #4]
 800abd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	4a46      	ldr	r2, [pc, #280]	; (800acf8 <TIM_Base_SetConfig+0x12c>)
 800abe0:	4293      	cmp	r3, r2
 800abe2:	d017      	beq.n	800ac14 <TIM_Base_SetConfig+0x48>
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800abea:	d013      	beq.n	800ac14 <TIM_Base_SetConfig+0x48>
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	4a43      	ldr	r2, [pc, #268]	; (800acfc <TIM_Base_SetConfig+0x130>)
 800abf0:	4293      	cmp	r3, r2
 800abf2:	d00f      	beq.n	800ac14 <TIM_Base_SetConfig+0x48>
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	4a42      	ldr	r2, [pc, #264]	; (800ad00 <TIM_Base_SetConfig+0x134>)
 800abf8:	4293      	cmp	r3, r2
 800abfa:	d00b      	beq.n	800ac14 <TIM_Base_SetConfig+0x48>
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	4a41      	ldr	r2, [pc, #260]	; (800ad04 <TIM_Base_SetConfig+0x138>)
 800ac00:	4293      	cmp	r3, r2
 800ac02:	d007      	beq.n	800ac14 <TIM_Base_SetConfig+0x48>
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	4a40      	ldr	r2, [pc, #256]	; (800ad08 <TIM_Base_SetConfig+0x13c>)
 800ac08:	4293      	cmp	r3, r2
 800ac0a:	d003      	beq.n	800ac14 <TIM_Base_SetConfig+0x48>
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	4a3f      	ldr	r2, [pc, #252]	; (800ad0c <TIM_Base_SetConfig+0x140>)
 800ac10:	4293      	cmp	r3, r2
 800ac12:	d108      	bne.n	800ac26 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	685b      	ldr	r3, [r3, #4]
 800ac20:	68fa      	ldr	r2, [r7, #12]
 800ac22:	4313      	orrs	r3, r2
 800ac24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	4a33      	ldr	r2, [pc, #204]	; (800acf8 <TIM_Base_SetConfig+0x12c>)
 800ac2a:	4293      	cmp	r3, r2
 800ac2c:	d023      	beq.n	800ac76 <TIM_Base_SetConfig+0xaa>
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ac34:	d01f      	beq.n	800ac76 <TIM_Base_SetConfig+0xaa>
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	4a30      	ldr	r2, [pc, #192]	; (800acfc <TIM_Base_SetConfig+0x130>)
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	d01b      	beq.n	800ac76 <TIM_Base_SetConfig+0xaa>
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	4a2f      	ldr	r2, [pc, #188]	; (800ad00 <TIM_Base_SetConfig+0x134>)
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d017      	beq.n	800ac76 <TIM_Base_SetConfig+0xaa>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	4a2e      	ldr	r2, [pc, #184]	; (800ad04 <TIM_Base_SetConfig+0x138>)
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	d013      	beq.n	800ac76 <TIM_Base_SetConfig+0xaa>
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	4a2d      	ldr	r2, [pc, #180]	; (800ad08 <TIM_Base_SetConfig+0x13c>)
 800ac52:	4293      	cmp	r3, r2
 800ac54:	d00f      	beq.n	800ac76 <TIM_Base_SetConfig+0xaa>
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	4a2d      	ldr	r2, [pc, #180]	; (800ad10 <TIM_Base_SetConfig+0x144>)
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	d00b      	beq.n	800ac76 <TIM_Base_SetConfig+0xaa>
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	4a2c      	ldr	r2, [pc, #176]	; (800ad14 <TIM_Base_SetConfig+0x148>)
 800ac62:	4293      	cmp	r3, r2
 800ac64:	d007      	beq.n	800ac76 <TIM_Base_SetConfig+0xaa>
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	4a2b      	ldr	r2, [pc, #172]	; (800ad18 <TIM_Base_SetConfig+0x14c>)
 800ac6a:	4293      	cmp	r3, r2
 800ac6c:	d003      	beq.n	800ac76 <TIM_Base_SetConfig+0xaa>
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	4a26      	ldr	r2, [pc, #152]	; (800ad0c <TIM_Base_SetConfig+0x140>)
 800ac72:	4293      	cmp	r3, r2
 800ac74:	d108      	bne.n	800ac88 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ac7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ac7e:	683b      	ldr	r3, [r7, #0]
 800ac80:	68db      	ldr	r3, [r3, #12]
 800ac82:	68fa      	ldr	r2, [r7, #12]
 800ac84:	4313      	orrs	r3, r2
 800ac86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ac8e:	683b      	ldr	r3, [r7, #0]
 800ac90:	695b      	ldr	r3, [r3, #20]
 800ac92:	4313      	orrs	r3, r2
 800ac94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	68fa      	ldr	r2, [r7, #12]
 800ac9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ac9c:	683b      	ldr	r3, [r7, #0]
 800ac9e:	689a      	ldr	r2, [r3, #8]
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	681a      	ldr	r2, [r3, #0]
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	4a12      	ldr	r2, [pc, #72]	; (800acf8 <TIM_Base_SetConfig+0x12c>)
 800acb0:	4293      	cmp	r3, r2
 800acb2:	d013      	beq.n	800acdc <TIM_Base_SetConfig+0x110>
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	4a14      	ldr	r2, [pc, #80]	; (800ad08 <TIM_Base_SetConfig+0x13c>)
 800acb8:	4293      	cmp	r3, r2
 800acba:	d00f      	beq.n	800acdc <TIM_Base_SetConfig+0x110>
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	4a14      	ldr	r2, [pc, #80]	; (800ad10 <TIM_Base_SetConfig+0x144>)
 800acc0:	4293      	cmp	r3, r2
 800acc2:	d00b      	beq.n	800acdc <TIM_Base_SetConfig+0x110>
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	4a13      	ldr	r2, [pc, #76]	; (800ad14 <TIM_Base_SetConfig+0x148>)
 800acc8:	4293      	cmp	r3, r2
 800acca:	d007      	beq.n	800acdc <TIM_Base_SetConfig+0x110>
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	4a12      	ldr	r2, [pc, #72]	; (800ad18 <TIM_Base_SetConfig+0x14c>)
 800acd0:	4293      	cmp	r3, r2
 800acd2:	d003      	beq.n	800acdc <TIM_Base_SetConfig+0x110>
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	4a0d      	ldr	r2, [pc, #52]	; (800ad0c <TIM_Base_SetConfig+0x140>)
 800acd8:	4293      	cmp	r3, r2
 800acda:	d103      	bne.n	800ace4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	691a      	ldr	r2, [r3, #16]
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2201      	movs	r2, #1
 800ace8:	615a      	str	r2, [r3, #20]
}
 800acea:	bf00      	nop
 800acec:	3714      	adds	r7, #20
 800acee:	46bd      	mov	sp, r7
 800acf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf4:	4770      	bx	lr
 800acf6:	bf00      	nop
 800acf8:	40012c00 	.word	0x40012c00
 800acfc:	40000400 	.word	0x40000400
 800ad00:	40000800 	.word	0x40000800
 800ad04:	40000c00 	.word	0x40000c00
 800ad08:	40013400 	.word	0x40013400
 800ad0c:	40015000 	.word	0x40015000
 800ad10:	40014000 	.word	0x40014000
 800ad14:	40014400 	.word	0x40014400
 800ad18:	40014800 	.word	0x40014800

0800ad1c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b086      	sub	sp, #24
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
 800ad24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	689b      	ldr	r3, [r3, #8]
 800ad2c:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ad2e:	697b      	ldr	r3, [r7, #20]
 800ad30:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800ad34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad38:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800ad3a:	683b      	ldr	r3, [r7, #0]
 800ad3c:	685b      	ldr	r3, [r3, #4]
 800ad3e:	697a      	ldr	r2, [r7, #20]
 800ad40:	4313      	orrs	r3, r2
 800ad42:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800ad44:	697b      	ldr	r3, [r7, #20]
 800ad46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ad4a:	f023 0307 	bic.w	r3, r3, #7
 800ad4e:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	697a      	ldr	r2, [r7, #20]
 800ad56:	4313      	orrs	r3, r2
 800ad58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	697a      	ldr	r2, [r7, #20]
 800ad60:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800ad62:	683b      	ldr	r3, [r7, #0]
 800ad64:	685b      	ldr	r3, [r3, #4]
 800ad66:	2b70      	cmp	r3, #112	; 0x70
 800ad68:	d034      	beq.n	800add4 <TIM_SlaveTimer_SetConfig+0xb8>
 800ad6a:	2b70      	cmp	r3, #112	; 0x70
 800ad6c:	d811      	bhi.n	800ad92 <TIM_SlaveTimer_SetConfig+0x76>
 800ad6e:	2b30      	cmp	r3, #48	; 0x30
 800ad70:	d07d      	beq.n	800ae6e <TIM_SlaveTimer_SetConfig+0x152>
 800ad72:	2b30      	cmp	r3, #48	; 0x30
 800ad74:	d806      	bhi.n	800ad84 <TIM_SlaveTimer_SetConfig+0x68>
 800ad76:	2b10      	cmp	r3, #16
 800ad78:	d079      	beq.n	800ae6e <TIM_SlaveTimer_SetConfig+0x152>
 800ad7a:	2b20      	cmp	r3, #32
 800ad7c:	d077      	beq.n	800ae6e <TIM_SlaveTimer_SetConfig+0x152>
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d075      	beq.n	800ae6e <TIM_SlaveTimer_SetConfig+0x152>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      break;
 800ad82:	e075      	b.n	800ae70 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800ad84:	2b50      	cmp	r3, #80	; 0x50
 800ad86:	d05e      	beq.n	800ae46 <TIM_SlaveTimer_SetConfig+0x12a>
 800ad88:	2b60      	cmp	r3, #96	; 0x60
 800ad8a:	d066      	beq.n	800ae5a <TIM_SlaveTimer_SetConfig+0x13e>
 800ad8c:	2b40      	cmp	r3, #64	; 0x40
 800ad8e:	d02c      	beq.n	800adea <TIM_SlaveTimer_SetConfig+0xce>
      break;
 800ad90:	e06e      	b.n	800ae70 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800ad92:	4a3a      	ldr	r2, [pc, #232]	; (800ae7c <TIM_SlaveTimer_SetConfig+0x160>)
 800ad94:	4293      	cmp	r3, r2
 800ad96:	d06a      	beq.n	800ae6e <TIM_SlaveTimer_SetConfig+0x152>
 800ad98:	4a38      	ldr	r2, [pc, #224]	; (800ae7c <TIM_SlaveTimer_SetConfig+0x160>)
 800ad9a:	4293      	cmp	r3, r2
 800ad9c:	d809      	bhi.n	800adb2 <TIM_SlaveTimer_SetConfig+0x96>
 800ad9e:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800ada2:	d064      	beq.n	800ae6e <TIM_SlaveTimer_SetConfig+0x152>
 800ada4:	4a36      	ldr	r2, [pc, #216]	; (800ae80 <TIM_SlaveTimer_SetConfig+0x164>)
 800ada6:	4293      	cmp	r3, r2
 800ada8:	d061      	beq.n	800ae6e <TIM_SlaveTimer_SetConfig+0x152>
 800adaa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800adae:	d05e      	beq.n	800ae6e <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800adb0:	e05e      	b.n	800ae70 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800adb2:	4a34      	ldr	r2, [pc, #208]	; (800ae84 <TIM_SlaveTimer_SetConfig+0x168>)
 800adb4:	4293      	cmp	r3, r2
 800adb6:	d05a      	beq.n	800ae6e <TIM_SlaveTimer_SetConfig+0x152>
 800adb8:	4a32      	ldr	r2, [pc, #200]	; (800ae84 <TIM_SlaveTimer_SetConfig+0x168>)
 800adba:	4293      	cmp	r3, r2
 800adbc:	d803      	bhi.n	800adc6 <TIM_SlaveTimer_SetConfig+0xaa>
 800adbe:	4a32      	ldr	r2, [pc, #200]	; (800ae88 <TIM_SlaveTimer_SetConfig+0x16c>)
 800adc0:	4293      	cmp	r3, r2
 800adc2:	d054      	beq.n	800ae6e <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800adc4:	e054      	b.n	800ae70 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800adc6:	4a31      	ldr	r2, [pc, #196]	; (800ae8c <TIM_SlaveTimer_SetConfig+0x170>)
 800adc8:	4293      	cmp	r3, r2
 800adca:	d050      	beq.n	800ae6e <TIM_SlaveTimer_SetConfig+0x152>
 800adcc:	4a30      	ldr	r2, [pc, #192]	; (800ae90 <TIM_SlaveTimer_SetConfig+0x174>)
 800adce:	4293      	cmp	r3, r2
 800add0:	d04d      	beq.n	800ae6e <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800add2:	e04d      	b.n	800ae70 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	6818      	ldr	r0, [r3, #0]
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	68d9      	ldr	r1, [r3, #12]
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	689a      	ldr	r2, [r3, #8]
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	691b      	ldr	r3, [r3, #16]
 800ade4:	f000 f8d2 	bl	800af8c <TIM_ETR_SetConfig>
      break;
 800ade8:	e042      	b.n	800ae70 <TIM_SlaveTimer_SetConfig+0x154>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800adea:	683b      	ldr	r3, [r7, #0]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	2b05      	cmp	r3, #5
 800adf0:	d004      	beq.n	800adfc <TIM_SlaveTimer_SetConfig+0xe0>
 800adf2:	683b      	ldr	r3, [r7, #0]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 800adfa:	d101      	bne.n	800ae00 <TIM_SlaveTimer_SetConfig+0xe4>
        return HAL_ERROR;
 800adfc:	2301      	movs	r3, #1
 800adfe:	e038      	b.n	800ae72 <TIM_SlaveTimer_SetConfig+0x156>
      tmpccer = htim->Instance->CCER;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	6a1b      	ldr	r3, [r3, #32]
 800ae06:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	6a1a      	ldr	r2, [r3, #32]
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	f022 0201 	bic.w	r2, r2, #1
 800ae16:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	699b      	ldr	r3, [r3, #24]
 800ae1e:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ae26:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	691b      	ldr	r3, [r3, #16]
 800ae2c:	011b      	lsls	r3, r3, #4
 800ae2e:	68fa      	ldr	r2, [r7, #12]
 800ae30:	4313      	orrs	r3, r2
 800ae32:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	68fa      	ldr	r2, [r7, #12]
 800ae3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	693a      	ldr	r2, [r7, #16]
 800ae42:	621a      	str	r2, [r3, #32]
      break;
 800ae44:	e014      	b.n	800ae70 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	6818      	ldr	r0, [r3, #0]
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	6899      	ldr	r1, [r3, #8]
 800ae4e:	683b      	ldr	r3, [r7, #0]
 800ae50:	691b      	ldr	r3, [r3, #16]
 800ae52:	461a      	mov	r2, r3
 800ae54:	f000 f81e 	bl	800ae94 <TIM_TI1_ConfigInputStage>
      break;
 800ae58:	e00a      	b.n	800ae70 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	6818      	ldr	r0, [r3, #0]
 800ae5e:	683b      	ldr	r3, [r7, #0]
 800ae60:	6899      	ldr	r1, [r3, #8]
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	691b      	ldr	r3, [r3, #16]
 800ae66:	461a      	mov	r2, r3
 800ae68:	f000 f843 	bl	800aef2 <TIM_TI2_ConfigInputStage>
      break;
 800ae6c:	e000      	b.n	800ae70 <TIM_SlaveTimer_SetConfig+0x154>
      break;
 800ae6e:	bf00      	nop
  }
  return HAL_OK;
 800ae70:	2300      	movs	r3, #0
}
 800ae72:	4618      	mov	r0, r3
 800ae74:	3718      	adds	r7, #24
 800ae76:	46bd      	mov	sp, r7
 800ae78:	bd80      	pop	{r7, pc}
 800ae7a:	bf00      	nop
 800ae7c:	00100030 	.word	0x00100030
 800ae80:	00100020 	.word	0x00100020
 800ae84:	00100050 	.word	0x00100050
 800ae88:	00100040 	.word	0x00100040
 800ae8c:	00100060 	.word	0x00100060
 800ae90:	00100070 	.word	0x00100070

0800ae94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ae94:	b480      	push	{r7}
 800ae96:	b087      	sub	sp, #28
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	60f8      	str	r0, [r7, #12]
 800ae9c:	60b9      	str	r1, [r7, #8]
 800ae9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	6a1b      	ldr	r3, [r3, #32]
 800aea4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	6a1b      	ldr	r3, [r3, #32]
 800aeaa:	f023 0201 	bic.w	r2, r3, #1
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	699b      	ldr	r3, [r3, #24]
 800aeb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800aeb8:	693b      	ldr	r3, [r7, #16]
 800aeba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800aebe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	011b      	lsls	r3, r3, #4
 800aec4:	693a      	ldr	r2, [r7, #16]
 800aec6:	4313      	orrs	r3, r2
 800aec8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800aeca:	697b      	ldr	r3, [r7, #20]
 800aecc:	f023 030a 	bic.w	r3, r3, #10
 800aed0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800aed2:	697a      	ldr	r2, [r7, #20]
 800aed4:	68bb      	ldr	r3, [r7, #8]
 800aed6:	4313      	orrs	r3, r2
 800aed8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	693a      	ldr	r2, [r7, #16]
 800aede:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	697a      	ldr	r2, [r7, #20]
 800aee4:	621a      	str	r2, [r3, #32]
}
 800aee6:	bf00      	nop
 800aee8:	371c      	adds	r7, #28
 800aeea:	46bd      	mov	sp, r7
 800aeec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef0:	4770      	bx	lr

0800aef2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800aef2:	b480      	push	{r7}
 800aef4:	b087      	sub	sp, #28
 800aef6:	af00      	add	r7, sp, #0
 800aef8:	60f8      	str	r0, [r7, #12]
 800aefa:	60b9      	str	r1, [r7, #8]
 800aefc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	6a1b      	ldr	r3, [r3, #32]
 800af02:	f023 0210 	bic.w	r2, r3, #16
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	699b      	ldr	r3, [r3, #24]
 800af0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	6a1b      	ldr	r3, [r3, #32]
 800af14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800af16:	697b      	ldr	r3, [r7, #20]
 800af18:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800af1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	031b      	lsls	r3, r3, #12
 800af22:	697a      	ldr	r2, [r7, #20]
 800af24:	4313      	orrs	r3, r2
 800af26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800af28:	693b      	ldr	r3, [r7, #16]
 800af2a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800af2e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800af30:	68bb      	ldr	r3, [r7, #8]
 800af32:	011b      	lsls	r3, r3, #4
 800af34:	693a      	ldr	r2, [r7, #16]
 800af36:	4313      	orrs	r3, r2
 800af38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	697a      	ldr	r2, [r7, #20]
 800af3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	693a      	ldr	r2, [r7, #16]
 800af44:	621a      	str	r2, [r3, #32]
}
 800af46:	bf00      	nop
 800af48:	371c      	adds	r7, #28
 800af4a:	46bd      	mov	sp, r7
 800af4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af50:	4770      	bx	lr

0800af52 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800af52:	b480      	push	{r7}
 800af54:	b085      	sub	sp, #20
 800af56:	af00      	add	r7, sp, #0
 800af58:	6078      	str	r0, [r7, #4]
 800af5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	689b      	ldr	r3, [r3, #8]
 800af60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800af68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800af6e:	683a      	ldr	r2, [r7, #0]
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	4313      	orrs	r3, r2
 800af74:	f043 0307 	orr.w	r3, r3, #7
 800af78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	68fa      	ldr	r2, [r7, #12]
 800af7e:	609a      	str	r2, [r3, #8]
}
 800af80:	bf00      	nop
 800af82:	3714      	adds	r7, #20
 800af84:	46bd      	mov	sp, r7
 800af86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8a:	4770      	bx	lr

0800af8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800af8c:	b480      	push	{r7}
 800af8e:	b087      	sub	sp, #28
 800af90:	af00      	add	r7, sp, #0
 800af92:	60f8      	str	r0, [r7, #12]
 800af94:	60b9      	str	r1, [r7, #8]
 800af96:	607a      	str	r2, [r7, #4]
 800af98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	689b      	ldr	r3, [r3, #8]
 800af9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800afa0:	697b      	ldr	r3, [r7, #20]
 800afa2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800afa6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800afa8:	683b      	ldr	r3, [r7, #0]
 800afaa:	021a      	lsls	r2, r3, #8
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	431a      	orrs	r2, r3
 800afb0:	68bb      	ldr	r3, [r7, #8]
 800afb2:	4313      	orrs	r3, r2
 800afb4:	697a      	ldr	r2, [r7, #20]
 800afb6:	4313      	orrs	r3, r2
 800afb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	697a      	ldr	r2, [r7, #20]
 800afbe:	609a      	str	r2, [r3, #8]
}
 800afc0:	bf00      	nop
 800afc2:	371c      	adds	r7, #28
 800afc4:	46bd      	mov	sp, r7
 800afc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afca:	4770      	bx	lr

0800afcc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800afcc:	b480      	push	{r7}
 800afce:	b085      	sub	sp, #20
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]
 800afd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800afdc:	2b01      	cmp	r3, #1
 800afde:	d101      	bne.n	800afe4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800afe0:	2302      	movs	r3, #2
 800afe2:	e074      	b.n	800b0ce <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2201      	movs	r2, #1
 800afe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	2202      	movs	r2, #2
 800aff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	685b      	ldr	r3, [r3, #4]
 800affa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	689b      	ldr	r3, [r3, #8]
 800b002:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	4a34      	ldr	r2, [pc, #208]	; (800b0dc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b00a:	4293      	cmp	r3, r2
 800b00c:	d009      	beq.n	800b022 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	4a33      	ldr	r2, [pc, #204]	; (800b0e0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b014:	4293      	cmp	r3, r2
 800b016:	d004      	beq.n	800b022 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	4a31      	ldr	r2, [pc, #196]	; (800b0e4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b01e:	4293      	cmp	r3, r2
 800b020:	d108      	bne.n	800b034 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b028:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b02a:	683b      	ldr	r3, [r7, #0]
 800b02c:	685b      	ldr	r3, [r3, #4]
 800b02e:	68fa      	ldr	r2, [r7, #12]
 800b030:	4313      	orrs	r3, r2
 800b032:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800b03a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b03e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	68fa      	ldr	r2, [r7, #12]
 800b046:	4313      	orrs	r3, r2
 800b048:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	68fa      	ldr	r2, [r7, #12]
 800b050:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	4a21      	ldr	r2, [pc, #132]	; (800b0dc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b058:	4293      	cmp	r3, r2
 800b05a:	d022      	beq.n	800b0a2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b064:	d01d      	beq.n	800b0a2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	4a1f      	ldr	r2, [pc, #124]	; (800b0e8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b06c:	4293      	cmp	r3, r2
 800b06e:	d018      	beq.n	800b0a2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	4a1d      	ldr	r2, [pc, #116]	; (800b0ec <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b076:	4293      	cmp	r3, r2
 800b078:	d013      	beq.n	800b0a2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	4a1c      	ldr	r2, [pc, #112]	; (800b0f0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b080:	4293      	cmp	r3, r2
 800b082:	d00e      	beq.n	800b0a2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	4a15      	ldr	r2, [pc, #84]	; (800b0e0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b08a:	4293      	cmp	r3, r2
 800b08c:	d009      	beq.n	800b0a2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	4a18      	ldr	r2, [pc, #96]	; (800b0f4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b094:	4293      	cmp	r3, r2
 800b096:	d004      	beq.n	800b0a2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	4a11      	ldr	r2, [pc, #68]	; (800b0e4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b09e:	4293      	cmp	r3, r2
 800b0a0:	d10c      	bne.n	800b0bc <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b0a2:	68bb      	ldr	r3, [r7, #8]
 800b0a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b0a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	689b      	ldr	r3, [r3, #8]
 800b0ae:	68ba      	ldr	r2, [r7, #8]
 800b0b0:	4313      	orrs	r3, r2
 800b0b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	68ba      	ldr	r2, [r7, #8]
 800b0ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	2201      	movs	r2, #1
 800b0c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b0cc:	2300      	movs	r3, #0
}
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	3714      	adds	r7, #20
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d8:	4770      	bx	lr
 800b0da:	bf00      	nop
 800b0dc:	40012c00 	.word	0x40012c00
 800b0e0:	40013400 	.word	0x40013400
 800b0e4:	40015000 	.word	0x40015000
 800b0e8:	40000400 	.word	0x40000400
 800b0ec:	40000800 	.word	0x40000800
 800b0f0:	40000c00 	.word	0x40000c00
 800b0f4:	40014000 	.word	0x40014000

0800b0f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b0f8:	b480      	push	{r7}
 800b0fa:	b085      	sub	sp, #20
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
 800b100:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b102:	2300      	movs	r3, #0
 800b104:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b10c:	2b01      	cmp	r3, #1
 800b10e:	d101      	bne.n	800b114 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b110:	2302      	movs	r3, #2
 800b112:	e096      	b.n	800b242 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	2201      	movs	r2, #1
 800b118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b122:	683b      	ldr	r3, [r7, #0]
 800b124:	68db      	ldr	r3, [r3, #12]
 800b126:	4313      	orrs	r3, r2
 800b128:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	689b      	ldr	r3, [r3, #8]
 800b134:	4313      	orrs	r3, r2
 800b136:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	685b      	ldr	r3, [r3, #4]
 800b142:	4313      	orrs	r3, r2
 800b144:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b14c:	683b      	ldr	r3, [r7, #0]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	4313      	orrs	r3, r2
 800b152:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	691b      	ldr	r3, [r3, #16]
 800b15e:	4313      	orrs	r3, r2
 800b160:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b168:	683b      	ldr	r3, [r7, #0]
 800b16a:	695b      	ldr	r3, [r3, #20]
 800b16c:	4313      	orrs	r3, r2
 800b16e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b176:	683b      	ldr	r3, [r7, #0]
 800b178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b17a:	4313      	orrs	r3, r2
 800b17c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800b184:	683b      	ldr	r3, [r7, #0]
 800b186:	699b      	ldr	r3, [r3, #24]
 800b188:	041b      	lsls	r3, r3, #16
 800b18a:	4313      	orrs	r3, r2
 800b18c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	4a2f      	ldr	r2, [pc, #188]	; (800b250 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800b194:	4293      	cmp	r3, r2
 800b196:	d009      	beq.n	800b1ac <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	4a2d      	ldr	r2, [pc, #180]	; (800b254 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800b19e:	4293      	cmp	r3, r2
 800b1a0:	d004      	beq.n	800b1ac <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	4a2c      	ldr	r2, [pc, #176]	; (800b258 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800b1a8:	4293      	cmp	r3, r2
 800b1aa:	d106      	bne.n	800b1ba <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800b1b2:	683b      	ldr	r3, [r7, #0]
 800b1b4:	69db      	ldr	r3, [r3, #28]
 800b1b6:	4313      	orrs	r3, r2
 800b1b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	4a24      	ldr	r2, [pc, #144]	; (800b250 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800b1c0:	4293      	cmp	r3, r2
 800b1c2:	d009      	beq.n	800b1d8 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	4a22      	ldr	r2, [pc, #136]	; (800b254 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800b1ca:	4293      	cmp	r3, r2
 800b1cc:	d004      	beq.n	800b1d8 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	4a21      	ldr	r2, [pc, #132]	; (800b258 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800b1d4:	4293      	cmp	r3, r2
 800b1d6:	d12b      	bne.n	800b230 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b1e2:	051b      	lsls	r3, r3, #20
 800b1e4:	4313      	orrs	r3, r2
 800b1e6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	6a1b      	ldr	r3, [r3, #32]
 800b1f2:	4313      	orrs	r3, r2
 800b1f4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800b1fc:	683b      	ldr	r3, [r7, #0]
 800b1fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b200:	4313      	orrs	r3, r2
 800b202:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	4a11      	ldr	r2, [pc, #68]	; (800b250 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800b20a:	4293      	cmp	r3, r2
 800b20c:	d009      	beq.n	800b222 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	4a10      	ldr	r2, [pc, #64]	; (800b254 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800b214:	4293      	cmp	r3, r2
 800b216:	d004      	beq.n	800b222 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	4a0e      	ldr	r2, [pc, #56]	; (800b258 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800b21e:	4293      	cmp	r3, r2
 800b220:	d106      	bne.n	800b230 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b22c:	4313      	orrs	r3, r2
 800b22e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	68fa      	ldr	r2, [r7, #12]
 800b236:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	2200      	movs	r2, #0
 800b23c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b240:	2300      	movs	r3, #0
}
 800b242:	4618      	mov	r0, r3
 800b244:	3714      	adds	r7, #20
 800b246:	46bd      	mov	sp, r7
 800b248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24c:	4770      	bx	lr
 800b24e:	bf00      	nop
 800b250:	40012c00 	.word	0x40012c00
 800b254:	40013400 	.word	0x40013400
 800b258:	40015000 	.word	0x40015000

0800b25c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b25c:	b480      	push	{r7}
 800b25e:	b083      	sub	sp, #12
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b264:	bf00      	nop
 800b266:	370c      	adds	r7, #12
 800b268:	46bd      	mov	sp, r7
 800b26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26e:	4770      	bx	lr

0800b270 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b270:	b480      	push	{r7}
 800b272:	b083      	sub	sp, #12
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b278:	bf00      	nop
 800b27a:	370c      	adds	r7, #12
 800b27c:	46bd      	mov	sp, r7
 800b27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b282:	4770      	bx	lr

0800b284 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b284:	b480      	push	{r7}
 800b286:	b083      	sub	sp, #12
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b28c:	bf00      	nop
 800b28e:	370c      	adds	r7, #12
 800b290:	46bd      	mov	sp, r7
 800b292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b296:	4770      	bx	lr

0800b298 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b298:	b480      	push	{r7}
 800b29a:	b083      	sub	sp, #12
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b2a0:	bf00      	nop
 800b2a2:	370c      	adds	r7, #12
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2aa:	4770      	bx	lr

0800b2ac <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b2ac:	b480      	push	{r7}
 800b2ae:	b083      	sub	sp, #12
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b2b4:	bf00      	nop
 800b2b6:	370c      	adds	r7, #12
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2be:	4770      	bx	lr

0800b2c0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b2c0:	b480      	push	{r7}
 800b2c2:	b083      	sub	sp, #12
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b2c8:	bf00      	nop
 800b2ca:	370c      	adds	r7, #12
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d2:	4770      	bx	lr

0800b2d4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b2d4:	b480      	push	{r7}
 800b2d6:	b083      	sub	sp, #12
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b2dc:	bf00      	nop
 800b2de:	370c      	adds	r7, #12
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e6:	4770      	bx	lr

0800b2e8 <LL_EXTI_EnableIT_0_31>:
{
 800b2e8:	b480      	push	{r7}
 800b2ea:	b083      	sub	sp, #12
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800b2f0:	4b05      	ldr	r3, [pc, #20]	; (800b308 <LL_EXTI_EnableIT_0_31+0x20>)
 800b2f2:	681a      	ldr	r2, [r3, #0]
 800b2f4:	4904      	ldr	r1, [pc, #16]	; (800b308 <LL_EXTI_EnableIT_0_31+0x20>)
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	4313      	orrs	r3, r2
 800b2fa:	600b      	str	r3, [r1, #0]
}
 800b2fc:	bf00      	nop
 800b2fe:	370c      	adds	r7, #12
 800b300:	46bd      	mov	sp, r7
 800b302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b306:	4770      	bx	lr
 800b308:	40010400 	.word	0x40010400

0800b30c <LL_EXTI_EnableIT_32_63>:
{
 800b30c:	b480      	push	{r7}
 800b30e:	b083      	sub	sp, #12
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800b314:	4b05      	ldr	r3, [pc, #20]	; (800b32c <LL_EXTI_EnableIT_32_63+0x20>)
 800b316:	6a1a      	ldr	r2, [r3, #32]
 800b318:	4904      	ldr	r1, [pc, #16]	; (800b32c <LL_EXTI_EnableIT_32_63+0x20>)
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	4313      	orrs	r3, r2
 800b31e:	620b      	str	r3, [r1, #32]
}
 800b320:	bf00      	nop
 800b322:	370c      	adds	r7, #12
 800b324:	46bd      	mov	sp, r7
 800b326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32a:	4770      	bx	lr
 800b32c:	40010400 	.word	0x40010400

0800b330 <LL_EXTI_DisableIT_0_31>:
{
 800b330:	b480      	push	{r7}
 800b332:	b083      	sub	sp, #12
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800b338:	4b06      	ldr	r3, [pc, #24]	; (800b354 <LL_EXTI_DisableIT_0_31+0x24>)
 800b33a:	681a      	ldr	r2, [r3, #0]
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	43db      	mvns	r3, r3
 800b340:	4904      	ldr	r1, [pc, #16]	; (800b354 <LL_EXTI_DisableIT_0_31+0x24>)
 800b342:	4013      	ands	r3, r2
 800b344:	600b      	str	r3, [r1, #0]
}
 800b346:	bf00      	nop
 800b348:	370c      	adds	r7, #12
 800b34a:	46bd      	mov	sp, r7
 800b34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b350:	4770      	bx	lr
 800b352:	bf00      	nop
 800b354:	40010400 	.word	0x40010400

0800b358 <LL_EXTI_DisableIT_32_63>:
{
 800b358:	b480      	push	{r7}
 800b35a:	b083      	sub	sp, #12
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800b360:	4b06      	ldr	r3, [pc, #24]	; (800b37c <LL_EXTI_DisableIT_32_63+0x24>)
 800b362:	6a1a      	ldr	r2, [r3, #32]
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	43db      	mvns	r3, r3
 800b368:	4904      	ldr	r1, [pc, #16]	; (800b37c <LL_EXTI_DisableIT_32_63+0x24>)
 800b36a:	4013      	ands	r3, r2
 800b36c:	620b      	str	r3, [r1, #32]
}
 800b36e:	bf00      	nop
 800b370:	370c      	adds	r7, #12
 800b372:	46bd      	mov	sp, r7
 800b374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b378:	4770      	bx	lr
 800b37a:	bf00      	nop
 800b37c:	40010400 	.word	0x40010400

0800b380 <LL_EXTI_EnableEvent_0_31>:
{
 800b380:	b480      	push	{r7}
 800b382:	b083      	sub	sp, #12
 800b384:	af00      	add	r7, sp, #0
 800b386:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800b388:	4b05      	ldr	r3, [pc, #20]	; (800b3a0 <LL_EXTI_EnableEvent_0_31+0x20>)
 800b38a:	685a      	ldr	r2, [r3, #4]
 800b38c:	4904      	ldr	r1, [pc, #16]	; (800b3a0 <LL_EXTI_EnableEvent_0_31+0x20>)
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	4313      	orrs	r3, r2
 800b392:	604b      	str	r3, [r1, #4]
}
 800b394:	bf00      	nop
 800b396:	370c      	adds	r7, #12
 800b398:	46bd      	mov	sp, r7
 800b39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39e:	4770      	bx	lr
 800b3a0:	40010400 	.word	0x40010400

0800b3a4 <LL_EXTI_EnableEvent_32_63>:
{
 800b3a4:	b480      	push	{r7}
 800b3a6:	b083      	sub	sp, #12
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800b3ac:	4b05      	ldr	r3, [pc, #20]	; (800b3c4 <LL_EXTI_EnableEvent_32_63+0x20>)
 800b3ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b3b0:	4904      	ldr	r1, [pc, #16]	; (800b3c4 <LL_EXTI_EnableEvent_32_63+0x20>)
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	4313      	orrs	r3, r2
 800b3b6:	624b      	str	r3, [r1, #36]	; 0x24
}
 800b3b8:	bf00      	nop
 800b3ba:	370c      	adds	r7, #12
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c2:	4770      	bx	lr
 800b3c4:	40010400 	.word	0x40010400

0800b3c8 <LL_EXTI_DisableEvent_0_31>:
{
 800b3c8:	b480      	push	{r7}
 800b3ca:	b083      	sub	sp, #12
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800b3d0:	4b06      	ldr	r3, [pc, #24]	; (800b3ec <LL_EXTI_DisableEvent_0_31+0x24>)
 800b3d2:	685a      	ldr	r2, [r3, #4]
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	43db      	mvns	r3, r3
 800b3d8:	4904      	ldr	r1, [pc, #16]	; (800b3ec <LL_EXTI_DisableEvent_0_31+0x24>)
 800b3da:	4013      	ands	r3, r2
 800b3dc:	604b      	str	r3, [r1, #4]
}
 800b3de:	bf00      	nop
 800b3e0:	370c      	adds	r7, #12
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e8:	4770      	bx	lr
 800b3ea:	bf00      	nop
 800b3ec:	40010400 	.word	0x40010400

0800b3f0 <LL_EXTI_DisableEvent_32_63>:
{
 800b3f0:	b480      	push	{r7}
 800b3f2:	b083      	sub	sp, #12
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800b3f8:	4b06      	ldr	r3, [pc, #24]	; (800b414 <LL_EXTI_DisableEvent_32_63+0x24>)
 800b3fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	43db      	mvns	r3, r3
 800b400:	4904      	ldr	r1, [pc, #16]	; (800b414 <LL_EXTI_DisableEvent_32_63+0x24>)
 800b402:	4013      	ands	r3, r2
 800b404:	624b      	str	r3, [r1, #36]	; 0x24
}
 800b406:	bf00      	nop
 800b408:	370c      	adds	r7, #12
 800b40a:	46bd      	mov	sp, r7
 800b40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b410:	4770      	bx	lr
 800b412:	bf00      	nop
 800b414:	40010400 	.word	0x40010400

0800b418 <LL_EXTI_EnableRisingTrig_0_31>:
{
 800b418:	b480      	push	{r7}
 800b41a:	b083      	sub	sp, #12
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800b420:	4b05      	ldr	r3, [pc, #20]	; (800b438 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800b422:	689a      	ldr	r2, [r3, #8]
 800b424:	4904      	ldr	r1, [pc, #16]	; (800b438 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	4313      	orrs	r3, r2
 800b42a:	608b      	str	r3, [r1, #8]
}
 800b42c:	bf00      	nop
 800b42e:	370c      	adds	r7, #12
 800b430:	46bd      	mov	sp, r7
 800b432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b436:	4770      	bx	lr
 800b438:	40010400 	.word	0x40010400

0800b43c <LL_EXTI_EnableRisingTrig_32_63>:
{
 800b43c:	b480      	push	{r7}
 800b43e:	b083      	sub	sp, #12
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800b444:	4b05      	ldr	r3, [pc, #20]	; (800b45c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800b446:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b448:	4904      	ldr	r1, [pc, #16]	; (800b45c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	4313      	orrs	r3, r2
 800b44e:	628b      	str	r3, [r1, #40]	; 0x28
}
 800b450:	bf00      	nop
 800b452:	370c      	adds	r7, #12
 800b454:	46bd      	mov	sp, r7
 800b456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45a:	4770      	bx	lr
 800b45c:	40010400 	.word	0x40010400

0800b460 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800b460:	b480      	push	{r7}
 800b462:	b083      	sub	sp, #12
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800b468:	4b06      	ldr	r3, [pc, #24]	; (800b484 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800b46a:	689a      	ldr	r2, [r3, #8]
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	43db      	mvns	r3, r3
 800b470:	4904      	ldr	r1, [pc, #16]	; (800b484 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800b472:	4013      	ands	r3, r2
 800b474:	608b      	str	r3, [r1, #8]
}
 800b476:	bf00      	nop
 800b478:	370c      	adds	r7, #12
 800b47a:	46bd      	mov	sp, r7
 800b47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b480:	4770      	bx	lr
 800b482:	bf00      	nop
 800b484:	40010400 	.word	0x40010400

0800b488 <LL_EXTI_DisableRisingTrig_32_63>:
{
 800b488:	b480      	push	{r7}
 800b48a:	b083      	sub	sp, #12
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800b490:	4b06      	ldr	r3, [pc, #24]	; (800b4ac <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800b492:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	43db      	mvns	r3, r3
 800b498:	4904      	ldr	r1, [pc, #16]	; (800b4ac <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800b49a:	4013      	ands	r3, r2
 800b49c:	628b      	str	r3, [r1, #40]	; 0x28
}
 800b49e:	bf00      	nop
 800b4a0:	370c      	adds	r7, #12
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a8:	4770      	bx	lr
 800b4aa:	bf00      	nop
 800b4ac:	40010400 	.word	0x40010400

0800b4b0 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800b4b0:	b480      	push	{r7}
 800b4b2:	b083      	sub	sp, #12
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800b4b8:	4b05      	ldr	r3, [pc, #20]	; (800b4d0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800b4ba:	68da      	ldr	r2, [r3, #12]
 800b4bc:	4904      	ldr	r1, [pc, #16]	; (800b4d0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	4313      	orrs	r3, r2
 800b4c2:	60cb      	str	r3, [r1, #12]
}
 800b4c4:	bf00      	nop
 800b4c6:	370c      	adds	r7, #12
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ce:	4770      	bx	lr
 800b4d0:	40010400 	.word	0x40010400

0800b4d4 <LL_EXTI_EnableFallingTrig_32_63>:
{
 800b4d4:	b480      	push	{r7}
 800b4d6:	b083      	sub	sp, #12
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800b4dc:	4b05      	ldr	r3, [pc, #20]	; (800b4f4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800b4de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4e0:	4904      	ldr	r1, [pc, #16]	; (800b4f4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	4313      	orrs	r3, r2
 800b4e6:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800b4e8:	bf00      	nop
 800b4ea:	370c      	adds	r7, #12
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f2:	4770      	bx	lr
 800b4f4:	40010400 	.word	0x40010400

0800b4f8 <LL_EXTI_DisableFallingTrig_0_31>:
{
 800b4f8:	b480      	push	{r7}
 800b4fa:	b083      	sub	sp, #12
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800b500:	4b06      	ldr	r3, [pc, #24]	; (800b51c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800b502:	68da      	ldr	r2, [r3, #12]
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	43db      	mvns	r3, r3
 800b508:	4904      	ldr	r1, [pc, #16]	; (800b51c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800b50a:	4013      	ands	r3, r2
 800b50c:	60cb      	str	r3, [r1, #12]
}
 800b50e:	bf00      	nop
 800b510:	370c      	adds	r7, #12
 800b512:	46bd      	mov	sp, r7
 800b514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b518:	4770      	bx	lr
 800b51a:	bf00      	nop
 800b51c:	40010400 	.word	0x40010400

0800b520 <LL_EXTI_DisableFallingTrig_32_63>:
{
 800b520:	b480      	push	{r7}
 800b522:	b083      	sub	sp, #12
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800b528:	4b06      	ldr	r3, [pc, #24]	; (800b544 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800b52a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	43db      	mvns	r3, r3
 800b530:	4904      	ldr	r1, [pc, #16]	; (800b544 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800b532:	4013      	ands	r3, r2
 800b534:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800b536:	bf00      	nop
 800b538:	370c      	adds	r7, #12
 800b53a:	46bd      	mov	sp, r7
 800b53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b540:	4770      	bx	lr
 800b542:	bf00      	nop
 800b544:	40010400 	.word	0x40010400

0800b548 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800b548:	b580      	push	{r7, lr}
 800b54a:	b084      	sub	sp, #16
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800b550:	2300      	movs	r3, #0
 800b552:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	7a1b      	ldrb	r3, [r3, #8]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	f000 80c8 	beq.w	800b6ee <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	2b00      	cmp	r3, #0
 800b564:	d05d      	beq.n	800b622 <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	7a5b      	ldrb	r3, [r3, #9]
 800b56a:	2b01      	cmp	r3, #1
 800b56c:	d00e      	beq.n	800b58c <LL_EXTI_Init+0x44>
 800b56e:	2b02      	cmp	r3, #2
 800b570:	d017      	beq.n	800b5a2 <LL_EXTI_Init+0x5a>
 800b572:	2b00      	cmp	r3, #0
 800b574:	d120      	bne.n	800b5b8 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	4618      	mov	r0, r3
 800b57c:	f7ff ff24 	bl	800b3c8 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	4618      	mov	r0, r3
 800b586:	f7ff feaf 	bl	800b2e8 <LL_EXTI_EnableIT_0_31>
          break;
 800b58a:	e018      	b.n	800b5be <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	4618      	mov	r0, r3
 800b592:	f7ff fecd 	bl	800b330 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	4618      	mov	r0, r3
 800b59c:	f7ff fef0 	bl	800b380 <LL_EXTI_EnableEvent_0_31>
          break;
 800b5a0:	e00d      	b.n	800b5be <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	f7ff fe9e 	bl	800b2e8 <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	f7ff fee5 	bl	800b380 <LL_EXTI_EnableEvent_0_31>
          break;
 800b5b6:	e002      	b.n	800b5be <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 800b5b8:	2301      	movs	r3, #1
 800b5ba:	60fb      	str	r3, [r7, #12]
          break;
 800b5bc:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	7a9b      	ldrb	r3, [r3, #10]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d02d      	beq.n	800b622 <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	7a9b      	ldrb	r3, [r3, #10]
 800b5ca:	2b02      	cmp	r3, #2
 800b5cc:	d00e      	beq.n	800b5ec <LL_EXTI_Init+0xa4>
 800b5ce:	2b03      	cmp	r3, #3
 800b5d0:	d017      	beq.n	800b602 <LL_EXTI_Init+0xba>
 800b5d2:	2b01      	cmp	r3, #1
 800b5d4:	d120      	bne.n	800b618 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	4618      	mov	r0, r3
 800b5dc:	f7ff ff8c 	bl	800b4f8 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	f7ff ff17 	bl	800b418 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800b5ea:	e01b      	b.n	800b624 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	f7ff ff35 	bl	800b460 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	f7ff ff58 	bl	800b4b0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800b600:	e010      	b.n	800b624 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	4618      	mov	r0, r3
 800b608:	f7ff ff06 	bl	800b418 <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	4618      	mov	r0, r3
 800b612:	f7ff ff4d 	bl	800b4b0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800b616:	e005      	b.n	800b624 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	f043 0302 	orr.w	r3, r3, #2
 800b61e:	60fb      	str	r3, [r7, #12]
            break;
 800b620:	e000      	b.n	800b624 <LL_EXTI_Init+0xdc>
        }
      }
 800b622:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	685b      	ldr	r3, [r3, #4]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d075      	beq.n	800b718 <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	7a5b      	ldrb	r3, [r3, #9]
 800b630:	2b01      	cmp	r3, #1
 800b632:	d00e      	beq.n	800b652 <LL_EXTI_Init+0x10a>
 800b634:	2b02      	cmp	r3, #2
 800b636:	d017      	beq.n	800b668 <LL_EXTI_Init+0x120>
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d120      	bne.n	800b67e <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	685b      	ldr	r3, [r3, #4]
 800b640:	4618      	mov	r0, r3
 800b642:	f7ff fed5 	bl	800b3f0 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	685b      	ldr	r3, [r3, #4]
 800b64a:	4618      	mov	r0, r3
 800b64c:	f7ff fe5e 	bl	800b30c <LL_EXTI_EnableIT_32_63>
          break;
 800b650:	e01a      	b.n	800b688 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	685b      	ldr	r3, [r3, #4]
 800b656:	4618      	mov	r0, r3
 800b658:	f7ff fe7e 	bl	800b358 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	685b      	ldr	r3, [r3, #4]
 800b660:	4618      	mov	r0, r3
 800b662:	f7ff fe9f 	bl	800b3a4 <LL_EXTI_EnableEvent_32_63>
          break;
 800b666:	e00f      	b.n	800b688 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	685b      	ldr	r3, [r3, #4]
 800b66c:	4618      	mov	r0, r3
 800b66e:	f7ff fe4d 	bl	800b30c <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	685b      	ldr	r3, [r3, #4]
 800b676:	4618      	mov	r0, r3
 800b678:	f7ff fe94 	bl	800b3a4 <LL_EXTI_EnableEvent_32_63>
          break;
 800b67c:	e004      	b.n	800b688 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	f043 0304 	orr.w	r3, r3, #4
 800b684:	60fb      	str	r3, [r7, #12]
          break;
 800b686:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	7a9b      	ldrb	r3, [r3, #10]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d043      	beq.n	800b718 <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	7a9b      	ldrb	r3, [r3, #10]
 800b694:	2b02      	cmp	r3, #2
 800b696:	d00e      	beq.n	800b6b6 <LL_EXTI_Init+0x16e>
 800b698:	2b03      	cmp	r3, #3
 800b69a:	d017      	beq.n	800b6cc <LL_EXTI_Init+0x184>
 800b69c:	2b01      	cmp	r3, #1
 800b69e:	d120      	bne.n	800b6e2 <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	685b      	ldr	r3, [r3, #4]
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	f7ff ff3b 	bl	800b520 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	685b      	ldr	r3, [r3, #4]
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	f7ff fec4 	bl	800b43c <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800b6b4:	e031      	b.n	800b71a <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	685b      	ldr	r3, [r3, #4]
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	f7ff fee4 	bl	800b488 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	685b      	ldr	r3, [r3, #4]
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	f7ff ff05 	bl	800b4d4 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800b6ca:	e026      	b.n	800b71a <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	685b      	ldr	r3, [r3, #4]
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	f7ff feb3 	bl	800b43c <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	685b      	ldr	r3, [r3, #4]
 800b6da:	4618      	mov	r0, r3
 800b6dc:	f7ff fefa 	bl	800b4d4 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800b6e0:	e01b      	b.n	800b71a <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	f043 0305 	orr.w	r3, r3, #5
 800b6e8:	60fb      	str	r3, [r7, #12]
            break;
 800b6ea:	bf00      	nop
 800b6ec:	e015      	b.n	800b71a <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	f7ff fe1c 	bl	800b330 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	f7ff fe63 	bl	800b3c8 <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	685b      	ldr	r3, [r3, #4]
 800b706:	4618      	mov	r0, r3
 800b708:	f7ff fe26 	bl	800b358 <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	685b      	ldr	r3, [r3, #4]
 800b710:	4618      	mov	r0, r3
 800b712:	f7ff fe6d 	bl	800b3f0 <LL_EXTI_DisableEvent_32_63>
 800b716:	e000      	b.n	800b71a <LL_EXTI_Init+0x1d2>
      }
 800b718:	bf00      	nop
  }

  return status;
 800b71a:	68fb      	ldr	r3, [r7, #12]
}
 800b71c:	4618      	mov	r0, r3
 800b71e:	3710      	adds	r7, #16
 800b720:	46bd      	mov	sp, r7
 800b722:	bd80      	pop	{r7, pc}

0800b724 <LL_GPIO_SetPinMode>:
{
 800b724:	b480      	push	{r7}
 800b726:	b089      	sub	sp, #36	; 0x24
 800b728:	af00      	add	r7, sp, #0
 800b72a:	60f8      	str	r0, [r7, #12]
 800b72c:	60b9      	str	r1, [r7, #8]
 800b72e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	681a      	ldr	r2, [r3, #0]
 800b734:	68bb      	ldr	r3, [r7, #8]
 800b736:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b738:	697b      	ldr	r3, [r7, #20]
 800b73a:	fa93 f3a3 	rbit	r3, r3
 800b73e:	613b      	str	r3, [r7, #16]
  return result;
 800b740:	693b      	ldr	r3, [r7, #16]
 800b742:	fab3 f383 	clz	r3, r3
 800b746:	b2db      	uxtb	r3, r3
 800b748:	005b      	lsls	r3, r3, #1
 800b74a:	2103      	movs	r1, #3
 800b74c:	fa01 f303 	lsl.w	r3, r1, r3
 800b750:	43db      	mvns	r3, r3
 800b752:	401a      	ands	r2, r3
 800b754:	68bb      	ldr	r3, [r7, #8]
 800b756:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b758:	69fb      	ldr	r3, [r7, #28]
 800b75a:	fa93 f3a3 	rbit	r3, r3
 800b75e:	61bb      	str	r3, [r7, #24]
  return result;
 800b760:	69bb      	ldr	r3, [r7, #24]
 800b762:	fab3 f383 	clz	r3, r3
 800b766:	b2db      	uxtb	r3, r3
 800b768:	005b      	lsls	r3, r3, #1
 800b76a:	6879      	ldr	r1, [r7, #4]
 800b76c:	fa01 f303 	lsl.w	r3, r1, r3
 800b770:	431a      	orrs	r2, r3
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	601a      	str	r2, [r3, #0]
}
 800b776:	bf00      	nop
 800b778:	3724      	adds	r7, #36	; 0x24
 800b77a:	46bd      	mov	sp, r7
 800b77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b780:	4770      	bx	lr

0800b782 <LL_GPIO_SetPinOutputType>:
{
 800b782:	b480      	push	{r7}
 800b784:	b085      	sub	sp, #20
 800b786:	af00      	add	r7, sp, #0
 800b788:	60f8      	str	r0, [r7, #12]
 800b78a:	60b9      	str	r1, [r7, #8]
 800b78c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	685a      	ldr	r2, [r3, #4]
 800b792:	68bb      	ldr	r3, [r7, #8]
 800b794:	43db      	mvns	r3, r3
 800b796:	401a      	ands	r2, r3
 800b798:	68bb      	ldr	r3, [r7, #8]
 800b79a:	6879      	ldr	r1, [r7, #4]
 800b79c:	fb01 f303 	mul.w	r3, r1, r3
 800b7a0:	431a      	orrs	r2, r3
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	605a      	str	r2, [r3, #4]
}
 800b7a6:	bf00      	nop
 800b7a8:	3714      	adds	r7, #20
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b0:	4770      	bx	lr

0800b7b2 <LL_GPIO_SetPinSpeed>:
{
 800b7b2:	b480      	push	{r7}
 800b7b4:	b089      	sub	sp, #36	; 0x24
 800b7b6:	af00      	add	r7, sp, #0
 800b7b8:	60f8      	str	r0, [r7, #12]
 800b7ba:	60b9      	str	r1, [r7, #8]
 800b7bc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	689a      	ldr	r2, [r3, #8]
 800b7c2:	68bb      	ldr	r3, [r7, #8]
 800b7c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b7c6:	697b      	ldr	r3, [r7, #20]
 800b7c8:	fa93 f3a3 	rbit	r3, r3
 800b7cc:	613b      	str	r3, [r7, #16]
  return result;
 800b7ce:	693b      	ldr	r3, [r7, #16]
 800b7d0:	fab3 f383 	clz	r3, r3
 800b7d4:	b2db      	uxtb	r3, r3
 800b7d6:	005b      	lsls	r3, r3, #1
 800b7d8:	2103      	movs	r1, #3
 800b7da:	fa01 f303 	lsl.w	r3, r1, r3
 800b7de:	43db      	mvns	r3, r3
 800b7e0:	401a      	ands	r2, r3
 800b7e2:	68bb      	ldr	r3, [r7, #8]
 800b7e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b7e6:	69fb      	ldr	r3, [r7, #28]
 800b7e8:	fa93 f3a3 	rbit	r3, r3
 800b7ec:	61bb      	str	r3, [r7, #24]
  return result;
 800b7ee:	69bb      	ldr	r3, [r7, #24]
 800b7f0:	fab3 f383 	clz	r3, r3
 800b7f4:	b2db      	uxtb	r3, r3
 800b7f6:	005b      	lsls	r3, r3, #1
 800b7f8:	6879      	ldr	r1, [r7, #4]
 800b7fa:	fa01 f303 	lsl.w	r3, r1, r3
 800b7fe:	431a      	orrs	r2, r3
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	609a      	str	r2, [r3, #8]
}
 800b804:	bf00      	nop
 800b806:	3724      	adds	r7, #36	; 0x24
 800b808:	46bd      	mov	sp, r7
 800b80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b80e:	4770      	bx	lr

0800b810 <LL_GPIO_SetPinPull>:
{
 800b810:	b480      	push	{r7}
 800b812:	b089      	sub	sp, #36	; 0x24
 800b814:	af00      	add	r7, sp, #0
 800b816:	60f8      	str	r0, [r7, #12]
 800b818:	60b9      	str	r1, [r7, #8]
 800b81a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	68da      	ldr	r2, [r3, #12]
 800b820:	68bb      	ldr	r3, [r7, #8]
 800b822:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b824:	697b      	ldr	r3, [r7, #20]
 800b826:	fa93 f3a3 	rbit	r3, r3
 800b82a:	613b      	str	r3, [r7, #16]
  return result;
 800b82c:	693b      	ldr	r3, [r7, #16]
 800b82e:	fab3 f383 	clz	r3, r3
 800b832:	b2db      	uxtb	r3, r3
 800b834:	005b      	lsls	r3, r3, #1
 800b836:	2103      	movs	r1, #3
 800b838:	fa01 f303 	lsl.w	r3, r1, r3
 800b83c:	43db      	mvns	r3, r3
 800b83e:	401a      	ands	r2, r3
 800b840:	68bb      	ldr	r3, [r7, #8]
 800b842:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b844:	69fb      	ldr	r3, [r7, #28]
 800b846:	fa93 f3a3 	rbit	r3, r3
 800b84a:	61bb      	str	r3, [r7, #24]
  return result;
 800b84c:	69bb      	ldr	r3, [r7, #24]
 800b84e:	fab3 f383 	clz	r3, r3
 800b852:	b2db      	uxtb	r3, r3
 800b854:	005b      	lsls	r3, r3, #1
 800b856:	6879      	ldr	r1, [r7, #4]
 800b858:	fa01 f303 	lsl.w	r3, r1, r3
 800b85c:	431a      	orrs	r2, r3
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	60da      	str	r2, [r3, #12]
}
 800b862:	bf00      	nop
 800b864:	3724      	adds	r7, #36	; 0x24
 800b866:	46bd      	mov	sp, r7
 800b868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86c:	4770      	bx	lr

0800b86e <LL_GPIO_SetAFPin_0_7>:
{
 800b86e:	b480      	push	{r7}
 800b870:	b089      	sub	sp, #36	; 0x24
 800b872:	af00      	add	r7, sp, #0
 800b874:	60f8      	str	r0, [r7, #12]
 800b876:	60b9      	str	r1, [r7, #8]
 800b878:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	6a1a      	ldr	r2, [r3, #32]
 800b87e:	68bb      	ldr	r3, [r7, #8]
 800b880:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b882:	697b      	ldr	r3, [r7, #20]
 800b884:	fa93 f3a3 	rbit	r3, r3
 800b888:	613b      	str	r3, [r7, #16]
  return result;
 800b88a:	693b      	ldr	r3, [r7, #16]
 800b88c:	fab3 f383 	clz	r3, r3
 800b890:	b2db      	uxtb	r3, r3
 800b892:	009b      	lsls	r3, r3, #2
 800b894:	210f      	movs	r1, #15
 800b896:	fa01 f303 	lsl.w	r3, r1, r3
 800b89a:	43db      	mvns	r3, r3
 800b89c:	401a      	ands	r2, r3
 800b89e:	68bb      	ldr	r3, [r7, #8]
 800b8a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b8a2:	69fb      	ldr	r3, [r7, #28]
 800b8a4:	fa93 f3a3 	rbit	r3, r3
 800b8a8:	61bb      	str	r3, [r7, #24]
  return result;
 800b8aa:	69bb      	ldr	r3, [r7, #24]
 800b8ac:	fab3 f383 	clz	r3, r3
 800b8b0:	b2db      	uxtb	r3, r3
 800b8b2:	009b      	lsls	r3, r3, #2
 800b8b4:	6879      	ldr	r1, [r7, #4]
 800b8b6:	fa01 f303 	lsl.w	r3, r1, r3
 800b8ba:	431a      	orrs	r2, r3
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	621a      	str	r2, [r3, #32]
}
 800b8c0:	bf00      	nop
 800b8c2:	3724      	adds	r7, #36	; 0x24
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ca:	4770      	bx	lr

0800b8cc <LL_GPIO_SetAFPin_8_15>:
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b089      	sub	sp, #36	; 0x24
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	60f8      	str	r0, [r7, #12]
 800b8d4:	60b9      	str	r1, [r7, #8]
 800b8d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b8dc:	68bb      	ldr	r3, [r7, #8]
 800b8de:	0a1b      	lsrs	r3, r3, #8
 800b8e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b8e2:	697b      	ldr	r3, [r7, #20]
 800b8e4:	fa93 f3a3 	rbit	r3, r3
 800b8e8:	613b      	str	r3, [r7, #16]
  return result;
 800b8ea:	693b      	ldr	r3, [r7, #16]
 800b8ec:	fab3 f383 	clz	r3, r3
 800b8f0:	b2db      	uxtb	r3, r3
 800b8f2:	009b      	lsls	r3, r3, #2
 800b8f4:	210f      	movs	r1, #15
 800b8f6:	fa01 f303 	lsl.w	r3, r1, r3
 800b8fa:	43db      	mvns	r3, r3
 800b8fc:	401a      	ands	r2, r3
 800b8fe:	68bb      	ldr	r3, [r7, #8]
 800b900:	0a1b      	lsrs	r3, r3, #8
 800b902:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b904:	69fb      	ldr	r3, [r7, #28]
 800b906:	fa93 f3a3 	rbit	r3, r3
 800b90a:	61bb      	str	r3, [r7, #24]
  return result;
 800b90c:	69bb      	ldr	r3, [r7, #24]
 800b90e:	fab3 f383 	clz	r3, r3
 800b912:	b2db      	uxtb	r3, r3
 800b914:	009b      	lsls	r3, r3, #2
 800b916:	6879      	ldr	r1, [r7, #4]
 800b918:	fa01 f303 	lsl.w	r3, r1, r3
 800b91c:	431a      	orrs	r2, r3
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	625a      	str	r2, [r3, #36]	; 0x24
}
 800b922:	bf00      	nop
 800b924:	3724      	adds	r7, #36	; 0x24
 800b926:	46bd      	mov	sp, r7
 800b928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92c:	4770      	bx	lr

0800b92e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800b92e:	b580      	push	{r7, lr}
 800b930:	b086      	sub	sp, #24
 800b932:	af00      	add	r7, sp, #0
 800b934:	6078      	str	r0, [r7, #4]
 800b936:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800b938:	683b      	ldr	r3, [r7, #0]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	fa93 f3a3 	rbit	r3, r3
 800b944:	60bb      	str	r3, [r7, #8]
  return result;
 800b946:	68bb      	ldr	r3, [r7, #8]
 800b948:	fab3 f383 	clz	r3, r3
 800b94c:	b2db      	uxtb	r3, r3
 800b94e:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800b950:	e040      	b.n	800b9d4 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	681a      	ldr	r2, [r3, #0]
 800b956:	2101      	movs	r1, #1
 800b958:	697b      	ldr	r3, [r7, #20]
 800b95a:	fa01 f303 	lsl.w	r3, r1, r3
 800b95e:	4013      	ands	r3, r2
 800b960:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 800b962:	693b      	ldr	r3, [r7, #16]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d032      	beq.n	800b9ce <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	685b      	ldr	r3, [r3, #4]
 800b96c:	461a      	mov	r2, r3
 800b96e:	6939      	ldr	r1, [r7, #16]
 800b970:	6878      	ldr	r0, [r7, #4]
 800b972:	f7ff fed7 	bl	800b724 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800b976:	683b      	ldr	r3, [r7, #0]
 800b978:	685b      	ldr	r3, [r3, #4]
 800b97a:	2b01      	cmp	r3, #1
 800b97c:	d003      	beq.n	800b986 <LL_GPIO_Init+0x58>
 800b97e:	683b      	ldr	r3, [r7, #0]
 800b980:	685b      	ldr	r3, [r3, #4]
 800b982:	2b02      	cmp	r3, #2
 800b984:	d106      	bne.n	800b994 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800b986:	683b      	ldr	r3, [r7, #0]
 800b988:	689b      	ldr	r3, [r3, #8]
 800b98a:	461a      	mov	r2, r3
 800b98c:	6939      	ldr	r1, [r7, #16]
 800b98e:	6878      	ldr	r0, [r7, #4]
 800b990:	f7ff ff0f 	bl	800b7b2 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800b994:	683b      	ldr	r3, [r7, #0]
 800b996:	691b      	ldr	r3, [r3, #16]
 800b998:	461a      	mov	r2, r3
 800b99a:	6939      	ldr	r1, [r7, #16]
 800b99c:	6878      	ldr	r0, [r7, #4]
 800b99e:	f7ff ff37 	bl	800b810 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800b9a2:	683b      	ldr	r3, [r7, #0]
 800b9a4:	685b      	ldr	r3, [r3, #4]
 800b9a6:	2b02      	cmp	r3, #2
 800b9a8:	d111      	bne.n	800b9ce <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800b9aa:	693b      	ldr	r3, [r7, #16]
 800b9ac:	2bff      	cmp	r3, #255	; 0xff
 800b9ae:	d807      	bhi.n	800b9c0 <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	695b      	ldr	r3, [r3, #20]
 800b9b4:	461a      	mov	r2, r3
 800b9b6:	6939      	ldr	r1, [r7, #16]
 800b9b8:	6878      	ldr	r0, [r7, #4]
 800b9ba:	f7ff ff58 	bl	800b86e <LL_GPIO_SetAFPin_0_7>
 800b9be:	e006      	b.n	800b9ce <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800b9c0:	683b      	ldr	r3, [r7, #0]
 800b9c2:	695b      	ldr	r3, [r3, #20]
 800b9c4:	461a      	mov	r2, r3
 800b9c6:	6939      	ldr	r1, [r7, #16]
 800b9c8:	6878      	ldr	r0, [r7, #4]
 800b9ca:	f7ff ff7f 	bl	800b8cc <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800b9ce:	697b      	ldr	r3, [r7, #20]
 800b9d0:	3301      	adds	r3, #1
 800b9d2:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800b9d4:	683b      	ldr	r3, [r7, #0]
 800b9d6:	681a      	ldr	r2, [r3, #0]
 800b9d8:	697b      	ldr	r3, [r7, #20]
 800b9da:	fa22 f303 	lsr.w	r3, r2, r3
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d1b7      	bne.n	800b952 <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800b9e2:	683b      	ldr	r3, [r7, #0]
 800b9e4:	685b      	ldr	r3, [r3, #4]
 800b9e6:	2b01      	cmp	r3, #1
 800b9e8:	d003      	beq.n	800b9f2 <LL_GPIO_Init+0xc4>
 800b9ea:	683b      	ldr	r3, [r7, #0]
 800b9ec:	685b      	ldr	r3, [r3, #4]
 800b9ee:	2b02      	cmp	r3, #2
 800b9f0:	d107      	bne.n	800ba02 <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800b9f2:	683b      	ldr	r3, [r7, #0]
 800b9f4:	6819      	ldr	r1, [r3, #0]
 800b9f6:	683b      	ldr	r3, [r7, #0]
 800b9f8:	68db      	ldr	r3, [r3, #12]
 800b9fa:	461a      	mov	r2, r3
 800b9fc:	6878      	ldr	r0, [r7, #4]
 800b9fe:	f7ff fec0 	bl	800b782 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800ba02:	2300      	movs	r3, #0
}
 800ba04:	4618      	mov	r0, r3
 800ba06:	3718      	adds	r7, #24
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	bd80      	pop	{r7, pc}

0800ba0c <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 */

void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint8_t border_colour)
{
 800ba0c:	b590      	push	{r4, r7, lr}
 800ba0e:	b087      	sub	sp, #28
 800ba10:	af02      	add	r7, sp, #8
 800ba12:	4604      	mov	r4, r0
 800ba14:	4608      	mov	r0, r1
 800ba16:	4611      	mov	r1, r2
 800ba18:	461a      	mov	r2, r3
 800ba1a:	4623      	mov	r3, r4
 800ba1c:	80fb      	strh	r3, [r7, #6]
 800ba1e:	4603      	mov	r3, r0
 800ba20:	80bb      	strh	r3, [r7, #4]
 800ba22:	460b      	mov	r3, r1
 800ba24:	807b      	strh	r3, [r7, #2]
 800ba26:	4613      	mov	r3, r2
 800ba28:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 800ba2e:	7bfa      	ldrb	r2, [r7, #15]
 800ba30:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800ba34:	429a      	cmp	r2, r3
 800ba36:	d93a      	bls.n	800baae <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa2>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 800ba38:	88ba      	ldrh	r2, [r7, #4]
 800ba3a:	7bfb      	ldrb	r3, [r7, #15]
 800ba3c:	441a      	add	r2, r3
 800ba3e:	88b9      	ldrh	r1, [r7, #4]
 800ba40:	883b      	ldrh	r3, [r7, #0]
 800ba42:	4419      	add	r1, r3
 800ba44:	7bfb      	ldrb	r3, [r7, #15]
 800ba46:	1acb      	subs	r3, r1, r3
 800ba48:	429a      	cmp	r2, r3
 800ba4a:	f000 8090 	beq.w	800bb6e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
 800ba4e:	88fa      	ldrh	r2, [r7, #6]
 800ba50:	7bfb      	ldrb	r3, [r7, #15]
 800ba52:	441a      	add	r2, r3
 800ba54:	88f9      	ldrh	r1, [r7, #6]
 800ba56:	887b      	ldrh	r3, [r7, #2]
 800ba58:	4419      	add	r1, r3
 800ba5a:	7bfb      	ldrb	r3, [r7, #15]
 800ba5c:	1acb      	subs	r3, r1, r3
 800ba5e:	429a      	cmp	r2, r3
 800ba60:	f000 8085 	beq.w	800bb6e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 800ba64:	7bfb      	ldrb	r3, [r7, #15]
 800ba66:	b29a      	uxth	r2, r3
 800ba68:	88fb      	ldrh	r3, [r7, #6]
 800ba6a:	4413      	add	r3, r2
 800ba6c:	b298      	uxth	r0, r3
 800ba6e:	7bfb      	ldrb	r3, [r7, #15]
 800ba70:	b29a      	uxth	r2, r3
 800ba72:	88bb      	ldrh	r3, [r7, #4]
 800ba74:	4413      	add	r3, r2
 800ba76:	b299      	uxth	r1, r3
 800ba78:	7bfb      	ldrb	r3, [r7, #15]
 800ba7a:	b29b      	uxth	r3, r3
 800ba7c:	005b      	lsls	r3, r3, #1
 800ba7e:	b29b      	uxth	r3, r3
 800ba80:	887a      	ldrh	r2, [r7, #2]
 800ba82:	1ad3      	subs	r3, r2, r3
 800ba84:	b29b      	uxth	r3, r3
 800ba86:	3301      	adds	r3, #1
 800ba88:	b29c      	uxth	r4, r3
 800ba8a:	7bfb      	ldrb	r3, [r7, #15]
 800ba8c:	b29b      	uxth	r3, r3
 800ba8e:	005b      	lsls	r3, r3, #1
 800ba90:	b29b      	uxth	r3, r3
 800ba92:	883a      	ldrh	r2, [r7, #0]
 800ba94:	1ad3      	subs	r3, r2, r3
 800ba96:	b29b      	uxth	r3, r3
 800ba98:	3301      	adds	r3, #1
 800ba9a:	b29a      	uxth	r2, r3
 800ba9c:	2304      	movs	r3, #4
 800ba9e:	9301      	str	r3, [sp, #4]
 800baa0:	8c3b      	ldrh	r3, [r7, #32]
 800baa2:	9300      	str	r3, [sp, #0]
 800baa4:	4613      	mov	r3, r2
 800baa6:	4622      	mov	r2, r4
 800baa8:	f000 fcd6 	bl	800c458 <ILI9341_Draw_Rectangle>
				goto finish;
 800baac:	e060      	b.n	800bb70 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x164>
			}
		}

		// Horizontal lines
		ILI9341_Draw_Horizontal_Line(	x + b,
 800baae:	7bfb      	ldrb	r3, [r7, #15]
 800bab0:	b29a      	uxth	r2, r3
 800bab2:	88fb      	ldrh	r3, [r7, #6]
 800bab4:	4413      	add	r3, r2
 800bab6:	b298      	uxth	r0, r3
 800bab8:	7bfb      	ldrb	r3, [r7, #15]
 800baba:	b29a      	uxth	r2, r3
 800babc:	88bb      	ldrh	r3, [r7, #4]
 800babe:	4413      	add	r3, r2
 800bac0:	b299      	uxth	r1, r3
 800bac2:	7bfb      	ldrb	r3, [r7, #15]
 800bac4:	b29b      	uxth	r3, r3
 800bac6:	005b      	lsls	r3, r3, #1
 800bac8:	b29b      	uxth	r3, r3
 800baca:	887a      	ldrh	r2, [r7, #2]
 800bacc:	1ad3      	subs	r3, r2, r3
 800bace:	b29a      	uxth	r2, r3
 800bad0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bad4:	b29b      	uxth	r3, r3
 800bad6:	f000 fa81 	bl	800bfdc <ILI9341_Draw_Horizontal_Line>
										y + b,
										w - (2*b),
										border_colour);

		ILI9341_Draw_Horizontal_Line(	x + b,
 800bada:	7bfb      	ldrb	r3, [r7, #15]
 800badc:	b29a      	uxth	r2, r3
 800bade:	88fb      	ldrh	r3, [r7, #6]
 800bae0:	4413      	add	r3, r2
 800bae2:	b298      	uxth	r0, r3
										(y + h) - b,
 800bae4:	88ba      	ldrh	r2, [r7, #4]
 800bae6:	883b      	ldrh	r3, [r7, #0]
 800bae8:	4413      	add	r3, r2
 800baea:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800baec:	7bfb      	ldrb	r3, [r7, #15]
 800baee:	b29b      	uxth	r3, r3
 800baf0:	1ad3      	subs	r3, r2, r3
 800baf2:	b299      	uxth	r1, r3
 800baf4:	7bfb      	ldrb	r3, [r7, #15]
 800baf6:	b29b      	uxth	r3, r3
 800baf8:	887a      	ldrh	r2, [r7, #2]
 800bafa:	1ad3      	subs	r3, r2, r3
 800bafc:	b29a      	uxth	r2, r3
 800bafe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bb02:	b29b      	uxth	r3, r3
 800bb04:	f000 fa6a 	bl	800bfdc <ILI9341_Draw_Horizontal_Line>
										w - (b),
										border_colour);


		// Vertical lines
		ILI9341_Draw_Vertical_Line(		x + b,
 800bb08:	7bfb      	ldrb	r3, [r7, #15]
 800bb0a:	b29a      	uxth	r2, r3
 800bb0c:	88fb      	ldrh	r3, [r7, #6]
 800bb0e:	4413      	add	r3, r2
 800bb10:	b298      	uxth	r0, r3
 800bb12:	7bfb      	ldrb	r3, [r7, #15]
 800bb14:	b29a      	uxth	r2, r3
 800bb16:	88bb      	ldrh	r3, [r7, #4]
 800bb18:	4413      	add	r3, r2
 800bb1a:	b299      	uxth	r1, r3
 800bb1c:	7bfb      	ldrb	r3, [r7, #15]
 800bb1e:	b29b      	uxth	r3, r3
 800bb20:	005b      	lsls	r3, r3, #1
 800bb22:	b29b      	uxth	r3, r3
 800bb24:	883a      	ldrh	r2, [r7, #0]
 800bb26:	1ad3      	subs	r3, r2, r3
 800bb28:	b29a      	uxth	r2, r3
 800bb2a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bb2e:	b29b      	uxth	r3, r3
 800bb30:	f000 fa9c 	bl	800c06c <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);

		ILI9341_Draw_Vertical_Line(		(x + w) - b,
 800bb34:	88fa      	ldrh	r2, [r7, #6]
 800bb36:	887b      	ldrh	r3, [r7, #2]
 800bb38:	4413      	add	r3, r2
 800bb3a:	b29a      	uxth	r2, r3
 800bb3c:	7bfb      	ldrb	r3, [r7, #15]
 800bb3e:	b29b      	uxth	r3, r3
 800bb40:	1ad3      	subs	r3, r2, r3
 800bb42:	b298      	uxth	r0, r3
 800bb44:	7bfb      	ldrb	r3, [r7, #15]
 800bb46:	b29a      	uxth	r2, r3
 800bb48:	88bb      	ldrh	r3, [r7, #4]
 800bb4a:	4413      	add	r3, r2
 800bb4c:	b299      	uxth	r1, r3
 800bb4e:	7bfb      	ldrb	r3, [r7, #15]
 800bb50:	b29b      	uxth	r3, r3
 800bb52:	005b      	lsls	r3, r3, #1
 800bb54:	b29b      	uxth	r3, r3
 800bb56:	883a      	ldrh	r2, [r7, #0]
 800bb58:	1ad3      	subs	r3, r2, r3
 800bb5a:	b29a      	uxth	r2, r3
 800bb5c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bb60:	b29b      	uxth	r3, r3
 800bb62:	f000 fa83 	bl	800c06c <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 800bb66:	7bfb      	ldrb	r3, [r7, #15]
 800bb68:	3301      	adds	r3, #1
 800bb6a:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 800bb6c:	e75f      	b.n	800ba2e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 800bb6e:	bf00      	nop
	// done
	return;
 800bb70:	bf00      	nop
}
 800bb72:	3714      	adds	r7, #20
 800bb74:	46bd      	mov	sp, r7
 800bb76:	bd90      	pop	{r4, r7, pc}

0800bb78 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at x,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800bb78:	b590      	push	{r4, r7, lr}
 800bb7a:	b089      	sub	sp, #36	; 0x24
 800bb7c:	af02      	add	r7, sp, #8
 800bb7e:	4604      	mov	r4, r0
 800bb80:	4608      	mov	r0, r1
 800bb82:	4611      	mov	r1, r2
 800bb84:	461a      	mov	r2, r3
 800bb86:	4623      	mov	r3, r4
 800bb88:	71fb      	strb	r3, [r7, #7]
 800bb8a:	4603      	mov	r3, r0
 800bb8c:	80bb      	strh	r3, [r7, #4]
 800bb8e:	460b      	mov	r3, r1
 800bb90:	807b      	strh	r3, [r7, #2]
 800bb92:	4613      	mov	r3, r2
 800bb94:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 800bb96:	79fb      	ldrb	r3, [r7, #7]
 800bb98:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 800bb9a:	7dfb      	ldrb	r3, [r7, #23]
 800bb9c:	2b1f      	cmp	r3, #31
 800bb9e:	d802      	bhi.n	800bba6 <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 800bba0:	2300      	movs	r3, #0
 800bba2:	71fb      	strb	r3, [r7, #7]
 800bba4:	e002      	b.n	800bbac <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 800bba6:	7dfb      	ldrb	r3, [r7, #23]
 800bba8:	3b20      	subs	r3, #32
 800bbaa:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800bbac:	2300      	movs	r3, #0
 800bbae:	753b      	strb	r3, [r7, #20]
 800bbb0:	e012      	b.n	800bbd8 <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 800bbb2:	7dfa      	ldrb	r2, [r7, #23]
 800bbb4:	7d38      	ldrb	r0, [r7, #20]
 800bbb6:	7d39      	ldrb	r1, [r7, #20]
 800bbb8:	4c48      	ldr	r4, [pc, #288]	; (800bcdc <ILI9341_Draw_Char+0x164>)
 800bbba:	4613      	mov	r3, r2
 800bbbc:	005b      	lsls	r3, r3, #1
 800bbbe:	4413      	add	r3, r2
 800bbc0:	005b      	lsls	r3, r3, #1
 800bbc2:	4423      	add	r3, r4
 800bbc4:	4403      	add	r3, r0
 800bbc6:	781a      	ldrb	r2, [r3, #0]
 800bbc8:	f107 0318 	add.w	r3, r7, #24
 800bbcc:	440b      	add	r3, r1
 800bbce:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800bbd2:	7d3b      	ldrb	r3, [r7, #20]
 800bbd4:	3301      	adds	r3, #1
 800bbd6:	753b      	strb	r3, [r7, #20]
 800bbd8:	7d3b      	ldrb	r3, [r7, #20]
 800bbda:	2b05      	cmp	r3, #5
 800bbdc:	d9e9      	bls.n	800bbb2 <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 800bbde:	2300      	movs	r3, #0
 800bbe0:	757b      	strb	r3, [r7, #21]
 800bbe2:	e074      	b.n	800bcce <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	75bb      	strb	r3, [r7, #22]
 800bbe8:	e06b      	b.n	800bcc2 <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 800bbea:	7d7b      	ldrb	r3, [r7, #21]
 800bbec:	f107 0218 	add.w	r2, r7, #24
 800bbf0:	4413      	add	r3, r2
 800bbf2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800bbf6:	461a      	mov	r2, r3
 800bbf8:	7dbb      	ldrb	r3, [r7, #22]
 800bbfa:	fa42 f303 	asr.w	r3, r2, r3
 800bbfe:	f003 0301 	and.w	r3, r3, #1
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d02d      	beq.n	800bc62 <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 800bc06:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800bc08:	2b01      	cmp	r3, #1
 800bc0a:	d10e      	bne.n	800bc2a <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 800bc0c:	7d7b      	ldrb	r3, [r7, #21]
 800bc0e:	b29a      	uxth	r2, r3
 800bc10:	88bb      	ldrh	r3, [r7, #4]
 800bc12:	4413      	add	r3, r2
 800bc14:	b298      	uxth	r0, r3
 800bc16:	7dbb      	ldrb	r3, [r7, #22]
 800bc18:	b29a      	uxth	r2, r3
 800bc1a:	887b      	ldrh	r3, [r7, #2]
 800bc1c:	4413      	add	r3, r2
 800bc1e:	b29b      	uxth	r3, r3
 800bc20:	883a      	ldrh	r2, [r7, #0]
 800bc22:	4619      	mov	r1, r3
 800bc24:	f000 fae0 	bl	800c1e8 <ILI9341_Draw_Pixel>
 800bc28:	e048      	b.n	800bcbc <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 800bc2a:	7d7b      	ldrb	r3, [r7, #21]
 800bc2c:	b29b      	uxth	r3, r3
 800bc2e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800bc30:	fb12 f303 	smulbb	r3, r2, r3
 800bc34:	b29a      	uxth	r2, r3
 800bc36:	88bb      	ldrh	r3, [r7, #4]
 800bc38:	4413      	add	r3, r2
 800bc3a:	b298      	uxth	r0, r3
 800bc3c:	7dbb      	ldrb	r3, [r7, #22]
 800bc3e:	b29b      	uxth	r3, r3
 800bc40:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800bc42:	fb12 f303 	smulbb	r3, r2, r3
 800bc46:	b29a      	uxth	r2, r3
 800bc48:	887b      	ldrh	r3, [r7, #2]
 800bc4a:	4413      	add	r3, r2
 800bc4c:	b299      	uxth	r1, r3
 800bc4e:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800bc50:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800bc52:	2301      	movs	r3, #1
 800bc54:	9301      	str	r3, [sp, #4]
 800bc56:	883b      	ldrh	r3, [r7, #0]
 800bc58:	9300      	str	r3, [sp, #0]
 800bc5a:	4623      	mov	r3, r4
 800bc5c:	f000 fbfc 	bl	800c458 <ILI9341_Draw_Rectangle>
 800bc60:	e02c      	b.n	800bcbc <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 800bc62:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800bc64:	2b01      	cmp	r3, #1
 800bc66:	d10e      	bne.n	800bc86 <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 800bc68:	7d7b      	ldrb	r3, [r7, #21]
 800bc6a:	b29a      	uxth	r2, r3
 800bc6c:	88bb      	ldrh	r3, [r7, #4]
 800bc6e:	4413      	add	r3, r2
 800bc70:	b298      	uxth	r0, r3
 800bc72:	7dbb      	ldrb	r3, [r7, #22]
 800bc74:	b29a      	uxth	r2, r3
 800bc76:	887b      	ldrh	r3, [r7, #2]
 800bc78:	4413      	add	r3, r2
 800bc7a:	b29b      	uxth	r3, r3
 800bc7c:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800bc7e:	4619      	mov	r1, r3
 800bc80:	f000 fab2 	bl	800c1e8 <ILI9341_Draw_Pixel>
 800bc84:	e01a      	b.n	800bcbc <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 800bc86:	7d7b      	ldrb	r3, [r7, #21]
 800bc88:	b29b      	uxth	r3, r3
 800bc8a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800bc8c:	fb12 f303 	smulbb	r3, r2, r3
 800bc90:	b29a      	uxth	r2, r3
 800bc92:	88bb      	ldrh	r3, [r7, #4]
 800bc94:	4413      	add	r3, r2
 800bc96:	b298      	uxth	r0, r3
 800bc98:	7dbb      	ldrb	r3, [r7, #22]
 800bc9a:	b29b      	uxth	r3, r3
 800bc9c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800bc9e:	fb12 f303 	smulbb	r3, r2, r3
 800bca2:	b29a      	uxth	r2, r3
 800bca4:	887b      	ldrh	r3, [r7, #2]
 800bca6:	4413      	add	r3, r2
 800bca8:	b299      	uxth	r1, r3
 800bcaa:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800bcac:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800bcae:	2301      	movs	r3, #1
 800bcb0:	9301      	str	r3, [sp, #4]
 800bcb2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800bcb4:	9300      	str	r3, [sp, #0]
 800bcb6:	4623      	mov	r3, r4
 800bcb8:	f000 fbce 	bl	800c458 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 800bcbc:	7dbb      	ldrb	r3, [r7, #22]
 800bcbe:	3301      	adds	r3, #1
 800bcc0:	75bb      	strb	r3, [r7, #22]
 800bcc2:	7dbb      	ldrb	r3, [r7, #22]
 800bcc4:	2b07      	cmp	r3, #7
 800bcc6:	d990      	bls.n	800bbea <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 800bcc8:	7d7b      	ldrb	r3, [r7, #21]
 800bcca:	3301      	adds	r3, #1
 800bccc:	757b      	strb	r3, [r7, #21]
 800bcce:	7d7b      	ldrb	r3, [r7, #21]
 800bcd0:	2b05      	cmp	r3, #5
 800bcd2:	d987      	bls.n	800bbe4 <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 800bcd4:	bf00      	nop
 800bcd6:	371c      	adds	r7, #28
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	bd90      	pop	{r4, r7, pc}
 800bcdc:	0800fca0 	.word	0x0800fca0

0800bce0 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at x,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800bce0:	b590      	push	{r4, r7, lr}
 800bce2:	b087      	sub	sp, #28
 800bce4:	af02      	add	r7, sp, #8
 800bce6:	60f8      	str	r0, [r7, #12]
 800bce8:	4608      	mov	r0, r1
 800bcea:	4611      	mov	r1, r2
 800bcec:	461a      	mov	r2, r3
 800bcee:	4603      	mov	r3, r0
 800bcf0:	817b      	strh	r3, [r7, #10]
 800bcf2:	460b      	mov	r3, r1
 800bcf4:	813b      	strh	r3, [r7, #8]
 800bcf6:	4613      	mov	r3, r2
 800bcf8:	80fb      	strh	r3, [r7, #6]
    /*if(size & 1)
    {
    	size = ((size >> 1) * 2);
    }*/

    while (*Text) {
 800bcfa:	e016      	b.n	800bd2a <ILI9341_Draw_Text+0x4a>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	1c5a      	adds	r2, r3, #1
 800bd00:	60fa      	str	r2, [r7, #12]
 800bd02:	7818      	ldrb	r0, [r3, #0]
 800bd04:	88fc      	ldrh	r4, [r7, #6]
 800bd06:	893a      	ldrh	r2, [r7, #8]
 800bd08:	8979      	ldrh	r1, [r7, #10]
 800bd0a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bd0c:	9301      	str	r3, [sp, #4]
 800bd0e:	8c3b      	ldrh	r3, [r7, #32]
 800bd10:	9300      	str	r3, [sp, #0]
 800bd12:	4623      	mov	r3, r4
 800bd14:	f7ff ff30 	bl	800bb78 <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 800bd18:	8c3b      	ldrh	r3, [r7, #32]
 800bd1a:	461a      	mov	r2, r3
 800bd1c:	0052      	lsls	r2, r2, #1
 800bd1e:	4413      	add	r3, r2
 800bd20:	005b      	lsls	r3, r3, #1
 800bd22:	b29a      	uxth	r2, r3
 800bd24:	897b      	ldrh	r3, [r7, #10]
 800bd26:	4413      	add	r3, r2
 800bd28:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	781b      	ldrb	r3, [r3, #0]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d1e4      	bne.n	800bcfc <ILI9341_Draw_Text+0x1c>
    }


}
 800bd32:	bf00      	nop
 800bd34:	3714      	adds	r7, #20
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bd90      	pop	{r4, r7, pc}
	...

0800bd3c <ILI9341_FillScreenGradient>:
		GPIOC->ODR |= CS_Pin;
	}
}

void ILI9341_FillScreenGradient()
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b084      	sub	sp, #16
 800bd40:	af02      	add	r7, sp, #8
	uint16_t x = 0;
 800bd42:	2300      	movs	r3, #0
 800bd44:	80bb      	strh	r3, [r7, #4]
	//ILI9341_Draw_Text("Colour gradient", 10, 10, BLACK, 1, WHITE);
	//ILI9341_Draw_Text("Grayscale", 10, 20, BLACK, 1, WHITE);



	for(uint16_t i = 0; i <= (320); i++)
 800bd46:	2300      	movs	r3, #0
 800bd48:	80fb      	strh	r3, [r7, #6]
 800bd4a:	e010      	b.n	800bd6e <ILI9341_FillScreenGradient+0x32>

		uint16_t RGB_color = Red + Green + Blue;
		ILI9341_Draw_Rectangle(i, x, 1, 240, RGB_color, AREA_CHUNK);
*/

	ILI9341_Draw_Rectangle(i, x, 1, 240, (uint16_t)fade_log_seq_data_table[i], AREA_CHUNK);
 800bd4c:	88fb      	ldrh	r3, [r7, #6]
 800bd4e:	4a0c      	ldr	r2, [pc, #48]	; (800bd80 <ILI9341_FillScreenGradient+0x44>)
 800bd50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bd54:	b29b      	uxth	r3, r3
 800bd56:	88b9      	ldrh	r1, [r7, #4]
 800bd58:	88f8      	ldrh	r0, [r7, #6]
 800bd5a:	2204      	movs	r2, #4
 800bd5c:	9201      	str	r2, [sp, #4]
 800bd5e:	9300      	str	r3, [sp, #0]
 800bd60:	23f0      	movs	r3, #240	; 0xf0
 800bd62:	2201      	movs	r2, #1
 800bd64:	f000 fb78 	bl	800c458 <ILI9341_Draw_Rectangle>
	for(uint16_t i = 0; i <= (320); i++)
 800bd68:	88fb      	ldrh	r3, [r7, #6]
 800bd6a:	3301      	adds	r3, #1
 800bd6c:	80fb      	strh	r3, [r7, #6]
 800bd6e:	88fb      	ldrh	r3, [r7, #6]
 800bd70:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800bd74:	d9ea      	bls.n	800bd4c <ILI9341_FillScreenGradient+0x10>

	}
}
 800bd76:	bf00      	nop
 800bd78:	3708      	adds	r7, #8
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	bd80      	pop	{r7, pc}
 800bd7e:	bf00      	nop
 800bd80:	20000c78 	.word	0x20000c78

0800bd84 <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 800bd84:	b580      	push	{r7, lr}
 800bd86:	af00      	add	r7, sp, #0

	_LCD_Enable();
 800bd88:	f000 fc3a 	bl	800c600 <_LCD_Enable>
	ILI9341_SPI_Init();
 800bd8c:	f000 f908 	bl	800bfa0 <ILI9341_SPI_Init>
	_LCD_Reset();
 800bd90:	f000 fc46 	bl	800c620 <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 800bd94:	2001      	movs	r0, #1
 800bd96:	f000 fd11 	bl	800c7bc <_LCD_SendCommand>
	HAL_Delay(2000);
 800bd9a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800bd9e:	f7fa faa9 	bl	80062f4 <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 800bda2:	20cb      	movs	r0, #203	; 0xcb
 800bda4:	f000 fd0a 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(0x39);
 800bda8:	2039      	movs	r0, #57	; 0x39
 800bdaa:	f000 fd39 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x2C);
 800bdae:	202c      	movs	r0, #44	; 0x2c
 800bdb0:	f000 fd36 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x00);
 800bdb4:	2000      	movs	r0, #0
 800bdb6:	f000 fd33 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x34);
 800bdba:	2034      	movs	r0, #52	; 0x34
 800bdbc:	f000 fd30 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x02);
 800bdc0:	2002      	movs	r0, #2
 800bdc2:	f000 fd2d 	bl	800c820 <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 800bdc6:	20cf      	movs	r0, #207	; 0xcf
 800bdc8:	f000 fcf8 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800bdcc:	2000      	movs	r0, #0
 800bdce:	f000 fd27 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800bdd2:	20c1      	movs	r0, #193	; 0xc1
 800bdd4:	f000 fd24 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x30);
 800bdd8:	2030      	movs	r0, #48	; 0x30
 800bdda:	f000 fd21 	bl	800c820 <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 800bdde:	20e8      	movs	r0, #232	; 0xe8
 800bde0:	f000 fcec 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(0x85);
 800bde4:	2085      	movs	r0, #133	; 0x85
 800bde6:	f000 fd1b 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x00);
 800bdea:	2000      	movs	r0, #0
 800bdec:	f000 fd18 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x78);
 800bdf0:	2078      	movs	r0, #120	; 0x78
 800bdf2:	f000 fd15 	bl	800c820 <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 800bdf6:	20ea      	movs	r0, #234	; 0xea
 800bdf8:	f000 fce0 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800bdfc:	2000      	movs	r0, #0
 800bdfe:	f000 fd0f 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x00);
 800be02:	2000      	movs	r0, #0
 800be04:	f000 fd0c 	bl	800c820 <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 800be08:	20ed      	movs	r0, #237	; 0xed
 800be0a:	f000 fcd7 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(0x64);
 800be0e:	2064      	movs	r0, #100	; 0x64
 800be10:	f000 fd06 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x03);
 800be14:	2003      	movs	r0, #3
 800be16:	f000 fd03 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x12);
 800be1a:	2012      	movs	r0, #18
 800be1c:	f000 fd00 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x81);
 800be20:	2081      	movs	r0, #129	; 0x81
 800be22:	f000 fcfd 	bl	800c820 <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 800be26:	20f7      	movs	r0, #247	; 0xf7
 800be28:	f000 fcc8 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(0x20);
 800be2c:	2020      	movs	r0, #32
 800be2e:	f000 fcf7 	bl	800c820 <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 800be32:	20c0      	movs	r0, #192	; 0xc0
 800be34:	f000 fcc2 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(0x23);
 800be38:	2023      	movs	r0, #35	; 0x23
 800be3a:	f000 fcf1 	bl	800c820 <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 800be3e:	20c1      	movs	r0, #193	; 0xc1
 800be40:	f000 fcbc 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(0x10);
 800be44:	2010      	movs	r0, #16
 800be46:	f000 fceb 	bl	800c820 <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 800be4a:	20c5      	movs	r0, #197	; 0xc5
 800be4c:	f000 fcb6 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 800be50:	203e      	movs	r0, #62	; 0x3e
 800be52:	f000 fce5 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x28);
 800be56:	2028      	movs	r0, #40	; 0x28
 800be58:	f000 fce2 	bl	800c820 <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 800be5c:	20c7      	movs	r0, #199	; 0xc7
 800be5e:	f000 fcad 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(0x86);
 800be62:	2086      	movs	r0, #134	; 0x86
 800be64:	f000 fcdc 	bl	800c820 <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 800be68:	2036      	movs	r0, #54	; 0x36
 800be6a:	f000 fca7 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(0x48);
 800be6e:	2048      	movs	r0, #72	; 0x48
 800be70:	f000 fcd6 	bl	800c820 <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 800be74:	203a      	movs	r0, #58	; 0x3a
 800be76:	f000 fca1 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(0x55);
 800be7a:	2055      	movs	r0, #85	; 0x55
 800be7c:	f000 fcd0 	bl	800c820 <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 800be80:	20b1      	movs	r0, #177	; 0xb1
 800be82:	f000 fc9b 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800be86:	2000      	movs	r0, #0
 800be88:	f000 fcca 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x18);
 800be8c:	2018      	movs	r0, #24
 800be8e:	f000 fcc7 	bl	800c820 <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 800be92:	20b6      	movs	r0, #182	; 0xb6
 800be94:	f000 fc92 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(0x08);
 800be98:	2008      	movs	r0, #8
 800be9a:	f000 fcc1 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x82);
 800be9e:	2082      	movs	r0, #130	; 0x82
 800bea0:	f000 fcbe 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x27);
 800bea4:	2027      	movs	r0, #39	; 0x27
 800bea6:	f000 fcbb 	bl	800c820 <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 800beaa:	20f2      	movs	r0, #242	; 0xf2
 800beac:	f000 fc86 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800beb0:	2000      	movs	r0, #0
 800beb2:	f000 fcb5 	bl	800c820 <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 800beb6:	2026      	movs	r0, #38	; 0x26
 800beb8:	f000 fc80 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(0x01);
 800bebc:	2001      	movs	r0, #1
 800bebe:	f000 fcaf 	bl	800c820 <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 800bec2:	20e0      	movs	r0, #224	; 0xe0
 800bec4:	f000 fc7a 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 800bec8:	200f      	movs	r0, #15
 800beca:	f000 fca9 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x31);
 800bece:	2031      	movs	r0, #49	; 0x31
 800bed0:	f000 fca6 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x2B);
 800bed4:	202b      	movs	r0, #43	; 0x2b
 800bed6:	f000 fca3 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800beda:	200c      	movs	r0, #12
 800bedc:	f000 fca0 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800bee0:	200e      	movs	r0, #14
 800bee2:	f000 fc9d 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x08);
 800bee6:	2008      	movs	r0, #8
 800bee8:	f000 fc9a 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x4E);
 800beec:	204e      	movs	r0, #78	; 0x4e
 800beee:	f000 fc97 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0xF1);
 800bef2:	20f1      	movs	r0, #241	; 0xf1
 800bef4:	f000 fc94 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x37);
 800bef8:	2037      	movs	r0, #55	; 0x37
 800befa:	f000 fc91 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x07);
 800befe:	2007      	movs	r0, #7
 800bf00:	f000 fc8e 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x10);
 800bf04:	2010      	movs	r0, #16
 800bf06:	f000 fc8b 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x03);
 800bf0a:	2003      	movs	r0, #3
 800bf0c:	f000 fc88 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800bf10:	200e      	movs	r0, #14
 800bf12:	f000 fc85 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x09);
 800bf16:	2009      	movs	r0, #9
 800bf18:	f000 fc82 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x00);
 800bf1c:	2000      	movs	r0, #0
 800bf1e:	f000 fc7f 	bl	800c820 <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 800bf22:	20e1      	movs	r0, #225	; 0xe1
 800bf24:	f000 fc4a 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800bf28:	2000      	movs	r0, #0
 800bf2a:	f000 fc79 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800bf2e:	200e      	movs	r0, #14
 800bf30:	f000 fc76 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x14);
 800bf34:	2014      	movs	r0, #20
 800bf36:	f000 fc73 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x03);
 800bf3a:	2003      	movs	r0, #3
 800bf3c:	f000 fc70 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x11);
 800bf40:	2011      	movs	r0, #17
 800bf42:	f000 fc6d 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x07);
 800bf46:	2007      	movs	r0, #7
 800bf48:	f000 fc6a 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x31);
 800bf4c:	2031      	movs	r0, #49	; 0x31
 800bf4e:	f000 fc67 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800bf52:	20c1      	movs	r0, #193	; 0xc1
 800bf54:	f000 fc64 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x48);
 800bf58:	2048      	movs	r0, #72	; 0x48
 800bf5a:	f000 fc61 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x08);
 800bf5e:	2008      	movs	r0, #8
 800bf60:	f000 fc5e 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800bf64:	200f      	movs	r0, #15
 800bf66:	f000 fc5b 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800bf6a:	200c      	movs	r0, #12
 800bf6c:	f000 fc58 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x31);
 800bf70:	2031      	movs	r0, #49	; 0x31
 800bf72:	f000 fc55 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x36);
 800bf76:	2036      	movs	r0, #54	; 0x36
 800bf78:	f000 fc52 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800bf7c:	200f      	movs	r0, #15
 800bf7e:	f000 fc4f 	bl	800c820 <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 800bf82:	2011      	movs	r0, #17
 800bf84:	f000 fc1a 	bl	800c7bc <_LCD_SendCommand>
	HAL_Delay(240);
 800bf88:	20f0      	movs	r0, #240	; 0xf0
 800bf8a:	f7fa f9b3 	bl	80062f4 <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 800bf8e:	2029      	movs	r0, #41	; 0x29
 800bf90:	f000 fc14 	bl	800c7bc <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 800bf94:	2000      	movs	r0, #0
 800bf96:	f000 fae5 	bl	800c564 <ILI9341_Set_Rotation>
}
 800bf9a:	bf00      	nop
 800bf9c:	bd80      	pop	{r7, pc}
	...

0800bfa0 <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 800bfa0:	b480      	push	{r7}
 800bfa2:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bfa4:	4b0b      	ldr	r3, [pc, #44]	; (800bfd4 <ILI9341_SPI_Init+0x34>)
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bfac:	2b40      	cmp	r3, #64	; 0x40
 800bfae:	d005      	beq.n	800bfbc <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 800bfb0:	4b08      	ldr	r3, [pc, #32]	; (800bfd4 <ILI9341_SPI_Init+0x34>)
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	4a07      	ldr	r2, [pc, #28]	; (800bfd4 <ILI9341_SPI_Init+0x34>)
 800bfb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bfba:	6013      	str	r3, [r2, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bfbc:	4b06      	ldr	r3, [pc, #24]	; (800bfd8 <ILI9341_SPI_Init+0x38>)
 800bfbe:	695b      	ldr	r3, [r3, #20]
 800bfc0:	4a05      	ldr	r2, [pc, #20]	; (800bfd8 <ILI9341_SPI_Init+0x38>)
 800bfc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bfc6:	6153      	str	r3, [r2, #20]
}
 800bfc8:	bf00      	nop
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd0:	4770      	bx	lr
 800bfd2:	bf00      	nop
 800bfd4:	40003c00 	.word	0x40003c00
 800bfd8:	48000400 	.word	0x48000400

0800bfdc <ILI9341_Draw_Horizontal_Line>:
 *	Draw horizontal line
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 800bfdc:	b590      	push	{r4, r7, lr}
 800bfde:	b085      	sub	sp, #20
 800bfe0:	af02      	add	r7, sp, #8
 800bfe2:	4604      	mov	r4, r0
 800bfe4:	4608      	mov	r0, r1
 800bfe6:	4611      	mov	r1, r2
 800bfe8:	461a      	mov	r2, r3
 800bfea:	4623      	mov	r3, r4
 800bfec:	80fb      	strh	r3, [r7, #6]
 800bfee:	4603      	mov	r3, r0
 800bff0:	80bb      	strh	r3, [r7, #4]
 800bff2:	460b      	mov	r3, r1
 800bff4:	807b      	strh	r3, [r7, #2]
 800bff6:	4613      	mov	r3, r2
 800bff8:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800bffa:	4b1a      	ldr	r3, [pc, #104]	; (800c064 <ILI9341_Draw_Horizontal_Line+0x88>)
 800bffc:	881b      	ldrh	r3, [r3, #0]
 800bffe:	b29b      	uxth	r3, r3
 800c000:	88fa      	ldrh	r2, [r7, #6]
 800c002:	429a      	cmp	r2, r3
 800c004:	d229      	bcs.n	800c05a <ILI9341_Draw_Horizontal_Line+0x7e>
 800c006:	4b18      	ldr	r3, [pc, #96]	; (800c068 <ILI9341_Draw_Horizontal_Line+0x8c>)
 800c008:	881b      	ldrh	r3, [r3, #0]
 800c00a:	b29b      	uxth	r3, r3
 800c00c:	88ba      	ldrh	r2, [r7, #4]
 800c00e:	429a      	cmp	r2, r3
 800c010:	d223      	bcs.n	800c05a <ILI9341_Draw_Horizontal_Line+0x7e>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 800c012:	88fa      	ldrh	r2, [r7, #6]
 800c014:	887b      	ldrh	r3, [r7, #2]
 800c016:	4413      	add	r3, r2
 800c018:	3b01      	subs	r3, #1
 800c01a:	4a12      	ldr	r2, [pc, #72]	; (800c064 <ILI9341_Draw_Horizontal_Line+0x88>)
 800c01c:	8812      	ldrh	r2, [r2, #0]
 800c01e:	b292      	uxth	r2, r2
 800c020:	4293      	cmp	r3, r2
 800c022:	db05      	blt.n	800c030 <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 800c024:	4b0f      	ldr	r3, [pc, #60]	; (800c064 <ILI9341_Draw_Horizontal_Line+0x88>)
 800c026:	881b      	ldrh	r3, [r3, #0]
 800c028:	b29a      	uxth	r2, r3
 800c02a:	88fb      	ldrh	r3, [r7, #6]
 800c02c:	1ad3      	subs	r3, r2, r3
 800c02e:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(	xpos,
							ypos,
							(xpos + width) - 1,
 800c030:	88fa      	ldrh	r2, [r7, #6]
 800c032:	887b      	ldrh	r3, [r7, #2]
 800c034:	4413      	add	r3, r2
 800c036:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800c038:	3b01      	subs	r3, #1
 800c03a:	b29a      	uxth	r2, r3
 800c03c:	88bb      	ldrh	r3, [r7, #4]
 800c03e:	88b9      	ldrh	r1, [r7, #4]
 800c040:	88f8      	ldrh	r0, [r7, #6]
 800c042:	f000 f85b 	bl	800c0fc <ILI9341_Set_Frame>
							ypos);

	_LCD_Write_Frame(xpos, ypos, colour, width, LINE_CHUNK);
 800c046:	887c      	ldrh	r4, [r7, #2]
 800c048:	883a      	ldrh	r2, [r7, #0]
 800c04a:	88b9      	ldrh	r1, [r7, #4]
 800c04c:	88f8      	ldrh	r0, [r7, #6]
 800c04e:	2303      	movs	r3, #3
 800c050:	9300      	str	r3, [sp, #0]
 800c052:	4623      	mov	r3, r4
 800c054:	f000 fb02 	bl	800c65c <_LCD_Write_Frame>
 800c058:	e000      	b.n	800c05c <ILI9341_Draw_Horizontal_Line+0x80>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800c05a:	bf00      	nop
}
 800c05c:	370c      	adds	r7, #12
 800c05e:	46bd      	mov	sp, r7
 800c060:	bd90      	pop	{r4, r7, pc}
 800c062:	bf00      	nop
 800c064:	20000c72 	.word	0x20000c72
 800c068:	20000c70 	.word	0x20000c70

0800c06c <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 800c06c:	b590      	push	{r4, r7, lr}
 800c06e:	b085      	sub	sp, #20
 800c070:	af02      	add	r7, sp, #8
 800c072:	4604      	mov	r4, r0
 800c074:	4608      	mov	r0, r1
 800c076:	4611      	mov	r1, r2
 800c078:	461a      	mov	r2, r3
 800c07a:	4623      	mov	r3, r4
 800c07c:	80fb      	strh	r3, [r7, #6]
 800c07e:	4603      	mov	r3, r0
 800c080:	80bb      	strh	r3, [r7, #4]
 800c082:	460b      	mov	r3, r1
 800c084:	807b      	strh	r3, [r7, #2]
 800c086:	4613      	mov	r3, r2
 800c088:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800c08a:	4b1a      	ldr	r3, [pc, #104]	; (800c0f4 <ILI9341_Draw_Vertical_Line+0x88>)
 800c08c:	881b      	ldrh	r3, [r3, #0]
 800c08e:	b29b      	uxth	r3, r3
 800c090:	88fa      	ldrh	r2, [r7, #6]
 800c092:	429a      	cmp	r2, r3
 800c094:	d229      	bcs.n	800c0ea <ILI9341_Draw_Vertical_Line+0x7e>
 800c096:	4b18      	ldr	r3, [pc, #96]	; (800c0f8 <ILI9341_Draw_Vertical_Line+0x8c>)
 800c098:	881b      	ldrh	r3, [r3, #0]
 800c09a:	b29b      	uxth	r3, r3
 800c09c:	88ba      	ldrh	r2, [r7, #4]
 800c09e:	429a      	cmp	r2, r3
 800c0a0:	d223      	bcs.n	800c0ea <ILI9341_Draw_Vertical_Line+0x7e>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 800c0a2:	88ba      	ldrh	r2, [r7, #4]
 800c0a4:	887b      	ldrh	r3, [r7, #2]
 800c0a6:	4413      	add	r3, r2
 800c0a8:	3b01      	subs	r3, #1
 800c0aa:	4a13      	ldr	r2, [pc, #76]	; (800c0f8 <ILI9341_Draw_Vertical_Line+0x8c>)
 800c0ac:	8812      	ldrh	r2, [r2, #0]
 800c0ae:	b292      	uxth	r2, r2
 800c0b0:	4293      	cmp	r3, r2
 800c0b2:	db05      	blt.n	800c0c0 <ILI9341_Draw_Vertical_Line+0x54>
		{
			height= LCD_HEIGHT - ypos;
 800c0b4:	4b10      	ldr	r3, [pc, #64]	; (800c0f8 <ILI9341_Draw_Vertical_Line+0x8c>)
 800c0b6:	881b      	ldrh	r3, [r3, #0]
 800c0b8:	b29a      	uxth	r2, r3
 800c0ba:	88bb      	ldrh	r3, [r7, #4]
 800c0bc:	1ad3      	subs	r3, r2, r3
 800c0be:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 800c0c0:	88ba      	ldrh	r2, [r7, #4]
 800c0c2:	887b      	ldrh	r3, [r7, #2]
 800c0c4:	4413      	add	r3, r2
 800c0c6:	b29b      	uxth	r3, r3
 800c0c8:	3b01      	subs	r3, #1
 800c0ca:	b29b      	uxth	r3, r3
 800c0cc:	88fa      	ldrh	r2, [r7, #6]
 800c0ce:	88b9      	ldrh	r1, [r7, #4]
 800c0d0:	88f8      	ldrh	r0, [r7, #6]
 800c0d2:	f000 f813 	bl	800c0fc <ILI9341_Set_Frame>
	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 800c0d6:	887c      	ldrh	r4, [r7, #2]
 800c0d8:	883a      	ldrh	r2, [r7, #0]
 800c0da:	88b9      	ldrh	r1, [r7, #4]
 800c0dc:	88f8      	ldrh	r0, [r7, #6]
 800c0de:	2303      	movs	r3, #3
 800c0e0:	9300      	str	r3, [sp, #0]
 800c0e2:	4623      	mov	r3, r4
 800c0e4:	f000 faba 	bl	800c65c <_LCD_Write_Frame>
 800c0e8:	e000      	b.n	800c0ec <ILI9341_Draw_Vertical_Line+0x80>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800c0ea:	bf00      	nop
}
 800c0ec:	370c      	adds	r7, #12
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	bd90      	pop	{r4, r7, pc}
 800c0f2:	bf00      	nop
 800c0f4:	20000c72 	.word	0x20000c72
 800c0f8:	20000c70 	.word	0x20000c70

0800c0fc <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 800c0fc:	b590      	push	{r4, r7, lr}
 800c0fe:	b083      	sub	sp, #12
 800c100:	af00      	add	r7, sp, #0
 800c102:	4604      	mov	r4, r0
 800c104:	4608      	mov	r0, r1
 800c106:	4611      	mov	r1, r2
 800c108:	461a      	mov	r2, r3
 800c10a:	4623      	mov	r3, r4
 800c10c:	80fb      	strh	r3, [r7, #6]
 800c10e:	4603      	mov	r3, r0
 800c110:	80bb      	strh	r3, [r7, #4]
 800c112:	460b      	mov	r3, r1
 800c114:	807b      	strh	r3, [r7, #2]
 800c116:	4613      	mov	r3, r2
 800c118:	803b      	strh	r3, [r7, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 800c11a:	202a      	movs	r0, #42	; 0x2a
 800c11c:	f000 fb4e 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 800c120:	88fb      	ldrh	r3, [r7, #6]
 800c122:	0a1b      	lsrs	r3, r3, #8
 800c124:	b29b      	uxth	r3, r3
 800c126:	b2db      	uxtb	r3, r3
 800c128:	4618      	mov	r0, r3
 800c12a:	f000 fb79 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(sc);
 800c12e:	88fb      	ldrh	r3, [r7, #6]
 800c130:	b2db      	uxtb	r3, r3
 800c132:	4618      	mov	r0, r3
 800c134:	f000 fb74 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 800c138:	887b      	ldrh	r3, [r7, #2]
 800c13a:	0a1b      	lsrs	r3, r3, #8
 800c13c:	b29b      	uxth	r3, r3
 800c13e:	b2db      	uxtb	r3, r3
 800c140:	4618      	mov	r0, r3
 800c142:	f000 fb6d 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(ec);
 800c146:	887b      	ldrh	r3, [r7, #2]
 800c148:	b2db      	uxtb	r3, r3
 800c14a:	4618      	mov	r0, r3
 800c14c:	f000 fb68 	bl	800c820 <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 800c150:	202b      	movs	r0, #43	; 0x2b
 800c152:	f000 fb33 	bl	800c7bc <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 800c156:	88bb      	ldrh	r3, [r7, #4]
 800c158:	0a1b      	lsrs	r3, r3, #8
 800c15a:	b29b      	uxth	r3, r3
 800c15c:	b2db      	uxtb	r3, r3
 800c15e:	4618      	mov	r0, r3
 800c160:	f000 fb5e 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(sp);
 800c164:	88bb      	ldrh	r3, [r7, #4]
 800c166:	b2db      	uxtb	r3, r3
 800c168:	4618      	mov	r0, r3
 800c16a:	f000 fb59 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 800c16e:	883b      	ldrh	r3, [r7, #0]
 800c170:	0a1b      	lsrs	r3, r3, #8
 800c172:	b29b      	uxth	r3, r3
 800c174:	b2db      	uxtb	r3, r3
 800c176:	4618      	mov	r0, r3
 800c178:	f000 fb52 	bl	800c820 <_LCD_SendData>
	_LCD_SendData(ep);
 800c17c:	883b      	ldrh	r3, [r7, #0]
 800c17e:	b2db      	uxtb	r3, r3
 800c180:	4618      	mov	r0, r3
 800c182:	f000 fb4d 	bl	800c820 <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 800c186:	202c      	movs	r0, #44	; 0x2c
 800c188:	f000 fb18 	bl	800c7bc <_LCD_SendCommand>
}
 800c18c:	bf00      	nop
 800c18e:	370c      	adds	r7, #12
 800c190:	46bd      	mov	sp, r7
 800c192:	bd90      	pop	{r4, r7, pc}

0800c194 <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b084      	sub	sp, #16
 800c198:	af02      	add	r7, sp, #8
 800c19a:	4603      	mov	r3, r0
 800c19c:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 800c19e:	4b10      	ldr	r3, [pc, #64]	; (800c1e0 <ILI9341_Fill_Screen+0x4c>)
 800c1a0:	881b      	ldrh	r3, [r3, #0]
 800c1a2:	b29a      	uxth	r2, r3
 800c1a4:	4b0f      	ldr	r3, [pc, #60]	; (800c1e4 <ILI9341_Fill_Screen+0x50>)
 800c1a6:	881b      	ldrh	r3, [r3, #0]
 800c1a8:	b29b      	uxth	r3, r3
 800c1aa:	2100      	movs	r1, #0
 800c1ac:	2000      	movs	r0, #0
 800c1ae:	f7ff ffa5 	bl	800c0fc <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 800c1b2:	4b0b      	ldr	r3, [pc, #44]	; (800c1e0 <ILI9341_Fill_Screen+0x4c>)
 800c1b4:	881b      	ldrh	r3, [r3, #0]
 800c1b6:	b29b      	uxth	r3, r3
 800c1b8:	461a      	mov	r2, r3
 800c1ba:	4b0a      	ldr	r3, [pc, #40]	; (800c1e4 <ILI9341_Fill_Screen+0x50>)
 800c1bc:	881b      	ldrh	r3, [r3, #0]
 800c1be:	b29b      	uxth	r3, r3
 800c1c0:	fb03 f302 	mul.w	r3, r3, r2
 800c1c4:	4619      	mov	r1, r3
 800c1c6:	88fa      	ldrh	r2, [r7, #6]
 800c1c8:	2304      	movs	r3, #4
 800c1ca:	9300      	str	r3, [sp, #0]
 800c1cc:	460b      	mov	r3, r1
 800c1ce:	2100      	movs	r1, #0
 800c1d0:	2000      	movs	r0, #0
 800c1d2:	f000 fa43 	bl	800c65c <_LCD_Write_Frame>
}
 800c1d6:	bf00      	nop
 800c1d8:	3708      	adds	r7, #8
 800c1da:	46bd      	mov	sp, r7
 800c1dc:	bd80      	pop	{r7, pc}
 800c1de:	bf00      	nop
 800c1e0:	20000c72 	.word	0x20000c72
 800c1e4:	20000c70 	.word	0x20000c70

0800c1e8 <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b08c      	sub	sp, #48	; 0x30
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	4603      	mov	r3, r0
 800c1f0:	80fb      	strh	r3, [r7, #6]
 800c1f2:	460b      	mov	r3, r1
 800c1f4:	80bb      	strh	r3, [r7, #4]
 800c1f6:	4613      	mov	r3, r2
 800c1f8:	807b      	strh	r3, [r7, #2]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800c1fa:	4b94      	ldr	r3, [pc, #592]	; (800c44c <ILI9341_Draw_Pixel+0x264>)
 800c1fc:	881b      	ldrh	r3, [r3, #0]
 800c1fe:	b29b      	uxth	r3, r3
 800c200:	88fa      	ldrh	r2, [r7, #6]
 800c202:	429a      	cmp	r2, r3
 800c204:	f080 811e 	bcs.w	800c444 <ILI9341_Draw_Pixel+0x25c>
 800c208:	4b91      	ldr	r3, [pc, #580]	; (800c450 <ILI9341_Draw_Pixel+0x268>)
 800c20a:	881b      	ldrh	r3, [r3, #0]
 800c20c:	b29b      	uxth	r3, r3
 800c20e:	88ba      	ldrh	r2, [r7, #4]
 800c210:	429a      	cmp	r2, r3
 800c212:	f080 8117 	bcs.w	800c444 <ILI9341_Draw_Pixel+0x25c>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800c216:	4b8f      	ldr	r3, [pc, #572]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c218:	695b      	ldr	r3, [r3, #20]
 800c21a:	4a8e      	ldr	r2, [pc, #568]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c21c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c220:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c222:	4b8c      	ldr	r3, [pc, #560]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c224:	695b      	ldr	r3, [r3, #20]
 800c226:	4a8b      	ldr	r2, [pc, #556]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c228:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c22c:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2A, 0, 0);
 800c22e:	2200      	movs	r2, #0
 800c230:	2100      	movs	r1, #0
 800c232:	202a      	movs	r0, #42	; 0x2a
 800c234:	f000 fb26 	bl	800c884 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c238:	2300      	movs	r3, #0
 800c23a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c23c:	e008      	b.n	800c250 <ILI9341_Draw_Pixel+0x68>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c23e:	4b85      	ldr	r3, [pc, #532]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c240:	695b      	ldr	r3, [r3, #20]
 800c242:	4a84      	ldr	r2, [pc, #528]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c244:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c248:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c24a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c24c:	3301      	adds	r3, #1
 800c24e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c252:	2b02      	cmp	r3, #2
 800c254:	ddf3      	ble.n	800c23e <ILI9341_Draw_Pixel+0x56>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800c256:	4b7f      	ldr	r3, [pc, #508]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c258:	695b      	ldr	r3, [r3, #20]
 800c25a:	4a7e      	ldr	r2, [pc, #504]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c25c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c260:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800c262:	4b7c      	ldr	r3, [pc, #496]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c264:	695b      	ldr	r3, [r3, #20]
 800c266:	4a7b      	ldr	r2, [pc, #492]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c268:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c26c:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c26e:	4b79      	ldr	r3, [pc, #484]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c270:	695b      	ldr	r3, [r3, #20]
 800c272:	4a78      	ldr	r2, [pc, #480]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c274:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c278:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] =
 800c27a:	88fb      	ldrh	r3, [r7, #6]
 800c27c:	0a1b      	lsrs	r3, r3, #8
 800c27e:	b29b      	uxth	r3, r3
 800c280:	b2db      	uxtb	r3, r3
 800c282:	753b      	strb	r3, [r7, #20]
 800c284:	88fb      	ldrh	r3, [r7, #6]
 800c286:	b2db      	uxtb	r3, r3
 800c288:	757b      	strb	r3, [r7, #21]
	{
			x >> 8,
			x,
			(x + 1) >> 8,
 800c28a:	88fb      	ldrh	r3, [r7, #6]
 800c28c:	3301      	adds	r3, #1
 800c28e:	121b      	asrs	r3, r3, #8
	unsigned char Temp_Buffer[4] =
 800c290:	b2db      	uxtb	r3, r3
 800c292:	75bb      	strb	r3, [r7, #22]
			(x + 1)
 800c294:	88fb      	ldrh	r3, [r7, #6]
 800c296:	b2db      	uxtb	r3, r3
 800c298:	3301      	adds	r3, #1
 800c29a:	b2db      	uxtb	r3, r3
	unsigned char Temp_Buffer[4] =
 800c29c:	75fb      	strb	r3, [r7, #23]
	};

	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 9);
 800c29e:	f107 0014 	add.w	r0, r7, #20
 800c2a2:	2309      	movs	r3, #9
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	2104      	movs	r1, #4
 800c2a8:	f000 fb02 	bl	800c8b0 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	62bb      	str	r3, [r7, #40]	; 0x28
 800c2b0:	e008      	b.n	800c2c4 <ILI9341_Draw_Pixel+0xdc>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c2b2:	4b68      	ldr	r3, [pc, #416]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c2b4:	695b      	ldr	r3, [r3, #20]
 800c2b6:	4a67      	ldr	r2, [pc, #412]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c2b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c2bc:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c2be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2c0:	3301      	adds	r3, #1
 800c2c2:	62bb      	str	r3, [r7, #40]	; 0x28
 800c2c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2c6:	2b02      	cmp	r3, #2
 800c2c8:	ddf3      	ble.n	800c2b2 <ILI9341_Draw_Pixel+0xca>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800c2ca:	4b62      	ldr	r3, [pc, #392]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c2cc:	695b      	ldr	r3, [r3, #20]
 800c2ce:	4a61      	ldr	r2, [pc, #388]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c2d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c2d4:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800c2d6:	4b5f      	ldr	r3, [pc, #380]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c2d8:	695b      	ldr	r3, [r3, #20]
 800c2da:	4a5e      	ldr	r2, [pc, #376]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c2dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c2e0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c2e2:	4b5c      	ldr	r3, [pc, #368]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c2e4:	695b      	ldr	r3, [r3, #20]
 800c2e6:	4a5b      	ldr	r2, [pc, #364]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c2e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c2ec:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2B, 0, 0);
 800c2ee:	2200      	movs	r2, #0
 800c2f0:	2100      	movs	r1, #0
 800c2f2:	202b      	movs	r0, #43	; 0x2b
 800c2f4:	f000 fac6 	bl	800c884 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	627b      	str	r3, [r7, #36]	; 0x24
 800c2fc:	e008      	b.n	800c310 <ILI9341_Draw_Pixel+0x128>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c2fe:	4b55      	ldr	r3, [pc, #340]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c300:	695b      	ldr	r3, [r3, #20]
 800c302:	4a54      	ldr	r2, [pc, #336]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c304:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c308:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c30a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c30c:	3301      	adds	r3, #1
 800c30e:	627b      	str	r3, [r7, #36]	; 0x24
 800c310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c312:	2b02      	cmp	r3, #2
 800c314:	ddf3      	ble.n	800c2fe <ILI9341_Draw_Pixel+0x116>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800c316:	4b4f      	ldr	r3, [pc, #316]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c318:	695b      	ldr	r3, [r3, #20]
 800c31a:	4a4e      	ldr	r2, [pc, #312]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c31c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c320:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800c322:	4b4c      	ldr	r3, [pc, #304]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c324:	695b      	ldr	r3, [r3, #20]
 800c326:	4a4b      	ldr	r2, [pc, #300]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c328:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c32c:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c32e:	4b49      	ldr	r3, [pc, #292]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c330:	695b      	ldr	r3, [r3, #20]
 800c332:	4a48      	ldr	r2, [pc, #288]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c334:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c338:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] =
 800c33a:	88bb      	ldrh	r3, [r7, #4]
 800c33c:	0a1b      	lsrs	r3, r3, #8
 800c33e:	b29b      	uxth	r3, r3
 800c340:	b2db      	uxtb	r3, r3
 800c342:	743b      	strb	r3, [r7, #16]
 800c344:	88bb      	ldrh	r3, [r7, #4]
 800c346:	b2db      	uxtb	r3, r3
 800c348:	747b      	strb	r3, [r7, #17]
	{
			y >> 8,
			y,
			(y + 1) >> 8,
 800c34a:	88bb      	ldrh	r3, [r7, #4]
 800c34c:	3301      	adds	r3, #1
 800c34e:	121b      	asrs	r3, r3, #8
	unsigned char Temp_Buffer1[4] =
 800c350:	b2db      	uxtb	r3, r3
 800c352:	74bb      	strb	r3, [r7, #18]
			(y + 1)
 800c354:	88bb      	ldrh	r3, [r7, #4]
 800c356:	b2db      	uxtb	r3, r3
 800c358:	3301      	adds	r3, #1
 800c35a:	b2db      	uxtb	r3, r3
	unsigned char Temp_Buffer1[4] =
 800c35c:	74fb      	strb	r3, [r7, #19]
	};

	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 9);
 800c35e:	f107 0010 	add.w	r0, r7, #16
 800c362:	2309      	movs	r3, #9
 800c364:	2200      	movs	r2, #0
 800c366:	2104      	movs	r1, #4
 800c368:	f000 faa2 	bl	800c8b0 <_SPI_SendByteMultiByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c36c:	2300      	movs	r3, #0
 800c36e:	623b      	str	r3, [r7, #32]
 800c370:	e008      	b.n	800c384 <ILI9341_Draw_Pixel+0x19c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c372:	4b38      	ldr	r3, [pc, #224]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c374:	695b      	ldr	r3, [r3, #20]
 800c376:	4a37      	ldr	r2, [pc, #220]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c378:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c37c:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c37e:	6a3b      	ldr	r3, [r7, #32]
 800c380:	3301      	adds	r3, #1
 800c382:	623b      	str	r3, [r7, #32]
 800c384:	6a3b      	ldr	r3, [r7, #32]
 800c386:	2b02      	cmp	r3, #2
 800c388:	ddf3      	ble.n	800c372 <ILI9341_Draw_Pixel+0x18a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800c38a:	4b32      	ldr	r3, [pc, #200]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c38c:	695b      	ldr	r3, [r3, #20]
 800c38e:	4a31      	ldr	r2, [pc, #196]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c394:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800c396:	4b2f      	ldr	r3, [pc, #188]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c398:	695b      	ldr	r3, [r3, #20]
 800c39a:	4a2e      	ldr	r2, [pc, #184]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c39c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c3a0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c3a2:	4b2c      	ldr	r3, [pc, #176]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c3a4:	695b      	ldr	r3, [r3, #20]
 800c3a6:	4a2b      	ldr	r2, [pc, #172]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c3a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c3ac:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2C, 0, 0);
 800c3ae:	2200      	movs	r2, #0
 800c3b0:	2100      	movs	r1, #0
 800c3b2:	202c      	movs	r0, #44	; 0x2c
 800c3b4:	f000 fa66 	bl	800c884 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	61fb      	str	r3, [r7, #28]
 800c3bc:	e008      	b.n	800c3d0 <ILI9341_Draw_Pixel+0x1e8>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c3be:	4b25      	ldr	r3, [pc, #148]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c3c0:	695b      	ldr	r3, [r3, #20]
 800c3c2:	4a24      	ldr	r2, [pc, #144]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c3c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c3c8:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c3ca:	69fb      	ldr	r3, [r7, #28]
 800c3cc:	3301      	adds	r3, #1
 800c3ce:	61fb      	str	r3, [r7, #28]
 800c3d0:	69fb      	ldr	r3, [r7, #28]
 800c3d2:	2b02      	cmp	r3, #2
 800c3d4:	ddf3      	ble.n	800c3be <ILI9341_Draw_Pixel+0x1d6>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800c3d6:	4b1f      	ldr	r3, [pc, #124]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c3d8:	695b      	ldr	r3, [r3, #20]
 800c3da:	4a1e      	ldr	r2, [pc, #120]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c3dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c3e0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800c3e2:	4b1c      	ldr	r3, [pc, #112]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c3e4:	695b      	ldr	r3, [r3, #20]
 800c3e6:	4a1b      	ldr	r2, [pc, #108]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c3e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c3ec:	6153      	str	r3, [r2, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c3ee:	4b19      	ldr	r3, [pc, #100]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c3f0:	695b      	ldr	r3, [r3, #20]
 800c3f2:	4a18      	ldr	r2, [pc, #96]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c3f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c3f8:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 800c3fa:	887b      	ldrh	r3, [r7, #2]
 800c3fc:	0a1b      	lsrs	r3, r3, #8
 800c3fe:	b29b      	uxth	r3, r3
 800c400:	b2db      	uxtb	r3, r3
 800c402:	733b      	strb	r3, [r7, #12]
 800c404:	887b      	ldrh	r3, [r7, #2]
 800c406:	b2db      	uxtb	r3, r3
 800c408:	737b      	strb	r3, [r7, #13]

	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 4, 0, 9);
 800c40a:	f107 000c 	add.w	r0, r7, #12
 800c40e:	2309      	movs	r3, #9
 800c410:	2200      	movs	r2, #0
 800c412:	2104      	movs	r1, #4
 800c414:	f000 fa4c 	bl	800c8b0 <_SPI_SendByteMultiByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c418:	2300      	movs	r3, #0
 800c41a:	61bb      	str	r3, [r7, #24]
 800c41c:	e008      	b.n	800c430 <ILI9341_Draw_Pixel+0x248>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c41e:	4b0d      	ldr	r3, [pc, #52]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c420:	695b      	ldr	r3, [r3, #20]
 800c422:	4a0c      	ldr	r2, [pc, #48]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c424:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c428:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800c42a:	69bb      	ldr	r3, [r7, #24]
 800c42c:	3301      	adds	r3, #1
 800c42e:	61bb      	str	r3, [r7, #24]
 800c430:	69bb      	ldr	r3, [r7, #24]
 800c432:	2b02      	cmp	r3, #2
 800c434:	ddf3      	ble.n	800c41e <ILI9341_Draw_Pixel+0x236>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800c436:	4b07      	ldr	r3, [pc, #28]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c438:	695b      	ldr	r3, [r3, #20]
 800c43a:	4a06      	ldr	r2, [pc, #24]	; (800c454 <ILI9341_Draw_Pixel+0x26c>)
 800c43c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c440:	6153      	str	r3, [r2, #20]
 800c442:	e000      	b.n	800c446 <ILI9341_Draw_Pixel+0x25e>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800c444:	bf00      	nop


}
 800c446:	3730      	adds	r7, #48	; 0x30
 800c448:	46bd      	mov	sp, r7
 800c44a:	bd80      	pop	{r7, pc}
 800c44c:	20000c72 	.word	0x20000c72
 800c450:	20000c70 	.word	0x20000c70
 800c454:	48000400 	.word	0x48000400

0800c458 <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 800c458:	b590      	push	{r4, r7, lr}
 800c45a:	b087      	sub	sp, #28
 800c45c:	af02      	add	r7, sp, #8
 800c45e:	4604      	mov	r4, r0
 800c460:	4608      	mov	r0, r1
 800c462:	4611      	mov	r1, r2
 800c464:	461a      	mov	r2, r3
 800c466:	4623      	mov	r3, r4
 800c468:	80fb      	strh	r3, [r7, #6]
 800c46a:	4603      	mov	r3, r0
 800c46c:	80bb      	strh	r3, [r7, #4]
 800c46e:	460b      	mov	r3, r1
 800c470:	807b      	strh	r3, [r7, #2]
 800c472:	4613      	mov	r3, r2
 800c474:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800c476:	4b39      	ldr	r3, [pc, #228]	; (800c55c <ILI9341_Draw_Rectangle+0x104>)
 800c478:	881b      	ldrh	r3, [r3, #0]
 800c47a:	b29b      	uxth	r3, r3
 800c47c:	88fa      	ldrh	r2, [r7, #6]
 800c47e:	429a      	cmp	r2, r3
 800c480:	d268      	bcs.n	800c554 <ILI9341_Draw_Rectangle+0xfc>
 800c482:	4b37      	ldr	r3, [pc, #220]	; (800c560 <ILI9341_Draw_Rectangle+0x108>)
 800c484:	881b      	ldrh	r3, [r3, #0]
 800c486:	b29b      	uxth	r3, r3
 800c488:	88ba      	ldrh	r2, [r7, #4]
 800c48a:	429a      	cmp	r2, r3
 800c48c:	d262      	bcs.n	800c554 <ILI9341_Draw_Rectangle+0xfc>
	if((xpos+width-1)>=LCD_WIDTH)
 800c48e:	88fa      	ldrh	r2, [r7, #6]
 800c490:	887b      	ldrh	r3, [r7, #2]
 800c492:	4413      	add	r3, r2
 800c494:	3b01      	subs	r3, #1
 800c496:	4a31      	ldr	r2, [pc, #196]	; (800c55c <ILI9341_Draw_Rectangle+0x104>)
 800c498:	8812      	ldrh	r2, [r2, #0]
 800c49a:	b292      	uxth	r2, r2
 800c49c:	4293      	cmp	r3, r2
 800c49e:	db05      	blt.n	800c4ac <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 800c4a0:	4b2e      	ldr	r3, [pc, #184]	; (800c55c <ILI9341_Draw_Rectangle+0x104>)
 800c4a2:	881b      	ldrh	r3, [r3, #0]
 800c4a4:	b29a      	uxth	r2, r3
 800c4a6:	88fb      	ldrh	r3, [r7, #6]
 800c4a8:	1ad3      	subs	r3, r2, r3
 800c4aa:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 800c4ac:	88ba      	ldrh	r2, [r7, #4]
 800c4ae:	883b      	ldrh	r3, [r7, #0]
 800c4b0:	4413      	add	r3, r2
 800c4b2:	3b01      	subs	r3, #1
 800c4b4:	4a2a      	ldr	r2, [pc, #168]	; (800c560 <ILI9341_Draw_Rectangle+0x108>)
 800c4b6:	8812      	ldrh	r2, [r2, #0]
 800c4b8:	b292      	uxth	r2, r2
 800c4ba:	4293      	cmp	r3, r2
 800c4bc:	db05      	blt.n	800c4ca <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 800c4be:	4b28      	ldr	r3, [pc, #160]	; (800c560 <ILI9341_Draw_Rectangle+0x108>)
 800c4c0:	881b      	ldrh	r3, [r3, #0]
 800c4c2:	b29a      	uxth	r2, r3
 800c4c4:	88bb      	ldrh	r3, [r7, #4]
 800c4c6:	1ad3      	subs	r3, r2, r3
 800c4c8:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 800c4ca:	88fa      	ldrh	r2, [r7, #6]
 800c4cc:	887b      	ldrh	r3, [r7, #2]
 800c4ce:	4413      	add	r3, r2
 800c4d0:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800c4d2:	3b01      	subs	r3, #1
 800c4d4:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 800c4d6:	88ba      	ldrh	r2, [r7, #4]
 800c4d8:	883b      	ldrh	r3, [r7, #0]
 800c4da:	4413      	add	r3, r2
 800c4dc:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800c4de:	3b01      	subs	r3, #1
 800c4e0:	b29b      	uxth	r3, r3
 800c4e2:	88b9      	ldrh	r1, [r7, #4]
 800c4e4:	88f8      	ldrh	r0, [r7, #6]
 800c4e6:	4622      	mov	r2, r4
 800c4e8:	f7ff fe08 	bl	800c0fc <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 800c4ec:	883a      	ldrh	r2, [r7, #0]
 800c4ee:	887b      	ldrh	r3, [r7, #2]
 800c4f0:	fb12 f303 	smulbb	r3, r2, r3
 800c4f4:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 800c4fa:	89fb      	ldrh	r3, [r7, #14]
 800c4fc:	f003 0301 	and.w	r3, r3, #1
 800c500:	2b00      	cmp	r3, #0
 800c502:	d009      	beq.n	800c518 <ILI9341_Draw_Rectangle+0xc0>
 800c504:	89fb      	ldrh	r3, [r7, #14]
 800c506:	2b01      	cmp	r3, #1
 800c508:	d906      	bls.n	800c518 <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 800c50a:	2301      	movs	r3, #1
 800c50c:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 800c50e:	89fb      	ldrh	r3, [r7, #14]
 800c510:	085b      	lsrs	r3, r3, #1
 800c512:	b29b      	uxth	r3, r3
 800c514:	005b      	lsls	r3, r3, #1
 800c516:	81fb      	strh	r3, [r7, #14]
	}

	_LCD_Write_Frame(	xpos,
 800c518:	89fc      	ldrh	r4, [r7, #14]
 800c51a:	8c3a      	ldrh	r2, [r7, #32]
 800c51c:	88b9      	ldrh	r1, [r7, #4]
 800c51e:	88f8      	ldrh	r0, [r7, #6]
 800c520:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c524:	9300      	str	r3, [sp, #0]
 800c526:	4623      	mov	r3, r4
 800c528:	f000 f898 	bl	800c65c <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 800c52c:	7b7b      	ldrb	r3, [r7, #13]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d011      	beq.n	800c556 <ILI9341_Draw_Rectangle+0xfe>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800c532:	88fa      	ldrh	r2, [r7, #6]
 800c534:	887b      	ldrh	r3, [r7, #2]
 800c536:	4413      	add	r3, r2
 800c538:	b29b      	uxth	r3, r3
 800c53a:	3b01      	subs	r3, #1
 800c53c:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800c53e:	88ba      	ldrh	r2, [r7, #4]
 800c540:	883b      	ldrh	r3, [r7, #0]
 800c542:	4413      	add	r3, r2
 800c544:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800c546:	3b01      	subs	r3, #1
 800c548:	b29b      	uxth	r3, r3
 800c54a:	8c3a      	ldrh	r2, [r7, #32]
 800c54c:	4619      	mov	r1, r3
 800c54e:	f7ff fe4b 	bl	800c1e8 <ILI9341_Draw_Pixel>
 800c552:	e000      	b.n	800c556 <ILI9341_Draw_Rectangle+0xfe>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800c554:	bf00      	nop
							colour);
	}
}
 800c556:	3714      	adds	r7, #20
 800c558:	46bd      	mov	sp, r7
 800c55a:	bd90      	pop	{r4, r7, pc}
 800c55c:	20000c72 	.word	0x20000c72
 800c560:	20000c70 	.word	0x20000c70

0800c564 <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b084      	sub	sp, #16
 800c568:	af00      	add	r7, sp, #0
 800c56a:	4603      	mov	r3, r0
 800c56c:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = rotation;
 800c56e:	79fb      	ldrb	r3, [r7, #7]
 800c570:	73fb      	strb	r3, [r7, #15]

	_LCD_SendCommand(0x36);
 800c572:	2036      	movs	r0, #54	; 0x36
 800c574:	f000 f922 	bl	800c7bc <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 800c578:	7bfb      	ldrb	r3, [r7, #15]
 800c57a:	2b03      	cmp	r3, #3
 800c57c:	d836      	bhi.n	800c5ec <ILI9341_Set_Rotation+0x88>
 800c57e:	a201      	add	r2, pc, #4	; (adr r2, 800c584 <ILI9341_Set_Rotation+0x20>)
 800c580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c584:	0800c595 	.word	0x0800c595
 800c588:	0800c5ab 	.word	0x0800c5ab
 800c58c:	0800c5c1 	.word	0x0800c5c1
 800c590:	0800c5d7 	.word	0x0800c5d7
	{
		case SCREEN_VERTICAL_1:
			_LCD_SendData(0x40|0x08);
 800c594:	2048      	movs	r0, #72	; 0x48
 800c596:	f000 f943 	bl	800c820 <_LCD_SendData>
			LCD_WIDTH = 240;
 800c59a:	4b17      	ldr	r3, [pc, #92]	; (800c5f8 <ILI9341_Set_Rotation+0x94>)
 800c59c:	22f0      	movs	r2, #240	; 0xf0
 800c59e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800c5a0:	4b16      	ldr	r3, [pc, #88]	; (800c5fc <ILI9341_Set_Rotation+0x98>)
 800c5a2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800c5a6:	801a      	strh	r2, [r3, #0]
			break;
 800c5a8:	e021      	b.n	800c5ee <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			_LCD_SendData(0x20|0x08);
 800c5aa:	2028      	movs	r0, #40	; 0x28
 800c5ac:	f000 f938 	bl	800c820 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800c5b0:	4b11      	ldr	r3, [pc, #68]	; (800c5f8 <ILI9341_Set_Rotation+0x94>)
 800c5b2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800c5b6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800c5b8:	4b10      	ldr	r3, [pc, #64]	; (800c5fc <ILI9341_Set_Rotation+0x98>)
 800c5ba:	22f0      	movs	r2, #240	; 0xf0
 800c5bc:	801a      	strh	r2, [r3, #0]
			break;
 800c5be:	e016      	b.n	800c5ee <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			_LCD_SendData(0x80|0x08);
 800c5c0:	2088      	movs	r0, #136	; 0x88
 800c5c2:	f000 f92d 	bl	800c820 <_LCD_SendData>
			LCD_WIDTH  = 240;
 800c5c6:	4b0c      	ldr	r3, [pc, #48]	; (800c5f8 <ILI9341_Set_Rotation+0x94>)
 800c5c8:	22f0      	movs	r2, #240	; 0xf0
 800c5ca:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800c5cc:	4b0b      	ldr	r3, [pc, #44]	; (800c5fc <ILI9341_Set_Rotation+0x98>)
 800c5ce:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800c5d2:	801a      	strh	r2, [r3, #0]
			break;
 800c5d4:	e00b      	b.n	800c5ee <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			_LCD_SendData(0x40|0x80|0x20|0x08);
 800c5d6:	20e8      	movs	r0, #232	; 0xe8
 800c5d8:	f000 f922 	bl	800c820 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800c5dc:	4b06      	ldr	r3, [pc, #24]	; (800c5f8 <ILI9341_Set_Rotation+0x94>)
 800c5de:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800c5e2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800c5e4:	4b05      	ldr	r3, [pc, #20]	; (800c5fc <ILI9341_Set_Rotation+0x98>)
 800c5e6:	22f0      	movs	r2, #240	; 0xf0
 800c5e8:	801a      	strh	r2, [r3, #0]
			break;
 800c5ea:	e000      	b.n	800c5ee <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 800c5ec:	bf00      	nop
	}
}
 800c5ee:	bf00      	nop
 800c5f0:	3710      	adds	r7, #16
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	bd80      	pop	{r7, pc}
 800c5f6:	bf00      	nop
 800c5f8:	20000c72 	.word	0x20000c72
 800c5fc:	20000c70 	.word	0x20000c70

0800c600 <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 800c600:	b480      	push	{r7}
 800c602:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800c604:	4b05      	ldr	r3, [pc, #20]	; (800c61c <_LCD_Enable+0x1c>)
 800c606:	695b      	ldr	r3, [r3, #20]
 800c608:	4a04      	ldr	r2, [pc, #16]	; (800c61c <_LCD_Enable+0x1c>)
 800c60a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c60e:	6153      	str	r3, [r2, #20]
}
 800c610:	bf00      	nop
 800c612:	46bd      	mov	sp, r7
 800c614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c618:	4770      	bx	lr
 800c61a:	bf00      	nop
 800c61c:	48000400 	.word	0x48000400

0800c620 <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 800c620:	b580      	push	{r7, lr}
 800c622:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 800c624:	4b0c      	ldr	r3, [pc, #48]	; (800c658 <_LCD_Reset+0x38>)
 800c626:	695b      	ldr	r3, [r3, #20]
 800c628:	4a0b      	ldr	r2, [pc, #44]	; (800c658 <_LCD_Reset+0x38>)
 800c62a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c62e:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800c630:	20c8      	movs	r0, #200	; 0xc8
 800c632:	f7f9 fe5f 	bl	80062f4 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c636:	4b08      	ldr	r3, [pc, #32]	; (800c658 <_LCD_Reset+0x38>)
 800c638:	695b      	ldr	r3, [r3, #20]
 800c63a:	4a07      	ldr	r2, [pc, #28]	; (800c658 <_LCD_Reset+0x38>)
 800c63c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c640:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800c642:	20c8      	movs	r0, #200	; 0xc8
 800c644:	f7f9 fe56 	bl	80062f4 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800c648:	4b03      	ldr	r3, [pc, #12]	; (800c658 <_LCD_Reset+0x38>)
 800c64a:	695b      	ldr	r3, [r3, #20]
 800c64c:	4a02      	ldr	r2, [pc, #8]	; (800c658 <_LCD_Reset+0x38>)
 800c64e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c652:	6153      	str	r3, [r2, #20]
}
 800c654:	bf00      	nop
 800c656:	bd80      	pop	{r7, pc}
 800c658:	48000400 	.word	0x48000400

0800c65c <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 800c65c:	b5b0      	push	{r4, r5, r7, lr}
 800c65e:	b08e      	sub	sp, #56	; 0x38
 800c660:	af00      	add	r7, sp, #0
 800c662:	607b      	str	r3, [r7, #4]
 800c664:	4603      	mov	r3, r0
 800c666:	81fb      	strh	r3, [r7, #14]
 800c668:	460b      	mov	r3, r1
 800c66a:	81bb      	strh	r3, [r7, #12]
 800c66c:	4613      	mov	r3, r2
 800c66e:	817b      	strh	r3, [r7, #10]
 800c670:	466b      	mov	r3, sp
 800c672:	461d      	mov	r5, r3

	uint32_t buffer_size = 0;
 800c674:	2300      	movs	r3, #0
 800c676:	62fb      	str	r3, [r7, #44]	; 0x2c
	if((chunk_size*2) < BURST_MAX_SIZE)
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	005b      	lsls	r3, r3, #1
 800c67c:	4a4d      	ldr	r2, [pc, #308]	; (800c7b4 <_LCD_Write_Frame+0x158>)
 800c67e:	8812      	ldrh	r2, [r2, #0]
 800c680:	4293      	cmp	r3, r2
 800c682:	d202      	bcs.n	800c68a <_LCD_Write_Frame+0x2e>
	{
		buffer_size = chunk_size;
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c688:	e002      	b.n	800c690 <_LCD_Write_Frame+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 800c68a:	4b4a      	ldr	r3, [pc, #296]	; (800c7b4 <_LCD_Write_Frame+0x158>)
 800c68c:	881b      	ldrh	r3, [r3, #0]
 800c68e:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	unsigned char chifted = 	colour>>8;;
 800c690:	897b      	ldrh	r3, [r7, #10]
 800c692:	0a1b      	lsrs	r3, r3, #8
 800c694:	b29b      	uxth	r3, r3
 800c696:	77fb      	strb	r3, [r7, #31]
	unsigned char burst_buffer[buffer_size];
 800c698:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c69a:	4603      	mov	r3, r0
 800c69c:	3b01      	subs	r3, #1
 800c69e:	61bb      	str	r3, [r7, #24]
 800c6a0:	4601      	mov	r1, r0
 800c6a2:	f04f 0200 	mov.w	r2, #0
 800c6a6:	f04f 0300 	mov.w	r3, #0
 800c6aa:	f04f 0400 	mov.w	r4, #0
 800c6ae:	00d4      	lsls	r4, r2, #3
 800c6b0:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800c6b4:	00cb      	lsls	r3, r1, #3
 800c6b6:	4601      	mov	r1, r0
 800c6b8:	f04f 0200 	mov.w	r2, #0
 800c6bc:	f04f 0300 	mov.w	r3, #0
 800c6c0:	f04f 0400 	mov.w	r4, #0
 800c6c4:	00d4      	lsls	r4, r2, #3
 800c6c6:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800c6ca:	00cb      	lsls	r3, r1, #3
 800c6cc:	1dc3      	adds	r3, r0, #7
 800c6ce:	08db      	lsrs	r3, r3, #3
 800c6d0:	00db      	lsls	r3, r3, #3
 800c6d2:	ebad 0d03 	sub.w	sp, sp, r3
 800c6d6:	466b      	mov	r3, sp
 800c6d8:	3300      	adds	r3, #0
 800c6da:	617b      	str	r3, [r7, #20]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800c6dc:	2300      	movs	r3, #0
 800c6de:	633b      	str	r3, [r7, #48]	; 0x30
 800c6e0:	e00d      	b.n	800c6fe <_LCD_Write_Frame+0xa2>
	{
			burst_buffer[j] = 	chifted;
 800c6e2:	697a      	ldr	r2, [r7, #20]
 800c6e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6e6:	4413      	add	r3, r2
 800c6e8:	7ffa      	ldrb	r2, [r7, #31]
 800c6ea:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 800c6ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6ee:	3301      	adds	r3, #1
 800c6f0:	897a      	ldrh	r2, [r7, #10]
 800c6f2:	b2d1      	uxtb	r1, r2
 800c6f4:	697a      	ldr	r2, [r7, #20]
 800c6f6:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800c6f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6fa:	3302      	adds	r3, #2
 800c6fc:	633b      	str	r3, [r7, #48]	; 0x30
 800c6fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c702:	429a      	cmp	r2, r3
 800c704:	d3ed      	bcc.n	800c6e2 <_LCD_Write_Frame+0x86>
	}
	
	uint32_t Sending_size = chunk_size*2;
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	005b      	lsls	r3, r3, #1
 800c70a:	613b      	str	r3, [r7, #16]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 800c70c:	2301      	movs	r3, #1
 800c70e:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Remainder_from_block = 0;
 800c710:	2300      	movs	r3, #0
 800c712:	62bb      	str	r3, [r7, #40]	; 0x28
	if(chunk_size > 0)
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	2b00      	cmp	r3, #0
 800c718:	d00d      	beq.n	800c736 <_LCD_Write_Frame+0xda>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 800c71a:	693a      	ldr	r2, [r7, #16]
 800c71c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c71e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c722:	637b      	str	r3, [r7, #52]	; 0x34
			Remainder_from_block 	= Sending_size%buffer_size;
 800c724:	693b      	ldr	r3, [r7, #16]
 800c726:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c728:	fbb3 f2f2 	udiv	r2, r3, r2
 800c72c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c72e:	fb01 f202 	mul.w	r2, r1, r2
 800c732:	1a9b      	subs	r3, r3, r2
 800c734:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800c736:	4b20      	ldr	r3, [pc, #128]	; (800c7b8 <_LCD_Write_Frame+0x15c>)
 800c738:	695b      	ldr	r3, [r3, #20]
 800c73a:	4a1f      	ldr	r2, [pc, #124]	; (800c7b8 <_LCD_Write_Frame+0x15c>)
 800c73c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c740:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c742:	4b1d      	ldr	r3, [pc, #116]	; (800c7b8 <_LCD_Write_Frame+0x15c>)
 800c744:	695b      	ldr	r3, [r3, #20]
 800c746:	4a1c      	ldr	r2, [pc, #112]	; (800c7b8 <_LCD_Write_Frame+0x15c>)
 800c748:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c74c:	6153      	str	r3, [r2, #20]

	if(Sending_in_Block != 0)
 800c74e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c750:	2b00      	cmp	r3, #0
 800c752:	d00f      	beq.n	800c774 <_LCD_Write_Frame+0x118>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800c754:	2300      	movs	r3, #0
 800c756:	627b      	str	r3, [r7, #36]	; 0x24
 800c758:	e008      	b.n	800c76c <_LCD_Write_Frame+0x110>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 9);
 800c75a:	6978      	ldr	r0, [r7, #20]
 800c75c:	2309      	movs	r3, #9
 800c75e:	2200      	movs	r2, #0
 800c760:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c762:	f000 f8a5 	bl	800c8b0 <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800c766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c768:	3301      	adds	r3, #1
 800c76a:	627b      	str	r3, [r7, #36]	; 0x24
 800c76c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c76e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c770:	429a      	cmp	r2, r3
 800c772:	d3f2      	bcc.n	800c75a <_LCD_Write_Frame+0xfe>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 9);
 800c774:	6978      	ldr	r0, [r7, #20]
 800c776:	2309      	movs	r3, #9
 800c778:	2200      	movs	r2, #0
 800c77a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c77c:	f000 f898 	bl	800c8b0 <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800c780:	2300      	movs	r3, #0
 800c782:	623b      	str	r3, [r7, #32]
 800c784:	e008      	b.n	800c798 <_LCD_Write_Frame+0x13c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c786:	4b0c      	ldr	r3, [pc, #48]	; (800c7b8 <_LCD_Write_Frame+0x15c>)
 800c788:	695b      	ldr	r3, [r3, #20]
 800c78a:	4a0b      	ldr	r2, [pc, #44]	; (800c7b8 <_LCD_Write_Frame+0x15c>)
 800c78c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c790:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800c792:	6a3b      	ldr	r3, [r7, #32]
 800c794:	3301      	adds	r3, #1
 800c796:	623b      	str	r3, [r7, #32]
 800c798:	6a3b      	ldr	r3, [r7, #32]
 800c79a:	2b02      	cmp	r3, #2
 800c79c:	ddf3      	ble.n	800c786 <_LCD_Write_Frame+0x12a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800c79e:	4b06      	ldr	r3, [pc, #24]	; (800c7b8 <_LCD_Write_Frame+0x15c>)
 800c7a0:	695b      	ldr	r3, [r3, #20]
 800c7a2:	4a05      	ldr	r2, [pc, #20]	; (800c7b8 <_LCD_Write_Frame+0x15c>)
 800c7a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c7a8:	6153      	str	r3, [r2, #20]
 800c7aa:	46ad      	mov	sp, r5

}
 800c7ac:	bf00      	nop
 800c7ae:	3738      	adds	r7, #56	; 0x38
 800c7b0:	46bd      	mov	sp, r7
 800c7b2:	bdb0      	pop	{r4, r5, r7, pc}
 800c7b4:	20000c74 	.word	0x20000c74
 800c7b8:	48000400 	.word	0x48000400

0800c7bc <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 800c7bc:	b580      	push	{r7, lr}
 800c7be:	b084      	sub	sp, #16
 800c7c0:	af00      	add	r7, sp, #0
 800c7c2:	4603      	mov	r3, r0
 800c7c4:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c7c6:	4b15      	ldr	r3, [pc, #84]	; (800c81c <_LCD_SendCommand+0x60>)
 800c7c8:	695b      	ldr	r3, [r3, #20]
 800c7ca:	4a14      	ldr	r2, [pc, #80]	; (800c81c <_LCD_SendCommand+0x60>)
 800c7cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c7d0:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800c7d2:	4b12      	ldr	r3, [pc, #72]	; (800c81c <_LCD_SendCommand+0x60>)
 800c7d4:	695b      	ldr	r3, [r3, #20]
 800c7d6:	4a11      	ldr	r2, [pc, #68]	; (800c81c <_LCD_SendCommand+0x60>)
 800c7d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c7dc:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(command, 0 , 0);
 800c7de:	79fb      	ldrb	r3, [r7, #7]
 800c7e0:	2200      	movs	r2, #0
 800c7e2:	2100      	movs	r1, #0
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	f000 f84d 	bl	800c884 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	60fb      	str	r3, [r7, #12]
 800c7ee:	e008      	b.n	800c802 <_LCD_SendCommand+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c7f0:	4b0a      	ldr	r3, [pc, #40]	; (800c81c <_LCD_SendCommand+0x60>)
 800c7f2:	695b      	ldr	r3, [r3, #20]
 800c7f4:	4a09      	ldr	r2, [pc, #36]	; (800c81c <_LCD_SendCommand+0x60>)
 800c7f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c7fa:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	3301      	adds	r3, #1
 800c800:	60fb      	str	r3, [r7, #12]
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	2b02      	cmp	r3, #2
 800c806:	ddf3      	ble.n	800c7f0 <_LCD_SendCommand+0x34>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800c808:	4b04      	ldr	r3, [pc, #16]	; (800c81c <_LCD_SendCommand+0x60>)
 800c80a:	695b      	ldr	r3, [r3, #20]
 800c80c:	4a03      	ldr	r2, [pc, #12]	; (800c81c <_LCD_SendCommand+0x60>)
 800c80e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c812:	6153      	str	r3, [r2, #20]
}
 800c814:	bf00      	nop
 800c816:	3710      	adds	r7, #16
 800c818:	46bd      	mov	sp, r7
 800c81a:	bd80      	pop	{r7, pc}
 800c81c:	48000400 	.word	0x48000400

0800c820 <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 800c820:	b580      	push	{r7, lr}
 800c822:	b084      	sub	sp, #16
 800c824:	af00      	add	r7, sp, #0
 800c826:	4603      	mov	r3, r0
 800c828:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800c82a:	4b15      	ldr	r3, [pc, #84]	; (800c880 <_LCD_SendData+0x60>)
 800c82c:	695b      	ldr	r3, [r3, #20]
 800c82e:	4a14      	ldr	r2, [pc, #80]	; (800c880 <_LCD_SendData+0x60>)
 800c830:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c834:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c836:	4b12      	ldr	r3, [pc, #72]	; (800c880 <_LCD_SendData+0x60>)
 800c838:	695b      	ldr	r3, [r3, #20]
 800c83a:	4a11      	ldr	r2, [pc, #68]	; (800c880 <_LCD_SendData+0x60>)
 800c83c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c840:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(data, 0 , 0);
 800c842:	79fb      	ldrb	r3, [r7, #7]
 800c844:	2200      	movs	r2, #0
 800c846:	2100      	movs	r1, #0
 800c848:	4618      	mov	r0, r3
 800c84a:	f000 f81b 	bl	800c884 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800c84e:	2300      	movs	r3, #0
 800c850:	60fb      	str	r3, [r7, #12]
 800c852:	e008      	b.n	800c866 <_LCD_SendData+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c854:	4b0a      	ldr	r3, [pc, #40]	; (800c880 <_LCD_SendData+0x60>)
 800c856:	695b      	ldr	r3, [r3, #20]
 800c858:	4a09      	ldr	r2, [pc, #36]	; (800c880 <_LCD_SendData+0x60>)
 800c85a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c85e:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	3301      	adds	r3, #1
 800c864:	60fb      	str	r3, [r7, #12]
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	2b02      	cmp	r3, #2
 800c86a:	ddf3      	ble.n	800c854 <_LCD_SendData+0x34>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800c86c:	4b04      	ldr	r3, [pc, #16]	; (800c880 <_LCD_SendData+0x60>)
 800c86e:	695b      	ldr	r3, [r3, #20]
 800c870:	4a03      	ldr	r2, [pc, #12]	; (800c880 <_LCD_SendData+0x60>)
 800c872:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c876:	6153      	str	r3, [r2, #20]
}
 800c878:	bf00      	nop
 800c87a:	3710      	adds	r7, #16
 800c87c:	46bd      	mov	sp, r7
 800c87e:	bd80      	pop	{r7, pc}
 800c880:	48000400 	.word	0x48000400

0800c884 <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800c884:	b580      	push	{r7, lr}
 800c886:	b082      	sub	sp, #8
 800c888:	af00      	add	r7, sp, #0
 800c88a:	4603      	mov	r3, r0
 800c88c:	71fb      	strb	r3, [r7, #7]
 800c88e:	460b      	mov	r3, r1
 800c890:	71bb      	strb	r3, [r7, #6]
 800c892:	4613      	mov	r3, r2
 800c894:	717b      	strb	r3, [r7, #5]

#ifdef USE_HAL_SPI
	HAL_SPI_Transmit(HSPI_INSTANCE, &data_buffer, 1, 1);
 800c896:	1df9      	adds	r1, r7, #7
 800c898:	2301      	movs	r3, #1
 800c89a:	2201      	movs	r2, #1
 800c89c:	4803      	ldr	r0, [pc, #12]	; (800c8ac <_SPI_SendByte+0x28>)
 800c89e:	f7fd fa9f 	bl	8009de0 <HAL_SPI_Transmit>
   	for(int d = 0; d < post_frame_delay ; d++)
   		asm("nop");

#endif

}
 800c8a2:	bf00      	nop
 800c8a4:	3708      	adds	r7, #8
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	bd80      	pop	{r7, pc}
 800c8aa:	bf00      	nop
 800c8ac:	20002674 	.word	0x20002674

0800c8b0 <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800c8b0:	b580      	push	{r7, lr}
 800c8b2:	b084      	sub	sp, #16
 800c8b4:	af00      	add	r7, sp, #0
 800c8b6:	60f8      	str	r0, [r7, #12]
 800c8b8:	60b9      	str	r1, [r7, #8]
 800c8ba:	4611      	mov	r1, r2
 800c8bc:	461a      	mov	r2, r3
 800c8be:	460b      	mov	r3, r1
 800c8c0:	71fb      	strb	r3, [r7, #7]
 800c8c2:	4613      	mov	r3, r2
 800c8c4:	71bb      	strb	r3, [r7, #6]

#ifdef USE_HAL_SPI
	HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)data_buffer, buffer_size, 2 );
 800c8c6:	68bb      	ldr	r3, [r7, #8]
 800c8c8:	b29a      	uxth	r2, r3
 800c8ca:	2302      	movs	r3, #2
 800c8cc:	68f9      	ldr	r1, [r7, #12]
 800c8ce:	4803      	ldr	r0, [pc, #12]	; (800c8dc <_SPI_SendByteMultiByte+0x2c>)
 800c8d0:	f7fd fa86 	bl	8009de0 <HAL_SPI_Transmit>
   	for(int d = 0; d < post_frame_delay ; d++)
   		asm("nop");

#endif

}
 800c8d4:	bf00      	nop
 800c8d6:	3710      	adds	r7, #16
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	bd80      	pop	{r7, pc}
 800c8dc:	20002674 	.word	0x20002674

0800c8e0 <__errno>:
 800c8e0:	4b01      	ldr	r3, [pc, #4]	; (800c8e8 <__errno+0x8>)
 800c8e2:	6818      	ldr	r0, [r3, #0]
 800c8e4:	4770      	bx	lr
 800c8e6:	bf00      	nop
 800c8e8:	20001e98 	.word	0x20001e98

0800c8ec <__libc_init_array>:
 800c8ec:	b570      	push	{r4, r5, r6, lr}
 800c8ee:	4e0d      	ldr	r6, [pc, #52]	; (800c924 <__libc_init_array+0x38>)
 800c8f0:	4c0d      	ldr	r4, [pc, #52]	; (800c928 <__libc_init_array+0x3c>)
 800c8f2:	1ba4      	subs	r4, r4, r6
 800c8f4:	10a4      	asrs	r4, r4, #2
 800c8f6:	2500      	movs	r5, #0
 800c8f8:	42a5      	cmp	r5, r4
 800c8fa:	d109      	bne.n	800c910 <__libc_init_array+0x24>
 800c8fc:	4e0b      	ldr	r6, [pc, #44]	; (800c92c <__libc_init_array+0x40>)
 800c8fe:	4c0c      	ldr	r4, [pc, #48]	; (800c930 <__libc_init_array+0x44>)
 800c900:	f002 fc32 	bl	800f168 <_init>
 800c904:	1ba4      	subs	r4, r4, r6
 800c906:	10a4      	asrs	r4, r4, #2
 800c908:	2500      	movs	r5, #0
 800c90a:	42a5      	cmp	r5, r4
 800c90c:	d105      	bne.n	800c91a <__libc_init_array+0x2e>
 800c90e:	bd70      	pop	{r4, r5, r6, pc}
 800c910:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c914:	4798      	blx	r3
 800c916:	3501      	adds	r5, #1
 800c918:	e7ee      	b.n	800c8f8 <__libc_init_array+0xc>
 800c91a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c91e:	4798      	blx	r3
 800c920:	3501      	adds	r5, #1
 800c922:	e7f2      	b.n	800c90a <__libc_init_array+0x1e>
 800c924:	080101a0 	.word	0x080101a0
 800c928:	080101a0 	.word	0x080101a0
 800c92c:	080101a0 	.word	0x080101a0
 800c930:	080101a4 	.word	0x080101a4

0800c934 <memset>:
 800c934:	4402      	add	r2, r0
 800c936:	4603      	mov	r3, r0
 800c938:	4293      	cmp	r3, r2
 800c93a:	d100      	bne.n	800c93e <memset+0xa>
 800c93c:	4770      	bx	lr
 800c93e:	f803 1b01 	strb.w	r1, [r3], #1
 800c942:	e7f9      	b.n	800c938 <memset+0x4>

0800c944 <__cvt>:
 800c944:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c948:	ec55 4b10 	vmov	r4, r5, d0
 800c94c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800c94e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c952:	2d00      	cmp	r5, #0
 800c954:	460e      	mov	r6, r1
 800c956:	4691      	mov	r9, r2
 800c958:	4619      	mov	r1, r3
 800c95a:	bfb8      	it	lt
 800c95c:	4622      	movlt	r2, r4
 800c95e:	462b      	mov	r3, r5
 800c960:	f027 0720 	bic.w	r7, r7, #32
 800c964:	bfbb      	ittet	lt
 800c966:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c96a:	461d      	movlt	r5, r3
 800c96c:	2300      	movge	r3, #0
 800c96e:	232d      	movlt	r3, #45	; 0x2d
 800c970:	bfb8      	it	lt
 800c972:	4614      	movlt	r4, r2
 800c974:	2f46      	cmp	r7, #70	; 0x46
 800c976:	700b      	strb	r3, [r1, #0]
 800c978:	d004      	beq.n	800c984 <__cvt+0x40>
 800c97a:	2f45      	cmp	r7, #69	; 0x45
 800c97c:	d100      	bne.n	800c980 <__cvt+0x3c>
 800c97e:	3601      	adds	r6, #1
 800c980:	2102      	movs	r1, #2
 800c982:	e000      	b.n	800c986 <__cvt+0x42>
 800c984:	2103      	movs	r1, #3
 800c986:	ab03      	add	r3, sp, #12
 800c988:	9301      	str	r3, [sp, #4]
 800c98a:	ab02      	add	r3, sp, #8
 800c98c:	9300      	str	r3, [sp, #0]
 800c98e:	4632      	mov	r2, r6
 800c990:	4653      	mov	r3, sl
 800c992:	ec45 4b10 	vmov	d0, r4, r5
 800c996:	f000 fe27 	bl	800d5e8 <_dtoa_r>
 800c99a:	2f47      	cmp	r7, #71	; 0x47
 800c99c:	4680      	mov	r8, r0
 800c99e:	d102      	bne.n	800c9a6 <__cvt+0x62>
 800c9a0:	f019 0f01 	tst.w	r9, #1
 800c9a4:	d026      	beq.n	800c9f4 <__cvt+0xb0>
 800c9a6:	2f46      	cmp	r7, #70	; 0x46
 800c9a8:	eb08 0906 	add.w	r9, r8, r6
 800c9ac:	d111      	bne.n	800c9d2 <__cvt+0x8e>
 800c9ae:	f898 3000 	ldrb.w	r3, [r8]
 800c9b2:	2b30      	cmp	r3, #48	; 0x30
 800c9b4:	d10a      	bne.n	800c9cc <__cvt+0x88>
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	4620      	mov	r0, r4
 800c9bc:	4629      	mov	r1, r5
 800c9be:	f7f4 f8ab 	bl	8000b18 <__aeabi_dcmpeq>
 800c9c2:	b918      	cbnz	r0, 800c9cc <__cvt+0x88>
 800c9c4:	f1c6 0601 	rsb	r6, r6, #1
 800c9c8:	f8ca 6000 	str.w	r6, [sl]
 800c9cc:	f8da 3000 	ldr.w	r3, [sl]
 800c9d0:	4499      	add	r9, r3
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	2300      	movs	r3, #0
 800c9d6:	4620      	mov	r0, r4
 800c9d8:	4629      	mov	r1, r5
 800c9da:	f7f4 f89d 	bl	8000b18 <__aeabi_dcmpeq>
 800c9de:	b938      	cbnz	r0, 800c9f0 <__cvt+0xac>
 800c9e0:	2230      	movs	r2, #48	; 0x30
 800c9e2:	9b03      	ldr	r3, [sp, #12]
 800c9e4:	454b      	cmp	r3, r9
 800c9e6:	d205      	bcs.n	800c9f4 <__cvt+0xb0>
 800c9e8:	1c59      	adds	r1, r3, #1
 800c9ea:	9103      	str	r1, [sp, #12]
 800c9ec:	701a      	strb	r2, [r3, #0]
 800c9ee:	e7f8      	b.n	800c9e2 <__cvt+0x9e>
 800c9f0:	f8cd 900c 	str.w	r9, [sp, #12]
 800c9f4:	9b03      	ldr	r3, [sp, #12]
 800c9f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c9f8:	eba3 0308 	sub.w	r3, r3, r8
 800c9fc:	4640      	mov	r0, r8
 800c9fe:	6013      	str	r3, [r2, #0]
 800ca00:	b004      	add	sp, #16
 800ca02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800ca06 <__exponent>:
 800ca06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ca08:	2900      	cmp	r1, #0
 800ca0a:	4604      	mov	r4, r0
 800ca0c:	bfba      	itte	lt
 800ca0e:	4249      	neglt	r1, r1
 800ca10:	232d      	movlt	r3, #45	; 0x2d
 800ca12:	232b      	movge	r3, #43	; 0x2b
 800ca14:	2909      	cmp	r1, #9
 800ca16:	f804 2b02 	strb.w	r2, [r4], #2
 800ca1a:	7043      	strb	r3, [r0, #1]
 800ca1c:	dd20      	ble.n	800ca60 <__exponent+0x5a>
 800ca1e:	f10d 0307 	add.w	r3, sp, #7
 800ca22:	461f      	mov	r7, r3
 800ca24:	260a      	movs	r6, #10
 800ca26:	fb91 f5f6 	sdiv	r5, r1, r6
 800ca2a:	fb06 1115 	mls	r1, r6, r5, r1
 800ca2e:	3130      	adds	r1, #48	; 0x30
 800ca30:	2d09      	cmp	r5, #9
 800ca32:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ca36:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800ca3a:	4629      	mov	r1, r5
 800ca3c:	dc09      	bgt.n	800ca52 <__exponent+0x4c>
 800ca3e:	3130      	adds	r1, #48	; 0x30
 800ca40:	3b02      	subs	r3, #2
 800ca42:	f802 1c01 	strb.w	r1, [r2, #-1]
 800ca46:	42bb      	cmp	r3, r7
 800ca48:	4622      	mov	r2, r4
 800ca4a:	d304      	bcc.n	800ca56 <__exponent+0x50>
 800ca4c:	1a10      	subs	r0, r2, r0
 800ca4e:	b003      	add	sp, #12
 800ca50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca52:	4613      	mov	r3, r2
 800ca54:	e7e7      	b.n	800ca26 <__exponent+0x20>
 800ca56:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ca5a:	f804 2b01 	strb.w	r2, [r4], #1
 800ca5e:	e7f2      	b.n	800ca46 <__exponent+0x40>
 800ca60:	2330      	movs	r3, #48	; 0x30
 800ca62:	4419      	add	r1, r3
 800ca64:	7083      	strb	r3, [r0, #2]
 800ca66:	1d02      	adds	r2, r0, #4
 800ca68:	70c1      	strb	r1, [r0, #3]
 800ca6a:	e7ef      	b.n	800ca4c <__exponent+0x46>

0800ca6c <_printf_float>:
 800ca6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca70:	b08d      	sub	sp, #52	; 0x34
 800ca72:	460c      	mov	r4, r1
 800ca74:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800ca78:	4616      	mov	r6, r2
 800ca7a:	461f      	mov	r7, r3
 800ca7c:	4605      	mov	r5, r0
 800ca7e:	f001 fce5 	bl	800e44c <_localeconv_r>
 800ca82:	6803      	ldr	r3, [r0, #0]
 800ca84:	9304      	str	r3, [sp, #16]
 800ca86:	4618      	mov	r0, r3
 800ca88:	f7f3 fbca 	bl	8000220 <strlen>
 800ca8c:	2300      	movs	r3, #0
 800ca8e:	930a      	str	r3, [sp, #40]	; 0x28
 800ca90:	f8d8 3000 	ldr.w	r3, [r8]
 800ca94:	9005      	str	r0, [sp, #20]
 800ca96:	3307      	adds	r3, #7
 800ca98:	f023 0307 	bic.w	r3, r3, #7
 800ca9c:	f103 0208 	add.w	r2, r3, #8
 800caa0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800caa4:	f8d4 b000 	ldr.w	fp, [r4]
 800caa8:	f8c8 2000 	str.w	r2, [r8]
 800caac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cab0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800cab4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800cab8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800cabc:	9307      	str	r3, [sp, #28]
 800cabe:	f8cd 8018 	str.w	r8, [sp, #24]
 800cac2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cac6:	4ba7      	ldr	r3, [pc, #668]	; (800cd64 <_printf_float+0x2f8>)
 800cac8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cacc:	f7f4 f856 	bl	8000b7c <__aeabi_dcmpun>
 800cad0:	bb70      	cbnz	r0, 800cb30 <_printf_float+0xc4>
 800cad2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cad6:	4ba3      	ldr	r3, [pc, #652]	; (800cd64 <_printf_float+0x2f8>)
 800cad8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cadc:	f7f4 f830 	bl	8000b40 <__aeabi_dcmple>
 800cae0:	bb30      	cbnz	r0, 800cb30 <_printf_float+0xc4>
 800cae2:	2200      	movs	r2, #0
 800cae4:	2300      	movs	r3, #0
 800cae6:	4640      	mov	r0, r8
 800cae8:	4649      	mov	r1, r9
 800caea:	f7f4 f81f 	bl	8000b2c <__aeabi_dcmplt>
 800caee:	b110      	cbz	r0, 800caf6 <_printf_float+0x8a>
 800caf0:	232d      	movs	r3, #45	; 0x2d
 800caf2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800caf6:	4a9c      	ldr	r2, [pc, #624]	; (800cd68 <_printf_float+0x2fc>)
 800caf8:	4b9c      	ldr	r3, [pc, #624]	; (800cd6c <_printf_float+0x300>)
 800cafa:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800cafe:	bf8c      	ite	hi
 800cb00:	4690      	movhi	r8, r2
 800cb02:	4698      	movls	r8, r3
 800cb04:	2303      	movs	r3, #3
 800cb06:	f02b 0204 	bic.w	r2, fp, #4
 800cb0a:	6123      	str	r3, [r4, #16]
 800cb0c:	6022      	str	r2, [r4, #0]
 800cb0e:	f04f 0900 	mov.w	r9, #0
 800cb12:	9700      	str	r7, [sp, #0]
 800cb14:	4633      	mov	r3, r6
 800cb16:	aa0b      	add	r2, sp, #44	; 0x2c
 800cb18:	4621      	mov	r1, r4
 800cb1a:	4628      	mov	r0, r5
 800cb1c:	f000 f9e6 	bl	800ceec <_printf_common>
 800cb20:	3001      	adds	r0, #1
 800cb22:	f040 808d 	bne.w	800cc40 <_printf_float+0x1d4>
 800cb26:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cb2a:	b00d      	add	sp, #52	; 0x34
 800cb2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb30:	4642      	mov	r2, r8
 800cb32:	464b      	mov	r3, r9
 800cb34:	4640      	mov	r0, r8
 800cb36:	4649      	mov	r1, r9
 800cb38:	f7f4 f820 	bl	8000b7c <__aeabi_dcmpun>
 800cb3c:	b110      	cbz	r0, 800cb44 <_printf_float+0xd8>
 800cb3e:	4a8c      	ldr	r2, [pc, #560]	; (800cd70 <_printf_float+0x304>)
 800cb40:	4b8c      	ldr	r3, [pc, #560]	; (800cd74 <_printf_float+0x308>)
 800cb42:	e7da      	b.n	800cafa <_printf_float+0x8e>
 800cb44:	6861      	ldr	r1, [r4, #4]
 800cb46:	1c4b      	adds	r3, r1, #1
 800cb48:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800cb4c:	a80a      	add	r0, sp, #40	; 0x28
 800cb4e:	d13e      	bne.n	800cbce <_printf_float+0x162>
 800cb50:	2306      	movs	r3, #6
 800cb52:	6063      	str	r3, [r4, #4]
 800cb54:	2300      	movs	r3, #0
 800cb56:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800cb5a:	ab09      	add	r3, sp, #36	; 0x24
 800cb5c:	9300      	str	r3, [sp, #0]
 800cb5e:	ec49 8b10 	vmov	d0, r8, r9
 800cb62:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800cb66:	6022      	str	r2, [r4, #0]
 800cb68:	f8cd a004 	str.w	sl, [sp, #4]
 800cb6c:	6861      	ldr	r1, [r4, #4]
 800cb6e:	4628      	mov	r0, r5
 800cb70:	f7ff fee8 	bl	800c944 <__cvt>
 800cb74:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800cb78:	2b47      	cmp	r3, #71	; 0x47
 800cb7a:	4680      	mov	r8, r0
 800cb7c:	d109      	bne.n	800cb92 <_printf_float+0x126>
 800cb7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb80:	1cd8      	adds	r0, r3, #3
 800cb82:	db02      	blt.n	800cb8a <_printf_float+0x11e>
 800cb84:	6862      	ldr	r2, [r4, #4]
 800cb86:	4293      	cmp	r3, r2
 800cb88:	dd47      	ble.n	800cc1a <_printf_float+0x1ae>
 800cb8a:	f1aa 0a02 	sub.w	sl, sl, #2
 800cb8e:	fa5f fa8a 	uxtb.w	sl, sl
 800cb92:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800cb96:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cb98:	d824      	bhi.n	800cbe4 <_printf_float+0x178>
 800cb9a:	3901      	subs	r1, #1
 800cb9c:	4652      	mov	r2, sl
 800cb9e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800cba2:	9109      	str	r1, [sp, #36]	; 0x24
 800cba4:	f7ff ff2f 	bl	800ca06 <__exponent>
 800cba8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cbaa:	1813      	adds	r3, r2, r0
 800cbac:	2a01      	cmp	r2, #1
 800cbae:	4681      	mov	r9, r0
 800cbb0:	6123      	str	r3, [r4, #16]
 800cbb2:	dc02      	bgt.n	800cbba <_printf_float+0x14e>
 800cbb4:	6822      	ldr	r2, [r4, #0]
 800cbb6:	07d1      	lsls	r1, r2, #31
 800cbb8:	d501      	bpl.n	800cbbe <_printf_float+0x152>
 800cbba:	3301      	adds	r3, #1
 800cbbc:	6123      	str	r3, [r4, #16]
 800cbbe:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d0a5      	beq.n	800cb12 <_printf_float+0xa6>
 800cbc6:	232d      	movs	r3, #45	; 0x2d
 800cbc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cbcc:	e7a1      	b.n	800cb12 <_printf_float+0xa6>
 800cbce:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800cbd2:	f000 8177 	beq.w	800cec4 <_printf_float+0x458>
 800cbd6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800cbda:	d1bb      	bne.n	800cb54 <_printf_float+0xe8>
 800cbdc:	2900      	cmp	r1, #0
 800cbde:	d1b9      	bne.n	800cb54 <_printf_float+0xe8>
 800cbe0:	2301      	movs	r3, #1
 800cbe2:	e7b6      	b.n	800cb52 <_printf_float+0xe6>
 800cbe4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800cbe8:	d119      	bne.n	800cc1e <_printf_float+0x1b2>
 800cbea:	2900      	cmp	r1, #0
 800cbec:	6863      	ldr	r3, [r4, #4]
 800cbee:	dd0c      	ble.n	800cc0a <_printf_float+0x19e>
 800cbf0:	6121      	str	r1, [r4, #16]
 800cbf2:	b913      	cbnz	r3, 800cbfa <_printf_float+0x18e>
 800cbf4:	6822      	ldr	r2, [r4, #0]
 800cbf6:	07d2      	lsls	r2, r2, #31
 800cbf8:	d502      	bpl.n	800cc00 <_printf_float+0x194>
 800cbfa:	3301      	adds	r3, #1
 800cbfc:	440b      	add	r3, r1
 800cbfe:	6123      	str	r3, [r4, #16]
 800cc00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc02:	65a3      	str	r3, [r4, #88]	; 0x58
 800cc04:	f04f 0900 	mov.w	r9, #0
 800cc08:	e7d9      	b.n	800cbbe <_printf_float+0x152>
 800cc0a:	b913      	cbnz	r3, 800cc12 <_printf_float+0x1a6>
 800cc0c:	6822      	ldr	r2, [r4, #0]
 800cc0e:	07d0      	lsls	r0, r2, #31
 800cc10:	d501      	bpl.n	800cc16 <_printf_float+0x1aa>
 800cc12:	3302      	adds	r3, #2
 800cc14:	e7f3      	b.n	800cbfe <_printf_float+0x192>
 800cc16:	2301      	movs	r3, #1
 800cc18:	e7f1      	b.n	800cbfe <_printf_float+0x192>
 800cc1a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800cc1e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800cc22:	4293      	cmp	r3, r2
 800cc24:	db05      	blt.n	800cc32 <_printf_float+0x1c6>
 800cc26:	6822      	ldr	r2, [r4, #0]
 800cc28:	6123      	str	r3, [r4, #16]
 800cc2a:	07d1      	lsls	r1, r2, #31
 800cc2c:	d5e8      	bpl.n	800cc00 <_printf_float+0x194>
 800cc2e:	3301      	adds	r3, #1
 800cc30:	e7e5      	b.n	800cbfe <_printf_float+0x192>
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	bfd4      	ite	le
 800cc36:	f1c3 0302 	rsble	r3, r3, #2
 800cc3a:	2301      	movgt	r3, #1
 800cc3c:	4413      	add	r3, r2
 800cc3e:	e7de      	b.n	800cbfe <_printf_float+0x192>
 800cc40:	6823      	ldr	r3, [r4, #0]
 800cc42:	055a      	lsls	r2, r3, #21
 800cc44:	d407      	bmi.n	800cc56 <_printf_float+0x1ea>
 800cc46:	6923      	ldr	r3, [r4, #16]
 800cc48:	4642      	mov	r2, r8
 800cc4a:	4631      	mov	r1, r6
 800cc4c:	4628      	mov	r0, r5
 800cc4e:	47b8      	blx	r7
 800cc50:	3001      	adds	r0, #1
 800cc52:	d12b      	bne.n	800ccac <_printf_float+0x240>
 800cc54:	e767      	b.n	800cb26 <_printf_float+0xba>
 800cc56:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800cc5a:	f240 80dc 	bls.w	800ce16 <_printf_float+0x3aa>
 800cc5e:	2200      	movs	r2, #0
 800cc60:	2300      	movs	r3, #0
 800cc62:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cc66:	f7f3 ff57 	bl	8000b18 <__aeabi_dcmpeq>
 800cc6a:	2800      	cmp	r0, #0
 800cc6c:	d033      	beq.n	800ccd6 <_printf_float+0x26a>
 800cc6e:	2301      	movs	r3, #1
 800cc70:	4a41      	ldr	r2, [pc, #260]	; (800cd78 <_printf_float+0x30c>)
 800cc72:	4631      	mov	r1, r6
 800cc74:	4628      	mov	r0, r5
 800cc76:	47b8      	blx	r7
 800cc78:	3001      	adds	r0, #1
 800cc7a:	f43f af54 	beq.w	800cb26 <_printf_float+0xba>
 800cc7e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cc82:	429a      	cmp	r2, r3
 800cc84:	db02      	blt.n	800cc8c <_printf_float+0x220>
 800cc86:	6823      	ldr	r3, [r4, #0]
 800cc88:	07d8      	lsls	r0, r3, #31
 800cc8a:	d50f      	bpl.n	800ccac <_printf_float+0x240>
 800cc8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc90:	4631      	mov	r1, r6
 800cc92:	4628      	mov	r0, r5
 800cc94:	47b8      	blx	r7
 800cc96:	3001      	adds	r0, #1
 800cc98:	f43f af45 	beq.w	800cb26 <_printf_float+0xba>
 800cc9c:	f04f 0800 	mov.w	r8, #0
 800cca0:	f104 091a 	add.w	r9, r4, #26
 800cca4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cca6:	3b01      	subs	r3, #1
 800cca8:	4543      	cmp	r3, r8
 800ccaa:	dc09      	bgt.n	800ccc0 <_printf_float+0x254>
 800ccac:	6823      	ldr	r3, [r4, #0]
 800ccae:	079b      	lsls	r3, r3, #30
 800ccb0:	f100 8103 	bmi.w	800ceba <_printf_float+0x44e>
 800ccb4:	68e0      	ldr	r0, [r4, #12]
 800ccb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ccb8:	4298      	cmp	r0, r3
 800ccba:	bfb8      	it	lt
 800ccbc:	4618      	movlt	r0, r3
 800ccbe:	e734      	b.n	800cb2a <_printf_float+0xbe>
 800ccc0:	2301      	movs	r3, #1
 800ccc2:	464a      	mov	r2, r9
 800ccc4:	4631      	mov	r1, r6
 800ccc6:	4628      	mov	r0, r5
 800ccc8:	47b8      	blx	r7
 800ccca:	3001      	adds	r0, #1
 800cccc:	f43f af2b 	beq.w	800cb26 <_printf_float+0xba>
 800ccd0:	f108 0801 	add.w	r8, r8, #1
 800ccd4:	e7e6      	b.n	800cca4 <_printf_float+0x238>
 800ccd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	dc2b      	bgt.n	800cd34 <_printf_float+0x2c8>
 800ccdc:	2301      	movs	r3, #1
 800ccde:	4a26      	ldr	r2, [pc, #152]	; (800cd78 <_printf_float+0x30c>)
 800cce0:	4631      	mov	r1, r6
 800cce2:	4628      	mov	r0, r5
 800cce4:	47b8      	blx	r7
 800cce6:	3001      	adds	r0, #1
 800cce8:	f43f af1d 	beq.w	800cb26 <_printf_float+0xba>
 800ccec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccee:	b923      	cbnz	r3, 800ccfa <_printf_float+0x28e>
 800ccf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ccf2:	b913      	cbnz	r3, 800ccfa <_printf_float+0x28e>
 800ccf4:	6823      	ldr	r3, [r4, #0]
 800ccf6:	07d9      	lsls	r1, r3, #31
 800ccf8:	d5d8      	bpl.n	800ccac <_printf_float+0x240>
 800ccfa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ccfe:	4631      	mov	r1, r6
 800cd00:	4628      	mov	r0, r5
 800cd02:	47b8      	blx	r7
 800cd04:	3001      	adds	r0, #1
 800cd06:	f43f af0e 	beq.w	800cb26 <_printf_float+0xba>
 800cd0a:	f04f 0900 	mov.w	r9, #0
 800cd0e:	f104 0a1a 	add.w	sl, r4, #26
 800cd12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd14:	425b      	negs	r3, r3
 800cd16:	454b      	cmp	r3, r9
 800cd18:	dc01      	bgt.n	800cd1e <_printf_float+0x2b2>
 800cd1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cd1c:	e794      	b.n	800cc48 <_printf_float+0x1dc>
 800cd1e:	2301      	movs	r3, #1
 800cd20:	4652      	mov	r2, sl
 800cd22:	4631      	mov	r1, r6
 800cd24:	4628      	mov	r0, r5
 800cd26:	47b8      	blx	r7
 800cd28:	3001      	adds	r0, #1
 800cd2a:	f43f aefc 	beq.w	800cb26 <_printf_float+0xba>
 800cd2e:	f109 0901 	add.w	r9, r9, #1
 800cd32:	e7ee      	b.n	800cd12 <_printf_float+0x2a6>
 800cd34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cd36:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cd38:	429a      	cmp	r2, r3
 800cd3a:	bfa8      	it	ge
 800cd3c:	461a      	movge	r2, r3
 800cd3e:	2a00      	cmp	r2, #0
 800cd40:	4691      	mov	r9, r2
 800cd42:	dd07      	ble.n	800cd54 <_printf_float+0x2e8>
 800cd44:	4613      	mov	r3, r2
 800cd46:	4631      	mov	r1, r6
 800cd48:	4642      	mov	r2, r8
 800cd4a:	4628      	mov	r0, r5
 800cd4c:	47b8      	blx	r7
 800cd4e:	3001      	adds	r0, #1
 800cd50:	f43f aee9 	beq.w	800cb26 <_printf_float+0xba>
 800cd54:	f104 031a 	add.w	r3, r4, #26
 800cd58:	f04f 0b00 	mov.w	fp, #0
 800cd5c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cd60:	9306      	str	r3, [sp, #24]
 800cd62:	e015      	b.n	800cd90 <_printf_float+0x324>
 800cd64:	7fefffff 	.word	0x7fefffff
 800cd68:	0800fee8 	.word	0x0800fee8
 800cd6c:	0800fee4 	.word	0x0800fee4
 800cd70:	0800fef0 	.word	0x0800fef0
 800cd74:	0800feec 	.word	0x0800feec
 800cd78:	0800fef4 	.word	0x0800fef4
 800cd7c:	2301      	movs	r3, #1
 800cd7e:	9a06      	ldr	r2, [sp, #24]
 800cd80:	4631      	mov	r1, r6
 800cd82:	4628      	mov	r0, r5
 800cd84:	47b8      	blx	r7
 800cd86:	3001      	adds	r0, #1
 800cd88:	f43f aecd 	beq.w	800cb26 <_printf_float+0xba>
 800cd8c:	f10b 0b01 	add.w	fp, fp, #1
 800cd90:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800cd94:	ebaa 0309 	sub.w	r3, sl, r9
 800cd98:	455b      	cmp	r3, fp
 800cd9a:	dcef      	bgt.n	800cd7c <_printf_float+0x310>
 800cd9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cda0:	429a      	cmp	r2, r3
 800cda2:	44d0      	add	r8, sl
 800cda4:	db15      	blt.n	800cdd2 <_printf_float+0x366>
 800cda6:	6823      	ldr	r3, [r4, #0]
 800cda8:	07da      	lsls	r2, r3, #31
 800cdaa:	d412      	bmi.n	800cdd2 <_printf_float+0x366>
 800cdac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cdae:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cdb0:	eba3 020a 	sub.w	r2, r3, sl
 800cdb4:	eba3 0a01 	sub.w	sl, r3, r1
 800cdb8:	4592      	cmp	sl, r2
 800cdba:	bfa8      	it	ge
 800cdbc:	4692      	movge	sl, r2
 800cdbe:	f1ba 0f00 	cmp.w	sl, #0
 800cdc2:	dc0e      	bgt.n	800cde2 <_printf_float+0x376>
 800cdc4:	f04f 0800 	mov.w	r8, #0
 800cdc8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cdcc:	f104 091a 	add.w	r9, r4, #26
 800cdd0:	e019      	b.n	800ce06 <_printf_float+0x39a>
 800cdd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cdd6:	4631      	mov	r1, r6
 800cdd8:	4628      	mov	r0, r5
 800cdda:	47b8      	blx	r7
 800cddc:	3001      	adds	r0, #1
 800cdde:	d1e5      	bne.n	800cdac <_printf_float+0x340>
 800cde0:	e6a1      	b.n	800cb26 <_printf_float+0xba>
 800cde2:	4653      	mov	r3, sl
 800cde4:	4642      	mov	r2, r8
 800cde6:	4631      	mov	r1, r6
 800cde8:	4628      	mov	r0, r5
 800cdea:	47b8      	blx	r7
 800cdec:	3001      	adds	r0, #1
 800cdee:	d1e9      	bne.n	800cdc4 <_printf_float+0x358>
 800cdf0:	e699      	b.n	800cb26 <_printf_float+0xba>
 800cdf2:	2301      	movs	r3, #1
 800cdf4:	464a      	mov	r2, r9
 800cdf6:	4631      	mov	r1, r6
 800cdf8:	4628      	mov	r0, r5
 800cdfa:	47b8      	blx	r7
 800cdfc:	3001      	adds	r0, #1
 800cdfe:	f43f ae92 	beq.w	800cb26 <_printf_float+0xba>
 800ce02:	f108 0801 	add.w	r8, r8, #1
 800ce06:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ce0a:	1a9b      	subs	r3, r3, r2
 800ce0c:	eba3 030a 	sub.w	r3, r3, sl
 800ce10:	4543      	cmp	r3, r8
 800ce12:	dcee      	bgt.n	800cdf2 <_printf_float+0x386>
 800ce14:	e74a      	b.n	800ccac <_printf_float+0x240>
 800ce16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ce18:	2a01      	cmp	r2, #1
 800ce1a:	dc01      	bgt.n	800ce20 <_printf_float+0x3b4>
 800ce1c:	07db      	lsls	r3, r3, #31
 800ce1e:	d53a      	bpl.n	800ce96 <_printf_float+0x42a>
 800ce20:	2301      	movs	r3, #1
 800ce22:	4642      	mov	r2, r8
 800ce24:	4631      	mov	r1, r6
 800ce26:	4628      	mov	r0, r5
 800ce28:	47b8      	blx	r7
 800ce2a:	3001      	adds	r0, #1
 800ce2c:	f43f ae7b 	beq.w	800cb26 <_printf_float+0xba>
 800ce30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce34:	4631      	mov	r1, r6
 800ce36:	4628      	mov	r0, r5
 800ce38:	47b8      	blx	r7
 800ce3a:	3001      	adds	r0, #1
 800ce3c:	f108 0801 	add.w	r8, r8, #1
 800ce40:	f43f ae71 	beq.w	800cb26 <_printf_float+0xba>
 800ce44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce46:	2200      	movs	r2, #0
 800ce48:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800ce4c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ce50:	2300      	movs	r3, #0
 800ce52:	f7f3 fe61 	bl	8000b18 <__aeabi_dcmpeq>
 800ce56:	b9c8      	cbnz	r0, 800ce8c <_printf_float+0x420>
 800ce58:	4653      	mov	r3, sl
 800ce5a:	4642      	mov	r2, r8
 800ce5c:	4631      	mov	r1, r6
 800ce5e:	4628      	mov	r0, r5
 800ce60:	47b8      	blx	r7
 800ce62:	3001      	adds	r0, #1
 800ce64:	d10e      	bne.n	800ce84 <_printf_float+0x418>
 800ce66:	e65e      	b.n	800cb26 <_printf_float+0xba>
 800ce68:	2301      	movs	r3, #1
 800ce6a:	4652      	mov	r2, sl
 800ce6c:	4631      	mov	r1, r6
 800ce6e:	4628      	mov	r0, r5
 800ce70:	47b8      	blx	r7
 800ce72:	3001      	adds	r0, #1
 800ce74:	f43f ae57 	beq.w	800cb26 <_printf_float+0xba>
 800ce78:	f108 0801 	add.w	r8, r8, #1
 800ce7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce7e:	3b01      	subs	r3, #1
 800ce80:	4543      	cmp	r3, r8
 800ce82:	dcf1      	bgt.n	800ce68 <_printf_float+0x3fc>
 800ce84:	464b      	mov	r3, r9
 800ce86:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ce8a:	e6de      	b.n	800cc4a <_printf_float+0x1de>
 800ce8c:	f04f 0800 	mov.w	r8, #0
 800ce90:	f104 0a1a 	add.w	sl, r4, #26
 800ce94:	e7f2      	b.n	800ce7c <_printf_float+0x410>
 800ce96:	2301      	movs	r3, #1
 800ce98:	e7df      	b.n	800ce5a <_printf_float+0x3ee>
 800ce9a:	2301      	movs	r3, #1
 800ce9c:	464a      	mov	r2, r9
 800ce9e:	4631      	mov	r1, r6
 800cea0:	4628      	mov	r0, r5
 800cea2:	47b8      	blx	r7
 800cea4:	3001      	adds	r0, #1
 800cea6:	f43f ae3e 	beq.w	800cb26 <_printf_float+0xba>
 800ceaa:	f108 0801 	add.w	r8, r8, #1
 800ceae:	68e3      	ldr	r3, [r4, #12]
 800ceb0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ceb2:	1a9b      	subs	r3, r3, r2
 800ceb4:	4543      	cmp	r3, r8
 800ceb6:	dcf0      	bgt.n	800ce9a <_printf_float+0x42e>
 800ceb8:	e6fc      	b.n	800ccb4 <_printf_float+0x248>
 800ceba:	f04f 0800 	mov.w	r8, #0
 800cebe:	f104 0919 	add.w	r9, r4, #25
 800cec2:	e7f4      	b.n	800ceae <_printf_float+0x442>
 800cec4:	2900      	cmp	r1, #0
 800cec6:	f43f ae8b 	beq.w	800cbe0 <_printf_float+0x174>
 800ceca:	2300      	movs	r3, #0
 800cecc:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800ced0:	ab09      	add	r3, sp, #36	; 0x24
 800ced2:	9300      	str	r3, [sp, #0]
 800ced4:	ec49 8b10 	vmov	d0, r8, r9
 800ced8:	6022      	str	r2, [r4, #0]
 800ceda:	f8cd a004 	str.w	sl, [sp, #4]
 800cede:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800cee2:	4628      	mov	r0, r5
 800cee4:	f7ff fd2e 	bl	800c944 <__cvt>
 800cee8:	4680      	mov	r8, r0
 800ceea:	e648      	b.n	800cb7e <_printf_float+0x112>

0800ceec <_printf_common>:
 800ceec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cef0:	4691      	mov	r9, r2
 800cef2:	461f      	mov	r7, r3
 800cef4:	688a      	ldr	r2, [r1, #8]
 800cef6:	690b      	ldr	r3, [r1, #16]
 800cef8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cefc:	4293      	cmp	r3, r2
 800cefe:	bfb8      	it	lt
 800cf00:	4613      	movlt	r3, r2
 800cf02:	f8c9 3000 	str.w	r3, [r9]
 800cf06:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cf0a:	4606      	mov	r6, r0
 800cf0c:	460c      	mov	r4, r1
 800cf0e:	b112      	cbz	r2, 800cf16 <_printf_common+0x2a>
 800cf10:	3301      	adds	r3, #1
 800cf12:	f8c9 3000 	str.w	r3, [r9]
 800cf16:	6823      	ldr	r3, [r4, #0]
 800cf18:	0699      	lsls	r1, r3, #26
 800cf1a:	bf42      	ittt	mi
 800cf1c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800cf20:	3302      	addmi	r3, #2
 800cf22:	f8c9 3000 	strmi.w	r3, [r9]
 800cf26:	6825      	ldr	r5, [r4, #0]
 800cf28:	f015 0506 	ands.w	r5, r5, #6
 800cf2c:	d107      	bne.n	800cf3e <_printf_common+0x52>
 800cf2e:	f104 0a19 	add.w	sl, r4, #25
 800cf32:	68e3      	ldr	r3, [r4, #12]
 800cf34:	f8d9 2000 	ldr.w	r2, [r9]
 800cf38:	1a9b      	subs	r3, r3, r2
 800cf3a:	42ab      	cmp	r3, r5
 800cf3c:	dc28      	bgt.n	800cf90 <_printf_common+0xa4>
 800cf3e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800cf42:	6822      	ldr	r2, [r4, #0]
 800cf44:	3300      	adds	r3, #0
 800cf46:	bf18      	it	ne
 800cf48:	2301      	movne	r3, #1
 800cf4a:	0692      	lsls	r2, r2, #26
 800cf4c:	d42d      	bmi.n	800cfaa <_printf_common+0xbe>
 800cf4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cf52:	4639      	mov	r1, r7
 800cf54:	4630      	mov	r0, r6
 800cf56:	47c0      	blx	r8
 800cf58:	3001      	adds	r0, #1
 800cf5a:	d020      	beq.n	800cf9e <_printf_common+0xb2>
 800cf5c:	6823      	ldr	r3, [r4, #0]
 800cf5e:	68e5      	ldr	r5, [r4, #12]
 800cf60:	f8d9 2000 	ldr.w	r2, [r9]
 800cf64:	f003 0306 	and.w	r3, r3, #6
 800cf68:	2b04      	cmp	r3, #4
 800cf6a:	bf08      	it	eq
 800cf6c:	1aad      	subeq	r5, r5, r2
 800cf6e:	68a3      	ldr	r3, [r4, #8]
 800cf70:	6922      	ldr	r2, [r4, #16]
 800cf72:	bf0c      	ite	eq
 800cf74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cf78:	2500      	movne	r5, #0
 800cf7a:	4293      	cmp	r3, r2
 800cf7c:	bfc4      	itt	gt
 800cf7e:	1a9b      	subgt	r3, r3, r2
 800cf80:	18ed      	addgt	r5, r5, r3
 800cf82:	f04f 0900 	mov.w	r9, #0
 800cf86:	341a      	adds	r4, #26
 800cf88:	454d      	cmp	r5, r9
 800cf8a:	d11a      	bne.n	800cfc2 <_printf_common+0xd6>
 800cf8c:	2000      	movs	r0, #0
 800cf8e:	e008      	b.n	800cfa2 <_printf_common+0xb6>
 800cf90:	2301      	movs	r3, #1
 800cf92:	4652      	mov	r2, sl
 800cf94:	4639      	mov	r1, r7
 800cf96:	4630      	mov	r0, r6
 800cf98:	47c0      	blx	r8
 800cf9a:	3001      	adds	r0, #1
 800cf9c:	d103      	bne.n	800cfa6 <_printf_common+0xba>
 800cf9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cfa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfa6:	3501      	adds	r5, #1
 800cfa8:	e7c3      	b.n	800cf32 <_printf_common+0x46>
 800cfaa:	18e1      	adds	r1, r4, r3
 800cfac:	1c5a      	adds	r2, r3, #1
 800cfae:	2030      	movs	r0, #48	; 0x30
 800cfb0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cfb4:	4422      	add	r2, r4
 800cfb6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cfba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cfbe:	3302      	adds	r3, #2
 800cfc0:	e7c5      	b.n	800cf4e <_printf_common+0x62>
 800cfc2:	2301      	movs	r3, #1
 800cfc4:	4622      	mov	r2, r4
 800cfc6:	4639      	mov	r1, r7
 800cfc8:	4630      	mov	r0, r6
 800cfca:	47c0      	blx	r8
 800cfcc:	3001      	adds	r0, #1
 800cfce:	d0e6      	beq.n	800cf9e <_printf_common+0xb2>
 800cfd0:	f109 0901 	add.w	r9, r9, #1
 800cfd4:	e7d8      	b.n	800cf88 <_printf_common+0x9c>
	...

0800cfd8 <_printf_i>:
 800cfd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cfdc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800cfe0:	460c      	mov	r4, r1
 800cfe2:	7e09      	ldrb	r1, [r1, #24]
 800cfe4:	b085      	sub	sp, #20
 800cfe6:	296e      	cmp	r1, #110	; 0x6e
 800cfe8:	4617      	mov	r7, r2
 800cfea:	4606      	mov	r6, r0
 800cfec:	4698      	mov	r8, r3
 800cfee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cff0:	f000 80b3 	beq.w	800d15a <_printf_i+0x182>
 800cff4:	d822      	bhi.n	800d03c <_printf_i+0x64>
 800cff6:	2963      	cmp	r1, #99	; 0x63
 800cff8:	d036      	beq.n	800d068 <_printf_i+0x90>
 800cffa:	d80a      	bhi.n	800d012 <_printf_i+0x3a>
 800cffc:	2900      	cmp	r1, #0
 800cffe:	f000 80b9 	beq.w	800d174 <_printf_i+0x19c>
 800d002:	2958      	cmp	r1, #88	; 0x58
 800d004:	f000 8083 	beq.w	800d10e <_printf_i+0x136>
 800d008:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d00c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800d010:	e032      	b.n	800d078 <_printf_i+0xa0>
 800d012:	2964      	cmp	r1, #100	; 0x64
 800d014:	d001      	beq.n	800d01a <_printf_i+0x42>
 800d016:	2969      	cmp	r1, #105	; 0x69
 800d018:	d1f6      	bne.n	800d008 <_printf_i+0x30>
 800d01a:	6820      	ldr	r0, [r4, #0]
 800d01c:	6813      	ldr	r3, [r2, #0]
 800d01e:	0605      	lsls	r5, r0, #24
 800d020:	f103 0104 	add.w	r1, r3, #4
 800d024:	d52a      	bpl.n	800d07c <_printf_i+0xa4>
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	6011      	str	r1, [r2, #0]
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	da03      	bge.n	800d036 <_printf_i+0x5e>
 800d02e:	222d      	movs	r2, #45	; 0x2d
 800d030:	425b      	negs	r3, r3
 800d032:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800d036:	486f      	ldr	r0, [pc, #444]	; (800d1f4 <_printf_i+0x21c>)
 800d038:	220a      	movs	r2, #10
 800d03a:	e039      	b.n	800d0b0 <_printf_i+0xd8>
 800d03c:	2973      	cmp	r1, #115	; 0x73
 800d03e:	f000 809d 	beq.w	800d17c <_printf_i+0x1a4>
 800d042:	d808      	bhi.n	800d056 <_printf_i+0x7e>
 800d044:	296f      	cmp	r1, #111	; 0x6f
 800d046:	d020      	beq.n	800d08a <_printf_i+0xb2>
 800d048:	2970      	cmp	r1, #112	; 0x70
 800d04a:	d1dd      	bne.n	800d008 <_printf_i+0x30>
 800d04c:	6823      	ldr	r3, [r4, #0]
 800d04e:	f043 0320 	orr.w	r3, r3, #32
 800d052:	6023      	str	r3, [r4, #0]
 800d054:	e003      	b.n	800d05e <_printf_i+0x86>
 800d056:	2975      	cmp	r1, #117	; 0x75
 800d058:	d017      	beq.n	800d08a <_printf_i+0xb2>
 800d05a:	2978      	cmp	r1, #120	; 0x78
 800d05c:	d1d4      	bne.n	800d008 <_printf_i+0x30>
 800d05e:	2378      	movs	r3, #120	; 0x78
 800d060:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d064:	4864      	ldr	r0, [pc, #400]	; (800d1f8 <_printf_i+0x220>)
 800d066:	e055      	b.n	800d114 <_printf_i+0x13c>
 800d068:	6813      	ldr	r3, [r2, #0]
 800d06a:	1d19      	adds	r1, r3, #4
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	6011      	str	r1, [r2, #0]
 800d070:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d074:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d078:	2301      	movs	r3, #1
 800d07a:	e08c      	b.n	800d196 <_printf_i+0x1be>
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	6011      	str	r1, [r2, #0]
 800d080:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d084:	bf18      	it	ne
 800d086:	b21b      	sxthne	r3, r3
 800d088:	e7cf      	b.n	800d02a <_printf_i+0x52>
 800d08a:	6813      	ldr	r3, [r2, #0]
 800d08c:	6825      	ldr	r5, [r4, #0]
 800d08e:	1d18      	adds	r0, r3, #4
 800d090:	6010      	str	r0, [r2, #0]
 800d092:	0628      	lsls	r0, r5, #24
 800d094:	d501      	bpl.n	800d09a <_printf_i+0xc2>
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	e002      	b.n	800d0a0 <_printf_i+0xc8>
 800d09a:	0668      	lsls	r0, r5, #25
 800d09c:	d5fb      	bpl.n	800d096 <_printf_i+0xbe>
 800d09e:	881b      	ldrh	r3, [r3, #0]
 800d0a0:	4854      	ldr	r0, [pc, #336]	; (800d1f4 <_printf_i+0x21c>)
 800d0a2:	296f      	cmp	r1, #111	; 0x6f
 800d0a4:	bf14      	ite	ne
 800d0a6:	220a      	movne	r2, #10
 800d0a8:	2208      	moveq	r2, #8
 800d0aa:	2100      	movs	r1, #0
 800d0ac:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d0b0:	6865      	ldr	r5, [r4, #4]
 800d0b2:	60a5      	str	r5, [r4, #8]
 800d0b4:	2d00      	cmp	r5, #0
 800d0b6:	f2c0 8095 	blt.w	800d1e4 <_printf_i+0x20c>
 800d0ba:	6821      	ldr	r1, [r4, #0]
 800d0bc:	f021 0104 	bic.w	r1, r1, #4
 800d0c0:	6021      	str	r1, [r4, #0]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d13d      	bne.n	800d142 <_printf_i+0x16a>
 800d0c6:	2d00      	cmp	r5, #0
 800d0c8:	f040 808e 	bne.w	800d1e8 <_printf_i+0x210>
 800d0cc:	4665      	mov	r5, ip
 800d0ce:	2a08      	cmp	r2, #8
 800d0d0:	d10b      	bne.n	800d0ea <_printf_i+0x112>
 800d0d2:	6823      	ldr	r3, [r4, #0]
 800d0d4:	07db      	lsls	r3, r3, #31
 800d0d6:	d508      	bpl.n	800d0ea <_printf_i+0x112>
 800d0d8:	6923      	ldr	r3, [r4, #16]
 800d0da:	6862      	ldr	r2, [r4, #4]
 800d0dc:	429a      	cmp	r2, r3
 800d0de:	bfde      	ittt	le
 800d0e0:	2330      	movle	r3, #48	; 0x30
 800d0e2:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d0e6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800d0ea:	ebac 0305 	sub.w	r3, ip, r5
 800d0ee:	6123      	str	r3, [r4, #16]
 800d0f0:	f8cd 8000 	str.w	r8, [sp]
 800d0f4:	463b      	mov	r3, r7
 800d0f6:	aa03      	add	r2, sp, #12
 800d0f8:	4621      	mov	r1, r4
 800d0fa:	4630      	mov	r0, r6
 800d0fc:	f7ff fef6 	bl	800ceec <_printf_common>
 800d100:	3001      	adds	r0, #1
 800d102:	d14d      	bne.n	800d1a0 <_printf_i+0x1c8>
 800d104:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d108:	b005      	add	sp, #20
 800d10a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d10e:	4839      	ldr	r0, [pc, #228]	; (800d1f4 <_printf_i+0x21c>)
 800d110:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800d114:	6813      	ldr	r3, [r2, #0]
 800d116:	6821      	ldr	r1, [r4, #0]
 800d118:	1d1d      	adds	r5, r3, #4
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	6015      	str	r5, [r2, #0]
 800d11e:	060a      	lsls	r2, r1, #24
 800d120:	d50b      	bpl.n	800d13a <_printf_i+0x162>
 800d122:	07ca      	lsls	r2, r1, #31
 800d124:	bf44      	itt	mi
 800d126:	f041 0120 	orrmi.w	r1, r1, #32
 800d12a:	6021      	strmi	r1, [r4, #0]
 800d12c:	b91b      	cbnz	r3, 800d136 <_printf_i+0x15e>
 800d12e:	6822      	ldr	r2, [r4, #0]
 800d130:	f022 0220 	bic.w	r2, r2, #32
 800d134:	6022      	str	r2, [r4, #0]
 800d136:	2210      	movs	r2, #16
 800d138:	e7b7      	b.n	800d0aa <_printf_i+0xd2>
 800d13a:	064d      	lsls	r5, r1, #25
 800d13c:	bf48      	it	mi
 800d13e:	b29b      	uxthmi	r3, r3
 800d140:	e7ef      	b.n	800d122 <_printf_i+0x14a>
 800d142:	4665      	mov	r5, ip
 800d144:	fbb3 f1f2 	udiv	r1, r3, r2
 800d148:	fb02 3311 	mls	r3, r2, r1, r3
 800d14c:	5cc3      	ldrb	r3, [r0, r3]
 800d14e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800d152:	460b      	mov	r3, r1
 800d154:	2900      	cmp	r1, #0
 800d156:	d1f5      	bne.n	800d144 <_printf_i+0x16c>
 800d158:	e7b9      	b.n	800d0ce <_printf_i+0xf6>
 800d15a:	6813      	ldr	r3, [r2, #0]
 800d15c:	6825      	ldr	r5, [r4, #0]
 800d15e:	6961      	ldr	r1, [r4, #20]
 800d160:	1d18      	adds	r0, r3, #4
 800d162:	6010      	str	r0, [r2, #0]
 800d164:	0628      	lsls	r0, r5, #24
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	d501      	bpl.n	800d16e <_printf_i+0x196>
 800d16a:	6019      	str	r1, [r3, #0]
 800d16c:	e002      	b.n	800d174 <_printf_i+0x19c>
 800d16e:	066a      	lsls	r2, r5, #25
 800d170:	d5fb      	bpl.n	800d16a <_printf_i+0x192>
 800d172:	8019      	strh	r1, [r3, #0]
 800d174:	2300      	movs	r3, #0
 800d176:	6123      	str	r3, [r4, #16]
 800d178:	4665      	mov	r5, ip
 800d17a:	e7b9      	b.n	800d0f0 <_printf_i+0x118>
 800d17c:	6813      	ldr	r3, [r2, #0]
 800d17e:	1d19      	adds	r1, r3, #4
 800d180:	6011      	str	r1, [r2, #0]
 800d182:	681d      	ldr	r5, [r3, #0]
 800d184:	6862      	ldr	r2, [r4, #4]
 800d186:	2100      	movs	r1, #0
 800d188:	4628      	mov	r0, r5
 800d18a:	f7f3 f851 	bl	8000230 <memchr>
 800d18e:	b108      	cbz	r0, 800d194 <_printf_i+0x1bc>
 800d190:	1b40      	subs	r0, r0, r5
 800d192:	6060      	str	r0, [r4, #4]
 800d194:	6863      	ldr	r3, [r4, #4]
 800d196:	6123      	str	r3, [r4, #16]
 800d198:	2300      	movs	r3, #0
 800d19a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d19e:	e7a7      	b.n	800d0f0 <_printf_i+0x118>
 800d1a0:	6923      	ldr	r3, [r4, #16]
 800d1a2:	462a      	mov	r2, r5
 800d1a4:	4639      	mov	r1, r7
 800d1a6:	4630      	mov	r0, r6
 800d1a8:	47c0      	blx	r8
 800d1aa:	3001      	adds	r0, #1
 800d1ac:	d0aa      	beq.n	800d104 <_printf_i+0x12c>
 800d1ae:	6823      	ldr	r3, [r4, #0]
 800d1b0:	079b      	lsls	r3, r3, #30
 800d1b2:	d413      	bmi.n	800d1dc <_printf_i+0x204>
 800d1b4:	68e0      	ldr	r0, [r4, #12]
 800d1b6:	9b03      	ldr	r3, [sp, #12]
 800d1b8:	4298      	cmp	r0, r3
 800d1ba:	bfb8      	it	lt
 800d1bc:	4618      	movlt	r0, r3
 800d1be:	e7a3      	b.n	800d108 <_printf_i+0x130>
 800d1c0:	2301      	movs	r3, #1
 800d1c2:	464a      	mov	r2, r9
 800d1c4:	4639      	mov	r1, r7
 800d1c6:	4630      	mov	r0, r6
 800d1c8:	47c0      	blx	r8
 800d1ca:	3001      	adds	r0, #1
 800d1cc:	d09a      	beq.n	800d104 <_printf_i+0x12c>
 800d1ce:	3501      	adds	r5, #1
 800d1d0:	68e3      	ldr	r3, [r4, #12]
 800d1d2:	9a03      	ldr	r2, [sp, #12]
 800d1d4:	1a9b      	subs	r3, r3, r2
 800d1d6:	42ab      	cmp	r3, r5
 800d1d8:	dcf2      	bgt.n	800d1c0 <_printf_i+0x1e8>
 800d1da:	e7eb      	b.n	800d1b4 <_printf_i+0x1dc>
 800d1dc:	2500      	movs	r5, #0
 800d1de:	f104 0919 	add.w	r9, r4, #25
 800d1e2:	e7f5      	b.n	800d1d0 <_printf_i+0x1f8>
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d1ac      	bne.n	800d142 <_printf_i+0x16a>
 800d1e8:	7803      	ldrb	r3, [r0, #0]
 800d1ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d1ee:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d1f2:	e76c      	b.n	800d0ce <_printf_i+0xf6>
 800d1f4:	0800fef6 	.word	0x0800fef6
 800d1f8:	0800ff07 	.word	0x0800ff07

0800d1fc <_puts_r>:
 800d1fc:	b570      	push	{r4, r5, r6, lr}
 800d1fe:	460e      	mov	r6, r1
 800d200:	4605      	mov	r5, r0
 800d202:	b118      	cbz	r0, 800d20c <_puts_r+0x10>
 800d204:	6983      	ldr	r3, [r0, #24]
 800d206:	b90b      	cbnz	r3, 800d20c <_puts_r+0x10>
 800d208:	f001 f896 	bl	800e338 <__sinit>
 800d20c:	69ab      	ldr	r3, [r5, #24]
 800d20e:	68ac      	ldr	r4, [r5, #8]
 800d210:	b913      	cbnz	r3, 800d218 <_puts_r+0x1c>
 800d212:	4628      	mov	r0, r5
 800d214:	f001 f890 	bl	800e338 <__sinit>
 800d218:	4b23      	ldr	r3, [pc, #140]	; (800d2a8 <_puts_r+0xac>)
 800d21a:	429c      	cmp	r4, r3
 800d21c:	d117      	bne.n	800d24e <_puts_r+0x52>
 800d21e:	686c      	ldr	r4, [r5, #4]
 800d220:	89a3      	ldrh	r3, [r4, #12]
 800d222:	071b      	lsls	r3, r3, #28
 800d224:	d51d      	bpl.n	800d262 <_puts_r+0x66>
 800d226:	6923      	ldr	r3, [r4, #16]
 800d228:	b1db      	cbz	r3, 800d262 <_puts_r+0x66>
 800d22a:	3e01      	subs	r6, #1
 800d22c:	68a3      	ldr	r3, [r4, #8]
 800d22e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d232:	3b01      	subs	r3, #1
 800d234:	60a3      	str	r3, [r4, #8]
 800d236:	b9e9      	cbnz	r1, 800d274 <_puts_r+0x78>
 800d238:	2b00      	cmp	r3, #0
 800d23a:	da2e      	bge.n	800d29a <_puts_r+0x9e>
 800d23c:	4622      	mov	r2, r4
 800d23e:	210a      	movs	r1, #10
 800d240:	4628      	mov	r0, r5
 800d242:	f000 f883 	bl	800d34c <__swbuf_r>
 800d246:	3001      	adds	r0, #1
 800d248:	d011      	beq.n	800d26e <_puts_r+0x72>
 800d24a:	200a      	movs	r0, #10
 800d24c:	e011      	b.n	800d272 <_puts_r+0x76>
 800d24e:	4b17      	ldr	r3, [pc, #92]	; (800d2ac <_puts_r+0xb0>)
 800d250:	429c      	cmp	r4, r3
 800d252:	d101      	bne.n	800d258 <_puts_r+0x5c>
 800d254:	68ac      	ldr	r4, [r5, #8]
 800d256:	e7e3      	b.n	800d220 <_puts_r+0x24>
 800d258:	4b15      	ldr	r3, [pc, #84]	; (800d2b0 <_puts_r+0xb4>)
 800d25a:	429c      	cmp	r4, r3
 800d25c:	bf08      	it	eq
 800d25e:	68ec      	ldreq	r4, [r5, #12]
 800d260:	e7de      	b.n	800d220 <_puts_r+0x24>
 800d262:	4621      	mov	r1, r4
 800d264:	4628      	mov	r0, r5
 800d266:	f000 f8c3 	bl	800d3f0 <__swsetup_r>
 800d26a:	2800      	cmp	r0, #0
 800d26c:	d0dd      	beq.n	800d22a <_puts_r+0x2e>
 800d26e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d272:	bd70      	pop	{r4, r5, r6, pc}
 800d274:	2b00      	cmp	r3, #0
 800d276:	da04      	bge.n	800d282 <_puts_r+0x86>
 800d278:	69a2      	ldr	r2, [r4, #24]
 800d27a:	429a      	cmp	r2, r3
 800d27c:	dc06      	bgt.n	800d28c <_puts_r+0x90>
 800d27e:	290a      	cmp	r1, #10
 800d280:	d004      	beq.n	800d28c <_puts_r+0x90>
 800d282:	6823      	ldr	r3, [r4, #0]
 800d284:	1c5a      	adds	r2, r3, #1
 800d286:	6022      	str	r2, [r4, #0]
 800d288:	7019      	strb	r1, [r3, #0]
 800d28a:	e7cf      	b.n	800d22c <_puts_r+0x30>
 800d28c:	4622      	mov	r2, r4
 800d28e:	4628      	mov	r0, r5
 800d290:	f000 f85c 	bl	800d34c <__swbuf_r>
 800d294:	3001      	adds	r0, #1
 800d296:	d1c9      	bne.n	800d22c <_puts_r+0x30>
 800d298:	e7e9      	b.n	800d26e <_puts_r+0x72>
 800d29a:	6823      	ldr	r3, [r4, #0]
 800d29c:	200a      	movs	r0, #10
 800d29e:	1c5a      	adds	r2, r3, #1
 800d2a0:	6022      	str	r2, [r4, #0]
 800d2a2:	7018      	strb	r0, [r3, #0]
 800d2a4:	e7e5      	b.n	800d272 <_puts_r+0x76>
 800d2a6:	bf00      	nop
 800d2a8:	0800ff48 	.word	0x0800ff48
 800d2ac:	0800ff68 	.word	0x0800ff68
 800d2b0:	0800ff28 	.word	0x0800ff28

0800d2b4 <puts>:
 800d2b4:	4b02      	ldr	r3, [pc, #8]	; (800d2c0 <puts+0xc>)
 800d2b6:	4601      	mov	r1, r0
 800d2b8:	6818      	ldr	r0, [r3, #0]
 800d2ba:	f7ff bf9f 	b.w	800d1fc <_puts_r>
 800d2be:	bf00      	nop
 800d2c0:	20001e98 	.word	0x20001e98

0800d2c4 <sniprintf>:
 800d2c4:	b40c      	push	{r2, r3}
 800d2c6:	b530      	push	{r4, r5, lr}
 800d2c8:	4b17      	ldr	r3, [pc, #92]	; (800d328 <sniprintf+0x64>)
 800d2ca:	1e0c      	subs	r4, r1, #0
 800d2cc:	b09d      	sub	sp, #116	; 0x74
 800d2ce:	681d      	ldr	r5, [r3, #0]
 800d2d0:	da08      	bge.n	800d2e4 <sniprintf+0x20>
 800d2d2:	238b      	movs	r3, #139	; 0x8b
 800d2d4:	602b      	str	r3, [r5, #0]
 800d2d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d2da:	b01d      	add	sp, #116	; 0x74
 800d2dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d2e0:	b002      	add	sp, #8
 800d2e2:	4770      	bx	lr
 800d2e4:	f44f 7302 	mov.w	r3, #520	; 0x208
 800d2e8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d2ec:	bf14      	ite	ne
 800d2ee:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800d2f2:	4623      	moveq	r3, r4
 800d2f4:	9304      	str	r3, [sp, #16]
 800d2f6:	9307      	str	r3, [sp, #28]
 800d2f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d2fc:	9002      	str	r0, [sp, #8]
 800d2fe:	9006      	str	r0, [sp, #24]
 800d300:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d304:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d306:	ab21      	add	r3, sp, #132	; 0x84
 800d308:	a902      	add	r1, sp, #8
 800d30a:	4628      	mov	r0, r5
 800d30c:	9301      	str	r3, [sp, #4]
 800d30e:	f001 fd0d 	bl	800ed2c <_svfiprintf_r>
 800d312:	1c43      	adds	r3, r0, #1
 800d314:	bfbc      	itt	lt
 800d316:	238b      	movlt	r3, #139	; 0x8b
 800d318:	602b      	strlt	r3, [r5, #0]
 800d31a:	2c00      	cmp	r4, #0
 800d31c:	d0dd      	beq.n	800d2da <sniprintf+0x16>
 800d31e:	9b02      	ldr	r3, [sp, #8]
 800d320:	2200      	movs	r2, #0
 800d322:	701a      	strb	r2, [r3, #0]
 800d324:	e7d9      	b.n	800d2da <sniprintf+0x16>
 800d326:	bf00      	nop
 800d328:	20001e98 	.word	0x20001e98

0800d32c <strcat>:
 800d32c:	b510      	push	{r4, lr}
 800d32e:	4603      	mov	r3, r0
 800d330:	781a      	ldrb	r2, [r3, #0]
 800d332:	1c5c      	adds	r4, r3, #1
 800d334:	b93a      	cbnz	r2, 800d346 <strcat+0x1a>
 800d336:	3b01      	subs	r3, #1
 800d338:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d33c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d340:	2a00      	cmp	r2, #0
 800d342:	d1f9      	bne.n	800d338 <strcat+0xc>
 800d344:	bd10      	pop	{r4, pc}
 800d346:	4623      	mov	r3, r4
 800d348:	e7f2      	b.n	800d330 <strcat+0x4>
	...

0800d34c <__swbuf_r>:
 800d34c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d34e:	460e      	mov	r6, r1
 800d350:	4614      	mov	r4, r2
 800d352:	4605      	mov	r5, r0
 800d354:	b118      	cbz	r0, 800d35e <__swbuf_r+0x12>
 800d356:	6983      	ldr	r3, [r0, #24]
 800d358:	b90b      	cbnz	r3, 800d35e <__swbuf_r+0x12>
 800d35a:	f000 ffed 	bl	800e338 <__sinit>
 800d35e:	4b21      	ldr	r3, [pc, #132]	; (800d3e4 <__swbuf_r+0x98>)
 800d360:	429c      	cmp	r4, r3
 800d362:	d12a      	bne.n	800d3ba <__swbuf_r+0x6e>
 800d364:	686c      	ldr	r4, [r5, #4]
 800d366:	69a3      	ldr	r3, [r4, #24]
 800d368:	60a3      	str	r3, [r4, #8]
 800d36a:	89a3      	ldrh	r3, [r4, #12]
 800d36c:	071a      	lsls	r2, r3, #28
 800d36e:	d52e      	bpl.n	800d3ce <__swbuf_r+0x82>
 800d370:	6923      	ldr	r3, [r4, #16]
 800d372:	b363      	cbz	r3, 800d3ce <__swbuf_r+0x82>
 800d374:	6923      	ldr	r3, [r4, #16]
 800d376:	6820      	ldr	r0, [r4, #0]
 800d378:	1ac0      	subs	r0, r0, r3
 800d37a:	6963      	ldr	r3, [r4, #20]
 800d37c:	b2f6      	uxtb	r6, r6
 800d37e:	4283      	cmp	r3, r0
 800d380:	4637      	mov	r7, r6
 800d382:	dc04      	bgt.n	800d38e <__swbuf_r+0x42>
 800d384:	4621      	mov	r1, r4
 800d386:	4628      	mov	r0, r5
 800d388:	f000 ff6c 	bl	800e264 <_fflush_r>
 800d38c:	bb28      	cbnz	r0, 800d3da <__swbuf_r+0x8e>
 800d38e:	68a3      	ldr	r3, [r4, #8]
 800d390:	3b01      	subs	r3, #1
 800d392:	60a3      	str	r3, [r4, #8]
 800d394:	6823      	ldr	r3, [r4, #0]
 800d396:	1c5a      	adds	r2, r3, #1
 800d398:	6022      	str	r2, [r4, #0]
 800d39a:	701e      	strb	r6, [r3, #0]
 800d39c:	6963      	ldr	r3, [r4, #20]
 800d39e:	3001      	adds	r0, #1
 800d3a0:	4283      	cmp	r3, r0
 800d3a2:	d004      	beq.n	800d3ae <__swbuf_r+0x62>
 800d3a4:	89a3      	ldrh	r3, [r4, #12]
 800d3a6:	07db      	lsls	r3, r3, #31
 800d3a8:	d519      	bpl.n	800d3de <__swbuf_r+0x92>
 800d3aa:	2e0a      	cmp	r6, #10
 800d3ac:	d117      	bne.n	800d3de <__swbuf_r+0x92>
 800d3ae:	4621      	mov	r1, r4
 800d3b0:	4628      	mov	r0, r5
 800d3b2:	f000 ff57 	bl	800e264 <_fflush_r>
 800d3b6:	b190      	cbz	r0, 800d3de <__swbuf_r+0x92>
 800d3b8:	e00f      	b.n	800d3da <__swbuf_r+0x8e>
 800d3ba:	4b0b      	ldr	r3, [pc, #44]	; (800d3e8 <__swbuf_r+0x9c>)
 800d3bc:	429c      	cmp	r4, r3
 800d3be:	d101      	bne.n	800d3c4 <__swbuf_r+0x78>
 800d3c0:	68ac      	ldr	r4, [r5, #8]
 800d3c2:	e7d0      	b.n	800d366 <__swbuf_r+0x1a>
 800d3c4:	4b09      	ldr	r3, [pc, #36]	; (800d3ec <__swbuf_r+0xa0>)
 800d3c6:	429c      	cmp	r4, r3
 800d3c8:	bf08      	it	eq
 800d3ca:	68ec      	ldreq	r4, [r5, #12]
 800d3cc:	e7cb      	b.n	800d366 <__swbuf_r+0x1a>
 800d3ce:	4621      	mov	r1, r4
 800d3d0:	4628      	mov	r0, r5
 800d3d2:	f000 f80d 	bl	800d3f0 <__swsetup_r>
 800d3d6:	2800      	cmp	r0, #0
 800d3d8:	d0cc      	beq.n	800d374 <__swbuf_r+0x28>
 800d3da:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800d3de:	4638      	mov	r0, r7
 800d3e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d3e2:	bf00      	nop
 800d3e4:	0800ff48 	.word	0x0800ff48
 800d3e8:	0800ff68 	.word	0x0800ff68
 800d3ec:	0800ff28 	.word	0x0800ff28

0800d3f0 <__swsetup_r>:
 800d3f0:	4b32      	ldr	r3, [pc, #200]	; (800d4bc <__swsetup_r+0xcc>)
 800d3f2:	b570      	push	{r4, r5, r6, lr}
 800d3f4:	681d      	ldr	r5, [r3, #0]
 800d3f6:	4606      	mov	r6, r0
 800d3f8:	460c      	mov	r4, r1
 800d3fa:	b125      	cbz	r5, 800d406 <__swsetup_r+0x16>
 800d3fc:	69ab      	ldr	r3, [r5, #24]
 800d3fe:	b913      	cbnz	r3, 800d406 <__swsetup_r+0x16>
 800d400:	4628      	mov	r0, r5
 800d402:	f000 ff99 	bl	800e338 <__sinit>
 800d406:	4b2e      	ldr	r3, [pc, #184]	; (800d4c0 <__swsetup_r+0xd0>)
 800d408:	429c      	cmp	r4, r3
 800d40a:	d10f      	bne.n	800d42c <__swsetup_r+0x3c>
 800d40c:	686c      	ldr	r4, [r5, #4]
 800d40e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d412:	b29a      	uxth	r2, r3
 800d414:	0715      	lsls	r5, r2, #28
 800d416:	d42c      	bmi.n	800d472 <__swsetup_r+0x82>
 800d418:	06d0      	lsls	r0, r2, #27
 800d41a:	d411      	bmi.n	800d440 <__swsetup_r+0x50>
 800d41c:	2209      	movs	r2, #9
 800d41e:	6032      	str	r2, [r6, #0]
 800d420:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d424:	81a3      	strh	r3, [r4, #12]
 800d426:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d42a:	e03e      	b.n	800d4aa <__swsetup_r+0xba>
 800d42c:	4b25      	ldr	r3, [pc, #148]	; (800d4c4 <__swsetup_r+0xd4>)
 800d42e:	429c      	cmp	r4, r3
 800d430:	d101      	bne.n	800d436 <__swsetup_r+0x46>
 800d432:	68ac      	ldr	r4, [r5, #8]
 800d434:	e7eb      	b.n	800d40e <__swsetup_r+0x1e>
 800d436:	4b24      	ldr	r3, [pc, #144]	; (800d4c8 <__swsetup_r+0xd8>)
 800d438:	429c      	cmp	r4, r3
 800d43a:	bf08      	it	eq
 800d43c:	68ec      	ldreq	r4, [r5, #12]
 800d43e:	e7e6      	b.n	800d40e <__swsetup_r+0x1e>
 800d440:	0751      	lsls	r1, r2, #29
 800d442:	d512      	bpl.n	800d46a <__swsetup_r+0x7a>
 800d444:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d446:	b141      	cbz	r1, 800d45a <__swsetup_r+0x6a>
 800d448:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d44c:	4299      	cmp	r1, r3
 800d44e:	d002      	beq.n	800d456 <__swsetup_r+0x66>
 800d450:	4630      	mov	r0, r6
 800d452:	f001 fb69 	bl	800eb28 <_free_r>
 800d456:	2300      	movs	r3, #0
 800d458:	6363      	str	r3, [r4, #52]	; 0x34
 800d45a:	89a3      	ldrh	r3, [r4, #12]
 800d45c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d460:	81a3      	strh	r3, [r4, #12]
 800d462:	2300      	movs	r3, #0
 800d464:	6063      	str	r3, [r4, #4]
 800d466:	6923      	ldr	r3, [r4, #16]
 800d468:	6023      	str	r3, [r4, #0]
 800d46a:	89a3      	ldrh	r3, [r4, #12]
 800d46c:	f043 0308 	orr.w	r3, r3, #8
 800d470:	81a3      	strh	r3, [r4, #12]
 800d472:	6923      	ldr	r3, [r4, #16]
 800d474:	b94b      	cbnz	r3, 800d48a <__swsetup_r+0x9a>
 800d476:	89a3      	ldrh	r3, [r4, #12]
 800d478:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d47c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d480:	d003      	beq.n	800d48a <__swsetup_r+0x9a>
 800d482:	4621      	mov	r1, r4
 800d484:	4630      	mov	r0, r6
 800d486:	f001 f813 	bl	800e4b0 <__smakebuf_r>
 800d48a:	89a2      	ldrh	r2, [r4, #12]
 800d48c:	f012 0301 	ands.w	r3, r2, #1
 800d490:	d00c      	beq.n	800d4ac <__swsetup_r+0xbc>
 800d492:	2300      	movs	r3, #0
 800d494:	60a3      	str	r3, [r4, #8]
 800d496:	6963      	ldr	r3, [r4, #20]
 800d498:	425b      	negs	r3, r3
 800d49a:	61a3      	str	r3, [r4, #24]
 800d49c:	6923      	ldr	r3, [r4, #16]
 800d49e:	b953      	cbnz	r3, 800d4b6 <__swsetup_r+0xc6>
 800d4a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d4a4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800d4a8:	d1ba      	bne.n	800d420 <__swsetup_r+0x30>
 800d4aa:	bd70      	pop	{r4, r5, r6, pc}
 800d4ac:	0792      	lsls	r2, r2, #30
 800d4ae:	bf58      	it	pl
 800d4b0:	6963      	ldrpl	r3, [r4, #20]
 800d4b2:	60a3      	str	r3, [r4, #8]
 800d4b4:	e7f2      	b.n	800d49c <__swsetup_r+0xac>
 800d4b6:	2000      	movs	r0, #0
 800d4b8:	e7f7      	b.n	800d4aa <__swsetup_r+0xba>
 800d4ba:	bf00      	nop
 800d4bc:	20001e98 	.word	0x20001e98
 800d4c0:	0800ff48 	.word	0x0800ff48
 800d4c4:	0800ff68 	.word	0x0800ff68
 800d4c8:	0800ff28 	.word	0x0800ff28

0800d4cc <quorem>:
 800d4cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4d0:	6903      	ldr	r3, [r0, #16]
 800d4d2:	690c      	ldr	r4, [r1, #16]
 800d4d4:	42a3      	cmp	r3, r4
 800d4d6:	4680      	mov	r8, r0
 800d4d8:	f2c0 8082 	blt.w	800d5e0 <quorem+0x114>
 800d4dc:	3c01      	subs	r4, #1
 800d4de:	f101 0714 	add.w	r7, r1, #20
 800d4e2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800d4e6:	f100 0614 	add.w	r6, r0, #20
 800d4ea:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800d4ee:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800d4f2:	eb06 030c 	add.w	r3, r6, ip
 800d4f6:	3501      	adds	r5, #1
 800d4f8:	eb07 090c 	add.w	r9, r7, ip
 800d4fc:	9301      	str	r3, [sp, #4]
 800d4fe:	fbb0 f5f5 	udiv	r5, r0, r5
 800d502:	b395      	cbz	r5, 800d56a <quorem+0x9e>
 800d504:	f04f 0a00 	mov.w	sl, #0
 800d508:	4638      	mov	r0, r7
 800d50a:	46b6      	mov	lr, r6
 800d50c:	46d3      	mov	fp, sl
 800d50e:	f850 2b04 	ldr.w	r2, [r0], #4
 800d512:	b293      	uxth	r3, r2
 800d514:	fb05 a303 	mla	r3, r5, r3, sl
 800d518:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d51c:	b29b      	uxth	r3, r3
 800d51e:	ebab 0303 	sub.w	r3, fp, r3
 800d522:	0c12      	lsrs	r2, r2, #16
 800d524:	f8de b000 	ldr.w	fp, [lr]
 800d528:	fb05 a202 	mla	r2, r5, r2, sl
 800d52c:	fa13 f38b 	uxtah	r3, r3, fp
 800d530:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800d534:	fa1f fb82 	uxth.w	fp, r2
 800d538:	f8de 2000 	ldr.w	r2, [lr]
 800d53c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800d540:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d544:	b29b      	uxth	r3, r3
 800d546:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d54a:	4581      	cmp	r9, r0
 800d54c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800d550:	f84e 3b04 	str.w	r3, [lr], #4
 800d554:	d2db      	bcs.n	800d50e <quorem+0x42>
 800d556:	f856 300c 	ldr.w	r3, [r6, ip]
 800d55a:	b933      	cbnz	r3, 800d56a <quorem+0x9e>
 800d55c:	9b01      	ldr	r3, [sp, #4]
 800d55e:	3b04      	subs	r3, #4
 800d560:	429e      	cmp	r6, r3
 800d562:	461a      	mov	r2, r3
 800d564:	d330      	bcc.n	800d5c8 <quorem+0xfc>
 800d566:	f8c8 4010 	str.w	r4, [r8, #16]
 800d56a:	4640      	mov	r0, r8
 800d56c:	f001 fa08 	bl	800e980 <__mcmp>
 800d570:	2800      	cmp	r0, #0
 800d572:	db25      	blt.n	800d5c0 <quorem+0xf4>
 800d574:	3501      	adds	r5, #1
 800d576:	4630      	mov	r0, r6
 800d578:	f04f 0c00 	mov.w	ip, #0
 800d57c:	f857 2b04 	ldr.w	r2, [r7], #4
 800d580:	f8d0 e000 	ldr.w	lr, [r0]
 800d584:	b293      	uxth	r3, r2
 800d586:	ebac 0303 	sub.w	r3, ip, r3
 800d58a:	0c12      	lsrs	r2, r2, #16
 800d58c:	fa13 f38e 	uxtah	r3, r3, lr
 800d590:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d594:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d598:	b29b      	uxth	r3, r3
 800d59a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d59e:	45b9      	cmp	r9, r7
 800d5a0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d5a4:	f840 3b04 	str.w	r3, [r0], #4
 800d5a8:	d2e8      	bcs.n	800d57c <quorem+0xb0>
 800d5aa:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800d5ae:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800d5b2:	b92a      	cbnz	r2, 800d5c0 <quorem+0xf4>
 800d5b4:	3b04      	subs	r3, #4
 800d5b6:	429e      	cmp	r6, r3
 800d5b8:	461a      	mov	r2, r3
 800d5ba:	d30b      	bcc.n	800d5d4 <quorem+0x108>
 800d5bc:	f8c8 4010 	str.w	r4, [r8, #16]
 800d5c0:	4628      	mov	r0, r5
 800d5c2:	b003      	add	sp, #12
 800d5c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5c8:	6812      	ldr	r2, [r2, #0]
 800d5ca:	3b04      	subs	r3, #4
 800d5cc:	2a00      	cmp	r2, #0
 800d5ce:	d1ca      	bne.n	800d566 <quorem+0x9a>
 800d5d0:	3c01      	subs	r4, #1
 800d5d2:	e7c5      	b.n	800d560 <quorem+0x94>
 800d5d4:	6812      	ldr	r2, [r2, #0]
 800d5d6:	3b04      	subs	r3, #4
 800d5d8:	2a00      	cmp	r2, #0
 800d5da:	d1ef      	bne.n	800d5bc <quorem+0xf0>
 800d5dc:	3c01      	subs	r4, #1
 800d5de:	e7ea      	b.n	800d5b6 <quorem+0xea>
 800d5e0:	2000      	movs	r0, #0
 800d5e2:	e7ee      	b.n	800d5c2 <quorem+0xf6>
 800d5e4:	0000      	movs	r0, r0
	...

0800d5e8 <_dtoa_r>:
 800d5e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5ec:	ec57 6b10 	vmov	r6, r7, d0
 800d5f0:	b097      	sub	sp, #92	; 0x5c
 800d5f2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d5f4:	9106      	str	r1, [sp, #24]
 800d5f6:	4604      	mov	r4, r0
 800d5f8:	920b      	str	r2, [sp, #44]	; 0x2c
 800d5fa:	9312      	str	r3, [sp, #72]	; 0x48
 800d5fc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d600:	e9cd 6700 	strd	r6, r7, [sp]
 800d604:	b93d      	cbnz	r5, 800d616 <_dtoa_r+0x2e>
 800d606:	2010      	movs	r0, #16
 800d608:	f000 ff92 	bl	800e530 <malloc>
 800d60c:	6260      	str	r0, [r4, #36]	; 0x24
 800d60e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d612:	6005      	str	r5, [r0, #0]
 800d614:	60c5      	str	r5, [r0, #12]
 800d616:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d618:	6819      	ldr	r1, [r3, #0]
 800d61a:	b151      	cbz	r1, 800d632 <_dtoa_r+0x4a>
 800d61c:	685a      	ldr	r2, [r3, #4]
 800d61e:	604a      	str	r2, [r1, #4]
 800d620:	2301      	movs	r3, #1
 800d622:	4093      	lsls	r3, r2
 800d624:	608b      	str	r3, [r1, #8]
 800d626:	4620      	mov	r0, r4
 800d628:	f000 ffc9 	bl	800e5be <_Bfree>
 800d62c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d62e:	2200      	movs	r2, #0
 800d630:	601a      	str	r2, [r3, #0]
 800d632:	1e3b      	subs	r3, r7, #0
 800d634:	bfbb      	ittet	lt
 800d636:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d63a:	9301      	strlt	r3, [sp, #4]
 800d63c:	2300      	movge	r3, #0
 800d63e:	2201      	movlt	r2, #1
 800d640:	bfac      	ite	ge
 800d642:	f8c8 3000 	strge.w	r3, [r8]
 800d646:	f8c8 2000 	strlt.w	r2, [r8]
 800d64a:	4baf      	ldr	r3, [pc, #700]	; (800d908 <_dtoa_r+0x320>)
 800d64c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d650:	ea33 0308 	bics.w	r3, r3, r8
 800d654:	d114      	bne.n	800d680 <_dtoa_r+0x98>
 800d656:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d658:	f242 730f 	movw	r3, #9999	; 0x270f
 800d65c:	6013      	str	r3, [r2, #0]
 800d65e:	9b00      	ldr	r3, [sp, #0]
 800d660:	b923      	cbnz	r3, 800d66c <_dtoa_r+0x84>
 800d662:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800d666:	2800      	cmp	r0, #0
 800d668:	f000 8542 	beq.w	800e0f0 <_dtoa_r+0xb08>
 800d66c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d66e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800d91c <_dtoa_r+0x334>
 800d672:	2b00      	cmp	r3, #0
 800d674:	f000 8544 	beq.w	800e100 <_dtoa_r+0xb18>
 800d678:	f10b 0303 	add.w	r3, fp, #3
 800d67c:	f000 bd3e 	b.w	800e0fc <_dtoa_r+0xb14>
 800d680:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d684:	2200      	movs	r2, #0
 800d686:	2300      	movs	r3, #0
 800d688:	4630      	mov	r0, r6
 800d68a:	4639      	mov	r1, r7
 800d68c:	f7f3 fa44 	bl	8000b18 <__aeabi_dcmpeq>
 800d690:	4681      	mov	r9, r0
 800d692:	b168      	cbz	r0, 800d6b0 <_dtoa_r+0xc8>
 800d694:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d696:	2301      	movs	r3, #1
 800d698:	6013      	str	r3, [r2, #0]
 800d69a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	f000 8524 	beq.w	800e0ea <_dtoa_r+0xb02>
 800d6a2:	4b9a      	ldr	r3, [pc, #616]	; (800d90c <_dtoa_r+0x324>)
 800d6a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d6a6:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800d6aa:	6013      	str	r3, [r2, #0]
 800d6ac:	f000 bd28 	b.w	800e100 <_dtoa_r+0xb18>
 800d6b0:	aa14      	add	r2, sp, #80	; 0x50
 800d6b2:	a915      	add	r1, sp, #84	; 0x54
 800d6b4:	ec47 6b10 	vmov	d0, r6, r7
 800d6b8:	4620      	mov	r0, r4
 800d6ba:	f001 f9d8 	bl	800ea6e <__d2b>
 800d6be:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800d6c2:	9004      	str	r0, [sp, #16]
 800d6c4:	2d00      	cmp	r5, #0
 800d6c6:	d07c      	beq.n	800d7c2 <_dtoa_r+0x1da>
 800d6c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d6cc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800d6d0:	46b2      	mov	sl, r6
 800d6d2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800d6d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d6da:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800d6de:	2200      	movs	r2, #0
 800d6e0:	4b8b      	ldr	r3, [pc, #556]	; (800d910 <_dtoa_r+0x328>)
 800d6e2:	4650      	mov	r0, sl
 800d6e4:	4659      	mov	r1, fp
 800d6e6:	f7f2 fdf7 	bl	80002d8 <__aeabi_dsub>
 800d6ea:	a381      	add	r3, pc, #516	; (adr r3, 800d8f0 <_dtoa_r+0x308>)
 800d6ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6f0:	f7f2 ffaa 	bl	8000648 <__aeabi_dmul>
 800d6f4:	a380      	add	r3, pc, #512	; (adr r3, 800d8f8 <_dtoa_r+0x310>)
 800d6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6fa:	f7f2 fdef 	bl	80002dc <__adddf3>
 800d6fe:	4606      	mov	r6, r0
 800d700:	4628      	mov	r0, r5
 800d702:	460f      	mov	r7, r1
 800d704:	f7f2 ff36 	bl	8000574 <__aeabi_i2d>
 800d708:	a37d      	add	r3, pc, #500	; (adr r3, 800d900 <_dtoa_r+0x318>)
 800d70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d70e:	f7f2 ff9b 	bl	8000648 <__aeabi_dmul>
 800d712:	4602      	mov	r2, r0
 800d714:	460b      	mov	r3, r1
 800d716:	4630      	mov	r0, r6
 800d718:	4639      	mov	r1, r7
 800d71a:	f7f2 fddf 	bl	80002dc <__adddf3>
 800d71e:	4606      	mov	r6, r0
 800d720:	460f      	mov	r7, r1
 800d722:	f7f3 fa41 	bl	8000ba8 <__aeabi_d2iz>
 800d726:	2200      	movs	r2, #0
 800d728:	4682      	mov	sl, r0
 800d72a:	2300      	movs	r3, #0
 800d72c:	4630      	mov	r0, r6
 800d72e:	4639      	mov	r1, r7
 800d730:	f7f3 f9fc 	bl	8000b2c <__aeabi_dcmplt>
 800d734:	b148      	cbz	r0, 800d74a <_dtoa_r+0x162>
 800d736:	4650      	mov	r0, sl
 800d738:	f7f2 ff1c 	bl	8000574 <__aeabi_i2d>
 800d73c:	4632      	mov	r2, r6
 800d73e:	463b      	mov	r3, r7
 800d740:	f7f3 f9ea 	bl	8000b18 <__aeabi_dcmpeq>
 800d744:	b908      	cbnz	r0, 800d74a <_dtoa_r+0x162>
 800d746:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d74a:	f1ba 0f16 	cmp.w	sl, #22
 800d74e:	d859      	bhi.n	800d804 <_dtoa_r+0x21c>
 800d750:	4970      	ldr	r1, [pc, #448]	; (800d914 <_dtoa_r+0x32c>)
 800d752:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800d756:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d75a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d75e:	f7f3 fa03 	bl	8000b68 <__aeabi_dcmpgt>
 800d762:	2800      	cmp	r0, #0
 800d764:	d050      	beq.n	800d808 <_dtoa_r+0x220>
 800d766:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d76a:	2300      	movs	r3, #0
 800d76c:	930f      	str	r3, [sp, #60]	; 0x3c
 800d76e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d770:	1b5d      	subs	r5, r3, r5
 800d772:	f1b5 0801 	subs.w	r8, r5, #1
 800d776:	bf49      	itett	mi
 800d778:	f1c5 0301 	rsbmi	r3, r5, #1
 800d77c:	2300      	movpl	r3, #0
 800d77e:	9305      	strmi	r3, [sp, #20]
 800d780:	f04f 0800 	movmi.w	r8, #0
 800d784:	bf58      	it	pl
 800d786:	9305      	strpl	r3, [sp, #20]
 800d788:	f1ba 0f00 	cmp.w	sl, #0
 800d78c:	db3e      	blt.n	800d80c <_dtoa_r+0x224>
 800d78e:	2300      	movs	r3, #0
 800d790:	44d0      	add	r8, sl
 800d792:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800d796:	9307      	str	r3, [sp, #28]
 800d798:	9b06      	ldr	r3, [sp, #24]
 800d79a:	2b09      	cmp	r3, #9
 800d79c:	f200 8090 	bhi.w	800d8c0 <_dtoa_r+0x2d8>
 800d7a0:	2b05      	cmp	r3, #5
 800d7a2:	bfc4      	itt	gt
 800d7a4:	3b04      	subgt	r3, #4
 800d7a6:	9306      	strgt	r3, [sp, #24]
 800d7a8:	9b06      	ldr	r3, [sp, #24]
 800d7aa:	f1a3 0302 	sub.w	r3, r3, #2
 800d7ae:	bfcc      	ite	gt
 800d7b0:	2500      	movgt	r5, #0
 800d7b2:	2501      	movle	r5, #1
 800d7b4:	2b03      	cmp	r3, #3
 800d7b6:	f200 808f 	bhi.w	800d8d8 <_dtoa_r+0x2f0>
 800d7ba:	e8df f003 	tbb	[pc, r3]
 800d7be:	7f7d      	.short	0x7f7d
 800d7c0:	7131      	.short	0x7131
 800d7c2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800d7c6:	441d      	add	r5, r3
 800d7c8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800d7cc:	2820      	cmp	r0, #32
 800d7ce:	dd13      	ble.n	800d7f8 <_dtoa_r+0x210>
 800d7d0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800d7d4:	9b00      	ldr	r3, [sp, #0]
 800d7d6:	fa08 f800 	lsl.w	r8, r8, r0
 800d7da:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800d7de:	fa23 f000 	lsr.w	r0, r3, r0
 800d7e2:	ea48 0000 	orr.w	r0, r8, r0
 800d7e6:	f7f2 feb5 	bl	8000554 <__aeabi_ui2d>
 800d7ea:	2301      	movs	r3, #1
 800d7ec:	4682      	mov	sl, r0
 800d7ee:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800d7f2:	3d01      	subs	r5, #1
 800d7f4:	9313      	str	r3, [sp, #76]	; 0x4c
 800d7f6:	e772      	b.n	800d6de <_dtoa_r+0xf6>
 800d7f8:	9b00      	ldr	r3, [sp, #0]
 800d7fa:	f1c0 0020 	rsb	r0, r0, #32
 800d7fe:	fa03 f000 	lsl.w	r0, r3, r0
 800d802:	e7f0      	b.n	800d7e6 <_dtoa_r+0x1fe>
 800d804:	2301      	movs	r3, #1
 800d806:	e7b1      	b.n	800d76c <_dtoa_r+0x184>
 800d808:	900f      	str	r0, [sp, #60]	; 0x3c
 800d80a:	e7b0      	b.n	800d76e <_dtoa_r+0x186>
 800d80c:	9b05      	ldr	r3, [sp, #20]
 800d80e:	eba3 030a 	sub.w	r3, r3, sl
 800d812:	9305      	str	r3, [sp, #20]
 800d814:	f1ca 0300 	rsb	r3, sl, #0
 800d818:	9307      	str	r3, [sp, #28]
 800d81a:	2300      	movs	r3, #0
 800d81c:	930e      	str	r3, [sp, #56]	; 0x38
 800d81e:	e7bb      	b.n	800d798 <_dtoa_r+0x1b0>
 800d820:	2301      	movs	r3, #1
 800d822:	930a      	str	r3, [sp, #40]	; 0x28
 800d824:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d826:	2b00      	cmp	r3, #0
 800d828:	dd59      	ble.n	800d8de <_dtoa_r+0x2f6>
 800d82a:	9302      	str	r3, [sp, #8]
 800d82c:	4699      	mov	r9, r3
 800d82e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d830:	2200      	movs	r2, #0
 800d832:	6072      	str	r2, [r6, #4]
 800d834:	2204      	movs	r2, #4
 800d836:	f102 0014 	add.w	r0, r2, #20
 800d83a:	4298      	cmp	r0, r3
 800d83c:	6871      	ldr	r1, [r6, #4]
 800d83e:	d953      	bls.n	800d8e8 <_dtoa_r+0x300>
 800d840:	4620      	mov	r0, r4
 800d842:	f000 fe88 	bl	800e556 <_Balloc>
 800d846:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d848:	6030      	str	r0, [r6, #0]
 800d84a:	f1b9 0f0e 	cmp.w	r9, #14
 800d84e:	f8d3 b000 	ldr.w	fp, [r3]
 800d852:	f200 80e6 	bhi.w	800da22 <_dtoa_r+0x43a>
 800d856:	2d00      	cmp	r5, #0
 800d858:	f000 80e3 	beq.w	800da22 <_dtoa_r+0x43a>
 800d85c:	ed9d 7b00 	vldr	d7, [sp]
 800d860:	f1ba 0f00 	cmp.w	sl, #0
 800d864:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800d868:	dd74      	ble.n	800d954 <_dtoa_r+0x36c>
 800d86a:	4a2a      	ldr	r2, [pc, #168]	; (800d914 <_dtoa_r+0x32c>)
 800d86c:	f00a 030f 	and.w	r3, sl, #15
 800d870:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d874:	ed93 7b00 	vldr	d7, [r3]
 800d878:	ea4f 162a 	mov.w	r6, sl, asr #4
 800d87c:	06f0      	lsls	r0, r6, #27
 800d87e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800d882:	d565      	bpl.n	800d950 <_dtoa_r+0x368>
 800d884:	4b24      	ldr	r3, [pc, #144]	; (800d918 <_dtoa_r+0x330>)
 800d886:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d88a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d88e:	f7f3 f805 	bl	800089c <__aeabi_ddiv>
 800d892:	e9cd 0100 	strd	r0, r1, [sp]
 800d896:	f006 060f 	and.w	r6, r6, #15
 800d89a:	2503      	movs	r5, #3
 800d89c:	4f1e      	ldr	r7, [pc, #120]	; (800d918 <_dtoa_r+0x330>)
 800d89e:	e04c      	b.n	800d93a <_dtoa_r+0x352>
 800d8a0:	2301      	movs	r3, #1
 800d8a2:	930a      	str	r3, [sp, #40]	; 0x28
 800d8a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d8a6:	4453      	add	r3, sl
 800d8a8:	f103 0901 	add.w	r9, r3, #1
 800d8ac:	9302      	str	r3, [sp, #8]
 800d8ae:	464b      	mov	r3, r9
 800d8b0:	2b01      	cmp	r3, #1
 800d8b2:	bfb8      	it	lt
 800d8b4:	2301      	movlt	r3, #1
 800d8b6:	e7ba      	b.n	800d82e <_dtoa_r+0x246>
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	e7b2      	b.n	800d822 <_dtoa_r+0x23a>
 800d8bc:	2300      	movs	r3, #0
 800d8be:	e7f0      	b.n	800d8a2 <_dtoa_r+0x2ba>
 800d8c0:	2501      	movs	r5, #1
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	9306      	str	r3, [sp, #24]
 800d8c6:	950a      	str	r5, [sp, #40]	; 0x28
 800d8c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d8cc:	9302      	str	r3, [sp, #8]
 800d8ce:	4699      	mov	r9, r3
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	2312      	movs	r3, #18
 800d8d4:	920b      	str	r2, [sp, #44]	; 0x2c
 800d8d6:	e7aa      	b.n	800d82e <_dtoa_r+0x246>
 800d8d8:	2301      	movs	r3, #1
 800d8da:	930a      	str	r3, [sp, #40]	; 0x28
 800d8dc:	e7f4      	b.n	800d8c8 <_dtoa_r+0x2e0>
 800d8de:	2301      	movs	r3, #1
 800d8e0:	9302      	str	r3, [sp, #8]
 800d8e2:	4699      	mov	r9, r3
 800d8e4:	461a      	mov	r2, r3
 800d8e6:	e7f5      	b.n	800d8d4 <_dtoa_r+0x2ec>
 800d8e8:	3101      	adds	r1, #1
 800d8ea:	6071      	str	r1, [r6, #4]
 800d8ec:	0052      	lsls	r2, r2, #1
 800d8ee:	e7a2      	b.n	800d836 <_dtoa_r+0x24e>
 800d8f0:	636f4361 	.word	0x636f4361
 800d8f4:	3fd287a7 	.word	0x3fd287a7
 800d8f8:	8b60c8b3 	.word	0x8b60c8b3
 800d8fc:	3fc68a28 	.word	0x3fc68a28
 800d900:	509f79fb 	.word	0x509f79fb
 800d904:	3fd34413 	.word	0x3fd34413
 800d908:	7ff00000 	.word	0x7ff00000
 800d90c:	0800fef5 	.word	0x0800fef5
 800d910:	3ff80000 	.word	0x3ff80000
 800d914:	0800ffb0 	.word	0x0800ffb0
 800d918:	0800ff88 	.word	0x0800ff88
 800d91c:	0800ff21 	.word	0x0800ff21
 800d920:	07f1      	lsls	r1, r6, #31
 800d922:	d508      	bpl.n	800d936 <_dtoa_r+0x34e>
 800d924:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d928:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d92c:	f7f2 fe8c 	bl	8000648 <__aeabi_dmul>
 800d930:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d934:	3501      	adds	r5, #1
 800d936:	1076      	asrs	r6, r6, #1
 800d938:	3708      	adds	r7, #8
 800d93a:	2e00      	cmp	r6, #0
 800d93c:	d1f0      	bne.n	800d920 <_dtoa_r+0x338>
 800d93e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d942:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d946:	f7f2 ffa9 	bl	800089c <__aeabi_ddiv>
 800d94a:	e9cd 0100 	strd	r0, r1, [sp]
 800d94e:	e01a      	b.n	800d986 <_dtoa_r+0x39e>
 800d950:	2502      	movs	r5, #2
 800d952:	e7a3      	b.n	800d89c <_dtoa_r+0x2b4>
 800d954:	f000 80a0 	beq.w	800da98 <_dtoa_r+0x4b0>
 800d958:	f1ca 0600 	rsb	r6, sl, #0
 800d95c:	4b9f      	ldr	r3, [pc, #636]	; (800dbdc <_dtoa_r+0x5f4>)
 800d95e:	4fa0      	ldr	r7, [pc, #640]	; (800dbe0 <_dtoa_r+0x5f8>)
 800d960:	f006 020f 	and.w	r2, r6, #15
 800d964:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d96c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d970:	f7f2 fe6a 	bl	8000648 <__aeabi_dmul>
 800d974:	e9cd 0100 	strd	r0, r1, [sp]
 800d978:	1136      	asrs	r6, r6, #4
 800d97a:	2300      	movs	r3, #0
 800d97c:	2502      	movs	r5, #2
 800d97e:	2e00      	cmp	r6, #0
 800d980:	d17f      	bne.n	800da82 <_dtoa_r+0x49a>
 800d982:	2b00      	cmp	r3, #0
 800d984:	d1e1      	bne.n	800d94a <_dtoa_r+0x362>
 800d986:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d988:	2b00      	cmp	r3, #0
 800d98a:	f000 8087 	beq.w	800da9c <_dtoa_r+0x4b4>
 800d98e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d992:	2200      	movs	r2, #0
 800d994:	4b93      	ldr	r3, [pc, #588]	; (800dbe4 <_dtoa_r+0x5fc>)
 800d996:	4630      	mov	r0, r6
 800d998:	4639      	mov	r1, r7
 800d99a:	f7f3 f8c7 	bl	8000b2c <__aeabi_dcmplt>
 800d99e:	2800      	cmp	r0, #0
 800d9a0:	d07c      	beq.n	800da9c <_dtoa_r+0x4b4>
 800d9a2:	f1b9 0f00 	cmp.w	r9, #0
 800d9a6:	d079      	beq.n	800da9c <_dtoa_r+0x4b4>
 800d9a8:	9b02      	ldr	r3, [sp, #8]
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	dd35      	ble.n	800da1a <_dtoa_r+0x432>
 800d9ae:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800d9b2:	9308      	str	r3, [sp, #32]
 800d9b4:	4639      	mov	r1, r7
 800d9b6:	2200      	movs	r2, #0
 800d9b8:	4b8b      	ldr	r3, [pc, #556]	; (800dbe8 <_dtoa_r+0x600>)
 800d9ba:	4630      	mov	r0, r6
 800d9bc:	f7f2 fe44 	bl	8000648 <__aeabi_dmul>
 800d9c0:	e9cd 0100 	strd	r0, r1, [sp]
 800d9c4:	9f02      	ldr	r7, [sp, #8]
 800d9c6:	3501      	adds	r5, #1
 800d9c8:	4628      	mov	r0, r5
 800d9ca:	f7f2 fdd3 	bl	8000574 <__aeabi_i2d>
 800d9ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d9d2:	f7f2 fe39 	bl	8000648 <__aeabi_dmul>
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	4b84      	ldr	r3, [pc, #528]	; (800dbec <_dtoa_r+0x604>)
 800d9da:	f7f2 fc7f 	bl	80002dc <__adddf3>
 800d9de:	4605      	mov	r5, r0
 800d9e0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800d9e4:	2f00      	cmp	r7, #0
 800d9e6:	d15d      	bne.n	800daa4 <_dtoa_r+0x4bc>
 800d9e8:	2200      	movs	r2, #0
 800d9ea:	4b81      	ldr	r3, [pc, #516]	; (800dbf0 <_dtoa_r+0x608>)
 800d9ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d9f0:	f7f2 fc72 	bl	80002d8 <__aeabi_dsub>
 800d9f4:	462a      	mov	r2, r5
 800d9f6:	4633      	mov	r3, r6
 800d9f8:	e9cd 0100 	strd	r0, r1, [sp]
 800d9fc:	f7f3 f8b4 	bl	8000b68 <__aeabi_dcmpgt>
 800da00:	2800      	cmp	r0, #0
 800da02:	f040 8288 	bne.w	800df16 <_dtoa_r+0x92e>
 800da06:	462a      	mov	r2, r5
 800da08:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800da0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800da10:	f7f3 f88c 	bl	8000b2c <__aeabi_dcmplt>
 800da14:	2800      	cmp	r0, #0
 800da16:	f040 827c 	bne.w	800df12 <_dtoa_r+0x92a>
 800da1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800da1e:	e9cd 2300 	strd	r2, r3, [sp]
 800da22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800da24:	2b00      	cmp	r3, #0
 800da26:	f2c0 8150 	blt.w	800dcca <_dtoa_r+0x6e2>
 800da2a:	f1ba 0f0e 	cmp.w	sl, #14
 800da2e:	f300 814c 	bgt.w	800dcca <_dtoa_r+0x6e2>
 800da32:	4b6a      	ldr	r3, [pc, #424]	; (800dbdc <_dtoa_r+0x5f4>)
 800da34:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800da38:	ed93 7b00 	vldr	d7, [r3]
 800da3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da3e:	2b00      	cmp	r3, #0
 800da40:	ed8d 7b02 	vstr	d7, [sp, #8]
 800da44:	f280 80d8 	bge.w	800dbf8 <_dtoa_r+0x610>
 800da48:	f1b9 0f00 	cmp.w	r9, #0
 800da4c:	f300 80d4 	bgt.w	800dbf8 <_dtoa_r+0x610>
 800da50:	f040 825e 	bne.w	800df10 <_dtoa_r+0x928>
 800da54:	2200      	movs	r2, #0
 800da56:	4b66      	ldr	r3, [pc, #408]	; (800dbf0 <_dtoa_r+0x608>)
 800da58:	ec51 0b17 	vmov	r0, r1, d7
 800da5c:	f7f2 fdf4 	bl	8000648 <__aeabi_dmul>
 800da60:	e9dd 2300 	ldrd	r2, r3, [sp]
 800da64:	f7f3 f876 	bl	8000b54 <__aeabi_dcmpge>
 800da68:	464f      	mov	r7, r9
 800da6a:	464e      	mov	r6, r9
 800da6c:	2800      	cmp	r0, #0
 800da6e:	f040 8234 	bne.w	800deda <_dtoa_r+0x8f2>
 800da72:	2331      	movs	r3, #49	; 0x31
 800da74:	f10b 0501 	add.w	r5, fp, #1
 800da78:	f88b 3000 	strb.w	r3, [fp]
 800da7c:	f10a 0a01 	add.w	sl, sl, #1
 800da80:	e22f      	b.n	800dee2 <_dtoa_r+0x8fa>
 800da82:	07f2      	lsls	r2, r6, #31
 800da84:	d505      	bpl.n	800da92 <_dtoa_r+0x4aa>
 800da86:	e9d7 2300 	ldrd	r2, r3, [r7]
 800da8a:	f7f2 fddd 	bl	8000648 <__aeabi_dmul>
 800da8e:	3501      	adds	r5, #1
 800da90:	2301      	movs	r3, #1
 800da92:	1076      	asrs	r6, r6, #1
 800da94:	3708      	adds	r7, #8
 800da96:	e772      	b.n	800d97e <_dtoa_r+0x396>
 800da98:	2502      	movs	r5, #2
 800da9a:	e774      	b.n	800d986 <_dtoa_r+0x39e>
 800da9c:	f8cd a020 	str.w	sl, [sp, #32]
 800daa0:	464f      	mov	r7, r9
 800daa2:	e791      	b.n	800d9c8 <_dtoa_r+0x3e0>
 800daa4:	4b4d      	ldr	r3, [pc, #308]	; (800dbdc <_dtoa_r+0x5f4>)
 800daa6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800daaa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800daae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d047      	beq.n	800db44 <_dtoa_r+0x55c>
 800dab4:	4602      	mov	r2, r0
 800dab6:	460b      	mov	r3, r1
 800dab8:	2000      	movs	r0, #0
 800daba:	494e      	ldr	r1, [pc, #312]	; (800dbf4 <_dtoa_r+0x60c>)
 800dabc:	f7f2 feee 	bl	800089c <__aeabi_ddiv>
 800dac0:	462a      	mov	r2, r5
 800dac2:	4633      	mov	r3, r6
 800dac4:	f7f2 fc08 	bl	80002d8 <__aeabi_dsub>
 800dac8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800dacc:	465d      	mov	r5, fp
 800dace:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dad2:	f7f3 f869 	bl	8000ba8 <__aeabi_d2iz>
 800dad6:	4606      	mov	r6, r0
 800dad8:	f7f2 fd4c 	bl	8000574 <__aeabi_i2d>
 800dadc:	4602      	mov	r2, r0
 800dade:	460b      	mov	r3, r1
 800dae0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dae4:	f7f2 fbf8 	bl	80002d8 <__aeabi_dsub>
 800dae8:	3630      	adds	r6, #48	; 0x30
 800daea:	f805 6b01 	strb.w	r6, [r5], #1
 800daee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800daf2:	e9cd 0100 	strd	r0, r1, [sp]
 800daf6:	f7f3 f819 	bl	8000b2c <__aeabi_dcmplt>
 800dafa:	2800      	cmp	r0, #0
 800dafc:	d163      	bne.n	800dbc6 <_dtoa_r+0x5de>
 800dafe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800db02:	2000      	movs	r0, #0
 800db04:	4937      	ldr	r1, [pc, #220]	; (800dbe4 <_dtoa_r+0x5fc>)
 800db06:	f7f2 fbe7 	bl	80002d8 <__aeabi_dsub>
 800db0a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800db0e:	f7f3 f80d 	bl	8000b2c <__aeabi_dcmplt>
 800db12:	2800      	cmp	r0, #0
 800db14:	f040 80b7 	bne.w	800dc86 <_dtoa_r+0x69e>
 800db18:	eba5 030b 	sub.w	r3, r5, fp
 800db1c:	429f      	cmp	r7, r3
 800db1e:	f77f af7c 	ble.w	800da1a <_dtoa_r+0x432>
 800db22:	2200      	movs	r2, #0
 800db24:	4b30      	ldr	r3, [pc, #192]	; (800dbe8 <_dtoa_r+0x600>)
 800db26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800db2a:	f7f2 fd8d 	bl	8000648 <__aeabi_dmul>
 800db2e:	2200      	movs	r2, #0
 800db30:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800db34:	4b2c      	ldr	r3, [pc, #176]	; (800dbe8 <_dtoa_r+0x600>)
 800db36:	e9dd 0100 	ldrd	r0, r1, [sp]
 800db3a:	f7f2 fd85 	bl	8000648 <__aeabi_dmul>
 800db3e:	e9cd 0100 	strd	r0, r1, [sp]
 800db42:	e7c4      	b.n	800dace <_dtoa_r+0x4e6>
 800db44:	462a      	mov	r2, r5
 800db46:	4633      	mov	r3, r6
 800db48:	f7f2 fd7e 	bl	8000648 <__aeabi_dmul>
 800db4c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800db50:	eb0b 0507 	add.w	r5, fp, r7
 800db54:	465e      	mov	r6, fp
 800db56:	e9dd 0100 	ldrd	r0, r1, [sp]
 800db5a:	f7f3 f825 	bl	8000ba8 <__aeabi_d2iz>
 800db5e:	4607      	mov	r7, r0
 800db60:	f7f2 fd08 	bl	8000574 <__aeabi_i2d>
 800db64:	3730      	adds	r7, #48	; 0x30
 800db66:	4602      	mov	r2, r0
 800db68:	460b      	mov	r3, r1
 800db6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800db6e:	f7f2 fbb3 	bl	80002d8 <__aeabi_dsub>
 800db72:	f806 7b01 	strb.w	r7, [r6], #1
 800db76:	42ae      	cmp	r6, r5
 800db78:	e9cd 0100 	strd	r0, r1, [sp]
 800db7c:	f04f 0200 	mov.w	r2, #0
 800db80:	d126      	bne.n	800dbd0 <_dtoa_r+0x5e8>
 800db82:	4b1c      	ldr	r3, [pc, #112]	; (800dbf4 <_dtoa_r+0x60c>)
 800db84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800db88:	f7f2 fba8 	bl	80002dc <__adddf3>
 800db8c:	4602      	mov	r2, r0
 800db8e:	460b      	mov	r3, r1
 800db90:	e9dd 0100 	ldrd	r0, r1, [sp]
 800db94:	f7f2 ffe8 	bl	8000b68 <__aeabi_dcmpgt>
 800db98:	2800      	cmp	r0, #0
 800db9a:	d174      	bne.n	800dc86 <_dtoa_r+0x69e>
 800db9c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800dba0:	2000      	movs	r0, #0
 800dba2:	4914      	ldr	r1, [pc, #80]	; (800dbf4 <_dtoa_r+0x60c>)
 800dba4:	f7f2 fb98 	bl	80002d8 <__aeabi_dsub>
 800dba8:	4602      	mov	r2, r0
 800dbaa:	460b      	mov	r3, r1
 800dbac:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dbb0:	f7f2 ffbc 	bl	8000b2c <__aeabi_dcmplt>
 800dbb4:	2800      	cmp	r0, #0
 800dbb6:	f43f af30 	beq.w	800da1a <_dtoa_r+0x432>
 800dbba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dbbe:	2b30      	cmp	r3, #48	; 0x30
 800dbc0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800dbc4:	d002      	beq.n	800dbcc <_dtoa_r+0x5e4>
 800dbc6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800dbca:	e04a      	b.n	800dc62 <_dtoa_r+0x67a>
 800dbcc:	4615      	mov	r5, r2
 800dbce:	e7f4      	b.n	800dbba <_dtoa_r+0x5d2>
 800dbd0:	4b05      	ldr	r3, [pc, #20]	; (800dbe8 <_dtoa_r+0x600>)
 800dbd2:	f7f2 fd39 	bl	8000648 <__aeabi_dmul>
 800dbd6:	e9cd 0100 	strd	r0, r1, [sp]
 800dbda:	e7bc      	b.n	800db56 <_dtoa_r+0x56e>
 800dbdc:	0800ffb0 	.word	0x0800ffb0
 800dbe0:	0800ff88 	.word	0x0800ff88
 800dbe4:	3ff00000 	.word	0x3ff00000
 800dbe8:	40240000 	.word	0x40240000
 800dbec:	401c0000 	.word	0x401c0000
 800dbf0:	40140000 	.word	0x40140000
 800dbf4:	3fe00000 	.word	0x3fe00000
 800dbf8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800dbfc:	465d      	mov	r5, fp
 800dbfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dc02:	4630      	mov	r0, r6
 800dc04:	4639      	mov	r1, r7
 800dc06:	f7f2 fe49 	bl	800089c <__aeabi_ddiv>
 800dc0a:	f7f2 ffcd 	bl	8000ba8 <__aeabi_d2iz>
 800dc0e:	4680      	mov	r8, r0
 800dc10:	f7f2 fcb0 	bl	8000574 <__aeabi_i2d>
 800dc14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dc18:	f7f2 fd16 	bl	8000648 <__aeabi_dmul>
 800dc1c:	4602      	mov	r2, r0
 800dc1e:	460b      	mov	r3, r1
 800dc20:	4630      	mov	r0, r6
 800dc22:	4639      	mov	r1, r7
 800dc24:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800dc28:	f7f2 fb56 	bl	80002d8 <__aeabi_dsub>
 800dc2c:	f805 6b01 	strb.w	r6, [r5], #1
 800dc30:	eba5 060b 	sub.w	r6, r5, fp
 800dc34:	45b1      	cmp	r9, r6
 800dc36:	4602      	mov	r2, r0
 800dc38:	460b      	mov	r3, r1
 800dc3a:	d139      	bne.n	800dcb0 <_dtoa_r+0x6c8>
 800dc3c:	f7f2 fb4e 	bl	80002dc <__adddf3>
 800dc40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dc44:	4606      	mov	r6, r0
 800dc46:	460f      	mov	r7, r1
 800dc48:	f7f2 ff8e 	bl	8000b68 <__aeabi_dcmpgt>
 800dc4c:	b9c8      	cbnz	r0, 800dc82 <_dtoa_r+0x69a>
 800dc4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dc52:	4630      	mov	r0, r6
 800dc54:	4639      	mov	r1, r7
 800dc56:	f7f2 ff5f 	bl	8000b18 <__aeabi_dcmpeq>
 800dc5a:	b110      	cbz	r0, 800dc62 <_dtoa_r+0x67a>
 800dc5c:	f018 0f01 	tst.w	r8, #1
 800dc60:	d10f      	bne.n	800dc82 <_dtoa_r+0x69a>
 800dc62:	9904      	ldr	r1, [sp, #16]
 800dc64:	4620      	mov	r0, r4
 800dc66:	f000 fcaa 	bl	800e5be <_Bfree>
 800dc6a:	2300      	movs	r3, #0
 800dc6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dc6e:	702b      	strb	r3, [r5, #0]
 800dc70:	f10a 0301 	add.w	r3, sl, #1
 800dc74:	6013      	str	r3, [r2, #0]
 800dc76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	f000 8241 	beq.w	800e100 <_dtoa_r+0xb18>
 800dc7e:	601d      	str	r5, [r3, #0]
 800dc80:	e23e      	b.n	800e100 <_dtoa_r+0xb18>
 800dc82:	f8cd a020 	str.w	sl, [sp, #32]
 800dc86:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800dc8a:	2a39      	cmp	r2, #57	; 0x39
 800dc8c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800dc90:	d108      	bne.n	800dca4 <_dtoa_r+0x6bc>
 800dc92:	459b      	cmp	fp, r3
 800dc94:	d10a      	bne.n	800dcac <_dtoa_r+0x6c4>
 800dc96:	9b08      	ldr	r3, [sp, #32]
 800dc98:	3301      	adds	r3, #1
 800dc9a:	9308      	str	r3, [sp, #32]
 800dc9c:	2330      	movs	r3, #48	; 0x30
 800dc9e:	f88b 3000 	strb.w	r3, [fp]
 800dca2:	465b      	mov	r3, fp
 800dca4:	781a      	ldrb	r2, [r3, #0]
 800dca6:	3201      	adds	r2, #1
 800dca8:	701a      	strb	r2, [r3, #0]
 800dcaa:	e78c      	b.n	800dbc6 <_dtoa_r+0x5de>
 800dcac:	461d      	mov	r5, r3
 800dcae:	e7ea      	b.n	800dc86 <_dtoa_r+0x69e>
 800dcb0:	2200      	movs	r2, #0
 800dcb2:	4b9b      	ldr	r3, [pc, #620]	; (800df20 <_dtoa_r+0x938>)
 800dcb4:	f7f2 fcc8 	bl	8000648 <__aeabi_dmul>
 800dcb8:	2200      	movs	r2, #0
 800dcba:	2300      	movs	r3, #0
 800dcbc:	4606      	mov	r6, r0
 800dcbe:	460f      	mov	r7, r1
 800dcc0:	f7f2 ff2a 	bl	8000b18 <__aeabi_dcmpeq>
 800dcc4:	2800      	cmp	r0, #0
 800dcc6:	d09a      	beq.n	800dbfe <_dtoa_r+0x616>
 800dcc8:	e7cb      	b.n	800dc62 <_dtoa_r+0x67a>
 800dcca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dccc:	2a00      	cmp	r2, #0
 800dcce:	f000 808b 	beq.w	800dde8 <_dtoa_r+0x800>
 800dcd2:	9a06      	ldr	r2, [sp, #24]
 800dcd4:	2a01      	cmp	r2, #1
 800dcd6:	dc6e      	bgt.n	800ddb6 <_dtoa_r+0x7ce>
 800dcd8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800dcda:	2a00      	cmp	r2, #0
 800dcdc:	d067      	beq.n	800ddae <_dtoa_r+0x7c6>
 800dcde:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dce2:	9f07      	ldr	r7, [sp, #28]
 800dce4:	9d05      	ldr	r5, [sp, #20]
 800dce6:	9a05      	ldr	r2, [sp, #20]
 800dce8:	2101      	movs	r1, #1
 800dcea:	441a      	add	r2, r3
 800dcec:	4620      	mov	r0, r4
 800dcee:	9205      	str	r2, [sp, #20]
 800dcf0:	4498      	add	r8, r3
 800dcf2:	f000 fd04 	bl	800e6fe <__i2b>
 800dcf6:	4606      	mov	r6, r0
 800dcf8:	2d00      	cmp	r5, #0
 800dcfa:	dd0c      	ble.n	800dd16 <_dtoa_r+0x72e>
 800dcfc:	f1b8 0f00 	cmp.w	r8, #0
 800dd00:	dd09      	ble.n	800dd16 <_dtoa_r+0x72e>
 800dd02:	4545      	cmp	r5, r8
 800dd04:	9a05      	ldr	r2, [sp, #20]
 800dd06:	462b      	mov	r3, r5
 800dd08:	bfa8      	it	ge
 800dd0a:	4643      	movge	r3, r8
 800dd0c:	1ad2      	subs	r2, r2, r3
 800dd0e:	9205      	str	r2, [sp, #20]
 800dd10:	1aed      	subs	r5, r5, r3
 800dd12:	eba8 0803 	sub.w	r8, r8, r3
 800dd16:	9b07      	ldr	r3, [sp, #28]
 800dd18:	b1eb      	cbz	r3, 800dd56 <_dtoa_r+0x76e>
 800dd1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d067      	beq.n	800ddf0 <_dtoa_r+0x808>
 800dd20:	b18f      	cbz	r7, 800dd46 <_dtoa_r+0x75e>
 800dd22:	4631      	mov	r1, r6
 800dd24:	463a      	mov	r2, r7
 800dd26:	4620      	mov	r0, r4
 800dd28:	f000 fd88 	bl	800e83c <__pow5mult>
 800dd2c:	9a04      	ldr	r2, [sp, #16]
 800dd2e:	4601      	mov	r1, r0
 800dd30:	4606      	mov	r6, r0
 800dd32:	4620      	mov	r0, r4
 800dd34:	f000 fcec 	bl	800e710 <__multiply>
 800dd38:	9904      	ldr	r1, [sp, #16]
 800dd3a:	9008      	str	r0, [sp, #32]
 800dd3c:	4620      	mov	r0, r4
 800dd3e:	f000 fc3e 	bl	800e5be <_Bfree>
 800dd42:	9b08      	ldr	r3, [sp, #32]
 800dd44:	9304      	str	r3, [sp, #16]
 800dd46:	9b07      	ldr	r3, [sp, #28]
 800dd48:	1bda      	subs	r2, r3, r7
 800dd4a:	d004      	beq.n	800dd56 <_dtoa_r+0x76e>
 800dd4c:	9904      	ldr	r1, [sp, #16]
 800dd4e:	4620      	mov	r0, r4
 800dd50:	f000 fd74 	bl	800e83c <__pow5mult>
 800dd54:	9004      	str	r0, [sp, #16]
 800dd56:	2101      	movs	r1, #1
 800dd58:	4620      	mov	r0, r4
 800dd5a:	f000 fcd0 	bl	800e6fe <__i2b>
 800dd5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dd60:	4607      	mov	r7, r0
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	f000 81d0 	beq.w	800e108 <_dtoa_r+0xb20>
 800dd68:	461a      	mov	r2, r3
 800dd6a:	4601      	mov	r1, r0
 800dd6c:	4620      	mov	r0, r4
 800dd6e:	f000 fd65 	bl	800e83c <__pow5mult>
 800dd72:	9b06      	ldr	r3, [sp, #24]
 800dd74:	2b01      	cmp	r3, #1
 800dd76:	4607      	mov	r7, r0
 800dd78:	dc40      	bgt.n	800ddfc <_dtoa_r+0x814>
 800dd7a:	9b00      	ldr	r3, [sp, #0]
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d139      	bne.n	800ddf4 <_dtoa_r+0x80c>
 800dd80:	9b01      	ldr	r3, [sp, #4]
 800dd82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d136      	bne.n	800ddf8 <_dtoa_r+0x810>
 800dd8a:	9b01      	ldr	r3, [sp, #4]
 800dd8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dd90:	0d1b      	lsrs	r3, r3, #20
 800dd92:	051b      	lsls	r3, r3, #20
 800dd94:	b12b      	cbz	r3, 800dda2 <_dtoa_r+0x7ba>
 800dd96:	9b05      	ldr	r3, [sp, #20]
 800dd98:	3301      	adds	r3, #1
 800dd9a:	9305      	str	r3, [sp, #20]
 800dd9c:	f108 0801 	add.w	r8, r8, #1
 800dda0:	2301      	movs	r3, #1
 800dda2:	9307      	str	r3, [sp, #28]
 800dda4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d12a      	bne.n	800de00 <_dtoa_r+0x818>
 800ddaa:	2001      	movs	r0, #1
 800ddac:	e030      	b.n	800de10 <_dtoa_r+0x828>
 800ddae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ddb0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ddb4:	e795      	b.n	800dce2 <_dtoa_r+0x6fa>
 800ddb6:	9b07      	ldr	r3, [sp, #28]
 800ddb8:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800ddbc:	42bb      	cmp	r3, r7
 800ddbe:	bfbf      	itttt	lt
 800ddc0:	9b07      	ldrlt	r3, [sp, #28]
 800ddc2:	9707      	strlt	r7, [sp, #28]
 800ddc4:	1afa      	sublt	r2, r7, r3
 800ddc6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800ddc8:	bfbb      	ittet	lt
 800ddca:	189b      	addlt	r3, r3, r2
 800ddcc:	930e      	strlt	r3, [sp, #56]	; 0x38
 800ddce:	1bdf      	subge	r7, r3, r7
 800ddd0:	2700      	movlt	r7, #0
 800ddd2:	f1b9 0f00 	cmp.w	r9, #0
 800ddd6:	bfb5      	itete	lt
 800ddd8:	9b05      	ldrlt	r3, [sp, #20]
 800ddda:	9d05      	ldrge	r5, [sp, #20]
 800dddc:	eba3 0509 	sublt.w	r5, r3, r9
 800dde0:	464b      	movge	r3, r9
 800dde2:	bfb8      	it	lt
 800dde4:	2300      	movlt	r3, #0
 800dde6:	e77e      	b.n	800dce6 <_dtoa_r+0x6fe>
 800dde8:	9f07      	ldr	r7, [sp, #28]
 800ddea:	9d05      	ldr	r5, [sp, #20]
 800ddec:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800ddee:	e783      	b.n	800dcf8 <_dtoa_r+0x710>
 800ddf0:	9a07      	ldr	r2, [sp, #28]
 800ddf2:	e7ab      	b.n	800dd4c <_dtoa_r+0x764>
 800ddf4:	2300      	movs	r3, #0
 800ddf6:	e7d4      	b.n	800dda2 <_dtoa_r+0x7ba>
 800ddf8:	9b00      	ldr	r3, [sp, #0]
 800ddfa:	e7d2      	b.n	800dda2 <_dtoa_r+0x7ba>
 800ddfc:	2300      	movs	r3, #0
 800ddfe:	9307      	str	r3, [sp, #28]
 800de00:	693b      	ldr	r3, [r7, #16]
 800de02:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800de06:	6918      	ldr	r0, [r3, #16]
 800de08:	f000 fc2b 	bl	800e662 <__hi0bits>
 800de0c:	f1c0 0020 	rsb	r0, r0, #32
 800de10:	4440      	add	r0, r8
 800de12:	f010 001f 	ands.w	r0, r0, #31
 800de16:	d047      	beq.n	800dea8 <_dtoa_r+0x8c0>
 800de18:	f1c0 0320 	rsb	r3, r0, #32
 800de1c:	2b04      	cmp	r3, #4
 800de1e:	dd3b      	ble.n	800de98 <_dtoa_r+0x8b0>
 800de20:	9b05      	ldr	r3, [sp, #20]
 800de22:	f1c0 001c 	rsb	r0, r0, #28
 800de26:	4403      	add	r3, r0
 800de28:	9305      	str	r3, [sp, #20]
 800de2a:	4405      	add	r5, r0
 800de2c:	4480      	add	r8, r0
 800de2e:	9b05      	ldr	r3, [sp, #20]
 800de30:	2b00      	cmp	r3, #0
 800de32:	dd05      	ble.n	800de40 <_dtoa_r+0x858>
 800de34:	461a      	mov	r2, r3
 800de36:	9904      	ldr	r1, [sp, #16]
 800de38:	4620      	mov	r0, r4
 800de3a:	f000 fd4d 	bl	800e8d8 <__lshift>
 800de3e:	9004      	str	r0, [sp, #16]
 800de40:	f1b8 0f00 	cmp.w	r8, #0
 800de44:	dd05      	ble.n	800de52 <_dtoa_r+0x86a>
 800de46:	4639      	mov	r1, r7
 800de48:	4642      	mov	r2, r8
 800de4a:	4620      	mov	r0, r4
 800de4c:	f000 fd44 	bl	800e8d8 <__lshift>
 800de50:	4607      	mov	r7, r0
 800de52:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800de54:	b353      	cbz	r3, 800deac <_dtoa_r+0x8c4>
 800de56:	4639      	mov	r1, r7
 800de58:	9804      	ldr	r0, [sp, #16]
 800de5a:	f000 fd91 	bl	800e980 <__mcmp>
 800de5e:	2800      	cmp	r0, #0
 800de60:	da24      	bge.n	800deac <_dtoa_r+0x8c4>
 800de62:	2300      	movs	r3, #0
 800de64:	220a      	movs	r2, #10
 800de66:	9904      	ldr	r1, [sp, #16]
 800de68:	4620      	mov	r0, r4
 800de6a:	f000 fbbf 	bl	800e5ec <__multadd>
 800de6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de70:	9004      	str	r0, [sp, #16]
 800de72:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800de76:	2b00      	cmp	r3, #0
 800de78:	f000 814d 	beq.w	800e116 <_dtoa_r+0xb2e>
 800de7c:	2300      	movs	r3, #0
 800de7e:	4631      	mov	r1, r6
 800de80:	220a      	movs	r2, #10
 800de82:	4620      	mov	r0, r4
 800de84:	f000 fbb2 	bl	800e5ec <__multadd>
 800de88:	9b02      	ldr	r3, [sp, #8]
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	4606      	mov	r6, r0
 800de8e:	dc4f      	bgt.n	800df30 <_dtoa_r+0x948>
 800de90:	9b06      	ldr	r3, [sp, #24]
 800de92:	2b02      	cmp	r3, #2
 800de94:	dd4c      	ble.n	800df30 <_dtoa_r+0x948>
 800de96:	e011      	b.n	800debc <_dtoa_r+0x8d4>
 800de98:	d0c9      	beq.n	800de2e <_dtoa_r+0x846>
 800de9a:	9a05      	ldr	r2, [sp, #20]
 800de9c:	331c      	adds	r3, #28
 800de9e:	441a      	add	r2, r3
 800dea0:	9205      	str	r2, [sp, #20]
 800dea2:	441d      	add	r5, r3
 800dea4:	4498      	add	r8, r3
 800dea6:	e7c2      	b.n	800de2e <_dtoa_r+0x846>
 800dea8:	4603      	mov	r3, r0
 800deaa:	e7f6      	b.n	800de9a <_dtoa_r+0x8b2>
 800deac:	f1b9 0f00 	cmp.w	r9, #0
 800deb0:	dc38      	bgt.n	800df24 <_dtoa_r+0x93c>
 800deb2:	9b06      	ldr	r3, [sp, #24]
 800deb4:	2b02      	cmp	r3, #2
 800deb6:	dd35      	ble.n	800df24 <_dtoa_r+0x93c>
 800deb8:	f8cd 9008 	str.w	r9, [sp, #8]
 800debc:	9b02      	ldr	r3, [sp, #8]
 800debe:	b963      	cbnz	r3, 800deda <_dtoa_r+0x8f2>
 800dec0:	4639      	mov	r1, r7
 800dec2:	2205      	movs	r2, #5
 800dec4:	4620      	mov	r0, r4
 800dec6:	f000 fb91 	bl	800e5ec <__multadd>
 800deca:	4601      	mov	r1, r0
 800decc:	4607      	mov	r7, r0
 800dece:	9804      	ldr	r0, [sp, #16]
 800ded0:	f000 fd56 	bl	800e980 <__mcmp>
 800ded4:	2800      	cmp	r0, #0
 800ded6:	f73f adcc 	bgt.w	800da72 <_dtoa_r+0x48a>
 800deda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dedc:	465d      	mov	r5, fp
 800dede:	ea6f 0a03 	mvn.w	sl, r3
 800dee2:	f04f 0900 	mov.w	r9, #0
 800dee6:	4639      	mov	r1, r7
 800dee8:	4620      	mov	r0, r4
 800deea:	f000 fb68 	bl	800e5be <_Bfree>
 800deee:	2e00      	cmp	r6, #0
 800def0:	f43f aeb7 	beq.w	800dc62 <_dtoa_r+0x67a>
 800def4:	f1b9 0f00 	cmp.w	r9, #0
 800def8:	d005      	beq.n	800df06 <_dtoa_r+0x91e>
 800defa:	45b1      	cmp	r9, r6
 800defc:	d003      	beq.n	800df06 <_dtoa_r+0x91e>
 800defe:	4649      	mov	r1, r9
 800df00:	4620      	mov	r0, r4
 800df02:	f000 fb5c 	bl	800e5be <_Bfree>
 800df06:	4631      	mov	r1, r6
 800df08:	4620      	mov	r0, r4
 800df0a:	f000 fb58 	bl	800e5be <_Bfree>
 800df0e:	e6a8      	b.n	800dc62 <_dtoa_r+0x67a>
 800df10:	2700      	movs	r7, #0
 800df12:	463e      	mov	r6, r7
 800df14:	e7e1      	b.n	800deda <_dtoa_r+0x8f2>
 800df16:	f8dd a020 	ldr.w	sl, [sp, #32]
 800df1a:	463e      	mov	r6, r7
 800df1c:	e5a9      	b.n	800da72 <_dtoa_r+0x48a>
 800df1e:	bf00      	nop
 800df20:	40240000 	.word	0x40240000
 800df24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df26:	f8cd 9008 	str.w	r9, [sp, #8]
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	f000 80fa 	beq.w	800e124 <_dtoa_r+0xb3c>
 800df30:	2d00      	cmp	r5, #0
 800df32:	dd05      	ble.n	800df40 <_dtoa_r+0x958>
 800df34:	4631      	mov	r1, r6
 800df36:	462a      	mov	r2, r5
 800df38:	4620      	mov	r0, r4
 800df3a:	f000 fccd 	bl	800e8d8 <__lshift>
 800df3e:	4606      	mov	r6, r0
 800df40:	9b07      	ldr	r3, [sp, #28]
 800df42:	2b00      	cmp	r3, #0
 800df44:	d04c      	beq.n	800dfe0 <_dtoa_r+0x9f8>
 800df46:	6871      	ldr	r1, [r6, #4]
 800df48:	4620      	mov	r0, r4
 800df4a:	f000 fb04 	bl	800e556 <_Balloc>
 800df4e:	6932      	ldr	r2, [r6, #16]
 800df50:	3202      	adds	r2, #2
 800df52:	4605      	mov	r5, r0
 800df54:	0092      	lsls	r2, r2, #2
 800df56:	f106 010c 	add.w	r1, r6, #12
 800df5a:	300c      	adds	r0, #12
 800df5c:	f000 faf0 	bl	800e540 <memcpy>
 800df60:	2201      	movs	r2, #1
 800df62:	4629      	mov	r1, r5
 800df64:	4620      	mov	r0, r4
 800df66:	f000 fcb7 	bl	800e8d8 <__lshift>
 800df6a:	9b00      	ldr	r3, [sp, #0]
 800df6c:	f8cd b014 	str.w	fp, [sp, #20]
 800df70:	f003 0301 	and.w	r3, r3, #1
 800df74:	46b1      	mov	r9, r6
 800df76:	9307      	str	r3, [sp, #28]
 800df78:	4606      	mov	r6, r0
 800df7a:	4639      	mov	r1, r7
 800df7c:	9804      	ldr	r0, [sp, #16]
 800df7e:	f7ff faa5 	bl	800d4cc <quorem>
 800df82:	4649      	mov	r1, r9
 800df84:	4605      	mov	r5, r0
 800df86:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800df8a:	9804      	ldr	r0, [sp, #16]
 800df8c:	f000 fcf8 	bl	800e980 <__mcmp>
 800df90:	4632      	mov	r2, r6
 800df92:	9000      	str	r0, [sp, #0]
 800df94:	4639      	mov	r1, r7
 800df96:	4620      	mov	r0, r4
 800df98:	f000 fd0c 	bl	800e9b4 <__mdiff>
 800df9c:	68c3      	ldr	r3, [r0, #12]
 800df9e:	4602      	mov	r2, r0
 800dfa0:	bb03      	cbnz	r3, 800dfe4 <_dtoa_r+0x9fc>
 800dfa2:	4601      	mov	r1, r0
 800dfa4:	9008      	str	r0, [sp, #32]
 800dfa6:	9804      	ldr	r0, [sp, #16]
 800dfa8:	f000 fcea 	bl	800e980 <__mcmp>
 800dfac:	9a08      	ldr	r2, [sp, #32]
 800dfae:	4603      	mov	r3, r0
 800dfb0:	4611      	mov	r1, r2
 800dfb2:	4620      	mov	r0, r4
 800dfb4:	9308      	str	r3, [sp, #32]
 800dfb6:	f000 fb02 	bl	800e5be <_Bfree>
 800dfba:	9b08      	ldr	r3, [sp, #32]
 800dfbc:	b9a3      	cbnz	r3, 800dfe8 <_dtoa_r+0xa00>
 800dfbe:	9a06      	ldr	r2, [sp, #24]
 800dfc0:	b992      	cbnz	r2, 800dfe8 <_dtoa_r+0xa00>
 800dfc2:	9a07      	ldr	r2, [sp, #28]
 800dfc4:	b982      	cbnz	r2, 800dfe8 <_dtoa_r+0xa00>
 800dfc6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800dfca:	d029      	beq.n	800e020 <_dtoa_r+0xa38>
 800dfcc:	9b00      	ldr	r3, [sp, #0]
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	dd01      	ble.n	800dfd6 <_dtoa_r+0x9ee>
 800dfd2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800dfd6:	9b05      	ldr	r3, [sp, #20]
 800dfd8:	1c5d      	adds	r5, r3, #1
 800dfda:	f883 8000 	strb.w	r8, [r3]
 800dfde:	e782      	b.n	800dee6 <_dtoa_r+0x8fe>
 800dfe0:	4630      	mov	r0, r6
 800dfe2:	e7c2      	b.n	800df6a <_dtoa_r+0x982>
 800dfe4:	2301      	movs	r3, #1
 800dfe6:	e7e3      	b.n	800dfb0 <_dtoa_r+0x9c8>
 800dfe8:	9a00      	ldr	r2, [sp, #0]
 800dfea:	2a00      	cmp	r2, #0
 800dfec:	db04      	blt.n	800dff8 <_dtoa_r+0xa10>
 800dfee:	d125      	bne.n	800e03c <_dtoa_r+0xa54>
 800dff0:	9a06      	ldr	r2, [sp, #24]
 800dff2:	bb1a      	cbnz	r2, 800e03c <_dtoa_r+0xa54>
 800dff4:	9a07      	ldr	r2, [sp, #28]
 800dff6:	bb0a      	cbnz	r2, 800e03c <_dtoa_r+0xa54>
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	ddec      	ble.n	800dfd6 <_dtoa_r+0x9ee>
 800dffc:	2201      	movs	r2, #1
 800dffe:	9904      	ldr	r1, [sp, #16]
 800e000:	4620      	mov	r0, r4
 800e002:	f000 fc69 	bl	800e8d8 <__lshift>
 800e006:	4639      	mov	r1, r7
 800e008:	9004      	str	r0, [sp, #16]
 800e00a:	f000 fcb9 	bl	800e980 <__mcmp>
 800e00e:	2800      	cmp	r0, #0
 800e010:	dc03      	bgt.n	800e01a <_dtoa_r+0xa32>
 800e012:	d1e0      	bne.n	800dfd6 <_dtoa_r+0x9ee>
 800e014:	f018 0f01 	tst.w	r8, #1
 800e018:	d0dd      	beq.n	800dfd6 <_dtoa_r+0x9ee>
 800e01a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e01e:	d1d8      	bne.n	800dfd2 <_dtoa_r+0x9ea>
 800e020:	9b05      	ldr	r3, [sp, #20]
 800e022:	9a05      	ldr	r2, [sp, #20]
 800e024:	1c5d      	adds	r5, r3, #1
 800e026:	2339      	movs	r3, #57	; 0x39
 800e028:	7013      	strb	r3, [r2, #0]
 800e02a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e02e:	2b39      	cmp	r3, #57	; 0x39
 800e030:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800e034:	d04f      	beq.n	800e0d6 <_dtoa_r+0xaee>
 800e036:	3301      	adds	r3, #1
 800e038:	7013      	strb	r3, [r2, #0]
 800e03a:	e754      	b.n	800dee6 <_dtoa_r+0x8fe>
 800e03c:	9a05      	ldr	r2, [sp, #20]
 800e03e:	2b00      	cmp	r3, #0
 800e040:	f102 0501 	add.w	r5, r2, #1
 800e044:	dd06      	ble.n	800e054 <_dtoa_r+0xa6c>
 800e046:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e04a:	d0e9      	beq.n	800e020 <_dtoa_r+0xa38>
 800e04c:	f108 0801 	add.w	r8, r8, #1
 800e050:	9b05      	ldr	r3, [sp, #20]
 800e052:	e7c2      	b.n	800dfda <_dtoa_r+0x9f2>
 800e054:	9a02      	ldr	r2, [sp, #8]
 800e056:	f805 8c01 	strb.w	r8, [r5, #-1]
 800e05a:	eba5 030b 	sub.w	r3, r5, fp
 800e05e:	4293      	cmp	r3, r2
 800e060:	d021      	beq.n	800e0a6 <_dtoa_r+0xabe>
 800e062:	2300      	movs	r3, #0
 800e064:	220a      	movs	r2, #10
 800e066:	9904      	ldr	r1, [sp, #16]
 800e068:	4620      	mov	r0, r4
 800e06a:	f000 fabf 	bl	800e5ec <__multadd>
 800e06e:	45b1      	cmp	r9, r6
 800e070:	9004      	str	r0, [sp, #16]
 800e072:	f04f 0300 	mov.w	r3, #0
 800e076:	f04f 020a 	mov.w	r2, #10
 800e07a:	4649      	mov	r1, r9
 800e07c:	4620      	mov	r0, r4
 800e07e:	d105      	bne.n	800e08c <_dtoa_r+0xaa4>
 800e080:	f000 fab4 	bl	800e5ec <__multadd>
 800e084:	4681      	mov	r9, r0
 800e086:	4606      	mov	r6, r0
 800e088:	9505      	str	r5, [sp, #20]
 800e08a:	e776      	b.n	800df7a <_dtoa_r+0x992>
 800e08c:	f000 faae 	bl	800e5ec <__multadd>
 800e090:	4631      	mov	r1, r6
 800e092:	4681      	mov	r9, r0
 800e094:	2300      	movs	r3, #0
 800e096:	220a      	movs	r2, #10
 800e098:	4620      	mov	r0, r4
 800e09a:	f000 faa7 	bl	800e5ec <__multadd>
 800e09e:	4606      	mov	r6, r0
 800e0a0:	e7f2      	b.n	800e088 <_dtoa_r+0xaa0>
 800e0a2:	f04f 0900 	mov.w	r9, #0
 800e0a6:	2201      	movs	r2, #1
 800e0a8:	9904      	ldr	r1, [sp, #16]
 800e0aa:	4620      	mov	r0, r4
 800e0ac:	f000 fc14 	bl	800e8d8 <__lshift>
 800e0b0:	4639      	mov	r1, r7
 800e0b2:	9004      	str	r0, [sp, #16]
 800e0b4:	f000 fc64 	bl	800e980 <__mcmp>
 800e0b8:	2800      	cmp	r0, #0
 800e0ba:	dcb6      	bgt.n	800e02a <_dtoa_r+0xa42>
 800e0bc:	d102      	bne.n	800e0c4 <_dtoa_r+0xadc>
 800e0be:	f018 0f01 	tst.w	r8, #1
 800e0c2:	d1b2      	bne.n	800e02a <_dtoa_r+0xa42>
 800e0c4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e0c8:	2b30      	cmp	r3, #48	; 0x30
 800e0ca:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800e0ce:	f47f af0a 	bne.w	800dee6 <_dtoa_r+0x8fe>
 800e0d2:	4615      	mov	r5, r2
 800e0d4:	e7f6      	b.n	800e0c4 <_dtoa_r+0xadc>
 800e0d6:	4593      	cmp	fp, r2
 800e0d8:	d105      	bne.n	800e0e6 <_dtoa_r+0xafe>
 800e0da:	2331      	movs	r3, #49	; 0x31
 800e0dc:	f10a 0a01 	add.w	sl, sl, #1
 800e0e0:	f88b 3000 	strb.w	r3, [fp]
 800e0e4:	e6ff      	b.n	800dee6 <_dtoa_r+0x8fe>
 800e0e6:	4615      	mov	r5, r2
 800e0e8:	e79f      	b.n	800e02a <_dtoa_r+0xa42>
 800e0ea:	f8df b064 	ldr.w	fp, [pc, #100]	; 800e150 <_dtoa_r+0xb68>
 800e0ee:	e007      	b.n	800e100 <_dtoa_r+0xb18>
 800e0f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e0f2:	f8df b060 	ldr.w	fp, [pc, #96]	; 800e154 <_dtoa_r+0xb6c>
 800e0f6:	b11b      	cbz	r3, 800e100 <_dtoa_r+0xb18>
 800e0f8:	f10b 0308 	add.w	r3, fp, #8
 800e0fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e0fe:	6013      	str	r3, [r2, #0]
 800e100:	4658      	mov	r0, fp
 800e102:	b017      	add	sp, #92	; 0x5c
 800e104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e108:	9b06      	ldr	r3, [sp, #24]
 800e10a:	2b01      	cmp	r3, #1
 800e10c:	f77f ae35 	ble.w	800dd7a <_dtoa_r+0x792>
 800e110:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e112:	9307      	str	r3, [sp, #28]
 800e114:	e649      	b.n	800ddaa <_dtoa_r+0x7c2>
 800e116:	9b02      	ldr	r3, [sp, #8]
 800e118:	2b00      	cmp	r3, #0
 800e11a:	dc03      	bgt.n	800e124 <_dtoa_r+0xb3c>
 800e11c:	9b06      	ldr	r3, [sp, #24]
 800e11e:	2b02      	cmp	r3, #2
 800e120:	f73f aecc 	bgt.w	800debc <_dtoa_r+0x8d4>
 800e124:	465d      	mov	r5, fp
 800e126:	4639      	mov	r1, r7
 800e128:	9804      	ldr	r0, [sp, #16]
 800e12a:	f7ff f9cf 	bl	800d4cc <quorem>
 800e12e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e132:	f805 8b01 	strb.w	r8, [r5], #1
 800e136:	9a02      	ldr	r2, [sp, #8]
 800e138:	eba5 030b 	sub.w	r3, r5, fp
 800e13c:	429a      	cmp	r2, r3
 800e13e:	ddb0      	ble.n	800e0a2 <_dtoa_r+0xaba>
 800e140:	2300      	movs	r3, #0
 800e142:	220a      	movs	r2, #10
 800e144:	9904      	ldr	r1, [sp, #16]
 800e146:	4620      	mov	r0, r4
 800e148:	f000 fa50 	bl	800e5ec <__multadd>
 800e14c:	9004      	str	r0, [sp, #16]
 800e14e:	e7ea      	b.n	800e126 <_dtoa_r+0xb3e>
 800e150:	0800fef4 	.word	0x0800fef4
 800e154:	0800ff18 	.word	0x0800ff18

0800e158 <__sflush_r>:
 800e158:	898a      	ldrh	r2, [r1, #12]
 800e15a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e15e:	4605      	mov	r5, r0
 800e160:	0710      	lsls	r0, r2, #28
 800e162:	460c      	mov	r4, r1
 800e164:	d458      	bmi.n	800e218 <__sflush_r+0xc0>
 800e166:	684b      	ldr	r3, [r1, #4]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	dc05      	bgt.n	800e178 <__sflush_r+0x20>
 800e16c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e16e:	2b00      	cmp	r3, #0
 800e170:	dc02      	bgt.n	800e178 <__sflush_r+0x20>
 800e172:	2000      	movs	r0, #0
 800e174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e178:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e17a:	2e00      	cmp	r6, #0
 800e17c:	d0f9      	beq.n	800e172 <__sflush_r+0x1a>
 800e17e:	2300      	movs	r3, #0
 800e180:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e184:	682f      	ldr	r7, [r5, #0]
 800e186:	6a21      	ldr	r1, [r4, #32]
 800e188:	602b      	str	r3, [r5, #0]
 800e18a:	d032      	beq.n	800e1f2 <__sflush_r+0x9a>
 800e18c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e18e:	89a3      	ldrh	r3, [r4, #12]
 800e190:	075a      	lsls	r2, r3, #29
 800e192:	d505      	bpl.n	800e1a0 <__sflush_r+0x48>
 800e194:	6863      	ldr	r3, [r4, #4]
 800e196:	1ac0      	subs	r0, r0, r3
 800e198:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e19a:	b10b      	cbz	r3, 800e1a0 <__sflush_r+0x48>
 800e19c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e19e:	1ac0      	subs	r0, r0, r3
 800e1a0:	2300      	movs	r3, #0
 800e1a2:	4602      	mov	r2, r0
 800e1a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e1a6:	6a21      	ldr	r1, [r4, #32]
 800e1a8:	4628      	mov	r0, r5
 800e1aa:	47b0      	blx	r6
 800e1ac:	1c43      	adds	r3, r0, #1
 800e1ae:	89a3      	ldrh	r3, [r4, #12]
 800e1b0:	d106      	bne.n	800e1c0 <__sflush_r+0x68>
 800e1b2:	6829      	ldr	r1, [r5, #0]
 800e1b4:	291d      	cmp	r1, #29
 800e1b6:	d848      	bhi.n	800e24a <__sflush_r+0xf2>
 800e1b8:	4a29      	ldr	r2, [pc, #164]	; (800e260 <__sflush_r+0x108>)
 800e1ba:	40ca      	lsrs	r2, r1
 800e1bc:	07d6      	lsls	r6, r2, #31
 800e1be:	d544      	bpl.n	800e24a <__sflush_r+0xf2>
 800e1c0:	2200      	movs	r2, #0
 800e1c2:	6062      	str	r2, [r4, #4]
 800e1c4:	04d9      	lsls	r1, r3, #19
 800e1c6:	6922      	ldr	r2, [r4, #16]
 800e1c8:	6022      	str	r2, [r4, #0]
 800e1ca:	d504      	bpl.n	800e1d6 <__sflush_r+0x7e>
 800e1cc:	1c42      	adds	r2, r0, #1
 800e1ce:	d101      	bne.n	800e1d4 <__sflush_r+0x7c>
 800e1d0:	682b      	ldr	r3, [r5, #0]
 800e1d2:	b903      	cbnz	r3, 800e1d6 <__sflush_r+0x7e>
 800e1d4:	6560      	str	r0, [r4, #84]	; 0x54
 800e1d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e1d8:	602f      	str	r7, [r5, #0]
 800e1da:	2900      	cmp	r1, #0
 800e1dc:	d0c9      	beq.n	800e172 <__sflush_r+0x1a>
 800e1de:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e1e2:	4299      	cmp	r1, r3
 800e1e4:	d002      	beq.n	800e1ec <__sflush_r+0x94>
 800e1e6:	4628      	mov	r0, r5
 800e1e8:	f000 fc9e 	bl	800eb28 <_free_r>
 800e1ec:	2000      	movs	r0, #0
 800e1ee:	6360      	str	r0, [r4, #52]	; 0x34
 800e1f0:	e7c0      	b.n	800e174 <__sflush_r+0x1c>
 800e1f2:	2301      	movs	r3, #1
 800e1f4:	4628      	mov	r0, r5
 800e1f6:	47b0      	blx	r6
 800e1f8:	1c41      	adds	r1, r0, #1
 800e1fa:	d1c8      	bne.n	800e18e <__sflush_r+0x36>
 800e1fc:	682b      	ldr	r3, [r5, #0]
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d0c5      	beq.n	800e18e <__sflush_r+0x36>
 800e202:	2b1d      	cmp	r3, #29
 800e204:	d001      	beq.n	800e20a <__sflush_r+0xb2>
 800e206:	2b16      	cmp	r3, #22
 800e208:	d101      	bne.n	800e20e <__sflush_r+0xb6>
 800e20a:	602f      	str	r7, [r5, #0]
 800e20c:	e7b1      	b.n	800e172 <__sflush_r+0x1a>
 800e20e:	89a3      	ldrh	r3, [r4, #12]
 800e210:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e214:	81a3      	strh	r3, [r4, #12]
 800e216:	e7ad      	b.n	800e174 <__sflush_r+0x1c>
 800e218:	690f      	ldr	r7, [r1, #16]
 800e21a:	2f00      	cmp	r7, #0
 800e21c:	d0a9      	beq.n	800e172 <__sflush_r+0x1a>
 800e21e:	0793      	lsls	r3, r2, #30
 800e220:	680e      	ldr	r6, [r1, #0]
 800e222:	bf08      	it	eq
 800e224:	694b      	ldreq	r3, [r1, #20]
 800e226:	600f      	str	r7, [r1, #0]
 800e228:	bf18      	it	ne
 800e22a:	2300      	movne	r3, #0
 800e22c:	eba6 0807 	sub.w	r8, r6, r7
 800e230:	608b      	str	r3, [r1, #8]
 800e232:	f1b8 0f00 	cmp.w	r8, #0
 800e236:	dd9c      	ble.n	800e172 <__sflush_r+0x1a>
 800e238:	4643      	mov	r3, r8
 800e23a:	463a      	mov	r2, r7
 800e23c:	6a21      	ldr	r1, [r4, #32]
 800e23e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e240:	4628      	mov	r0, r5
 800e242:	47b0      	blx	r6
 800e244:	2800      	cmp	r0, #0
 800e246:	dc06      	bgt.n	800e256 <__sflush_r+0xfe>
 800e248:	89a3      	ldrh	r3, [r4, #12]
 800e24a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e24e:	81a3      	strh	r3, [r4, #12]
 800e250:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e254:	e78e      	b.n	800e174 <__sflush_r+0x1c>
 800e256:	4407      	add	r7, r0
 800e258:	eba8 0800 	sub.w	r8, r8, r0
 800e25c:	e7e9      	b.n	800e232 <__sflush_r+0xda>
 800e25e:	bf00      	nop
 800e260:	20400001 	.word	0x20400001

0800e264 <_fflush_r>:
 800e264:	b538      	push	{r3, r4, r5, lr}
 800e266:	690b      	ldr	r3, [r1, #16]
 800e268:	4605      	mov	r5, r0
 800e26a:	460c      	mov	r4, r1
 800e26c:	b1db      	cbz	r3, 800e2a6 <_fflush_r+0x42>
 800e26e:	b118      	cbz	r0, 800e278 <_fflush_r+0x14>
 800e270:	6983      	ldr	r3, [r0, #24]
 800e272:	b90b      	cbnz	r3, 800e278 <_fflush_r+0x14>
 800e274:	f000 f860 	bl	800e338 <__sinit>
 800e278:	4b0c      	ldr	r3, [pc, #48]	; (800e2ac <_fflush_r+0x48>)
 800e27a:	429c      	cmp	r4, r3
 800e27c:	d109      	bne.n	800e292 <_fflush_r+0x2e>
 800e27e:	686c      	ldr	r4, [r5, #4]
 800e280:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e284:	b17b      	cbz	r3, 800e2a6 <_fflush_r+0x42>
 800e286:	4621      	mov	r1, r4
 800e288:	4628      	mov	r0, r5
 800e28a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e28e:	f7ff bf63 	b.w	800e158 <__sflush_r>
 800e292:	4b07      	ldr	r3, [pc, #28]	; (800e2b0 <_fflush_r+0x4c>)
 800e294:	429c      	cmp	r4, r3
 800e296:	d101      	bne.n	800e29c <_fflush_r+0x38>
 800e298:	68ac      	ldr	r4, [r5, #8]
 800e29a:	e7f1      	b.n	800e280 <_fflush_r+0x1c>
 800e29c:	4b05      	ldr	r3, [pc, #20]	; (800e2b4 <_fflush_r+0x50>)
 800e29e:	429c      	cmp	r4, r3
 800e2a0:	bf08      	it	eq
 800e2a2:	68ec      	ldreq	r4, [r5, #12]
 800e2a4:	e7ec      	b.n	800e280 <_fflush_r+0x1c>
 800e2a6:	2000      	movs	r0, #0
 800e2a8:	bd38      	pop	{r3, r4, r5, pc}
 800e2aa:	bf00      	nop
 800e2ac:	0800ff48 	.word	0x0800ff48
 800e2b0:	0800ff68 	.word	0x0800ff68
 800e2b4:	0800ff28 	.word	0x0800ff28

0800e2b8 <std>:
 800e2b8:	2300      	movs	r3, #0
 800e2ba:	b510      	push	{r4, lr}
 800e2bc:	4604      	mov	r4, r0
 800e2be:	e9c0 3300 	strd	r3, r3, [r0]
 800e2c2:	6083      	str	r3, [r0, #8]
 800e2c4:	8181      	strh	r1, [r0, #12]
 800e2c6:	6643      	str	r3, [r0, #100]	; 0x64
 800e2c8:	81c2      	strh	r2, [r0, #14]
 800e2ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e2ce:	6183      	str	r3, [r0, #24]
 800e2d0:	4619      	mov	r1, r3
 800e2d2:	2208      	movs	r2, #8
 800e2d4:	305c      	adds	r0, #92	; 0x5c
 800e2d6:	f7fe fb2d 	bl	800c934 <memset>
 800e2da:	4b05      	ldr	r3, [pc, #20]	; (800e2f0 <std+0x38>)
 800e2dc:	6263      	str	r3, [r4, #36]	; 0x24
 800e2de:	4b05      	ldr	r3, [pc, #20]	; (800e2f4 <std+0x3c>)
 800e2e0:	62a3      	str	r3, [r4, #40]	; 0x28
 800e2e2:	4b05      	ldr	r3, [pc, #20]	; (800e2f8 <std+0x40>)
 800e2e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e2e6:	4b05      	ldr	r3, [pc, #20]	; (800e2fc <std+0x44>)
 800e2e8:	6224      	str	r4, [r4, #32]
 800e2ea:	6323      	str	r3, [r4, #48]	; 0x30
 800e2ec:	bd10      	pop	{r4, pc}
 800e2ee:	bf00      	nop
 800e2f0:	0800ef3d 	.word	0x0800ef3d
 800e2f4:	0800ef5f 	.word	0x0800ef5f
 800e2f8:	0800ef97 	.word	0x0800ef97
 800e2fc:	0800efbb 	.word	0x0800efbb

0800e300 <_cleanup_r>:
 800e300:	4901      	ldr	r1, [pc, #4]	; (800e308 <_cleanup_r+0x8>)
 800e302:	f000 b885 	b.w	800e410 <_fwalk_reent>
 800e306:	bf00      	nop
 800e308:	0800e265 	.word	0x0800e265

0800e30c <__sfmoreglue>:
 800e30c:	b570      	push	{r4, r5, r6, lr}
 800e30e:	1e4a      	subs	r2, r1, #1
 800e310:	2568      	movs	r5, #104	; 0x68
 800e312:	4355      	muls	r5, r2
 800e314:	460e      	mov	r6, r1
 800e316:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e31a:	f000 fc53 	bl	800ebc4 <_malloc_r>
 800e31e:	4604      	mov	r4, r0
 800e320:	b140      	cbz	r0, 800e334 <__sfmoreglue+0x28>
 800e322:	2100      	movs	r1, #0
 800e324:	e9c0 1600 	strd	r1, r6, [r0]
 800e328:	300c      	adds	r0, #12
 800e32a:	60a0      	str	r0, [r4, #8]
 800e32c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e330:	f7fe fb00 	bl	800c934 <memset>
 800e334:	4620      	mov	r0, r4
 800e336:	bd70      	pop	{r4, r5, r6, pc}

0800e338 <__sinit>:
 800e338:	6983      	ldr	r3, [r0, #24]
 800e33a:	b510      	push	{r4, lr}
 800e33c:	4604      	mov	r4, r0
 800e33e:	bb33      	cbnz	r3, 800e38e <__sinit+0x56>
 800e340:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800e344:	6503      	str	r3, [r0, #80]	; 0x50
 800e346:	4b12      	ldr	r3, [pc, #72]	; (800e390 <__sinit+0x58>)
 800e348:	4a12      	ldr	r2, [pc, #72]	; (800e394 <__sinit+0x5c>)
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	6282      	str	r2, [r0, #40]	; 0x28
 800e34e:	4298      	cmp	r0, r3
 800e350:	bf04      	itt	eq
 800e352:	2301      	moveq	r3, #1
 800e354:	6183      	streq	r3, [r0, #24]
 800e356:	f000 f81f 	bl	800e398 <__sfp>
 800e35a:	6060      	str	r0, [r4, #4]
 800e35c:	4620      	mov	r0, r4
 800e35e:	f000 f81b 	bl	800e398 <__sfp>
 800e362:	60a0      	str	r0, [r4, #8]
 800e364:	4620      	mov	r0, r4
 800e366:	f000 f817 	bl	800e398 <__sfp>
 800e36a:	2200      	movs	r2, #0
 800e36c:	60e0      	str	r0, [r4, #12]
 800e36e:	2104      	movs	r1, #4
 800e370:	6860      	ldr	r0, [r4, #4]
 800e372:	f7ff ffa1 	bl	800e2b8 <std>
 800e376:	2201      	movs	r2, #1
 800e378:	2109      	movs	r1, #9
 800e37a:	68a0      	ldr	r0, [r4, #8]
 800e37c:	f7ff ff9c 	bl	800e2b8 <std>
 800e380:	2202      	movs	r2, #2
 800e382:	2112      	movs	r1, #18
 800e384:	68e0      	ldr	r0, [r4, #12]
 800e386:	f7ff ff97 	bl	800e2b8 <std>
 800e38a:	2301      	movs	r3, #1
 800e38c:	61a3      	str	r3, [r4, #24]
 800e38e:	bd10      	pop	{r4, pc}
 800e390:	0800fee0 	.word	0x0800fee0
 800e394:	0800e301 	.word	0x0800e301

0800e398 <__sfp>:
 800e398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e39a:	4b1b      	ldr	r3, [pc, #108]	; (800e408 <__sfp+0x70>)
 800e39c:	681e      	ldr	r6, [r3, #0]
 800e39e:	69b3      	ldr	r3, [r6, #24]
 800e3a0:	4607      	mov	r7, r0
 800e3a2:	b913      	cbnz	r3, 800e3aa <__sfp+0x12>
 800e3a4:	4630      	mov	r0, r6
 800e3a6:	f7ff ffc7 	bl	800e338 <__sinit>
 800e3aa:	3648      	adds	r6, #72	; 0x48
 800e3ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e3b0:	3b01      	subs	r3, #1
 800e3b2:	d503      	bpl.n	800e3bc <__sfp+0x24>
 800e3b4:	6833      	ldr	r3, [r6, #0]
 800e3b6:	b133      	cbz	r3, 800e3c6 <__sfp+0x2e>
 800e3b8:	6836      	ldr	r6, [r6, #0]
 800e3ba:	e7f7      	b.n	800e3ac <__sfp+0x14>
 800e3bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e3c0:	b16d      	cbz	r5, 800e3de <__sfp+0x46>
 800e3c2:	3468      	adds	r4, #104	; 0x68
 800e3c4:	e7f4      	b.n	800e3b0 <__sfp+0x18>
 800e3c6:	2104      	movs	r1, #4
 800e3c8:	4638      	mov	r0, r7
 800e3ca:	f7ff ff9f 	bl	800e30c <__sfmoreglue>
 800e3ce:	6030      	str	r0, [r6, #0]
 800e3d0:	2800      	cmp	r0, #0
 800e3d2:	d1f1      	bne.n	800e3b8 <__sfp+0x20>
 800e3d4:	230c      	movs	r3, #12
 800e3d6:	603b      	str	r3, [r7, #0]
 800e3d8:	4604      	mov	r4, r0
 800e3da:	4620      	mov	r0, r4
 800e3dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e3de:	4b0b      	ldr	r3, [pc, #44]	; (800e40c <__sfp+0x74>)
 800e3e0:	6665      	str	r5, [r4, #100]	; 0x64
 800e3e2:	e9c4 5500 	strd	r5, r5, [r4]
 800e3e6:	60a5      	str	r5, [r4, #8]
 800e3e8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800e3ec:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800e3f0:	2208      	movs	r2, #8
 800e3f2:	4629      	mov	r1, r5
 800e3f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e3f8:	f7fe fa9c 	bl	800c934 <memset>
 800e3fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e400:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e404:	e7e9      	b.n	800e3da <__sfp+0x42>
 800e406:	bf00      	nop
 800e408:	0800fee0 	.word	0x0800fee0
 800e40c:	ffff0001 	.word	0xffff0001

0800e410 <_fwalk_reent>:
 800e410:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e414:	4680      	mov	r8, r0
 800e416:	4689      	mov	r9, r1
 800e418:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e41c:	2600      	movs	r6, #0
 800e41e:	b914      	cbnz	r4, 800e426 <_fwalk_reent+0x16>
 800e420:	4630      	mov	r0, r6
 800e422:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e426:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800e42a:	3f01      	subs	r7, #1
 800e42c:	d501      	bpl.n	800e432 <_fwalk_reent+0x22>
 800e42e:	6824      	ldr	r4, [r4, #0]
 800e430:	e7f5      	b.n	800e41e <_fwalk_reent+0xe>
 800e432:	89ab      	ldrh	r3, [r5, #12]
 800e434:	2b01      	cmp	r3, #1
 800e436:	d907      	bls.n	800e448 <_fwalk_reent+0x38>
 800e438:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e43c:	3301      	adds	r3, #1
 800e43e:	d003      	beq.n	800e448 <_fwalk_reent+0x38>
 800e440:	4629      	mov	r1, r5
 800e442:	4640      	mov	r0, r8
 800e444:	47c8      	blx	r9
 800e446:	4306      	orrs	r6, r0
 800e448:	3568      	adds	r5, #104	; 0x68
 800e44a:	e7ee      	b.n	800e42a <_fwalk_reent+0x1a>

0800e44c <_localeconv_r>:
 800e44c:	4b04      	ldr	r3, [pc, #16]	; (800e460 <_localeconv_r+0x14>)
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	6a18      	ldr	r0, [r3, #32]
 800e452:	4b04      	ldr	r3, [pc, #16]	; (800e464 <_localeconv_r+0x18>)
 800e454:	2800      	cmp	r0, #0
 800e456:	bf08      	it	eq
 800e458:	4618      	moveq	r0, r3
 800e45a:	30f0      	adds	r0, #240	; 0xf0
 800e45c:	4770      	bx	lr
 800e45e:	bf00      	nop
 800e460:	20001e98 	.word	0x20001e98
 800e464:	20001efc 	.word	0x20001efc

0800e468 <__swhatbuf_r>:
 800e468:	b570      	push	{r4, r5, r6, lr}
 800e46a:	460e      	mov	r6, r1
 800e46c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e470:	2900      	cmp	r1, #0
 800e472:	b096      	sub	sp, #88	; 0x58
 800e474:	4614      	mov	r4, r2
 800e476:	461d      	mov	r5, r3
 800e478:	da07      	bge.n	800e48a <__swhatbuf_r+0x22>
 800e47a:	2300      	movs	r3, #0
 800e47c:	602b      	str	r3, [r5, #0]
 800e47e:	89b3      	ldrh	r3, [r6, #12]
 800e480:	061a      	lsls	r2, r3, #24
 800e482:	d410      	bmi.n	800e4a6 <__swhatbuf_r+0x3e>
 800e484:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e488:	e00e      	b.n	800e4a8 <__swhatbuf_r+0x40>
 800e48a:	466a      	mov	r2, sp
 800e48c:	f000 fdbc 	bl	800f008 <_fstat_r>
 800e490:	2800      	cmp	r0, #0
 800e492:	dbf2      	blt.n	800e47a <__swhatbuf_r+0x12>
 800e494:	9a01      	ldr	r2, [sp, #4]
 800e496:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e49a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e49e:	425a      	negs	r2, r3
 800e4a0:	415a      	adcs	r2, r3
 800e4a2:	602a      	str	r2, [r5, #0]
 800e4a4:	e7ee      	b.n	800e484 <__swhatbuf_r+0x1c>
 800e4a6:	2340      	movs	r3, #64	; 0x40
 800e4a8:	2000      	movs	r0, #0
 800e4aa:	6023      	str	r3, [r4, #0]
 800e4ac:	b016      	add	sp, #88	; 0x58
 800e4ae:	bd70      	pop	{r4, r5, r6, pc}

0800e4b0 <__smakebuf_r>:
 800e4b0:	898b      	ldrh	r3, [r1, #12]
 800e4b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e4b4:	079d      	lsls	r5, r3, #30
 800e4b6:	4606      	mov	r6, r0
 800e4b8:	460c      	mov	r4, r1
 800e4ba:	d507      	bpl.n	800e4cc <__smakebuf_r+0x1c>
 800e4bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e4c0:	6023      	str	r3, [r4, #0]
 800e4c2:	6123      	str	r3, [r4, #16]
 800e4c4:	2301      	movs	r3, #1
 800e4c6:	6163      	str	r3, [r4, #20]
 800e4c8:	b002      	add	sp, #8
 800e4ca:	bd70      	pop	{r4, r5, r6, pc}
 800e4cc:	ab01      	add	r3, sp, #4
 800e4ce:	466a      	mov	r2, sp
 800e4d0:	f7ff ffca 	bl	800e468 <__swhatbuf_r>
 800e4d4:	9900      	ldr	r1, [sp, #0]
 800e4d6:	4605      	mov	r5, r0
 800e4d8:	4630      	mov	r0, r6
 800e4da:	f000 fb73 	bl	800ebc4 <_malloc_r>
 800e4de:	b948      	cbnz	r0, 800e4f4 <__smakebuf_r+0x44>
 800e4e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e4e4:	059a      	lsls	r2, r3, #22
 800e4e6:	d4ef      	bmi.n	800e4c8 <__smakebuf_r+0x18>
 800e4e8:	f023 0303 	bic.w	r3, r3, #3
 800e4ec:	f043 0302 	orr.w	r3, r3, #2
 800e4f0:	81a3      	strh	r3, [r4, #12]
 800e4f2:	e7e3      	b.n	800e4bc <__smakebuf_r+0xc>
 800e4f4:	4b0d      	ldr	r3, [pc, #52]	; (800e52c <__smakebuf_r+0x7c>)
 800e4f6:	62b3      	str	r3, [r6, #40]	; 0x28
 800e4f8:	89a3      	ldrh	r3, [r4, #12]
 800e4fa:	6020      	str	r0, [r4, #0]
 800e4fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e500:	81a3      	strh	r3, [r4, #12]
 800e502:	9b00      	ldr	r3, [sp, #0]
 800e504:	6163      	str	r3, [r4, #20]
 800e506:	9b01      	ldr	r3, [sp, #4]
 800e508:	6120      	str	r0, [r4, #16]
 800e50a:	b15b      	cbz	r3, 800e524 <__smakebuf_r+0x74>
 800e50c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e510:	4630      	mov	r0, r6
 800e512:	f000 fd8b 	bl	800f02c <_isatty_r>
 800e516:	b128      	cbz	r0, 800e524 <__smakebuf_r+0x74>
 800e518:	89a3      	ldrh	r3, [r4, #12]
 800e51a:	f023 0303 	bic.w	r3, r3, #3
 800e51e:	f043 0301 	orr.w	r3, r3, #1
 800e522:	81a3      	strh	r3, [r4, #12]
 800e524:	89a3      	ldrh	r3, [r4, #12]
 800e526:	431d      	orrs	r5, r3
 800e528:	81a5      	strh	r5, [r4, #12]
 800e52a:	e7cd      	b.n	800e4c8 <__smakebuf_r+0x18>
 800e52c:	0800e301 	.word	0x0800e301

0800e530 <malloc>:
 800e530:	4b02      	ldr	r3, [pc, #8]	; (800e53c <malloc+0xc>)
 800e532:	4601      	mov	r1, r0
 800e534:	6818      	ldr	r0, [r3, #0]
 800e536:	f000 bb45 	b.w	800ebc4 <_malloc_r>
 800e53a:	bf00      	nop
 800e53c:	20001e98 	.word	0x20001e98

0800e540 <memcpy>:
 800e540:	b510      	push	{r4, lr}
 800e542:	1e43      	subs	r3, r0, #1
 800e544:	440a      	add	r2, r1
 800e546:	4291      	cmp	r1, r2
 800e548:	d100      	bne.n	800e54c <memcpy+0xc>
 800e54a:	bd10      	pop	{r4, pc}
 800e54c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e550:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e554:	e7f7      	b.n	800e546 <memcpy+0x6>

0800e556 <_Balloc>:
 800e556:	b570      	push	{r4, r5, r6, lr}
 800e558:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e55a:	4604      	mov	r4, r0
 800e55c:	460e      	mov	r6, r1
 800e55e:	b93d      	cbnz	r5, 800e570 <_Balloc+0x1a>
 800e560:	2010      	movs	r0, #16
 800e562:	f7ff ffe5 	bl	800e530 <malloc>
 800e566:	6260      	str	r0, [r4, #36]	; 0x24
 800e568:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e56c:	6005      	str	r5, [r0, #0]
 800e56e:	60c5      	str	r5, [r0, #12]
 800e570:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800e572:	68eb      	ldr	r3, [r5, #12]
 800e574:	b183      	cbz	r3, 800e598 <_Balloc+0x42>
 800e576:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e578:	68db      	ldr	r3, [r3, #12]
 800e57a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800e57e:	b9b8      	cbnz	r0, 800e5b0 <_Balloc+0x5a>
 800e580:	2101      	movs	r1, #1
 800e582:	fa01 f506 	lsl.w	r5, r1, r6
 800e586:	1d6a      	adds	r2, r5, #5
 800e588:	0092      	lsls	r2, r2, #2
 800e58a:	4620      	mov	r0, r4
 800e58c:	f000 fabe 	bl	800eb0c <_calloc_r>
 800e590:	b160      	cbz	r0, 800e5ac <_Balloc+0x56>
 800e592:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800e596:	e00e      	b.n	800e5b6 <_Balloc+0x60>
 800e598:	2221      	movs	r2, #33	; 0x21
 800e59a:	2104      	movs	r1, #4
 800e59c:	4620      	mov	r0, r4
 800e59e:	f000 fab5 	bl	800eb0c <_calloc_r>
 800e5a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e5a4:	60e8      	str	r0, [r5, #12]
 800e5a6:	68db      	ldr	r3, [r3, #12]
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d1e4      	bne.n	800e576 <_Balloc+0x20>
 800e5ac:	2000      	movs	r0, #0
 800e5ae:	bd70      	pop	{r4, r5, r6, pc}
 800e5b0:	6802      	ldr	r2, [r0, #0]
 800e5b2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800e5b6:	2300      	movs	r3, #0
 800e5b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e5bc:	e7f7      	b.n	800e5ae <_Balloc+0x58>

0800e5be <_Bfree>:
 800e5be:	b570      	push	{r4, r5, r6, lr}
 800e5c0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800e5c2:	4606      	mov	r6, r0
 800e5c4:	460d      	mov	r5, r1
 800e5c6:	b93c      	cbnz	r4, 800e5d8 <_Bfree+0x1a>
 800e5c8:	2010      	movs	r0, #16
 800e5ca:	f7ff ffb1 	bl	800e530 <malloc>
 800e5ce:	6270      	str	r0, [r6, #36]	; 0x24
 800e5d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e5d4:	6004      	str	r4, [r0, #0]
 800e5d6:	60c4      	str	r4, [r0, #12]
 800e5d8:	b13d      	cbz	r5, 800e5ea <_Bfree+0x2c>
 800e5da:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e5dc:	686a      	ldr	r2, [r5, #4]
 800e5de:	68db      	ldr	r3, [r3, #12]
 800e5e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e5e4:	6029      	str	r1, [r5, #0]
 800e5e6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800e5ea:	bd70      	pop	{r4, r5, r6, pc}

0800e5ec <__multadd>:
 800e5ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5f0:	690d      	ldr	r5, [r1, #16]
 800e5f2:	461f      	mov	r7, r3
 800e5f4:	4606      	mov	r6, r0
 800e5f6:	460c      	mov	r4, r1
 800e5f8:	f101 0c14 	add.w	ip, r1, #20
 800e5fc:	2300      	movs	r3, #0
 800e5fe:	f8dc 0000 	ldr.w	r0, [ip]
 800e602:	b281      	uxth	r1, r0
 800e604:	fb02 7101 	mla	r1, r2, r1, r7
 800e608:	0c0f      	lsrs	r7, r1, #16
 800e60a:	0c00      	lsrs	r0, r0, #16
 800e60c:	fb02 7000 	mla	r0, r2, r0, r7
 800e610:	b289      	uxth	r1, r1
 800e612:	3301      	adds	r3, #1
 800e614:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800e618:	429d      	cmp	r5, r3
 800e61a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800e61e:	f84c 1b04 	str.w	r1, [ip], #4
 800e622:	dcec      	bgt.n	800e5fe <__multadd+0x12>
 800e624:	b1d7      	cbz	r7, 800e65c <__multadd+0x70>
 800e626:	68a3      	ldr	r3, [r4, #8]
 800e628:	42ab      	cmp	r3, r5
 800e62a:	dc12      	bgt.n	800e652 <__multadd+0x66>
 800e62c:	6861      	ldr	r1, [r4, #4]
 800e62e:	4630      	mov	r0, r6
 800e630:	3101      	adds	r1, #1
 800e632:	f7ff ff90 	bl	800e556 <_Balloc>
 800e636:	6922      	ldr	r2, [r4, #16]
 800e638:	3202      	adds	r2, #2
 800e63a:	f104 010c 	add.w	r1, r4, #12
 800e63e:	4680      	mov	r8, r0
 800e640:	0092      	lsls	r2, r2, #2
 800e642:	300c      	adds	r0, #12
 800e644:	f7ff ff7c 	bl	800e540 <memcpy>
 800e648:	4621      	mov	r1, r4
 800e64a:	4630      	mov	r0, r6
 800e64c:	f7ff ffb7 	bl	800e5be <_Bfree>
 800e650:	4644      	mov	r4, r8
 800e652:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e656:	3501      	adds	r5, #1
 800e658:	615f      	str	r7, [r3, #20]
 800e65a:	6125      	str	r5, [r4, #16]
 800e65c:	4620      	mov	r0, r4
 800e65e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e662 <__hi0bits>:
 800e662:	0c02      	lsrs	r2, r0, #16
 800e664:	0412      	lsls	r2, r2, #16
 800e666:	4603      	mov	r3, r0
 800e668:	b9b2      	cbnz	r2, 800e698 <__hi0bits+0x36>
 800e66a:	0403      	lsls	r3, r0, #16
 800e66c:	2010      	movs	r0, #16
 800e66e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e672:	bf04      	itt	eq
 800e674:	021b      	lsleq	r3, r3, #8
 800e676:	3008      	addeq	r0, #8
 800e678:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e67c:	bf04      	itt	eq
 800e67e:	011b      	lsleq	r3, r3, #4
 800e680:	3004      	addeq	r0, #4
 800e682:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e686:	bf04      	itt	eq
 800e688:	009b      	lsleq	r3, r3, #2
 800e68a:	3002      	addeq	r0, #2
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	db06      	blt.n	800e69e <__hi0bits+0x3c>
 800e690:	005b      	lsls	r3, r3, #1
 800e692:	d503      	bpl.n	800e69c <__hi0bits+0x3a>
 800e694:	3001      	adds	r0, #1
 800e696:	4770      	bx	lr
 800e698:	2000      	movs	r0, #0
 800e69a:	e7e8      	b.n	800e66e <__hi0bits+0xc>
 800e69c:	2020      	movs	r0, #32
 800e69e:	4770      	bx	lr

0800e6a0 <__lo0bits>:
 800e6a0:	6803      	ldr	r3, [r0, #0]
 800e6a2:	f013 0207 	ands.w	r2, r3, #7
 800e6a6:	4601      	mov	r1, r0
 800e6a8:	d00b      	beq.n	800e6c2 <__lo0bits+0x22>
 800e6aa:	07da      	lsls	r2, r3, #31
 800e6ac:	d423      	bmi.n	800e6f6 <__lo0bits+0x56>
 800e6ae:	0798      	lsls	r0, r3, #30
 800e6b0:	bf49      	itett	mi
 800e6b2:	085b      	lsrmi	r3, r3, #1
 800e6b4:	089b      	lsrpl	r3, r3, #2
 800e6b6:	2001      	movmi	r0, #1
 800e6b8:	600b      	strmi	r3, [r1, #0]
 800e6ba:	bf5c      	itt	pl
 800e6bc:	600b      	strpl	r3, [r1, #0]
 800e6be:	2002      	movpl	r0, #2
 800e6c0:	4770      	bx	lr
 800e6c2:	b298      	uxth	r0, r3
 800e6c4:	b9a8      	cbnz	r0, 800e6f2 <__lo0bits+0x52>
 800e6c6:	0c1b      	lsrs	r3, r3, #16
 800e6c8:	2010      	movs	r0, #16
 800e6ca:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e6ce:	bf04      	itt	eq
 800e6d0:	0a1b      	lsreq	r3, r3, #8
 800e6d2:	3008      	addeq	r0, #8
 800e6d4:	071a      	lsls	r2, r3, #28
 800e6d6:	bf04      	itt	eq
 800e6d8:	091b      	lsreq	r3, r3, #4
 800e6da:	3004      	addeq	r0, #4
 800e6dc:	079a      	lsls	r2, r3, #30
 800e6de:	bf04      	itt	eq
 800e6e0:	089b      	lsreq	r3, r3, #2
 800e6e2:	3002      	addeq	r0, #2
 800e6e4:	07da      	lsls	r2, r3, #31
 800e6e6:	d402      	bmi.n	800e6ee <__lo0bits+0x4e>
 800e6e8:	085b      	lsrs	r3, r3, #1
 800e6ea:	d006      	beq.n	800e6fa <__lo0bits+0x5a>
 800e6ec:	3001      	adds	r0, #1
 800e6ee:	600b      	str	r3, [r1, #0]
 800e6f0:	4770      	bx	lr
 800e6f2:	4610      	mov	r0, r2
 800e6f4:	e7e9      	b.n	800e6ca <__lo0bits+0x2a>
 800e6f6:	2000      	movs	r0, #0
 800e6f8:	4770      	bx	lr
 800e6fa:	2020      	movs	r0, #32
 800e6fc:	4770      	bx	lr

0800e6fe <__i2b>:
 800e6fe:	b510      	push	{r4, lr}
 800e700:	460c      	mov	r4, r1
 800e702:	2101      	movs	r1, #1
 800e704:	f7ff ff27 	bl	800e556 <_Balloc>
 800e708:	2201      	movs	r2, #1
 800e70a:	6144      	str	r4, [r0, #20]
 800e70c:	6102      	str	r2, [r0, #16]
 800e70e:	bd10      	pop	{r4, pc}

0800e710 <__multiply>:
 800e710:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e714:	4614      	mov	r4, r2
 800e716:	690a      	ldr	r2, [r1, #16]
 800e718:	6923      	ldr	r3, [r4, #16]
 800e71a:	429a      	cmp	r2, r3
 800e71c:	bfb8      	it	lt
 800e71e:	460b      	movlt	r3, r1
 800e720:	4688      	mov	r8, r1
 800e722:	bfbc      	itt	lt
 800e724:	46a0      	movlt	r8, r4
 800e726:	461c      	movlt	r4, r3
 800e728:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e72c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e730:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e734:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e738:	eb07 0609 	add.w	r6, r7, r9
 800e73c:	42b3      	cmp	r3, r6
 800e73e:	bfb8      	it	lt
 800e740:	3101      	addlt	r1, #1
 800e742:	f7ff ff08 	bl	800e556 <_Balloc>
 800e746:	f100 0514 	add.w	r5, r0, #20
 800e74a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800e74e:	462b      	mov	r3, r5
 800e750:	2200      	movs	r2, #0
 800e752:	4573      	cmp	r3, lr
 800e754:	d316      	bcc.n	800e784 <__multiply+0x74>
 800e756:	f104 0214 	add.w	r2, r4, #20
 800e75a:	f108 0114 	add.w	r1, r8, #20
 800e75e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800e762:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800e766:	9300      	str	r3, [sp, #0]
 800e768:	9b00      	ldr	r3, [sp, #0]
 800e76a:	9201      	str	r2, [sp, #4]
 800e76c:	4293      	cmp	r3, r2
 800e76e:	d80c      	bhi.n	800e78a <__multiply+0x7a>
 800e770:	2e00      	cmp	r6, #0
 800e772:	dd03      	ble.n	800e77c <__multiply+0x6c>
 800e774:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d05d      	beq.n	800e838 <__multiply+0x128>
 800e77c:	6106      	str	r6, [r0, #16]
 800e77e:	b003      	add	sp, #12
 800e780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e784:	f843 2b04 	str.w	r2, [r3], #4
 800e788:	e7e3      	b.n	800e752 <__multiply+0x42>
 800e78a:	f8b2 b000 	ldrh.w	fp, [r2]
 800e78e:	f1bb 0f00 	cmp.w	fp, #0
 800e792:	d023      	beq.n	800e7dc <__multiply+0xcc>
 800e794:	4689      	mov	r9, r1
 800e796:	46ac      	mov	ip, r5
 800e798:	f04f 0800 	mov.w	r8, #0
 800e79c:	f859 4b04 	ldr.w	r4, [r9], #4
 800e7a0:	f8dc a000 	ldr.w	sl, [ip]
 800e7a4:	b2a3      	uxth	r3, r4
 800e7a6:	fa1f fa8a 	uxth.w	sl, sl
 800e7aa:	fb0b a303 	mla	r3, fp, r3, sl
 800e7ae:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e7b2:	f8dc 4000 	ldr.w	r4, [ip]
 800e7b6:	4443      	add	r3, r8
 800e7b8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e7bc:	fb0b 840a 	mla	r4, fp, sl, r8
 800e7c0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800e7c4:	46e2      	mov	sl, ip
 800e7c6:	b29b      	uxth	r3, r3
 800e7c8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e7cc:	454f      	cmp	r7, r9
 800e7ce:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e7d2:	f84a 3b04 	str.w	r3, [sl], #4
 800e7d6:	d82b      	bhi.n	800e830 <__multiply+0x120>
 800e7d8:	f8cc 8004 	str.w	r8, [ip, #4]
 800e7dc:	9b01      	ldr	r3, [sp, #4]
 800e7de:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800e7e2:	3204      	adds	r2, #4
 800e7e4:	f1ba 0f00 	cmp.w	sl, #0
 800e7e8:	d020      	beq.n	800e82c <__multiply+0x11c>
 800e7ea:	682b      	ldr	r3, [r5, #0]
 800e7ec:	4689      	mov	r9, r1
 800e7ee:	46a8      	mov	r8, r5
 800e7f0:	f04f 0b00 	mov.w	fp, #0
 800e7f4:	f8b9 c000 	ldrh.w	ip, [r9]
 800e7f8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800e7fc:	fb0a 440c 	mla	r4, sl, ip, r4
 800e800:	445c      	add	r4, fp
 800e802:	46c4      	mov	ip, r8
 800e804:	b29b      	uxth	r3, r3
 800e806:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e80a:	f84c 3b04 	str.w	r3, [ip], #4
 800e80e:	f859 3b04 	ldr.w	r3, [r9], #4
 800e812:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800e816:	0c1b      	lsrs	r3, r3, #16
 800e818:	fb0a b303 	mla	r3, sl, r3, fp
 800e81c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800e820:	454f      	cmp	r7, r9
 800e822:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800e826:	d805      	bhi.n	800e834 <__multiply+0x124>
 800e828:	f8c8 3004 	str.w	r3, [r8, #4]
 800e82c:	3504      	adds	r5, #4
 800e82e:	e79b      	b.n	800e768 <__multiply+0x58>
 800e830:	46d4      	mov	ip, sl
 800e832:	e7b3      	b.n	800e79c <__multiply+0x8c>
 800e834:	46e0      	mov	r8, ip
 800e836:	e7dd      	b.n	800e7f4 <__multiply+0xe4>
 800e838:	3e01      	subs	r6, #1
 800e83a:	e799      	b.n	800e770 <__multiply+0x60>

0800e83c <__pow5mult>:
 800e83c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e840:	4615      	mov	r5, r2
 800e842:	f012 0203 	ands.w	r2, r2, #3
 800e846:	4606      	mov	r6, r0
 800e848:	460f      	mov	r7, r1
 800e84a:	d007      	beq.n	800e85c <__pow5mult+0x20>
 800e84c:	3a01      	subs	r2, #1
 800e84e:	4c21      	ldr	r4, [pc, #132]	; (800e8d4 <__pow5mult+0x98>)
 800e850:	2300      	movs	r3, #0
 800e852:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e856:	f7ff fec9 	bl	800e5ec <__multadd>
 800e85a:	4607      	mov	r7, r0
 800e85c:	10ad      	asrs	r5, r5, #2
 800e85e:	d035      	beq.n	800e8cc <__pow5mult+0x90>
 800e860:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e862:	b93c      	cbnz	r4, 800e874 <__pow5mult+0x38>
 800e864:	2010      	movs	r0, #16
 800e866:	f7ff fe63 	bl	800e530 <malloc>
 800e86a:	6270      	str	r0, [r6, #36]	; 0x24
 800e86c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e870:	6004      	str	r4, [r0, #0]
 800e872:	60c4      	str	r4, [r0, #12]
 800e874:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e878:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e87c:	b94c      	cbnz	r4, 800e892 <__pow5mult+0x56>
 800e87e:	f240 2171 	movw	r1, #625	; 0x271
 800e882:	4630      	mov	r0, r6
 800e884:	f7ff ff3b 	bl	800e6fe <__i2b>
 800e888:	2300      	movs	r3, #0
 800e88a:	f8c8 0008 	str.w	r0, [r8, #8]
 800e88e:	4604      	mov	r4, r0
 800e890:	6003      	str	r3, [r0, #0]
 800e892:	f04f 0800 	mov.w	r8, #0
 800e896:	07eb      	lsls	r3, r5, #31
 800e898:	d50a      	bpl.n	800e8b0 <__pow5mult+0x74>
 800e89a:	4639      	mov	r1, r7
 800e89c:	4622      	mov	r2, r4
 800e89e:	4630      	mov	r0, r6
 800e8a0:	f7ff ff36 	bl	800e710 <__multiply>
 800e8a4:	4639      	mov	r1, r7
 800e8a6:	4681      	mov	r9, r0
 800e8a8:	4630      	mov	r0, r6
 800e8aa:	f7ff fe88 	bl	800e5be <_Bfree>
 800e8ae:	464f      	mov	r7, r9
 800e8b0:	106d      	asrs	r5, r5, #1
 800e8b2:	d00b      	beq.n	800e8cc <__pow5mult+0x90>
 800e8b4:	6820      	ldr	r0, [r4, #0]
 800e8b6:	b938      	cbnz	r0, 800e8c8 <__pow5mult+0x8c>
 800e8b8:	4622      	mov	r2, r4
 800e8ba:	4621      	mov	r1, r4
 800e8bc:	4630      	mov	r0, r6
 800e8be:	f7ff ff27 	bl	800e710 <__multiply>
 800e8c2:	6020      	str	r0, [r4, #0]
 800e8c4:	f8c0 8000 	str.w	r8, [r0]
 800e8c8:	4604      	mov	r4, r0
 800e8ca:	e7e4      	b.n	800e896 <__pow5mult+0x5a>
 800e8cc:	4638      	mov	r0, r7
 800e8ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e8d2:	bf00      	nop
 800e8d4:	08010078 	.word	0x08010078

0800e8d8 <__lshift>:
 800e8d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8dc:	460c      	mov	r4, r1
 800e8de:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e8e2:	6923      	ldr	r3, [r4, #16]
 800e8e4:	6849      	ldr	r1, [r1, #4]
 800e8e6:	eb0a 0903 	add.w	r9, sl, r3
 800e8ea:	68a3      	ldr	r3, [r4, #8]
 800e8ec:	4607      	mov	r7, r0
 800e8ee:	4616      	mov	r6, r2
 800e8f0:	f109 0501 	add.w	r5, r9, #1
 800e8f4:	42ab      	cmp	r3, r5
 800e8f6:	db32      	blt.n	800e95e <__lshift+0x86>
 800e8f8:	4638      	mov	r0, r7
 800e8fa:	f7ff fe2c 	bl	800e556 <_Balloc>
 800e8fe:	2300      	movs	r3, #0
 800e900:	4680      	mov	r8, r0
 800e902:	f100 0114 	add.w	r1, r0, #20
 800e906:	461a      	mov	r2, r3
 800e908:	4553      	cmp	r3, sl
 800e90a:	db2b      	blt.n	800e964 <__lshift+0x8c>
 800e90c:	6920      	ldr	r0, [r4, #16]
 800e90e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e912:	f104 0314 	add.w	r3, r4, #20
 800e916:	f016 021f 	ands.w	r2, r6, #31
 800e91a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e91e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e922:	d025      	beq.n	800e970 <__lshift+0x98>
 800e924:	f1c2 0e20 	rsb	lr, r2, #32
 800e928:	2000      	movs	r0, #0
 800e92a:	681e      	ldr	r6, [r3, #0]
 800e92c:	468a      	mov	sl, r1
 800e92e:	4096      	lsls	r6, r2
 800e930:	4330      	orrs	r0, r6
 800e932:	f84a 0b04 	str.w	r0, [sl], #4
 800e936:	f853 0b04 	ldr.w	r0, [r3], #4
 800e93a:	459c      	cmp	ip, r3
 800e93c:	fa20 f00e 	lsr.w	r0, r0, lr
 800e940:	d814      	bhi.n	800e96c <__lshift+0x94>
 800e942:	6048      	str	r0, [r1, #4]
 800e944:	b108      	cbz	r0, 800e94a <__lshift+0x72>
 800e946:	f109 0502 	add.w	r5, r9, #2
 800e94a:	3d01      	subs	r5, #1
 800e94c:	4638      	mov	r0, r7
 800e94e:	f8c8 5010 	str.w	r5, [r8, #16]
 800e952:	4621      	mov	r1, r4
 800e954:	f7ff fe33 	bl	800e5be <_Bfree>
 800e958:	4640      	mov	r0, r8
 800e95a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e95e:	3101      	adds	r1, #1
 800e960:	005b      	lsls	r3, r3, #1
 800e962:	e7c7      	b.n	800e8f4 <__lshift+0x1c>
 800e964:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800e968:	3301      	adds	r3, #1
 800e96a:	e7cd      	b.n	800e908 <__lshift+0x30>
 800e96c:	4651      	mov	r1, sl
 800e96e:	e7dc      	b.n	800e92a <__lshift+0x52>
 800e970:	3904      	subs	r1, #4
 800e972:	f853 2b04 	ldr.w	r2, [r3], #4
 800e976:	f841 2f04 	str.w	r2, [r1, #4]!
 800e97a:	459c      	cmp	ip, r3
 800e97c:	d8f9      	bhi.n	800e972 <__lshift+0x9a>
 800e97e:	e7e4      	b.n	800e94a <__lshift+0x72>

0800e980 <__mcmp>:
 800e980:	6903      	ldr	r3, [r0, #16]
 800e982:	690a      	ldr	r2, [r1, #16]
 800e984:	1a9b      	subs	r3, r3, r2
 800e986:	b530      	push	{r4, r5, lr}
 800e988:	d10c      	bne.n	800e9a4 <__mcmp+0x24>
 800e98a:	0092      	lsls	r2, r2, #2
 800e98c:	3014      	adds	r0, #20
 800e98e:	3114      	adds	r1, #20
 800e990:	1884      	adds	r4, r0, r2
 800e992:	4411      	add	r1, r2
 800e994:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e998:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e99c:	4295      	cmp	r5, r2
 800e99e:	d003      	beq.n	800e9a8 <__mcmp+0x28>
 800e9a0:	d305      	bcc.n	800e9ae <__mcmp+0x2e>
 800e9a2:	2301      	movs	r3, #1
 800e9a4:	4618      	mov	r0, r3
 800e9a6:	bd30      	pop	{r4, r5, pc}
 800e9a8:	42a0      	cmp	r0, r4
 800e9aa:	d3f3      	bcc.n	800e994 <__mcmp+0x14>
 800e9ac:	e7fa      	b.n	800e9a4 <__mcmp+0x24>
 800e9ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e9b2:	e7f7      	b.n	800e9a4 <__mcmp+0x24>

0800e9b4 <__mdiff>:
 800e9b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e9b8:	460d      	mov	r5, r1
 800e9ba:	4607      	mov	r7, r0
 800e9bc:	4611      	mov	r1, r2
 800e9be:	4628      	mov	r0, r5
 800e9c0:	4614      	mov	r4, r2
 800e9c2:	f7ff ffdd 	bl	800e980 <__mcmp>
 800e9c6:	1e06      	subs	r6, r0, #0
 800e9c8:	d108      	bne.n	800e9dc <__mdiff+0x28>
 800e9ca:	4631      	mov	r1, r6
 800e9cc:	4638      	mov	r0, r7
 800e9ce:	f7ff fdc2 	bl	800e556 <_Balloc>
 800e9d2:	2301      	movs	r3, #1
 800e9d4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800e9d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9dc:	bfa4      	itt	ge
 800e9de:	4623      	movge	r3, r4
 800e9e0:	462c      	movge	r4, r5
 800e9e2:	4638      	mov	r0, r7
 800e9e4:	6861      	ldr	r1, [r4, #4]
 800e9e6:	bfa6      	itte	ge
 800e9e8:	461d      	movge	r5, r3
 800e9ea:	2600      	movge	r6, #0
 800e9ec:	2601      	movlt	r6, #1
 800e9ee:	f7ff fdb2 	bl	800e556 <_Balloc>
 800e9f2:	692b      	ldr	r3, [r5, #16]
 800e9f4:	60c6      	str	r6, [r0, #12]
 800e9f6:	6926      	ldr	r6, [r4, #16]
 800e9f8:	f105 0914 	add.w	r9, r5, #20
 800e9fc:	f104 0214 	add.w	r2, r4, #20
 800ea00:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800ea04:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800ea08:	f100 0514 	add.w	r5, r0, #20
 800ea0c:	f04f 0e00 	mov.w	lr, #0
 800ea10:	f852 ab04 	ldr.w	sl, [r2], #4
 800ea14:	f859 4b04 	ldr.w	r4, [r9], #4
 800ea18:	fa1e f18a 	uxtah	r1, lr, sl
 800ea1c:	b2a3      	uxth	r3, r4
 800ea1e:	1ac9      	subs	r1, r1, r3
 800ea20:	0c23      	lsrs	r3, r4, #16
 800ea22:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800ea26:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800ea2a:	b289      	uxth	r1, r1
 800ea2c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800ea30:	45c8      	cmp	r8, r9
 800ea32:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800ea36:	4694      	mov	ip, r2
 800ea38:	f845 3b04 	str.w	r3, [r5], #4
 800ea3c:	d8e8      	bhi.n	800ea10 <__mdiff+0x5c>
 800ea3e:	45bc      	cmp	ip, r7
 800ea40:	d304      	bcc.n	800ea4c <__mdiff+0x98>
 800ea42:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800ea46:	b183      	cbz	r3, 800ea6a <__mdiff+0xb6>
 800ea48:	6106      	str	r6, [r0, #16]
 800ea4a:	e7c5      	b.n	800e9d8 <__mdiff+0x24>
 800ea4c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ea50:	fa1e f381 	uxtah	r3, lr, r1
 800ea54:	141a      	asrs	r2, r3, #16
 800ea56:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ea5a:	b29b      	uxth	r3, r3
 800ea5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ea60:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800ea64:	f845 3b04 	str.w	r3, [r5], #4
 800ea68:	e7e9      	b.n	800ea3e <__mdiff+0x8a>
 800ea6a:	3e01      	subs	r6, #1
 800ea6c:	e7e9      	b.n	800ea42 <__mdiff+0x8e>

0800ea6e <__d2b>:
 800ea6e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ea72:	460e      	mov	r6, r1
 800ea74:	2101      	movs	r1, #1
 800ea76:	ec59 8b10 	vmov	r8, r9, d0
 800ea7a:	4615      	mov	r5, r2
 800ea7c:	f7ff fd6b 	bl	800e556 <_Balloc>
 800ea80:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800ea84:	4607      	mov	r7, r0
 800ea86:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ea8a:	bb34      	cbnz	r4, 800eada <__d2b+0x6c>
 800ea8c:	9301      	str	r3, [sp, #4]
 800ea8e:	f1b8 0300 	subs.w	r3, r8, #0
 800ea92:	d027      	beq.n	800eae4 <__d2b+0x76>
 800ea94:	a802      	add	r0, sp, #8
 800ea96:	f840 3d08 	str.w	r3, [r0, #-8]!
 800ea9a:	f7ff fe01 	bl	800e6a0 <__lo0bits>
 800ea9e:	9900      	ldr	r1, [sp, #0]
 800eaa0:	b1f0      	cbz	r0, 800eae0 <__d2b+0x72>
 800eaa2:	9a01      	ldr	r2, [sp, #4]
 800eaa4:	f1c0 0320 	rsb	r3, r0, #32
 800eaa8:	fa02 f303 	lsl.w	r3, r2, r3
 800eaac:	430b      	orrs	r3, r1
 800eaae:	40c2      	lsrs	r2, r0
 800eab0:	617b      	str	r3, [r7, #20]
 800eab2:	9201      	str	r2, [sp, #4]
 800eab4:	9b01      	ldr	r3, [sp, #4]
 800eab6:	61bb      	str	r3, [r7, #24]
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	bf14      	ite	ne
 800eabc:	2102      	movne	r1, #2
 800eabe:	2101      	moveq	r1, #1
 800eac0:	6139      	str	r1, [r7, #16]
 800eac2:	b1c4      	cbz	r4, 800eaf6 <__d2b+0x88>
 800eac4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800eac8:	4404      	add	r4, r0
 800eaca:	6034      	str	r4, [r6, #0]
 800eacc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ead0:	6028      	str	r0, [r5, #0]
 800ead2:	4638      	mov	r0, r7
 800ead4:	b003      	add	sp, #12
 800ead6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eada:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800eade:	e7d5      	b.n	800ea8c <__d2b+0x1e>
 800eae0:	6179      	str	r1, [r7, #20]
 800eae2:	e7e7      	b.n	800eab4 <__d2b+0x46>
 800eae4:	a801      	add	r0, sp, #4
 800eae6:	f7ff fddb 	bl	800e6a0 <__lo0bits>
 800eaea:	9b01      	ldr	r3, [sp, #4]
 800eaec:	617b      	str	r3, [r7, #20]
 800eaee:	2101      	movs	r1, #1
 800eaf0:	6139      	str	r1, [r7, #16]
 800eaf2:	3020      	adds	r0, #32
 800eaf4:	e7e5      	b.n	800eac2 <__d2b+0x54>
 800eaf6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800eafa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800eafe:	6030      	str	r0, [r6, #0]
 800eb00:	6918      	ldr	r0, [r3, #16]
 800eb02:	f7ff fdae 	bl	800e662 <__hi0bits>
 800eb06:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800eb0a:	e7e1      	b.n	800ead0 <__d2b+0x62>

0800eb0c <_calloc_r>:
 800eb0c:	b538      	push	{r3, r4, r5, lr}
 800eb0e:	fb02 f401 	mul.w	r4, r2, r1
 800eb12:	4621      	mov	r1, r4
 800eb14:	f000 f856 	bl	800ebc4 <_malloc_r>
 800eb18:	4605      	mov	r5, r0
 800eb1a:	b118      	cbz	r0, 800eb24 <_calloc_r+0x18>
 800eb1c:	4622      	mov	r2, r4
 800eb1e:	2100      	movs	r1, #0
 800eb20:	f7fd ff08 	bl	800c934 <memset>
 800eb24:	4628      	mov	r0, r5
 800eb26:	bd38      	pop	{r3, r4, r5, pc}

0800eb28 <_free_r>:
 800eb28:	b538      	push	{r3, r4, r5, lr}
 800eb2a:	4605      	mov	r5, r0
 800eb2c:	2900      	cmp	r1, #0
 800eb2e:	d045      	beq.n	800ebbc <_free_r+0x94>
 800eb30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eb34:	1f0c      	subs	r4, r1, #4
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	bfb8      	it	lt
 800eb3a:	18e4      	addlt	r4, r4, r3
 800eb3c:	f000 fac3 	bl	800f0c6 <__malloc_lock>
 800eb40:	4a1f      	ldr	r2, [pc, #124]	; (800ebc0 <_free_r+0x98>)
 800eb42:	6813      	ldr	r3, [r2, #0]
 800eb44:	4610      	mov	r0, r2
 800eb46:	b933      	cbnz	r3, 800eb56 <_free_r+0x2e>
 800eb48:	6063      	str	r3, [r4, #4]
 800eb4a:	6014      	str	r4, [r2, #0]
 800eb4c:	4628      	mov	r0, r5
 800eb4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eb52:	f000 bab9 	b.w	800f0c8 <__malloc_unlock>
 800eb56:	42a3      	cmp	r3, r4
 800eb58:	d90c      	bls.n	800eb74 <_free_r+0x4c>
 800eb5a:	6821      	ldr	r1, [r4, #0]
 800eb5c:	1862      	adds	r2, r4, r1
 800eb5e:	4293      	cmp	r3, r2
 800eb60:	bf04      	itt	eq
 800eb62:	681a      	ldreq	r2, [r3, #0]
 800eb64:	685b      	ldreq	r3, [r3, #4]
 800eb66:	6063      	str	r3, [r4, #4]
 800eb68:	bf04      	itt	eq
 800eb6a:	1852      	addeq	r2, r2, r1
 800eb6c:	6022      	streq	r2, [r4, #0]
 800eb6e:	6004      	str	r4, [r0, #0]
 800eb70:	e7ec      	b.n	800eb4c <_free_r+0x24>
 800eb72:	4613      	mov	r3, r2
 800eb74:	685a      	ldr	r2, [r3, #4]
 800eb76:	b10a      	cbz	r2, 800eb7c <_free_r+0x54>
 800eb78:	42a2      	cmp	r2, r4
 800eb7a:	d9fa      	bls.n	800eb72 <_free_r+0x4a>
 800eb7c:	6819      	ldr	r1, [r3, #0]
 800eb7e:	1858      	adds	r0, r3, r1
 800eb80:	42a0      	cmp	r0, r4
 800eb82:	d10b      	bne.n	800eb9c <_free_r+0x74>
 800eb84:	6820      	ldr	r0, [r4, #0]
 800eb86:	4401      	add	r1, r0
 800eb88:	1858      	adds	r0, r3, r1
 800eb8a:	4282      	cmp	r2, r0
 800eb8c:	6019      	str	r1, [r3, #0]
 800eb8e:	d1dd      	bne.n	800eb4c <_free_r+0x24>
 800eb90:	6810      	ldr	r0, [r2, #0]
 800eb92:	6852      	ldr	r2, [r2, #4]
 800eb94:	605a      	str	r2, [r3, #4]
 800eb96:	4401      	add	r1, r0
 800eb98:	6019      	str	r1, [r3, #0]
 800eb9a:	e7d7      	b.n	800eb4c <_free_r+0x24>
 800eb9c:	d902      	bls.n	800eba4 <_free_r+0x7c>
 800eb9e:	230c      	movs	r3, #12
 800eba0:	602b      	str	r3, [r5, #0]
 800eba2:	e7d3      	b.n	800eb4c <_free_r+0x24>
 800eba4:	6820      	ldr	r0, [r4, #0]
 800eba6:	1821      	adds	r1, r4, r0
 800eba8:	428a      	cmp	r2, r1
 800ebaa:	bf04      	itt	eq
 800ebac:	6811      	ldreq	r1, [r2, #0]
 800ebae:	6852      	ldreq	r2, [r2, #4]
 800ebb0:	6062      	str	r2, [r4, #4]
 800ebb2:	bf04      	itt	eq
 800ebb4:	1809      	addeq	r1, r1, r0
 800ebb6:	6021      	streq	r1, [r4, #0]
 800ebb8:	605c      	str	r4, [r3, #4]
 800ebba:	e7c7      	b.n	800eb4c <_free_r+0x24>
 800ebbc:	bd38      	pop	{r3, r4, r5, pc}
 800ebbe:	bf00      	nop
 800ebc0:	200020c8 	.word	0x200020c8

0800ebc4 <_malloc_r>:
 800ebc4:	b570      	push	{r4, r5, r6, lr}
 800ebc6:	1ccd      	adds	r5, r1, #3
 800ebc8:	f025 0503 	bic.w	r5, r5, #3
 800ebcc:	3508      	adds	r5, #8
 800ebce:	2d0c      	cmp	r5, #12
 800ebd0:	bf38      	it	cc
 800ebd2:	250c      	movcc	r5, #12
 800ebd4:	2d00      	cmp	r5, #0
 800ebd6:	4606      	mov	r6, r0
 800ebd8:	db01      	blt.n	800ebde <_malloc_r+0x1a>
 800ebda:	42a9      	cmp	r1, r5
 800ebdc:	d903      	bls.n	800ebe6 <_malloc_r+0x22>
 800ebde:	230c      	movs	r3, #12
 800ebe0:	6033      	str	r3, [r6, #0]
 800ebe2:	2000      	movs	r0, #0
 800ebe4:	bd70      	pop	{r4, r5, r6, pc}
 800ebe6:	f000 fa6e 	bl	800f0c6 <__malloc_lock>
 800ebea:	4a21      	ldr	r2, [pc, #132]	; (800ec70 <_malloc_r+0xac>)
 800ebec:	6814      	ldr	r4, [r2, #0]
 800ebee:	4621      	mov	r1, r4
 800ebf0:	b991      	cbnz	r1, 800ec18 <_malloc_r+0x54>
 800ebf2:	4c20      	ldr	r4, [pc, #128]	; (800ec74 <_malloc_r+0xb0>)
 800ebf4:	6823      	ldr	r3, [r4, #0]
 800ebf6:	b91b      	cbnz	r3, 800ec00 <_malloc_r+0x3c>
 800ebf8:	4630      	mov	r0, r6
 800ebfa:	f000 f98f 	bl	800ef1c <_sbrk_r>
 800ebfe:	6020      	str	r0, [r4, #0]
 800ec00:	4629      	mov	r1, r5
 800ec02:	4630      	mov	r0, r6
 800ec04:	f000 f98a 	bl	800ef1c <_sbrk_r>
 800ec08:	1c43      	adds	r3, r0, #1
 800ec0a:	d124      	bne.n	800ec56 <_malloc_r+0x92>
 800ec0c:	230c      	movs	r3, #12
 800ec0e:	6033      	str	r3, [r6, #0]
 800ec10:	4630      	mov	r0, r6
 800ec12:	f000 fa59 	bl	800f0c8 <__malloc_unlock>
 800ec16:	e7e4      	b.n	800ebe2 <_malloc_r+0x1e>
 800ec18:	680b      	ldr	r3, [r1, #0]
 800ec1a:	1b5b      	subs	r3, r3, r5
 800ec1c:	d418      	bmi.n	800ec50 <_malloc_r+0x8c>
 800ec1e:	2b0b      	cmp	r3, #11
 800ec20:	d90f      	bls.n	800ec42 <_malloc_r+0x7e>
 800ec22:	600b      	str	r3, [r1, #0]
 800ec24:	50cd      	str	r5, [r1, r3]
 800ec26:	18cc      	adds	r4, r1, r3
 800ec28:	4630      	mov	r0, r6
 800ec2a:	f000 fa4d 	bl	800f0c8 <__malloc_unlock>
 800ec2e:	f104 000b 	add.w	r0, r4, #11
 800ec32:	1d23      	adds	r3, r4, #4
 800ec34:	f020 0007 	bic.w	r0, r0, #7
 800ec38:	1ac3      	subs	r3, r0, r3
 800ec3a:	d0d3      	beq.n	800ebe4 <_malloc_r+0x20>
 800ec3c:	425a      	negs	r2, r3
 800ec3e:	50e2      	str	r2, [r4, r3]
 800ec40:	e7d0      	b.n	800ebe4 <_malloc_r+0x20>
 800ec42:	428c      	cmp	r4, r1
 800ec44:	684b      	ldr	r3, [r1, #4]
 800ec46:	bf16      	itet	ne
 800ec48:	6063      	strne	r3, [r4, #4]
 800ec4a:	6013      	streq	r3, [r2, #0]
 800ec4c:	460c      	movne	r4, r1
 800ec4e:	e7eb      	b.n	800ec28 <_malloc_r+0x64>
 800ec50:	460c      	mov	r4, r1
 800ec52:	6849      	ldr	r1, [r1, #4]
 800ec54:	e7cc      	b.n	800ebf0 <_malloc_r+0x2c>
 800ec56:	1cc4      	adds	r4, r0, #3
 800ec58:	f024 0403 	bic.w	r4, r4, #3
 800ec5c:	42a0      	cmp	r0, r4
 800ec5e:	d005      	beq.n	800ec6c <_malloc_r+0xa8>
 800ec60:	1a21      	subs	r1, r4, r0
 800ec62:	4630      	mov	r0, r6
 800ec64:	f000 f95a 	bl	800ef1c <_sbrk_r>
 800ec68:	3001      	adds	r0, #1
 800ec6a:	d0cf      	beq.n	800ec0c <_malloc_r+0x48>
 800ec6c:	6025      	str	r5, [r4, #0]
 800ec6e:	e7db      	b.n	800ec28 <_malloc_r+0x64>
 800ec70:	200020c8 	.word	0x200020c8
 800ec74:	200020cc 	.word	0x200020cc

0800ec78 <__ssputs_r>:
 800ec78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec7c:	688e      	ldr	r6, [r1, #8]
 800ec7e:	429e      	cmp	r6, r3
 800ec80:	4682      	mov	sl, r0
 800ec82:	460c      	mov	r4, r1
 800ec84:	4690      	mov	r8, r2
 800ec86:	4699      	mov	r9, r3
 800ec88:	d837      	bhi.n	800ecfa <__ssputs_r+0x82>
 800ec8a:	898a      	ldrh	r2, [r1, #12]
 800ec8c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ec90:	d031      	beq.n	800ecf6 <__ssputs_r+0x7e>
 800ec92:	6825      	ldr	r5, [r4, #0]
 800ec94:	6909      	ldr	r1, [r1, #16]
 800ec96:	1a6f      	subs	r7, r5, r1
 800ec98:	6965      	ldr	r5, [r4, #20]
 800ec9a:	2302      	movs	r3, #2
 800ec9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eca0:	fb95 f5f3 	sdiv	r5, r5, r3
 800eca4:	f109 0301 	add.w	r3, r9, #1
 800eca8:	443b      	add	r3, r7
 800ecaa:	429d      	cmp	r5, r3
 800ecac:	bf38      	it	cc
 800ecae:	461d      	movcc	r5, r3
 800ecb0:	0553      	lsls	r3, r2, #21
 800ecb2:	d530      	bpl.n	800ed16 <__ssputs_r+0x9e>
 800ecb4:	4629      	mov	r1, r5
 800ecb6:	f7ff ff85 	bl	800ebc4 <_malloc_r>
 800ecba:	4606      	mov	r6, r0
 800ecbc:	b950      	cbnz	r0, 800ecd4 <__ssputs_r+0x5c>
 800ecbe:	230c      	movs	r3, #12
 800ecc0:	f8ca 3000 	str.w	r3, [sl]
 800ecc4:	89a3      	ldrh	r3, [r4, #12]
 800ecc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ecca:	81a3      	strh	r3, [r4, #12]
 800eccc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ecd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecd4:	463a      	mov	r2, r7
 800ecd6:	6921      	ldr	r1, [r4, #16]
 800ecd8:	f7ff fc32 	bl	800e540 <memcpy>
 800ecdc:	89a3      	ldrh	r3, [r4, #12]
 800ecde:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ece2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ece6:	81a3      	strh	r3, [r4, #12]
 800ece8:	6126      	str	r6, [r4, #16]
 800ecea:	6165      	str	r5, [r4, #20]
 800ecec:	443e      	add	r6, r7
 800ecee:	1bed      	subs	r5, r5, r7
 800ecf0:	6026      	str	r6, [r4, #0]
 800ecf2:	60a5      	str	r5, [r4, #8]
 800ecf4:	464e      	mov	r6, r9
 800ecf6:	454e      	cmp	r6, r9
 800ecf8:	d900      	bls.n	800ecfc <__ssputs_r+0x84>
 800ecfa:	464e      	mov	r6, r9
 800ecfc:	4632      	mov	r2, r6
 800ecfe:	4641      	mov	r1, r8
 800ed00:	6820      	ldr	r0, [r4, #0]
 800ed02:	f000 f9c7 	bl	800f094 <memmove>
 800ed06:	68a3      	ldr	r3, [r4, #8]
 800ed08:	1b9b      	subs	r3, r3, r6
 800ed0a:	60a3      	str	r3, [r4, #8]
 800ed0c:	6823      	ldr	r3, [r4, #0]
 800ed0e:	441e      	add	r6, r3
 800ed10:	6026      	str	r6, [r4, #0]
 800ed12:	2000      	movs	r0, #0
 800ed14:	e7dc      	b.n	800ecd0 <__ssputs_r+0x58>
 800ed16:	462a      	mov	r2, r5
 800ed18:	f000 f9d7 	bl	800f0ca <_realloc_r>
 800ed1c:	4606      	mov	r6, r0
 800ed1e:	2800      	cmp	r0, #0
 800ed20:	d1e2      	bne.n	800ece8 <__ssputs_r+0x70>
 800ed22:	6921      	ldr	r1, [r4, #16]
 800ed24:	4650      	mov	r0, sl
 800ed26:	f7ff feff 	bl	800eb28 <_free_r>
 800ed2a:	e7c8      	b.n	800ecbe <__ssputs_r+0x46>

0800ed2c <_svfiprintf_r>:
 800ed2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed30:	461d      	mov	r5, r3
 800ed32:	898b      	ldrh	r3, [r1, #12]
 800ed34:	061f      	lsls	r7, r3, #24
 800ed36:	b09d      	sub	sp, #116	; 0x74
 800ed38:	4680      	mov	r8, r0
 800ed3a:	460c      	mov	r4, r1
 800ed3c:	4616      	mov	r6, r2
 800ed3e:	d50f      	bpl.n	800ed60 <_svfiprintf_r+0x34>
 800ed40:	690b      	ldr	r3, [r1, #16]
 800ed42:	b96b      	cbnz	r3, 800ed60 <_svfiprintf_r+0x34>
 800ed44:	2140      	movs	r1, #64	; 0x40
 800ed46:	f7ff ff3d 	bl	800ebc4 <_malloc_r>
 800ed4a:	6020      	str	r0, [r4, #0]
 800ed4c:	6120      	str	r0, [r4, #16]
 800ed4e:	b928      	cbnz	r0, 800ed5c <_svfiprintf_r+0x30>
 800ed50:	230c      	movs	r3, #12
 800ed52:	f8c8 3000 	str.w	r3, [r8]
 800ed56:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ed5a:	e0c8      	b.n	800eeee <_svfiprintf_r+0x1c2>
 800ed5c:	2340      	movs	r3, #64	; 0x40
 800ed5e:	6163      	str	r3, [r4, #20]
 800ed60:	2300      	movs	r3, #0
 800ed62:	9309      	str	r3, [sp, #36]	; 0x24
 800ed64:	2320      	movs	r3, #32
 800ed66:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ed6a:	2330      	movs	r3, #48	; 0x30
 800ed6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ed70:	9503      	str	r5, [sp, #12]
 800ed72:	f04f 0b01 	mov.w	fp, #1
 800ed76:	4637      	mov	r7, r6
 800ed78:	463d      	mov	r5, r7
 800ed7a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ed7e:	b10b      	cbz	r3, 800ed84 <_svfiprintf_r+0x58>
 800ed80:	2b25      	cmp	r3, #37	; 0x25
 800ed82:	d13e      	bne.n	800ee02 <_svfiprintf_r+0xd6>
 800ed84:	ebb7 0a06 	subs.w	sl, r7, r6
 800ed88:	d00b      	beq.n	800eda2 <_svfiprintf_r+0x76>
 800ed8a:	4653      	mov	r3, sl
 800ed8c:	4632      	mov	r2, r6
 800ed8e:	4621      	mov	r1, r4
 800ed90:	4640      	mov	r0, r8
 800ed92:	f7ff ff71 	bl	800ec78 <__ssputs_r>
 800ed96:	3001      	adds	r0, #1
 800ed98:	f000 80a4 	beq.w	800eee4 <_svfiprintf_r+0x1b8>
 800ed9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed9e:	4453      	add	r3, sl
 800eda0:	9309      	str	r3, [sp, #36]	; 0x24
 800eda2:	783b      	ldrb	r3, [r7, #0]
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	f000 809d 	beq.w	800eee4 <_svfiprintf_r+0x1b8>
 800edaa:	2300      	movs	r3, #0
 800edac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800edb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800edb4:	9304      	str	r3, [sp, #16]
 800edb6:	9307      	str	r3, [sp, #28]
 800edb8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800edbc:	931a      	str	r3, [sp, #104]	; 0x68
 800edbe:	462f      	mov	r7, r5
 800edc0:	2205      	movs	r2, #5
 800edc2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800edc6:	4850      	ldr	r0, [pc, #320]	; (800ef08 <_svfiprintf_r+0x1dc>)
 800edc8:	f7f1 fa32 	bl	8000230 <memchr>
 800edcc:	9b04      	ldr	r3, [sp, #16]
 800edce:	b9d0      	cbnz	r0, 800ee06 <_svfiprintf_r+0xda>
 800edd0:	06d9      	lsls	r1, r3, #27
 800edd2:	bf44      	itt	mi
 800edd4:	2220      	movmi	r2, #32
 800edd6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800edda:	071a      	lsls	r2, r3, #28
 800eddc:	bf44      	itt	mi
 800edde:	222b      	movmi	r2, #43	; 0x2b
 800ede0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ede4:	782a      	ldrb	r2, [r5, #0]
 800ede6:	2a2a      	cmp	r2, #42	; 0x2a
 800ede8:	d015      	beq.n	800ee16 <_svfiprintf_r+0xea>
 800edea:	9a07      	ldr	r2, [sp, #28]
 800edec:	462f      	mov	r7, r5
 800edee:	2000      	movs	r0, #0
 800edf0:	250a      	movs	r5, #10
 800edf2:	4639      	mov	r1, r7
 800edf4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800edf8:	3b30      	subs	r3, #48	; 0x30
 800edfa:	2b09      	cmp	r3, #9
 800edfc:	d94d      	bls.n	800ee9a <_svfiprintf_r+0x16e>
 800edfe:	b1b8      	cbz	r0, 800ee30 <_svfiprintf_r+0x104>
 800ee00:	e00f      	b.n	800ee22 <_svfiprintf_r+0xf6>
 800ee02:	462f      	mov	r7, r5
 800ee04:	e7b8      	b.n	800ed78 <_svfiprintf_r+0x4c>
 800ee06:	4a40      	ldr	r2, [pc, #256]	; (800ef08 <_svfiprintf_r+0x1dc>)
 800ee08:	1a80      	subs	r0, r0, r2
 800ee0a:	fa0b f000 	lsl.w	r0, fp, r0
 800ee0e:	4318      	orrs	r0, r3
 800ee10:	9004      	str	r0, [sp, #16]
 800ee12:	463d      	mov	r5, r7
 800ee14:	e7d3      	b.n	800edbe <_svfiprintf_r+0x92>
 800ee16:	9a03      	ldr	r2, [sp, #12]
 800ee18:	1d11      	adds	r1, r2, #4
 800ee1a:	6812      	ldr	r2, [r2, #0]
 800ee1c:	9103      	str	r1, [sp, #12]
 800ee1e:	2a00      	cmp	r2, #0
 800ee20:	db01      	blt.n	800ee26 <_svfiprintf_r+0xfa>
 800ee22:	9207      	str	r2, [sp, #28]
 800ee24:	e004      	b.n	800ee30 <_svfiprintf_r+0x104>
 800ee26:	4252      	negs	r2, r2
 800ee28:	f043 0302 	orr.w	r3, r3, #2
 800ee2c:	9207      	str	r2, [sp, #28]
 800ee2e:	9304      	str	r3, [sp, #16]
 800ee30:	783b      	ldrb	r3, [r7, #0]
 800ee32:	2b2e      	cmp	r3, #46	; 0x2e
 800ee34:	d10c      	bne.n	800ee50 <_svfiprintf_r+0x124>
 800ee36:	787b      	ldrb	r3, [r7, #1]
 800ee38:	2b2a      	cmp	r3, #42	; 0x2a
 800ee3a:	d133      	bne.n	800eea4 <_svfiprintf_r+0x178>
 800ee3c:	9b03      	ldr	r3, [sp, #12]
 800ee3e:	1d1a      	adds	r2, r3, #4
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	9203      	str	r2, [sp, #12]
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	bfb8      	it	lt
 800ee48:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ee4c:	3702      	adds	r7, #2
 800ee4e:	9305      	str	r3, [sp, #20]
 800ee50:	4d2e      	ldr	r5, [pc, #184]	; (800ef0c <_svfiprintf_r+0x1e0>)
 800ee52:	7839      	ldrb	r1, [r7, #0]
 800ee54:	2203      	movs	r2, #3
 800ee56:	4628      	mov	r0, r5
 800ee58:	f7f1 f9ea 	bl	8000230 <memchr>
 800ee5c:	b138      	cbz	r0, 800ee6e <_svfiprintf_r+0x142>
 800ee5e:	2340      	movs	r3, #64	; 0x40
 800ee60:	1b40      	subs	r0, r0, r5
 800ee62:	fa03 f000 	lsl.w	r0, r3, r0
 800ee66:	9b04      	ldr	r3, [sp, #16]
 800ee68:	4303      	orrs	r3, r0
 800ee6a:	3701      	adds	r7, #1
 800ee6c:	9304      	str	r3, [sp, #16]
 800ee6e:	7839      	ldrb	r1, [r7, #0]
 800ee70:	4827      	ldr	r0, [pc, #156]	; (800ef10 <_svfiprintf_r+0x1e4>)
 800ee72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ee76:	2206      	movs	r2, #6
 800ee78:	1c7e      	adds	r6, r7, #1
 800ee7a:	f7f1 f9d9 	bl	8000230 <memchr>
 800ee7e:	2800      	cmp	r0, #0
 800ee80:	d038      	beq.n	800eef4 <_svfiprintf_r+0x1c8>
 800ee82:	4b24      	ldr	r3, [pc, #144]	; (800ef14 <_svfiprintf_r+0x1e8>)
 800ee84:	bb13      	cbnz	r3, 800eecc <_svfiprintf_r+0x1a0>
 800ee86:	9b03      	ldr	r3, [sp, #12]
 800ee88:	3307      	adds	r3, #7
 800ee8a:	f023 0307 	bic.w	r3, r3, #7
 800ee8e:	3308      	adds	r3, #8
 800ee90:	9303      	str	r3, [sp, #12]
 800ee92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee94:	444b      	add	r3, r9
 800ee96:	9309      	str	r3, [sp, #36]	; 0x24
 800ee98:	e76d      	b.n	800ed76 <_svfiprintf_r+0x4a>
 800ee9a:	fb05 3202 	mla	r2, r5, r2, r3
 800ee9e:	2001      	movs	r0, #1
 800eea0:	460f      	mov	r7, r1
 800eea2:	e7a6      	b.n	800edf2 <_svfiprintf_r+0xc6>
 800eea4:	2300      	movs	r3, #0
 800eea6:	3701      	adds	r7, #1
 800eea8:	9305      	str	r3, [sp, #20]
 800eeaa:	4619      	mov	r1, r3
 800eeac:	250a      	movs	r5, #10
 800eeae:	4638      	mov	r0, r7
 800eeb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eeb4:	3a30      	subs	r2, #48	; 0x30
 800eeb6:	2a09      	cmp	r2, #9
 800eeb8:	d903      	bls.n	800eec2 <_svfiprintf_r+0x196>
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d0c8      	beq.n	800ee50 <_svfiprintf_r+0x124>
 800eebe:	9105      	str	r1, [sp, #20]
 800eec0:	e7c6      	b.n	800ee50 <_svfiprintf_r+0x124>
 800eec2:	fb05 2101 	mla	r1, r5, r1, r2
 800eec6:	2301      	movs	r3, #1
 800eec8:	4607      	mov	r7, r0
 800eeca:	e7f0      	b.n	800eeae <_svfiprintf_r+0x182>
 800eecc:	ab03      	add	r3, sp, #12
 800eece:	9300      	str	r3, [sp, #0]
 800eed0:	4622      	mov	r2, r4
 800eed2:	4b11      	ldr	r3, [pc, #68]	; (800ef18 <_svfiprintf_r+0x1ec>)
 800eed4:	a904      	add	r1, sp, #16
 800eed6:	4640      	mov	r0, r8
 800eed8:	f7fd fdc8 	bl	800ca6c <_printf_float>
 800eedc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800eee0:	4681      	mov	r9, r0
 800eee2:	d1d6      	bne.n	800ee92 <_svfiprintf_r+0x166>
 800eee4:	89a3      	ldrh	r3, [r4, #12]
 800eee6:	065b      	lsls	r3, r3, #25
 800eee8:	f53f af35 	bmi.w	800ed56 <_svfiprintf_r+0x2a>
 800eeec:	9809      	ldr	r0, [sp, #36]	; 0x24
 800eeee:	b01d      	add	sp, #116	; 0x74
 800eef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eef4:	ab03      	add	r3, sp, #12
 800eef6:	9300      	str	r3, [sp, #0]
 800eef8:	4622      	mov	r2, r4
 800eefa:	4b07      	ldr	r3, [pc, #28]	; (800ef18 <_svfiprintf_r+0x1ec>)
 800eefc:	a904      	add	r1, sp, #16
 800eefe:	4640      	mov	r0, r8
 800ef00:	f7fe f86a 	bl	800cfd8 <_printf_i>
 800ef04:	e7ea      	b.n	800eedc <_svfiprintf_r+0x1b0>
 800ef06:	bf00      	nop
 800ef08:	08010084 	.word	0x08010084
 800ef0c:	0801008a 	.word	0x0801008a
 800ef10:	0801008e 	.word	0x0801008e
 800ef14:	0800ca6d 	.word	0x0800ca6d
 800ef18:	0800ec79 	.word	0x0800ec79

0800ef1c <_sbrk_r>:
 800ef1c:	b538      	push	{r3, r4, r5, lr}
 800ef1e:	4c06      	ldr	r4, [pc, #24]	; (800ef38 <_sbrk_r+0x1c>)
 800ef20:	2300      	movs	r3, #0
 800ef22:	4605      	mov	r5, r0
 800ef24:	4608      	mov	r0, r1
 800ef26:	6023      	str	r3, [r4, #0]
 800ef28:	f7f6 fdb6 	bl	8005a98 <_sbrk>
 800ef2c:	1c43      	adds	r3, r0, #1
 800ef2e:	d102      	bne.n	800ef36 <_sbrk_r+0x1a>
 800ef30:	6823      	ldr	r3, [r4, #0]
 800ef32:	b103      	cbz	r3, 800ef36 <_sbrk_r+0x1a>
 800ef34:	602b      	str	r3, [r5, #0]
 800ef36:	bd38      	pop	{r3, r4, r5, pc}
 800ef38:	200028f0 	.word	0x200028f0

0800ef3c <__sread>:
 800ef3c:	b510      	push	{r4, lr}
 800ef3e:	460c      	mov	r4, r1
 800ef40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef44:	f000 f8e8 	bl	800f118 <_read_r>
 800ef48:	2800      	cmp	r0, #0
 800ef4a:	bfab      	itete	ge
 800ef4c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ef4e:	89a3      	ldrhlt	r3, [r4, #12]
 800ef50:	181b      	addge	r3, r3, r0
 800ef52:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ef56:	bfac      	ite	ge
 800ef58:	6563      	strge	r3, [r4, #84]	; 0x54
 800ef5a:	81a3      	strhlt	r3, [r4, #12]
 800ef5c:	bd10      	pop	{r4, pc}

0800ef5e <__swrite>:
 800ef5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef62:	461f      	mov	r7, r3
 800ef64:	898b      	ldrh	r3, [r1, #12]
 800ef66:	05db      	lsls	r3, r3, #23
 800ef68:	4605      	mov	r5, r0
 800ef6a:	460c      	mov	r4, r1
 800ef6c:	4616      	mov	r6, r2
 800ef6e:	d505      	bpl.n	800ef7c <__swrite+0x1e>
 800ef70:	2302      	movs	r3, #2
 800ef72:	2200      	movs	r2, #0
 800ef74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef78:	f000 f868 	bl	800f04c <_lseek_r>
 800ef7c:	89a3      	ldrh	r3, [r4, #12]
 800ef7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ef82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ef86:	81a3      	strh	r3, [r4, #12]
 800ef88:	4632      	mov	r2, r6
 800ef8a:	463b      	mov	r3, r7
 800ef8c:	4628      	mov	r0, r5
 800ef8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ef92:	f000 b817 	b.w	800efc4 <_write_r>

0800ef96 <__sseek>:
 800ef96:	b510      	push	{r4, lr}
 800ef98:	460c      	mov	r4, r1
 800ef9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef9e:	f000 f855 	bl	800f04c <_lseek_r>
 800efa2:	1c43      	adds	r3, r0, #1
 800efa4:	89a3      	ldrh	r3, [r4, #12]
 800efa6:	bf15      	itete	ne
 800efa8:	6560      	strne	r0, [r4, #84]	; 0x54
 800efaa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800efae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800efb2:	81a3      	strheq	r3, [r4, #12]
 800efb4:	bf18      	it	ne
 800efb6:	81a3      	strhne	r3, [r4, #12]
 800efb8:	bd10      	pop	{r4, pc}

0800efba <__sclose>:
 800efba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800efbe:	f000 b813 	b.w	800efe8 <_close_r>
	...

0800efc4 <_write_r>:
 800efc4:	b538      	push	{r3, r4, r5, lr}
 800efc6:	4c07      	ldr	r4, [pc, #28]	; (800efe4 <_write_r+0x20>)
 800efc8:	4605      	mov	r5, r0
 800efca:	4608      	mov	r0, r1
 800efcc:	4611      	mov	r1, r2
 800efce:	2200      	movs	r2, #0
 800efd0:	6022      	str	r2, [r4, #0]
 800efd2:	461a      	mov	r2, r3
 800efd4:	f7f6 f99d 	bl	8005312 <_write>
 800efd8:	1c43      	adds	r3, r0, #1
 800efda:	d102      	bne.n	800efe2 <_write_r+0x1e>
 800efdc:	6823      	ldr	r3, [r4, #0]
 800efde:	b103      	cbz	r3, 800efe2 <_write_r+0x1e>
 800efe0:	602b      	str	r3, [r5, #0]
 800efe2:	bd38      	pop	{r3, r4, r5, pc}
 800efe4:	200028f0 	.word	0x200028f0

0800efe8 <_close_r>:
 800efe8:	b538      	push	{r3, r4, r5, lr}
 800efea:	4c06      	ldr	r4, [pc, #24]	; (800f004 <_close_r+0x1c>)
 800efec:	2300      	movs	r3, #0
 800efee:	4605      	mov	r5, r0
 800eff0:	4608      	mov	r0, r1
 800eff2:	6023      	str	r3, [r4, #0]
 800eff4:	f7f6 fd1b 	bl	8005a2e <_close>
 800eff8:	1c43      	adds	r3, r0, #1
 800effa:	d102      	bne.n	800f002 <_close_r+0x1a>
 800effc:	6823      	ldr	r3, [r4, #0]
 800effe:	b103      	cbz	r3, 800f002 <_close_r+0x1a>
 800f000:	602b      	str	r3, [r5, #0]
 800f002:	bd38      	pop	{r3, r4, r5, pc}
 800f004:	200028f0 	.word	0x200028f0

0800f008 <_fstat_r>:
 800f008:	b538      	push	{r3, r4, r5, lr}
 800f00a:	4c07      	ldr	r4, [pc, #28]	; (800f028 <_fstat_r+0x20>)
 800f00c:	2300      	movs	r3, #0
 800f00e:	4605      	mov	r5, r0
 800f010:	4608      	mov	r0, r1
 800f012:	4611      	mov	r1, r2
 800f014:	6023      	str	r3, [r4, #0]
 800f016:	f7f6 fd16 	bl	8005a46 <_fstat>
 800f01a:	1c43      	adds	r3, r0, #1
 800f01c:	d102      	bne.n	800f024 <_fstat_r+0x1c>
 800f01e:	6823      	ldr	r3, [r4, #0]
 800f020:	b103      	cbz	r3, 800f024 <_fstat_r+0x1c>
 800f022:	602b      	str	r3, [r5, #0]
 800f024:	bd38      	pop	{r3, r4, r5, pc}
 800f026:	bf00      	nop
 800f028:	200028f0 	.word	0x200028f0

0800f02c <_isatty_r>:
 800f02c:	b538      	push	{r3, r4, r5, lr}
 800f02e:	4c06      	ldr	r4, [pc, #24]	; (800f048 <_isatty_r+0x1c>)
 800f030:	2300      	movs	r3, #0
 800f032:	4605      	mov	r5, r0
 800f034:	4608      	mov	r0, r1
 800f036:	6023      	str	r3, [r4, #0]
 800f038:	f7f6 fd15 	bl	8005a66 <_isatty>
 800f03c:	1c43      	adds	r3, r0, #1
 800f03e:	d102      	bne.n	800f046 <_isatty_r+0x1a>
 800f040:	6823      	ldr	r3, [r4, #0]
 800f042:	b103      	cbz	r3, 800f046 <_isatty_r+0x1a>
 800f044:	602b      	str	r3, [r5, #0]
 800f046:	bd38      	pop	{r3, r4, r5, pc}
 800f048:	200028f0 	.word	0x200028f0

0800f04c <_lseek_r>:
 800f04c:	b538      	push	{r3, r4, r5, lr}
 800f04e:	4c07      	ldr	r4, [pc, #28]	; (800f06c <_lseek_r+0x20>)
 800f050:	4605      	mov	r5, r0
 800f052:	4608      	mov	r0, r1
 800f054:	4611      	mov	r1, r2
 800f056:	2200      	movs	r2, #0
 800f058:	6022      	str	r2, [r4, #0]
 800f05a:	461a      	mov	r2, r3
 800f05c:	f7f6 fd0e 	bl	8005a7c <_lseek>
 800f060:	1c43      	adds	r3, r0, #1
 800f062:	d102      	bne.n	800f06a <_lseek_r+0x1e>
 800f064:	6823      	ldr	r3, [r4, #0]
 800f066:	b103      	cbz	r3, 800f06a <_lseek_r+0x1e>
 800f068:	602b      	str	r3, [r5, #0]
 800f06a:	bd38      	pop	{r3, r4, r5, pc}
 800f06c:	200028f0 	.word	0x200028f0

0800f070 <__ascii_mbtowc>:
 800f070:	b082      	sub	sp, #8
 800f072:	b901      	cbnz	r1, 800f076 <__ascii_mbtowc+0x6>
 800f074:	a901      	add	r1, sp, #4
 800f076:	b142      	cbz	r2, 800f08a <__ascii_mbtowc+0x1a>
 800f078:	b14b      	cbz	r3, 800f08e <__ascii_mbtowc+0x1e>
 800f07a:	7813      	ldrb	r3, [r2, #0]
 800f07c:	600b      	str	r3, [r1, #0]
 800f07e:	7812      	ldrb	r2, [r2, #0]
 800f080:	1c10      	adds	r0, r2, #0
 800f082:	bf18      	it	ne
 800f084:	2001      	movne	r0, #1
 800f086:	b002      	add	sp, #8
 800f088:	4770      	bx	lr
 800f08a:	4610      	mov	r0, r2
 800f08c:	e7fb      	b.n	800f086 <__ascii_mbtowc+0x16>
 800f08e:	f06f 0001 	mvn.w	r0, #1
 800f092:	e7f8      	b.n	800f086 <__ascii_mbtowc+0x16>

0800f094 <memmove>:
 800f094:	4288      	cmp	r0, r1
 800f096:	b510      	push	{r4, lr}
 800f098:	eb01 0302 	add.w	r3, r1, r2
 800f09c:	d807      	bhi.n	800f0ae <memmove+0x1a>
 800f09e:	1e42      	subs	r2, r0, #1
 800f0a0:	4299      	cmp	r1, r3
 800f0a2:	d00a      	beq.n	800f0ba <memmove+0x26>
 800f0a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f0a8:	f802 4f01 	strb.w	r4, [r2, #1]!
 800f0ac:	e7f8      	b.n	800f0a0 <memmove+0xc>
 800f0ae:	4283      	cmp	r3, r0
 800f0b0:	d9f5      	bls.n	800f09e <memmove+0xa>
 800f0b2:	1881      	adds	r1, r0, r2
 800f0b4:	1ad2      	subs	r2, r2, r3
 800f0b6:	42d3      	cmn	r3, r2
 800f0b8:	d100      	bne.n	800f0bc <memmove+0x28>
 800f0ba:	bd10      	pop	{r4, pc}
 800f0bc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f0c0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800f0c4:	e7f7      	b.n	800f0b6 <memmove+0x22>

0800f0c6 <__malloc_lock>:
 800f0c6:	4770      	bx	lr

0800f0c8 <__malloc_unlock>:
 800f0c8:	4770      	bx	lr

0800f0ca <_realloc_r>:
 800f0ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0cc:	4607      	mov	r7, r0
 800f0ce:	4614      	mov	r4, r2
 800f0d0:	460e      	mov	r6, r1
 800f0d2:	b921      	cbnz	r1, 800f0de <_realloc_r+0x14>
 800f0d4:	4611      	mov	r1, r2
 800f0d6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f0da:	f7ff bd73 	b.w	800ebc4 <_malloc_r>
 800f0de:	b922      	cbnz	r2, 800f0ea <_realloc_r+0x20>
 800f0e0:	f7ff fd22 	bl	800eb28 <_free_r>
 800f0e4:	4625      	mov	r5, r4
 800f0e6:	4628      	mov	r0, r5
 800f0e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f0ea:	f000 f834 	bl	800f156 <_malloc_usable_size_r>
 800f0ee:	42a0      	cmp	r0, r4
 800f0f0:	d20f      	bcs.n	800f112 <_realloc_r+0x48>
 800f0f2:	4621      	mov	r1, r4
 800f0f4:	4638      	mov	r0, r7
 800f0f6:	f7ff fd65 	bl	800ebc4 <_malloc_r>
 800f0fa:	4605      	mov	r5, r0
 800f0fc:	2800      	cmp	r0, #0
 800f0fe:	d0f2      	beq.n	800f0e6 <_realloc_r+0x1c>
 800f100:	4631      	mov	r1, r6
 800f102:	4622      	mov	r2, r4
 800f104:	f7ff fa1c 	bl	800e540 <memcpy>
 800f108:	4631      	mov	r1, r6
 800f10a:	4638      	mov	r0, r7
 800f10c:	f7ff fd0c 	bl	800eb28 <_free_r>
 800f110:	e7e9      	b.n	800f0e6 <_realloc_r+0x1c>
 800f112:	4635      	mov	r5, r6
 800f114:	e7e7      	b.n	800f0e6 <_realloc_r+0x1c>
	...

0800f118 <_read_r>:
 800f118:	b538      	push	{r3, r4, r5, lr}
 800f11a:	4c07      	ldr	r4, [pc, #28]	; (800f138 <_read_r+0x20>)
 800f11c:	4605      	mov	r5, r0
 800f11e:	4608      	mov	r0, r1
 800f120:	4611      	mov	r1, r2
 800f122:	2200      	movs	r2, #0
 800f124:	6022      	str	r2, [r4, #0]
 800f126:	461a      	mov	r2, r3
 800f128:	f7f6 fc64 	bl	80059f4 <_read>
 800f12c:	1c43      	adds	r3, r0, #1
 800f12e:	d102      	bne.n	800f136 <_read_r+0x1e>
 800f130:	6823      	ldr	r3, [r4, #0]
 800f132:	b103      	cbz	r3, 800f136 <_read_r+0x1e>
 800f134:	602b      	str	r3, [r5, #0]
 800f136:	bd38      	pop	{r3, r4, r5, pc}
 800f138:	200028f0 	.word	0x200028f0

0800f13c <__ascii_wctomb>:
 800f13c:	b149      	cbz	r1, 800f152 <__ascii_wctomb+0x16>
 800f13e:	2aff      	cmp	r2, #255	; 0xff
 800f140:	bf85      	ittet	hi
 800f142:	238a      	movhi	r3, #138	; 0x8a
 800f144:	6003      	strhi	r3, [r0, #0]
 800f146:	700a      	strbls	r2, [r1, #0]
 800f148:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800f14c:	bf98      	it	ls
 800f14e:	2001      	movls	r0, #1
 800f150:	4770      	bx	lr
 800f152:	4608      	mov	r0, r1
 800f154:	4770      	bx	lr

0800f156 <_malloc_usable_size_r>:
 800f156:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f15a:	1f18      	subs	r0, r3, #4
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	bfbc      	itt	lt
 800f160:	580b      	ldrlt	r3, [r1, r0]
 800f162:	18c0      	addlt	r0, r0, r3
 800f164:	4770      	bx	lr
	...

0800f168 <_init>:
 800f168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f16a:	bf00      	nop
 800f16c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f16e:	bc08      	pop	{r3}
 800f170:	469e      	mov	lr, r3
 800f172:	4770      	bx	lr

0800f174 <_fini>:
 800f174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f176:	bf00      	nop
 800f178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f17a:	bc08      	pop	{r3}
 800f17c:	469e      	mov	lr, r3
 800f17e:	4770      	bx	lr
