var g_data = {
z13:{prod:'Questa',reporttype:'in',scopes:[{s:'11',b:'1',val:'mem_top'},{link:'z.htm?f=1&s=13',val:'run_test'}],lang:'SystemVerilog',src:{z:'ram_top.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=13,Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14:{prod:'Questa',reporttype:'in',scopes:[{s:'11',b:'1',val:'mem_top'},{link:'z.htm?f=1&s=14',val:'intf'}],du:{val:'work.mem_intf',link:'z.htm?f=1&s=14'},lang:'SystemVerilog',src:{z:'ram_top.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=14,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=14,Toggles'},tb:{class:'even_r', val:'72'},cb:{class:'even_r', val:'72'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z11:{prod:'Questa',reporttype:'in',scopes:[{link:'z.htm?f=1&s=11',val:'mem_top'}],du:{val:'work.mem_top',link:'z.htm?f=1&s=11'},lang:'SystemVerilog',src:{z:'ram_top.sv'},summaryTables:{
headers:['Statement', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'0',ln:'mem_top',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=13',ln:'run_test',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=14',ln:'intf',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=11,Statements'},tb:{class:'odd_r', val:'15'},cb:{class:'odd_r', val:'15'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=11,Toggles'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'17'},cb:{class:'odd_r', val:'17'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Toggles'},tb:{class:'even_r', val:'74'},cb:{class:'even_r', val:'74'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z59:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_trans'},{val:'mem_trans__1'},{link:'z.htm?f=1&s=59',val:'print_trans'}],lang:'SystemVerilog',src:{z:'ram_trans.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=59,Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z61:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_gen'},{link:'z.htm?f=1&s=61',val:'connect'}],lang:'SystemVerilog',src:{z:'ram_gen.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=61,Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z64:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_gen_sanity_test'},{link:'z.htm?f=1&s=64',val:'run'}],lang:'SystemVerilog',src:{z:'ram_gen_sanity_test.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=64,Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z66:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_gen_continuous_wr'},{link:'z.htm?f=1&s=66',val:'run'}],lang:'SystemVerilog',src:{z:'ram_gen_continuous_wr.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=66,Statements'},tb:{class:'odd_r', val:'27'},cb:{class:'odd_r', val:'27'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z68:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_gen_simultaneous_wr'},{link:'z.htm?f=1&s=68',val:'run'}],lang:'SystemVerilog',src:{z:'ram_gen_simultaneous_wr.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=68,Statements'},tb:{class:'odd_r', val:'18'},cb:{class:'odd_r', val:'18'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z70:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_gen_backtoback_wr'},{link:'z.htm?f=1&s=70',val:'run'}],lang:'SystemVerilog',src:{z:'ram_gen_backtoback_wr.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=70,Statements'},tb:{class:'odd_r', val:'11'},cb:{class:'odd_r', val:'11'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z72:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_gen_inbetween_reset'},{link:'z.htm?f=1&s=72',val:'run'}],lang:'SystemVerilog',src:{z:'ram_gen_inbetween_reset.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=72,Statements'},tb:{class:'odd_r', val:'22'},cb:{class:'odd_r', val:'22'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z74:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_drv'},{link:'z.htm?f=1&s=74',val:'connect'}],lang:'SystemVerilog',src:{z:'ram_drv.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=74,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z75:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_drv'},{link:'z.htm?f=1&s=75',val:'run'}],lang:'SystemVerilog',src:{z:'ram_drv.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=75,Statements'},tb:{class:'odd_r', val:'26'},cb:{class:'odd_r', val:'26'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'26'},cb:{class:'odd_r', val:'26'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z79:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_mon'},{link:'z.htm?f=1&s=79',val:'connect'}],lang:'SystemVerilog',src:{z:'ram_mon.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=79,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z80:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_mon'},{link:'z.htm?f=1&s=80',val:'run'}],lang:'SystemVerilog',src:{z:'ram_mon.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=80,Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z82:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_pred'},{link:'z.htm?f=1&s=82',val:'connect'}],lang:'SystemVerilog',src:{z:'ram_pred.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=82,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z83:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_pred'},{link:'z.htm?f=1&s=83',val:'run'}],lang:'SystemVerilog',src:{z:'ram_pred.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=83,Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=83,Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z88:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_scrbd'},{link:'z.htm?f=1&s=88',val:'new'}],lang:'SystemVerilog',src:{z:'ram_scrbd.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=88,Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z89:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_scrbd'},{link:'z.htm?f=1&s=89',val:'connect'}],lang:'SystemVerilog',src:{z:'ram_scrbd.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=89,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z126:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{s:'87',b:'1',val:'mem_scrbd'},{link:'z.htm?f=1&s=126',val:'run'}],lang:'SystemVerilog',src:{z:'ram_scrbd.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=126,Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z87:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{link:'z.htm?f=1&s=87',val:'mem_scrbd'}],lang:'SystemVerilog',src:{z:'ram_scrbd.sv'},summaryTables:{
headers:['Cvg', 'Statement'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'97.25'},{class:'bgGreen', val:'94.50'},{class:'bgGreen', val:'100.00'}]},
{parent:'0',ln:'mem_scrbd',covs:[{class:'bgGreen', val:'97.25'},{class:'bgGreen', val:'94.50'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=88',ln:'new',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=89',ln:'connect',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=126',ln:'run',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'80.00%'},avgw:{class:'bgGreen', val:'97.25%'},
data:[
{link:{class:'odd',val:'g.htm?f=1&s=87,Covergroups'},tb:{class:'odd_r', val:'57'},cb:{class:'odd_r', val:'43'},ms:{class:'odd_r', val:'14'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.43%'},cp:{class:'bgGreen', val:'94.50%'}}
,{link:{class:'even',val:'Statements'},tb:{class:'even_r', val:'13'},cb:{class:'even_r', val:'13'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'80.00%'},avgw:{class:'bgGreen', val:'97.25%'},
data:[
{link:{class:'odd',val:'Covergroups'},tb:{class:'odd_r', val:'57'},cb:{class:'odd_r', val:'43'},ms:{class:'odd_r', val:'14'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.43%'},cp:{class:'bgGreen', val:'94.50%'}}
,{link:{class:'even',val:'Statements'},tb:{class:'even_r', val:'13'},cb:{class:'even_r', val:'13'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z128:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_env'},{link:'z.htm?f=1&s=128',val:'build'}],lang:'SystemVerilog',src:{z:'ram_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=128,Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z129:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_env'},{link:'z.htm?f=1&s=129',val:'connect'}],lang:'SystemVerilog',src:{z:'ram_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=129,Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z130:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_env'},{link:'z.htm?f=1&s=130',val:'run'}],lang:'SystemVerilog',src:{z:'ram_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=130,Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z132:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_test'},{link:'z.htm?f=1&s=132',val:'build'}],lang:'SystemVerilog',src:{z:'ram_test.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=132,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z133:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_test'},{link:'z.htm?f=1&s=133',val:'connect'}],lang:'SystemVerilog',src:{z:'ram_test.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=133,Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=133,Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z139:{prod:'Questa',reporttype:'in',scopes:[{s:'56',b:'1',val:'pkg_files'},{val:'mem_test'},{link:'z.htm?f=1&s=139',val:'run'}],lang:'SystemVerilog',src:{z:'ram_test.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=139,Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z56:{prod:'Questa',reporttype:'in',scopes:[{link:'z.htm?f=1&s=56',val:'pkg_files'}],du:{val:'work.pkg_files',link:'z.htm?f=1&s=56'},lang:'SystemVerilog',src:{z:'pkg_files.sv'},summaryTables:{
headers:['Cvg', 'Statement', 'Branch'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'98.16'},{class:'bgGreen', val:'94.50'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'0',ln:'pkg_files',covs:[{class:'bgGreen', val:'98.16'},{class:'bgGreen', val:'94.50'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=59',ln:'mem_trans/mem_trans__1/print_trans',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=61',ln:'mem_gen/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=64',ln:'mem_gen_sanity_test/run',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=66',ln:'mem_gen_continuous_wr/run',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=68',ln:'mem_gen_simultaneous_wr/run',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=70',ln:'mem_gen_backtoback_wr/run',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=72',ln:'mem_gen_inbetween_reset/run',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=74',ln:'mem_drv/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=75',ln:'mem_drv/run',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=79',ln:'mem_mon/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=80',ln:'mem_mon/run',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=82',ln:'mem_pred/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=83',ln:'mem_pred/run',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=87',ln:'mem_scrbd',covs:[{class:'bgGreen', val:'97.25'},{class:'bgGreen', val:'94.50'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=128',ln:'mem_env/build',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=129',ln:'mem_env/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=130',ln:'mem_env/run',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=132',ln:'mem_test/build',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=133',ln:'mem_test/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=139',ln:'mem_test/run',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'94.79%'},avgw:{class:'bgGreen', val:'98.16%'},
data:[
{link:{class:'odd',val:'Covergroups'},tb:{class:'odd_r', val:'57'},cb:{class:'odd_r', val:'43'},ms:{class:'odd_r', val:'14'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.43%'},cp:{class:'bgGreen', val:'94.50%'}}
,{link:{class:'even',val:'Statements'},tb:{class:'even_r', val:'198'},cb:{class:'even_r', val:'198'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Branches'},tb:{class:'odd_r', val:'14'},cb:{class:'odd_r', val:'14'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'94.79%'},avgw:{class:'bgGreen', val:'98.16%'},
data:[
{link:{class:'odd',val:'Covergroups'},tb:{class:'odd_r', val:'57'},cb:{class:'odd_r', val:'43'},ms:{class:'odd_r', val:'14'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.43%'},cp:{class:'bgGreen', val:'94.50%'}}
,{link:{class:'even',val:'Statements'},tb:{class:'even_r', val:'198'},cb:{class:'even_r', val:'198'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Branches'},tb:{class:'odd_r', val:'14'},cb:{class:'odd_r', val:'14'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z6:{prod:'Questa',reporttype:'du',duname:'work.mem_intf',lang:'SystemVerilog',src:{z:'ram_intf.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=6,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=6,Toggles'},tb:{class:'even_r', val:'72'},cb:{class:'even_r', val:'72'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z185:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_trans'},{val:'mem_trans__1'},{link:'z.htm?f=1&s=185',val:'print_trans'}],lang:'SystemVerilog',src:{z:'ram_trans.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=185,Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z187:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_gen'},{link:'z.htm?f=1&s=187',val:'connect'}],lang:'SystemVerilog',src:{z:'ram_gen.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=187,Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z190:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_gen_sanity_test'},{link:'z.htm?f=1&s=190',val:'run'}],lang:'SystemVerilog',src:{z:'ram_gen_sanity_test.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=190,Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z192:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_gen_continuous_wr'},{link:'z.htm?f=1&s=192',val:'run'}],lang:'SystemVerilog',src:{z:'ram_gen_continuous_wr.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=192,Statements'},tb:{class:'odd_r', val:'27'},cb:{class:'odd_r', val:'27'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z194:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_gen_simultaneous_wr'},{link:'z.htm?f=1&s=194',val:'run'}],lang:'SystemVerilog',src:{z:'ram_gen_simultaneous_wr.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=194,Statements'},tb:{class:'odd_r', val:'18'},cb:{class:'odd_r', val:'18'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z196:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_gen_backtoback_wr'},{link:'z.htm?f=1&s=196',val:'run'}],lang:'SystemVerilog',src:{z:'ram_gen_backtoback_wr.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=196,Statements'},tb:{class:'odd_r', val:'11'},cb:{class:'odd_r', val:'11'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z198:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_gen_inbetween_reset'},{link:'z.htm?f=1&s=198',val:'run'}],lang:'SystemVerilog',src:{z:'ram_gen_inbetween_reset.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=198,Statements'},tb:{class:'odd_r', val:'22'},cb:{class:'odd_r', val:'22'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z200:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_drv'},{link:'z.htm?f=1&s=200',val:'connect'}],lang:'SystemVerilog',src:{z:'ram_drv.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=200,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z201:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_drv'},{link:'z.htm?f=1&s=201',val:'run'}],lang:'SystemVerilog',src:{z:'ram_drv.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=201,Statements'},tb:{class:'odd_r', val:'26'},cb:{class:'odd_r', val:'26'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'26'},cb:{class:'odd_r', val:'26'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z205:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_mon'},{link:'z.htm?f=1&s=205',val:'connect'}],lang:'SystemVerilog',src:{z:'ram_mon.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=205,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z206:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_mon'},{link:'z.htm?f=1&s=206',val:'run'}],lang:'SystemVerilog',src:{z:'ram_mon.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=206,Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z208:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_pred'},{link:'z.htm?f=1&s=208',val:'connect'}],lang:'SystemVerilog',src:{z:'ram_pred.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=208,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z209:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_pred'},{link:'z.htm?f=1&s=209',val:'run'}],lang:'SystemVerilog',src:{z:'ram_pred.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=209,Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=209,Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z214:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_scrbd'},{link:'z.htm?f=1&s=214',val:'new'}],lang:'SystemVerilog',src:{z:'ram_scrbd.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=214,Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z215:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_scrbd'},{link:'z.htm?f=1&s=215',val:'connect'}],lang:'SystemVerilog',src:{z:'ram_scrbd.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=215,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z252:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{s:'213',b:'1',val:'mem_scrbd'},{link:'z.htm?f=1&s=252',val:'run'}],lang:'SystemVerilog',src:{z:'ram_scrbd.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=252,Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z213:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{link:'z.htm?f=1&s=213',val:'mem_scrbd'}],lang:'SystemVerilog',src:{z:'ram_scrbd.sv'},summaryTables:{
headers:[],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'100.00'}]},
{parent:'0',ln:'mem_scrbd',covs:[{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=214',ln:'new',covs:[{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=215',ln:'connect',covs:[{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=252',ln:'run',covs:[{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'13'},cb:{class:'odd_r', val:'13'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'13'},cb:{class:'odd_r', val:'13'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z254:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_env'},{link:'z.htm?f=1&s=254',val:'build'}],lang:'SystemVerilog',src:{z:'ram_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=254,Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z255:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_env'},{link:'z.htm?f=1&s=255',val:'connect'}],lang:'SystemVerilog',src:{z:'ram_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=255,Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z256:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_env'},{link:'z.htm?f=1&s=256',val:'run'}],lang:'SystemVerilog',src:{z:'ram_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=256,Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z258:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_test'},{link:'z.htm?f=1&s=258',val:'build'}],lang:'SystemVerilog',src:{z:'ram_test.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=258,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z259:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_test'},{link:'z.htm?f=1&s=259',val:'connect'}],lang:'SystemVerilog',src:{z:'ram_test.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=259,Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=259,Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z265:{prod:'Questa',reporttype:'in',scopes:[{s:'182',b:'1',val:'work.pkg_files'},{val:'mem_test'},{link:'z.htm?f=1&s=265',val:'run'}],lang:'SystemVerilog',src:{z:'ram_test.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=265,Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z7:{prod:'Questa',reporttype:'du',duname:'work.pkg_files',lang:'SystemVerilog',src:{z:'pkg_files.sv'},summaryTables:{
headers:['Statement', 'Branch'],
instances:[{parent:'0',ln:'work.pkg_files',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=185',ln:'mem_trans/mem_trans__1/print_trans',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=187',ln:'mem_gen/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=190',ln:'mem_gen_sanity_test/run',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=192',ln:'mem_gen_continuous_wr/run',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=194',ln:'mem_gen_simultaneous_wr/run',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=196',ln:'mem_gen_backtoback_wr/run',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=198',ln:'mem_gen_inbetween_reset/run',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=200',ln:'mem_drv/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=201',ln:'mem_drv/run',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=205',ln:'mem_mon/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=206',ln:'mem_mon/run',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=208',ln:'mem_pred/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=209',ln:'mem_pred/run',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=213',ln:'mem_scrbd',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=254',ln:'mem_env/build',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=255',ln:'mem_env/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=256',ln:'mem_env/run',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=258',ln:'mem_test/build',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=259',ln:'mem_test/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=265',ln:'mem_test/run',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'198'},cb:{class:'odd_r', val:'198'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'14'},cb:{class:'even_r', val:'14'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z268:{prod:'Questa',reporttype:'in',scopes:[{s:'266',b:'1',val:'work.mem_top'},{link:'z.htm?f=1&s=268',val:'run_test'}],lang:'SystemVerilog',src:{z:'ram_top.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=268,Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z9:{prod:'Questa',reporttype:'du',duname:'work.mem_top',lang:'SystemVerilog',src:{z:'ram_top.sv'},summaryTables:{
headers:['Statement', 'Toggle'],
instances:[{parent:'0',ln:'work.mem_top',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=268',ln:'run_test',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=9,Statements'},tb:{class:'odd_r', val:'15'},cb:{class:'odd_r', val:'15'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=9,Toggles'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
dummyEnd:0
};
processSummaryData(g_data);