# RISC-V CPU for my FYP
currently implementing RISC-V 32

# Develop plan:
- [ ] single cycle RISC-V 32 CPU 
- [ ] complete IFU 
- [ ] complete IDU  
- [ ] complete Regs  
- [ ] complete MEM  
- [ ] complete EXU   
- [ ] complete LSU  
- [ ] support AXI4  
- [ ] add cache  
- [ ] support BPU  
- [ ] support BUS  
- [ ] upgrade to RISC-V 64  
