Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 14 18:50:37 2020
| Host         : lkeilly-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file io_demo_timing_summary_routed.rpt -pb io_demo_timing_summary_routed.pb -rpx io_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : io_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.787        0.000                      0                  642        0.079        0.000                      0                  642        4.020        0.000                       0                   311  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.787        0.000                      0                  642        0.079        0.000                      0                  642        4.020        0.000                       0                   311  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 3.112ns (35.284%)  route 5.708ns (64.716%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.714     5.316    keyb/clock_IBUF_BUFG
    SLICE_X87Y110        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  keyb/keyb_char_reg[0]/Q
                         net (fo=5, routed)           1.006     6.778    keyb/keyb_char[0]
    SLICE_X86Y110        LUT5 (Prop_lut5_I2_O)        0.152     6.930 r  keyb/count1_carry_i_28/O
                         net (fo=1, routed)           0.866     7.796    keyb/count1_carry_i_28_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I3_O)        0.326     8.122 r  keyb/count1_carry_i_13/O
                         net (fo=11, routed)          0.797     8.919    keyb/count1_carry_i_13_n_0
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.124     9.043 r  keyb/count1_carry_i_17/O
                         net (fo=39, routed)          1.057    10.100    keyb/count1_carry_i_17_0[1]
    SLICE_X84Y103        LUT4 (Prop_lut4_I0_O)        0.124    10.224 r  keyb/count1_carry_i_6/O
                         net (fo=1, routed)           0.000    10.224    snd/count0_carry_i_8[3]
    SLICE_X84Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.600 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.600    snd/count1_carry_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.717    snd/count1_carry__0_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.834    snd/count1_carry__1_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.951    snd/count1_carry__2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.180 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.774    11.954    snd/count1_carry__3_n_1
    SLICE_X85Y106        LUT4 (Prop_lut4_I1_O)        0.310    12.264 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    12.264    snd/count0_carry__1_i_7_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.814 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.814    snd/count0_carry__1_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.928 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.208    14.136    snd/count0_carry__2_n_0
    SLICE_X86Y104        FDRE                                         r  snd/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.596    15.018    snd/clock_IBUF_BUFG
    SLICE_X86Y104        FDRE                                         r  snd/count_reg[10]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y104        FDRE (Setup_fdre_C_R)       -0.335    14.923    snd/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 3.112ns (35.284%)  route 5.708ns (64.716%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.714     5.316    keyb/clock_IBUF_BUFG
    SLICE_X87Y110        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  keyb/keyb_char_reg[0]/Q
                         net (fo=5, routed)           1.006     6.778    keyb/keyb_char[0]
    SLICE_X86Y110        LUT5 (Prop_lut5_I2_O)        0.152     6.930 r  keyb/count1_carry_i_28/O
                         net (fo=1, routed)           0.866     7.796    keyb/count1_carry_i_28_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I3_O)        0.326     8.122 r  keyb/count1_carry_i_13/O
                         net (fo=11, routed)          0.797     8.919    keyb/count1_carry_i_13_n_0
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.124     9.043 r  keyb/count1_carry_i_17/O
                         net (fo=39, routed)          1.057    10.100    keyb/count1_carry_i_17_0[1]
    SLICE_X84Y103        LUT4 (Prop_lut4_I0_O)        0.124    10.224 r  keyb/count1_carry_i_6/O
                         net (fo=1, routed)           0.000    10.224    snd/count0_carry_i_8[3]
    SLICE_X84Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.600 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.600    snd/count1_carry_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.717    snd/count1_carry__0_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.834    snd/count1_carry__1_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.951    snd/count1_carry__2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.180 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.774    11.954    snd/count1_carry__3_n_1
    SLICE_X85Y106        LUT4 (Prop_lut4_I1_O)        0.310    12.264 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    12.264    snd/count0_carry__1_i_7_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.814 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.814    snd/count0_carry__1_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.928 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.208    14.136    snd/count0_carry__2_n_0
    SLICE_X86Y104        FDRE                                         r  snd/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.596    15.018    snd/clock_IBUF_BUFG
    SLICE_X86Y104        FDRE                                         r  snd/count_reg[11]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y104        FDRE (Setup_fdre_C_R)       -0.335    14.923    snd/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 3.112ns (35.284%)  route 5.708ns (64.716%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.714     5.316    keyb/clock_IBUF_BUFG
    SLICE_X87Y110        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  keyb/keyb_char_reg[0]/Q
                         net (fo=5, routed)           1.006     6.778    keyb/keyb_char[0]
    SLICE_X86Y110        LUT5 (Prop_lut5_I2_O)        0.152     6.930 r  keyb/count1_carry_i_28/O
                         net (fo=1, routed)           0.866     7.796    keyb/count1_carry_i_28_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I3_O)        0.326     8.122 r  keyb/count1_carry_i_13/O
                         net (fo=11, routed)          0.797     8.919    keyb/count1_carry_i_13_n_0
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.124     9.043 r  keyb/count1_carry_i_17/O
                         net (fo=39, routed)          1.057    10.100    keyb/count1_carry_i_17_0[1]
    SLICE_X84Y103        LUT4 (Prop_lut4_I0_O)        0.124    10.224 r  keyb/count1_carry_i_6/O
                         net (fo=1, routed)           0.000    10.224    snd/count0_carry_i_8[3]
    SLICE_X84Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.600 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.600    snd/count1_carry_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.717    snd/count1_carry__0_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.834    snd/count1_carry__1_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.951    snd/count1_carry__2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.180 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.774    11.954    snd/count1_carry__3_n_1
    SLICE_X85Y106        LUT4 (Prop_lut4_I1_O)        0.310    12.264 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    12.264    snd/count0_carry__1_i_7_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.814 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.814    snd/count0_carry__1_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.928 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.208    14.136    snd/count0_carry__2_n_0
    SLICE_X86Y104        FDRE                                         r  snd/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.596    15.018    snd/clock_IBUF_BUFG
    SLICE_X86Y104        FDRE                                         r  snd/count_reg[8]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y104        FDRE (Setup_fdre_C_R)       -0.335    14.923    snd/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 3.112ns (35.284%)  route 5.708ns (64.716%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.714     5.316    keyb/clock_IBUF_BUFG
    SLICE_X87Y110        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  keyb/keyb_char_reg[0]/Q
                         net (fo=5, routed)           1.006     6.778    keyb/keyb_char[0]
    SLICE_X86Y110        LUT5 (Prop_lut5_I2_O)        0.152     6.930 r  keyb/count1_carry_i_28/O
                         net (fo=1, routed)           0.866     7.796    keyb/count1_carry_i_28_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I3_O)        0.326     8.122 r  keyb/count1_carry_i_13/O
                         net (fo=11, routed)          0.797     8.919    keyb/count1_carry_i_13_n_0
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.124     9.043 r  keyb/count1_carry_i_17/O
                         net (fo=39, routed)          1.057    10.100    keyb/count1_carry_i_17_0[1]
    SLICE_X84Y103        LUT4 (Prop_lut4_I0_O)        0.124    10.224 r  keyb/count1_carry_i_6/O
                         net (fo=1, routed)           0.000    10.224    snd/count0_carry_i_8[3]
    SLICE_X84Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.600 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.600    snd/count1_carry_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.717    snd/count1_carry__0_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.834    snd/count1_carry__1_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.951    snd/count1_carry__2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.180 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.774    11.954    snd/count1_carry__3_n_1
    SLICE_X85Y106        LUT4 (Prop_lut4_I1_O)        0.310    12.264 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    12.264    snd/count0_carry__1_i_7_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.814 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.814    snd/count0_carry__1_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.928 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.208    14.136    snd/count0_carry__2_n_0
    SLICE_X86Y104        FDRE                                         r  snd/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.596    15.018    snd/clock_IBUF_BUFG
    SLICE_X86Y104        FDRE                                         r  snd/count_reg[9]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y104        FDRE (Setup_fdre_C_R)       -0.335    14.923    snd/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 3.112ns (35.846%)  route 5.570ns (64.154%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.714     5.316    keyb/clock_IBUF_BUFG
    SLICE_X87Y110        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  keyb/keyb_char_reg[0]/Q
                         net (fo=5, routed)           1.006     6.778    keyb/keyb_char[0]
    SLICE_X86Y110        LUT5 (Prop_lut5_I2_O)        0.152     6.930 r  keyb/count1_carry_i_28/O
                         net (fo=1, routed)           0.866     7.796    keyb/count1_carry_i_28_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I3_O)        0.326     8.122 r  keyb/count1_carry_i_13/O
                         net (fo=11, routed)          0.797     8.919    keyb/count1_carry_i_13_n_0
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.124     9.043 r  keyb/count1_carry_i_17/O
                         net (fo=39, routed)          1.057    10.100    keyb/count1_carry_i_17_0[1]
    SLICE_X84Y103        LUT4 (Prop_lut4_I0_O)        0.124    10.224 r  keyb/count1_carry_i_6/O
                         net (fo=1, routed)           0.000    10.224    snd/count0_carry_i_8[3]
    SLICE_X84Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.600 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.600    snd/count1_carry_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.717    snd/count1_carry__0_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.834    snd/count1_carry__1_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.951    snd/count1_carry__2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.180 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.774    11.954    snd/count1_carry__3_n_1
    SLICE_X85Y106        LUT4 (Prop_lut4_I1_O)        0.310    12.264 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    12.264    snd/count0_carry__1_i_7_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.814 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.814    snd/count0_carry__1_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.928 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.070    13.998    snd/count0_carry__2_n_0
    SLICE_X86Y103        FDRE                                         r  snd/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.596    15.018    snd/clock_IBUF_BUFG
    SLICE_X86Y103        FDRE                                         r  snd/count_reg[4]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y103        FDRE (Setup_fdre_C_R)       -0.335    14.923    snd/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -13.998    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 3.112ns (35.846%)  route 5.570ns (64.154%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.714     5.316    keyb/clock_IBUF_BUFG
    SLICE_X87Y110        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  keyb/keyb_char_reg[0]/Q
                         net (fo=5, routed)           1.006     6.778    keyb/keyb_char[0]
    SLICE_X86Y110        LUT5 (Prop_lut5_I2_O)        0.152     6.930 r  keyb/count1_carry_i_28/O
                         net (fo=1, routed)           0.866     7.796    keyb/count1_carry_i_28_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I3_O)        0.326     8.122 r  keyb/count1_carry_i_13/O
                         net (fo=11, routed)          0.797     8.919    keyb/count1_carry_i_13_n_0
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.124     9.043 r  keyb/count1_carry_i_17/O
                         net (fo=39, routed)          1.057    10.100    keyb/count1_carry_i_17_0[1]
    SLICE_X84Y103        LUT4 (Prop_lut4_I0_O)        0.124    10.224 r  keyb/count1_carry_i_6/O
                         net (fo=1, routed)           0.000    10.224    snd/count0_carry_i_8[3]
    SLICE_X84Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.600 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.600    snd/count1_carry_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.717    snd/count1_carry__0_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.834    snd/count1_carry__1_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.951    snd/count1_carry__2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.180 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.774    11.954    snd/count1_carry__3_n_1
    SLICE_X85Y106        LUT4 (Prop_lut4_I1_O)        0.310    12.264 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    12.264    snd/count0_carry__1_i_7_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.814 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.814    snd/count0_carry__1_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.928 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.070    13.998    snd/count0_carry__2_n_0
    SLICE_X86Y103        FDRE                                         r  snd/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.596    15.018    snd/clock_IBUF_BUFG
    SLICE_X86Y103        FDRE                                         r  snd/count_reg[5]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y103        FDRE (Setup_fdre_C_R)       -0.335    14.923    snd/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -13.998    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 3.112ns (35.846%)  route 5.570ns (64.154%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.714     5.316    keyb/clock_IBUF_BUFG
    SLICE_X87Y110        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  keyb/keyb_char_reg[0]/Q
                         net (fo=5, routed)           1.006     6.778    keyb/keyb_char[0]
    SLICE_X86Y110        LUT5 (Prop_lut5_I2_O)        0.152     6.930 r  keyb/count1_carry_i_28/O
                         net (fo=1, routed)           0.866     7.796    keyb/count1_carry_i_28_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I3_O)        0.326     8.122 r  keyb/count1_carry_i_13/O
                         net (fo=11, routed)          0.797     8.919    keyb/count1_carry_i_13_n_0
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.124     9.043 r  keyb/count1_carry_i_17/O
                         net (fo=39, routed)          1.057    10.100    keyb/count1_carry_i_17_0[1]
    SLICE_X84Y103        LUT4 (Prop_lut4_I0_O)        0.124    10.224 r  keyb/count1_carry_i_6/O
                         net (fo=1, routed)           0.000    10.224    snd/count0_carry_i_8[3]
    SLICE_X84Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.600 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.600    snd/count1_carry_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.717    snd/count1_carry__0_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.834    snd/count1_carry__1_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.951    snd/count1_carry__2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.180 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.774    11.954    snd/count1_carry__3_n_1
    SLICE_X85Y106        LUT4 (Prop_lut4_I1_O)        0.310    12.264 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    12.264    snd/count0_carry__1_i_7_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.814 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.814    snd/count0_carry__1_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.928 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.070    13.998    snd/count0_carry__2_n_0
    SLICE_X86Y103        FDRE                                         r  snd/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.596    15.018    snd/clock_IBUF_BUFG
    SLICE_X86Y103        FDRE                                         r  snd/count_reg[6]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y103        FDRE (Setup_fdre_C_R)       -0.335    14.923    snd/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -13.998    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 3.112ns (35.846%)  route 5.570ns (64.154%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.714     5.316    keyb/clock_IBUF_BUFG
    SLICE_X87Y110        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  keyb/keyb_char_reg[0]/Q
                         net (fo=5, routed)           1.006     6.778    keyb/keyb_char[0]
    SLICE_X86Y110        LUT5 (Prop_lut5_I2_O)        0.152     6.930 r  keyb/count1_carry_i_28/O
                         net (fo=1, routed)           0.866     7.796    keyb/count1_carry_i_28_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I3_O)        0.326     8.122 r  keyb/count1_carry_i_13/O
                         net (fo=11, routed)          0.797     8.919    keyb/count1_carry_i_13_n_0
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.124     9.043 r  keyb/count1_carry_i_17/O
                         net (fo=39, routed)          1.057    10.100    keyb/count1_carry_i_17_0[1]
    SLICE_X84Y103        LUT4 (Prop_lut4_I0_O)        0.124    10.224 r  keyb/count1_carry_i_6/O
                         net (fo=1, routed)           0.000    10.224    snd/count0_carry_i_8[3]
    SLICE_X84Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.600 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.600    snd/count1_carry_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.717    snd/count1_carry__0_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.834    snd/count1_carry__1_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.951    snd/count1_carry__2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.180 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.774    11.954    snd/count1_carry__3_n_1
    SLICE_X85Y106        LUT4 (Prop_lut4_I1_O)        0.310    12.264 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    12.264    snd/count0_carry__1_i_7_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.814 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.814    snd/count0_carry__1_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.928 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.070    13.998    snd/count0_carry__2_n_0
    SLICE_X86Y103        FDRE                                         r  snd/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.596    15.018    snd/clock_IBUF_BUFG
    SLICE_X86Y103        FDRE                                         r  snd/count_reg[7]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y103        FDRE (Setup_fdre_C_R)       -0.335    14.923    snd/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -13.998    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 3.112ns (35.924%)  route 5.551ns (64.076%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.714     5.316    keyb/clock_IBUF_BUFG
    SLICE_X87Y110        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  keyb/keyb_char_reg[0]/Q
                         net (fo=5, routed)           1.006     6.778    keyb/keyb_char[0]
    SLICE_X86Y110        LUT5 (Prop_lut5_I2_O)        0.152     6.930 r  keyb/count1_carry_i_28/O
                         net (fo=1, routed)           0.866     7.796    keyb/count1_carry_i_28_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I3_O)        0.326     8.122 r  keyb/count1_carry_i_13/O
                         net (fo=11, routed)          0.797     8.919    keyb/count1_carry_i_13_n_0
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.124     9.043 r  keyb/count1_carry_i_17/O
                         net (fo=39, routed)          1.057    10.100    keyb/count1_carry_i_17_0[1]
    SLICE_X84Y103        LUT4 (Prop_lut4_I0_O)        0.124    10.224 r  keyb/count1_carry_i_6/O
                         net (fo=1, routed)           0.000    10.224    snd/count0_carry_i_8[3]
    SLICE_X84Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.600 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.600    snd/count1_carry_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.717    snd/count1_carry__0_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.834    snd/count1_carry__1_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.951    snd/count1_carry__2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.180 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.774    11.954    snd/count1_carry__3_n_1
    SLICE_X85Y106        LUT4 (Prop_lut4_I1_O)        0.310    12.264 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    12.264    snd/count0_carry__1_i_7_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.814 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.814    snd/count0_carry__1_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.928 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.051    13.979    snd/count0_carry__2_n_0
    SLICE_X86Y102        FDRE                                         r  snd/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.597    15.019    snd/clock_IBUF_BUFG
    SLICE_X86Y102        FDRE                                         r  snd/count_reg[0]/C
                         clock pessimism              0.275    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X86Y102        FDRE (Setup_fdre_C_R)       -0.335    14.924    snd/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 3.112ns (35.924%)  route 5.551ns (64.076%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.714     5.316    keyb/clock_IBUF_BUFG
    SLICE_X87Y110        FDRE                                         r  keyb/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  keyb/keyb_char_reg[0]/Q
                         net (fo=5, routed)           1.006     6.778    keyb/keyb_char[0]
    SLICE_X86Y110        LUT5 (Prop_lut5_I2_O)        0.152     6.930 r  keyb/count1_carry_i_28/O
                         net (fo=1, routed)           0.866     7.796    keyb/count1_carry_i_28_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I3_O)        0.326     8.122 r  keyb/count1_carry_i_13/O
                         net (fo=11, routed)          0.797     8.919    keyb/count1_carry_i_13_n_0
    SLICE_X84Y107        LUT2 (Prop_lut2_I1_O)        0.124     9.043 r  keyb/count1_carry_i_17/O
                         net (fo=39, routed)          1.057    10.100    keyb/count1_carry_i_17_0[1]
    SLICE_X84Y103        LUT4 (Prop_lut4_I0_O)        0.124    10.224 r  keyb/count1_carry_i_6/O
                         net (fo=1, routed)           0.000    10.224    snd/count0_carry_i_8[3]
    SLICE_X84Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.600 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.600    snd/count1_carry_n_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.717    snd/count1_carry__0_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.834    snd/count1_carry__1_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.951    snd/count1_carry__2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.180 r  snd/count1_carry__3/CO[2]
                         net (fo=14, routed)          0.774    11.954    snd/count1_carry__3_n_1
    SLICE_X85Y106        LUT4 (Prop_lut4_I1_O)        0.310    12.264 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    12.264    snd/count0_carry__1_i_7_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.814 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.814    snd/count0_carry__1_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.928 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.051    13.979    snd/count0_carry__2_n_0
    SLICE_X86Y102        FDRE                                         r  snd/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.597    15.019    snd/clock_IBUF_BUFG
    SLICE_X86Y102        FDRE                                         r  snd/count_reg[1]/C
                         clock pessimism              0.275    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X86Y102        FDRE (Setup_fdre_C_R)       -0.335    14.924    snd/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                  0.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.593     1.512    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.068     1.721    accel/accel/ADXL_Control/Adxl_Data_Ready
    SLICE_X84Y74         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.862     2.027    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X84Y74         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism             -0.501     1.525    
    SLICE_X84Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.642    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.596     1.515    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X85Y72         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[2]/Q
                         net (fo=2, routed)           0.066     1.723    accel/accel/ADXL_Control/SPI_Interface/MISO_REG[2]
    SLICE_X84Y72         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.865     2.030    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X84Y72         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X84Y72         FDRE (Hold_fdre_C_D)         0.076     1.604    accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.596     1.515    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X84Y72         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.112     1.791    accel/accel/ADXL_Control/Dout[2]
    SLICE_X84Y73         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.863     2.028    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X84Y73         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism             -0.501     1.526    
    SLICE_X84Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.635    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.596     1.515    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X84Y72         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.112     1.791    accel/accel/ADXL_Control/Dout[4]
    SLICE_X84Y73         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.863     2.028    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X84Y73         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
                         clock pessimism             -0.501     1.526    
    SLICE_X84Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.634    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.049%)  route 0.098ns (40.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.594     1.513    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X86Y75         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[4]/Q
                         net (fo=2, routed)           0.098     1.752    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[4]
    SLICE_X87Y75         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.863     2.028    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[0]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X87Y75         FDRE (Hold_fdre_C_D)         0.055     1.581    accel/accel/ADXL_Control/ACCEL_Y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_Y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.049%)  route 0.098ns (40.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.595     1.514    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X86Y76         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[8]/Q
                         net (fo=2, routed)           0.098     1.753    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[8]
    SLICE_X87Y76         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.864     2.029    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[4]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X87Y76         FDRE (Hold_fdre_C_D)         0.055     1.582    accel/accel/ADXL_Control/ACCEL_Y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.594     1.513    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X85Y73         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[0]/Q
                         net (fo=1, routed)           0.112     1.766    accel/accel/ADXL_Control/Dout[0]
    SLICE_X85Y74         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.862     2.027    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X85Y74         FDRE (Hold_fdre_C_D)         0.070     1.595    accel/accel/ADXL_Control/Data_Reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.596     1.515    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X84Y72         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]/Q
                         net (fo=1, routed)           0.112     1.791    accel/accel/ADXL_Control/Dout[3]
    SLICE_X84Y73         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.863     2.028    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X84Y73         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
                         clock pessimism             -0.501     1.526    
    SLICE_X84Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.620    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.594     1.513    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X85Y73         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]/Q
                         net (fo=1, routed)           0.112     1.766    accel/accel/ADXL_Control/Dout[7]
    SLICE_X85Y74         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.862     2.027    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][7]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X85Y74         FDRE (Hold_fdre_C_D)         0.066     1.591    accel/accel/ADXL_Control/Data_Reg_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/Dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.596     1.515    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X85Y72         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/Q
                         net (fo=2, routed)           0.124     1.780    accel/accel/ADXL_Control/SPI_Interface/MISO_REG[0]
    SLICE_X85Y73         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.863     2.028    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X85Y73         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[0]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X85Y73         FDRE (Hold_fdre_C_D)         0.070     1.596    accel/accel/ADXL_Control/SPI_Interface/Dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X86Y75    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X86Y75    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X86Y75    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X86Y76    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X86Y76    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X87Y75    accel/accel/ADXL_Control/ACCEL_Y_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X88Y77    accel/accel/ADXL_Control/ACCEL_Y_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X87Y77    accel/accel/ADXL_Control/ACCEL_Y_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X87Y75    accel/accel/ADXL_Control/ACCEL_Y_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y74    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y74    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y74    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y74    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK



