<stg><name>fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7</name>


<trans_list>

<trans id="113" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %add118_118 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add118_118"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %add131_119 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add131_119"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %add151_120 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add151_120"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %add180_121 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add180_121"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %mul157_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul157

]]></Node>
<StgValue><ssdm name="mul157_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %arg1_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_reload

]]></Node>
<StgValue><ssdm name="arg1_r_1_reload_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload

]]></Node>
<StgValue><ssdm name="arg1_r_3_reload_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:8 %arg1_r_4_reload_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_4_reload

]]></Node>
<StgValue><ssdm name="arg1_r_4_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:9 %arg1_r_5_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_5_cast

]]></Node>
<StgValue><ssdm name="arg1_r_5_cast_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:10 %arg1_r_7_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_7_cast

]]></Node>
<StgValue><ssdm name="arg1_r_7_cast_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:11 %arg1_r_6_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_6_cast

]]></Node>
<StgValue><ssdm name="arg1_r_6_cast_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:12 %arg1_r_8_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_8_cast

]]></Node>
<StgValue><ssdm name="arg1_r_8_cast_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload

]]></Node>
<StgValue><ssdm name="arg1_r_2_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %arg1_r_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_reload

]]></Node>
<StgValue><ssdm name="arg1_r_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:15 %arr_load_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_load_5

]]></Node>
<StgValue><ssdm name="arr_load_5_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:16 %arr_1_load_6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_1_load_6

]]></Node>
<StgValue><ssdm name="arr_1_load_6_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %arr_load_6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_load_6

]]></Node>
<StgValue><ssdm name="arr_load_6_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:18 %arr_1_load_7_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_1_load_7

]]></Node>
<StgValue><ssdm name="arr_1_load_7_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i64 %arr_1_load_7_read, i64 %add180_121

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i64 %arr_load_6_read, i64 %add151_120

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i64 %arr_1_load_6_read, i64 %add131_119

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i64 %arr_load_5_read, i64 %add118_118

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:24 %br_ln0 = br void %for.body97

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body97:0 %i_1 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.body97:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i_1, i32 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body97:2 %br_ln54 = br i1 %tmp, void %for.body97.split, void %VITIS_LOOP_68_9.exitStub

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body97.split:0 %add118_118_load = load i64 %add118_118

]]></Node>
<StgValue><ssdm name="add118_118_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body97.split:1 %add131_119_load = load i64 %add131_119

]]></Node>
<StgValue><ssdm name="add131_119_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body97.split:2 %add151_120_load = load i64 %add151_120

]]></Node>
<StgValue><ssdm name="add151_120_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body97.split:3 %add180_121_load = load i64 %add180_121

]]></Node>
<StgValue><ssdm name="add180_121_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="3">
<![CDATA[
for.body97.split:4 %trunc_ln54 = trunc i3 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body97.split:5 %specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln56"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body97.split:6 %speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln54"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body97.split:7 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.body97.split:8 %tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_reload_read, i32 0, i32 %arg1_r_2_reload_read, i2 %trunc_ln54

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
for.body97.split:9 %zext_ln60 = zext i32 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body97.split:10 %icmp_ln60_2 = icmp_eq  i2 %trunc_ln54, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln60_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body97.split:11 %select_ln60 = select i1 %icmp_ln60_2, i31 %arg1_r_8_cast_read, i31 %arg1_r_6_cast_read

]]></Node>
<StgValue><ssdm name="select_ln60"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
for.body97.split:12 %shl_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln60, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
for.body97.split:13 %zext_ln60_1 = zext i32 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body97.split:14 %select_ln61 = select i1 %icmp_ln60_2, i31 %arg1_r_7_cast_read, i31 %arg1_r_5_cast_read

]]></Node>
<StgValue><ssdm name="select_ln61"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
for.body97.split:15 %shl_ln4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln61, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="32">
<![CDATA[
for.body97.split:16 %zext_ln61 = zext i32 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body97.split:17 %select_ln62 = select i1 %icmp_ln60_2, i31 %arg1_r_6_cast_read, i31 %arg1_r_4_reload_read

]]></Node>
<StgValue><ssdm name="select_ln62"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
for.body97.split:18 %shl_ln5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln62, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
for.body97.split:19 %zext_ln62 = zext i32 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body97.split:20 %icmp_ln63 = icmp_eq  i3 %i_1, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="31" op_0_bw="32">
<![CDATA[
for.body97.split:21 %trunc_ln64 = trunc i32 %arg1_r_3_reload_read

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body97.split:22 %select_ln64 = select i1 %icmp_ln60_2, i31 %arg1_r_5_cast_read, i31 %trunc_ln64

]]></Node>
<StgValue><ssdm name="select_ln64"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
for.body97.split:23 %shl_ln6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln64, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
for.body97.split:24 %zext_ln64 = zext i32 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body97.split:25 %or_ln60 = or i2 %trunc_ln54, i2 1

]]></Node>
<StgValue><ssdm name="or_ln60"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.body97.split:26 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_1_reload_read, i32 0, i32 %arg1_r_3_reload_read, i2 %trunc_ln54

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="32">
<![CDATA[
for.body97.split:27 %zext_ln62_1 = zext i32 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="33" op_0_bw="32">
<![CDATA[
for.body97.split:28 %zext_ln60_3 = zext i32 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln60_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body97.split:29 %icmp_ln60 = icmp_eq  i2 %or_ln60, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body97.split:30 %icmp_ln60_1 = icmp_eq  i2 %or_ln60, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln60_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body97.split:31 %or_ln60_1 = or i1 %icmp_ln60, i1 %icmp_ln60_1

]]></Node>
<StgValue><ssdm name="or_ln60_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="30" op_0_bw="31">
<![CDATA[
for.body97.split:32 %trunc_ln60 = trunc i31 %select_ln61

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
for.body97.split:33 %st = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %trunc_ln60, i2 0

]]></Node>
<StgValue><ssdm name="st"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body97.split:34 %select_ln60_1 = select i1 %or_ln60_1, i32 %st, i32 %shl_ln4

]]></Node>
<StgValue><ssdm name="select_ln60_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
for.body97.split:35 %zext_ln60_2 = zext i32 %select_ln60_1

]]></Node>
<StgValue><ssdm name="zext_ln60_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:36 %mul_ln60 = mul i64 %zext_ln60_1, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="mul_ln60"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:37 %mul_ln60_1 = mul i64 %zext_ln60_2, i64 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="mul_ln60_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:38 %add_ln60 = add i64 %mul_ln60_1, i64 %mul_ln60

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:39 %add_ln60_1 = add i64 %add118_118_load, i64 %add_ln60

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:40 %mul_ln61 = mul i64 %zext_ln61, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="mul_ln61"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:41 %mul_ln61_1 = mul i64 %zext_ln62_1, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="mul_ln61_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:42 %add_ln61 = add i64 %mul_ln61_1, i64 %mul_ln61

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:43 %add_ln61_1 = add i64 %add131_119_load, i64 %add_ln61

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.body97.split:44 %shl_ln62_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %tmp_s, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln62_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
for.body97.split:45 %select_ln62_1 = select i1 %icmp_ln60, i33 %shl_ln62_1, i33 %zext_ln60_3

]]></Node>
<StgValue><ssdm name="select_ln62_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="33">
<![CDATA[
for.body97.split:46 %zext_ln62_2 = zext i33 %select_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln62_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:47 %mul_ln62 = mul i64 %zext_ln62_2, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:48 %mul_ln62_1 = mul i64 %zext_ln62, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="mul_ln62_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body97.split:49 %select_ln62_2 = select i1 %icmp_ln63, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="select_ln62_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:50 %and_ln62 = and i64 %mul157_read, i64 %select_ln62_2

]]></Node>
<StgValue><ssdm name="and_ln62"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:51 %add_ln62 = add i64 %mul_ln62_1, i64 %mul_ln62

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:52 %add_ln62_1 = add i64 %add_ln62, i64 %and_ln62

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:53 %add_ln62_2 = add i64 %add151_120_load, i64 %add_ln62_1

]]></Node>
<StgValue><ssdm name="add_ln62_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="31" op_0_bw="32">
<![CDATA[
for.body97.split:54 %trunc_ln64_1 = trunc i32 %arg1_r_2_reload_read

]]></Node>
<StgValue><ssdm name="trunc_ln64_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body97.split:55 %select_ln64_1 = select i1 %icmp_ln60_2, i31 %arg1_r_4_reload_read, i31 %trunc_ln64_1

]]></Node>
<StgValue><ssdm name="select_ln64_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
for.body97.split:56 %shl_ln64_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln64_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln64_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="32">
<![CDATA[
for.body97.split:57 %zext_ln64_1 = zext i32 %shl_ln64_1

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body97.split:58 %icmp_ln64 = icmp_ne  i2 %or_ln60, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:59 %mul_ln64 = mul i64 %zext_ln64, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="mul_ln64"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:60 %mul_ln64_1 = mul i64 %zext_ln64_1, i64 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="mul_ln64_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body97.split:61 %select_ln64_2 = select i1 %icmp_ln64, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="select_ln64_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:62 %and_ln64 = and i64 %mul_ln64_1, i64 %select_ln64_2

]]></Node>
<StgValue><ssdm name="and_ln64"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:63 %add_ln64 = add i64 %and_ln64, i64 %mul_ln64

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body97.split:64 %add_ln64_1 = add i64 %add180_121_load, i64 %add_ln64

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body97.split:65 %add_ln54 = add i3 %i_1, i3 2

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body97.split:66 %store_ln54 = store i3 %add_ln54, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body97.split:67 %store_ln54 = store i64 %add_ln64_1, i64 %add180_121

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body97.split:68 %store_ln54 = store i64 %add_ln62_2, i64 %add151_120

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body97.split:69 %store_ln54 = store i64 %add_ln61_1, i64 %add131_119

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body97.split:70 %store_ln54 = store i64 %add_ln60_1, i64 %add118_118

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
for.body97.split:71 %br_ln54 = br void %for.body97

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_68_9.exitStub:0 %add118_118_load_1 = load i64 %add118_118

]]></Node>
<StgValue><ssdm name="add118_118_load_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_68_9.exitStub:1 %add131_119_load_1 = load i64 %add131_119

]]></Node>
<StgValue><ssdm name="add131_119_load_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_68_9.exitStub:2 %add151_120_load_1 = load i64 %add151_120

]]></Node>
<StgValue><ssdm name="add151_120_load_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_68_9.exitStub:3 %add180_121_load_1 = load i64 %add180_121

]]></Node>
<StgValue><ssdm name="add180_121_load_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_68_9.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add180_121_out, i64 %add180_121_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_68_9.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add151_120_out, i64 %add151_120_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_68_9.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add131_119_out, i64 %add131_119_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_68_9.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add118_118_out, i64 %add118_118_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0">
<![CDATA[
VITIS_LOOP_68_9.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
