{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430339862273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430339862273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 22:37:42 2015 " "Processing started: Wed Apr 29 22:37:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430339862273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430339862273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sockit_test -c sockit_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off sockit_test -c sockit_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430339862273 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1430339862648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/blinker.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/blinker.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker " "Found entity 1: blinker" {  } { { "hdl/blinker.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/blinker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430339873915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430339873915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/sockit_test.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/sockit_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_test " "Found entity 1: sockit_test" {  } { { "hdl/sockit_test.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/sockit_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430339873915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430339873915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/delay_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/delay_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_ctrl " "Found entity 1: delay_ctrl" {  } { { "hdl/delay_ctrl.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/delay_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430339873931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430339873931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "hdl/oneshot.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430339873931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430339873931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sockit_test " "Elaborating entity \"sockit_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430339873962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot oneshot:os " "Elaborating entity \"oneshot\" for hierarchy \"oneshot:os\"" {  } { { "hdl/sockit_test.v" "os" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/sockit_test.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339873962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_ctrl delay_ctrl:dc " "Elaborating entity \"delay_ctrl\" for hierarchy \"delay_ctrl:dc\"" {  } { { "hdl/sockit_test.v" "dc" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/sockit_test.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339873962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker blinker:b " "Elaborating entity \"blinker\" for hierarchy \"blinker:b\"" {  } { { "hdl/sockit_test.v" "b" { Text "E:/Dropbox/numerical-fpga-thesis/sockit-trial/sockit_test/hdl/sockit_test.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430339873962 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1430339874620 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430339874979 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430339874979 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430339875073 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430339875073 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430339875073 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430339875073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430339875088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 22:37:55 2015 " "Processing ended: Wed Apr 29 22:37:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430339875088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430339875088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430339875088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430339875088 ""}
