============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/td/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     ASUS
   Run Date =   Tue Oct 10 23:04:11 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "open_project CortexM0_SOC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../../../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/final/td/rtl/global_def.v in ../../../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../../../rtl/CortexM0_SoC.v' in ../../../rtl/CortexM0_SoC.v(1)
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(71)
HDL-1007 : undeclared symbol 'row_beep', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(74)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(97)
HDL-7007 CRITICAL-WARNING: 'data' is already implicitly declared on line 97 in ../../../rtl/CortexM0_SoC.v(137)
HDL-7007 CRITICAL-WARNING: 'clk' is already implicitly declared on line 71 in ../../../rtl/CortexM0_SoC.v(217)
HDL-1007 : undeclared symbol 'interrupt_UART1', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1022)
HDL-1007 : undeclared symbol 'interrupt_UART2', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1055)
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO.v
HDL-1007 : analyze verilog file ../../../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../../../rtl/out/AND.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../../../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../../../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../../../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file ../../key_16.v
HDL-1007 : analyze verilog file ../../../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../../../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../../../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../../../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../../../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../../../lcd/WriteCtrl.v
HDL-1007 : analyze verilog file ../../AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/PLL.v(96)
HDL-1007 : analyze verilog file ../../clkuart_pwm_uart2.v
RUN-1001 : Project manager successfully analyzed 39 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SOC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SOC_gate.db" in  1.491139s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (100.6%)

RUN-1004 : used memory is 212 MB, reserved memory is 188 MB, peak memory is 215 MB
RUN-1002 : start command "read_sdc ../../../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/td/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CLK_gen/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_dup_1 is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net kb/HCLK is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_dup_4 is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_dup_4 is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "keyboard/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_gen/clk0_out as clock net
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net kb/HCLK as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 8087 instances
RUN-0007 : 6083 luts, 1703 seqs, 123 mslices, 72 lslices, 82 pads, 13 brams, 3 dsps
RUN-1001 : There are total 8714 nets
RUN-1001 : 4426 nets have 2 pins
RUN-1001 : 3148 nets have [3 - 5] pins
RUN-1001 : 686 nets have [6 - 10] pins
RUN-1001 : 261 nets have [11 - 20] pins
RUN-1001 : 177 nets have [21 - 99] pins
RUN-1001 : 16 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     287     
RUN-1001 :   No   |  No   |  Yes  |     470     
RUN-1001 :   No   |  Yes  |  No   |     16      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     159     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  39   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 51
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8085 instances, 6083 luts, 1703 seqs, 195 slices, 31 macros(195 instances: 123 mslices 72 lslices)
PHY-0007 : Cell area utilization is 33%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 39056, tnet num: 8624, tinst num: 8085, tnode num: 44333, tedge num: 63297.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.237251s wall, 1.203125s user + 0.031250s system = 1.234375s CPU (99.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.07091e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8085.
PHY-3001 : Level 1 #clusters 1211.
PHY-3001 : End clustering;  0.111417s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (112.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 33%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 645228, overlap = 256.031
PHY-3002 : Step(2): len = 554191, overlap = 282.031
PHY-3002 : Step(3): len = 391107, overlap = 361.188
PHY-3002 : Step(4): len = 353405, overlap = 389.125
PHY-3002 : Step(5): len = 273025, overlap = 446.531
PHY-3002 : Step(6): len = 239247, overlap = 486.25
PHY-3002 : Step(7): len = 194986, overlap = 528.906
PHY-3002 : Step(8): len = 178626, overlap = 538.906
PHY-3002 : Step(9): len = 155496, overlap = 563.625
PHY-3002 : Step(10): len = 146831, overlap = 574.312
PHY-3002 : Step(11): len = 130604, overlap = 594.344
PHY-3002 : Step(12): len = 120761, overlap = 609.688
PHY-3002 : Step(13): len = 106841, overlap = 638.219
PHY-3002 : Step(14): len = 102552, overlap = 645.125
PHY-3002 : Step(15): len = 94131.9, overlap = 655.719
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.93157e-06
PHY-3002 : Step(16): len = 97533.7, overlap = 650.75
PHY-3002 : Step(17): len = 122410, overlap = 637.25
PHY-3002 : Step(18): len = 128600, overlap = 609.562
PHY-3002 : Step(19): len = 133068, overlap = 598.562
PHY-3002 : Step(20): len = 133141, overlap = 590.281
PHY-3002 : Step(21): len = 133302, overlap = 592.469
PHY-3002 : Step(22): len = 130878, overlap = 581.625
PHY-3002 : Step(23): len = 132940, overlap = 567.688
PHY-3002 : Step(24): len = 136164, overlap = 560.062
PHY-3002 : Step(25): len = 141808, overlap = 545.719
PHY-3002 : Step(26): len = 144541, overlap = 540.906
PHY-3002 : Step(27): len = 145853, overlap = 533.656
PHY-3002 : Step(28): len = 146474, overlap = 535.469
PHY-3002 : Step(29): len = 146318, overlap = 528.875
PHY-3002 : Step(30): len = 145639, overlap = 530.906
PHY-3002 : Step(31): len = 144654, overlap = 525
PHY-3002 : Step(32): len = 142502, overlap = 525.094
PHY-3002 : Step(33): len = 141030, overlap = 535.906
PHY-3002 : Step(34): len = 138694, overlap = 538.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.86314e-06
PHY-3002 : Step(35): len = 149425, overlap = 528.812
PHY-3002 : Step(36): len = 161306, overlap = 500.688
PHY-3002 : Step(37): len = 166117, overlap = 486.344
PHY-3002 : Step(38): len = 167948, overlap = 480.594
PHY-3002 : Step(39): len = 167257, overlap = 480.719
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.72627e-06
PHY-3002 : Step(40): len = 186042, overlap = 447.969
PHY-3002 : Step(41): len = 201232, overlap = 411.969
PHY-3002 : Step(42): len = 209152, overlap = 377.312
PHY-3002 : Step(43): len = 211167, overlap = 370.469
PHY-3002 : Step(44): len = 209568, overlap = 371.031
PHY-3002 : Step(45): len = 206844, overlap = 381.75
PHY-3002 : Step(46): len = 204641, overlap = 386.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.54525e-05
PHY-3002 : Step(47): len = 230053, overlap = 355.219
PHY-3002 : Step(48): len = 246453, overlap = 320.188
PHY-3002 : Step(49): len = 254484, overlap = 303.438
PHY-3002 : Step(50): len = 256308, overlap = 289.938
PHY-3002 : Step(51): len = 255688, overlap = 288.281
PHY-3002 : Step(52): len = 254535, overlap = 287.156
PHY-3002 : Step(53): len = 252113, overlap = 291.562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.09051e-05
PHY-3002 : Step(54): len = 279647, overlap = 245.781
PHY-3002 : Step(55): len = 299561, overlap = 211.5
PHY-3002 : Step(56): len = 306588, overlap = 193.188
PHY-3002 : Step(57): len = 308896, overlap = 191.812
PHY-3002 : Step(58): len = 309853, overlap = 189.5
PHY-3002 : Step(59): len = 309016, overlap = 182.125
PHY-3002 : Step(60): len = 307144, overlap = 174.781
PHY-3002 : Step(61): len = 305409, overlap = 177.812
PHY-3002 : Step(62): len = 304823, overlap = 173.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.18102e-05
PHY-3002 : Step(63): len = 329147, overlap = 151.688
PHY-3002 : Step(64): len = 346918, overlap = 113.062
PHY-3002 : Step(65): len = 354310, overlap = 104.375
PHY-3002 : Step(66): len = 357666, overlap = 111.031
PHY-3002 : Step(67): len = 358661, overlap = 108.469
PHY-3002 : Step(68): len = 357338, overlap = 110.594
PHY-3002 : Step(69): len = 355391, overlap = 102.656
PHY-3002 : Step(70): len = 354157, overlap = 108.312
PHY-3002 : Step(71): len = 355328, overlap = 100.312
PHY-3002 : Step(72): len = 357218, overlap = 108.219
PHY-3002 : Step(73): len = 357297, overlap = 114.906
PHY-3002 : Step(74): len = 357284, overlap = 115.781
PHY-3002 : Step(75): len = 356472, overlap = 122.406
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00012362
PHY-3002 : Step(76): len = 375432, overlap = 99.6875
PHY-3002 : Step(77): len = 386062, overlap = 92.75
PHY-3002 : Step(78): len = 388052, overlap = 97.1562
PHY-3002 : Step(79): len = 390627, overlap = 91.9062
PHY-3002 : Step(80): len = 393998, overlap = 91.8438
PHY-3002 : Step(81): len = 395775, overlap = 80.75
PHY-3002 : Step(82): len = 395443, overlap = 88.3125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000243128
PHY-3002 : Step(83): len = 411026, overlap = 62.9688
PHY-3002 : Step(84): len = 420844, overlap = 60.3125
PHY-3002 : Step(85): len = 422559, overlap = 60.625
PHY-3002 : Step(86): len = 424671, overlap = 66.1562
PHY-3002 : Step(87): len = 427616, overlap = 67.0938
PHY-3002 : Step(88): len = 429996, overlap = 63.125
PHY-3002 : Step(89): len = 430338, overlap = 64.2188
PHY-3002 : Step(90): len = 430801, overlap = 70.2812
PHY-3002 : Step(91): len = 431249, overlap = 56.2812
PHY-3002 : Step(92): len = 431941, overlap = 55.6562
PHY-3002 : Step(93): len = 431432, overlap = 54
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00048085
PHY-3002 : Step(94): len = 440973, overlap = 53.375
PHY-3002 : Step(95): len = 447185, overlap = 50.6875
PHY-3002 : Step(96): len = 448752, overlap = 48
PHY-3002 : Step(97): len = 450415, overlap = 50.0312
PHY-3002 : Step(98): len = 453355, overlap = 47.0938
PHY-3002 : Step(99): len = 455534, overlap = 45.375
PHY-3002 : Step(100): len = 456179, overlap = 49.4062
PHY-3002 : Step(101): len = 457332, overlap = 50.9062
PHY-3002 : Step(102): len = 458891, overlap = 44.625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0009617
PHY-3002 : Step(103): len = 465380, overlap = 37.3438
PHY-3002 : Step(104): len = 470296, overlap = 33.4375
PHY-3002 : Step(105): len = 472069, overlap = 43.1875
PHY-3002 : Step(106): len = 474455, overlap = 43.1875
PHY-3002 : Step(107): len = 476633, overlap = 37
PHY-3002 : Step(108): len = 478160, overlap = 37
PHY-3002 : Step(109): len = 478662, overlap = 39.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00177195
PHY-3002 : Step(110): len = 481429, overlap = 33.875
PHY-3002 : Step(111): len = 484903, overlap = 32.625
PHY-3002 : Step(112): len = 486437, overlap = 36.7812
PHY-3002 : Step(113): len = 488146, overlap = 35.4688
PHY-3002 : Step(114): len = 490113, overlap = 39.1875
PHY-3002 : Step(115): len = 491573, overlap = 38.9375
PHY-3002 : Step(116): len = 491979, overlap = 41.1875
PHY-3002 : Step(117): len = 492302, overlap = 36.6875
PHY-3002 : Step(118): len = 492954, overlap = 33.9375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00339487
PHY-3002 : Step(119): len = 495148, overlap = 34.5625
PHY-3002 : Step(120): len = 497624, overlap = 34.75
PHY-3002 : Step(121): len = 498725, overlap = 33.9375
PHY-3002 : Step(122): len = 500992, overlap = 32.5312
PHY-3002 : Step(123): len = 502973, overlap = 32.3438
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00598317
PHY-3002 : Step(124): len = 504121, overlap = 32.0312
PHY-3002 : Step(125): len = 505655, overlap = 31.2188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015928s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (294.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8714.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 654736, over cnt = 1123(3%), over = 5421, worst = 37
PHY-1001 : End global iterations;  0.756830s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (130.1%)

PHY-1001 : Congestion index: top1 = 75.32, top5 = 59.12, top10 = 49.89, top15 = 43.88.
PHY-3001 : End congestion estimation;  0.953026s wall, 1.125000s user + 0.046875s system = 1.171875s CPU (123.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.402104s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000517319
PHY-3002 : Step(126): len = 542167, overlap = 3.75
PHY-3002 : Step(127): len = 545195, overlap = 2.59375
PHY-3002 : Step(128): len = 549852, overlap = 1.5
PHY-3002 : Step(129): len = 554282, overlap = 0.96875
PHY-3002 : Step(130): len = 557963, overlap = 1.34375
PHY-3002 : Step(131): len = 560067, overlap = 1.90625
PHY-3002 : Step(132): len = 561121, overlap = 1.1875
PHY-3002 : Step(133): len = 563485, overlap = 1.46875
PHY-3002 : Step(134): len = 563162, overlap = 1.84375
PHY-3002 : Step(135): len = 562904, overlap = 1.96875
PHY-3002 : Step(136): len = 563707, overlap = 2.21875
PHY-3002 : Step(137): len = 562519, overlap = 2.46875
PHY-3002 : Step(138): len = 561693, overlap = 2.625
PHY-3002 : Step(139): len = 561299, overlap = 2.28125
PHY-3002 : Step(140): len = 560071, overlap = 2.15625
PHY-3002 : Step(141): len = 559522, overlap = 1.6875
PHY-3002 : Step(142): len = 559558, overlap = 1.5
PHY-3002 : Step(143): len = 558251, overlap = 1.78125
PHY-3002 : Step(144): len = 557334, overlap = 1.15625
PHY-3002 : Step(145): len = 556139, overlap = 1.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 41/8714.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 668840, over cnt = 1582(4%), over = 4850, worst = 20
PHY-1001 : End global iterations;  1.048872s wall, 1.859375s user + 0.015625s system = 1.875000s CPU (178.8%)

PHY-1001 : Congestion index: top1 = 68.73, top5 = 53.08, top10 = 46.47, top15 = 42.54.
PHY-3001 : End congestion estimation;  1.222840s wall, 2.031250s user + 0.015625s system = 2.046875s CPU (167.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.414485s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00048937
PHY-3002 : Step(146): len = 546818, overlap = 21.9375
PHY-3002 : Step(147): len = 537503, overlap = 12.0938
PHY-3002 : Step(148): len = 531580, overlap = 14.1875
PHY-3002 : Step(149): len = 525056, overlap = 13.5938
PHY-3002 : Step(150): len = 519543, overlap = 12.1875
PHY-3002 : Step(151): len = 514014, overlap = 12.9062
PHY-3002 : Step(152): len = 509328, overlap = 9.53125
PHY-3002 : Step(153): len = 504319, overlap = 11.6875
PHY-3002 : Step(154): len = 500275, overlap = 11.9062
PHY-3002 : Step(155): len = 497196, overlap = 12.9062
PHY-3002 : Step(156): len = 494324, overlap = 12.1875
PHY-3002 : Step(157): len = 492078, overlap = 11.1562
PHY-3002 : Step(158): len = 489778, overlap = 12.875
PHY-3002 : Step(159): len = 488532, overlap = 12.9375
PHY-3002 : Step(160): len = 487551, overlap = 15
PHY-3002 : Step(161): len = 486546, overlap = 15.7812
PHY-3002 : Step(162): len = 486504, overlap = 15.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000978739
PHY-3002 : Step(163): len = 494104, overlap = 10.9375
PHY-3002 : Step(164): len = 504051, overlap = 10.1562
PHY-3002 : Step(165): len = 511634, overlap = 10.2812
PHY-3002 : Step(166): len = 514238, overlap = 9.1875
PHY-3002 : Step(167): len = 516534, overlap = 8.1875
PHY-3002 : Step(168): len = 517012, overlap = 9.28125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190167
PHY-3002 : Step(169): len = 522662, overlap = 5.96875
PHY-3002 : Step(170): len = 530855, overlap = 4.375
PHY-3002 : Step(171): len = 535322, overlap = 4.625
PHY-3002 : Step(172): len = 539808, overlap = 3.875
PHY-3002 : Step(173): len = 543598, overlap = 3.3125
PHY-3002 : Step(174): len = 546641, overlap = 3.8125
PHY-3002 : Step(175): len = 547379, overlap = 3.25
PHY-3002 : Step(176): len = 548246, overlap = 3.53125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00347864
PHY-3002 : Step(177): len = 551728, overlap = 2.65625
PHY-3002 : Step(178): len = 555077, overlap = 2.6875
PHY-3002 : Step(179): len = 557683, overlap = 2.6875
PHY-3002 : Step(180): len = 561150, overlap = 2.3125
PHY-3002 : Step(181): len = 568055, overlap = 2.53125
PHY-3002 : Step(182): len = 570753, overlap = 2.40625
PHY-3002 : Step(183): len = 571497, overlap = 2.15625
PHY-3002 : Step(184): len = 572570, overlap = 2.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00641594
PHY-3002 : Step(185): len = 574037, overlap = 2.4375
PHY-3002 : Step(186): len = 576526, overlap = 2.625
PHY-3002 : Step(187): len = 579931, overlap = 2.9375
PHY-3002 : Step(188): len = 583191, overlap = 3.3125
PHY-3002 : Step(189): len = 585652, overlap = 3.21875
PHY-3002 : Step(190): len = 587661, overlap = 2.96875
PHY-3002 : Step(191): len = 588680, overlap = 3.15625
PHY-3002 : Step(192): len = 589356, overlap = 3.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.010846
PHY-3002 : Step(193): len = 590176, overlap = 3.25
PHY-3002 : Step(194): len = 592213, overlap = 3.15625
PHY-3002 : Step(195): len = 594335, overlap = 3.5625
PHY-3002 : Step(196): len = 595318, overlap = 3.75
PHY-3002 : Step(197): len = 596538, overlap = 3.78125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 39056, tnet num: 8624, tinst num: 8085, tnode num: 44333, tedge num: 63297.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.134892s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (100.5%)

RUN-1004 : used memory is 340 MB, reserved memory is 322 MB, peak memory is 398 MB
OPT-1001 : Total overflow 96.41 peak overflow 1.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 121/8714.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 724336, over cnt = 1535(4%), over = 4099, worst = 22
PHY-1001 : End global iterations;  1.238344s wall, 2.109375s user + 0.031250s system = 2.140625s CPU (172.9%)

PHY-1001 : Congestion index: top1 = 62.22, top5 = 49.99, top10 = 43.94, top15 = 40.44.
PHY-1001 : End incremental global routing;  1.428129s wall, 2.281250s user + 0.031250s system = 2.312500s CPU (161.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.426922s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (98.8%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7976 has valid locations, 146 needs to be replaced
PHY-3001 : design contains 8210 instances, 6095 luts, 1816 seqs, 195 slices, 31 macros(195 instances: 123 mslices 72 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 610693
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7985/8839.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 733320, over cnt = 1524(4%), over = 4064, worst = 22
PHY-1001 : End global iterations;  0.187887s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (133.1%)

PHY-1001 : Congestion index: top1 = 62.18, top5 = 50.14, top10 = 44.20, top15 = 40.70.
PHY-3001 : End congestion estimation;  0.390346s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (116.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 39511, tnet num: 8749, tinst num: 8210, tnode num: 45067, tedge num: 63957.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.090312s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (100.3%)

RUN-1004 : used memory is 364 MB, reserved memory is 351 MB, peak memory is 405 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8749 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.530568s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(198): len = 610080, overlap = 0
PHY-3002 : Step(199): len = 609636, overlap = 0
PHY-3002 : Step(200): len = 609426, overlap = 0
PHY-3002 : Step(201): len = 609318, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 8056/8839.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 732408, over cnt = 1529(4%), over = 4074, worst = 22
PHY-1001 : End global iterations;  0.135045s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (115.7%)

PHY-1001 : Congestion index: top1 = 62.28, top5 = 50.08, top10 = 44.11, top15 = 40.66.
PHY-3001 : End congestion estimation;  0.316227s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (103.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8749 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.473932s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (102.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00207333
PHY-3002 : Step(202): len = 609389, overlap = 3.875
PHY-3002 : Step(203): len = 609426, overlap = 3.78125
PHY-3001 : Final: Len = 609426, Over = 3.78125
PHY-3001 : End incremental placement;  3.132409s wall, 3.437500s user + 0.156250s system = 3.593750s CPU (114.7%)

OPT-1001 : Total overflow 97.50 peak overflow 1.41
OPT-1001 : End high-fanout net optimization;  5.307141s wall, 6.531250s user + 0.187500s system = 6.718750s CPU (126.6%)

OPT-1001 : Current memory(MB): used = 403, reserve = 386, peak = 411.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8076/8839.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 732688, over cnt = 1509(4%), over = 3882, worst = 22
PHY-1002 : len = 746312, over cnt = 808(2%), over = 1742, worst = 22
PHY-1002 : len = 752856, over cnt = 407(1%), over = 877, worst = 15
PHY-1002 : len = 756856, over cnt = 205(0%), over = 432, worst = 13
PHY-1002 : len = 758856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.970425s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (157.8%)

PHY-1001 : Congestion index: top1 = 54.66, top5 = 45.50, top10 = 41.03, top15 = 38.33.
OPT-1001 : End congestion update;  1.183804s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (147.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8749 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.356433s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (100.8%)

OPT-0007 : Start: WNS 2413 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2513 TNS 0 NUM_FEPS 0 with 9 cells processed and 2650 slack improved
OPT-0007 : Iter 2: improved WNS 2513 TNS 0 NUM_FEPS 0 with 14 cells processed and 3500 slack improved
OPT-0007 : Iter 3: improved WNS 2913 TNS 0 NUM_FEPS 0 with 12 cells processed and 3400 slack improved
OPT-0007 : Iter 4: improved WNS 2913 TNS 0 NUM_FEPS 0 with 8 cells processed and 3023 slack improved
OPT-0007 : Iter 5: improved WNS 2913 TNS 0 NUM_FEPS 0 with 8 cells processed and 1000 slack improved
OPT-1001 : End global optimization;  1.666648s wall, 2.171875s user + 0.000000s system = 2.171875s CPU (130.3%)

OPT-1001 : Current memory(MB): used = 404, reserve = 387, peak = 411.
OPT-1001 : End physical optimization;  9.173046s wall, 10.812500s user + 0.218750s system = 11.031250s CPU (120.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6095 LUT to BLE ...
SYN-4008 : Packed 6095 LUT and 836 SEQ to BLE.
SYN-4003 : Packing 980 remaining SEQ's ...
SYN-4005 : Packed 936 SEQ with LUT/SLICE
SYN-4006 : 4334 single LUT's are left
SYN-4006 : 44 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6139/6440 primitive instances ...
PHY-3001 : End packing;  0.734647s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (100.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3947 instances
RUN-1001 : 1920 mslices, 1921 lslices, 82 pads, 13 brams, 3 dsps
RUN-1001 : There are total 8152 nets
RUN-1001 : 3238 nets have 2 pins
RUN-1001 : 3463 nets have [3 - 5] pins
RUN-1001 : 826 nets have [6 - 10] pins
RUN-1001 : 338 nets have [11 - 20] pins
RUN-1001 : 284 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3945 instances, 3841 slices, 31 macros(195 instances: 123 mslices 72 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : After packing: Len = 621065, Over = 51
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4436/8152.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 758432, over cnt = 868(2%), over = 1247, worst = 6
PHY-1002 : len = 761464, over cnt = 480(1%), over = 631, worst = 5
PHY-1002 : len = 765472, over cnt = 165(0%), over = 200, worst = 5
PHY-1002 : len = 766488, over cnt = 56(0%), over = 64, worst = 3
PHY-1002 : len = 767152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.036692s wall, 1.781250s user + 0.078125s system = 1.859375s CPU (179.4%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 45.88, top10 = 41.41, top15 = 38.68.
PHY-3001 : End congestion estimation;  1.280842s wall, 2.015625s user + 0.078125s system = 2.093750s CPU (163.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 40346, tnet num: 8062, tinst num: 3945, tnode num: 45212, tedge num: 68035.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.414272s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (100.5%)

RUN-1004 : used memory is 381 MB, reserved memory is 365 MB, peak memory is 411 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8062 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.863544s wall, 1.843750s user + 0.015625s system = 1.859375s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000129519
PHY-3002 : Step(204): len = 599475, overlap = 55.25
PHY-3002 : Step(205): len = 588196, overlap = 55.25
PHY-3002 : Step(206): len = 580290, overlap = 53
PHY-3002 : Step(207): len = 571625, overlap = 51
PHY-3002 : Step(208): len = 565340, overlap = 55.5
PHY-3002 : Step(209): len = 559959, overlap = 64
PHY-3002 : Step(210): len = 554186, overlap = 69.75
PHY-3002 : Step(211): len = 549863, overlap = 72.75
PHY-3002 : Step(212): len = 545640, overlap = 72.75
PHY-3002 : Step(213): len = 541801, overlap = 78.75
PHY-3002 : Step(214): len = 539658, overlap = 76.25
PHY-3002 : Step(215): len = 537497, overlap = 81.5
PHY-3002 : Step(216): len = 536272, overlap = 80.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000259039
PHY-3002 : Step(217): len = 554810, overlap = 58.25
PHY-3002 : Step(218): len = 562970, overlap = 50.75
PHY-3002 : Step(219): len = 567731, overlap = 49
PHY-3002 : Step(220): len = 570110, overlap = 48.75
PHY-3002 : Step(221): len = 571097, overlap = 47.25
PHY-3002 : Step(222): len = 572620, overlap = 51.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000518078
PHY-3002 : Step(223): len = 583878, overlap = 42.5
PHY-3002 : Step(224): len = 590146, overlap = 37
PHY-3002 : Step(225): len = 597167, overlap = 30.75
PHY-3002 : Step(226): len = 602860, overlap = 29
PHY-3002 : Step(227): len = 606373, overlap = 30.5
PHY-3002 : Step(228): len = 608423, overlap = 29
PHY-3002 : Step(229): len = 608527, overlap = 29.25
PHY-3002 : Step(230): len = 608529, overlap = 30.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00101253
PHY-3002 : Step(231): len = 616326, overlap = 26.75
PHY-3002 : Step(232): len = 619868, overlap = 27
PHY-3002 : Step(233): len = 624820, overlap = 27.5
PHY-3002 : Step(234): len = 629398, overlap = 25.5
PHY-3002 : Step(235): len = 631211, overlap = 28.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00196421
PHY-3002 : Step(236): len = 634266, overlap = 27.25
PHY-3002 : Step(237): len = 638000, overlap = 24.5
PHY-3002 : Step(238): len = 642966, overlap = 22.5
PHY-3002 : Step(239): len = 645350, overlap = 22
PHY-3002 : Step(240): len = 646076, overlap = 20.75
PHY-3002 : Step(241): len = 647357, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.143004s wall, 1.062500s user + 1.656250s system = 2.718750s CPU (237.9%)

PHY-3001 : Trial Legalized: Len = 659476
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 161/8152.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 793016, over cnt = 1083(3%), over = 1677, worst = 6
PHY-1002 : len = 798440, over cnt = 531(1%), over = 726, worst = 6
PHY-1002 : len = 802792, over cnt = 226(0%), over = 293, worst = 4
PHY-1002 : len = 804888, over cnt = 40(0%), over = 53, worst = 3
PHY-1002 : len = 805448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.464095s wall, 2.531250s user + 0.031250s system = 2.562500s CPU (175.0%)

PHY-1001 : Congestion index: top1 = 54.55, top5 = 46.62, top10 = 42.84, top15 = 40.15.
PHY-3001 : End congestion estimation;  1.699272s wall, 2.750000s user + 0.031250s system = 2.781250s CPU (163.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8062 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.418976s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000358284
PHY-3002 : Step(242): len = 637729, overlap = 10.5
PHY-3002 : Step(243): len = 627563, overlap = 14.75
PHY-3002 : Step(244): len = 617654, overlap = 21.25
PHY-3002 : Step(245): len = 609645, overlap = 30.75
PHY-3002 : Step(246): len = 605349, overlap = 29.5
PHY-3002 : Step(247): len = 599998, overlap = 31.5
PHY-3002 : Step(248): len = 598256, overlap = 35
PHY-3002 : Step(249): len = 597020, overlap = 33.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000716569
PHY-3002 : Step(250): len = 608016, overlap = 30
PHY-3002 : Step(251): len = 611268, overlap = 29.25
PHY-3002 : Step(252): len = 614091, overlap = 30
PHY-3002 : Step(253): len = 616854, overlap = 26.75
PHY-3002 : Step(254): len = 619125, overlap = 30
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00142057
PHY-3002 : Step(255): len = 625480, overlap = 25.5
PHY-3002 : Step(256): len = 628867, overlap = 21.75
PHY-3002 : Step(257): len = 633167, overlap = 19.5
PHY-3002 : Step(258): len = 637503, overlap = 19.25
PHY-3002 : Step(259): len = 639443, overlap = 19.25
PHY-3002 : Step(260): len = 639611, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.098466s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (31.7%)

PHY-3001 : Legalized: Len = 645687, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.053238s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (58.7%)

PHY-3001 : 8 instances has been re-located, deltaX = 1, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 645953, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 40346, tnet num: 8062, tinst num: 3945, tnode num: 45212, tedge num: 68035.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.611853s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (100.8%)

RUN-1004 : used memory is 399 MB, reserved memory is 393 MB, peak memory is 438 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1848/8152.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 787976, over cnt = 1000(2%), over = 1515, worst = 6
PHY-1002 : len = 791920, over cnt = 573(1%), over = 791, worst = 5
PHY-1002 : len = 796144, over cnt = 195(0%), over = 268, worst = 4
PHY-1002 : len = 797320, over cnt = 105(0%), over = 147, worst = 4
PHY-1002 : len = 797840, over cnt = 68(0%), over = 93, worst = 4
PHY-1001 : End global iterations;  1.902763s wall, 3.125000s user + 0.109375s system = 3.234375s CPU (170.0%)

PHY-1001 : Congestion index: top1 = 52.00, top5 = 45.54, top10 = 41.88, top15 = 39.38.
PHY-1001 : End incremental global routing;  2.164825s wall, 3.406250s user + 0.109375s system = 3.515625s CPU (162.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8062 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.462577s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (98.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.926177s wall, 4.156250s user + 0.125000s system = 4.281250s CPU (146.3%)

OPT-1001 : Current memory(MB): used = 424, reserve = 412, peak = 438.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7675/8152.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 797840, over cnt = 68(0%), over = 93, worst = 4
PHY-1002 : len = 798048, over cnt = 28(0%), over = 31, worst = 3
PHY-1002 : len = 798312, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 798344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.396020s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (114.4%)

PHY-1001 : Congestion index: top1 = 51.90, top5 = 45.55, top10 = 41.86, top15 = 39.38.
OPT-1001 : End congestion update;  0.621100s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (110.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8062 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.356793s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (100.7%)

OPT-0007 : Start: WNS 2398 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3857 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3945 instances, 3841 slices, 31 macros(195 instances: 123 mslices 72 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Initial: Len = 648497, Over = 0
PHY-3001 : End spreading;  0.024510s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.5%)

PHY-3001 : Final: Len = 648497, Over = 0
PHY-3001 : End incremental legalization;  0.229708s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (142.8%)

OPT-0007 : Iter 1: improved WNS 2794 TNS 0 NUM_FEPS 0 with 7 cells processed and 1746 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3857 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3945 instances, 3841 slices, 31 macros(195 instances: 123 mslices 72 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Initial: Len = 649729, Over = 0
PHY-3001 : End spreading;  0.027768s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.5%)

PHY-3001 : Final: Len = 649729, Over = 0
PHY-3001 : End incremental legalization;  0.251460s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (93.2%)

OPT-0007 : Iter 2: improved WNS 3164 TNS 0 NUM_FEPS 0 with 8 cells processed and 2693 slack improved
OPT-1001 : End path based optimization;  2.173114s wall, 2.265625s user + 0.031250s system = 2.296875s CPU (105.7%)

OPT-1001 : Current memory(MB): used = 442, reserve = 430, peak = 444.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8062 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.404591s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (100.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7612/8152.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 802312, over cnt = 29(0%), over = 38, worst = 4
PHY-1002 : len = 802384, over cnt = 20(0%), over = 21, worst = 2
PHY-1002 : len = 802544, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 802560, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 802576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.509262s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (101.2%)

PHY-1001 : Congestion index: top1 = 51.79, top5 = 45.56, top10 = 41.91, top15 = 39.45.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8062 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.352961s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (97.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 3164 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.379310
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 3164ps with logic level 17 
RUN-1001 :       #2 path slack 3178ps with logic level 17 
RUN-1001 :       #3 path slack 3222ps with logic level 21 
OPT-1001 : End physical optimization;  8.348433s wall, 9.671875s user + 0.171875s system = 9.843750s CPU (117.9%)

RUN-1003 : finish command "place" in  42.001690s wall, 77.937500s user + 7.359375s system = 85.296875s CPU (203.1%)

RUN-1004 : used memory is 385 MB, reserved memory is 375 MB, peak memory is 444 MB
RUN-1002 : start command "export_db CortexM0_SOC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SOC_place.db" in  1.462236s wall, 2.421875s user + 0.000000s system = 2.421875s CPU (165.6%)

RUN-1004 : used memory is 385 MB, reserved memory is 375 MB, peak memory is 444 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/td/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3947 instances
RUN-1001 : 1920 mslices, 1921 lslices, 82 pads, 13 brams, 3 dsps
RUN-1001 : There are total 8152 nets
RUN-1001 : 3238 nets have 2 pins
RUN-1001 : 3463 nets have [3 - 5] pins
RUN-1001 : 826 nets have [6 - 10] pins
RUN-1001 : 338 nets have [11 - 20] pins
RUN-1001 : 284 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 40346, tnet num: 8062, tinst num: 3945, tnode num: 45212, tedge num: 68035.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.415336s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (100.5%)

RUN-1004 : used memory is 382 MB, reserved memory is 367 MB, peak memory is 444 MB
PHY-1001 : 1920 mslices, 1921 lslices, 82 pads, 13 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8062 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 779536, over cnt = 1039(2%), over = 1616, worst = 7
PHY-1002 : len = 784696, over cnt = 534(1%), over = 747, worst = 5
PHY-1002 : len = 789176, over cnt = 200(0%), over = 292, worst = 5
PHY-1002 : len = 791856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.553393s wall, 2.656250s user + 0.015625s system = 2.671875s CPU (172.0%)

PHY-1001 : Congestion index: top1 = 52.78, top5 = 45.70, top10 = 41.71, top15 = 39.12.
PHY-1001 : End global routing;  1.816352s wall, 2.906250s user + 0.015625s system = 2.921875s CPU (160.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 438, reserve = 427, peak = 444.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance Col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net QN_REF24MHz_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net CLK_gen/clk0_out will be merged with clock CLK_gen/clk0_buf
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : net kb/HCLK will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_syn_4 will be merged with clock keyboard/scan_clk
PHY-1001 : Current memory(MB): used = 699, reserve = 691, peak = 699.
PHY-1001 : End build detailed router design. 5.222257s wall, 5.171875s user + 0.046875s system = 5.218750s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 89360, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.042211s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 733, reserve = 726, peak = 733.
PHY-1001 : End phase 1; 2.047726s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 96% nets.
PHY-1022 : len = 2.01114e+06, over cnt = 255(0%), over = 255, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 742, reserve = 733, peak = 742.
PHY-1001 : End initial routed; 58.743639s wall, 117.843750s user + 0.593750s system = 118.437500s CPU (201.6%)

PHY-1001 : Update timing.....
PHY-1001 : 871/7832(11%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -2.889   |  -482.312  |  520  
RUN-1001 :   Hold   |  -0.841   |   -1.334   |   3   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.328135s wall, 3.281250s user + 0.015625s system = 3.296875s CPU (99.1%)

PHY-1001 : Current memory(MB): used = 747, reserve = 738, peak = 747.
PHY-1001 : End phase 2; 62.071859s wall, 121.125000s user + 0.609375s system = 121.734375s CPU (196.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 26 pins with SWNS -1.991ns STNS -162.864ns FEP 333.
PHY-1001 : End OPT Iter 1; 1.653559s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (99.2%)

PHY-1022 : len = 2.0115e+06, over cnt = 279(0%), over = 279, worst = 1, crit = 0
PHY-1001 : End optimize timing; 1.796585s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (100.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.00666e+06, over cnt = 55(0%), over = 55, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.704081s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (217.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.00582e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.282292s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (143.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.0057e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.138277s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (101.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.00578e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.164766s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.8%)

PHY-1001 : Update timing.....
PHY-1001 : 837/7832(10%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -1.991   |  -164.724  |  329  
RUN-1001 :   Hold   |  -0.841   |   -1.334   |   3   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.200407s wall, 3.203125s user + 0.000000s system = 3.203125s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 64 feed throughs used by 50 nets
PHY-1001 : End commit to database; 2.224434s wall, 2.218750s user + 0.000000s system = 2.218750s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 815, reserve = 808, peak = 815.
PHY-1001 : End phase 3; 8.852739s wall, 9.781250s user + 0.015625s system = 9.796875s CPU (110.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 20 pins with SWNS -1.991ns STNS -164.724ns FEP 329.
PHY-1001 : End OPT Iter 1; 1.175415s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (99.7%)

PHY-1022 : len = 2.00578e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End optimize timing; 1.295857s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.1%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.991ns, -164.724ns, 329}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.00562e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.116404s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (120.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.0055e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.122971s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (114.4%)

PHY-1001 : Update timing.....
PHY-1001 : 844/7832(10%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -2.126   |  -212.948  |  407  
RUN-1001 :   Hold   |  -0.841   |   -1.334   |   3   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.942799s wall, 2.937500s user + 0.000000s system = 2.937500s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 821, reserve = 814, peak = 821.
PHY-1001 : End phase 4; 4.514325s wall, 4.546875s user + 0.000000s system = 4.546875s CPU (100.7%)

PHY-1003 : Routed, final wirelength = 2.0055e+06
PHY-1001 : Current memory(MB): used = 821, reserve = 814, peak = 821.
PHY-1001 : End export database. 0.054268s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (86.4%)

PHY-1001 : End detail routing;  83.146550s wall, 143.093750s user + 0.671875s system = 143.765625s CPU (172.9%)

RUN-1003 : finish command "route" in  86.953337s wall, 147.968750s user + 0.718750s system = 148.687500s CPU (171.0%)

RUN-1004 : used memory is 776 MB, reserved memory is 770 MB, peak memory is 821 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        90
  #input                   22
  #output                  49
  #inout                   19

Utilization Statistics
#lut                     7247   out of  19600   36.97%
#reg                     1835   out of  19600    9.36%
#le                      7290
  #lut only              5455   out of   7290   74.83%
  #reg only                43   out of   7290    0.59%
  #lut&reg               1792   out of   7290   24.58%
#dsp                        3   out of     29   10.34%
#bram                       5   out of     64    7.81%
  #bram9k                   5
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       82   out of    188   43.62%
  #ireg                     4
  #oreg                    23
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        System_clk_dup_4           GCLK               io                 System_clk_syn_5.di                     1399
#2        SWCLK_dup_1                GCLK               io                 SWCLK_syn_2.di                          81
#3        kb/HCLK                    GCLK               pll                CLK_gen/pll_inst.clkc4                  36
#4        LED_Interface/light_clk    GCLK               lslice             LED_Interface/light_clk_reg_syn_9.q1    15
#5        keyboard/scan_clk          GCLK               mslice             keyboard/scan_clk_reg_syn_9.q0          3
#6        CLK_gen/clk0_buf           GCLK               pll                CLK_gen/pll_inst.clkc0                  0
#7        QN_REF24MHz_dup_1          GCLK               pll                CLK_gen/pll_inst.clkc1                  0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      IREG    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT         R5        LVCMOS33          N/A          PULLUP      IREG    
      RXD_2          INPUT         H5        LVCMOS33          N/A          PULLUP      IREG    
     SPI_IRQ         INPUT        H14        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT         R1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT         F4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT         J1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT         G5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT         K2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT         G6        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT         H3        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT         J6        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT         N4        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT         P4        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT         M1        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT         N3        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT         J3        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT         J4        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT         N1        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT         P1        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT        T13        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         A5        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        P16        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        J12        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         B6        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        T11        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        F12        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D3        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         T5        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT         F3        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT         T4        LVCMOS33           8            NONE       OREG    
      TXD_2         OUTPUT         H4        LVCMOS33           8            NONE       OREG    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       OREG    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       OREG    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      OREG    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      OREG    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      OREG    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      OREG    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      OREG    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      OREG    
      IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      OREG    
      IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      OREG    
   IO_READ[7]        INOUT        H16        LVCMOS25           8            N/A        NONE    
   IO_READ[6]        INOUT        J16        LVCMOS25           8            N/A        NONE    
   IO_READ[5]        INOUT        G12        LVCMOS25           8            N/A        NONE    
   IO_READ[4]        INOUT         C8        LVCMOS25           8            N/A        NONE    
   IO_READ[3]        INOUT         E6        LVCMOS25           8            N/A        NONE    
   IO_READ[2]        INOUT         B1        LVCMOS25           8            N/A        NONE    
   IO_READ[1]        INOUT         G1        LVCMOS25           8            N/A        NONE    
   IO_READ[0]        INOUT        P13        LVCMOS25           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C2        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         T6        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------+
|Instance               |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------+
|top                    |CortexM0_SoC         |7290   |7076    |171     |1862    |13      |3       |
|  BlockROM1            |BlockROM1            |0      |0       |0       |0       |1       |0       |
|  BlockROM2            |BlockROM2            |0      |0       |0       |0       |1       |0       |
|  BlockROM3            |BlockROM3            |0      |0       |0       |0       |1       |0       |
|  CLK_gen              |PLL                  |0      |0       |0       |0       |0       |0       |
|  GPIO_Interface       |AHBlite_GPIO         |18     |18      |0       |5       |0       |0       |
|  Interconncet         |AHBlite_Interconnect |18     |18      |0       |12      |0       |0       |
|    Decoder            |AHBlite_Decoder      |4      |4       |0       |0       |0       |0       |
|    SlaveMUX           |AHBlite_SlaveMUX     |12     |12      |0       |12      |0       |0       |
|  LCD_INI              |LCD_INI              |70     |39      |31      |19      |2       |0       |
|    AddrIni            |AddrIni              |62     |31      |31      |17      |0       |0       |
|    BlockROM_Data      |BlockROM16           |0      |0       |0       |0       |1       |0       |
|    BlockROM_Flag      |BlockROM9            |0      |0       |0       |0       |1       |0       |
|    WriteCtrl          |WriteCtrl            |4      |4       |0       |2       |0       |0       |
|  LCD_Interface        |AHBlite_LCD          |93     |93      |0       |26      |0       |0       |
|  LED_Interface        |AHBlite_LED          |101    |85      |9       |58      |0       |0       |
|  Matrix_Key_Interface |AHBlite_Matrix_Key   |2      |2       |0       |0       |0       |0       |
|  PAJ_IIC_Interface    |AHBlite_PAJ_IIC      |10     |10      |0       |4       |0       |0       |
|  QN8027_IIC_Interface |AHBlite_QN8027_IIC   |10     |10      |0       |2       |0       |0       |
|  RAMCODE_Interface    |AHBlite_Block_RAM    |19     |19      |0       |12      |0       |0       |
|  RAMDATA_Interface    |AHBlite_Block_RAM    |26     |26      |0       |14      |0       |0       |
|  RAM_CODE             |Block_RAM            |7      |7       |0       |0       |4       |0       |
|  RAM_DATA             |Block_RAM            |6      |6       |0       |0       |4       |0       |
|  SPI_Interface        |AHBlite_SPI          |41     |34      |7       |15      |0       |0       |
|  UART1_RX             |UART_RX              |30     |30      |0       |17      |0       |0       |
|  UART1_TX             |UART_TX              |86     |86      |0       |19      |0       |0       |
|    FIFO               |FIFO                 |53     |53      |0       |14      |0       |0       |
|  UART2_Interface      |AHBlite_UART         |18     |18      |0       |6       |0       |0       |
|  UART2_RX             |UART_RX              |27     |27      |0       |17      |0       |0       |
|  UART2_TX             |UART_TX              |85     |85      |0       |22      |0       |0       |
|    FIFO               |FIFO                 |56     |56      |0       |13      |0       |0       |
|  UART_Interface       |AHBlite_UART         |27     |27      |0       |8       |0       |0       |
|  addr_cnt             |addr_cnt             |18     |13      |5       |9       |0       |0       |
|  beat_cnt             |beat_cnt             |39     |30      |8       |25      |0       |0       |
|  bzmusic_ctrl         |bzmusic_ctrl         |79     |78      |0       |11      |0       |0       |
|  clkuart1_pwm         |clkuart_pwm          |47     |32      |15      |15      |0       |0       |
|  clkuart2_pwm         |clkuart_pwm_uart2    |34     |23      |11      |10      |0       |0       |
|  keyboard             |key_16               |82     |57      |15      |56      |0       |0       |
|  tune_pwm             |tune_pwm             |116    |105     |11      |22      |0       |0       |
|  u_logic              |cortexm0ds_logic     |6140   |6057    |59      |1425    |0       |3       |
+--------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3154  
    #2         2       2109  
    #3         3       798   
    #4         4       555   
    #5        5-10     881   
    #6       11-50     541   
    #7       51-100     22   
  Average     3.81           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  1.763824s wall, 2.968750s user + 0.031250s system = 3.000000s CPU (170.1%)

RUN-1004 : used memory is 777 MB, reserved memory is 771 MB, peak memory is 830 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 40346, tnet num: 8062, tinst num: 3945, tnode num: 45212, tedge num: 68035.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.409574s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (99.8%)

RUN-1004 : used memory is 778 MB, reserved memory is 771 MB, peak memory is 830 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 8062 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
		CLK_gen/clk0_out
		LED_Interface/light_clk_syn_4
		QN_REF24MHz_dup_1
		SWCLK_syn_4
		keyboard/scan_clk_syn_4
USR-6122 CRITICAL-WARNING: No clock constraint on PLL CLK_gen/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SOC_phy.timing" in  1.381077s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (93.9%)

RUN-1004 : used memory is 779 MB, reserved memory is 772 MB, peak memory is 830 MB
RUN-1002 : start command "export_bid CortexM0_SOC_inst.bid"
PRG-1000 : <!-- HMAC is: 11bc7c323afab1d7e114d7e7edd9ebf5577451e27f34aa74fd59c14c344b2a0a -->
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3945
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 8152, pip num: 115019
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 64
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3160 valid insts, and 293143 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010001010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit" in  17.746059s wall, 111.125000s user + 0.140625s system = 111.265625s CPU (627.0%)

RUN-1004 : used memory is 874 MB, reserved memory is 866 MB, peak memory is 989 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231010_230411.log"
