// Initial wiring: [6, 7, 8, 17, 4, 3, 11, 9, 16, 18, 12, 5, 14, 10, 13, 2, 15, 19, 0, 1]
// Resulting wiring: [6, 7, 8, 17, 4, 3, 11, 9, 16, 18, 12, 5, 14, 10, 13, 2, 15, 19, 0, 1]
OPENQASM 2.0;
include "qelib1.inc";
qreg q[20];
cx q[5], q[3];
cx q[3], q[2];
cx q[5], q[3];
cx q[8], q[7];
cx q[8], q[2];
cx q[11], q[8];
cx q[8], q[7];
cx q[7], q[6];
cx q[11], q[10];
cx q[11], q[8];
cx q[13], q[7];
cx q[14], q[13];
cx q[13], q[7];
cx q[14], q[13];
cx q[16], q[13];
cx q[13], q[7];
cx q[13], q[6];
cx q[17], q[12];
cx q[19], q[18];
cx q[16], q[17];
cx q[14], q[15];
cx q[10], q[19];
cx q[19], q[18];
cx q[9], q[11];
cx q[3], q[6];
