# QCLDPC RTL Verilog Channal Codec
for the paper "A novel data packing technique for QC-LDPC decoder architecture applied to NAND flash controller"\
https://ieeexplore.ieee.org/abstract/document/9015393 \
Project: QC-LDPC Decoder \

![alt text](https://github.com/exhan100chou/QCLDPC-RTL/blob/main/photo/Fig1.jpg)\

![alt text](https://github.com/exhan100chou/QCLDPC-RTL/blob/main/photo/Fig2.jpg)\

![alt text](https://github.com/exhan100chou/QCLDPC-RTL/blob/main/photo/Fig3.jpg)\

![alt text](https://github.com/exhan100chou/QCLDPC-RTL/blob/main/photo/Fig4.jpg)\

Testbench 1 of LDPC decoder 48bit input/ 40*8bit output:\
          Input code data from file codeword.txt\
           Test algorithm behavior for each single block\
Testbench 2 of LDPC decoder 48bit input/ 40*8bit output:\
          Gaussian noise gen can run the desired block number\
          Test the BER performance\
