

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Tue Feb 23 23:00:43 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTBbits	set	3969
    48  0000                     _PORTAbits	set	3968
    49  0000                     _ADCON1	set	4033
    50  0000                     _PORTA	set	3968
    51  0000                     _PORTB	set	3969
    52  0000                     _TRISA	set	3986
    53  0000                     _TRISB	set	3987
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58  007E54                     __pcinit:
    59                           	callstack 0
    60  007E54                     start_initialization:
    61                           	callstack 0
    62  007E54                     __initialization:
    63                           	callstack 0
    64  007E54                     end_of_initialization:
    65                           	callstack 0
    66  007E54                     __end_of__initialization:
    67                           	callstack 0
    68  007E54  0100               	movlb	0
    69  007E56  EF2D  F03F         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72  000001                     __pcstackCOMRAM:
    73                           	callstack 0
    74  000001                     ??_main:
    75                           
    76                           ; 1 bytes @ 0x0
    77  000001                     	ds	2
    78                           
    79 ;;
    80 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    81 ;;
    82 ;; *************** function _main *****************
    83 ;; Defined at:
    84 ;;		line 5 in file "lab12.c"
    85 ;; Parameters:    Size  Location     Type
    86 ;;		None
    87 ;; Auto vars:     Size  Location     Type
    88 ;;		None
    89 ;; Return value:  Size  Location     Type
    90 ;;                  1    wreg      void 
    91 ;; Registers used:
    92 ;;		wreg, status,2
    93 ;; Tracked objects:
    94 ;;		On entry : 0/0
    95 ;;		On exit  : 0/0
    96 ;;		Unchanged: 0/0
    97 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    98 ;;      Params:         0       0       0       0       0       0       0       0       0
    99 ;;      Locals:         0       0       0       0       0       0       0       0       0
   100 ;;      Temps:          2       0       0       0       0       0       0       0       0
   101 ;;      Totals:         2       0       0       0       0       0       0       0       0
   102 ;;Total ram usage:        2 bytes
   103 ;; This function calls:
   104 ;;		Nothing
   105 ;; This function is called by:
   106 ;;		Startup code after reset
   107 ;; This function uses a non-reentrant model
   108 ;;
   109                           
   110                           	psect	text0
   111  007E5A                     __ptext0:
   112                           	callstack 0
   113  007E5A                     _main:
   114                           	callstack 31
   115  007E5A                     
   116                           ;lab12.c: 6:     TRISB=0b00000000;
   117  007E5A  0E00               	movlw	0
   118  007E5C  6E93               	movwf	147,c	;volatile
   119                           
   120                           ;lab12.c: 7:     TRISA=0b00000001;
   121  007E5E  0E01               	movlw	1
   122  007E60  6E92               	movwf	146,c	;volatile
   123                           
   124                           ;lab12.c: 8:     PORTB=0b00000000;
   125  007E62  0E00               	movlw	0
   126  007E64  6E81               	movwf	129,c	;volatile
   127                           
   128                           ;lab12.c: 9:     PORTA=0b00000001;
   129  007E66  0E01               	movlw	1
   130  007E68  6E80               	movwf	128,c	;volatile
   131                           
   132                           ;lab12.c: 10:     ADCON1=0b00001111;
   133  007E6A  0E0F               	movlw	15
   134  007E6C  6EC1               	movwf	193,c	;volatile
   135  007E6E                     
   136                           ;lab12.c: 12:     if (PORTAbits.RA2==1)
   137  007E6E  A480               	btfss	128,2,c	;volatile
   138  007E70  EF3C  F03F         	goto	u11
   139  007E74  EF3E  F03F         	goto	u10
   140  007E78                     u11:
   141  007E78  EFFE  F03F         	goto	l22
   142  007E7C                     u10:
   143  007E7C                     
   144                           ;lab12.c: 13:     {;lab12.c: 14:         PORTBbits.RB0=0b00000001;
   145  007E7C  8081               	bsf	129,0,c	;volatile
   146  007E7E                     
   147                           ;lab12.c: 15:         _delay((unsigned long)((3000)*(4000000/4000.0)));
   148  007E7E  0E10               	movlw	16
   149  007E80  6E02               	movwf	(??_main+1)^0,c
   150  007E82  0E39               	movlw	57
   151  007E84  6E01               	movwf	??_main^0,c
   152  007E86  0E0E               	movlw	14
   153  007E88                     u27:
   154  007E88  2EE8               	decfsz	wreg,f,c
   155  007E8A  D7FE               	bra	u27
   156  007E8C  2E01               	decfsz	??_main^0,f,c
   157  007E8E  D7FC               	bra	u27
   158  007E90  2E02               	decfsz	(??_main+1)^0,f,c
   159  007E92  D7FA               	bra	u27
   160  007E94                     
   161                           ;lab12.c: 16:         PORTBbits.RB1=0b00000001;
   162  007E94  8281               	bsf	129,1,c	;volatile
   163                           
   164                           ;lab12.c: 17:         _delay((unsigned long)((3000)*(4000000/4000.0)));
   165  007E96  0E10               	movlw	16
   166  007E98  6E02               	movwf	(??_main+1)^0,c
   167  007E9A  0E39               	movlw	57
   168  007E9C  6E01               	movwf	??_main^0,c
   169  007E9E  0E0E               	movlw	14
   170  007EA0                     u37:
   171  007EA0  2EE8               	decfsz	wreg,f,c
   172  007EA2  D7FE               	bra	u37
   173  007EA4  2E01               	decfsz	??_main^0,f,c
   174  007EA6  D7FC               	bra	u37
   175  007EA8  2E02               	decfsz	(??_main+1)^0,f,c
   176  007EAA  D7FA               	bra	u37
   177  007EAC                     
   178                           ;lab12.c: 18:         PORTBbits.RB2=0b00000001;
   179  007EAC  8481               	bsf	129,2,c	;volatile
   180                           
   181                           ;lab12.c: 19:         _delay((unsigned long)((3000)*(4000000/4000.0)));
   182  007EAE  0E10               	movlw	16
   183  007EB0  6E02               	movwf	(??_main+1)^0,c
   184  007EB2  0E39               	movlw	57
   185  007EB4  6E01               	movwf	??_main^0,c
   186  007EB6  0E0E               	movlw	14
   187  007EB8                     u47:
   188  007EB8  2EE8               	decfsz	wreg,f,c
   189  007EBA  D7FE               	bra	u47
   190  007EBC  2E01               	decfsz	??_main^0,f,c
   191  007EBE  D7FC               	bra	u47
   192  007EC0  2E02               	decfsz	(??_main+1)^0,f,c
   193  007EC2  D7FA               	bra	u47
   194  007EC4                     
   195                           ;lab12.c: 20:         PORTBbits.RB3=0b00000001;
   196  007EC4  8681               	bsf	129,3,c	;volatile
   197                           
   198                           ;lab12.c: 21:         _delay((unsigned long)((3000)*(4000000/4000.0)));
   199  007EC6  0E10               	movlw	16
   200  007EC8  6E02               	movwf	(??_main+1)^0,c
   201  007ECA  0E39               	movlw	57
   202  007ECC  6E01               	movwf	??_main^0,c
   203  007ECE  0E0E               	movlw	14
   204  007ED0                     u57:
   205  007ED0  2EE8               	decfsz	wreg,f,c
   206  007ED2  D7FE               	bra	u57
   207  007ED4  2E01               	decfsz	??_main^0,f,c
   208  007ED6  D7FC               	bra	u57
   209  007ED8  2E02               	decfsz	(??_main+1)^0,f,c
   210  007EDA  D7FA               	bra	u57
   211  007EDC                     
   212                           ;lab12.c: 22:         PORTBbits.RB4=0b00000001;
   213  007EDC  8881               	bsf	129,4,c	;volatile
   214                           
   215                           ;lab12.c: 23:         _delay((unsigned long)((3000)*(4000000/4000.0)));
   216  007EDE  0E10               	movlw	16
   217  007EE0  6E02               	movwf	(??_main+1)^0,c
   218  007EE2  0E39               	movlw	57
   219  007EE4  6E01               	movwf	??_main^0,c
   220  007EE6  0E0E               	movlw	14
   221  007EE8                     u67:
   222  007EE8  2EE8               	decfsz	wreg,f,c
   223  007EEA  D7FE               	bra	u67
   224  007EEC  2E01               	decfsz	??_main^0,f,c
   225  007EEE  D7FC               	bra	u67
   226  007EF0  2E02               	decfsz	(??_main+1)^0,f,c
   227  007EF2  D7FA               	bra	u67
   228  007EF4                     
   229                           ;lab12.c: 24:         PORTBbits.RB5=0b00000001;
   230  007EF4  8A81               	bsf	129,5,c	;volatile
   231                           
   232                           ;lab12.c: 25:         _delay((unsigned long)((3000)*(4000000/4000.0)));
   233  007EF6  0E10               	movlw	16
   234  007EF8  6E02               	movwf	(??_main+1)^0,c
   235  007EFA  0E39               	movlw	57
   236  007EFC  6E01               	movwf	??_main^0,c
   237  007EFE  0E0E               	movlw	14
   238  007F00                     u77:
   239  007F00  2EE8               	decfsz	wreg,f,c
   240  007F02  D7FE               	bra	u77
   241  007F04  2E01               	decfsz	??_main^0,f,c
   242  007F06  D7FC               	bra	u77
   243  007F08  2E02               	decfsz	(??_main+1)^0,f,c
   244  007F0A  D7FA               	bra	u77
   245  007F0C                     
   246                           ;lab12.c: 26:         PORTBbits.RB6=0b01000001;
   247  007F0C  8C81               	bsf	129,6,c	;volatile
   248                           
   249                           ;lab12.c: 27:         _delay((unsigned long)((3000)*(4000000/4000.0)));
   250  007F0E  0E10               	movlw	16
   251  007F10  6E02               	movwf	(??_main+1)^0,c
   252  007F12  0E39               	movlw	57
   253  007F14  6E01               	movwf	??_main^0,c
   254  007F16  0E0E               	movlw	14
   255  007F18                     u87:
   256  007F18  2EE8               	decfsz	wreg,f,c
   257  007F1A  D7FE               	bra	u87
   258  007F1C  2E01               	decfsz	??_main^0,f,c
   259  007F1E  D7FC               	bra	u87
   260  007F20  2E02               	decfsz	(??_main+1)^0,f,c
   261  007F22  D7FA               	bra	u87
   262  007F24                     
   263                           ;lab12.c: 28:         PORTBbits.RB7=0b10000001;
   264  007F24  8E81               	bsf	129,7,c	;volatile
   265                           
   266                           ;lab12.c: 29:         _delay((unsigned long)((3000)*(4000000/4000.0)));
   267  007F26  0E10               	movlw	16
   268  007F28  6E02               	movwf	(??_main+1)^0,c
   269  007F2A  0E39               	movlw	57
   270  007F2C  6E01               	movwf	??_main^0,c
   271  007F2E  0E0E               	movlw	14
   272  007F30                     u97:
   273  007F30  2EE8               	decfsz	wreg,f,c
   274  007F32  D7FE               	bra	u97
   275  007F34  2E01               	decfsz	??_main^0,f,c
   276  007F36  D7FC               	bra	u97
   277  007F38  2E02               	decfsz	(??_main+1)^0,f,c
   278  007F3A  D7FA               	bra	u97
   279  007F3C                     
   280                           ;lab12.c: 30:         PORTBbits.RB0=0b00000000;
   281  007F3C  9081               	bcf	129,0,c	;volatile
   282                           
   283                           ;lab12.c: 31:         _delay((unsigned long)((3000)*(4000000/4000.0)));
   284  007F3E  0E10               	movlw	16
   285  007F40  6E02               	movwf	(??_main+1)^0,c
   286  007F42  0E39               	movlw	57
   287  007F44  6E01               	movwf	??_main^0,c
   288  007F46  0E0E               	movlw	14
   289  007F48                     u107:
   290  007F48  2EE8               	decfsz	wreg,f,c
   291  007F4A  D7FE               	bra	u107
   292  007F4C  2E01               	decfsz	??_main^0,f,c
   293  007F4E  D7FC               	bra	u107
   294  007F50  2E02               	decfsz	(??_main+1)^0,f,c
   295  007F52  D7FA               	bra	u107
   296  007F54                     
   297                           ;lab12.c: 32:        PORTBbits.RB1=0b00000000;
   298  007F54  9281               	bcf	129,1,c	;volatile
   299                           
   300                           ;lab12.c: 33:        _delay((unsigned long)((3000)*(4000000/4000.0)));
   301  007F56  0E10               	movlw	16
   302  007F58  6E02               	movwf	(??_main+1)^0,c
   303  007F5A  0E39               	movlw	57
   304  007F5C  6E01               	movwf	??_main^0,c
   305  007F5E  0E0E               	movlw	14
   306  007F60                     u117:
   307  007F60  2EE8               	decfsz	wreg,f,c
   308  007F62  D7FE               	bra	u117
   309  007F64  2E01               	decfsz	??_main^0,f,c
   310  007F66  D7FC               	bra	u117
   311  007F68  2E02               	decfsz	(??_main+1)^0,f,c
   312  007F6A  D7FA               	bra	u117
   313  007F6C                     
   314                           ;lab12.c: 34:        PORTBbits.RB2=0b00000000;
   315  007F6C  9481               	bcf	129,2,c	;volatile
   316                           
   317                           ;lab12.c: 35:        _delay((unsigned long)((3000)*(4000000/4000.0)));
   318  007F6E  0E10               	movlw	16
   319  007F70  6E02               	movwf	(??_main+1)^0,c
   320  007F72  0E39               	movlw	57
   321  007F74  6E01               	movwf	??_main^0,c
   322  007F76  0E0E               	movlw	14
   323  007F78                     u127:
   324  007F78  2EE8               	decfsz	wreg,f,c
   325  007F7A  D7FE               	bra	u127
   326  007F7C  2E01               	decfsz	??_main^0,f,c
   327  007F7E  D7FC               	bra	u127
   328  007F80  2E02               	decfsz	(??_main+1)^0,f,c
   329  007F82  D7FA               	bra	u127
   330  007F84                     
   331                           ;lab12.c: 36:        PORTBbits.RB3=0b00000000;
   332  007F84  9681               	bcf	129,3,c	;volatile
   333                           
   334                           ;lab12.c: 37:        _delay((unsigned long)((3000)*(4000000/4000.0)));
   335  007F86  0E10               	movlw	16
   336  007F88  6E02               	movwf	(??_main+1)^0,c
   337  007F8A  0E39               	movlw	57
   338  007F8C  6E01               	movwf	??_main^0,c
   339  007F8E  0E0E               	movlw	14
   340  007F90                     u137:
   341  007F90  2EE8               	decfsz	wreg,f,c
   342  007F92  D7FE               	bra	u137
   343  007F94  2E01               	decfsz	??_main^0,f,c
   344  007F96  D7FC               	bra	u137
   345  007F98  2E02               	decfsz	(??_main+1)^0,f,c
   346  007F9A  D7FA               	bra	u137
   347  007F9C                     
   348                           ;lab12.c: 38:        PORTBbits.RB4=0b00000000;
   349  007F9C  9881               	bcf	129,4,c	;volatile
   350                           
   351                           ;lab12.c: 39:        _delay((unsigned long)((3000)*(4000000/4000.0)));
   352  007F9E  0E10               	movlw	16
   353  007FA0  6E02               	movwf	(??_main+1)^0,c
   354  007FA2  0E39               	movlw	57
   355  007FA4  6E01               	movwf	??_main^0,c
   356  007FA6  0E0E               	movlw	14
   357  007FA8                     u147:
   358  007FA8  2EE8               	decfsz	wreg,f,c
   359  007FAA  D7FE               	bra	u147
   360  007FAC  2E01               	decfsz	??_main^0,f,c
   361  007FAE  D7FC               	bra	u147
   362  007FB0  2E02               	decfsz	(??_main+1)^0,f,c
   363  007FB2  D7FA               	bra	u147
   364  007FB4                     
   365                           ;lab12.c: 40:        PORTBbits.RB5=0b00000000;
   366  007FB4  9A81               	bcf	129,5,c	;volatile
   367                           
   368                           ;lab12.c: 41:        _delay((unsigned long)((3000)*(4000000/4000.0)));
   369  007FB6  0E10               	movlw	16
   370  007FB8  6E02               	movwf	(??_main+1)^0,c
   371  007FBA  0E39               	movlw	57
   372  007FBC  6E01               	movwf	??_main^0,c
   373  007FBE  0E0E               	movlw	14
   374  007FC0                     u157:
   375  007FC0  2EE8               	decfsz	wreg,f,c
   376  007FC2  D7FE               	bra	u157
   377  007FC4  2E01               	decfsz	??_main^0,f,c
   378  007FC6  D7FC               	bra	u157
   379  007FC8  2E02               	decfsz	(??_main+1)^0,f,c
   380  007FCA  D7FA               	bra	u157
   381  007FCC                     
   382                           ;lab12.c: 42:        PORTBbits.RB6=0b01000000;
   383  007FCC  9C81               	bcf	129,6,c	;volatile
   384                           
   385                           ;lab12.c: 43:        _delay((unsigned long)((3000)*(4000000/4000.0)));
   386  007FCE  0E10               	movlw	16
   387  007FD0  6E02               	movwf	(??_main+1)^0,c
   388  007FD2  0E39               	movlw	57
   389  007FD4  6E01               	movwf	??_main^0,c
   390  007FD6  0E0E               	movlw	14
   391  007FD8                     u167:
   392  007FD8  2EE8               	decfsz	wreg,f,c
   393  007FDA  D7FE               	bra	u167
   394  007FDC  2E01               	decfsz	??_main^0,f,c
   395  007FDE  D7FC               	bra	u167
   396  007FE0  2E02               	decfsz	(??_main+1)^0,f,c
   397  007FE2  D7FA               	bra	u167
   398  007FE4                     
   399                           ;lab12.c: 44:        PORTBbits.RB7=0b10000000;
   400  007FE4  9E81               	bcf	129,7,c	;volatile
   401                           
   402                           ;lab12.c: 45:        _delay((unsigned long)((3000)*(4000000/4000.0)));
   403  007FE6  0E10               	movlw	16
   404  007FE8  6E02               	movwf	(??_main+1)^0,c
   405  007FEA  0E39               	movlw	57
   406  007FEC  6E01               	movwf	??_main^0,c
   407  007FEE  0E0E               	movlw	14
   408  007FF0                     u177:
   409  007FF0  2EE8               	decfsz	wreg,f,c
   410  007FF2  D7FE               	bra	u177
   411  007FF4  2E01               	decfsz	??_main^0,f,c
   412  007FF6  D7FC               	bra	u177
   413  007FF8  2E02               	decfsz	(??_main+1)^0,f,c
   414  007FFA  D7FA               	bra	u177
   415  007FFC                     l22:
   416  007FFC  EF00  F000         	goto	start
   417  008000                     __end_of_main:
   418                           	callstack 0
   419  0000                     
   420                           	psect	rparam
   421  0000                     
   422                           	psect	idloc
   423                           
   424                           ;Config register IDLOC0 @ 0x200000
   425                           ;	unspecified, using default values
   426  200000                     	org	2097152
   427  200000  FF                 	db	255
   428                           
   429                           ;Config register IDLOC1 @ 0x200001
   430                           ;	unspecified, using default values
   431  200001                     	org	2097153
   432  200001  FF                 	db	255
   433                           
   434                           ;Config register IDLOC2 @ 0x200002
   435                           ;	unspecified, using default values
   436  200002                     	org	2097154
   437  200002  FF                 	db	255
   438                           
   439                           ;Config register IDLOC3 @ 0x200003
   440                           ;	unspecified, using default values
   441  200003                     	org	2097155
   442  200003  FF                 	db	255
   443                           
   444                           ;Config register IDLOC4 @ 0x200004
   445                           ;	unspecified, using default values
   446  200004                     	org	2097156
   447  200004  FF                 	db	255
   448                           
   449                           ;Config register IDLOC5 @ 0x200005
   450                           ;	unspecified, using default values
   451  200005                     	org	2097157
   452  200005  FF                 	db	255
   453                           
   454                           ;Config register IDLOC6 @ 0x200006
   455                           ;	unspecified, using default values
   456  200006                     	org	2097158
   457  200006  FF                 	db	255
   458                           
   459                           ;Config register IDLOC7 @ 0x200007
   460                           ;	unspecified, using default values
   461  200007                     	org	2097159
   462  200007  FF                 	db	255
   463                           
   464                           	psect	config
   465                           
   466                           ;Config register CONFIG1L @ 0x300000
   467                           ;	unspecified, using default values
   468                           ;	PLL Prescaler Selection bits
   469                           ;	PLLDIV = 0x0, unprogrammed default
   470                           ;	System Clock Postscaler Selection bits
   471                           ;	CPUDIV = 0x0, unprogrammed default
   472                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   473                           ;	USBDIV = 0x0, unprogrammed default
   474  300000                     	org	3145728
   475  300000  00                 	db	0
   476                           
   477                           ;Config register CONFIG1H @ 0x300001
   478                           ;	unspecified, using default values
   479                           ;	Oscillator Selection bits
   480                           ;	FOSC = 0x5, unprogrammed default
   481                           ;	Fail-Safe Clock Monitor Enable bit
   482                           ;	FCMEN = 0x0, unprogrammed default
   483                           ;	Internal/External Oscillator Switchover bit
   484                           ;	IESO = 0x0, unprogrammed default
   485  300001                     	org	3145729
   486  300001  05                 	db	5
   487                           
   488                           ;Config register CONFIG2L @ 0x300002
   489                           ;	unspecified, using default values
   490                           ;	Power-up Timer Enable bit
   491                           ;	PWRT = 0x1, unprogrammed default
   492                           ;	Brown-out Reset Enable bits
   493                           ;	BOR = 0x3, unprogrammed default
   494                           ;	Brown-out Reset Voltage bits
   495                           ;	BORV = 0x3, unprogrammed default
   496                           ;	USB Voltage Regulator Enable bit
   497                           ;	VREGEN = 0x0, unprogrammed default
   498  300002                     	org	3145730
   499  300002  1F                 	db	31
   500                           
   501                           ;Config register CONFIG2H @ 0x300003
   502                           ;	unspecified, using default values
   503                           ;	Watchdog Timer Enable bit
   504                           ;	WDT = 0x1, unprogrammed default
   505                           ;	Watchdog Timer Postscale Select bits
   506                           ;	WDTPS = 0xF, unprogrammed default
   507  300003                     	org	3145731
   508  300003  1F                 	db	31
   509                           
   510                           ; Padding undefined space
   511  300004                     	org	3145732
   512  300004  FF                 	db	255
   513                           
   514                           ;Config register CONFIG3H @ 0x300005
   515                           ;	unspecified, using default values
   516                           ;	CCP2 MUX bit
   517                           ;	CCP2MX = 0x1, unprogrammed default
   518                           ;	PORTB A/D Enable bit
   519                           ;	PBADEN = 0x1, unprogrammed default
   520                           ;	Low-Power Timer 1 Oscillator Enable bit
   521                           ;	LPT1OSC = 0x0, unprogrammed default
   522                           ;	MCLR Pin Enable bit
   523                           ;	MCLRE = 0x1, unprogrammed default
   524  300005                     	org	3145733
   525  300005  83                 	db	131
   526                           
   527                           ;Config register CONFIG4L @ 0x300006
   528                           ;	unspecified, using default values
   529                           ;	Stack Full/Underflow Reset Enable bit
   530                           ;	STVREN = 0x1, unprogrammed default
   531                           ;	Single-Supply ICSP Enable bit
   532                           ;	LVP = 0x1, unprogrammed default
   533                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   534                           ;	ICPRT = 0x0, unprogrammed default
   535                           ;	Extended Instruction Set Enable bit
   536                           ;	XINST = 0x0, unprogrammed default
   537                           ;	Background Debugger Enable bit
   538                           ;	DEBUG = 0x1, unprogrammed default
   539  300006                     	org	3145734
   540  300006  85                 	db	133
   541                           
   542                           ; Padding undefined space
   543  300007                     	org	3145735
   544  300007  FF                 	db	255
   545                           
   546                           ;Config register CONFIG5L @ 0x300008
   547                           ;	unspecified, using default values
   548                           ;	Code Protection bit
   549                           ;	CP0 = 0x1, unprogrammed default
   550                           ;	Code Protection bit
   551                           ;	CP1 = 0x1, unprogrammed default
   552                           ;	Code Protection bit
   553                           ;	CP2 = 0x1, unprogrammed default
   554                           ;	Code Protection bit
   555                           ;	CP3 = 0x1, unprogrammed default
   556  300008                     	org	3145736
   557  300008  0F                 	db	15
   558                           
   559                           ;Config register CONFIG5H @ 0x300009
   560                           ;	unspecified, using default values
   561                           ;	Boot Block Code Protection bit
   562                           ;	CPB = 0x1, unprogrammed default
   563                           ;	Data EEPROM Code Protection bit
   564                           ;	CPD = 0x1, unprogrammed default
   565  300009                     	org	3145737
   566  300009  C0                 	db	192
   567                           
   568                           ;Config register CONFIG6L @ 0x30000A
   569                           ;	unspecified, using default values
   570                           ;	Write Protection bit
   571                           ;	WRT0 = 0x1, unprogrammed default
   572                           ;	Write Protection bit
   573                           ;	WRT1 = 0x1, unprogrammed default
   574                           ;	Write Protection bit
   575                           ;	WRT2 = 0x1, unprogrammed default
   576                           ;	Write Protection bit
   577                           ;	WRT3 = 0x1, unprogrammed default
   578  30000A                     	org	3145738
   579  30000A  0F                 	db	15
   580                           
   581                           ;Config register CONFIG6H @ 0x30000B
   582                           ;	unspecified, using default values
   583                           ;	Configuration Register Write Protection bit
   584                           ;	WRTC = 0x1, unprogrammed default
   585                           ;	Boot Block Write Protection bit
   586                           ;	WRTB = 0x1, unprogrammed default
   587                           ;	Data EEPROM Write Protection bit
   588                           ;	WRTD = 0x1, unprogrammed default
   589  30000B                     	org	3145739
   590  30000B  E0                 	db	224
   591                           
   592                           ;Config register CONFIG7L @ 0x30000C
   593                           ;	unspecified, using default values
   594                           ;	Table Read Protection bit
   595                           ;	EBTR0 = 0x1, unprogrammed default
   596                           ;	Table Read Protection bit
   597                           ;	EBTR1 = 0x1, unprogrammed default
   598                           ;	Table Read Protection bit
   599                           ;	EBTR2 = 0x1, unprogrammed default
   600                           ;	Table Read Protection bit
   601                           ;	EBTR3 = 0x1, unprogrammed default
   602  30000C                     	org	3145740
   603  30000C  0F                 	db	15
   604                           
   605                           ;Config register CONFIG7H @ 0x30000D
   606                           ;	unspecified, using default values
   607                           ;	Boot Block Table Read Protection bit
   608                           ;	EBTRB = 0x1, unprogrammed default
   609  30000D                     	org	3145741
   610  30000D  40                 	db	64
   611                           tosu	equ	0xFFF
   612                           tosh	equ	0xFFE
   613                           tosl	equ	0xFFD
   614                           stkptr	equ	0xFFC
   615                           pclatu	equ	0xFFB
   616                           pclath	equ	0xFFA
   617                           pcl	equ	0xFF9
   618                           tblptru	equ	0xFF8
   619                           tblptrh	equ	0xFF7
   620                           tblptrl	equ	0xFF6
   621                           tablat	equ	0xFF5
   622                           prodh	equ	0xFF4
   623                           prodl	equ	0xFF3
   624                           indf0	equ	0xFEF
   625                           postinc0	equ	0xFEE
   626                           postdec0	equ	0xFED
   627                           preinc0	equ	0xFEC
   628                           plusw0	equ	0xFEB
   629                           fsr0h	equ	0xFEA
   630                           fsr0l	equ	0xFE9
   631                           wreg	equ	0xFE8
   632                           indf1	equ	0xFE7
   633                           postinc1	equ	0xFE6
   634                           postdec1	equ	0xFE5
   635                           preinc1	equ	0xFE4
   636                           plusw1	equ	0xFE3
   637                           fsr1h	equ	0xFE2
   638                           fsr1l	equ	0xFE1
   639                           bsr	equ	0xFE0
   640                           indf2	equ	0xFDF
   641                           postinc2	equ	0xFDE
   642                           postdec2	equ	0xFDD
   643                           preinc2	equ	0xFDC
   644                           plusw2	equ	0xFDB
   645                           fsr2h	equ	0xFDA
   646                           fsr2l	equ	0xFD9
   647                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Tue Feb 23 23:00:43 2021

                     l22 7FFC                       u10 7E7C                       u11 7E78  
                     u27 7E88                       u37 7EA0                       u47 7EB8  
                     u57 7ED0                       u67 7EE8                       u77 7F00  
                     u87 7F18                       u97 7F30                      l700 7E6E  
                    l710 7EC4                      l702 7E7C                      l720 7F3C  
                    l712 7EDC                      l704 7E7E                      l730 7FB4  
                    l722 7F54                      l714 7EF4                      l706 7E94  
                    l732 7FCC                      l724 7F6C                      l716 7F0C  
                    l708 7EAC                      l734 7FE4                      l726 7F84  
                    l718 7F24                      l728 7F9C                      l698 7E5A  
                    u107 7F48                      u117 7F60                      u127 7F78  
                    u137 7F90                      u147 7FA8                      u157 7FC0  
                    u167 7FD8                      u177 7FF0                      wreg 000FE8  
                   _main 7E5A                     start 0000             ___param_bank 000000  
                  ?_main 0001                    _PORTA 000F80                    _PORTB 000F81  
                  _TRISA 000F92                    _TRISB 000F93          __initialization 7E54  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
                 _ADCON1 000FC1               __accesstop 0060  __end_of__initialization 7E54  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7E54                  __ramtop 0800  
                __ptext0 7E5A     end_of_initialization 7E54                _PORTAbits 000F80  
              _PORTBbits 000F81      start_initialization 7E54                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 01A6  
