{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386512393727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386512393730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  8 12:19:53 2013 " "Processing started: Sun Dec  8 12:19:53 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386512393730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386512393730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SystemIR -c SystemIR " "Command: quartus_map --read_settings_files=on --write_settings_files=off SystemIR -c SystemIR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386512393738 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1386512395600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tipos.vhd 1 0 " "Found 1 design units, including 0 entities, in source file tipos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos " "Found design unit 1: tipos" {  } { { "tipos.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/tipos.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512397496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SystemIR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SystemIR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SystemIR-behavior " "Found design unit 1: SystemIR-behavior" {  } { { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397520 ""} { "Info" "ISGN_ENTITY_NAME" "1 SystemIR " "Found entity 1: SystemIR" {  } { { "SystemIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/SystemIR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512397520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Registern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registern-behavior " "Found design unit 1: registern-behavior" {  } { { "Registern.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Registern.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397545 ""} { "Info" "ISGN_ENTITY_NAME" "1 registern " "Found entity 1: registern" {  } { { "Registern.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Registern.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512397545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397560 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512397560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProgramCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programcounter-SYN " "Found design unit 1: programcounter-SYN" {  } { { "ProgramCounter.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/ProgramCounter.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397562 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/ProgramCounter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512397562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessorIR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProcessorIR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessorIR-behavior " "Found design unit 1: ProcessorIR-behavior" {  } { { "ProcessorIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/ProcessorIR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397584 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProcessorIR " "Found entity 1: ProcessorIR" {  } { { "ProcessorIR.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/ProcessorIR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512397584 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.vhd " "Entity \"Mux\" obtained from \"Mux.vhd\" instead of from Quartus II megafunction library" {  } { { "Mux.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1386512397669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-behavior " "Found design unit 1: Mux-behavior" {  } { { "Mux.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397670 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512397670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-behavior " "Found design unit 1: CU-behavior" {  } { { "CU.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/CU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397695 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512397695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Found design unit 1: counter-SYN" {  } { { "Counter.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Counter.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397710 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512397710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-SYN " "Found design unit 1: addsub-SYN" {  } { { "Addsub.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Addsub.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397714 ""} { "Info" "ISGN_ENTITY_NAME" "1 Addsub " "Found entity 1: Addsub" {  } { { "Addsub.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/Addsub.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386512397714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386512397714 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "next_sate CU.vhd(194) " "VHDL error at CU.vhd(194): object \"next_sate\" is used but not declared" {  } { { "CU.vhd" "" { Text "/home/matheus/Documents/Unifei/Periodo_6/ELT013 - Eletronica Digital II/Pratica/Projeto/CU.vhd" 194 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1386512397762 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "645 " "Peak virtual memory: 645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386512398103 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec  8 12:19:58 2013 " "Processing ended: Sun Dec  8 12:19:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386512398103 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386512398103 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386512398103 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386512398103 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386512399567 ""}
