	component unsaved is
		port (
			clk_clk                             : in    std_logic                     := 'X';             -- clk
			hex_0_external_connection_export    : out   std_logic_vector(6 downto 0);                     -- export
			hex_1_external_connection_export    : out   std_logic_vector(6 downto 0);                     -- export
			hex_2_external_connection_export    : out   std_logic_vector(6 downto 0);                     -- export
			hex_3_external_connection_export    : out   std_logic_vector(6 downto 0);                     -- export
			hex_4_external_connection_export    : out   std_logic_vector(6 downto 0);                     -- export
			hex_5_external_connection_export    : out   std_logic_vector(6 downto 0);                     -- export
			hex_6_external_connection_export    : out   std_logic_vector(6 downto 0);                     -- export
			hex_7_external_connection_export    : out   std_logic_vector(6 downto 0);                     -- export
			key_external_connection_export      : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			ledg_export                         : out   std_logic_vector(7 downto 0);                     -- export
			ledr_export                         : out   std_logic_vector(17 downto 0);                    -- export
			nios_sys_sdram_pll_0_sdram_clk_clk  : out   std_logic;                                        -- clk
			reset_reset_n                       : in    std_logic                     := 'X';             -- reset_n
			sdram_addr                          : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba                            : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n                         : out   std_logic;                                        -- cas_n
			sdram_cke                           : out   std_logic;                                        -- cke
			sdram_cs_n                          : out   std_logic;                                        -- cs_n
			sdram_dq                            : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_dqm                           : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_ras_n                         : out   std_logic;                                        -- ras_n
			sdram_we_n                          : out   std_logic;                                        -- we_n
			switches_external_connection_export : in    std_logic_vector(17 downto 0) := (others => 'X')  -- export
		);
	end component unsaved;

