============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Wed Oct 26 14:34:35 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(42)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(43)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(46)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(47)
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : undeclared symbol 'Median_gray_clk', assumed default net type 'wire' in ../../RTL/test_camera.v(123)
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_clken', assumed default net type 'wire' in ../../RTL/Median_Gray.v(35)
HDL-1007 : undeclared symbol 'pe_img_Y', assumed default net type 'wire' in ../../RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in ../../RTL/Median_Gray.v(72)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in ../../RTL/Median_Gray.v(73)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in ../../RTL/Median_Gray.v(74)
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(19)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 24 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net u_image_process/clk is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_dup_1" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/show_clk_n" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net cam_pclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/show_clk_n as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 28 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/show_clk_n to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1949 instances
RUN-0007 : 938 luts, 646 seqs, 140 mslices, 78 lslices, 132 pads, 2 brams, 4 dsps
RUN-1001 : There are total 2318 nets
RUN-1001 : 1679 nets have 2 pins
RUN-1001 : 421 nets have [3 - 5] pins
RUN-1001 : 132 nets have [6 - 10] pins
RUN-1001 : 53 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     60      
RUN-1001 :   No   |  No   |  Yes  |     406     
RUN-1001 :   No   |  Yes  |  No   |     50      
RUN-1001 :   Yes  |  No   |  No   |     24      
RUN-1001 :   Yes  |  No   |  Yes  |     82      
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    18   |  14   |     19     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 51
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1947 instances, 938 luts, 646 seqs, 218 slices, 43 macros(218 instances: 140 mslices 78 lslices)
PHY-0007 : Cell area utilization is 7%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 8600, tnet num: 2316, tinst num: 1947, tnode num: 10658, tedge num: 13570.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2316 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.844490s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (99.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 516176
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1947.
PHY-3001 : End clustering;  0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 418070, overlap = 18
PHY-3002 : Step(2): len = 344759, overlap = 15.75
PHY-3002 : Step(3): len = 278353, overlap = 18
PHY-3002 : Step(4): len = 225688, overlap = 15.75
PHY-3002 : Step(5): len = 199013, overlap = 18
PHY-3002 : Step(6): len = 179863, overlap = 18
PHY-3002 : Step(7): len = 164179, overlap = 15.75
PHY-3002 : Step(8): len = 149424, overlap = 15.75
PHY-3002 : Step(9): len = 137861, overlap = 18
PHY-3002 : Step(10): len = 126218, overlap = 18
PHY-3002 : Step(11): len = 115724, overlap = 18
PHY-3002 : Step(12): len = 107606, overlap = 18
PHY-3002 : Step(13): len = 102461, overlap = 18.3125
PHY-3002 : Step(14): len = 95804.8, overlap = 19.4375
PHY-3002 : Step(15): len = 91124.4, overlap = 20
PHY-3002 : Step(16): len = 87125.7, overlap = 21.5625
PHY-3002 : Step(17): len = 84726.1, overlap = 24.5938
PHY-3002 : Step(18): len = 82356.9, overlap = 30.8438
PHY-3002 : Step(19): len = 77228.4, overlap = 32.1875
PHY-3002 : Step(20): len = 74970.8, overlap = 32.1875
PHY-3002 : Step(21): len = 74266, overlap = 33.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000112826
PHY-3002 : Step(22): len = 82304.8, overlap = 31.5938
PHY-3002 : Step(23): len = 83387.8, overlap = 31.5938
PHY-3002 : Step(24): len = 80460, overlap = 32.4688
PHY-3002 : Step(25): len = 80375.5, overlap = 32.5625
PHY-3002 : Step(26): len = 79938.3, overlap = 30.8125
PHY-3002 : Step(27): len = 78789.4, overlap = 28.1562
PHY-3002 : Step(28): len = 78104.9, overlap = 27.4375
PHY-3002 : Step(29): len = 77297.8, overlap = 29.9062
PHY-3002 : Step(30): len = 76080.5, overlap = 29.5938
PHY-3002 : Step(31): len = 76114.6, overlap = 29.5938
PHY-3002 : Step(32): len = 76312.4, overlap = 26.25
PHY-3002 : Step(33): len = 76286.5, overlap = 29
PHY-3002 : Step(34): len = 75199.4, overlap = 26.5
PHY-3002 : Step(35): len = 74317.4, overlap = 26.7812
PHY-3002 : Step(36): len = 74134.1, overlap = 26.8438
PHY-3002 : Step(37): len = 74926.2, overlap = 24.7812
PHY-3002 : Step(38): len = 74731.3, overlap = 25
PHY-3002 : Step(39): len = 74237.1, overlap = 25.375
PHY-3002 : Step(40): len = 72336.9, overlap = 27.125
PHY-3002 : Step(41): len = 71694.7, overlap = 26.2188
PHY-3002 : Step(42): len = 71655.2, overlap = 26.3125
PHY-3002 : Step(43): len = 72886.5, overlap = 26.2812
PHY-3002 : Step(44): len = 74266.9, overlap = 26.1875
PHY-3002 : Step(45): len = 74032.3, overlap = 26
PHY-3002 : Step(46): len = 73128.5, overlap = 25.9062
PHY-3002 : Step(47): len = 71480.3, overlap = 25.9062
PHY-3002 : Step(48): len = 71226.7, overlap = 28.1562
PHY-3002 : Step(49): len = 71566.6, overlap = 25.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000225652
PHY-3002 : Step(50): len = 71877, overlap = 25.6875
PHY-3002 : Step(51): len = 71988.6, overlap = 23.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000451304
PHY-3002 : Step(52): len = 72080.3, overlap = 23.125
PHY-3002 : Step(53): len = 72117.6, overlap = 23.0312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011284s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (415.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2316 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037608s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.73712e-05
PHY-3002 : Step(54): len = 80898.1, overlap = 22.5312
PHY-3002 : Step(55): len = 80997.4, overlap = 22.375
PHY-3002 : Step(56): len = 77106.9, overlap = 21.4375
PHY-3002 : Step(57): len = 76547.9, overlap = 19.8438
PHY-3002 : Step(58): len = 72817, overlap = 20.1875
PHY-3002 : Step(59): len = 72493.3, overlap = 21.3125
PHY-3002 : Step(60): len = 70808.2, overlap = 20.3438
PHY-3002 : Step(61): len = 70922.8, overlap = 20.5312
PHY-3002 : Step(62): len = 70121.5, overlap = 20.9375
PHY-3002 : Step(63): len = 70123.2, overlap = 20.8438
PHY-3002 : Step(64): len = 70022.1, overlap = 20.3125
PHY-3002 : Step(65): len = 68635.8, overlap = 22.125
PHY-3002 : Step(66): len = 68633.8, overlap = 22.8438
PHY-3002 : Step(67): len = 68080, overlap = 23.1562
PHY-3002 : Step(68): len = 68050.7, overlap = 23.4062
PHY-3002 : Step(69): len = 67147.9, overlap = 25.3125
PHY-3002 : Step(70): len = 67043.8, overlap = 26.75
PHY-3002 : Step(71): len = 66085.6, overlap = 31.1562
PHY-3002 : Step(72): len = 64583.5, overlap = 31.6875
PHY-3002 : Step(73): len = 64551.5, overlap = 32.1562
PHY-3002 : Step(74): len = 64434.9, overlap = 32.5938
PHY-3002 : Step(75): len = 64061.9, overlap = 32.5312
PHY-3002 : Step(76): len = 64061.9, overlap = 32.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.47425e-05
PHY-3002 : Step(77): len = 64557.8, overlap = 31.375
PHY-3002 : Step(78): len = 64722.7, overlap = 31.125
PHY-3002 : Step(79): len = 64951.9, overlap = 29.6875
PHY-3002 : Step(80): len = 64993.8, overlap = 29.5
PHY-3002 : Step(81): len = 64683.2, overlap = 27.875
PHY-3002 : Step(82): len = 64697.2, overlap = 26.7188
PHY-3002 : Step(83): len = 64158.4, overlap = 22.0625
PHY-3002 : Step(84): len = 64105.7, overlap = 22.3125
PHY-3002 : Step(85): len = 63527.5, overlap = 26.4375
PHY-3002 : Step(86): len = 63510.3, overlap = 27.1562
PHY-3002 : Step(87): len = 62870.8, overlap = 30.4375
PHY-3002 : Step(88): len = 62609, overlap = 30.625
PHY-3002 : Step(89): len = 62075.4, overlap = 36.1562
PHY-3002 : Step(90): len = 61481, overlap = 37.25
PHY-3002 : Step(91): len = 60874, overlap = 35.6562
PHY-3002 : Step(92): len = 60215, overlap = 33.4375
PHY-3002 : Step(93): len = 59926.2, overlap = 29.625
PHY-3002 : Step(94): len = 59519.7, overlap = 27.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000149485
PHY-3002 : Step(95): len = 59031.7, overlap = 27.75
PHY-3002 : Step(96): len = 59031.7, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00029897
PHY-3002 : Step(97): len = 58796.1, overlap = 27.4688
PHY-3002 : Step(98): len = 58786.8, overlap = 27.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2316 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037360s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.44376e-05
PHY-3002 : Step(99): len = 58969.7, overlap = 74.0938
PHY-3002 : Step(100): len = 59043.9, overlap = 74.1562
PHY-3002 : Step(101): len = 60195.4, overlap = 64.2812
PHY-3002 : Step(102): len = 60509.7, overlap = 62.75
PHY-3002 : Step(103): len = 61059.7, overlap = 59.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.88752e-05
PHY-3002 : Step(104): len = 60915.6, overlap = 57.8438
PHY-3002 : Step(105): len = 60915.6, overlap = 57.8438
PHY-3002 : Step(106): len = 60860.9, overlap = 57.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.77503e-05
PHY-3002 : Step(107): len = 62612.8, overlap = 52.3125
PHY-3002 : Step(108): len = 63071.7, overlap = 47.1875
PHY-3002 : Step(109): len = 63272.7, overlap = 43.6875
PHY-3002 : Step(110): len = 63329.2, overlap = 41.7188
PHY-3002 : Step(111): len = 63350.1, overlap = 41.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000195501
PHY-3002 : Step(112): len = 63395.7, overlap = 38.0625
PHY-3002 : Step(113): len = 63418.5, overlap = 38
PHY-3002 : Step(114): len = 63578.8, overlap = 37.125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 8600, tnet num: 2316, tinst num: 1947, tnode num: 10658, tedge num: 13570.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 101.84 peak overflow 5.22
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2318.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 71704, over cnt = 223(0%), over = 842, worst = 18
PHY-1001 : End global iterations;  0.120557s wall, 0.203125s user + 0.078125s system = 0.281250s CPU (233.3%)

PHY-1001 : Congestion index: top1 = 35.73, top5 = 22.01, top10 = 15.33, top15 = 11.73.
PHY-1001 : End incremental global routing;  0.183873s wall, 0.265625s user + 0.078125s system = 0.343750s CPU (187.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2316 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.051080s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.269777s wall, 0.359375s user + 0.078125s system = 0.437500s CPU (162.2%)

OPT-1001 : Current memory(MB): used = 190, reserve = 166, peak = 190.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1499/2318.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 71704, over cnt = 223(0%), over = 842, worst = 18
PHY-1002 : len = 76712, over cnt = 125(0%), over = 322, worst = 12
PHY-1002 : len = 79976, over cnt = 30(0%), over = 67, worst = 5
PHY-1002 : len = 80536, over cnt = 4(0%), over = 13, worst = 4
PHY-1002 : len = 80568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.129609s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (132.6%)

PHY-1001 : Congestion index: top1 = 32.41, top5 = 21.59, top10 = 15.89, top15 = 12.51.
OPT-1001 : End congestion update;  0.186375s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (117.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2316 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037715s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.3%)

OPT-0007 : Start: WNS 4370 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.224202s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (118.5%)

OPT-1001 : Current memory(MB): used = 192, reserve = 168, peak = 192.
OPT-1001 : End physical optimization;  1.346580s wall, 1.468750s user + 0.078125s system = 1.546875s CPU (114.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 938 LUT to BLE ...
SYN-4008 : Packed 938 LUT and 327 SEQ to BLE.
SYN-4003 : Packing 319 remaining SEQ's ...
SYN-4005 : Packed 130 SEQ with LUT/SLICE
SYN-4006 : 525 single LUT's are left
SYN-4006 : 189 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1127/1652 primitive instances ...
PHY-3001 : End packing;  0.079628s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (98.1%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 984 instances
RUN-1001 : 418 mslices, 419 lslices, 132 pads, 2 brams, 4 dsps
RUN-1001 : There are total 2038 nets
RUN-1001 : 1397 nets have 2 pins
RUN-1001 : 423 nets have [3 - 5] pins
RUN-1001 : 138 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 982 instances, 837 slices, 43 macros(218 instances: 140 mslices 78 lslices)
PHY-3001 : Cell area utilization is 11%
PHY-3001 : After packing: Len = 64834.6, Over = 56.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 7617, tnet num: 2036, tinst num: 982, tnode num: 9131, tedge num: 12525.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2036 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.888433s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.60709e-05
PHY-3002 : Step(115): len = 64191.6, overlap = 54
PHY-3002 : Step(116): len = 64033.1, overlap = 53.5
PHY-3002 : Step(117): len = 63756.5, overlap = 57.75
PHY-3002 : Step(118): len = 63247.8, overlap = 58.5
PHY-3002 : Step(119): len = 63175.7, overlap = 59.5
PHY-3002 : Step(120): len = 62832.4, overlap = 61
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.21418e-05
PHY-3002 : Step(121): len = 63473.6, overlap = 56.5
PHY-3002 : Step(122): len = 63885.1, overlap = 54.75
PHY-3002 : Step(123): len = 64390.2, overlap = 51
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000144284
PHY-3002 : Step(124): len = 64777.9, overlap = 49
PHY-3002 : Step(125): len = 65097.9, overlap = 48.75
PHY-3002 : Step(126): len = 65551.6, overlap = 46.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.169792s wall, 0.078125s user + 0.328125s system = 0.406250s CPU (239.3%)

PHY-3001 : Trial Legalized: Len = 82247.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2036 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032467s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (144.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000846429
PHY-3002 : Step(127): len = 78962.1, overlap = 4.75
PHY-3002 : Step(128): len = 73564.7, overlap = 10.5
PHY-3002 : Step(129): len = 72069.1, overlap = 16
PHY-3002 : Step(130): len = 71391.8, overlap = 19.25
PHY-3002 : Step(131): len = 70647.3, overlap = 20.25
PHY-3002 : Step(132): len = 70056.4, overlap = 21.25
PHY-3002 : Step(133): len = 69755.2, overlap = 22.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00158593
PHY-3002 : Step(134): len = 69839.7, overlap = 22.5
PHY-3002 : Step(135): len = 69761.8, overlap = 20.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00317186
PHY-3002 : Step(136): len = 69791.4, overlap = 20.75
PHY-3002 : Step(137): len = 69774.3, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005876s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 75791.6, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.008266s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (189.0%)

PHY-3001 : 17 instances has been re-located, deltaX = 8, deltaY = 9, maxDist = 2.
PHY-3001 : Final: Len = 76292.6, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 7617, tnet num: 2036, tinst num: 982, tnode num: 9131, tedge num: 12525.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 130/2038.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 88584, over cnt = 178(0%), over = 293, worst = 8
PHY-1002 : len = 89544, over cnt = 103(0%), over = 167, worst = 8
PHY-1002 : len = 91392, over cnt = 19(0%), over = 27, worst = 3
PHY-1002 : len = 91880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.225738s wall, 0.218750s user + 0.078125s system = 0.296875s CPU (131.5%)

PHY-1001 : Congestion index: top1 = 29.33, top5 = 22.34, top10 = 17.69, top15 = 14.38.
PHY-1001 : End incremental global routing;  0.293038s wall, 0.296875s user + 0.078125s system = 0.375000s CPU (128.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2036 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.046972s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.376019s wall, 0.375000s user + 0.078125s system = 0.453125s CPU (120.5%)

OPT-1001 : Current memory(MB): used = 199, reserve = 175, peak = 199.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1710/2038.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 91880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009772s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 29.33, top5 = 22.34, top10 = 17.69, top15 = 14.38.
OPT-1001 : End congestion update;  0.069938s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2036 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033010s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.7%)

OPT-0007 : Start: WNS 4245 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.103066s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (106.1%)

OPT-1001 : Current memory(MB): used = 200, reserve = 176, peak = 200.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2036 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032030s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1710/2038.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 91880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012992s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (120.3%)

PHY-1001 : Congestion index: top1 = 29.33, top5 = 22.34, top10 = 17.69, top15 = 14.38.
PHY-1001 : End incremental global routing;  0.072199s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2036 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.044953s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1710/2038.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 91880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012893s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (121.2%)

PHY-1001 : Congestion index: top1 = 29.33, top5 = 22.34, top10 = 17.69, top15 = 14.38.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2036 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034137s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4245 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 28.793103
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.638059s wall, 1.625000s user + 0.078125s system = 1.703125s CPU (104.0%)

RUN-1003 : finish command "place" in  8.555912s wall, 11.343750s user + 4.500000s system = 15.843750s CPU (185.2%)

RUN-1004 : used memory is 178 MB, reserved memory is 154 MB, peak memory is 201 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 984 instances
RUN-1001 : 418 mslices, 419 lslices, 132 pads, 2 brams, 4 dsps
RUN-1001 : There are total 2038 nets
RUN-1001 : 1397 nets have 2 pins
RUN-1001 : 423 nets have [3 - 5] pins
RUN-1001 : 138 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 7617, tnet num: 2036, tinst num: 982, tnode num: 9131, tedge num: 12525.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 418 mslices, 419 lslices, 132 pads, 2 brams, 4 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2036 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 87672, over cnt = 180(0%), over = 299, worst = 6
PHY-1002 : len = 89032, over cnt = 97(0%), over = 144, worst = 4
PHY-1002 : len = 90392, over cnt = 22(0%), over = 32, worst = 3
PHY-1002 : len = 90632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.240489s wall, 0.296875s user + 0.156250s system = 0.453125s CPU (188.4%)

PHY-1001 : Congestion index: top1 = 28.77, top5 = 22.07, top10 = 17.48, top15 = 14.29.
PHY-1001 : End global routing;  0.305178s wall, 0.375000s user + 0.156250s system = 0.531250s CPU (174.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 220, reserve = 196, peak = 236.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_image_select/show_clk_n_syn_3 will be merged with clock u_image_select/show_clk_n
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_image_process/wrreq_syn_3 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 487, reserve = 467, peak = 487.
PHY-1001 : End build detailed router design. 3.857909s wall, 3.812500s user + 0.046875s system = 3.859375s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 27880, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.321797s wall, 4.328125s user + 0.000000s system = 4.328125s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 519, reserve = 501, peak = 519.
PHY-1001 : End phase 1; 4.328455s wall, 4.328125s user + 0.000000s system = 4.328125s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Patch 821 net; 1.664869s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (99.5%)

PHY-1022 : len = 183752, over cnt = 96(0%), over = 96, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 520, reserve = 502, peak = 520.
PHY-1001 : End initial routed; 7.096435s wall, 7.984375s user + 0.000000s system = 7.984375s CPU (112.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1794(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.969400s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 522, reserve = 504, peak = 522.
PHY-1001 : End phase 2; 8.065976s wall, 8.953125s user + 0.000000s system = 8.953125s CPU (111.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 183752, over cnt = 96(0%), over = 96, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009728s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 183448, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.115358s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (149.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 183592, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.055158s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (113.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1794(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.989112s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (99.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 30 feed throughs used by 19 nets
PHY-1001 : End commit to database; 0.210290s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (104.0%)

PHY-1001 : Current memory(MB): used = 537, reserve = 519, peak = 537.
PHY-1001 : End phase 3; 1.508363s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (104.6%)

PHY-1003 : Routed, final wirelength = 183592
PHY-1001 : Current memory(MB): used = 538, reserve = 519, peak = 538.
PHY-1001 : End export database. 0.013841s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.9%)

PHY-1001 : End detail routing;  18.012255s wall, 18.890625s user + 0.062500s system = 18.953125s CPU (105.2%)

RUN-1003 : finish command "route" in  19.394412s wall, 20.343750s user + 0.218750s system = 20.562500s CPU (106.0%)

RUN-1004 : used memory is 489 MB, reserved memory is 470 MB, peak memory is 538 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        77
  #input                   29
  #output                  47
  #inout                    1

Utilization Statistics
#lut                     1416   out of  19600    7.22%
#reg                      670   out of  19600    3.42%
#le                      1605
  #lut only               935   out of   1605   58.26%
  #reg only               189   out of   1605   11.78%
  #lut&reg                481   out of   1605   29.97%
#dsp                        4   out of     29   13.79%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    2   out of     16   12.50%
#pad                       77   out of    188   40.96%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                         Type               DriverType         Driver                                                Fanout
#1        u_pll/clk0_buf                   GCLK               pll                u_pll/pll_inst.clkc0                                  175
#2        cam_pclk_dup_1                   GCLK               io                 cam_pclk_syn_2.di                                     57
#3        u_image_process/clk              GCLK               pll                u_pll/pll_inst.clkc3                                  48
#4        vga_clk_dup_1                    GCLK               pll                u_pll/pll_inst.clkc2                                  41
#5        u_camera_init/divider2[8]        GCLK               mslice             u_camera_init/reg3_syn_60.q1                          26
#6        u_camera_init/u_i2c_write/clk    GCLK               pll                u_pll/pll_inst.clkc4                                  21
#7        u_camera_init/divider2[7]        GCLK               mslice             u_camera_init/reg3_syn_60.q0                          17
#8        u_image_process/wrreq            GCLK               mslice             u_image_select/show_clk_reg_syn_7.f0                  9
#9        u_image_select/show_clk_n        GCLK               lslice             Sdram_Control_4Port/data_path1/DATAIN[14]_syn_5.f0    9
#10       clk_24m_dup_1                    GCLK               io                 clk_24m_syn_2.di                                      6
#11       Sdram_Control_4Port/SDRAM_CLK    GCLK               pll                u_pll/pll_inst.clkc1                                  0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------------+
|top                         |test_camera                                |1605   |1198    |218     |670     |2       |4       |
|  Sdram_Control_4Port       |Sdram_Control_4Port                        |657    |424     |108     |406     |2       |0       |
|    command1                |command                                    |50     |49      |0       |47      |0       |0       |
|    control1                |control_interface                          |94     |68      |24      |47      |0       |0       |
|    data_path1              |sdr_data_path                              |19     |19      |0       |7       |0       |0       |
|    read_fifo1              |Sdram_RD_FIFO                              |132    |59      |18      |106     |1       |0       |
|      dcfifo_component      |softfifo                                   |132    |59      |18      |106     |1       |0       |
|        ram_inst            |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_softfifo |40     |19      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_softfifo |30     |18      |0       |30      |0       |0       |
|    sdram1                  |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1             |Sdram_WR_FIFO                              |141    |65      |24      |101     |1       |0       |
|      dcfifo_component      |softfifo                                   |141    |65      |24      |101     |1       |0       |
|        ram_inst            |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_softfifo |39     |19      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_softfifo |30     |17      |0       |30      |0       |0       |
|  u_Mode_Switch             |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out             |Driver                                     |112    |68      |44      |22      |0       |0       |
|  u_camera_init             |camera_init                                |564    |549     |15      |89      |0       |0       |
|    u_i2c_write             |i2c_module                                 |165    |165     |0       |42      |0       |0       |
|  u_camera_reader           |camera_reader                              |95     |42      |17      |61      |0       |0       |
|  u_image_process           |image_process                              |119    |57      |34      |60      |0       |4       |
|    u_RGBYCbCr              |RGBYCbCr                                   |107    |45      |34      |51      |0       |4       |
|  u_image_select            |image_select                               |23     |23      |0       |20      |0       |0       |
|  u_pll                     |ip_pll                                     |0      |0       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1329  
    #2          2       258   
    #3          3        84   
    #4          4        74   
    #5        5-10      143   
    #6        11-50      54   
    #7       51-100      8    
    #8       101-500     1    
  Average     2.61            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 982
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 2038, pip num: 16387
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 30
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1567 valid insts, and 48738 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  2.680918s wall, 23.953125s user + 0.203125s system = 24.156250s CPU (901.0%)

RUN-1004 : used memory is 495 MB, reserved memory is 479 MB, peak memory is 674 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221026_143435.log"
