{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1538303935507 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1538303935508 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ethernet_10g 5SGXEA7N2F45C2 " "Selected device 5SGXEA7N2F45C2 for design \"Ethernet_10g\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1538303935591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538303935701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538303935701 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1538303935969 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1538303937763 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ BB38 " "Pin ~ALTERA_DATA0~ is reserved at location BB38" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/Ethernet/V2.8/Ethernet_10g/" { { 0 { 0 ""} 0 15784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538303939891 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1538303939891 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1538303939898 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1538303940436 ""}
{ "Critical Warning" "WHSSI_RECONFIG_MISSING_CONTROLLER_TOP_MSG" "2 " "Fitter was unable to find Transceiver Reconfiguration Controllers associated with the following 2 transceiver PHY IP component blocks" { { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst " "Avalon Memory Map block Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1538303974703 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_plls:altera_pll_5G\|pll\[0\].avmm.stratixv_hssi_avmm_interface_inst " "Avalon Memory Map block Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_plls:altera_pll_5G\|pll\[0\].avmm.stratixv_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1538303974703 ""}  } {  } 1 184043 "Fitter was unable to find Transceiver Reconfiguration Controllers associated with the following %1!d! transceiver PHY IP component blocks" 0 0 "Fitter" 0 -1 1538303974703 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "3 " "3 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "tx_serial_data_0_sig tx_serial_data_0_sig(n) " "differential I/O pin \"tx_serial_data_0_sig\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_serial_data_0_sig(n)\"." {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { tx_serial_data_0_sig } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_serial_data_0_sig" } { 0 "tx_serial_data_0_sig(n)" } } } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Ethernet/V2.8/Ethernet_10g/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { tx_serial_data_0_sig(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1538303974741 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pll_ref_clk_sig pll_ref_clk_sig(n) " "differential I/O pin \"pll_ref_clk_sig\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pll_ref_clk_sig(n)\"." {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { pll_ref_clk_sig } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pll_ref_clk_sig" } { 0 "pll_ref_clk_sig(n)" } } } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Ethernet/V2.8/Ethernet_10g/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { pll_ref_clk_sig(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1538303974741 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "rx_serial_data_0_sig rx_serial_data_0_sig(n) " "differential I/O pin \"rx_serial_data_0_sig\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_serial_data_0_sig(n)\"." {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { rx_serial_data_0_sig } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_serial_data_0_sig" } { 0 "rx_serial_data_0_sig(n)" } } } } { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Ethernet/V2.8/Ethernet_10g/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { rx_serial_data_0_sig(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1538303974741 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1538303974741 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1538303975045 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y53_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y53_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL " "PLL Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1538303975406 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1538303975406 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 45 global CLKCTRL_G4 " "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 45 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1538303975745 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|in_pld_10g_rx_pld_clk~CLKENA0 3490 global CLKCTRL_G2 " "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|in_pld_10g_rx_pld_clk~CLKENA0 with 3490 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1538303975745 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1538303975745 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538303975746 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_common " "Entity alt_xcvr_csr_common" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_indexed_read_only_reg " "Entity csr_indexed_read_only_reg" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[1\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[1\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_pcs10gbaser " "Entity csr_pcs10gbaser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*altshift_taps*porta_datain_reg*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*altshift_taps*porta_datain_reg*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tbv1 " "Entity dcfifo_tbv1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538303979160 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1538303979160 ""}
{ "Info" "ISTA_SDC_FOUND" "ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.sdc " "Reading SDC File: 'ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1538303979255 ""}
{ "Info" "ISTA_SDC_FOUND" "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1538303979345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1538303979356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1538303979358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100 " "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303979359 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303979359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303979359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <from> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100 " "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303979360 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303979360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303979361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 36 *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(36): *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1538303979366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100 " "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303979367 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303979367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 37 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100 " "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303979368 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303979368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 43 argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(43): argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2 " "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303979373 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303979373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 44 argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(44): argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2 " "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2" {  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538303979373 ""}  } { { "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1538303979373 ""}
{ "Info" "ISTA_SDC_FOUND" "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1538303979381 ""}
{ "Info" "ISTA_SDC_FOUND" "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_10gbaser_phy.sdc " "Reading SDC File: 'ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_10gbaser_phy.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1538303979541 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1538303979617 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1538303979630 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303979698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303979698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303979698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303979698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303979698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\|wys~SYNC_DATA_REG32" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303979698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303979698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303979698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303979698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303979698 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538303979698 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1538303979698 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1538303979792 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1538303979794 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1538303979800 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 21 clocks " "Found 21 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.551 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout " "   1.551 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.193 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "   0.193 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|altera_pll_5G\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.198 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] " "   3.198 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.397 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " "   6.397 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.860 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxclkout " "   3.860 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_rx_pcs\|wys\|rxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.877 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout " "   3.877 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.551 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0\|clkout " "   1.551 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.193 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.193 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.369 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs " "   6.369 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.860 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   3.860 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.969 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   0.969 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.193 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.193 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.969 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   0.969 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.938 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   1.938 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.877 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   3.877 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.755 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "   7.755 Eth_10g_top_inst\|Eth_10g_mac_inst\|Eth_10gbaser_phy_inst\|eth_10gbaser_phy_inst\|xv_xcvr_10gbaser_nr_inst\|ch\[0\].sv_xcvr_10gbaser_native_inst\|native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B3B " "  20.000   OSC_50_B3B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.551 pll_ref_clk_sig " "   1.551 pll_ref_clk_sig" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\] " "   1.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst\|clk_cnt\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1538303979801 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1538303979801 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1538303980163 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538303980174 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538303980207 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1538303980247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1538303980248 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1538303980273 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1538303982442 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 Block RAM " "Packed 18 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1538303982471 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1538303982471 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:45 " "Fitter preparation operations ending: elapsed time is 00:00:45" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538303984161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1538304026593 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1538304035407 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "50 " "Fitter has implemented the following 50 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1538304066207 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1538304066207 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "50 " "Fitter has implemented the following 50 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1538304066207 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1538304066207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:37 " "Fitter placement preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538304066208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1538304093854 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1538304112622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538304112622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1538304126932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X11_Y35 X22_Y46 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y35 to location X22_Y46" {  } { { "loc" "" { Generic "D:/FPGA/Ethernet/V2.8/Ethernet_10g/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y35 to location X22_Y46"} { { 12 { 0 ""} 11 35 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1538304166920 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1538304166920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1538304179016 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1538304179016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:24 " "Fitter routing operations ending: elapsed time is 00:00:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538304179108 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 27.54 " "Total time spent on timing analysis during the Fitter is 27.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1538304187101 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538304187602 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538304189203 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538304189365 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538304190611 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538304197635 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1538304199490 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/Ethernet/V2.8/Ethernet_10g/output_files/Ethernet_10g.fit.smsg " "Generated suppressed messages file D:/FPGA/Ethernet/V2.8/Ethernet_10g/output_files/Ethernet_10g.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1538304201535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "9088 " "Peak virtual memory: 9088 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538304206342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 30 18:43:26 2018 " "Processing ended: Sun Sep 30 18:43:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538304206342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:32 " "Elapsed time: 00:04:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538304206342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:18 " "Total CPU time (on all processors): 00:07:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538304206342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1538304206342 ""}
