<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_529_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76" VARIABLE="icmp_ln76" MODULE="conv3_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_535_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76" VARIABLE="add_ln76" MODULE="conv3_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_588_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76" VARIABLE="add_ln76_1" MODULE="conv3_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_2_fu_545_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76" VARIABLE="add_ln76_2" MODULE="conv3_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_1_fu_551_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76" VARIABLE="icmp_ln76_1" MODULE="conv3_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_fu_557_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76" VARIABLE="select_ln76" MODULE="conv3_Pipeline_L1_1" LOOP="L1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_255_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" VARIABLE="icmp_ln85" MODULE="conv3_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_261_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" VARIABLE="add_ln85" MODULE="conv3_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_310_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" VARIABLE="add_ln85_1" MODULE="conv3_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_2_fu_271_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" VARIABLE="add_ln85_2" MODULE="conv3_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_1_fu_277_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" VARIABLE="icmp_ln85_1" MODULE="conv3_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln85_fu_283_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" VARIABLE="select_ln85" MODULE="conv3_Pipeline_F1_1" LOOP="F1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln91_fu_4768_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:91" VARIABLE="icmp_ln91" MODULE="conv3_Pipeline_VITIS_LOOP_91_1" LOOP="VITIS_LOOP_91_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_4774_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:91" VARIABLE="add_ln91" MODULE="conv3_Pipeline_VITIS_LOOP_91_1" LOOP="VITIS_LOOP_91_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln95_fu_11127_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:95" VARIABLE="icmp_ln95" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_11133_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:95" VARIABLE="add_ln95" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_8_fu_11164_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" VARIABLE="add_ln100_8" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_11197_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" VARIABLE="add_ln100" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_1_fu_11228_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" VARIABLE="add_ln100_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_2_fu_11259_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" VARIABLE="add_ln100_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_3_fu_11277_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" VARIABLE="add_ln100_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_4_fu_11294_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" VARIABLE="add_ln100_4" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_5_fu_11324_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" VARIABLE="add_ln100_5" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_6_fu_11341_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" VARIABLE="add_ln100_6" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_7_fu_11354_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" VARIABLE="add_ln100_7" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U941" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U942" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U943" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_13" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U944" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_14" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U945" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_14347_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U946" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_14347_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U947" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_15" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U948" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_24353_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U949" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_24353_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U444" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U471" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U546" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U613" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_4" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U640" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_5" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U715" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_6" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U782" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_7" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U809" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_8" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U884" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U950" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_16" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U951" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_13870_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U952" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_13870_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U953" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_13870_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U954" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_13870_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U955" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_13870_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U956" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_13870_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U957" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_13870_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U958" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_13870_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U378" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_9" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U445" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_10" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U472" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_11" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U547" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_12" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U614" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_13" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U641" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_14" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U716" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_15" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U783" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_16" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U810" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_17" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U885" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U959" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_17" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U960" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_23887_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U961" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_23887_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U962" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_23887_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U963" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_23887_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U964" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_23887_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U965" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_23887_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U966" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_23887_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U967" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_23887_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U379" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_18" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U446" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_19" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U473" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_20" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U548" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_21" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U615" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_22" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U642" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_23" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U717" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_24" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U784" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_25" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U811" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_26" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U886" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U968" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_18" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_33904_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_33904_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_33904_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_33904_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_33904_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_33904_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_33904_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_33904_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U380" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_27" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U447" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_28" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U474" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_29" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U549" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_30" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U616" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_31" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U643" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_32" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U718" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_33" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U785" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_34" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U812" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_35" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U887" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U977" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_19" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U978" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_43921_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U979" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_43921_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U980" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_43921_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U981" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_43921_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U982" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_43921_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U983" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_43921_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U984" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_43921_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U985" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_43921_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U381" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_36" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U448" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_37" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U475" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_38" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U550" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_39" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U617" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_40" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U644" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_41" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U719" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_42" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U786" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_43" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U813" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_44" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U888" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_4" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U986" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_20" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U987" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_53938_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U988" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_53938_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U989" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_53938_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U990" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_53938_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U991" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_53938_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U992" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_53938_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U993" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_53938_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U994" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_53938_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U382" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_45" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U449" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_46" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U476" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_47" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U551" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_48" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U618" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_49" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U645" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_50" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U720" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_51" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U787" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_52" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U814" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_53" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U889" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_5" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U995" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_21" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U996" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_63955_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U997" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_63955_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U998" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_63955_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U999" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_63955_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1000" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_63955_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1001" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_63955_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1002" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_63955_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1003" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_63955_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U383" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_54" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U450" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_55" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U477" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_56" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U552" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_57" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U619" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_58" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U646" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_59" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U721" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_60" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U788" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_61" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U815" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_62" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U890" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_6" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1004" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_22" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1005" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_73972_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1006" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_73972_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1007" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_73972_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1008" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_73972_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1009" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_73972_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1010" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_73972_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1011" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_73972_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1012" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_73972_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U384" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_63" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U451" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_64" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U478" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_65" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U553" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_66" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U620" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_67" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U647" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_68" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U722" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_69" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U789" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_70" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U816" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_71" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U891" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_7" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1013" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_23" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1014" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_83989_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1015" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_83989_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1016" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_83989_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1017" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_83989_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1018" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_83989_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1019" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_83989_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1020" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_83989_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1021" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_83989_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U385" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_72" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U452" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_73" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U479" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_74" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U554" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_75" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U621" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_76" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U648" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_77" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U723" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_78" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U790" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_79" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U817" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_80" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U892" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_8" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1022" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_24" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1023" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_94006_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1024" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_94006_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1025" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_94006_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1026" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_94006_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1027" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_94006_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1028" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_94006_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1029" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_94006_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1030" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_94006_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U386" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_81" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U453" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_82" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U480" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_83" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U555" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_84" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U622" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_85" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U649" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_86" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U724" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_87" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U791" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_88" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U818" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_89" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U893" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_9" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1031" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_25" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1032" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_104023_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1033" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_104023_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1034" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_104023_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1035" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_104023_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1036" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_104023_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1037" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_104023_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1038" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_104023_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1039" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_104023_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U387" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_90" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U454" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_91" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U481" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_92" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U556" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_93" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U623" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_94" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U650" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_95" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U725" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_96" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U792" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_97" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U819" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_98" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U894" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1040" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_26" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1041" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_114040_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U941" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_114040_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1042" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_114040_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1043" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_114040_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U942" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_114040_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1044" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_114040_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1045" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_114040_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U941" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_114040_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U388" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_99" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U455" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_100" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U482" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_101" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U557" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_102" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U624" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_103" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U651" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_104" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U726" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_105" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U793" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_106" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U820" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_107" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U895" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_10" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1046" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_27" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U943" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_124057_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U944" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_124057_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1047" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_124057_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U945" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_124057_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U946" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_124057_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1048" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_124057_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U947" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_124057_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U942" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_124057_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U389" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_108" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U456" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_109" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U483" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_110" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U558" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_111" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U625" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_112" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U652" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_113" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U727" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_114" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U794" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_115" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U821" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_116" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U896" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_11" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1049" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1050" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1051" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_13" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1052" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_14" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1053" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_13829_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1054" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_13829_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1055" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_15" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1056" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_23835_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1057" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_23835_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U390" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_117" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U457" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_118" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U484" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_119" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U559" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_120" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U626" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_121" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U653" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_122" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U728" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_123" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U795" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_124" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U822" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_125" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U897" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_12" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1058" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1059" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_1_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1060" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_1_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1061" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1062" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_1_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1063" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_1_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1064" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1065" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_1_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1066" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_1_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U391" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_126" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U458" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_127" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U485" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_128" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U560" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_129" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U627" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_130" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U654" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_131" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U729" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_132" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U796" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_133" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_134" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U898" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_13" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1067" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1068" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_2_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1069" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_2_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1070" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1071" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_2_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1072" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_2_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1073" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1074" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_2_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1075" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_2_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U392" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_135" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U459" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_136" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U486" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_137" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U561" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_138" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U628" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_139" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U655" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_140" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U730" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_141" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U797" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_142" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U824" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_143" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U899" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_14" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1076" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1077" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_3_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1078" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_3_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1079" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_3_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1080" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_3_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1081" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_3_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1082" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_3_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1083" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_3_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1084" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_3_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U393" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_144" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U460" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_145" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U487" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_146" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U562" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_147" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U629" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_148" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U656" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_149" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U731" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_150" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U798" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_151" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U825" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_152" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U900" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_15" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1085" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_4" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1086" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_4_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1087" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_4_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1088" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_4_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1089" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_4_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1090" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_4_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1091" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_4_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1092" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_4_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1093" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_4_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U394" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_153" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U461" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_154" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U488" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_155" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U563" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_156" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U630" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_157" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U657" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_158" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U732" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_159" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U799" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_160" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U826" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_161" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U901" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_16" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1094" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_5" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1095" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_5_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1096" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_5_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1097" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_5_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1098" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_5_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1099" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_5_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1100" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_5_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1101" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_5_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1102" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_5_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U395" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_162" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U462" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_163" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U489" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_164" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U564" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_165" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U631" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_166" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U658" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_167" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U733" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_168" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U800" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_169" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U827" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_170" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U902" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_17" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1103" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_6" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1104" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_6_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1105" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_6_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1106" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_6_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1107" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_6_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1108" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_6_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1109" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_6_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1110" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_6_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1111" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_6_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U396" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_171" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U463" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_172" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U490" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_173" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U565" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_174" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U632" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_175" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U659" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_176" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U734" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_177" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U801" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_178" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U828" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_179" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U903" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_18" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1112" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_7" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1113" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_7_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1114" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_7_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1115" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_7_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1116" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_7_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1117" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_7_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1118" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_7_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1119" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_7_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1120" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_7_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U397" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_180" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U464" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_181" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U491" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_182" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U566" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_183" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U633" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_184" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U660" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_185" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U735" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_186" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U802" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_187" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U829" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_188" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U904" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_19" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1121" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_8" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1122" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_8_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1123" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_8_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1124" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_8_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1125" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_8_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1126" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_8_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1127" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_8_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1128" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_8_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1129" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_8_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U398" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_189" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U465" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_190" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U492" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_191" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U567" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_192" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U634" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_193" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U661" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_194" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U736" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_195" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U803" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_196" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U830" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_197" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U905" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_20" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1130" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_9" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1131" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_9_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1132" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_9_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1133" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_9_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1134" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_9_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1135" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_9_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1136" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_9_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1137" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_9_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1138" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_9_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U399" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_198" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U466" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_199" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U493" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_200" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U568" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_201" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U635" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_202" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U662" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_203" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U737" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_204" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U804" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_205" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U831" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_206" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U906" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_21" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1139" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_10" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1140" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_10_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1141" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_10_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1142" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_10_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1143" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_10_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1144" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_10_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1145" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_10_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1146" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_10_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1147" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_10_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U400" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_207" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U467" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_208" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U494" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_209" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U569" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_210" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U636" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_211" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U663" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_212" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U738" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_213" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U805" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_214" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U832" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_215" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U907" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_22" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1148" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_11" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1149" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_11_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U948" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_11_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1150" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_11_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1151" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_11_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U949" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_11_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1152" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_11_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1153" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_11_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U943" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_11_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U401" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_216" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U468" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_217" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U495" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_218" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U570" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_219" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U637" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_220" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U664" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_221" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U739" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_222" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U806" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_223" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U833" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_224" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U908" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_23" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1154" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_12" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U950" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_12_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U951" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_12_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1155" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_12_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U952" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_12_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U953" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_12_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1156" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_12_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U944" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_12_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U945" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_1_12_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U402" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_225" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U469" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_226" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U496" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_227" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U571" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_228" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U638" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_229" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U665" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_230" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U740" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_231" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U807" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_232" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U834" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_233" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U909" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_24" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1157" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1158" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1159" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_13" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1160" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_14" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1161" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_13515_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1162" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_13515_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1163" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_15" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1164" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_23521_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1165" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_23521_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U403" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_234" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U470" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_235" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U497" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_236" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U572" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_237" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U639" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_238" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U666" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_239" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U741" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_240" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U808" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_241" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U835" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_242" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U910" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_25" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1166" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1167" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_1_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1168" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_1_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1169" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1170" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_1_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1171" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_1_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1172" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1173" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_1_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1174" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_1_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U404" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_243" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U471" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_244" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U498" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_245" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U573" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_246" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U640" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_247" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U667" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_248" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U742" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_249" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U809" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_250" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U836" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_251" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U911" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_26" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1175" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1176" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_2_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1177" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_2_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1178" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1179" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_2_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1180" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_2_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1181" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1182" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_2_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1183" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_2_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U405" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_252" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U472" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_253" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U499" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_254" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U574" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_255" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U641" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_256" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U668" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_257" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U743" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_258" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U810" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_259" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U837" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_260" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U912" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_27" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1184" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1185" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_3_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1186" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_3_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1187" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_3_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1188" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_3_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1189" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_3_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1190" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_3_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1191" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_3_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1192" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_3_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U406" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_261" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U473" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_262" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U500" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_263" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U575" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_264" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U642" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_265" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U669" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_266" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U744" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_267" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U811" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_268" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U838" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_269" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U913" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_28" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1193" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_4" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1194" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_4_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1195" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_4_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1196" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_4_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1197" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_4_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1198" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_4_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1199" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_4_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1200" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_4_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1201" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_4_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U407" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_270" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U474" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_271" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U501" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_272" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U576" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_273" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U643" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_274" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U670" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_275" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U745" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_276" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U812" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_277" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U839" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_278" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U914" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_29" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1202" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_5" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1203" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_5_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1204" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_5_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1205" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_5_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1206" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_5_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1207" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_5_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1208" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_5_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1209" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_5_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1210" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_5_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U408" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_279" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U475" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_280" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U502" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_281" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U577" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_282" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U644" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_283" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U671" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_284" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U746" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_285" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U813" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_286" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U840" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_287" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U915" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_30" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1211" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_6" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1212" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_6_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1213" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_6_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1214" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_6_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1215" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_6_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1216" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_6_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1217" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_6_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1218" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_6_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U946" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_6_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U409" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_288" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U476" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_289" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U503" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_290" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U578" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_291" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U645" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_292" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U672" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_293" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U747" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_294" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U814" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_295" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U841" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_296" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U916" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_31" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1219" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_7" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1220" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_7_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1221" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_7_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1222" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_7_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1223" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_7_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1224" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_7_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1225" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_7_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1226" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_7_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U947" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_7_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U410" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_297" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U477" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_298" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U504" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_299" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U579" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_300" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U646" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_301" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U673" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_302" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U748" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_303" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U815" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_304" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U842" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_305" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U917" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_32" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1227" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_8" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1228" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_8_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1229" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_8_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1230" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_8_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1231" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_8_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1232" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_8_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1233" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_8_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1234" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_8_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U948" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_8_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U411" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_306" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U478" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_307" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_308" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U580" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_309" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U647" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_310" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U674" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_311" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U749" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_312" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U816" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_313" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U843" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_314" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U918" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_33" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1235" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_9" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1236" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_9_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1237" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_9_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1238" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_9_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1239" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_9_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1240" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_9_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1241" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_9_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1242" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_9_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U949" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_9_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U412" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_315" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U479" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_316" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U506" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_317" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U581" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_318" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U648" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_319" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U675" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_320" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U750" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_321" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U817" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_322" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U844" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_323" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U919" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_34" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1243" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_10" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1244" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_10_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1245" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_10_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1246" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_10_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1247" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_10_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1248" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_10_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1249" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_10_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1250" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_10_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U950" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_10_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U413" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_324" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U480" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_325" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U507" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_326" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U582" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_327" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U649" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_328" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U676" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_329" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U751" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_330" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U818" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_331" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U845" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_332" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U920" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_35" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1251" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_11" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1252" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_11_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U954" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_11_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1253" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_11_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1254" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_11_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U951" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_11_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1255" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_11_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1256" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_11_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U952" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_11_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U414" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_333" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U481" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_334" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U508" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_335" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U583" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_336" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U650" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_337" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U677" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_338" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U752" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_339" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U819" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_340" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U846" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_341" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U921" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_36" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1257" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_12" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U955" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_12_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U956" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_12_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1258" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_12_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U953" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_12_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U954" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_12_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1259" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_12_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U957" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_12_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U955" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_2_12_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U415" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_342" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U482" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_343" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U509" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_344" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U584" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_345" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U651" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_346" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U678" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_347" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U753" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_348" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U820" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_349" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U847" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_350" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U922" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_37" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1260" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1261" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1262" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_13" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1263" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_14" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1264" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_13201_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1265" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_13201_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U958" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_15" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U959" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_23207_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U956" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_23207_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U416" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_351" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U483" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_352" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U510" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_353" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U585" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_354" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U652" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_355" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U679" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_356" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U754" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_357" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U821" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_358" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U848" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_359" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U923" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_38" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1266" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1267" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_1_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1268" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_1_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1269" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1270" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_1_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1271" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_1_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U960" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U961" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_1_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U957" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_1_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U417" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_360" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U484" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_361" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U511" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_362" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U586" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_363" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U653" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_364" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U680" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_365" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U755" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_366" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U822" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_367" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U849" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_368" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U924" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_39" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1272" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1273" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_2_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1274" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_2_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1275" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1276" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_2_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1277" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_2_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U962" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1278" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_2_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U958" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_2_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U418" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_369" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U485" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_370" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U512" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_371" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U587" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_372" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U654" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_373" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U681" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_374" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U756" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_375" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_376" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U850" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_377" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U925" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_40" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1279" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1280" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_3_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1281" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_3_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1282" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_3_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1283" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_3_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1284" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_3_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1285" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_3_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1286" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_3_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U959" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_3_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U419" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_378" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U486" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_379" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U513" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_380" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U588" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_381" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U655" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_382" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U682" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_383" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U757" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_384" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U824" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_385" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U851" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_386" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U926" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_41" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1287" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_4" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1288" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_4_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1289" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_4_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1290" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_4_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1291" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_4_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1292" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_4_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1293" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_4_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U963" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_4_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U960" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_4_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U420" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_387" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U487" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_388" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U514" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_389" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U589" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_390" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U656" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_391" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U683" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_392" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U758" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_393" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U825" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_394" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U852" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_395" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U927" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_42" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1294" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_5" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1295" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_5_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1296" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_5_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1297" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_5_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1298" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_5_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1299" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_5_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U964" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_5_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U965" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_5_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U961" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_5_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U421" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_396" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U488" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_397" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U515" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_398" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U590" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_399" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U657" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_400" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U684" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_401" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U759" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_402" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U826" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_403" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U853" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_404" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U928" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_43" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1300" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_6" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1301" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_6_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1302" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_6_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1303" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_6_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1304" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_6_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1305" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_6_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U966" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_6_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U967" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_6_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U962" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_6_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U422" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_405" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U489" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_406" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U516" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_407" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U591" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_408" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U658" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_409" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U685" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_410" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U760" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_411" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U827" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_412" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U854" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_413" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U929" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_44" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1306" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_7" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1307" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_7_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1308" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_7_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1309" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_7_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1310" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_7_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1311" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_7_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U968" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_7_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1312" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_7_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U963" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_7_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U423" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_414" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U490" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_415" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U517" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_416" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U592" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_417" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U659" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_418" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U686" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_419" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U761" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_420" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U828" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_421" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U855" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_422" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U930" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_45" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1313" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_8" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1314" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_8_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1315" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_8_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1316" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_8_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1317" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_8_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1318" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_8_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1319" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_8_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1320" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_8_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U964" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_8_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U424" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_423" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U491" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_424" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U518" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_425" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U593" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_426" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U660" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_427" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U687" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_428" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U762" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_429" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U829" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_430" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U856" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_431" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U931" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_46" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1321" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_9" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1322" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_9_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1323" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_9_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1324" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_9_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1325" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_9_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1326" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_9_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1327" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_9_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_9_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U965" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_9_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U425" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_432" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U492" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_433" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U519" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_434" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U594" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_435" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U661" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_436" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U688" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_437" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U763" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_438" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U830" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_439" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U857" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_440" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U932" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_47" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1328" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_10" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1329" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_10_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1330" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_10_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1331" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_10_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1332" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_10_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1333" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_10_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_10_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_10_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U966" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_10_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U426" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_441" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U493" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_442" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U520" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_443" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U595" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_444" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U662" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_445" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U689" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_446" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U764" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_447" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U831" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_448" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U858" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_449" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U933" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_48" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1334" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_11" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1335" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_11_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U967" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_11_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1336" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_11_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1337" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_11_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_11_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_11_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_11_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U968" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_11_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U427" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_450" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U494" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_451" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U521" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_452" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U596" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_453" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U663" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_454" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U690" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_455" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U765" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_456" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U832" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_457" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U859" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_458" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U934" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_49" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1338" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_12" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_12_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_12_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1339" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_12_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_12_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_12_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U977" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_12_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_12_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_3_12_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U428" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_459" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U495" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_460" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U522" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_461" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U597" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_462" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U664" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_463" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U691" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_464" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U766" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_465" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U833" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_466" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U860" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_467" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U935" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_50" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1340" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1341" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1342" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_13" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U978" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_14" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U979" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_12887_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U980" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_12887_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U981" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_15" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U982" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_22893_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_22893_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U429" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_468" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U496" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_469" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U523" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_470" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U598" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_471" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U665" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_472" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U692" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_473" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U767" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_474" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U834" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_475" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U861" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_476" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U936" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_51" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1343" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1344" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_1_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1345" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_1_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U983" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U984" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_1_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1346" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_1_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U985" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U986" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_1_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_1_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U430" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_477" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U497" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_478" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U524" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_479" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U599" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_480" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U666" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_481" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U693" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_482" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U768" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_483" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U835" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_484" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U862" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_485" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U937" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_52" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1347" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1348" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_2_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1349" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_2_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U987" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1350" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_2_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1351" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_2_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U988" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1352" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_2_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_2_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U431" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_486" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U498" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_487" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U525" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_488" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U600" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_489" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U667" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_490" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U694" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_491" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U769" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_492" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U836" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_493" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U863" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_494" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U938" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_53" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1353" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1354" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_3_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1355" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_3_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1356" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_3_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1357" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_3_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U989" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_3_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1358" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_3_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1359" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_3_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_3_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U432" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_495" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U499" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_496" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U526" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_497" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U601" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_498" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U668" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_499" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U695" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_500" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U770" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_501" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U837" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_502" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U864" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_503" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U939" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_54" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1360" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_4" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1361" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_4_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1362" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_4_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1363" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_4_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U990" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_4_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U991" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_4_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1364" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_4_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U992" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_4_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U977" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_4_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U433" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_504" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U500" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_505" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U527" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_506" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U602" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_507" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U669" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_508" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U696" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_509" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U771" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_510" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U838" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_511" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U865" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_512" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U940" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_55" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1365" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_5" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1366" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_5_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1367" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_5_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U993" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_5_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U994" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_5_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U995" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_5_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U996" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_5_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U997" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_5_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U978" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_5_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U434" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_513" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U501" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_514" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U528" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_515" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U603" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_516" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U670" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_517" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_518" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U772" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_519" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U839" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_520" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U866" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_521" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U884" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_56" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1368" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_6" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1369" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_6_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1370" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_6_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U998" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_6_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U999" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_6_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1371" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_6_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1000" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_6_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1001" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_6_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U979" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_6_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U435" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_522" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U502" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_523" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U529" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_524" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U604" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_525" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U671" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_526" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U698" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_527" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U773" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_528" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U840" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_529" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U867" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_530" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U885" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_57" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1372" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_7" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1373" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_7_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1374" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_7_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1002" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_7_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1375" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_7_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1376" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_7_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1003" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_7_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1377" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_7_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U980" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_7_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U436" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_531" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U503" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_532" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U530" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_533" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U605" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_534" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U672" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_535" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U699" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_536" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U774" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_537" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U841" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_538" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U868" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_539" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U886" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_58" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1378" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_8" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1379" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_8_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1380" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_8_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1381" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_8_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1382" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_8_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1004" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_8_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1383" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_8_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1384" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_8_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U981" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_8_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U437" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_540" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U504" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_541" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U531" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_542" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U606" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_543" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U673" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_544" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U700" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_545" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U775" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_546" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U842" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_547" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U869" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_548" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U887" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_59" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1385" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_9" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1386" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_9_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1387" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_9_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1388" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_9_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1005" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_9_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1006" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_9_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1389" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_9_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1007" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_9_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U982" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_9_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U438" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_549" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_550" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U532" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_551" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U607" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_552" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U674" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_553" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U701" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_554" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U776" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_555" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U843" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_556" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U870" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_557" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U888" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_60" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1390" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_10" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1391" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_10_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1392" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_10_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1008" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_10_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1009" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_10_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1010" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_10_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1011" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_10_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1012" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_10_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U983" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_10_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U439" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_558" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U506" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_559" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U533" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_560" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U608" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_561" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U675" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_562" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U702" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_563" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U777" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_564" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U844" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_565" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U871" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_566" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U889" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_61" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1393" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_11" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1394" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_11_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1013" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_11_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1014" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_11_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1015" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_11_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U984" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_11_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1016" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_11_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1017" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_11_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U985" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_11_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U440" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_567" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U507" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_568" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U534" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_569" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U609" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_570" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U676" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_571" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U703" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_572" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U778" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_573" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U845" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_574" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U872" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_575" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U890" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_62" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1395" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_12" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1018" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_12_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1019" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_12_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1020" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_12_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U986" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_12_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U987" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_12_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1021" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_12_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U988" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_12_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U989" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_4_12_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U441" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_576" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U508" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_577" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U535" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_578" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U610" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_579" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U677" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_580" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U704" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_581" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U779" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_582" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U846" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_583" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U873" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_584" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U891" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_63" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1022" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1023" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1024" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_13" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1025" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_14" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1026" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_12573_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1027" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_12573_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1028" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_15" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1029" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_22579_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U990" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_22579_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U404" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_586" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U479" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_587" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U546" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_588" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U573" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_589" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U648" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_590" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U715" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_591" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U742" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_592" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U817" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_593" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U892" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_64" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1030" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1031" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_1_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1396" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_1_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1032" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1033" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_1_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1397" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_1_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1034" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1035" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_1_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U991" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_1_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U378" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_594" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U405" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_595" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U480" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_596" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U547" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_597" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U574" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_598" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U649" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_599" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U716" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_600" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U743" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_601" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U818" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_602" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U893" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_65" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1036" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1398" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_2_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1399" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_2_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1037" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1400" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_2_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1401" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_2_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1038" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1039" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_2_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U992" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_2_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U379" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_603" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U406" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_604" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U481" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_605" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U548" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_606" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U575" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_607" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U650" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_608" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U717" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_609" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U744" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_610" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U819" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_611" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U894" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_66" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1402" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1403" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_3_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1040" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_3_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1404" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_3_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1405" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_3_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1041" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_3_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1042" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_3_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1043" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_3_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U993" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_3_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U442" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_612" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U509" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_613" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U536" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_614" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U611" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_615" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U678" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_616" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U705" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_617" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U780" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_618" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U847" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_619" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U874" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_620" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U895" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_67" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1406" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_4" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1044" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_4_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1045" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_4_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1407" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_4_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1046" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_4_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1047" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_4_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1048" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_4_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1049" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_4_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U994" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_4_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U443" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_621" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U510" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_622" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U537" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_623" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U612" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_624" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U679" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_625" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U706" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_626" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U781" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_627" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U848" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_628" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U875" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_629" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U896" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_68" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1050" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_5" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1051" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_5_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1052" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_5_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1053" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_5_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1054" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_5_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1055" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_5_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1056" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_5_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1057" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_5_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U995" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_5_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U380" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_630" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U407" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_631" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U482" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_632" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U549" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_633" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U576" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_634" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U651" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_635" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U718" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_636" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U745" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_637" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U820" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_638" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U897" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_69" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1058" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_6" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1059" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_6_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1408" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_6_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1060" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_6_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1061" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_6_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1409" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_6_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1062" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_6_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1063" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_6_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U996" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_6_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U381" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_639" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U408" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_640" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U483" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_641" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U550" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_642" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U577" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_643" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U652" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_644" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U719" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_645" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U746" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_646" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U821" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_647" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U898" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_70" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1064" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_7" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1410" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_7_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1411" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_7_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1065" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_7_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1412" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_7_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1413" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_7_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1066" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_7_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1414" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_7_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U997" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_7_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U382" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_648" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U409" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_649" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U484" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_650" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U551" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_651" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U578" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_652" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U653" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_653" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U720" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_654" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U747" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_655" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U822" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_656" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U899" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_71" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1415" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_8" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1416" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_8_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1067" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_8_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1417" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_8_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1418" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_8_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1068" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_8_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1419" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_8_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1420" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_8_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U998" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_8_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U444" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_657" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U511" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_658" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U538" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_659" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U613" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_660" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U680" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_661" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U707" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_662" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U782" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_663" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U849" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_664" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U876" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_665" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U900" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_72" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1421" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_9" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1069" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_9_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1070" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_9_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1422" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_9_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1071" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_9_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1072" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_9_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1423" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_9_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1073" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_9_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U999" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_9_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U445" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_666" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U512" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_667" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U539" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_668" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U614" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_669" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U681" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_670" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U708" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_671" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U783" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_672" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U850" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_673" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U877" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_674" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U901" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_73" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1074" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_10" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1075" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_10_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1076" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_10_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1077" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_10_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1078" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_10_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1079" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_10_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1080" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_10_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1081" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_10_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1000" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_10_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U383" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_675" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U410" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_676" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U485" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_677" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U552" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_678" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U579" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_679" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U654" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_680" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U721" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_681" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U748" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_682" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_683" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U902" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_74" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1082" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_11" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1083" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_11_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1001" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_11_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1084" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_11_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1085" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_11_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1002" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_11_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1086" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_11_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1087" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_11_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1003" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_11_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U384" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_684" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U411" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_685" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U486" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_686" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U553" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_687" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U580" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_688" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U655" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_689" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U722" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_690" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U749" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_691" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U824" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_692" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U903" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_75" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1088" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_12" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1004" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_12_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1005" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_12_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1089" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_12_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1006" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_12_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1007" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_12_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1090" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_12_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1008" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_12_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1009" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_5_12_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U385" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_693" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U412" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_694" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U487" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_695" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U554" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_696" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U581" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_697" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U656" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_698" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U723" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_699" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U750" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_700" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U825" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_701" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U904" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_76" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1091" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1092" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1093" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_13" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1094" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_14" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1095" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_12259_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1096" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_12259_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1097" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_15" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1098" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_22265_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1010" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_22265_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U386" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_702" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U413" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_703" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U488" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_704" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U555" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_705" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U582" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_706" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U657" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_707" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U724" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_708" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U751" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_709" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U826" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_710" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U905" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_77" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1099" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1100" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_1_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1424" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_1_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1101" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1102" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_1_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1103" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_1_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1104" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1105" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_1_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1011" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_1_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U387" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_711" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U414" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_712" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U489" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_713" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U556" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_714" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U583" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_715" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U658" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_716" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U725" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_717" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U752" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_718" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U827" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_719" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U906" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_78" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1106" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1425" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_2_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1426" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_2_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1107" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1108" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_2_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1109" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_2_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1110" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1111" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_2_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1012" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_2_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U388" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_720" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U415" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_721" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U490" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_722" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U557" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_723" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U584" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_724" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U659" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_725" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U726" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_726" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U753" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_727" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U828" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_728" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U907" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_79" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1427" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1428" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_3_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1112" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_3_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1113" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_3_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1114" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_3_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1115" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_3_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1116" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_3_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1117" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_3_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1013" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_3_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U446" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_729" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U513" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_730" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U540" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_731" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U615" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_732" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U682" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_733" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U709" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_734" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U784" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_735" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U851" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_736" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U878" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_737" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U908" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_80" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1429" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_4" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1118" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_4_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1119" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_4_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1120" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_4_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1121" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_4_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1122" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_4_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1123" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_4_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1124" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_4_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1014" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_4_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U447" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_738" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U514" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_739" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U541" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_740" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U616" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_741" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U683" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_742" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U710" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_743" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U785" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_744" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U852" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_745" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U879" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_746" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U909" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_81" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1125" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_5" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1126" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_5_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1127" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_5_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1128" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_5_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1129" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_5_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1130" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_5_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1131" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_5_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1132" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_5_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1015" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_5_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U389" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_747" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U416" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_748" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U491" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_749" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U558" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_750" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U585" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_751" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U660" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_752" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U727" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_753" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U754" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_754" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U829" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_755" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U910" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_82" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1133" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_6" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1134" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_6_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1430" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_6_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1135" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_6_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1136" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_6_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1431" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_6_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1137" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_6_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1138" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_6_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1016" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_6_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U390" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_756" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U417" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_757" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U492" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_758" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U559" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_759" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U586" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_760" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U661" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_761" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U728" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_762" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U755" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_763" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U830" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_764" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U911" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_83" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1139" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_7" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1432" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_7_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1433" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_7_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1140" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_7_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1434" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_7_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1435" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_7_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1141" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_7_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1142" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_7_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1017" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_7_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U391" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_765" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U418" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_766" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U493" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_767" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U560" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_768" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U587" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_769" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U662" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_770" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U729" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_771" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U756" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_772" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U831" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_773" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U912" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_84" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1436" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_8" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1437" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_8_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1143" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_8_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1438" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_8_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1439" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_8_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1144" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_8_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1145" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_8_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1146" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_8_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1018" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_8_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U448" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_774" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U515" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_775" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U542" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_776" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U617" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_777" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U684" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_778" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U711" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_779" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U786" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_780" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U853" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_781" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U880" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_782" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U913" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_85" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1440" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_9" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1147" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_9_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1148" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_9_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1441" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_9_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1149" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_9_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1150" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_9_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1151" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_9_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1152" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_9_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1019" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_9_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U449" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_783" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U516" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_784" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U543" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_785" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U618" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_786" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U685" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_787" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U712" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_788" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U787" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_789" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U854" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_790" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U881" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_791" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U914" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_86" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1153" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_10" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1154" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_10_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1155" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_10_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1156" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_10_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1157" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_10_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1158" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_10_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1159" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_10_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1160" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_10_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1020" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_10_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U392" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_792" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U419" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_793" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U494" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_794" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U561" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_795" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U588" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_796" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U663" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_797" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U730" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_798" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U757" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_799" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U832" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_800" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U915" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_87" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1161" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_11" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1162" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_11_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1021" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_11_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1163" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_11_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1164" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_11_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1022" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_11_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1165" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_11_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1166" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_11_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1023" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_11_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U393" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_801" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U420" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_802" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U495" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_803" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U562" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_804" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U589" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_805" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U664" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_806" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U731" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_807" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U758" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_808" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U833" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_809" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U916" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_88" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1167" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_12" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1024" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_12_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1025" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_12_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1168" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_12_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1026" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_12_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1027" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_12_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1169" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_12_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1028" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_12_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1029" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_6_12_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U394" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_810" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U421" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_811" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U496" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_812" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U563" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_813" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U590" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_814" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U665" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_815" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U732" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_816" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U759" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_817" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U834" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_818" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U917" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_89" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1170" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1171" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1172" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_13" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1173" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_14" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1174" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_11945_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1175" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_11945_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1176" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_15" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1177" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_21951_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1030" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_21951_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U395" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_819" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U422" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_820" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U497" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_821" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U564" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_822" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U591" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_823" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U666" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_824" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U733" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_825" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U760" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_826" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U835" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_827" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U918" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_90" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1178" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1179" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_1_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1180" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_1_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1181" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1182" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_1_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1183" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_1_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1184" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1185" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_1_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1031" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_1_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U396" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_828" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U423" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_829" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U498" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_830" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U565" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_831" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U592" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_832" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U667" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_833" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U734" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_834" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U761" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_835" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U836" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_836" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U919" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_91" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1186" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1187" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_2_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1188" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_2_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1189" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1190" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_2_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1191" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_2_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1192" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1193" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_2_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1032" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_2_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U397" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_837" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U424" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_838" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U499" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_839" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U566" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_840" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U593" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_841" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U668" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_842" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U735" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_843" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U762" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_844" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U837" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_845" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U920" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_92" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1194" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1195" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_3_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1196" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_3_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1197" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_3_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1198" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_3_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1199" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_3_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1200" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_3_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1201" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_3_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1033" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_3_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U398" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_846" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U425" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_847" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U500" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_848" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U567" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_849" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U594" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_850" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U669" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_851" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U736" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_852" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U763" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_853" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U838" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_854" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U921" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_93" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1202" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_4" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1203" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_4_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1204" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_4_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1205" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_4_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1206" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_4_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1207" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_4_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1208" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_4_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1209" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_4_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1034" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_4_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U399" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_855" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U426" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_856" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U501" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_857" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U568" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_858" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U595" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_859" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U670" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_860" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U737" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_861" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U764" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_862" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U839" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_863" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U922" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_94" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1210" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_5" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1211" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_5_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1212" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_5_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1213" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_5_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1214" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_5_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1215" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_5_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1216" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_5_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1217" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_5_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1035" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_5_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U400" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_864" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U427" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_865" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U502" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_866" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U569" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_867" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U596" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_868" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U671" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_869" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U738" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_870" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U765" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_871" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U840" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_872" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U923" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_95" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1218" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_6" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1219" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_6_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1442" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_6_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1220" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_6_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1221" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_6_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1222" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_6_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1223" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_6_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1224" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_6_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1036" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_6_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U401" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_873" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U428" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_874" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U503" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_875" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U570" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_876" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U597" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_877" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U672" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_878" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U739" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_879" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U766" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_880" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U841" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_881" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U924" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_96" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1225" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_7" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1443" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_7_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1444" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_7_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1226" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_7_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1227" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_7_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1228" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_7_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1229" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_7_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1037" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_7_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1038" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_7_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U402" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_882" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U429" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_883" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U504" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_884" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U571" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_885" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U598" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_886" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U673" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_887" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U740" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_888" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U767" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_889" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U842" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_890" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U925" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_97" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1445" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_8" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1446" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_8_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1230" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_8_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1231" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_8_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1232" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_8_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1233" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_8_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1234" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_8_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1039" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_8_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1040" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_8_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U450" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_891" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U517" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_892" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U544" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_893" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U619" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_894" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U686" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_895" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U713" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_896" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U788" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_897" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U855" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_898" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U882" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_899" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U926" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_98" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1447" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_9" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1235" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_9_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1236" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_9_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1237" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_9_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1238" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_9_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1239" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_9_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1240" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_9_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1041" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_9_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1042" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_9_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U451" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_900" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U518" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_901" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U545" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_902" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U620" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_903" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U687" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_904" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U714" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_905" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U789" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_906" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U856" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_907" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U883" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_908" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U927" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_99" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1241" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_10" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1242" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_10_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1243" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_10_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1244" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_10_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1245" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_10_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1246" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_10_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1247" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_10_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1043" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_10_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1044" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_10_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U403" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_909" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U430" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_910" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_911" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U572" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_912" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U599" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_913" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U674" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_914" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U741" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_915" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U768" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_916" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U843" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_917" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U928" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_100" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1248" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_11" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1249" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_11_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1045" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_11_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1250" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_11_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1251" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_11_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1046" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_11_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1252" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_11_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1047" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_11_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1048" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_11_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U404" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_918" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U431" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_919" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U506" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_920" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U573" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_921" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U600" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_922" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U675" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_923" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U742" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_924" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U769" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_925" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U844" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_926" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U929" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_101" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1253" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_12" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1049" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_12_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1050" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_12_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1254" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_12_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1051" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_12_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1052" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_12_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1255" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_12_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1053" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_12_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1054" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_7_12_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U405" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_927" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U432" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_928" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U507" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_929" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U574" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_930" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U601" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_931" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U676" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_932" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U743" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_933" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U770" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_934" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U845" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_935" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U930" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_102" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1256" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1257" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1258" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_13" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1259" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_14" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1260" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_11631_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1261" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_11631_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1055" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_15" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1056" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_21637_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1057" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_21637_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U406" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_936" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U433" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_937" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U508" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_938" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U575" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_939" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U602" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_940" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U677" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_941" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U744" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_942" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U771" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_943" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U846" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_944" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U931" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_103" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1262" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1263" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_1_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1264" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_1_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1265" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1266" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_1_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1267" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_1_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1058" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1059" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_1_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1060" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_1_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U407" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_945" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U434" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_946" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U509" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_947" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U576" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_948" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U603" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_949" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U678" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_950" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U745" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_951" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U772" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_952" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U847" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_953" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U932" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_104" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1268" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1269" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_2_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1270" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_2_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1271" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1272" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_2_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1273" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_2_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1061" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1062" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_2_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1063" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_2_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U408" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_954" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U435" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_955" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U510" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_956" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U577" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_957" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U604" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_958" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U679" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_959" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U746" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_960" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U773" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_961" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U848" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_962" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U933" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_105" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1274" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1275" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_3_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1276" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_3_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1277" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_3_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1278" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_3_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1279" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_3_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1280" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_3_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1064" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_3_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1065" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_3_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U409" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_963" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U436" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_964" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U511" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_965" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U578" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_966" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U605" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_967" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U680" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_968" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U747" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_969" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U774" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_970" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U849" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_971" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U934" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_106" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1281" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_4" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1282" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_4_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1283" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_4_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1284" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_4_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1285" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_4_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1286" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_4_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1287" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_4_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1066" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_4_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1067" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_4_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U410" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_972" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U437" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_973" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U512" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_974" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U579" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_975" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U606" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_976" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U681" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_977" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U748" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_978" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U775" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_979" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U850" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_980" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U935" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_107" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1288" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_5" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1289" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_5_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1290" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_5_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1291" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_5_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1292" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_5_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1293" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_5_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1068" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_5_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1069" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_5_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1070" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_5_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U411" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_981" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U438" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_982" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U513" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_983" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U580" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_984" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U607" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_985" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U682" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_986" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U749" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_987" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U776" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_988" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U851" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_989" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U936" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_108" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1294" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_6" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1295" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_6_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1296" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_6_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1297" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_6_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1298" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_6_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1299" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_6_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1071" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_6_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1072" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_6_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1073" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_6_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U412" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_990" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U439" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_991" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U514" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_992" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U581" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_993" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U608" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_994" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U683" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_995" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U750" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_996" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U777" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_997" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U852" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_998" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U937" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_109" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1300" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_7" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1301" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_7_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1302" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_7_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1303" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_7_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1304" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_7_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1305" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_7_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1074" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_7_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1075" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_7_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1076" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_7_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U413" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_999" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U440" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1000" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U515" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1001" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U582" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1002" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U609" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1003" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U684" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1004" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U751" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1005" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U778" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1006" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U853" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1007" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U938" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_110" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1306" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_8" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1307" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_8_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1308" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_8_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1309" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_8_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1310" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_8_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1311" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_8_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1312" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_8_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1077" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_8_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1078" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_8_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U414" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1008" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U441" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1009" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U516" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1010" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U583" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1011" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U610" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1012" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U685" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1013" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U752" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1014" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U779" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1015" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U854" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1016" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U939" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_111" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1313" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_9" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1314" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_9_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1315" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_9_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1316" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_9_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1317" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_9_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1318" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_9_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1319" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_9_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1079" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_9_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1080" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_9_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U415" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1017" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U442" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1018" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U517" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1019" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U584" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1020" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U611" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1021" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U686" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1022" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U753" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1023" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U780" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1024" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U855" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1025" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U940" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_112" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1320" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_10" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1321" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_10_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1322" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_10_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1323" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_10_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1324" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_10_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1325" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_10_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1081" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_10_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1082" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_10_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1083" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_10_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U416" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1026" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U443" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1027" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U518" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1028" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U585" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1029" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U612" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1030" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U687" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1031" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U754" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1032" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U781" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1033" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U856" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1034" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U884" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_113" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1326" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_11" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1327" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_11_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1084" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_11_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1328" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_11_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1329" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_11_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1085" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_11_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1086" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_11_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1087" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_11_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1088" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_11_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U417" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1035" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U444" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1036" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U519" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1037" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U586" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1038" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U613" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1039" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U688" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1040" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U755" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1041" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U782" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1042" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U857" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1043" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U885" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_114" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1330" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_12" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1089" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_12_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1090" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_12_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1331" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_12_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1091" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_12_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1092" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_12_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1093" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_12_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1094" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_12_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1095" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_8_12_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U418" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1044" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U445" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1045" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U520" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1046" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U587" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1047" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U614" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1048" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U689" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1049" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U756" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1050" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U783" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1051" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U858" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1052" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U886" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_115" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1332" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1333" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1334" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_13" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1096" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_14" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1097" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_11317_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1098" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_11317_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1099" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_15" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1100" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_21323_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1101" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_21323_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U419" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1053" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U446" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1054" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U521" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1055" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U588" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1056" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U615" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1057" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U690" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1058" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U757" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1059" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U784" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1060" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U859" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1061" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U887" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_116" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1335" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1336" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_1_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1337" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_1_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1102" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1103" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_1_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1338" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_1_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1104" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1105" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_1_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1106" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_1_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U420" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1062" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U447" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1063" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U522" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1064" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U589" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1065" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U616" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1066" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U691" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1067" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U758" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1068" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U785" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1069" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U860" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1070" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U888" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_117" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1339" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1340" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_2_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1341" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_2_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1107" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1342" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_2_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1343" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_2_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1108" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1109" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_2_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1110" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_2_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U421" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1071" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U448" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1072" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U523" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1073" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U590" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1074" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U617" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1075" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U692" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1076" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U759" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1077" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U786" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1078" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U861" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1079" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U889" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_118" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1344" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1345" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_3_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1346" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_3_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1347" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_3_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1348" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_3_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1111" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_3_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1349" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_3_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1112" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_3_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1113" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_3_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U422" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1080" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U449" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1081" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U524" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1082" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U591" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1083" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U618" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1084" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U693" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1085" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U760" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1086" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U787" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1087" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U862" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1088" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U890" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_119" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1350" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_4" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1351" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_4_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1352" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_4_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1353" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_4_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1114" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_4_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1115" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_4_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1354" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_4_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1116" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_4_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1117" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_4_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U423" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1089" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U450" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1090" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U525" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1091" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U592" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1092" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U619" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1093" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U694" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1094" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U761" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1095" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U788" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1096" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U863" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1097" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U891" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_120" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1355" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_5" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1356" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_5_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1357" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_5_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1118" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_5_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1119" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_5_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1120" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_5_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1121" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_5_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1122" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_5_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1123" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_5_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U424" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1098" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U451" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1099" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U526" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1100" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U593" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1101" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U620" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1102" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U695" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1103" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U762" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1104" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U789" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1105" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U864" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1106" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U892" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_121" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1358" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_6" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1359" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_6_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1360" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_6_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1124" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_6_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1125" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_6_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1361" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_6_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1126" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_6_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1127" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_6_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1128" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_6_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U425" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1107" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U452" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1108" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U527" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1109" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U594" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1110" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U621" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1111" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U696" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1112" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U763" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1113" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U790" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1114" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U865" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1115" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U893" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_122" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1362" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_7" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1363" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_7_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1364" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_7_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1129" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_7_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1365" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_7_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1366" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_7_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1130" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_7_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1131" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_7_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1132" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_7_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U426" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1116" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U453" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1117" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U528" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1118" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U595" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1119" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U622" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1120" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1121" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U764" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1122" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U791" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1123" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U866" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1124" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U894" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_123" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1367" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_8" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1368" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_8_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1369" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_8_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1370" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_8_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1371" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_8_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1133" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_8_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1372" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_8_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1134" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_8_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1135" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_8_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U427" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1125" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U454" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1126" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U529" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1127" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U596" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1128" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U623" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1129" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U698" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1130" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U765" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1131" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U792" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1132" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U867" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1133" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U895" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_124" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1373" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_9" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1374" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_9_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1375" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_9_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1376" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_9_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1136" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_9_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1137" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_9_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1377" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_9_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1138" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_9_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1139" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_9_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U428" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1134" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U455" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1135" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U530" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1136" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U597" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1137" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U624" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1138" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U699" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1139" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U766" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1140" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U793" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1141" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U868" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1142" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U896" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_125" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1378" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_10" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1379" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_10_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1380" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_10_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1140" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_10_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1141" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_10_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1142" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_10_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1143" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_10_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1144" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_10_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1145" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_10_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U429" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1143" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U456" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1144" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U531" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1145" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U598" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1146" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U625" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1147" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U700" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1148" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U767" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1149" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U794" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1150" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U869" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1151" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U897" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_126" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1381" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_11" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1382" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_11_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1146" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_11_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1147" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_11_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1148" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_11_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1149" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_11_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1150" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_11_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1151" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_11_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1152" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_11_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U430" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1152" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U457" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1153" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U532" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1154" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U599" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1155" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U626" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1156" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U701" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1157" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U768" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1158" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U795" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1159" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U870" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1160" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U898" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_127" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1383" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_12" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1153" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_12_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1154" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_12_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1155" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_12_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1156" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_12_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1157" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_12_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1158" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_12_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1159" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_12_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1160" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_9_12_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U431" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1161" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U458" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1162" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U533" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1163" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U600" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1164" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U627" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1165" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U702" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1166" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U769" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1167" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U796" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1168" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U871" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1169" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U899" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_128" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1161" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1162" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1163" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_13" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1164" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_14" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1165" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_11003_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1166" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_11003_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1167" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_15" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1168" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_21009_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1169" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_21009_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U452" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1171" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U519" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1172" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U546" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1173" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U621" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1174" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U688" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1175" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U715" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1176" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U790" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1177" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U857" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1178" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U900" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_129" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1170" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1171" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_1_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1384" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_1_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1172" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1173" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_1_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1385" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_1_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1174" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1175" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_1_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1176" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_1_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U378" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1179" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U453" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1180" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U520" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1181" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U547" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1182" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U622" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1183" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U689" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1184" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U716" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1185" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U791" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1186" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U858" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1187" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U901" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_130" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1177" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1386" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_2_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1387" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_2_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1178" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1388" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_2_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1389" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_2_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1179" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1180" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_2_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1181" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_2_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U379" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1188" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U454" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1189" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U521" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1190" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U548" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1191" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U623" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1192" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U690" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1193" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U717" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1194" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U792" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1195" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U859" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1196" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U902" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_131" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1390" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1391" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_3_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1182" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_3_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1392" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_3_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1393" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_3_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1183" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_3_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1394" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_3_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1184" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_3_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1185" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_3_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U432" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1197" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U459" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1198" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U534" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1199" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U601" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1200" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U628" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1201" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U703" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1202" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U770" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1203" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U797" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1204" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U872" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1205" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U903" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_132" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1395" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_4" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1186" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_4_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1187" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_4_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1396" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_4_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1188" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_4_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1189" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_4_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1397" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_4_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1190" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_4_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1191" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_4_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U433" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1206" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U460" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1207" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U535" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1208" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U602" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1209" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U629" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1210" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U704" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1211" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U771" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1212" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U798" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1213" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U873" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1214" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U904" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_133" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1192" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_5" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1193" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_5_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1194" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_5_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1195" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_5_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1196" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_5_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1197" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_5_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1198" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_5_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1199" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_5_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1200" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_5_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U380" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1215" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U455" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1216" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U522" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1217" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U549" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1218" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U624" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1219" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U691" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1220" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U718" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1221" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U793" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1222" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U860" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1223" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U905" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_134" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1201" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_6" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1202" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_6_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1398" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_6_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1203" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_6_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1204" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_6_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1399" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_6_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1205" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_6_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1206" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_6_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1207" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_6_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U381" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1224" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U456" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1225" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U523" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1226" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U550" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1227" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U625" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1228" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U692" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1229" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U719" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1230" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U794" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1231" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U861" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1232" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U906" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_135" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1208" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_7" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1400" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_7_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1401" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_7_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1209" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_7_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1402" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_7_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1403" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_7_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1210" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_7_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1211" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_7_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1212" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_7_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U382" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1233" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U457" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1234" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U524" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1235" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U551" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1236" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U626" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1237" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U693" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1238" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U720" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1239" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U795" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1240" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U862" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1241" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U907" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_136" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1404" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_8" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1405" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_8_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1213" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_8_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1406" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_8_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1407" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_8_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1214" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_8_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1408" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_8_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1215" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_8_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1216" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_8_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U434" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1242" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U461" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1243" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U536" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1244" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U603" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1245" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U630" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1246" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U705" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1247" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U772" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1248" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U799" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1249" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U874" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1250" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U908" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_137" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1409" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_9" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1217" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_9_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1218" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_9_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1410" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_9_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1219" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_9_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1220" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_9_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1411" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_9_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1221" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_9_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1222" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_9_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U435" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1251" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U462" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1252" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U537" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1253" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U604" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1254" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U631" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1255" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U706" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1256" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U773" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1257" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U800" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1258" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U875" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1259" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U909" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_138" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1223" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_10" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1224" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_10_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1225" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_10_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1226" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_10_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1227" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_10_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1228" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_10_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1229" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_10_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1230" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_10_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1231" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_10_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U383" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1260" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U458" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1261" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U525" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1262" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U552" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1263" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U627" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1264" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U694" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1265" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U721" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1266" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U796" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1267" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U863" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1268" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U910" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_139" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1232" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_11" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1233" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_11_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1234" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_11_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1235" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_11_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1236" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_11_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1237" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_11_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1238" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_11_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1239" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_11_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1240" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_11_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U384" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1269" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U459" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1270" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U526" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1271" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U553" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1272" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U628" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1273" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U695" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1274" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U722" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1275" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U797" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1276" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U864" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1277" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U911" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_140" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1241" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_12" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1242" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_12_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1243" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_12_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1244" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_12_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1245" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_12_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1246" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_12_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1247" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_12_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1248" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_12_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1249" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_10_12_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U385" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1278" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U460" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1279" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U527" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1280" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U554" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1281" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U629" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1282" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U696" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1283" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U723" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1284" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U798" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1285" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U865" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1286" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U912" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_141" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1250" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1251" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1252" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_13" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1253" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_14" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1254" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_1689_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1255" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_1689_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1256" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_15" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1257" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_2695_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1258" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_2695_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U386" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1287" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U461" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1288" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U528" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1289" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U555" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1290" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U630" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1291" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1292" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U724" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1293" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U799" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1294" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U866" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1295" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U913" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_142" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1259" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1260" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_1_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1412" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_1_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1261" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1262" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_1_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1413" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_1_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1263" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1264" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_1_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1265" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_1_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U387" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1296" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U462" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1297" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U529" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1298" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U556" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1299" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U631" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1300" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U698" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1301" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U725" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1302" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U800" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1303" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U867" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1304" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U914" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_143" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1266" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1414" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_2_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1415" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_2_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1267" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1416" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_2_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1417" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_2_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1268" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1269" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_2_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1270" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_2_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U388" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1305" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U463" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1306" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U530" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1307" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U557" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1308" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U632" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1309" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U699" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1310" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U726" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1311" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U801" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1312" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U868" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1313" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U915" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_144" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1418" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1419" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_3_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1271" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_3_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1420" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_3_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1421" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_3_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1272" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_3_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1273" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_3_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1274" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_3_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1275" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_3_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U436" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1314" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U463" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1315" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U538" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1316" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U605" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1317" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U632" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1318" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U707" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1319" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U774" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1320" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U801" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1321" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U876" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1322" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U916" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_145" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1422" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_4" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1276" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_4_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1277" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_4_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1423" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_4_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1278" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_4_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1279" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_4_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1280" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_4_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1281" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_4_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1282" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_4_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U437" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1323" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U464" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1324" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U539" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1325" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U606" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1326" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U633" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1327" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U708" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1328" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U775" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1329" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U802" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1330" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U877" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1331" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U917" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_146" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1283" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_5" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1284" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_5_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1285" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_5_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1286" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_5_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1287" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_5_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1288" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_5_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1289" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_5_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1290" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_5_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1291" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_5_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U389" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1332" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U464" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1333" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U531" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1334" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U558" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1335" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U633" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1336" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U700" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1337" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U727" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1338" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U802" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1339" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U869" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1340" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U918" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_147" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1292" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_6" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1293" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_6_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1424" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_6_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1294" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_6_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1295" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_6_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1425" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_6_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1296" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_6_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1297" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_6_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1298" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_6_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U390" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1341" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U465" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1342" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U532" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1343" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U559" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1344" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U634" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1345" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U701" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1346" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U728" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1347" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U803" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1348" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U870" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1349" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U919" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_148" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1299" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_7" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1426" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_7_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1427" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_7_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1300" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_7_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1428" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_7_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1429" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_7_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1301" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_7_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1302" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_7_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1303" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_7_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U391" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1350" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U466" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1351" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U533" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1352" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U560" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1353" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U635" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1354" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U702" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1355" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U729" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1356" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U804" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1357" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U871" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1358" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U920" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_149" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1430" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_8" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1431" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_8_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1304" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_8_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1432" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_8_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1433" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_8_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1305" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_8_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1306" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_8_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1307" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_8_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1308" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_8_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U438" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1359" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U465" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1360" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U540" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1361" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U607" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1362" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U634" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1363" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U709" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1364" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U776" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1365" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U803" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1366" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U878" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1367" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U921" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_150" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1434" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_9" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1309" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_9_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1310" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_9_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1435" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_9_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1311" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_9_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1312" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_9_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1313" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_9_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1314" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_9_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1315" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_9_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U439" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1368" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U466" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1369" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U541" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1370" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U608" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1371" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U635" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1372" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U710" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1373" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U777" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1374" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U804" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1375" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U879" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1376" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U922" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_151" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1316" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_10" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1317" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_10_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1318" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_10_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1319" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_10_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1320" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_10_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1321" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_10_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1322" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_10_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1323" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_10_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1324" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_10_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U392" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1377" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U467" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1378" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U534" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1379" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U561" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1380" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U636" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1381" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U703" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1382" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U730" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1383" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U805" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1384" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U872" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1385" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U923" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_152" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1325" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_11" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1326" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_11_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1327" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_11_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1328" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_11_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1329" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_11_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1330" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_11_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1331" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_11_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1332" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_11_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1333" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_11_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U393" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1386" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U468" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1387" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U535" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1388" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U562" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1389" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U637" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1390" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U704" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1391" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U731" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1392" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U806" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1393" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U873" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1394" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U924" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_153" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1334" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_12" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1335" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_12_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1336" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_12_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1337" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_12_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1338" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_12_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1339" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_12_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1340" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_12_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1341" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_12_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1342" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_11_12_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U394" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1395" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U469" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1396" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U536" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1397" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U563" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1398" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U638" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1399" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U705" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1400" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U732" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1401" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U807" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1402" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U874" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1403" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U925" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_154" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1343" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1344" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1345" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_13" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1346" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_14" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1347" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_1375_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1348" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_1375_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1349" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_15" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1350" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_2381_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1351" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_2381_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U395" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1404" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U470" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1405" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U537" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1406" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U564" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1407" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U639" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1408" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U706" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1409" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U733" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1410" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U808" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1411" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U875" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1412" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U926" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_155" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1352" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1353" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_1_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1436" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_1_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1354" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1355" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_1_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1356" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_1_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1357" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1358" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_1_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1359" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_1_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U396" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1413" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U471" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1414" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U538" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1415" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U565" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1416" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U640" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1417" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U707" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1418" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U734" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1419" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U809" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1420" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U876" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1421" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U927" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_156" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1360" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1437" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_2_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1438" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_2_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1361" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1362" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_2_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1363" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_2_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1364" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1365" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_2_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1366" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_2_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U397" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1422" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U472" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1423" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U539" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1424" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U566" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1425" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U641" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1426" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U708" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1427" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U735" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1428" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U810" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1429" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U877" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1430" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U928" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_157" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1439" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1440" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_3_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1367" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_3_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1368" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_3_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1369" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_3_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1370" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_3_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1371" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_3_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1372" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_3_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1373" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_3_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U440" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1431" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U467" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1432" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U542" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1433" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U609" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1434" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U636" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1435" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U711" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1436" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U778" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1437" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U805" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1438" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U880" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1439" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U929" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_158" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1441" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_4" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1374" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_4_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1375" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_4_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1376" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_4_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1377" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_4_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1378" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_4_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1379" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_4_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1380" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_4_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1381" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_4_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U441" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1440" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U468" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1441" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U543" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1442" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U610" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1443" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U637" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1444" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U712" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1445" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U779" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1446" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U806" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1447" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U881" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1448" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U930" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_159" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1382" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_5" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1383" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_5_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1384" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_5_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1385" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_5_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1386" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_5_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1387" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_5_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1388" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_5_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1389" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_5_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1390" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_5_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U398" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1449" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U473" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1450" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U540" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1451" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U567" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1452" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U642" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1453" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U709" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1454" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U736" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1455" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U811" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1456" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U878" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1457" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U931" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_160" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1391" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_6" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1392" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_6_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1442" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_6_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1393" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_6_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1394" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_6_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1395" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_6_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1396" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_6_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1397" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_6_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1398" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_6_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U399" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1458" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U474" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1459" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U541" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1460" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U568" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1461" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U643" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1462" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U710" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1463" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U737" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1464" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U812" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1465" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U879" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1466" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U932" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_161" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1399" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_7" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1443" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_7_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1444" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_7_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1400" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_7_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1401" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_7_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1402" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_7_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1403" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_7_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1404" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_7_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1405" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_7_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U400" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1467" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U475" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1468" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U542" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1469" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U569" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1470" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U644" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1471" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U711" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1472" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U738" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1473" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U813" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1474" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U880" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1475" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U933" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_162" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1445" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_8" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1446" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_8_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1406" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_8_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1407" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_8_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1408" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_8_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1409" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_8_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1410" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_8_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1411" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_8_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1412" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_8_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U442" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1476" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U469" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1477" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U544" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1478" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U611" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1479" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U638" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1480" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U713" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1481" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U780" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1482" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U807" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1483" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U882" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1484" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U934" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_163" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1447" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_9" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1413" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_9_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1414" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_9_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1415" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_9_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1416" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_9_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1417" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_9_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1418" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_9_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1419" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_9_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1420" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_9_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U443" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1485" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U470" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1486" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U545" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1487" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U612" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1488" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U639" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1489" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U714" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1490" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U781" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1491" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U808" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1492" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U883" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1493" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U935" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_164" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1421" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_10" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1422" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_10_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1423" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_10_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1424" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_10_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1425" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_10_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1426" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_10_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1427" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_10_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1428" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_10_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1429" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_10_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U401" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1494" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U476" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1495" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U543" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1496" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U570" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1497" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U645" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1498" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U712" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1499" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U739" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1500" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U814" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1501" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U881" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1502" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U936" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_165" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1430" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_11" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1431" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_11_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1432" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_11_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1433" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_11_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1434" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_11_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1435" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_11_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1436" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_11_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1437" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_11_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1438" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_11_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U402" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1503" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U477" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1504" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U544" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1505" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U571" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1506" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U646" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1507" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U713" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1508" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U740" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1509" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U815" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1510" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U882" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1511" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U937" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_166" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1439" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_12" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1440" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_12_s" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1441" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_12_3" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1442" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_12_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1443" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_12_1_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1444" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_12_1_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1445" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_12_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1446" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_12_2_1" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1447" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" VARIABLE="mul139_12_12_2_2" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U403" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1512" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U478" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1513" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U545" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1514" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U572" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1515" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U647" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1516" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U714" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1517" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U741" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1518" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U816" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1519" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U883" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" VARIABLE="lm_1520" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U938" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" VARIABLE="conv_out_167" MODULE="conv3_Pipeline_C1_1" LOOP="C1_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln144_fu_1591_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" VARIABLE="icmp_ln144" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_1597_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" VARIABLE="add_ln144" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1824" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_fu_2412_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_1_fu_2418_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_1" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_fu_2424_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="tmp_13" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_fu_2430_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1825" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_1" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_2_fu_2462_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_2" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_3_fu_2468_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_3" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_1_fu_2474_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_1" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="tmp_15" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_1_fu_2480_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_1" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1826" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_2" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_4_fu_2512_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_4" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_5_fu_2518_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_5" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_2_fu_2524_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_2" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="tmp_17" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_2_fu_2530_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_2" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1827" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_3" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_6_fu_2562_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_6" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_7_fu_2568_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_7" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_3_fu_2574_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_3" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="tmp_19" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_3_fu_2580_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_3" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1828" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_4" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_8_fu_2612_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_8" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_9_fu_2618_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_9" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_4_fu_2624_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_4" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="tmp_21" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_4_fu_2630_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_4" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1829" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_5" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_10_fu_2662_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_10" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_11_fu_2668_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_11" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_5_fu_2674_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_5" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="tmp_23" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_5_fu_2680_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_5" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1830" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_6" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_12_fu_2712_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_12" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_13_fu_2718_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_13" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_6_fu_2724_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_6" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="tmp_25" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_6_fu_2730_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_6" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1831" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_7" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_14_fu_2762_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_14" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_15_fu_2768_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_15" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_7_fu_2774_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_7" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="tmp_27" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_7_fu_2780_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_7" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1832" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_8" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_16_fu_2812_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_16" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_17_fu_2818_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_17" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_8_fu_2824_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_8" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="tmp_29" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_8_fu_2830_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_8" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1833" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_9" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_18_fu_2862_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_18" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_19_fu_2868_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_19" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_9_fu_2874_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_9" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="tmp_31" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_9_fu_2880_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_9" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1834" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_s" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_20_fu_2912_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_20" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_21_fu_2918_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_21" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_10_fu_2924_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_10" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="tmp_33" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_10_fu_2930_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_10" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1835" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_10" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_22_fu_2962_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_22" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_23_fu_2968_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_23" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_11_fu_2974_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_11" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="tmp_35" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_11_fu_2980_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_11" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1836" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" VARIABLE="tmp_11" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_24_fu_3011_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_24" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_25_fu_3017_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="icmp_ln151_25" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_12_fu_3023_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="or_ln151_12" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="tmp_37" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_12_fu_3029_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" VARIABLE="and_ln151_12" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_fu_2436_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" VARIABLE="select_ln144" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_1_fu_2486_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" VARIABLE="select_ln144_1" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_2_fu_2536_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" VARIABLE="select_ln144_2" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_3_fu_2586_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" VARIABLE="select_ln144_3" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_4_fu_2636_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" VARIABLE="select_ln144_4" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_5_fu_2686_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" VARIABLE="select_ln144_5" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_6_fu_2736_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" VARIABLE="select_ln144_6" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_7_fu_2786_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" VARIABLE="select_ln144_7" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_8_fu_2836_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" VARIABLE="select_ln144_8" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_9_fu_2886_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" VARIABLE="select_ln144_9" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_10_fu_2936_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" VARIABLE="select_ln144_10" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_11_fu_2986_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" VARIABLE="select_ln144_11" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_12_fu_3035_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" VARIABLE="select_ln144_12" MODULE="conv3_Pipeline_M1" LOOP="M1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_1_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_1" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_2_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_2" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_3_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_3" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_4_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_4" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_5_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_5" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_6_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_6" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_7_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_7" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_8_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_8" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_9_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_9" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_10_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_10" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_11_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_11" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_12_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_12" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_13_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_13" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_14_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_14" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_15_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_15" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_16_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_16" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_17_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_17" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_18_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_18" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_19_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_19" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_20_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_20" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_21_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_21" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_22_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_22" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_23_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_23" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_24_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" VARIABLE="inp_image_local_24" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2304 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" VARIABLE="filter_local" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_1_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" VARIABLE="filter_local_1" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_2_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" VARIABLE="filter_local_2" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_3_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" VARIABLE="filter_local_3" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_4_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" VARIABLE="filter_local_4" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_5_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" VARIABLE="filter_local_5" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_6_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" VARIABLE="filter_local_6" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_7_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" VARIABLE="filter_local_7" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_8_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" VARIABLE="filter_local_8" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 256 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_3335_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83" VARIABLE="icmp_ln83" MODULE="conv3" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_3341_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83" VARIABLE="add_ln83" MODULE="conv3" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_32_fu_3371_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83" VARIABLE="empty_32" MODULE="conv3" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_3381_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83" VARIABLE="empty_33" MODULE="conv3" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_35_fu_3408_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83" VARIABLE="empty_35" MODULE="conv3" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="conv3" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="conv3" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="4" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" VARIABLE="" MODULE="conv3" LOOP="" BUNDLEDNAME="gmem1" DSP="0" BRAM="2" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem0" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem1" MODULE="conv3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
