$date
	Sun Nov 22 13:34:09 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module a $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ w $end
$var wire 1 ! q $end
$scope module a $end
$var wire 1 " clk $end
$var wire 1 $ d $end
$var wire 1 # reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#1
0#
1"
#2
1$
0!
0"
1#
#3
0$
1!
1"
0#
#4
0"
#5
1$
0!
1"
#6
0"
#7
0$
1!
1"
#8
0"
#9
1$
0!
1"
#10
0"
#11
0$
1!
1"
#12
0"
#13
1$
0!
1"
#14
0"
#15
0$
1!
1"
#16
0"
#17
1$
0!
1"
#18
0"
#19
0$
1!
1"
#20
0"
#21
1$
0!
1"
#22
0"
#23
0$
1!
1"
