file: C:/toolbox/doc/rtguidelines/CMconcur/io.vpp
counters: 125 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
file: C:/toolbox/doc/rtguidelines/CMconcur/world.vpp
counters: 205 0 0 0 0 0 1 0 0 0 0 0 1 2 0 0 0 0 0 0 0 1 1 1 2 1 1 1 0 1 0 0 1 1 1 0 1 0 0 1 1 1 0 1 0 0 1 1 1 0 1 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 0 0 1 0 1 1 1 0 1 0 0 0 1 1 1 1 0 0 1 1 0 1 0 0 1 1 1 0 0 1 1 0 1 0 0 
file: C:/toolbox/doc/rtguidelines/CMconcur/global.vpp
counters: 132 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 729 729 729 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84 84 84 84 84 84 84 84 84 18 18 18 18 18 18 18 18 18 66 66 66 47 47 47 66 66 66 84 84 0 84 0 0 0 0 0 0 0 0 0 0 0 0 
file: C:/toolbox/doc/rtguidelines/CMconcur/sensor.vpp
counters: 90 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 4 4 4 4 4 4 0 4 0 0 0 0 0 0 0 0 0 0 4 4 4 4 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7 7 7 7 7 0 7 7 14 7 0 0 7 0 14 7 7 7 7 7 0 0 
file: C:/toolbox/doc/rtguidelines/CMconcur/ClockTick.vpp
counters: 40 0 0 0 0 1 3 0 0 0 0 0 0 0 0 0 0 1 1 1 0 1 200 200 0 200 200 0 0 200 200 0 200 200 0 0 200 200 1 0 0 
file: C:/toolbox/doc/rtguidelines/CMconcur/timestamp.vpp
counters: 167 0 0 0 0 0 1 0 0 0 3 0 0 0 0 0 0 3 0 0 0 0 0 0 0 0 5200 5200 5200 5200 5200 0 5200 5200 0 0 5200 5200 0 5200 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5200 5200 5200 5200 0 5200 5200 5200 0 5200 0 0 0 0 0 0 5187 5187 5187 5187 5187 5187 5187 0 5187 0 5187 5187 0 5187 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 200 200 200 200 200 0 0 200 200 200 200 200 200 200 4987 4987 0 4987 200 200 0 200 0 0 0 0 1325 1325 0 1325 0 0 0 0 0 0 0 0 0 
file: C:/toolbox/doc/rtguidelines/CMconcur/waitnotify.vpp
counters: 87 0 0 0 0 3 0 0 0 0 0 5200 5200 0 5200 5174 0 5200 5200 0 5200 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5187 5187 5187 5187 5187 5187 0 5187 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5200 5200 5200 5200 5200 5200 0 5200 0 0 0 5174 0 5174 0 10374 10374 10374 0 0 0 0 0 
file: C:/toolbox/doc/rtguidelines/CMconcur/environment.vpp
counters: 372 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 4 0 0 0 0 0 0 3 0 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 3 0 0 0 0 0 0 0 3 0 0 117 117 117 117 117 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 2 1 1 1 1 1 1 1 1 1 1 0 1 0 0 0 0 0 0 0 0 0 4 4 4 4 4 0 4 4 4 4 4 8 4 0 4 4 4 4 4 4 4 0 4 4 4 4 4 0 4 0 0 0 82 82 82 82 0 0 0 0 81 81 162 81 0 0 0 81 0 81 81 0 0 0 0 0 0 0 0 0 81 81 81 81 81 0 0 7 7 0 0 0 0 0 56 28 28 56 28 28 28 28 14 7 7 7 7 7 0 0 7 7 28 28 7 7 7 7 7 7 7 7 7 7 7 7 7 74 74 74 74 74 81 81 81 81 1 1 1 1 1 82 82 0 82 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21 21 21 21 21 21 21 21 21 21 21 21 0 21 0 0 0 0 1 0 0 0 0 1 2 1 1 1 1 0 1 0 0 0 1 0 1 0 0 0 83 83 0 1 1 2 1 0 200 200 400 200 200 200 200 82 0 82 200 200 0 200 0 0 200 200 0 200 200 0 0 200 200 1 0 0 0 1 0 0 
file: C:/toolbox/doc/rtguidelines/CMconcur/flaredispenser.vpp
counters: 382 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 0 0 0 0 0 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36 0 0 0 0 36 0 0 0 0 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 12 12 0 12 0 0 0 0 12 12 0 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14 7 7 7 7 0 0 0 7 0 0 0 0 7 0 0 0 0 0 0 14 7 7 24 24 24 24 24 24 24 24 24 24 24 24 24 24 7 0 0 0 0 0 7 7 0 0 0 7 7 14 7 7 7 7 7 7 0 7 7 7 7 7 7 7 7 7 7 14 7 7 7 7 7 7 7 7 0 7 7 7 7 7 7 7 7 7 7 0 0 0 4776 4776 4776 4776 0 0 0 0 1030 1030 2060 1030 0 0 0 1030 0 2068 2068 0 0 0 1038 1038 0 0 0 0 1038 1038 0 0 0 0 0 0 1038 0 1038 1038 1038 14 14 14 14 14 0 14 14 14 14 14 14 14 14 6 6 6 6 6 6 6 6 6 6 14 14 1024 1024 1024 1038 1038 1038 1030 1030 4776 4776 0 4776 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21 0 21 21 21 21 21 21 0 0 21 0 21 0 0 0 12 0 12 0 0 0 0 130 130 0 4800 4800 0 4800 0 4800 0 0 4800 4776 0 4776 4800 24 0 0 
file: C:/toolbox/doc/rtguidelines/CMconcur/fighteraircraft.vpp
counters: 166 0 0 0 0 1 2 0 0 0 0 0 1 1 1 2 0 0 0 0 0 1 1 1 2 0 0 0 0 0 1 1 1 2 0 0 0 0 0 1 1 1 2 0 0 0 0 0 1 1 2 0 0 0 0 0 1 1 2 0 0 0 0 0 1 1 2 0 0 0 0 0 1 1 2 0 0 0 0 0 1 1 2 0 0 0 0 0 1 1 2 0 0 0 0 0 1 1 2 0 0 0 0 0 1 1 2 0 0 0 0 0 1 1 2 0 0 0 0 0 1 1 2 0 0 0 0 0 1 1 2 0 0 0 0 0 1 1 2 0 0 0 0 0 1 1 2 0 0 0 0 0 1 1 2 0 0 0 0 0 1 1 2 0 0 0 0 
file: C:/toolbox/doc/rtguidelines/CMconcur/flarecontroller.vpp
counters: 313 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 0 0 0 0 0 0 0 9 0 0 40 40 40 40 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 0 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 3 3 3 0 3 0 0 0 0 0 0 0 0 0 12 12 12 24 12 12 0 0 0 12 12 12 12 12 0 12 12 12 12 12 12 0 12 12 12 12 12 12 12 0 12 12 12 12 12 12 12 12 0 12 0 0 0 0 0 0 0 0 0 0 3 3 3 3 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7 7 7 7 7 7 7 7 7 7 7 7 7 7 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7 7 0 7 7 7 7 7 7 7 0 7 0 0 0 0 0 3 3 24 12 12 0 0 12 12 3 0 3 0 0 0 0 0 0 0 0 0 0 0 0 17 10 0 0 7 7 0 0 0 0 0 56 28 28 56 28 28 28 28 14 7 7 7 7 7 0 0 7 7 28 28 7 10 7 7 7 7 7 7 10 0 10 0 0 0 0 607 607 607 607 0 0 3 3 3 3 0 0 0 3 3 24 12 12 12 3 10 10 0 10 3 3 0 0 
file: C:/toolbox/doc/rtguidelines/CMconcur/missiledetector.vpp
counters: 258 0 0 0 0 0 0 0 0 0 0 0 3 0 0 0 0 0 0 0 3 0 0 31 31 31 31 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 3 3 3 3 3 0 3 3 3 3 3 6 3 0 3 3 3 3 3 3 3 0 3 3 3 3 3 3 3 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7 7 7 7 7 7 7 7 7 7 7 7 7 7 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7 7 0 7 7 7 7 7 7 7 0 7 0 0 0 0 0 1 1 6 3 3 0 0 3 3 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 15 8 0 0 7 7 0 0 0 0 0 42 21 21 42 21 21 21 21 14 7 7 7 7 7 7 0 0 7 7 21 21 7 8 7 7 7 7 7 7 8 0 8 0 0 0 0 207 207 207 207 0 0 1 1 0 8 8 0 8 1 0 0 
