Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Aug  7 18:03:17 2018
| Host         : DESKTOP-IVCKHT4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab_8_timing_summary_routed.rpt -rpx lab_8_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_8
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: BC/FSM_onehot_button_state_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line74/pos_x_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line74/pos_x_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line74/pos_x_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line74/pos_y_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line74/pos_y_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1457 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.670        0.000                      0                 3392        0.064        0.000                      0                 3392        3.000        0.000                       0                  1463  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 6.098}      12.195          82.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 6.098}      12.195          82.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.670        0.000                      0                 3392        0.139        0.000                      0                 3392        5.598        0.000                       0                  1459  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.671        0.000                      0                 3392        0.139        0.000                      0                 3392        5.598        0.000                       0                  1459  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.670        0.000                      0                 3392        0.064        0.000                      0                 3392  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.670        0.000                      0                 3392        0.064        0.000                      0                 3392  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/template_1/col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.494ns  (logic 3.622ns (34.514%)  route 6.872ns (65.486%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 10.689 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.903     2.665    nolabel_line53/m_driver/hc_visible1
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.117     2.782 f  nolabel_line53/m_driver/lin_h_i_3/O
                         net (fo=112, routed)         1.149     3.930    nolabel_line53/m_driver/hc_visible[4]
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.360     4.290 r  nolabel_line53/m_driver/col[7]_i_22/O
                         net (fo=1, routed)           0.447     4.737    nolabel_line53/m_driver/col[7]_i_22_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.085 f  nolabel_line53/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.154     5.239    nolabel_line53/m_driver/col[7]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.363 f  nolabel_line53/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.501     5.864    nolabel_line53/m_driver/col_reg[7]
    SLICE_X33Y84         LUT6 (Prop_lut6_I4_O)        0.124     5.988 r  nolabel_line53/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.335     6.323    nolabel_line53/m_driver/lin_v_i_6_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.721 r  nolabel_line53/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.721    nolabel_line53/m_driver/lin_v_reg_i_2_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.014 r  nolabel_line53/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.701     7.715    nolabel_line53/template_1/CO[0]
    SLICE_X34Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.645     8.360 r  nolabel_line53/template_1/col_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.360    nolabel_line53/template_1/col_reg[2]_i_1_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.579 r  nolabel_line53/template_1/col_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.709     9.288    nolabel_line53/template_1/col_reg[7]_i_2_n_7
    SLICE_X33Y84         LUT2 (Prop_lut2_I0_O)        0.290     9.578 r  nolabel_line53/template_1/col[4]_i_1/O
                         net (fo=1, routed)           0.000     9.578    nolabel_line53/template_1/col_next[4]
    SLICE_X33Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.514    10.689    nolabel_line53/template_1/clk_out1
    SLICE_X33Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[4]/C
                         clock pessimism              0.559    11.248    
                         clock uncertainty           -0.076    11.173    
    SLICE_X33Y84         FDRE (Setup_fdre_C_D)        0.075    11.248    nolabel_line53/template_1/col_reg[4]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/template_1/col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 3.756ns (37.938%)  route 6.144ns (62.062%))
  Logic Levels:           12  (CARRY4=3 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 10.689 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.903     2.665    nolabel_line53/m_driver/hc_visible1
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.117     2.782 f  nolabel_line53/m_driver/lin_h_i_3/O
                         net (fo=112, routed)         1.149     3.930    nolabel_line53/m_driver/hc_visible[4]
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.360     4.290 r  nolabel_line53/m_driver/col[7]_i_22/O
                         net (fo=1, routed)           0.447     4.737    nolabel_line53/m_driver/col[7]_i_22_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.085 f  nolabel_line53/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.154     5.239    nolabel_line53/m_driver/col[7]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.363 f  nolabel_line53/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.501     5.864    nolabel_line53/m_driver/col_reg[7]
    SLICE_X33Y84         LUT6 (Prop_lut6_I4_O)        0.124     5.988 r  nolabel_line53/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.335     6.323    nolabel_line53/m_driver/lin_v_i_6_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.721 r  nolabel_line53/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.721    nolabel_line53/m_driver/lin_v_reg_i_2_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.014 r  nolabel_line53/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.371     7.385    nolabel_line53/template_1/CO[0]
    SLICE_X34Y84         LUT2 (Prop_lut2_I1_O)        0.373     7.758 r  nolabel_line53/template_1/col[2]_i_3/O
                         net (fo=1, routed)           0.000     7.758    nolabel_line53/template_1/col[2]_i_3_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.366 r  nolabel_line53/template_1/col_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.311     8.677    nolabel_line53/template_1/col_reg[2]_i_1_n_4
    SLICE_X32Y84         LUT2 (Prop_lut2_I0_O)        0.307     8.984 r  nolabel_line53/template_1/col[3]_i_1/O
                         net (fo=1, routed)           0.000     8.984    nolabel_line53/template_1/col_next[3]
    SLICE_X32Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.514    10.689    nolabel_line53/template_1/clk_out1
    SLICE_X32Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[3]/C
                         clock pessimism              0.559    11.248    
                         clock uncertainty           -0.076    11.173    
    SLICE_X32Y84         FDRE (Setup_fdre_C_D)        0.031    11.204    nolabel_line53/template_1/col_reg[3]
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/template_1/col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 3.388ns (34.555%)  route 6.417ns (65.445%))
  Logic Levels:           12  (CARRY4=3 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 10.689 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.903     2.665    nolabel_line53/m_driver/hc_visible1
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.117     2.782 f  nolabel_line53/m_driver/lin_h_i_3/O
                         net (fo=112, routed)         1.149     3.930    nolabel_line53/m_driver/hc_visible[4]
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.360     4.290 r  nolabel_line53/m_driver/col[7]_i_22/O
                         net (fo=1, routed)           0.447     4.737    nolabel_line53/m_driver/col[7]_i_22_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.085 f  nolabel_line53/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.154     5.239    nolabel_line53/m_driver/col[7]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.363 f  nolabel_line53/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.501     5.864    nolabel_line53/m_driver/col_reg[7]
    SLICE_X33Y84         LUT6 (Prop_lut6_I4_O)        0.124     5.988 r  nolabel_line53/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.335     6.323    nolabel_line53/m_driver/lin_v_i_6_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.721 r  nolabel_line53/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.721    nolabel_line53/m_driver/lin_v_reg_i_2_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.014 r  nolabel_line53/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.371     7.385    nolabel_line53/template_1/CO[0]
    SLICE_X34Y84         LUT2 (Prop_lut2_I1_O)        0.373     7.758 r  nolabel_line53/template_1/col[2]_i_3/O
                         net (fo=1, routed)           0.000     7.758    nolabel_line53/template_1/col[2]_i_3_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.010 r  nolabel_line53/template_1/col_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.583     8.593    nolabel_line53/template_1/col_reg[2]_i_1_n_7
    SLICE_X33Y84         LUT2 (Prop_lut2_I0_O)        0.295     8.888 r  nolabel_line53/template_1/col[0]_i_1/O
                         net (fo=1, routed)           0.000     8.888    nolabel_line53/template_1/col_next[0]
    SLICE_X33Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.514    10.689    nolabel_line53/template_1/clk_out1
    SLICE_X33Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[0]/C
                         clock pessimism              0.559    11.248    
                         clock uncertainty           -0.076    11.173    
    SLICE_X33Y84         FDRE (Setup_fdre_C_D)        0.031    11.204    nolabel_line53/template_1/col_reg[0]
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/pixel_x_to_show_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 1.782ns (19.820%)  route 7.209ns (80.180%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.672 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.628    -0.912    nolabel_line53/m_driver/clk_out1
    SLICE_X35Y80         FDRE                                         r  nolabel_line53/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.493 f  nolabel_line53/m_driver/vc_reg[2]/Q
                         net (fo=69, routed)          1.228     0.736    nolabel_line53/m_driver/vc_reg_n_0_[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I2_O)        0.296     1.032 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16/O
                         net (fo=1, routed)           0.433     1.465    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.589 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9/O
                         net (fo=48, routed)          0.792     2.381    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.505 r  nolabel_line53/m_driver/VGA_R_OBUF[3]_inst_i_29/O
                         net (fo=63, routed)          0.933     3.438    nolabel_line53/m_driver/vc_visible1
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.562 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4/O
                         net (fo=1, routed)           0.655     4.217    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I1_O)        0.124     4.341 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=50, routed)          1.063     5.403    nolabel_line53/m_driver/push_menu_minimat_x_reg[0]_1
    SLICE_X52Y83         LUT2 (Prop_lut2_I0_O)        0.120     5.523 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__12/O
                         net (fo=9, routed)           0.978     6.502    nolabel_line53/ch_16/vc_reg[0]
    SLICE_X58Y78         LUT4 (Prop_lut4_I0_O)        0.327     6.829 r  nolabel_line53/ch_16/contador_pixels_horizontales[1]_i_2/O
                         net (fo=13, routed)          0.346     7.174    nolabel_line53/ch_16/ch_16/
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.298 r  nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1/O
                         net (fo=6, routed)           0.781     8.079    nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.497    10.672    nolabel_line53/ch_16/clk_out1
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[0]/C
                         clock pessimism              0.487    11.159    
                         clock uncertainty           -0.076    11.084    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    10.560    nolabel_line53/ch_16/pixel_x_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.560    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/pixel_x_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 1.782ns (19.820%)  route 7.209ns (80.180%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.672 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.628    -0.912    nolabel_line53/m_driver/clk_out1
    SLICE_X35Y80         FDRE                                         r  nolabel_line53/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.493 f  nolabel_line53/m_driver/vc_reg[2]/Q
                         net (fo=69, routed)          1.228     0.736    nolabel_line53/m_driver/vc_reg_n_0_[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I2_O)        0.296     1.032 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16/O
                         net (fo=1, routed)           0.433     1.465    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.589 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9/O
                         net (fo=48, routed)          0.792     2.381    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.505 r  nolabel_line53/m_driver/VGA_R_OBUF[3]_inst_i_29/O
                         net (fo=63, routed)          0.933     3.438    nolabel_line53/m_driver/vc_visible1
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.562 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4/O
                         net (fo=1, routed)           0.655     4.217    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I1_O)        0.124     4.341 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=50, routed)          1.063     5.403    nolabel_line53/m_driver/push_menu_minimat_x_reg[0]_1
    SLICE_X52Y83         LUT2 (Prop_lut2_I0_O)        0.120     5.523 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__12/O
                         net (fo=9, routed)           0.978     6.502    nolabel_line53/ch_16/vc_reg[0]
    SLICE_X58Y78         LUT4 (Prop_lut4_I0_O)        0.327     6.829 r  nolabel_line53/ch_16/contador_pixels_horizontales[1]_i_2/O
                         net (fo=13, routed)          0.346     7.174    nolabel_line53/ch_16/ch_16/
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.298 r  nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1/O
                         net (fo=6, routed)           0.781     8.079    nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.497    10.672    nolabel_line53/ch_16/clk_out1
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[1]/C
                         clock pessimism              0.487    11.159    
                         clock uncertainty           -0.076    11.084    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    10.560    nolabel_line53/ch_16/pixel_x_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.560    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/pixel_x_to_show_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 1.782ns (19.820%)  route 7.209ns (80.180%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.672 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.628    -0.912    nolabel_line53/m_driver/clk_out1
    SLICE_X35Y80         FDRE                                         r  nolabel_line53/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.493 f  nolabel_line53/m_driver/vc_reg[2]/Q
                         net (fo=69, routed)          1.228     0.736    nolabel_line53/m_driver/vc_reg_n_0_[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I2_O)        0.296     1.032 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16/O
                         net (fo=1, routed)           0.433     1.465    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.589 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9/O
                         net (fo=48, routed)          0.792     2.381    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.505 r  nolabel_line53/m_driver/VGA_R_OBUF[3]_inst_i_29/O
                         net (fo=63, routed)          0.933     3.438    nolabel_line53/m_driver/vc_visible1
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.562 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4/O
                         net (fo=1, routed)           0.655     4.217    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I1_O)        0.124     4.341 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=50, routed)          1.063     5.403    nolabel_line53/m_driver/push_menu_minimat_x_reg[0]_1
    SLICE_X52Y83         LUT2 (Prop_lut2_I0_O)        0.120     5.523 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__12/O
                         net (fo=9, routed)           0.978     6.502    nolabel_line53/ch_16/vc_reg[0]
    SLICE_X58Y78         LUT4 (Prop_lut4_I0_O)        0.327     6.829 r  nolabel_line53/ch_16/contador_pixels_horizontales[1]_i_2/O
                         net (fo=13, routed)          0.346     7.174    nolabel_line53/ch_16/ch_16/
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.298 r  nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1/O
                         net (fo=6, routed)           0.781     8.079    nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.497    10.672    nolabel_line53/ch_16/clk_out1
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[2]/C
                         clock pessimism              0.487    11.159    
                         clock uncertainty           -0.076    11.084    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    10.560    nolabel_line53/ch_16/pixel_x_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.560    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/push_menu_minimat_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 1.682ns (18.599%)  route 7.362ns (81.401%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.673 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.900     2.662    nolabel_line53/m_driver/hc_visible1
    SLICE_X44Y82         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=6, routed)           0.829     3.615    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.739 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1/O
                         net (fo=3, routed)           0.917     4.656    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1_n_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150     4.806 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7/O
                         net (fo=1, routed)           0.633     5.439    nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.332     5.771 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_2__7/O
                         net (fo=12, routed)          0.862     6.633    nolabel_line53/ch_16/hc_reg[7]
    SLICE_X59Y79         LUT5 (Prop_lut5_I0_O)        0.124     6.757 r  nolabel_line53/ch_16/push_menu_minimat_y[7]_i_2__10/O
                         net (fo=13, routed)          0.563     7.320    nolabel_line53/ch_16/push_menu_minimat_y[7]_i_2__10_n_0
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.444 r  nolabel_line53/ch_16/push_menu_minimat_y[7]_i_1__4/O
                         net (fo=6, routed)           0.683     8.127    nolabel_line53/ch_16/push_menu_minimat_y[7]_i_1__4_n_0
    SLICE_X59Y79         FDRE                                         r  nolabel_line53/ch_16/push_menu_minimat_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.498    10.673    nolabel_line53/ch_16/clk_out1
    SLICE_X59Y79         FDRE                                         r  nolabel_line53/ch_16/push_menu_minimat_y_reg[1]/C
                         clock pessimism              0.487    11.160    
                         clock uncertainty           -0.076    11.085    
    SLICE_X59Y79         FDRE (Setup_fdre_C_R)       -0.429    10.656    nolabel_line53/ch_16/push_menu_minimat_y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/push_menu_minimat_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 1.682ns (18.599%)  route 7.362ns (81.401%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.673 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.900     2.662    nolabel_line53/m_driver/hc_visible1
    SLICE_X44Y82         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=6, routed)           0.829     3.615    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.739 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1/O
                         net (fo=3, routed)           0.917     4.656    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1_n_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150     4.806 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7/O
                         net (fo=1, routed)           0.633     5.439    nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.332     5.771 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_2__7/O
                         net (fo=12, routed)          0.862     6.633    nolabel_line53/ch_16/hc_reg[7]
    SLICE_X59Y79         LUT5 (Prop_lut5_I0_O)        0.124     6.757 r  nolabel_line53/ch_16/push_menu_minimat_y[7]_i_2__10/O
                         net (fo=13, routed)          0.563     7.320    nolabel_line53/ch_16/push_menu_minimat_y[7]_i_2__10_n_0
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.444 r  nolabel_line53/ch_16/push_menu_minimat_y[7]_i_1__4/O
                         net (fo=6, routed)           0.683     8.127    nolabel_line53/ch_16/push_menu_minimat_y[7]_i_1__4_n_0
    SLICE_X59Y79         FDRE                                         r  nolabel_line53/ch_16/push_menu_minimat_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.498    10.673    nolabel_line53/ch_16/clk_out1
    SLICE_X59Y79         FDRE                                         r  nolabel_line53/ch_16/push_menu_minimat_y_reg[2]/C
                         clock pessimism              0.487    11.160    
                         clock uncertainty           -0.076    11.085    
    SLICE_X59Y79         FDRE (Setup_fdre_C_R)       -0.429    10.656    nolabel_line53/ch_16/push_menu_minimat_y_reg[2]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_18/push_menu_minimat_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 1.682ns (18.867%)  route 7.233ns (81.133%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.900     2.662    nolabel_line53/m_driver/hc_visible1
    SLICE_X44Y82         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=6, routed)           0.829     3.615    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.739 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1/O
                         net (fo=3, routed)           0.917     4.656    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1_n_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150     4.806 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7/O
                         net (fo=1, routed)           0.633     5.439    nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.332     5.771 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_2__7/O
                         net (fo=12, routed)          0.892     6.663    nolabel_line53/ch_18/hc_reg[7]
    SLICE_X58Y79         LUT5 (Prop_lut5_I3_O)        0.124     6.787 r  nolabel_line53/ch_18/push_menu_minimat_y[7]_i_2__18/O
                         net (fo=13, routed)          0.498     7.286    nolabel_line53/ch_18/push_menu_minimat_y[7]_i_2__18_n_0
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  nolabel_line53/ch_18/push_menu_minimat_y[7]_i_1/O
                         net (fo=5, routed)           0.588     7.998    nolabel_line53/ch_18/push_menu_minimat_y[7]_i_1_n_0
    SLICE_X58Y82         FDRE                                         r  nolabel_line53/ch_18/push_menu_minimat_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.501    10.676    nolabel_line53/ch_18/clk_out1
    SLICE_X58Y82         FDRE                                         r  nolabel_line53/ch_18/push_menu_minimat_y_reg[1]/C
                         clock pessimism              0.487    11.163    
                         clock uncertainty           -0.076    11.088    
    SLICE_X58Y82         FDRE (Setup_fdre_C_R)       -0.524    10.564    nolabel_line53/ch_18/push_menu_minimat_y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_18/push_menu_minimat_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 1.682ns (18.867%)  route 7.233ns (81.133%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.900     2.662    nolabel_line53/m_driver/hc_visible1
    SLICE_X44Y82         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=6, routed)           0.829     3.615    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.739 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1/O
                         net (fo=3, routed)           0.917     4.656    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1_n_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150     4.806 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7/O
                         net (fo=1, routed)           0.633     5.439    nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.332     5.771 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_2__7/O
                         net (fo=12, routed)          0.892     6.663    nolabel_line53/ch_18/hc_reg[7]
    SLICE_X58Y79         LUT5 (Prop_lut5_I3_O)        0.124     6.787 r  nolabel_line53/ch_18/push_menu_minimat_y[7]_i_2__18/O
                         net (fo=13, routed)          0.498     7.286    nolabel_line53/ch_18/push_menu_minimat_y[7]_i_2__18_n_0
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  nolabel_line53/ch_18/push_menu_minimat_y[7]_i_1/O
                         net (fo=5, routed)           0.588     7.998    nolabel_line53/ch_18/push_menu_minimat_y[7]_i_1_n_0
    SLICE_X58Y82         FDRE                                         r  nolabel_line53/ch_18/push_menu_minimat_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.501    10.676    nolabel_line53/ch_18/clk_out1
    SLICE_X58Y82         FDRE                                         r  nolabel_line53/ch_18/push_menu_minimat_y_reg[2]/C
                         clock pessimism              0.487    11.163    
                         clock uncertainty           -0.076    11.088    
    SLICE_X58Y82         FDRE (Setup_fdre_C_R)       -0.524    10.564    nolabel_line53/ch_18/push_menu_minimat_y_reg[2]
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  2.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line53/ch_01/push_menu_minimat_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_01/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.564    -0.600    nolabel_line53/ch_01/clk_out1
    SLICE_X63Y84         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line53/ch_01/push_menu_minimat_x_reg[2]/Q
                         net (fo=6, routed)           0.087    -0.372    nolabel_line53/ch_01/push_menu_minimat_x_reg_n_0_[2]
    SLICE_X62Y84         LUT6 (Prop_lut6_I2_O)        0.045    -0.327 r  nolabel_line53/ch_01/push_menu_minimat_x[5]_i_1__20/O
                         net (fo=1, routed)           0.000    -0.327    nolabel_line53/ch_01/push_menu_minimat_x[5]_i_1__20_n_0
    SLICE_X62Y84         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.833    -0.840    nolabel_line53/ch_01/clk_out1
    SLICE_X62Y84         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.121    -0.466    nolabel_line53/ch_01/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 nolabel_line53/p32/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p32/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.569    -0.595    nolabel_line53/p32/clk_out1
    SLICE_X31Y88         FDRE                                         r  nolabel_line53/p32/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  nolabel_line53/p32/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.089    -0.365    nolabel_line53/p32/push_menu_minimat_y[0]
    SLICE_X30Y88         LUT4 (Prop_lut4_I2_O)        0.045    -0.320 r  nolabel_line53/p32/push_menu_minimat_y[3]_i_1__29/O
                         net (fo=1, routed)           0.000    -0.320    nolabel_line53/p32/push_menu_minimat_y[3]_i_1__29_n_0
    SLICE_X30Y88         FDRE                                         r  nolabel_line53/p32/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.840    -0.833    nolabel_line53/p32/clk_out1
    SLICE_X30Y88         FDRE                                         r  nolabel_line53/p32/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X30Y88         FDRE (Hold_fdre_C_D)         0.120    -0.462    nolabel_line53/p32/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 nolabel_line53/p37/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p37/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.565    -0.599    nolabel_line53/p37/clk_out1
    SLICE_X15Y78         FDRE                                         r  nolabel_line53/p37/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line53/p37/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.089    -0.369    nolabel_line53/p37/push_menu_minimat_y[0]
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.045    -0.324 r  nolabel_line53/p37/push_menu_minimat_y[3]_i_1__30/O
                         net (fo=1, routed)           0.000    -0.324    nolabel_line53/p37/push_menu_minimat_y[3]_i_1__30_n_0
    SLICE_X14Y78         FDRE                                         r  nolabel_line53/p37/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.834    -0.839    nolabel_line53/p37/clk_out1
    SLICE_X14Y78         FDRE                                         r  nolabel_line53/p37/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.120    -0.466    nolabel_line53/p37/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line53/ch_39/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_39/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.567    -0.597    nolabel_line53/ch_39/clk_out1
    SLICE_X31Y84         FDRE                                         r  nolabel_line53/ch_39/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  nolabel_line53/ch_39/push_menu_minimat_y_reg[4]/Q
                         net (fo=5, routed)           0.100    -0.357    nolabel_line53/ch_39/push_menu_minimat_y_reg_n_0_[4]
    SLICE_X30Y84         LUT5 (Prop_lut5_I1_O)        0.045    -0.312 r  nolabel_line53/ch_39/push_menu_minimat_y[6]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.312    nolabel_line53/ch_39/push_menu_minimat_y[6]_i_1__7_n_0
    SLICE_X30Y84         FDRE                                         r  nolabel_line53/ch_39/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.836    -0.837    nolabel_line53/ch_39/clk_out1
    SLICE_X30Y84         FDRE                                         r  nolabel_line53/ch_39/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X30Y84         FDRE (Hold_fdre_C_D)         0.121    -0.463    nolabel_line53/ch_39/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line53/p36/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p36/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.123%)  route 0.100ns (34.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.569    -0.595    nolabel_line53/p36/clk_out1
    SLICE_X35Y91         FDRE                                         r  nolabel_line53/p36/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  nolabel_line53/p36/push_menu_minimat_y_reg[5]/Q
                         net (fo=5, routed)           0.100    -0.355    nolabel_line53/p36/push_menu_minimat_y[5]
    SLICE_X34Y91         LUT5 (Prop_lut5_I1_O)        0.045    -0.310 r  nolabel_line53/p36/push_menu_minimat_y[6]_i_1__17/O
                         net (fo=1, routed)           0.000    -0.310    nolabel_line53/p36/push_menu_minimat_y[6]_i_1__17_n_0
    SLICE_X34Y91         FDRE                                         r  nolabel_line53/p36/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.840    -0.833    nolabel_line53/p36/clk_out1
    SLICE_X34Y91         FDRE                                         r  nolabel_line53/p36/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X34Y91         FDRE (Hold_fdre_C_D)         0.121    -0.461    nolabel_line53/p36/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 nolabel_line53/p27/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p27/push_menu_minimat_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.556    -0.608    nolabel_line53/p27/clk_out1
    SLICE_X51Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  nolabel_line53/p27/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.357    nolabel_line53/p27/push_menu_minimat_x[1]
    SLICE_X50Y79         LUT5 (Prop_lut5_I2_O)        0.048    -0.309 r  nolabel_line53/p27/push_menu_minimat_x[4]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.309    nolabel_line53/p27/push_menu_minimat_x[4]_i_1__6_n_0
    SLICE_X50Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.824    -0.849    nolabel_line53/p27/clk_out1
    SLICE_X50Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[4]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.131    -0.464    nolabel_line53/p27/push_menu_minimat_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line53/exe/push_menu_minimat_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/exe/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.275%)  route 0.128ns (40.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.566    -0.598    nolabel_line53/exe/clk_out1
    SLICE_X29Y82         FDRE                                         r  nolabel_line53/exe/push_menu_minimat_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  nolabel_line53/exe/push_menu_minimat_y_reg[1]/Q
                         net (fo=6, routed)           0.128    -0.329    nolabel_line53/exe/push_menu_minimat_y[1]
    SLICE_X30Y82         LUT4 (Prop_lut4_I3_O)        0.045    -0.284 r  nolabel_line53/exe/push_menu_minimat_y[3]_i_1__17/O
                         net (fo=1, routed)           0.000    -0.284    nolabel_line53/exe/push_menu_minimat_y[3]_i_1__17_n_0
    SLICE_X30Y82         FDRE                                         r  nolabel_line53/exe/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.834    -0.839    nolabel_line53/exe/clk_out1
    SLICE_X30Y82         FDRE                                         r  nolabel_line53/exe/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X30Y82         FDRE (Hold_fdre_C_D)         0.120    -0.444    nolabel_line53/exe/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 nolabel_line53/ch_01/push_menu_minimat_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_01/push_menu_minimat_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.561    -0.603    nolabel_line53/ch_01/clk_out1
    SLICE_X63Y81         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line53/ch_01/push_menu_minimat_y_reg[6]/Q
                         net (fo=3, routed)           0.109    -0.353    nolabel_line53/ch_01/push_menu_minimat_y_reg_n_0_[6]
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  nolabel_line53/ch_01/push_menu_minimat_y[7]_i_3__11/O
                         net (fo=1, routed)           0.000    -0.308    nolabel_line53/ch_01/push_menu_minimat_y[7]_i_3__11_n_0
    SLICE_X62Y81         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.830    -0.843    nolabel_line53/ch_01/clk_out1
    SLICE_X62Y81         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.120    -0.470    nolabel_line53/ch_01/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 nolabel_line53/p27/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p27/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.536%)  route 0.081ns (30.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.556    -0.608    nolabel_line53/p27/clk_out1
    SLICE_X49Y77         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  nolabel_line53/p27/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.081    -0.386    nolabel_line53/p27/push_menu_minimat_y[3]
    SLICE_X48Y77         LUT5 (Prop_lut5_I1_O)        0.045    -0.341 r  nolabel_line53/p27/push_menu_minimat_y[6]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.341    nolabel_line53/p27/push_menu_minimat_y[6]_i_2__2_n_0
    SLICE_X48Y77         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.824    -0.849    nolabel_line53/p27/clk_out1
    SLICE_X48Y77         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.092    -0.503    nolabel_line53/p27/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 nolabel_line53/p27/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p27/push_menu_minimat_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.556    -0.608    nolabel_line53/p27/clk_out1
    SLICE_X51Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  nolabel_line53/p27/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.357    nolabel_line53/p27/push_menu_minimat_x[1]
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.045    -0.312 r  nolabel_line53/p27/push_menu_minimat_x[3]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.312    nolabel_line53/p27/push_menu_minimat_x[3]_i_1__5_n_0
    SLICE_X50Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.824    -0.849    nolabel_line53/p27/clk_out1
    SLICE_X50Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[3]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.120    -0.475    nolabel_line53/p27/push_menu_minimat_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.098 }
Period(ns):         12.195
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.195      10.040     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.195      10.946     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X14Y82     BC/FSM_onehot_button_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X14Y82     BC/FSM_onehot_button_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X28Y90     BR/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X29Y92     BR/PB_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X30Y96     OP2/Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X30Y96     OP2/Q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X30Y96     OP2/Q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X29Y97     OP2/Q_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.195      201.165    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X28Y90     BR/PB_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X29Y92     BR/PB_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X50Y86     nolabel_line53/ch_10/push_menu_minimat_y_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X50Y86     nolabel_line53/ch_10/push_menu_minimat_y_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X48Y86     nolabel_line53/ch_10/push_menu_minimat_y_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X50Y86     nolabel_line53/ch_10/push_menu_minimat_y_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X50Y86     nolabel_line53/ch_10/push_menu_minimat_y_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X49Y86     nolabel_line53/ch_10/push_menu_minimat_y_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X48Y86     nolabel_line53/ch_10/push_menu_minimat_y_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X54Y86     nolabel_line53/ch_15/pixel_x_to_show_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X14Y82     BC/FSM_onehot_button_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X14Y82     BC/FSM_onehot_button_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X29Y97     OP2/Q_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X29Y97     OP2/Q_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X29Y97     OP2/Q_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X29Y97     OP2/Q_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X31Y97     OP2/Q_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X31Y97     OP2/Q_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X31Y97     OP2/Q_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X40Y90     nolabel_line53/ch_06/push_menu_minimat_x_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/template_1/col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.494ns  (logic 3.622ns (34.514%)  route 6.872ns (65.486%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 10.689 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.903     2.665    nolabel_line53/m_driver/hc_visible1
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.117     2.782 f  nolabel_line53/m_driver/lin_h_i_3/O
                         net (fo=112, routed)         1.149     3.930    nolabel_line53/m_driver/hc_visible[4]
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.360     4.290 r  nolabel_line53/m_driver/col[7]_i_22/O
                         net (fo=1, routed)           0.447     4.737    nolabel_line53/m_driver/col[7]_i_22_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.085 f  nolabel_line53/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.154     5.239    nolabel_line53/m_driver/col[7]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.363 f  nolabel_line53/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.501     5.864    nolabel_line53/m_driver/col_reg[7]
    SLICE_X33Y84         LUT6 (Prop_lut6_I4_O)        0.124     5.988 r  nolabel_line53/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.335     6.323    nolabel_line53/m_driver/lin_v_i_6_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.721 r  nolabel_line53/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.721    nolabel_line53/m_driver/lin_v_reg_i_2_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.014 r  nolabel_line53/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.701     7.715    nolabel_line53/template_1/CO[0]
    SLICE_X34Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.645     8.360 r  nolabel_line53/template_1/col_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.360    nolabel_line53/template_1/col_reg[2]_i_1_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.579 r  nolabel_line53/template_1/col_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.709     9.288    nolabel_line53/template_1/col_reg[7]_i_2_n_7
    SLICE_X33Y84         LUT2 (Prop_lut2_I0_O)        0.290     9.578 r  nolabel_line53/template_1/col[4]_i_1/O
                         net (fo=1, routed)           0.000     9.578    nolabel_line53/template_1/col_next[4]
    SLICE_X33Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.514    10.689    nolabel_line53/template_1/clk_out1
    SLICE_X33Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[4]/C
                         clock pessimism              0.559    11.248    
                         clock uncertainty           -0.075    11.174    
    SLICE_X33Y84         FDRE (Setup_fdre_C_D)        0.075    11.249    nolabel_line53/template_1/col_reg[4]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/template_1/col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 3.756ns (37.938%)  route 6.144ns (62.062%))
  Logic Levels:           12  (CARRY4=3 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 10.689 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.903     2.665    nolabel_line53/m_driver/hc_visible1
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.117     2.782 f  nolabel_line53/m_driver/lin_h_i_3/O
                         net (fo=112, routed)         1.149     3.930    nolabel_line53/m_driver/hc_visible[4]
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.360     4.290 r  nolabel_line53/m_driver/col[7]_i_22/O
                         net (fo=1, routed)           0.447     4.737    nolabel_line53/m_driver/col[7]_i_22_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.085 f  nolabel_line53/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.154     5.239    nolabel_line53/m_driver/col[7]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.363 f  nolabel_line53/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.501     5.864    nolabel_line53/m_driver/col_reg[7]
    SLICE_X33Y84         LUT6 (Prop_lut6_I4_O)        0.124     5.988 r  nolabel_line53/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.335     6.323    nolabel_line53/m_driver/lin_v_i_6_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.721 r  nolabel_line53/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.721    nolabel_line53/m_driver/lin_v_reg_i_2_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.014 r  nolabel_line53/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.371     7.385    nolabel_line53/template_1/CO[0]
    SLICE_X34Y84         LUT2 (Prop_lut2_I1_O)        0.373     7.758 r  nolabel_line53/template_1/col[2]_i_3/O
                         net (fo=1, routed)           0.000     7.758    nolabel_line53/template_1/col[2]_i_3_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.366 r  nolabel_line53/template_1/col_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.311     8.677    nolabel_line53/template_1/col_reg[2]_i_1_n_4
    SLICE_X32Y84         LUT2 (Prop_lut2_I0_O)        0.307     8.984 r  nolabel_line53/template_1/col[3]_i_1/O
                         net (fo=1, routed)           0.000     8.984    nolabel_line53/template_1/col_next[3]
    SLICE_X32Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.514    10.689    nolabel_line53/template_1/clk_out1
    SLICE_X32Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[3]/C
                         clock pessimism              0.559    11.248    
                         clock uncertainty           -0.075    11.174    
    SLICE_X32Y84         FDRE (Setup_fdre_C_D)        0.031    11.205    nolabel_line53/template_1/col_reg[3]
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/template_1/col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 3.388ns (34.555%)  route 6.417ns (65.445%))
  Logic Levels:           12  (CARRY4=3 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 10.689 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.903     2.665    nolabel_line53/m_driver/hc_visible1
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.117     2.782 f  nolabel_line53/m_driver/lin_h_i_3/O
                         net (fo=112, routed)         1.149     3.930    nolabel_line53/m_driver/hc_visible[4]
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.360     4.290 r  nolabel_line53/m_driver/col[7]_i_22/O
                         net (fo=1, routed)           0.447     4.737    nolabel_line53/m_driver/col[7]_i_22_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.085 f  nolabel_line53/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.154     5.239    nolabel_line53/m_driver/col[7]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.363 f  nolabel_line53/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.501     5.864    nolabel_line53/m_driver/col_reg[7]
    SLICE_X33Y84         LUT6 (Prop_lut6_I4_O)        0.124     5.988 r  nolabel_line53/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.335     6.323    nolabel_line53/m_driver/lin_v_i_6_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.721 r  nolabel_line53/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.721    nolabel_line53/m_driver/lin_v_reg_i_2_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.014 r  nolabel_line53/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.371     7.385    nolabel_line53/template_1/CO[0]
    SLICE_X34Y84         LUT2 (Prop_lut2_I1_O)        0.373     7.758 r  nolabel_line53/template_1/col[2]_i_3/O
                         net (fo=1, routed)           0.000     7.758    nolabel_line53/template_1/col[2]_i_3_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.010 r  nolabel_line53/template_1/col_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.583     8.593    nolabel_line53/template_1/col_reg[2]_i_1_n_7
    SLICE_X33Y84         LUT2 (Prop_lut2_I0_O)        0.295     8.888 r  nolabel_line53/template_1/col[0]_i_1/O
                         net (fo=1, routed)           0.000     8.888    nolabel_line53/template_1/col_next[0]
    SLICE_X33Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.514    10.689    nolabel_line53/template_1/clk_out1
    SLICE_X33Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[0]/C
                         clock pessimism              0.559    11.248    
                         clock uncertainty           -0.075    11.174    
    SLICE_X33Y84         FDRE (Setup_fdre_C_D)        0.031    11.205    nolabel_line53/template_1/col_reg[0]
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/pixel_x_to_show_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 1.782ns (19.820%)  route 7.209ns (80.180%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.672 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.628    -0.912    nolabel_line53/m_driver/clk_out1
    SLICE_X35Y80         FDRE                                         r  nolabel_line53/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.493 f  nolabel_line53/m_driver/vc_reg[2]/Q
                         net (fo=69, routed)          1.228     0.736    nolabel_line53/m_driver/vc_reg_n_0_[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I2_O)        0.296     1.032 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16/O
                         net (fo=1, routed)           0.433     1.465    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.589 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9/O
                         net (fo=48, routed)          0.792     2.381    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.505 r  nolabel_line53/m_driver/VGA_R_OBUF[3]_inst_i_29/O
                         net (fo=63, routed)          0.933     3.438    nolabel_line53/m_driver/vc_visible1
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.562 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4/O
                         net (fo=1, routed)           0.655     4.217    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I1_O)        0.124     4.341 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=50, routed)          1.063     5.403    nolabel_line53/m_driver/push_menu_minimat_x_reg[0]_1
    SLICE_X52Y83         LUT2 (Prop_lut2_I0_O)        0.120     5.523 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__12/O
                         net (fo=9, routed)           0.978     6.502    nolabel_line53/ch_16/vc_reg[0]
    SLICE_X58Y78         LUT4 (Prop_lut4_I0_O)        0.327     6.829 r  nolabel_line53/ch_16/contador_pixels_horizontales[1]_i_2/O
                         net (fo=13, routed)          0.346     7.174    nolabel_line53/ch_16/ch_16/
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.298 r  nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1/O
                         net (fo=6, routed)           0.781     8.079    nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.497    10.672    nolabel_line53/ch_16/clk_out1
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[0]/C
                         clock pessimism              0.487    11.159    
                         clock uncertainty           -0.075    11.085    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    10.561    nolabel_line53/ch_16/pixel_x_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/pixel_x_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 1.782ns (19.820%)  route 7.209ns (80.180%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.672 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.628    -0.912    nolabel_line53/m_driver/clk_out1
    SLICE_X35Y80         FDRE                                         r  nolabel_line53/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.493 f  nolabel_line53/m_driver/vc_reg[2]/Q
                         net (fo=69, routed)          1.228     0.736    nolabel_line53/m_driver/vc_reg_n_0_[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I2_O)        0.296     1.032 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16/O
                         net (fo=1, routed)           0.433     1.465    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.589 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9/O
                         net (fo=48, routed)          0.792     2.381    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.505 r  nolabel_line53/m_driver/VGA_R_OBUF[3]_inst_i_29/O
                         net (fo=63, routed)          0.933     3.438    nolabel_line53/m_driver/vc_visible1
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.562 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4/O
                         net (fo=1, routed)           0.655     4.217    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I1_O)        0.124     4.341 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=50, routed)          1.063     5.403    nolabel_line53/m_driver/push_menu_minimat_x_reg[0]_1
    SLICE_X52Y83         LUT2 (Prop_lut2_I0_O)        0.120     5.523 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__12/O
                         net (fo=9, routed)           0.978     6.502    nolabel_line53/ch_16/vc_reg[0]
    SLICE_X58Y78         LUT4 (Prop_lut4_I0_O)        0.327     6.829 r  nolabel_line53/ch_16/contador_pixels_horizontales[1]_i_2/O
                         net (fo=13, routed)          0.346     7.174    nolabel_line53/ch_16/ch_16/
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.298 r  nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1/O
                         net (fo=6, routed)           0.781     8.079    nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.497    10.672    nolabel_line53/ch_16/clk_out1
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[1]/C
                         clock pessimism              0.487    11.159    
                         clock uncertainty           -0.075    11.085    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    10.561    nolabel_line53/ch_16/pixel_x_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/pixel_x_to_show_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 1.782ns (19.820%)  route 7.209ns (80.180%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.672 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.628    -0.912    nolabel_line53/m_driver/clk_out1
    SLICE_X35Y80         FDRE                                         r  nolabel_line53/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.493 f  nolabel_line53/m_driver/vc_reg[2]/Q
                         net (fo=69, routed)          1.228     0.736    nolabel_line53/m_driver/vc_reg_n_0_[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I2_O)        0.296     1.032 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16/O
                         net (fo=1, routed)           0.433     1.465    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.589 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9/O
                         net (fo=48, routed)          0.792     2.381    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.505 r  nolabel_line53/m_driver/VGA_R_OBUF[3]_inst_i_29/O
                         net (fo=63, routed)          0.933     3.438    nolabel_line53/m_driver/vc_visible1
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.562 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4/O
                         net (fo=1, routed)           0.655     4.217    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I1_O)        0.124     4.341 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=50, routed)          1.063     5.403    nolabel_line53/m_driver/push_menu_minimat_x_reg[0]_1
    SLICE_X52Y83         LUT2 (Prop_lut2_I0_O)        0.120     5.523 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__12/O
                         net (fo=9, routed)           0.978     6.502    nolabel_line53/ch_16/vc_reg[0]
    SLICE_X58Y78         LUT4 (Prop_lut4_I0_O)        0.327     6.829 r  nolabel_line53/ch_16/contador_pixels_horizontales[1]_i_2/O
                         net (fo=13, routed)          0.346     7.174    nolabel_line53/ch_16/ch_16/
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.298 r  nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1/O
                         net (fo=6, routed)           0.781     8.079    nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.497    10.672    nolabel_line53/ch_16/clk_out1
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[2]/C
                         clock pessimism              0.487    11.159    
                         clock uncertainty           -0.075    11.085    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    10.561    nolabel_line53/ch_16/pixel_x_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/push_menu_minimat_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 1.682ns (18.599%)  route 7.362ns (81.401%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.673 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.900     2.662    nolabel_line53/m_driver/hc_visible1
    SLICE_X44Y82         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=6, routed)           0.829     3.615    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.739 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1/O
                         net (fo=3, routed)           0.917     4.656    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1_n_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150     4.806 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7/O
                         net (fo=1, routed)           0.633     5.439    nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.332     5.771 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_2__7/O
                         net (fo=12, routed)          0.862     6.633    nolabel_line53/ch_16/hc_reg[7]
    SLICE_X59Y79         LUT5 (Prop_lut5_I0_O)        0.124     6.757 r  nolabel_line53/ch_16/push_menu_minimat_y[7]_i_2__10/O
                         net (fo=13, routed)          0.563     7.320    nolabel_line53/ch_16/push_menu_minimat_y[7]_i_2__10_n_0
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.444 r  nolabel_line53/ch_16/push_menu_minimat_y[7]_i_1__4/O
                         net (fo=6, routed)           0.683     8.127    nolabel_line53/ch_16/push_menu_minimat_y[7]_i_1__4_n_0
    SLICE_X59Y79         FDRE                                         r  nolabel_line53/ch_16/push_menu_minimat_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.498    10.673    nolabel_line53/ch_16/clk_out1
    SLICE_X59Y79         FDRE                                         r  nolabel_line53/ch_16/push_menu_minimat_y_reg[1]/C
                         clock pessimism              0.487    11.160    
                         clock uncertainty           -0.075    11.086    
    SLICE_X59Y79         FDRE (Setup_fdre_C_R)       -0.429    10.657    nolabel_line53/ch_16/push_menu_minimat_y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.657    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/push_menu_minimat_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 1.682ns (18.599%)  route 7.362ns (81.401%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.673 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.900     2.662    nolabel_line53/m_driver/hc_visible1
    SLICE_X44Y82         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=6, routed)           0.829     3.615    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.739 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1/O
                         net (fo=3, routed)           0.917     4.656    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1_n_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150     4.806 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7/O
                         net (fo=1, routed)           0.633     5.439    nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.332     5.771 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_2__7/O
                         net (fo=12, routed)          0.862     6.633    nolabel_line53/ch_16/hc_reg[7]
    SLICE_X59Y79         LUT5 (Prop_lut5_I0_O)        0.124     6.757 r  nolabel_line53/ch_16/push_menu_minimat_y[7]_i_2__10/O
                         net (fo=13, routed)          0.563     7.320    nolabel_line53/ch_16/push_menu_minimat_y[7]_i_2__10_n_0
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.444 r  nolabel_line53/ch_16/push_menu_minimat_y[7]_i_1__4/O
                         net (fo=6, routed)           0.683     8.127    nolabel_line53/ch_16/push_menu_minimat_y[7]_i_1__4_n_0
    SLICE_X59Y79         FDRE                                         r  nolabel_line53/ch_16/push_menu_minimat_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.498    10.673    nolabel_line53/ch_16/clk_out1
    SLICE_X59Y79         FDRE                                         r  nolabel_line53/ch_16/push_menu_minimat_y_reg[2]/C
                         clock pessimism              0.487    11.160    
                         clock uncertainty           -0.075    11.086    
    SLICE_X59Y79         FDRE (Setup_fdre_C_R)       -0.429    10.657    nolabel_line53/ch_16/push_menu_minimat_y_reg[2]
  -------------------------------------------------------------------
                         required time                         10.657    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_18/push_menu_minimat_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 1.682ns (18.867%)  route 7.233ns (81.133%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.900     2.662    nolabel_line53/m_driver/hc_visible1
    SLICE_X44Y82         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=6, routed)           0.829     3.615    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.739 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1/O
                         net (fo=3, routed)           0.917     4.656    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1_n_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150     4.806 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7/O
                         net (fo=1, routed)           0.633     5.439    nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.332     5.771 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_2__7/O
                         net (fo=12, routed)          0.892     6.663    nolabel_line53/ch_18/hc_reg[7]
    SLICE_X58Y79         LUT5 (Prop_lut5_I3_O)        0.124     6.787 r  nolabel_line53/ch_18/push_menu_minimat_y[7]_i_2__18/O
                         net (fo=13, routed)          0.498     7.286    nolabel_line53/ch_18/push_menu_minimat_y[7]_i_2__18_n_0
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  nolabel_line53/ch_18/push_menu_minimat_y[7]_i_1/O
                         net (fo=5, routed)           0.588     7.998    nolabel_line53/ch_18/push_menu_minimat_y[7]_i_1_n_0
    SLICE_X58Y82         FDRE                                         r  nolabel_line53/ch_18/push_menu_minimat_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.501    10.676    nolabel_line53/ch_18/clk_out1
    SLICE_X58Y82         FDRE                                         r  nolabel_line53/ch_18/push_menu_minimat_y_reg[1]/C
                         clock pessimism              0.487    11.163    
                         clock uncertainty           -0.075    11.089    
    SLICE_X58Y82         FDRE (Setup_fdre_C_R)       -0.524    10.565    nolabel_line53/ch_18/push_menu_minimat_y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.565    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_18/push_menu_minimat_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 1.682ns (18.867%)  route 7.233ns (81.133%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.900     2.662    nolabel_line53/m_driver/hc_visible1
    SLICE_X44Y82         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=6, routed)           0.829     3.615    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.739 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1/O
                         net (fo=3, routed)           0.917     4.656    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1_n_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150     4.806 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7/O
                         net (fo=1, routed)           0.633     5.439    nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.332     5.771 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_2__7/O
                         net (fo=12, routed)          0.892     6.663    nolabel_line53/ch_18/hc_reg[7]
    SLICE_X58Y79         LUT5 (Prop_lut5_I3_O)        0.124     6.787 r  nolabel_line53/ch_18/push_menu_minimat_y[7]_i_2__18/O
                         net (fo=13, routed)          0.498     7.286    nolabel_line53/ch_18/push_menu_minimat_y[7]_i_2__18_n_0
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  nolabel_line53/ch_18/push_menu_minimat_y[7]_i_1/O
                         net (fo=5, routed)           0.588     7.998    nolabel_line53/ch_18/push_menu_minimat_y[7]_i_1_n_0
    SLICE_X58Y82         FDRE                                         r  nolabel_line53/ch_18/push_menu_minimat_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.501    10.676    nolabel_line53/ch_18/clk_out1
    SLICE_X58Y82         FDRE                                         r  nolabel_line53/ch_18/push_menu_minimat_y_reg[2]/C
                         clock pessimism              0.487    11.163    
                         clock uncertainty           -0.075    11.089    
    SLICE_X58Y82         FDRE (Setup_fdre_C_R)       -0.524    10.565    nolabel_line53/ch_18/push_menu_minimat_y_reg[2]
  -------------------------------------------------------------------
                         required time                         10.565    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  2.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line53/ch_01/push_menu_minimat_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_01/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.564    -0.600    nolabel_line53/ch_01/clk_out1
    SLICE_X63Y84         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line53/ch_01/push_menu_minimat_x_reg[2]/Q
                         net (fo=6, routed)           0.087    -0.372    nolabel_line53/ch_01/push_menu_minimat_x_reg_n_0_[2]
    SLICE_X62Y84         LUT6 (Prop_lut6_I2_O)        0.045    -0.327 r  nolabel_line53/ch_01/push_menu_minimat_x[5]_i_1__20/O
                         net (fo=1, routed)           0.000    -0.327    nolabel_line53/ch_01/push_menu_minimat_x[5]_i_1__20_n_0
    SLICE_X62Y84         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.833    -0.840    nolabel_line53/ch_01/clk_out1
    SLICE_X62Y84         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.121    -0.466    nolabel_line53/ch_01/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 nolabel_line53/p32/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p32/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.569    -0.595    nolabel_line53/p32/clk_out1
    SLICE_X31Y88         FDRE                                         r  nolabel_line53/p32/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  nolabel_line53/p32/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.089    -0.365    nolabel_line53/p32/push_menu_minimat_y[0]
    SLICE_X30Y88         LUT4 (Prop_lut4_I2_O)        0.045    -0.320 r  nolabel_line53/p32/push_menu_minimat_y[3]_i_1__29/O
                         net (fo=1, routed)           0.000    -0.320    nolabel_line53/p32/push_menu_minimat_y[3]_i_1__29_n_0
    SLICE_X30Y88         FDRE                                         r  nolabel_line53/p32/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.840    -0.833    nolabel_line53/p32/clk_out1
    SLICE_X30Y88         FDRE                                         r  nolabel_line53/p32/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X30Y88         FDRE (Hold_fdre_C_D)         0.120    -0.462    nolabel_line53/p32/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 nolabel_line53/p37/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p37/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.565    -0.599    nolabel_line53/p37/clk_out1
    SLICE_X15Y78         FDRE                                         r  nolabel_line53/p37/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line53/p37/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.089    -0.369    nolabel_line53/p37/push_menu_minimat_y[0]
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.045    -0.324 r  nolabel_line53/p37/push_menu_minimat_y[3]_i_1__30/O
                         net (fo=1, routed)           0.000    -0.324    nolabel_line53/p37/push_menu_minimat_y[3]_i_1__30_n_0
    SLICE_X14Y78         FDRE                                         r  nolabel_line53/p37/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.834    -0.839    nolabel_line53/p37/clk_out1
    SLICE_X14Y78         FDRE                                         r  nolabel_line53/p37/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.120    -0.466    nolabel_line53/p37/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line53/ch_39/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_39/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.567    -0.597    nolabel_line53/ch_39/clk_out1
    SLICE_X31Y84         FDRE                                         r  nolabel_line53/ch_39/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  nolabel_line53/ch_39/push_menu_minimat_y_reg[4]/Q
                         net (fo=5, routed)           0.100    -0.357    nolabel_line53/ch_39/push_menu_minimat_y_reg_n_0_[4]
    SLICE_X30Y84         LUT5 (Prop_lut5_I1_O)        0.045    -0.312 r  nolabel_line53/ch_39/push_menu_minimat_y[6]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.312    nolabel_line53/ch_39/push_menu_minimat_y[6]_i_1__7_n_0
    SLICE_X30Y84         FDRE                                         r  nolabel_line53/ch_39/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.836    -0.837    nolabel_line53/ch_39/clk_out1
    SLICE_X30Y84         FDRE                                         r  nolabel_line53/ch_39/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X30Y84         FDRE (Hold_fdre_C_D)         0.121    -0.463    nolabel_line53/ch_39/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line53/p36/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p36/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.123%)  route 0.100ns (34.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.569    -0.595    nolabel_line53/p36/clk_out1
    SLICE_X35Y91         FDRE                                         r  nolabel_line53/p36/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  nolabel_line53/p36/push_menu_minimat_y_reg[5]/Q
                         net (fo=5, routed)           0.100    -0.355    nolabel_line53/p36/push_menu_minimat_y[5]
    SLICE_X34Y91         LUT5 (Prop_lut5_I1_O)        0.045    -0.310 r  nolabel_line53/p36/push_menu_minimat_y[6]_i_1__17/O
                         net (fo=1, routed)           0.000    -0.310    nolabel_line53/p36/push_menu_minimat_y[6]_i_1__17_n_0
    SLICE_X34Y91         FDRE                                         r  nolabel_line53/p36/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.840    -0.833    nolabel_line53/p36/clk_out1
    SLICE_X34Y91         FDRE                                         r  nolabel_line53/p36/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X34Y91         FDRE (Hold_fdre_C_D)         0.121    -0.461    nolabel_line53/p36/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 nolabel_line53/p27/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p27/push_menu_minimat_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.556    -0.608    nolabel_line53/p27/clk_out1
    SLICE_X51Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  nolabel_line53/p27/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.357    nolabel_line53/p27/push_menu_minimat_x[1]
    SLICE_X50Y79         LUT5 (Prop_lut5_I2_O)        0.048    -0.309 r  nolabel_line53/p27/push_menu_minimat_x[4]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.309    nolabel_line53/p27/push_menu_minimat_x[4]_i_1__6_n_0
    SLICE_X50Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.824    -0.849    nolabel_line53/p27/clk_out1
    SLICE_X50Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[4]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.131    -0.464    nolabel_line53/p27/push_menu_minimat_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line53/exe/push_menu_minimat_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/exe/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.275%)  route 0.128ns (40.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.566    -0.598    nolabel_line53/exe/clk_out1
    SLICE_X29Y82         FDRE                                         r  nolabel_line53/exe/push_menu_minimat_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  nolabel_line53/exe/push_menu_minimat_y_reg[1]/Q
                         net (fo=6, routed)           0.128    -0.329    nolabel_line53/exe/push_menu_minimat_y[1]
    SLICE_X30Y82         LUT4 (Prop_lut4_I3_O)        0.045    -0.284 r  nolabel_line53/exe/push_menu_minimat_y[3]_i_1__17/O
                         net (fo=1, routed)           0.000    -0.284    nolabel_line53/exe/push_menu_minimat_y[3]_i_1__17_n_0
    SLICE_X30Y82         FDRE                                         r  nolabel_line53/exe/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.834    -0.839    nolabel_line53/exe/clk_out1
    SLICE_X30Y82         FDRE                                         r  nolabel_line53/exe/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X30Y82         FDRE (Hold_fdre_C_D)         0.120    -0.444    nolabel_line53/exe/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 nolabel_line53/ch_01/push_menu_minimat_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_01/push_menu_minimat_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.561    -0.603    nolabel_line53/ch_01/clk_out1
    SLICE_X63Y81         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line53/ch_01/push_menu_minimat_y_reg[6]/Q
                         net (fo=3, routed)           0.109    -0.353    nolabel_line53/ch_01/push_menu_minimat_y_reg_n_0_[6]
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  nolabel_line53/ch_01/push_menu_minimat_y[7]_i_3__11/O
                         net (fo=1, routed)           0.000    -0.308    nolabel_line53/ch_01/push_menu_minimat_y[7]_i_3__11_n_0
    SLICE_X62Y81         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.830    -0.843    nolabel_line53/ch_01/clk_out1
    SLICE_X62Y81         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.120    -0.470    nolabel_line53/ch_01/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 nolabel_line53/p27/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p27/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.536%)  route 0.081ns (30.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.556    -0.608    nolabel_line53/p27/clk_out1
    SLICE_X49Y77         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  nolabel_line53/p27/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.081    -0.386    nolabel_line53/p27/push_menu_minimat_y[3]
    SLICE_X48Y77         LUT5 (Prop_lut5_I1_O)        0.045    -0.341 r  nolabel_line53/p27/push_menu_minimat_y[6]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.341    nolabel_line53/p27/push_menu_minimat_y[6]_i_2__2_n_0
    SLICE_X48Y77         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.824    -0.849    nolabel_line53/p27/clk_out1
    SLICE_X48Y77         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.092    -0.503    nolabel_line53/p27/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 nolabel_line53/p27/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p27/push_menu_minimat_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.556    -0.608    nolabel_line53/p27/clk_out1
    SLICE_X51Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  nolabel_line53/p27/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.357    nolabel_line53/p27/push_menu_minimat_x[1]
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.045    -0.312 r  nolabel_line53/p27/push_menu_minimat_x[3]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.312    nolabel_line53/p27/push_menu_minimat_x[3]_i_1__5_n_0
    SLICE_X50Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.824    -0.849    nolabel_line53/p27/clk_out1
    SLICE_X50Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[3]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.120    -0.475    nolabel_line53/p27/push_menu_minimat_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.098 }
Period(ns):         12.195
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.195      10.040     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.195      10.946     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X14Y82     BC/FSM_onehot_button_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X14Y82     BC/FSM_onehot_button_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X28Y90     BR/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X29Y92     BR/PB_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X30Y96     OP2/Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X30Y96     OP2/Q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X30Y96     OP2/Q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X29Y97     OP2/Q_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.195      201.165    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X28Y90     BR/PB_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X29Y92     BR/PB_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X50Y86     nolabel_line53/ch_10/push_menu_minimat_y_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X50Y86     nolabel_line53/ch_10/push_menu_minimat_y_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X48Y86     nolabel_line53/ch_10/push_menu_minimat_y_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X50Y86     nolabel_line53/ch_10/push_menu_minimat_y_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X50Y86     nolabel_line53/ch_10/push_menu_minimat_y_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X49Y86     nolabel_line53/ch_10/push_menu_minimat_y_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X48Y86     nolabel_line53/ch_10/push_menu_minimat_y_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X54Y86     nolabel_line53/ch_15/pixel_x_to_show_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X14Y82     BC/FSM_onehot_button_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X14Y82     BC/FSM_onehot_button_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X29Y97     OP2/Q_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X29Y97     OP2/Q_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X29Y97     OP2/Q_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X29Y97     OP2/Q_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X31Y97     OP2/Q_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X31Y97     OP2/Q_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X31Y97     OP2/Q_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X40Y90     nolabel_line53/ch_06/push_menu_minimat_x_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/template_1/col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.494ns  (logic 3.622ns (34.514%)  route 6.872ns (65.486%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 10.689 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.903     2.665    nolabel_line53/m_driver/hc_visible1
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.117     2.782 f  nolabel_line53/m_driver/lin_h_i_3/O
                         net (fo=112, routed)         1.149     3.930    nolabel_line53/m_driver/hc_visible[4]
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.360     4.290 r  nolabel_line53/m_driver/col[7]_i_22/O
                         net (fo=1, routed)           0.447     4.737    nolabel_line53/m_driver/col[7]_i_22_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.085 f  nolabel_line53/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.154     5.239    nolabel_line53/m_driver/col[7]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.363 f  nolabel_line53/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.501     5.864    nolabel_line53/m_driver/col_reg[7]
    SLICE_X33Y84         LUT6 (Prop_lut6_I4_O)        0.124     5.988 r  nolabel_line53/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.335     6.323    nolabel_line53/m_driver/lin_v_i_6_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.721 r  nolabel_line53/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.721    nolabel_line53/m_driver/lin_v_reg_i_2_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.014 r  nolabel_line53/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.701     7.715    nolabel_line53/template_1/CO[0]
    SLICE_X34Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.645     8.360 r  nolabel_line53/template_1/col_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.360    nolabel_line53/template_1/col_reg[2]_i_1_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.579 r  nolabel_line53/template_1/col_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.709     9.288    nolabel_line53/template_1/col_reg[7]_i_2_n_7
    SLICE_X33Y84         LUT2 (Prop_lut2_I0_O)        0.290     9.578 r  nolabel_line53/template_1/col[4]_i_1/O
                         net (fo=1, routed)           0.000     9.578    nolabel_line53/template_1/col_next[4]
    SLICE_X33Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.514    10.689    nolabel_line53/template_1/clk_out1
    SLICE_X33Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[4]/C
                         clock pessimism              0.559    11.248    
                         clock uncertainty           -0.076    11.173    
    SLICE_X33Y84         FDRE (Setup_fdre_C_D)        0.075    11.248    nolabel_line53/template_1/col_reg[4]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/template_1/col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 3.756ns (37.938%)  route 6.144ns (62.062%))
  Logic Levels:           12  (CARRY4=3 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 10.689 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.903     2.665    nolabel_line53/m_driver/hc_visible1
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.117     2.782 f  nolabel_line53/m_driver/lin_h_i_3/O
                         net (fo=112, routed)         1.149     3.930    nolabel_line53/m_driver/hc_visible[4]
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.360     4.290 r  nolabel_line53/m_driver/col[7]_i_22/O
                         net (fo=1, routed)           0.447     4.737    nolabel_line53/m_driver/col[7]_i_22_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.085 f  nolabel_line53/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.154     5.239    nolabel_line53/m_driver/col[7]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.363 f  nolabel_line53/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.501     5.864    nolabel_line53/m_driver/col_reg[7]
    SLICE_X33Y84         LUT6 (Prop_lut6_I4_O)        0.124     5.988 r  nolabel_line53/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.335     6.323    nolabel_line53/m_driver/lin_v_i_6_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.721 r  nolabel_line53/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.721    nolabel_line53/m_driver/lin_v_reg_i_2_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.014 r  nolabel_line53/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.371     7.385    nolabel_line53/template_1/CO[0]
    SLICE_X34Y84         LUT2 (Prop_lut2_I1_O)        0.373     7.758 r  nolabel_line53/template_1/col[2]_i_3/O
                         net (fo=1, routed)           0.000     7.758    nolabel_line53/template_1/col[2]_i_3_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.366 r  nolabel_line53/template_1/col_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.311     8.677    nolabel_line53/template_1/col_reg[2]_i_1_n_4
    SLICE_X32Y84         LUT2 (Prop_lut2_I0_O)        0.307     8.984 r  nolabel_line53/template_1/col[3]_i_1/O
                         net (fo=1, routed)           0.000     8.984    nolabel_line53/template_1/col_next[3]
    SLICE_X32Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.514    10.689    nolabel_line53/template_1/clk_out1
    SLICE_X32Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[3]/C
                         clock pessimism              0.559    11.248    
                         clock uncertainty           -0.076    11.173    
    SLICE_X32Y84         FDRE (Setup_fdre_C_D)        0.031    11.204    nolabel_line53/template_1/col_reg[3]
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/template_1/col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 3.388ns (34.555%)  route 6.417ns (65.445%))
  Logic Levels:           12  (CARRY4=3 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 10.689 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.903     2.665    nolabel_line53/m_driver/hc_visible1
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.117     2.782 f  nolabel_line53/m_driver/lin_h_i_3/O
                         net (fo=112, routed)         1.149     3.930    nolabel_line53/m_driver/hc_visible[4]
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.360     4.290 r  nolabel_line53/m_driver/col[7]_i_22/O
                         net (fo=1, routed)           0.447     4.737    nolabel_line53/m_driver/col[7]_i_22_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.085 f  nolabel_line53/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.154     5.239    nolabel_line53/m_driver/col[7]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.363 f  nolabel_line53/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.501     5.864    nolabel_line53/m_driver/col_reg[7]
    SLICE_X33Y84         LUT6 (Prop_lut6_I4_O)        0.124     5.988 r  nolabel_line53/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.335     6.323    nolabel_line53/m_driver/lin_v_i_6_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.721 r  nolabel_line53/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.721    nolabel_line53/m_driver/lin_v_reg_i_2_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.014 r  nolabel_line53/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.371     7.385    nolabel_line53/template_1/CO[0]
    SLICE_X34Y84         LUT2 (Prop_lut2_I1_O)        0.373     7.758 r  nolabel_line53/template_1/col[2]_i_3/O
                         net (fo=1, routed)           0.000     7.758    nolabel_line53/template_1/col[2]_i_3_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.010 r  nolabel_line53/template_1/col_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.583     8.593    nolabel_line53/template_1/col_reg[2]_i_1_n_7
    SLICE_X33Y84         LUT2 (Prop_lut2_I0_O)        0.295     8.888 r  nolabel_line53/template_1/col[0]_i_1/O
                         net (fo=1, routed)           0.000     8.888    nolabel_line53/template_1/col_next[0]
    SLICE_X33Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.514    10.689    nolabel_line53/template_1/clk_out1
    SLICE_X33Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[0]/C
                         clock pessimism              0.559    11.248    
                         clock uncertainty           -0.076    11.173    
    SLICE_X33Y84         FDRE (Setup_fdre_C_D)        0.031    11.204    nolabel_line53/template_1/col_reg[0]
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/pixel_x_to_show_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 1.782ns (19.820%)  route 7.209ns (80.180%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.672 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.628    -0.912    nolabel_line53/m_driver/clk_out1
    SLICE_X35Y80         FDRE                                         r  nolabel_line53/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.493 f  nolabel_line53/m_driver/vc_reg[2]/Q
                         net (fo=69, routed)          1.228     0.736    nolabel_line53/m_driver/vc_reg_n_0_[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I2_O)        0.296     1.032 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16/O
                         net (fo=1, routed)           0.433     1.465    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.589 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9/O
                         net (fo=48, routed)          0.792     2.381    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.505 r  nolabel_line53/m_driver/VGA_R_OBUF[3]_inst_i_29/O
                         net (fo=63, routed)          0.933     3.438    nolabel_line53/m_driver/vc_visible1
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.562 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4/O
                         net (fo=1, routed)           0.655     4.217    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I1_O)        0.124     4.341 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=50, routed)          1.063     5.403    nolabel_line53/m_driver/push_menu_minimat_x_reg[0]_1
    SLICE_X52Y83         LUT2 (Prop_lut2_I0_O)        0.120     5.523 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__12/O
                         net (fo=9, routed)           0.978     6.502    nolabel_line53/ch_16/vc_reg[0]
    SLICE_X58Y78         LUT4 (Prop_lut4_I0_O)        0.327     6.829 r  nolabel_line53/ch_16/contador_pixels_horizontales[1]_i_2/O
                         net (fo=13, routed)          0.346     7.174    nolabel_line53/ch_16/ch_16/
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.298 r  nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1/O
                         net (fo=6, routed)           0.781     8.079    nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.497    10.672    nolabel_line53/ch_16/clk_out1
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[0]/C
                         clock pessimism              0.487    11.159    
                         clock uncertainty           -0.076    11.084    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    10.560    nolabel_line53/ch_16/pixel_x_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.560    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/pixel_x_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 1.782ns (19.820%)  route 7.209ns (80.180%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.672 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.628    -0.912    nolabel_line53/m_driver/clk_out1
    SLICE_X35Y80         FDRE                                         r  nolabel_line53/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.493 f  nolabel_line53/m_driver/vc_reg[2]/Q
                         net (fo=69, routed)          1.228     0.736    nolabel_line53/m_driver/vc_reg_n_0_[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I2_O)        0.296     1.032 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16/O
                         net (fo=1, routed)           0.433     1.465    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.589 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9/O
                         net (fo=48, routed)          0.792     2.381    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.505 r  nolabel_line53/m_driver/VGA_R_OBUF[3]_inst_i_29/O
                         net (fo=63, routed)          0.933     3.438    nolabel_line53/m_driver/vc_visible1
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.562 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4/O
                         net (fo=1, routed)           0.655     4.217    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I1_O)        0.124     4.341 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=50, routed)          1.063     5.403    nolabel_line53/m_driver/push_menu_minimat_x_reg[0]_1
    SLICE_X52Y83         LUT2 (Prop_lut2_I0_O)        0.120     5.523 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__12/O
                         net (fo=9, routed)           0.978     6.502    nolabel_line53/ch_16/vc_reg[0]
    SLICE_X58Y78         LUT4 (Prop_lut4_I0_O)        0.327     6.829 r  nolabel_line53/ch_16/contador_pixels_horizontales[1]_i_2/O
                         net (fo=13, routed)          0.346     7.174    nolabel_line53/ch_16/ch_16/
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.298 r  nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1/O
                         net (fo=6, routed)           0.781     8.079    nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.497    10.672    nolabel_line53/ch_16/clk_out1
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[1]/C
                         clock pessimism              0.487    11.159    
                         clock uncertainty           -0.076    11.084    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    10.560    nolabel_line53/ch_16/pixel_x_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.560    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/pixel_x_to_show_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 1.782ns (19.820%)  route 7.209ns (80.180%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.672 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.628    -0.912    nolabel_line53/m_driver/clk_out1
    SLICE_X35Y80         FDRE                                         r  nolabel_line53/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.493 f  nolabel_line53/m_driver/vc_reg[2]/Q
                         net (fo=69, routed)          1.228     0.736    nolabel_line53/m_driver/vc_reg_n_0_[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I2_O)        0.296     1.032 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16/O
                         net (fo=1, routed)           0.433     1.465    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.589 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9/O
                         net (fo=48, routed)          0.792     2.381    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.505 r  nolabel_line53/m_driver/VGA_R_OBUF[3]_inst_i_29/O
                         net (fo=63, routed)          0.933     3.438    nolabel_line53/m_driver/vc_visible1
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.562 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4/O
                         net (fo=1, routed)           0.655     4.217    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I1_O)        0.124     4.341 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=50, routed)          1.063     5.403    nolabel_line53/m_driver/push_menu_minimat_x_reg[0]_1
    SLICE_X52Y83         LUT2 (Prop_lut2_I0_O)        0.120     5.523 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__12/O
                         net (fo=9, routed)           0.978     6.502    nolabel_line53/ch_16/vc_reg[0]
    SLICE_X58Y78         LUT4 (Prop_lut4_I0_O)        0.327     6.829 r  nolabel_line53/ch_16/contador_pixels_horizontales[1]_i_2/O
                         net (fo=13, routed)          0.346     7.174    nolabel_line53/ch_16/ch_16/
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.298 r  nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1/O
                         net (fo=6, routed)           0.781     8.079    nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.497    10.672    nolabel_line53/ch_16/clk_out1
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[2]/C
                         clock pessimism              0.487    11.159    
                         clock uncertainty           -0.076    11.084    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    10.560    nolabel_line53/ch_16/pixel_x_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.560    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/push_menu_minimat_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 1.682ns (18.599%)  route 7.362ns (81.401%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.673 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.900     2.662    nolabel_line53/m_driver/hc_visible1
    SLICE_X44Y82         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=6, routed)           0.829     3.615    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.739 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1/O
                         net (fo=3, routed)           0.917     4.656    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1_n_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150     4.806 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7/O
                         net (fo=1, routed)           0.633     5.439    nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.332     5.771 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_2__7/O
                         net (fo=12, routed)          0.862     6.633    nolabel_line53/ch_16/hc_reg[7]
    SLICE_X59Y79         LUT5 (Prop_lut5_I0_O)        0.124     6.757 r  nolabel_line53/ch_16/push_menu_minimat_y[7]_i_2__10/O
                         net (fo=13, routed)          0.563     7.320    nolabel_line53/ch_16/push_menu_minimat_y[7]_i_2__10_n_0
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.444 r  nolabel_line53/ch_16/push_menu_minimat_y[7]_i_1__4/O
                         net (fo=6, routed)           0.683     8.127    nolabel_line53/ch_16/push_menu_minimat_y[7]_i_1__4_n_0
    SLICE_X59Y79         FDRE                                         r  nolabel_line53/ch_16/push_menu_minimat_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.498    10.673    nolabel_line53/ch_16/clk_out1
    SLICE_X59Y79         FDRE                                         r  nolabel_line53/ch_16/push_menu_minimat_y_reg[1]/C
                         clock pessimism              0.487    11.160    
                         clock uncertainty           -0.076    11.085    
    SLICE_X59Y79         FDRE (Setup_fdre_C_R)       -0.429    10.656    nolabel_line53/ch_16/push_menu_minimat_y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/push_menu_minimat_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 1.682ns (18.599%)  route 7.362ns (81.401%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.673 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.900     2.662    nolabel_line53/m_driver/hc_visible1
    SLICE_X44Y82         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=6, routed)           0.829     3.615    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.739 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1/O
                         net (fo=3, routed)           0.917     4.656    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1_n_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150     4.806 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7/O
                         net (fo=1, routed)           0.633     5.439    nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.332     5.771 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_2__7/O
                         net (fo=12, routed)          0.862     6.633    nolabel_line53/ch_16/hc_reg[7]
    SLICE_X59Y79         LUT5 (Prop_lut5_I0_O)        0.124     6.757 r  nolabel_line53/ch_16/push_menu_minimat_y[7]_i_2__10/O
                         net (fo=13, routed)          0.563     7.320    nolabel_line53/ch_16/push_menu_minimat_y[7]_i_2__10_n_0
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.444 r  nolabel_line53/ch_16/push_menu_minimat_y[7]_i_1__4/O
                         net (fo=6, routed)           0.683     8.127    nolabel_line53/ch_16/push_menu_minimat_y[7]_i_1__4_n_0
    SLICE_X59Y79         FDRE                                         r  nolabel_line53/ch_16/push_menu_minimat_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.498    10.673    nolabel_line53/ch_16/clk_out1
    SLICE_X59Y79         FDRE                                         r  nolabel_line53/ch_16/push_menu_minimat_y_reg[2]/C
                         clock pessimism              0.487    11.160    
                         clock uncertainty           -0.076    11.085    
    SLICE_X59Y79         FDRE (Setup_fdre_C_R)       -0.429    10.656    nolabel_line53/ch_16/push_menu_minimat_y_reg[2]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_18/push_menu_minimat_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 1.682ns (18.867%)  route 7.233ns (81.133%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.900     2.662    nolabel_line53/m_driver/hc_visible1
    SLICE_X44Y82         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=6, routed)           0.829     3.615    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.739 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1/O
                         net (fo=3, routed)           0.917     4.656    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1_n_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150     4.806 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7/O
                         net (fo=1, routed)           0.633     5.439    nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.332     5.771 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_2__7/O
                         net (fo=12, routed)          0.892     6.663    nolabel_line53/ch_18/hc_reg[7]
    SLICE_X58Y79         LUT5 (Prop_lut5_I3_O)        0.124     6.787 r  nolabel_line53/ch_18/push_menu_minimat_y[7]_i_2__18/O
                         net (fo=13, routed)          0.498     7.286    nolabel_line53/ch_18/push_menu_minimat_y[7]_i_2__18_n_0
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  nolabel_line53/ch_18/push_menu_minimat_y[7]_i_1/O
                         net (fo=5, routed)           0.588     7.998    nolabel_line53/ch_18/push_menu_minimat_y[7]_i_1_n_0
    SLICE_X58Y82         FDRE                                         r  nolabel_line53/ch_18/push_menu_minimat_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.501    10.676    nolabel_line53/ch_18/clk_out1
    SLICE_X58Y82         FDRE                                         r  nolabel_line53/ch_18/push_menu_minimat_y_reg[1]/C
                         clock pessimism              0.487    11.163    
                         clock uncertainty           -0.076    11.088    
    SLICE_X58Y82         FDRE (Setup_fdre_C_R)       -0.524    10.564    nolabel_line53/ch_18/push_menu_minimat_y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_18/push_menu_minimat_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 1.682ns (18.867%)  route 7.233ns (81.133%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.900     2.662    nolabel_line53/m_driver/hc_visible1
    SLICE_X44Y82         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=6, routed)           0.829     3.615    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.739 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1/O
                         net (fo=3, routed)           0.917     4.656    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1_n_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150     4.806 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7/O
                         net (fo=1, routed)           0.633     5.439    nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.332     5.771 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_2__7/O
                         net (fo=12, routed)          0.892     6.663    nolabel_line53/ch_18/hc_reg[7]
    SLICE_X58Y79         LUT5 (Prop_lut5_I3_O)        0.124     6.787 r  nolabel_line53/ch_18/push_menu_minimat_y[7]_i_2__18/O
                         net (fo=13, routed)          0.498     7.286    nolabel_line53/ch_18/push_menu_minimat_y[7]_i_2__18_n_0
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  nolabel_line53/ch_18/push_menu_minimat_y[7]_i_1/O
                         net (fo=5, routed)           0.588     7.998    nolabel_line53/ch_18/push_menu_minimat_y[7]_i_1_n_0
    SLICE_X58Y82         FDRE                                         r  nolabel_line53/ch_18/push_menu_minimat_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.501    10.676    nolabel_line53/ch_18/clk_out1
    SLICE_X58Y82         FDRE                                         r  nolabel_line53/ch_18/push_menu_minimat_y_reg[2]/C
                         clock pessimism              0.487    11.163    
                         clock uncertainty           -0.076    11.088    
    SLICE_X58Y82         FDRE (Setup_fdre_C_R)       -0.524    10.564    nolabel_line53/ch_18/push_menu_minimat_y_reg[2]
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  2.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nolabel_line53/ch_01/push_menu_minimat_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_01/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.564    -0.600    nolabel_line53/ch_01/clk_out1
    SLICE_X63Y84         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line53/ch_01/push_menu_minimat_x_reg[2]/Q
                         net (fo=6, routed)           0.087    -0.372    nolabel_line53/ch_01/push_menu_minimat_x_reg_n_0_[2]
    SLICE_X62Y84         LUT6 (Prop_lut6_I2_O)        0.045    -0.327 r  nolabel_line53/ch_01/push_menu_minimat_x[5]_i_1__20/O
                         net (fo=1, routed)           0.000    -0.327    nolabel_line53/ch_01/push_menu_minimat_x[5]_i_1__20_n_0
    SLICE_X62Y84         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.833    -0.840    nolabel_line53/ch_01/clk_out1
    SLICE_X62Y84         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.076    -0.512    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.121    -0.391    nolabel_line53/ch_01/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nolabel_line53/p32/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p32/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.569    -0.595    nolabel_line53/p32/clk_out1
    SLICE_X31Y88         FDRE                                         r  nolabel_line53/p32/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  nolabel_line53/p32/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.089    -0.365    nolabel_line53/p32/push_menu_minimat_y[0]
    SLICE_X30Y88         LUT4 (Prop_lut4_I2_O)        0.045    -0.320 r  nolabel_line53/p32/push_menu_minimat_y[3]_i_1__29/O
                         net (fo=1, routed)           0.000    -0.320    nolabel_line53/p32/push_menu_minimat_y[3]_i_1__29_n_0
    SLICE_X30Y88         FDRE                                         r  nolabel_line53/p32/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.840    -0.833    nolabel_line53/p32/clk_out1
    SLICE_X30Y88         FDRE                                         r  nolabel_line53/p32/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.076    -0.507    
    SLICE_X30Y88         FDRE (Hold_fdre_C_D)         0.120    -0.387    nolabel_line53/p32/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nolabel_line53/p37/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p37/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.565    -0.599    nolabel_line53/p37/clk_out1
    SLICE_X15Y78         FDRE                                         r  nolabel_line53/p37/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line53/p37/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.089    -0.369    nolabel_line53/p37/push_menu_minimat_y[0]
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.045    -0.324 r  nolabel_line53/p37/push_menu_minimat_y[3]_i_1__30/O
                         net (fo=1, routed)           0.000    -0.324    nolabel_line53/p37/push_menu_minimat_y[3]_i_1__30_n_0
    SLICE_X14Y78         FDRE                                         r  nolabel_line53/p37/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.834    -0.839    nolabel_line53/p37/clk_out1
    SLICE_X14Y78         FDRE                                         r  nolabel_line53/p37/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.076    -0.511    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.120    -0.391    nolabel_line53/p37/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line53/ch_39/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_39/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.567    -0.597    nolabel_line53/ch_39/clk_out1
    SLICE_X31Y84         FDRE                                         r  nolabel_line53/ch_39/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  nolabel_line53/ch_39/push_menu_minimat_y_reg[4]/Q
                         net (fo=5, routed)           0.100    -0.357    nolabel_line53/ch_39/push_menu_minimat_y_reg_n_0_[4]
    SLICE_X30Y84         LUT5 (Prop_lut5_I1_O)        0.045    -0.312 r  nolabel_line53/ch_39/push_menu_minimat_y[6]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.312    nolabel_line53/ch_39/push_menu_minimat_y[6]_i_1__7_n_0
    SLICE_X30Y84         FDRE                                         r  nolabel_line53/ch_39/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.836    -0.837    nolabel_line53/ch_39/clk_out1
    SLICE_X30Y84         FDRE                                         r  nolabel_line53/ch_39/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.076    -0.509    
    SLICE_X30Y84         FDRE (Hold_fdre_C_D)         0.121    -0.388    nolabel_line53/ch_39/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line53/p36/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p36/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.123%)  route 0.100ns (34.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.569    -0.595    nolabel_line53/p36/clk_out1
    SLICE_X35Y91         FDRE                                         r  nolabel_line53/p36/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  nolabel_line53/p36/push_menu_minimat_y_reg[5]/Q
                         net (fo=5, routed)           0.100    -0.355    nolabel_line53/p36/push_menu_minimat_y[5]
    SLICE_X34Y91         LUT5 (Prop_lut5_I1_O)        0.045    -0.310 r  nolabel_line53/p36/push_menu_minimat_y[6]_i_1__17/O
                         net (fo=1, routed)           0.000    -0.310    nolabel_line53/p36/push_menu_minimat_y[6]_i_1__17_n_0
    SLICE_X34Y91         FDRE                                         r  nolabel_line53/p36/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.840    -0.833    nolabel_line53/p36/clk_out1
    SLICE_X34Y91         FDRE                                         r  nolabel_line53/p36/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.076    -0.507    
    SLICE_X34Y91         FDRE (Hold_fdre_C_D)         0.121    -0.386    nolabel_line53/p36/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 nolabel_line53/p27/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p27/push_menu_minimat_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.556    -0.608    nolabel_line53/p27/clk_out1
    SLICE_X51Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  nolabel_line53/p27/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.357    nolabel_line53/p27/push_menu_minimat_x[1]
    SLICE_X50Y79         LUT5 (Prop_lut5_I2_O)        0.048    -0.309 r  nolabel_line53/p27/push_menu_minimat_x[4]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.309    nolabel_line53/p27/push_menu_minimat_x[4]_i_1__6_n_0
    SLICE_X50Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.824    -0.849    nolabel_line53/p27/clk_out1
    SLICE_X50Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[4]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.076    -0.520    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.131    -0.389    nolabel_line53/p27/push_menu_minimat_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line53/exe/push_menu_minimat_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/exe/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.275%)  route 0.128ns (40.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.566    -0.598    nolabel_line53/exe/clk_out1
    SLICE_X29Y82         FDRE                                         r  nolabel_line53/exe/push_menu_minimat_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  nolabel_line53/exe/push_menu_minimat_y_reg[1]/Q
                         net (fo=6, routed)           0.128    -0.329    nolabel_line53/exe/push_menu_minimat_y[1]
    SLICE_X30Y82         LUT4 (Prop_lut4_I3_O)        0.045    -0.284 r  nolabel_line53/exe/push_menu_minimat_y[3]_i_1__17/O
                         net (fo=1, routed)           0.000    -0.284    nolabel_line53/exe/push_menu_minimat_y[3]_i_1__17_n_0
    SLICE_X30Y82         FDRE                                         r  nolabel_line53/exe/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.834    -0.839    nolabel_line53/exe/clk_out1
    SLICE_X30Y82         FDRE                                         r  nolabel_line53/exe/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.076    -0.489    
    SLICE_X30Y82         FDRE (Hold_fdre_C_D)         0.120    -0.369    nolabel_line53/exe/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 nolabel_line53/ch_01/push_menu_minimat_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_01/push_menu_minimat_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.561    -0.603    nolabel_line53/ch_01/clk_out1
    SLICE_X63Y81         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line53/ch_01/push_menu_minimat_y_reg[6]/Q
                         net (fo=3, routed)           0.109    -0.353    nolabel_line53/ch_01/push_menu_minimat_y_reg_n_0_[6]
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  nolabel_line53/ch_01/push_menu_minimat_y[7]_i_3__11/O
                         net (fo=1, routed)           0.000    -0.308    nolabel_line53/ch_01/push_menu_minimat_y[7]_i_3__11_n_0
    SLICE_X62Y81         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.830    -0.843    nolabel_line53/ch_01/clk_out1
    SLICE_X62Y81         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.076    -0.515    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.120    -0.395    nolabel_line53/ch_01/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 nolabel_line53/p27/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p27/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.536%)  route 0.081ns (30.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.556    -0.608    nolabel_line53/p27/clk_out1
    SLICE_X49Y77         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  nolabel_line53/p27/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.081    -0.386    nolabel_line53/p27/push_menu_minimat_y[3]
    SLICE_X48Y77         LUT5 (Prop_lut5_I1_O)        0.045    -0.341 r  nolabel_line53/p27/push_menu_minimat_y[6]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.341    nolabel_line53/p27/push_menu_minimat_y[6]_i_2__2_n_0
    SLICE_X48Y77         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.824    -0.849    nolabel_line53/p27/clk_out1
    SLICE_X48Y77         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.076    -0.520    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.092    -0.428    nolabel_line53/p27/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 nolabel_line53/p27/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p27/push_menu_minimat_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.556    -0.608    nolabel_line53/p27/clk_out1
    SLICE_X51Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  nolabel_line53/p27/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.357    nolabel_line53/p27/push_menu_minimat_x[1]
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.045    -0.312 r  nolabel_line53/p27/push_menu_minimat_x[3]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.312    nolabel_line53/p27/push_menu_minimat_x[3]_i_1__5_n_0
    SLICE_X50Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.824    -0.849    nolabel_line53/p27/clk_out1
    SLICE_X50Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[3]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.076    -0.520    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.120    -0.400    nolabel_line53/p27/push_menu_minimat_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/template_1/col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.494ns  (logic 3.622ns (34.514%)  route 6.872ns (65.486%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 10.689 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.903     2.665    nolabel_line53/m_driver/hc_visible1
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.117     2.782 f  nolabel_line53/m_driver/lin_h_i_3/O
                         net (fo=112, routed)         1.149     3.930    nolabel_line53/m_driver/hc_visible[4]
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.360     4.290 r  nolabel_line53/m_driver/col[7]_i_22/O
                         net (fo=1, routed)           0.447     4.737    nolabel_line53/m_driver/col[7]_i_22_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.085 f  nolabel_line53/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.154     5.239    nolabel_line53/m_driver/col[7]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.363 f  nolabel_line53/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.501     5.864    nolabel_line53/m_driver/col_reg[7]
    SLICE_X33Y84         LUT6 (Prop_lut6_I4_O)        0.124     5.988 r  nolabel_line53/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.335     6.323    nolabel_line53/m_driver/lin_v_i_6_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.721 r  nolabel_line53/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.721    nolabel_line53/m_driver/lin_v_reg_i_2_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.014 r  nolabel_line53/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.701     7.715    nolabel_line53/template_1/CO[0]
    SLICE_X34Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.645     8.360 r  nolabel_line53/template_1/col_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.360    nolabel_line53/template_1/col_reg[2]_i_1_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.579 r  nolabel_line53/template_1/col_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.709     9.288    nolabel_line53/template_1/col_reg[7]_i_2_n_7
    SLICE_X33Y84         LUT2 (Prop_lut2_I0_O)        0.290     9.578 r  nolabel_line53/template_1/col[4]_i_1/O
                         net (fo=1, routed)           0.000     9.578    nolabel_line53/template_1/col_next[4]
    SLICE_X33Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.514    10.689    nolabel_line53/template_1/clk_out1
    SLICE_X33Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[4]/C
                         clock pessimism              0.559    11.248    
                         clock uncertainty           -0.076    11.173    
    SLICE_X33Y84         FDRE (Setup_fdre_C_D)        0.075    11.248    nolabel_line53/template_1/col_reg[4]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/template_1/col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 3.756ns (37.938%)  route 6.144ns (62.062%))
  Logic Levels:           12  (CARRY4=3 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 10.689 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.903     2.665    nolabel_line53/m_driver/hc_visible1
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.117     2.782 f  nolabel_line53/m_driver/lin_h_i_3/O
                         net (fo=112, routed)         1.149     3.930    nolabel_line53/m_driver/hc_visible[4]
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.360     4.290 r  nolabel_line53/m_driver/col[7]_i_22/O
                         net (fo=1, routed)           0.447     4.737    nolabel_line53/m_driver/col[7]_i_22_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.085 f  nolabel_line53/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.154     5.239    nolabel_line53/m_driver/col[7]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.363 f  nolabel_line53/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.501     5.864    nolabel_line53/m_driver/col_reg[7]
    SLICE_X33Y84         LUT6 (Prop_lut6_I4_O)        0.124     5.988 r  nolabel_line53/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.335     6.323    nolabel_line53/m_driver/lin_v_i_6_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.721 r  nolabel_line53/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.721    nolabel_line53/m_driver/lin_v_reg_i_2_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.014 r  nolabel_line53/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.371     7.385    nolabel_line53/template_1/CO[0]
    SLICE_X34Y84         LUT2 (Prop_lut2_I1_O)        0.373     7.758 r  nolabel_line53/template_1/col[2]_i_3/O
                         net (fo=1, routed)           0.000     7.758    nolabel_line53/template_1/col[2]_i_3_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.366 r  nolabel_line53/template_1/col_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.311     8.677    nolabel_line53/template_1/col_reg[2]_i_1_n_4
    SLICE_X32Y84         LUT2 (Prop_lut2_I0_O)        0.307     8.984 r  nolabel_line53/template_1/col[3]_i_1/O
                         net (fo=1, routed)           0.000     8.984    nolabel_line53/template_1/col_next[3]
    SLICE_X32Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.514    10.689    nolabel_line53/template_1/clk_out1
    SLICE_X32Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[3]/C
                         clock pessimism              0.559    11.248    
                         clock uncertainty           -0.076    11.173    
    SLICE_X32Y84         FDRE (Setup_fdre_C_D)        0.031    11.204    nolabel_line53/template_1/col_reg[3]
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/template_1/col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 3.388ns (34.555%)  route 6.417ns (65.445%))
  Logic Levels:           12  (CARRY4=3 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 10.689 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.903     2.665    nolabel_line53/m_driver/hc_visible1
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.117     2.782 f  nolabel_line53/m_driver/lin_h_i_3/O
                         net (fo=112, routed)         1.149     3.930    nolabel_line53/m_driver/hc_visible[4]
    SLICE_X38Y85         LUT5 (Prop_lut5_I4_O)        0.360     4.290 r  nolabel_line53/m_driver/col[7]_i_22/O
                         net (fo=1, routed)           0.447     4.737    nolabel_line53/m_driver/col[7]_i_22_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.085 f  nolabel_line53/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.154     5.239    nolabel_line53/m_driver/col[7]_i_8_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.363 f  nolabel_line53/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.501     5.864    nolabel_line53/m_driver/col_reg[7]
    SLICE_X33Y84         LUT6 (Prop_lut6_I4_O)        0.124     5.988 r  nolabel_line53/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.335     6.323    nolabel_line53/m_driver/lin_v_i_6_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.721 r  nolabel_line53/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.721    nolabel_line53/m_driver/lin_v_reg_i_2_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.014 r  nolabel_line53/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.371     7.385    nolabel_line53/template_1/CO[0]
    SLICE_X34Y84         LUT2 (Prop_lut2_I1_O)        0.373     7.758 r  nolabel_line53/template_1/col[2]_i_3/O
                         net (fo=1, routed)           0.000     7.758    nolabel_line53/template_1/col[2]_i_3_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.010 r  nolabel_line53/template_1/col_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.583     8.593    nolabel_line53/template_1/col_reg[2]_i_1_n_7
    SLICE_X33Y84         LUT2 (Prop_lut2_I0_O)        0.295     8.888 r  nolabel_line53/template_1/col[0]_i_1/O
                         net (fo=1, routed)           0.000     8.888    nolabel_line53/template_1/col_next[0]
    SLICE_X33Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.514    10.689    nolabel_line53/template_1/clk_out1
    SLICE_X33Y84         FDRE                                         r  nolabel_line53/template_1/col_reg[0]/C
                         clock pessimism              0.559    11.248    
                         clock uncertainty           -0.076    11.173    
    SLICE_X33Y84         FDRE (Setup_fdre_C_D)        0.031    11.204    nolabel_line53/template_1/col_reg[0]
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/pixel_x_to_show_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 1.782ns (19.820%)  route 7.209ns (80.180%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.672 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.628    -0.912    nolabel_line53/m_driver/clk_out1
    SLICE_X35Y80         FDRE                                         r  nolabel_line53/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.493 f  nolabel_line53/m_driver/vc_reg[2]/Q
                         net (fo=69, routed)          1.228     0.736    nolabel_line53/m_driver/vc_reg_n_0_[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I2_O)        0.296     1.032 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16/O
                         net (fo=1, routed)           0.433     1.465    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.589 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9/O
                         net (fo=48, routed)          0.792     2.381    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.505 r  nolabel_line53/m_driver/VGA_R_OBUF[3]_inst_i_29/O
                         net (fo=63, routed)          0.933     3.438    nolabel_line53/m_driver/vc_visible1
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.562 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4/O
                         net (fo=1, routed)           0.655     4.217    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I1_O)        0.124     4.341 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=50, routed)          1.063     5.403    nolabel_line53/m_driver/push_menu_minimat_x_reg[0]_1
    SLICE_X52Y83         LUT2 (Prop_lut2_I0_O)        0.120     5.523 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__12/O
                         net (fo=9, routed)           0.978     6.502    nolabel_line53/ch_16/vc_reg[0]
    SLICE_X58Y78         LUT4 (Prop_lut4_I0_O)        0.327     6.829 r  nolabel_line53/ch_16/contador_pixels_horizontales[1]_i_2/O
                         net (fo=13, routed)          0.346     7.174    nolabel_line53/ch_16/ch_16/
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.298 r  nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1/O
                         net (fo=6, routed)           0.781     8.079    nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.497    10.672    nolabel_line53/ch_16/clk_out1
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[0]/C
                         clock pessimism              0.487    11.159    
                         clock uncertainty           -0.076    11.084    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    10.560    nolabel_line53/ch_16/pixel_x_to_show_reg[0]
  -------------------------------------------------------------------
                         required time                         10.560    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/pixel_x_to_show_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 1.782ns (19.820%)  route 7.209ns (80.180%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.672 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.628    -0.912    nolabel_line53/m_driver/clk_out1
    SLICE_X35Y80         FDRE                                         r  nolabel_line53/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.493 f  nolabel_line53/m_driver/vc_reg[2]/Q
                         net (fo=69, routed)          1.228     0.736    nolabel_line53/m_driver/vc_reg_n_0_[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I2_O)        0.296     1.032 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16/O
                         net (fo=1, routed)           0.433     1.465    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.589 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9/O
                         net (fo=48, routed)          0.792     2.381    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.505 r  nolabel_line53/m_driver/VGA_R_OBUF[3]_inst_i_29/O
                         net (fo=63, routed)          0.933     3.438    nolabel_line53/m_driver/vc_visible1
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.562 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4/O
                         net (fo=1, routed)           0.655     4.217    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I1_O)        0.124     4.341 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=50, routed)          1.063     5.403    nolabel_line53/m_driver/push_menu_minimat_x_reg[0]_1
    SLICE_X52Y83         LUT2 (Prop_lut2_I0_O)        0.120     5.523 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__12/O
                         net (fo=9, routed)           0.978     6.502    nolabel_line53/ch_16/vc_reg[0]
    SLICE_X58Y78         LUT4 (Prop_lut4_I0_O)        0.327     6.829 r  nolabel_line53/ch_16/contador_pixels_horizontales[1]_i_2/O
                         net (fo=13, routed)          0.346     7.174    nolabel_line53/ch_16/ch_16/
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.298 r  nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1/O
                         net (fo=6, routed)           0.781     8.079    nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.497    10.672    nolabel_line53/ch_16/clk_out1
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[1]/C
                         clock pessimism              0.487    11.159    
                         clock uncertainty           -0.076    11.084    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    10.560    nolabel_line53/ch_16/pixel_x_to_show_reg[1]
  -------------------------------------------------------------------
                         required time                         10.560    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/pixel_x_to_show_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 1.782ns (19.820%)  route 7.209ns (80.180%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.672 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.628    -0.912    nolabel_line53/m_driver/clk_out1
    SLICE_X35Y80         FDRE                                         r  nolabel_line53/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.419    -0.493 f  nolabel_line53/m_driver/vc_reg[2]/Q
                         net (fo=69, routed)          1.228     0.736    nolabel_line53/m_driver/vc_reg_n_0_[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I2_O)        0.296     1.032 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16/O
                         net (fo=1, routed)           0.433     1.465    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_16_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.589 r  nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9/O
                         net (fo=48, routed)          0.792     2.381    nolabel_line53/m_driver/push_menu_minimat_y[7]_i_9_n_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.505 r  nolabel_line53/m_driver/VGA_R_OBUF[3]_inst_i_29/O
                         net (fo=63, routed)          0.933     3.438    nolabel_line53/m_driver/vc_visible1
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.562 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4/O
                         net (fo=1, routed)           0.655     4.217    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_4__4_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I1_O)        0.124     4.341 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__11/O
                         net (fo=50, routed)          1.063     5.403    nolabel_line53/m_driver/push_menu_minimat_x_reg[0]_1
    SLICE_X52Y83         LUT2 (Prop_lut2_I0_O)        0.120     5.523 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_2__12/O
                         net (fo=9, routed)           0.978     6.502    nolabel_line53/ch_16/vc_reg[0]
    SLICE_X58Y78         LUT4 (Prop_lut4_I0_O)        0.327     6.829 r  nolabel_line53/ch_16/contador_pixels_horizontales[1]_i_2/O
                         net (fo=13, routed)          0.346     7.174    nolabel_line53/ch_16/ch_16/
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.298 r  nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1/O
                         net (fo=6, routed)           0.781     8.079    nolabel_line53/ch_16/push_menu_minimat_x[4]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.497    10.672    nolabel_line53/ch_16/clk_out1
    SLICE_X60Y78         FDRE                                         r  nolabel_line53/ch_16/pixel_x_to_show_reg[2]/C
                         clock pessimism              0.487    11.159    
                         clock uncertainty           -0.076    11.084    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.524    10.560    nolabel_line53/ch_16/pixel_x_to_show_reg[2]
  -------------------------------------------------------------------
                         required time                         10.560    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/push_menu_minimat_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 1.682ns (18.599%)  route 7.362ns (81.401%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.673 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.900     2.662    nolabel_line53/m_driver/hc_visible1
    SLICE_X44Y82         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=6, routed)           0.829     3.615    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.739 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1/O
                         net (fo=3, routed)           0.917     4.656    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1_n_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150     4.806 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7/O
                         net (fo=1, routed)           0.633     5.439    nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.332     5.771 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_2__7/O
                         net (fo=12, routed)          0.862     6.633    nolabel_line53/ch_16/hc_reg[7]
    SLICE_X59Y79         LUT5 (Prop_lut5_I0_O)        0.124     6.757 r  nolabel_line53/ch_16/push_menu_minimat_y[7]_i_2__10/O
                         net (fo=13, routed)          0.563     7.320    nolabel_line53/ch_16/push_menu_minimat_y[7]_i_2__10_n_0
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.444 r  nolabel_line53/ch_16/push_menu_minimat_y[7]_i_1__4/O
                         net (fo=6, routed)           0.683     8.127    nolabel_line53/ch_16/push_menu_minimat_y[7]_i_1__4_n_0
    SLICE_X59Y79         FDRE                                         r  nolabel_line53/ch_16/push_menu_minimat_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.498    10.673    nolabel_line53/ch_16/clk_out1
    SLICE_X59Y79         FDRE                                         r  nolabel_line53/ch_16/push_menu_minimat_y_reg[1]/C
                         clock pessimism              0.487    11.160    
                         clock uncertainty           -0.076    11.085    
    SLICE_X59Y79         FDRE (Setup_fdre_C_R)       -0.429    10.656    nolabel_line53/ch_16/push_menu_minimat_y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_16/push_menu_minimat_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 1.682ns (18.599%)  route 7.362ns (81.401%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.673 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.900     2.662    nolabel_line53/m_driver/hc_visible1
    SLICE_X44Y82         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=6, routed)           0.829     3.615    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.739 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1/O
                         net (fo=3, routed)           0.917     4.656    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1_n_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150     4.806 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7/O
                         net (fo=1, routed)           0.633     5.439    nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.332     5.771 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_2__7/O
                         net (fo=12, routed)          0.862     6.633    nolabel_line53/ch_16/hc_reg[7]
    SLICE_X59Y79         LUT5 (Prop_lut5_I0_O)        0.124     6.757 r  nolabel_line53/ch_16/push_menu_minimat_y[7]_i_2__10/O
                         net (fo=13, routed)          0.563     7.320    nolabel_line53/ch_16/push_menu_minimat_y[7]_i_2__10_n_0
    SLICE_X60Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.444 r  nolabel_line53/ch_16/push_menu_minimat_y[7]_i_1__4/O
                         net (fo=6, routed)           0.683     8.127    nolabel_line53/ch_16/push_menu_minimat_y[7]_i_1__4_n_0
    SLICE_X59Y79         FDRE                                         r  nolabel_line53/ch_16/push_menu_minimat_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.498    10.673    nolabel_line53/ch_16/clk_out1
    SLICE_X59Y79         FDRE                                         r  nolabel_line53/ch_16/push_menu_minimat_y_reg[2]/C
                         clock pessimism              0.487    11.160    
                         clock uncertainty           -0.076    11.085    
    SLICE_X59Y79         FDRE (Setup_fdre_C_R)       -0.429    10.656    nolabel_line53/ch_16/push_menu_minimat_y_reg[2]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_18/push_menu_minimat_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 1.682ns (18.867%)  route 7.233ns (81.133%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.900     2.662    nolabel_line53/m_driver/hc_visible1
    SLICE_X44Y82         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=6, routed)           0.829     3.615    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.739 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1/O
                         net (fo=3, routed)           0.917     4.656    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1_n_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150     4.806 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7/O
                         net (fo=1, routed)           0.633     5.439    nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.332     5.771 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_2__7/O
                         net (fo=12, routed)          0.892     6.663    nolabel_line53/ch_18/hc_reg[7]
    SLICE_X58Y79         LUT5 (Prop_lut5_I3_O)        0.124     6.787 r  nolabel_line53/ch_18/push_menu_minimat_y[7]_i_2__18/O
                         net (fo=13, routed)          0.498     7.286    nolabel_line53/ch_18/push_menu_minimat_y[7]_i_2__18_n_0
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  nolabel_line53/ch_18/push_menu_minimat_y[7]_i_1/O
                         net (fo=5, routed)           0.588     7.998    nolabel_line53/ch_18/push_menu_minimat_y[7]_i_1_n_0
    SLICE_X58Y82         FDRE                                         r  nolabel_line53/ch_18/push_menu_minimat_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.501    10.676    nolabel_line53/ch_18/clk_out1
    SLICE_X58Y82         FDRE                                         r  nolabel_line53/ch_18/push_menu_minimat_y_reg[1]/C
                         clock pessimism              0.487    11.163    
                         clock uncertainty           -0.076    11.088    
    SLICE_X58Y82         FDRE (Setup_fdre_C_R)       -0.524    10.564    nolabel_line53/ch_18/push_menu_minimat_y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 nolabel_line53/m_driver/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_18/push_menu_minimat_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 1.682ns (18.867%)  route 7.233ns (81.133%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.676 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.623    -0.917    nolabel_line53/m_driver/clk_out1
    SLICE_X45Y80         FDRE                                         r  nolabel_line53/m_driver/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  nolabel_line53/m_driver/hc_reg[9]/Q
                         net (fo=13, routed)          1.210     0.749    nolabel_line53/m_driver/hc_reg_n_0_[9]
    SLICE_X46Y80         LUT6 (Prop_lut6_I0_O)        0.124     0.873 f  nolabel_line53/m_driver/hc[10]_i_4/O
                         net (fo=7, routed)           0.765     1.638    nolabel_line53/m_driver/hc[10]_i_4_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.762 f  nolabel_line53/m_driver/col[7]_i_15/O
                         net (fo=82, routed)          0.900     2.662    nolabel_line53/m_driver/hc_visible1
    SLICE_X44Y82         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1/O
                         net (fo=6, routed)           0.829     3.615    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_6__1_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.124     3.739 f  nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1/O
                         net (fo=3, routed)           0.917     4.656    nolabel_line53/m_driver/contador_pixels_horizontales[2]_i_3__1_n_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.150     4.806 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7/O
                         net (fo=1, routed)           0.633     5.439    nolabel_line53/m_driver/contador_pixels_verticales[2]_i_3__7_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.332     5.771 r  nolabel_line53/m_driver/contador_pixels_verticales[2]_i_2__7/O
                         net (fo=12, routed)          0.892     6.663    nolabel_line53/ch_18/hc_reg[7]
    SLICE_X58Y79         LUT5 (Prop_lut5_I3_O)        0.124     6.787 r  nolabel_line53/ch_18/push_menu_minimat_y[7]_i_2__18/O
                         net (fo=13, routed)          0.498     7.286    nolabel_line53/ch_18/push_menu_minimat_y[7]_i_2__18_n_0
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  nolabel_line53/ch_18/push_menu_minimat_y[7]_i_1/O
                         net (fo=5, routed)           0.588     7.998    nolabel_line53/ch_18/push_menu_minimat_y[7]_i_1_n_0
    SLICE_X58Y82         FDRE                                         r  nolabel_line53/ch_18/push_menu_minimat_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        1.501    10.676    nolabel_line53/ch_18/clk_out1
    SLICE_X58Y82         FDRE                                         r  nolabel_line53/ch_18/push_menu_minimat_y_reg[2]/C
                         clock pessimism              0.487    11.163    
                         clock uncertainty           -0.076    11.088    
    SLICE_X58Y82         FDRE (Setup_fdre_C_R)       -0.524    10.564    nolabel_line53/ch_18/push_menu_minimat_y_reg[2]
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  2.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nolabel_line53/ch_01/push_menu_minimat_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_01/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.564    -0.600    nolabel_line53/ch_01/clk_out1
    SLICE_X63Y84         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line53/ch_01/push_menu_minimat_x_reg[2]/Q
                         net (fo=6, routed)           0.087    -0.372    nolabel_line53/ch_01/push_menu_minimat_x_reg_n_0_[2]
    SLICE_X62Y84         LUT6 (Prop_lut6_I2_O)        0.045    -0.327 r  nolabel_line53/ch_01/push_menu_minimat_x[5]_i_1__20/O
                         net (fo=1, routed)           0.000    -0.327    nolabel_line53/ch_01/push_menu_minimat_x[5]_i_1__20_n_0
    SLICE_X62Y84         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.833    -0.840    nolabel_line53/ch_01/clk_out1
    SLICE_X62Y84         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.076    -0.512    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.121    -0.391    nolabel_line53/ch_01/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nolabel_line53/p32/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p32/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.569    -0.595    nolabel_line53/p32/clk_out1
    SLICE_X31Y88         FDRE                                         r  nolabel_line53/p32/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  nolabel_line53/p32/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.089    -0.365    nolabel_line53/p32/push_menu_minimat_y[0]
    SLICE_X30Y88         LUT4 (Prop_lut4_I2_O)        0.045    -0.320 r  nolabel_line53/p32/push_menu_minimat_y[3]_i_1__29/O
                         net (fo=1, routed)           0.000    -0.320    nolabel_line53/p32/push_menu_minimat_y[3]_i_1__29_n_0
    SLICE_X30Y88         FDRE                                         r  nolabel_line53/p32/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.840    -0.833    nolabel_line53/p32/clk_out1
    SLICE_X30Y88         FDRE                                         r  nolabel_line53/p32/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.076    -0.507    
    SLICE_X30Y88         FDRE (Hold_fdre_C_D)         0.120    -0.387    nolabel_line53/p32/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nolabel_line53/p37/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p37/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.565    -0.599    nolabel_line53/p37/clk_out1
    SLICE_X15Y78         FDRE                                         r  nolabel_line53/p37/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line53/p37/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.089    -0.369    nolabel_line53/p37/push_menu_minimat_y[0]
    SLICE_X14Y78         LUT4 (Prop_lut4_I2_O)        0.045    -0.324 r  nolabel_line53/p37/push_menu_minimat_y[3]_i_1__30/O
                         net (fo=1, routed)           0.000    -0.324    nolabel_line53/p37/push_menu_minimat_y[3]_i_1__30_n_0
    SLICE_X14Y78         FDRE                                         r  nolabel_line53/p37/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.834    -0.839    nolabel_line53/p37/clk_out1
    SLICE_X14Y78         FDRE                                         r  nolabel_line53/p37/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.076    -0.511    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.120    -0.391    nolabel_line53/p37/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line53/ch_39/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_39/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.567    -0.597    nolabel_line53/ch_39/clk_out1
    SLICE_X31Y84         FDRE                                         r  nolabel_line53/ch_39/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  nolabel_line53/ch_39/push_menu_minimat_y_reg[4]/Q
                         net (fo=5, routed)           0.100    -0.357    nolabel_line53/ch_39/push_menu_minimat_y_reg_n_0_[4]
    SLICE_X30Y84         LUT5 (Prop_lut5_I1_O)        0.045    -0.312 r  nolabel_line53/ch_39/push_menu_minimat_y[6]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.312    nolabel_line53/ch_39/push_menu_minimat_y[6]_i_1__7_n_0
    SLICE_X30Y84         FDRE                                         r  nolabel_line53/ch_39/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.836    -0.837    nolabel_line53/ch_39/clk_out1
    SLICE_X30Y84         FDRE                                         r  nolabel_line53/ch_39/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.076    -0.509    
    SLICE_X30Y84         FDRE (Hold_fdre_C_D)         0.121    -0.388    nolabel_line53/ch_39/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line53/p36/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p36/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.123%)  route 0.100ns (34.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.569    -0.595    nolabel_line53/p36/clk_out1
    SLICE_X35Y91         FDRE                                         r  nolabel_line53/p36/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  nolabel_line53/p36/push_menu_minimat_y_reg[5]/Q
                         net (fo=5, routed)           0.100    -0.355    nolabel_line53/p36/push_menu_minimat_y[5]
    SLICE_X34Y91         LUT5 (Prop_lut5_I1_O)        0.045    -0.310 r  nolabel_line53/p36/push_menu_minimat_y[6]_i_1__17/O
                         net (fo=1, routed)           0.000    -0.310    nolabel_line53/p36/push_menu_minimat_y[6]_i_1__17_n_0
    SLICE_X34Y91         FDRE                                         r  nolabel_line53/p36/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.840    -0.833    nolabel_line53/p36/clk_out1
    SLICE_X34Y91         FDRE                                         r  nolabel_line53/p36/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.076    -0.507    
    SLICE_X34Y91         FDRE (Hold_fdre_C_D)         0.121    -0.386    nolabel_line53/p36/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 nolabel_line53/p27/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p27/push_menu_minimat_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.556    -0.608    nolabel_line53/p27/clk_out1
    SLICE_X51Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  nolabel_line53/p27/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.357    nolabel_line53/p27/push_menu_minimat_x[1]
    SLICE_X50Y79         LUT5 (Prop_lut5_I2_O)        0.048    -0.309 r  nolabel_line53/p27/push_menu_minimat_x[4]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.309    nolabel_line53/p27/push_menu_minimat_x[4]_i_1__6_n_0
    SLICE_X50Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.824    -0.849    nolabel_line53/p27/clk_out1
    SLICE_X50Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[4]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.076    -0.520    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.131    -0.389    nolabel_line53/p27/push_menu_minimat_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line53/exe/push_menu_minimat_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/exe/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.275%)  route 0.128ns (40.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.566    -0.598    nolabel_line53/exe/clk_out1
    SLICE_X29Y82         FDRE                                         r  nolabel_line53/exe/push_menu_minimat_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  nolabel_line53/exe/push_menu_minimat_y_reg[1]/Q
                         net (fo=6, routed)           0.128    -0.329    nolabel_line53/exe/push_menu_minimat_y[1]
    SLICE_X30Y82         LUT4 (Prop_lut4_I3_O)        0.045    -0.284 r  nolabel_line53/exe/push_menu_minimat_y[3]_i_1__17/O
                         net (fo=1, routed)           0.000    -0.284    nolabel_line53/exe/push_menu_minimat_y[3]_i_1__17_n_0
    SLICE_X30Y82         FDRE                                         r  nolabel_line53/exe/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.834    -0.839    nolabel_line53/exe/clk_out1
    SLICE_X30Y82         FDRE                                         r  nolabel_line53/exe/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.076    -0.489    
    SLICE_X30Y82         FDRE (Hold_fdre_C_D)         0.120    -0.369    nolabel_line53/exe/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 nolabel_line53/ch_01/push_menu_minimat_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/ch_01/push_menu_minimat_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.561    -0.603    nolabel_line53/ch_01/clk_out1
    SLICE_X63Y81         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line53/ch_01/push_menu_minimat_y_reg[6]/Q
                         net (fo=3, routed)           0.109    -0.353    nolabel_line53/ch_01/push_menu_minimat_y_reg_n_0_[6]
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  nolabel_line53/ch_01/push_menu_minimat_y[7]_i_3__11/O
                         net (fo=1, routed)           0.000    -0.308    nolabel_line53/ch_01/push_menu_minimat_y[7]_i_3__11_n_0
    SLICE_X62Y81         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.830    -0.843    nolabel_line53/ch_01/clk_out1
    SLICE_X62Y81         FDRE                                         r  nolabel_line53/ch_01/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.076    -0.515    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.120    -0.395    nolabel_line53/ch_01/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 nolabel_line53/p27/push_menu_minimat_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p27/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.536%)  route 0.081ns (30.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.556    -0.608    nolabel_line53/p27/clk_out1
    SLICE_X49Y77         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  nolabel_line53/p27/push_menu_minimat_y_reg[3]/Q
                         net (fo=6, routed)           0.081    -0.386    nolabel_line53/p27/push_menu_minimat_y[3]
    SLICE_X48Y77         LUT5 (Prop_lut5_I1_O)        0.045    -0.341 r  nolabel_line53/p27/push_menu_minimat_y[6]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.341    nolabel_line53/p27/push_menu_minimat_y[6]_i_2__2_n_0
    SLICE_X48Y77         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.824    -0.849    nolabel_line53/p27/clk_out1
    SLICE_X48Y77         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.076    -0.520    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.092    -0.428    nolabel_line53/p27/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 nolabel_line53/p27/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line53/p27/push_menu_minimat_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.556    -0.608    nolabel_line53/p27/clk_out1
    SLICE_X51Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  nolabel_line53/p27/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.357    nolabel_line53/p27/push_menu_minimat_x[1]
    SLICE_X50Y79         LUT4 (Prop_lut4_I3_O)        0.045    -0.312 r  nolabel_line53/p27/push_menu_minimat_x[3]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.312    nolabel_line53/p27/push_menu_minimat_x[3]_i_1__5_n_0
    SLICE_X50Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1457, routed)        0.824    -0.849    nolabel_line53/p27/clk_out1
    SLICE_X50Y79         FDRE                                         r  nolabel_line53/p27/push_menu_minimat_x_reg[3]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.076    -0.520    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.120    -0.400    nolabel_line53/p27/push_menu_minimat_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.088    





