Classic Timing Analyzer report for Init_Module
Fri Jun 19 11:36:17 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk_50'
  7. Clock Setup: 'Clk_1M'
  8. tsu
  9. tco
 10. th
 11. Board Trace Model Assignments
 12. Input Transition Times
 13. Slow Corner Signal Integrity Metrics
 14. Fast Corner Signal Integrity Metrics
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                           ; To                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.706 ns                                       ; Cycle_Period[9]                                                                                                ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2  ; --         ; Reset_n  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.793 ns                                       ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10]                         ; ROM_Dat[10]                                                                                       ; Clk_50     ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.805 ns                                       ; Locked                                                                                                         ; inst36                                                                                            ; --         ; Clk_50   ; 0            ;
; Clock Setup: 'Clk_1M'        ; N/A   ; None          ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]              ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7] ; Clk_1M     ; Clk_1M   ; 0            ;
; Clock Setup: 'Clk_50'        ; N/A   ; None          ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[15]            ; Clk_50     ; Clk_50   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                ;                                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP3C16F256C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Nominal Core Supply Voltage                                         ; 1.2V               ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; On                 ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk_50          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Clk_1M          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reset_n         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk_50'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                           ; To                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[1]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[2]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[3]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[4]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[5]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[6]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[7]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[8]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[9]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10]                         ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[11]                         ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[12]                         ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[13]                         ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[14]                         ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[15]                         ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0]               ; inst                                                                                                           ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.373 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]               ; inst                                                                                                           ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.315 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]               ; inst                                                                                                           ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.281 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0]               ; inst6                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.237 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0]               ; inst7                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.237 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]               ; inst                                                                                                           ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.203 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]               ; inst6                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.179 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]               ; inst7                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.179 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]               ; inst6                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.145 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]               ; inst                                                                                                           ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.145 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]               ; inst7                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.145 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]               ; inst                                                                                                           ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.087 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]               ; inst6                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.067 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]               ; inst7                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.067 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]               ; inst                                                                                                           ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.035 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]               ; inst6                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.009 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]               ; inst7                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 2.009 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]               ; inst                                                                                                           ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.979 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]               ; inst6                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]               ; inst7                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]               ; inst6                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.899 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]               ; inst7                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.899 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst36                                                                                                         ; inst                                                                                                           ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.870 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]               ; inst6                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]               ; inst7                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst37                                                                                                         ; inst                                                                                                           ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.823 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.682 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]               ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.624 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.624 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]               ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.085 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.590 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.566 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.566 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.508 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.508 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.474 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.454 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.454 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.450 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.450 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.416 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.396 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.396 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.396 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.392 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.392 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]               ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.358 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.344 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.338 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.338 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.338 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.334 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.334 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]               ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.895 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]               ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.857 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]               ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[3]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.116 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]               ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[1]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.116 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]               ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[2]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]               ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst36                                                                                                         ; inst37                                                                                                         ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]               ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[2]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.011 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]               ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                                ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.008 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]               ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                                ; Clk_50     ; Clk_50   ; None                        ; None                      ; 1.003 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]               ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                                ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]               ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[1]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.982 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst6                                                                                                          ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[2]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0]               ; inst35                                                                                                         ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst6                                                                                                          ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst6                                                                                                          ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst6                                                                                                          ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst6                                                                                                          ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst6                                                                                                          ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst6                                                                                                          ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst6                                                                                                          ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst6                                                                                                          ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.969 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]               ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[3]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst6                                                                                                          ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[3]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.915 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst6                                                                                                          ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[1]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.910 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]               ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                                ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.897 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst6                                                                                                          ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[0]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]               ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4]               ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.806 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst31                                                                                                         ; inst6                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.798 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst32                                                                                                         ; inst6                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.791 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1]               ; inst35                                                                                                         ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.692 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6]               ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[0]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.659 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst31                                                                                                         ; inst32                                                                                                         ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.636 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7]               ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[0]                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst                                                                                                           ; inst31                                                                                                         ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.510 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst35                                                                                                         ; inst39                                                                                                         ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.508 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst6                                                                                                          ; inst6                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.460 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst                                                                                                           ; inst                                                                                                           ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.460 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst7                                                                                                          ; inst7                                                                                                          ; Clk_50     ; Clk_50   ; None                        ; None                      ; 0.460 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk_1M'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                               ; To                                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.493 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.493 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.493 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.493 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.438 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.438 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.438 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.438 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.437 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.437 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.415 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.415 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.415 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.415 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.414 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.414 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.373 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.373 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.373 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.373 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.372 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.372 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.366 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.366 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.366 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.366 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.365 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.365 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.353 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.353 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.353 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.353 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.352 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.352 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.321 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.321 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.321 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.321 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.306 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.306 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.306 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.306 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.305 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.305 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.294 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.294 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.294 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.294 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.294 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.294 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.294 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.294 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.293 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.293 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.293 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.293 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.275 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.275 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.275 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.275 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.266 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.266 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.266 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.266 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.243 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.243 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.243 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.243 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.210 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.210 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.210 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.210 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.209 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.209 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.201 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.201 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.201 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.201 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.196 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.196 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.194 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.194 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.194 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.194 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.181 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.181 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.181 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.181 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.148 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.148 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.134 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.134 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.134 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.134 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.103 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.103 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.103 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.103 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.093 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.093 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.028 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.028 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.025 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.025 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.025 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.025 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.021 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.021 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.008 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 3.008 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.961 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.961 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.949 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.949 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.949 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.949 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.930 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.930 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.865 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.865 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.852 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.852 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; inst40                                                                                             ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.359 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; inst40                                                                                             ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.304 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; inst40                                                                                             ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.281 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; inst40                                                                                             ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.239 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; inst40                                                                                             ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.232 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; inst40                                                                                             ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.219 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; inst40                                                                                             ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.172 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; inst40                                                                                             ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.160 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; inst40                                                                                             ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.160 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; inst40                                                                                             ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.141 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; inst40                                                                                             ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; inst40                                                                                             ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 2.063 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst40                                                                                             ; inst41                                                                                             ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 1.157 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst41                                                                                             ; inst42                                                                                             ; Clk_1M     ; Clk_1M   ; None                        ; None                      ; 0.511 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                  ;
+-------+--------------+------------+------------------+----------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                                                                                 ; To Clock ;
+-------+--------------+------------+------------------+----------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.706 ns   ; Cycle_Period[9]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2   ; Reset_n  ;
; N/A   ; None         ; 3.486 ns   ; Cycle_Period[9]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; Clk_1M   ;
; N/A   ; None         ; 3.287 ns   ; Cycle_Period[2]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux215_dataout~2    ; Reset_n  ;
; N/A   ; None         ; 3.095 ns   ; Cycle_Period[6]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2113_dataout~2   ; Reset_n  ;
; N/A   ; None         ; 3.056 ns   ; Cycle_Period[2]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; Clk_1M   ;
; N/A   ; None         ; 2.993 ns   ; Cycle_Period[8]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2117_dataout~2   ; Reset_n  ;
; N/A   ; None         ; 2.987 ns   ; Cycle_Period[6]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; Clk_1M   ;
; N/A   ; None         ; 2.945 ns   ; Cycle_Period[8]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; Clk_1M   ;
; N/A   ; None         ; 2.820 ns   ; Cycle_Period[11] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; Clk_1M   ;
; N/A   ; None         ; 2.816 ns   ; Cycle_Period[0]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux211_dataout~2    ; Reset_n  ;
; N/A   ; None         ; 2.810 ns   ; Cycle_Period[7]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2115_dataout~2   ; Reset_n  ;
; N/A   ; None         ; 2.788 ns   ; Cycle_Period[4]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux219_dataout~2    ; Reset_n  ;
; N/A   ; None         ; 2.675 ns   ; Cycle_Period[0]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; Clk_1M   ;
; N/A   ; None         ; 2.669 ns   ; Cycle_Period[5]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2111_dataout~2   ; Reset_n  ;
; N/A   ; None         ; 2.661 ns   ; Cycle_Period[11] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2123_dataout~2   ; Reset_n  ;
; N/A   ; None         ; 2.659 ns   ; Cycle_Period[1]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux213_dataout~2    ; Reset_n  ;
; N/A   ; None         ; 2.643 ns   ; Cycle_Period[3]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux217_dataout~2    ; Reset_n  ;
; N/A   ; None         ; 2.631 ns   ; Cycle_Period[10] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2121_dataout~2   ; Reset_n  ;
; N/A   ; None         ; 2.600 ns   ; Cycle_Period[7]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; Clk_1M   ;
; N/A   ; None         ; 2.449 ns   ; Cycle_Period[5]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; Clk_1M   ;
; N/A   ; None         ; 2.432 ns   ; Cycle_Period[3]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; Clk_1M   ;
; N/A   ; None         ; 2.418 ns   ; Cycle_Period[1]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; Clk_1M   ;
; N/A   ; None         ; 2.412 ns   ; Cycle_Period[10] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; Clk_1M   ;
; N/A   ; None         ; 2.404 ns   ; Cycle_Period[4]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; Clk_1M   ;
; N/A   ; None         ; 2.038 ns   ; Stop_Cycling     ; inst7                                                                                              ; Clk_50   ;
; N/A   ; None         ; 1.764 ns   ; Init_On_n        ; inst                                                                                               ; Clk_50   ;
; N/A   ; None         ; -0.663 ns  ; Locked           ; inst36                                                                                             ; Clk_50   ;
+-------+--------------+------------+------------------+----------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                              ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                             ; To           ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 8.793 ns   ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10]           ; ROM_Dat[10]  ; Clk_50     ;
; N/A   ; None         ; 7.513 ns   ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[9]            ; ROM_Dat[9]   ; Clk_50     ;
; N/A   ; None         ; 7.507 ns   ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[5]            ; ROM_Dat[5]   ; Clk_50     ;
; N/A   ; None         ; 7.427 ns   ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[8]            ; ROM_Dat[8]   ; Clk_50     ;
; N/A   ; None         ; 7.275 ns   ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[2]            ; ROM_Dat[2]   ; Clk_50     ;
; N/A   ; None         ; 7.237 ns   ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0]            ; ROM_Dat[0]   ; Clk_50     ;
; N/A   ; None         ; 7.221 ns   ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[0]            ; Z_Enbl_Cs_n  ; Clk_50     ;
; N/A   ; None         ; 7.158 ns   ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[15]           ; ROM_Dat[15]  ; Clk_50     ;
; N/A   ; None         ; 7.137 ns   ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Z_Enbl_Cs_n  ; Clk_50     ;
; N/A   ; None         ; 6.988 ns   ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[0]            ; Ser_Sel_n    ; Clk_50     ;
; N/A   ; None         ; 6.971 ns   ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[0]            ; Z_Disbl_Cs_n ; Clk_50     ;
; N/A   ; None         ; 6.948 ns   ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[0]            ; D_Enbl_Cs_n  ; Clk_50     ;
; N/A   ; None         ; 6.891 ns   ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[7]            ; ROM_Dat[7]   ; Clk_50     ;
; N/A   ; None         ; 6.887 ns   ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Z_Disbl_Cs_n ; Clk_50     ;
; N/A   ; None         ; 6.875 ns   ; inst40                                                                                           ; P_Cnt_Reset  ; Clk_1M     ;
; N/A   ; None         ; 6.864 ns   ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                  ; D_Enbl_Cs_n  ; Clk_50     ;
; N/A   ; None         ; 6.829 ns   ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Z_Enbl_Cs_n  ; Clk_50     ;
; N/A   ; None         ; 6.802 ns   ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[3] ; M_Adr_Cnt[1] ; Clk_50     ;
; N/A   ; None         ; 6.798 ns   ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[2]            ; Acq_Sel_n    ; Clk_50     ;
; N/A   ; None         ; 6.785 ns   ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[6]            ; ROM_Dat[6]   ; Clk_50     ;
; N/A   ; None         ; 6.766 ns   ; inst36                                                                                           ; Init_Out_n   ; Clk_50     ;
; N/A   ; None         ; 6.757 ns   ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[5] ; M_Adr_Cnt[3] ; Clk_50     ;
; N/A   ; None         ; 6.734 ns   ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[13]           ; ROM_Dat[13]  ; Clk_50     ;
; N/A   ; None         ; 6.719 ns   ; inst37                                                                                           ; Init_Out_n   ; Clk_50     ;
; N/A   ; None         ; 6.593 ns   ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[3]            ; ROM_Dat[3]   ; Clk_50     ;
; N/A   ; None         ; 6.579 ns   ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Z_Disbl_Cs_n ; Clk_50     ;
; N/A   ; None         ; 6.567 ns   ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[1]            ; ROM_Dat[1]   ; Clk_50     ;
; N/A   ; None         ; 6.556 ns   ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                  ; D_Enbl_Cs_n  ; Clk_50     ;
; N/A   ; None         ; 6.403 ns   ; inst39                                                                                           ; Rg_Wr_n      ; Clk_50     ;
; N/A   ; None         ; 6.330 ns   ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[14]           ; ROM_Dat[14]  ; Clk_50     ;
; N/A   ; None         ; 6.305 ns   ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Z_Disbl_Cs_n ; Clk_50     ;
; N/A   ; None         ; 6.303 ns   ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[2] ; M_Adr_Cnt[0] ; Clk_50     ;
; N/A   ; None         ; 6.279 ns   ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[4]            ; ROM_Dat[4]   ; Clk_50     ;
; N/A   ; None         ; 6.276 ns   ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Z_Enbl_Cs_n  ; Clk_50     ;
; N/A   ; None         ; 6.200 ns   ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Z_Enbl_Cs_n  ; Clk_50     ;
; N/A   ; None         ; 6.180 ns   ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                  ; D_Enbl_Cs_n  ; Clk_50     ;
; N/A   ; None         ; 6.061 ns   ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                  ; D_Enbl_Cs_n  ; Clk_50     ;
; N/A   ; None         ; 6.037 ns   ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[11]           ; ROM_Dat[11]  ; Clk_50     ;
; N/A   ; None         ; 6.029 ns   ; lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[12]           ; ROM_Dat[12]  ; Clk_50     ;
; N/A   ; None         ; 5.950 ns   ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[1]            ; Par_Sel_n    ; Clk_50     ;
; N/A   ; None         ; 5.948 ns   ; inst42                                                                                           ; New_Cycle    ; Clk_1M     ;
; N/A   ; None         ; 5.946 ns   ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Z_Disbl_Cs_n ; Clk_50     ;
; N/A   ; None         ; 5.716 ns   ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Rg_Adr[0]    ; Clk_50     ;
; N/A   ; None         ; 5.704 ns   ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Rg_Adr[2]    ; Clk_50     ;
; N/A   ; None         ; 5.699 ns   ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Rg_Adr[1]    ; Clk_50     ;
; N/A   ; None         ; 5.678 ns   ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[6] ; M_Adr_Cnt[4] ; Clk_50     ;
; N/A   ; None         ; 5.658 ns   ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[0] ; M_Cnt[0]     ; Clk_50     ;
; N/A   ; None         ; 5.505 ns   ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[7] ; M_Adr_Cnt[5] ; Clk_50     ;
; N/A   ; None         ; 5.496 ns   ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[1] ; M_Cnt[1]     ; Clk_50     ;
; N/A   ; None         ; 5.474 ns   ; lpm_dff21:inst8|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Rg_Adr[3]    ; Clk_50     ;
; N/A   ; None         ; 5.462 ns   ; lpm_counter35:inst2|lpm_counter:lpm_counter_component|cntr_baj:auto_generated|counter_reg_bit[4] ; M_Adr_Cnt[2] ; Clk_50     ;
; N/A   ; None         ; 5.442 ns   ; lpm_decode6:inst1|lpm_decode:lpm_decode_component|decode_vrh:auto_generated|dffe1a[3]            ; Clock_Sel_n  ; Clk_50     ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+--------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                         ;
+---------------+-------------+-----------+------------------+----------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                                                                                 ; To Clock ;
+---------------+-------------+-----------+------------------+----------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.805 ns  ; Locked           ; inst36                                                                                             ; Clk_50   ;
; N/A           ; None        ; -1.622 ns ; Init_On_n        ; inst                                                                                               ; Clk_50   ;
; N/A           ; None        ; -1.896 ns ; Stop_Cycling     ; inst7                                                                                              ; Clk_50   ;
; N/A           ; None        ; -1.918 ns ; Cycle_Period[10] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2121_dataout~2   ; Reset_n  ;
; N/A           ; None        ; -1.931 ns ; Cycle_Period[3]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux217_dataout~2    ; Reset_n  ;
; N/A           ; None        ; -1.934 ns ; Cycle_Period[1]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux213_dataout~2    ; Reset_n  ;
; N/A           ; None        ; -1.938 ns ; Cycle_Period[11] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2123_dataout~2   ; Reset_n  ;
; N/A           ; None        ; -1.952 ns ; Cycle_Period[5]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2111_dataout~2   ; Reset_n  ;
; N/A           ; None        ; -2.060 ns ; Cycle_Period[4]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux219_dataout~2    ; Reset_n  ;
; N/A           ; None        ; -2.099 ns ; Cycle_Period[7]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2115_dataout~2   ; Reset_n  ;
; N/A           ; None        ; -2.103 ns ; Cycle_Period[0]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux211_dataout~2    ; Reset_n  ;
; N/A           ; None        ; -2.262 ns ; Cycle_Period[4]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[4]  ; Clk_1M   ;
; N/A           ; None        ; -2.270 ns ; Cycle_Period[10] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] ; Clk_1M   ;
; N/A           ; None        ; -2.276 ns ; Cycle_Period[1]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]  ; Clk_1M   ;
; N/A           ; None        ; -2.276 ns ; Cycle_Period[8]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2117_dataout~2   ; Reset_n  ;
; N/A           ; None        ; -2.290 ns ; Cycle_Period[3]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[3]  ; Clk_1M   ;
; N/A           ; None        ; -2.307 ns ; Cycle_Period[5]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[5]  ; Clk_1M   ;
; N/A           ; None        ; -2.458 ns ; Cycle_Period[7]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[7]  ; Clk_1M   ;
; N/A           ; None        ; -2.483 ns ; Cycle_Period[6]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2113_dataout~2   ; Reset_n  ;
; N/A           ; None        ; -2.533 ns ; Cycle_Period[0]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[0]  ; Clk_1M   ;
; N/A           ; None        ; -2.573 ns ; Cycle_Period[2]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux215_dataout~2    ; Reset_n  ;
; N/A           ; None        ; -2.678 ns ; Cycle_Period[11] ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[11] ; Clk_1M   ;
; N/A           ; None        ; -2.803 ns ; Cycle_Period[8]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[8]  ; Clk_1M   ;
; N/A           ; None        ; -2.845 ns ; Cycle_Period[6]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[6]  ; Clk_1M   ;
; N/A           ; None        ; -2.914 ns ; Cycle_Period[2]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[2]  ; Clk_1M   ;
; N/A           ; None        ; -2.990 ns ; Cycle_Period[9]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2   ; Reset_n  ;
; N/A           ; None        ; -3.344 ns ; Cycle_Period[9]  ; lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[9]  ; Clk_1M   ;
+---------------+-------------+-----------+------------------+----------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Rg_Wr_n       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M_Cnt[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M_Cnt[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Init_Out_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Clock_Sel_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M_Adr_Cnt[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M_Adr_Cnt[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M_Adr_Cnt[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M_Adr_Cnt[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M_Adr_Cnt[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M_Adr_Cnt[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Acq_Sel_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ser_Sel_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Par_Sel_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; New_Cycle     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_Cnt_Reset   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Z_Enbl_Cs_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Rg_Adr[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Rg_Adr[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Rg_Adr[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Rg_Adr[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Z_Disbl_Cs_n  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; D_Enbl_Cs_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROM_Dat[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROM_Dat[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROM_Dat[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROM_Dat[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROM_Dat[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROM_Dat[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROM_Dat[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROM_Dat[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROM_Dat[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROM_Dat[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROM_Dat[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROM_Dat[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROM_Dat[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROM_Dat[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROM_Dat[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ROM_Dat[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Locked                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_1M                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Cycle_Period[11]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Cycle_Period[10]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Cycle_Period[9]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Cycle_Period[8]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Cycle_Period[7]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Cycle_Period[6]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Cycle_Period[5]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Cycle_Period[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Cycle_Period[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Cycle_Period[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Cycle_Period[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Cycle_Period[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Stop_Cycling            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Init_On_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Rg_Wr_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; M_Cnt[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; M_Cnt[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Init_Out_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Clock_Sel_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; M_Adr_Cnt[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; M_Adr_Cnt[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; M_Adr_Cnt[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; M_Adr_Cnt[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; M_Adr_Cnt[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; M_Adr_Cnt[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; Acq_Sel_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.33 V              ; -0.00342 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-009 s                 ; 3.24e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.33 V             ; -0.00342 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-009 s                ; 3.24e-009 s                ; Yes                       ; Yes                       ;
; Ser_Sel_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; Par_Sel_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; New_Cycle     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P_Cnt_Reset   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; Z_Enbl_Cs_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Rg_Adr[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Rg_Adr[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Rg_Adr[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Rg_Adr[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Z_Disbl_Cs_n  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; D_Enbl_Cs_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.36 V              ; -0.00968 V          ; 0.111 V                              ; 0.026 V                              ; 6.46e-010 s                 ; 6.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.36 V             ; -0.00968 V         ; 0.111 V                             ; 0.026 V                             ; 6.46e-010 s                ; 6.2e-010 s                 ; Yes                       ; Yes                       ;
; ROM_Dat[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-009 s                 ; 3.41e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-009 s                ; 3.41e-009 s                ; Yes                       ; Yes                       ;
; ROM_Dat[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.36 V              ; -0.00968 V          ; 0.111 V                              ; 0.026 V                              ; 6.46e-010 s                 ; 6.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.36 V             ; -0.00968 V         ; 0.111 V                             ; 0.026 V                             ; 6.46e-010 s                ; 6.2e-010 s                 ; Yes                       ; Yes                       ;
; ROM_Dat[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.36 V              ; -0.00968 V          ; 0.111 V                              ; 0.026 V                              ; 6.46e-010 s                 ; 6.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.36 V             ; -0.00968 V         ; 0.111 V                             ; 0.026 V                             ; 6.46e-010 s                ; 6.2e-010 s                 ; Yes                       ; Yes                       ;
; ROM_Dat[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.36 V              ; -0.00968 V          ; 0.111 V                              ; 0.026 V                              ; 6.46e-010 s                 ; 6.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.36 V             ; -0.00968 V         ; 0.111 V                             ; 0.026 V                             ; 6.46e-010 s                ; 6.2e-010 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-007 V                  ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-007 V                 ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-007 V                  ; 2.35 V              ; -0.00483 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-010 s                 ; 9.82e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-007 V                 ; 2.35 V             ; -0.00483 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-010 s                ; 9.82e-010 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Rg_Wr_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; M_Cnt[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; M_Cnt[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Init_Out_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Clock_Sel_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; M_Adr_Cnt[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; M_Adr_Cnt[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; M_Adr_Cnt[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; M_Adr_Cnt[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; M_Adr_Cnt[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; M_Adr_Cnt[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; Acq_Sel_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; Ser_Sel_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; Par_Sel_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; New_Cycle     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P_Cnt_Reset   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; Z_Enbl_Cs_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Rg_Adr[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Rg_Adr[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Rg_Adr[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Rg_Adr[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Z_Disbl_Cs_n  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; D_Enbl_Cs_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; ROM_Dat[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0395 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0395 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ROM_Dat[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; ROM_Dat[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0395 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0395 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ROM_Dat[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; ROM_Dat[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; ROM_Dat[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ROM_Dat[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0395 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0395 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ROM_Dat[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0395 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0395 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-008 V                  ; 2.72 V              ; -0.0746 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-010 s                  ; 3.01e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-008 V                 ; 2.72 V             ; -0.0746 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-010 s                 ; 3.01e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.021 V            ; 0.204 V                              ; 0.048 V                              ; 4.85e-010 s                 ; 6.74e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.021 V           ; 0.204 V                             ; 0.048 V                             ; 4.85e-010 s                ; 6.74e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Jun 19 11:36:15 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Init_Module -c Init_Module --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2123_dataout~2" is a latch
    Warning: Node "lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2121_dataout~2" is a latch
    Warning: Node "lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2" is a latch
    Warning: Node "lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2117_dataout~2" is a latch
    Warning: Node "lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2115_dataout~2" is a latch
    Warning: Node "lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2113_dataout~2" is a latch
    Warning: Node "lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2111_dataout~2" is a latch
    Warning: Node "lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux219_dataout~2" is a latch
    Warning: Node "lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux217_dataout~2" is a latch
    Warning: Node "lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux215_dataout~2" is a latch
    Warning: Node "lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux213_dataout~2" is a latch
    Warning: Node "lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux211_dataout~2" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk_50" is an undefined clock
    Info: Assuming node "Clk_1M" is an undefined clock
    Info: Assuming node "Reset_n" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Info: Clock "Clk_50" Internal fmax is restricted to 250.0 MHz between source memory "lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0" and destination memory "lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0]"
    Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.390 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X13_Y3_N0; Fanout = 16; MEM Node = 'lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.390 ns) = 2.390 ns; Loc. = M9K_X13_Y3_N0; Fanout = 1; MEM Node = 'lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0]'
            Info: Total cell delay = 2.390 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.037 ns
            Info: + Shortest clock path from clock "Clk_50" to destination memory is 2.878 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_50'
                Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_50~input'
                Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 42; COMB Node = 'Clk_50~inputclkctrl'
                Info: 4: + IC(0.972 ns) + CELL(0.837 ns) = 2.878 ns; Loc. = M9K_X13_Y3_N0; Fanout = 1; MEM Node = 'lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0]'
                Info: Total cell delay = 1.743 ns ( 60.56 % )
                Info: Total interconnect delay = 1.135 ns ( 39.44 % )
            Info: - Longest clock path from clock "Clk_50" to source memory is 2.915 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_50'
                Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_50~input'
                Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 42; COMB Node = 'Clk_50~inputclkctrl'
                Info: 4: + IC(0.972 ns) + CELL(0.874 ns) = 2.915 ns; Loc. = M9K_X13_Y3_N0; Fanout = 16; MEM Node = 'lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0'
                Info: Total cell delay = 1.780 ns ( 61.06 % )
                Info: Total interconnect delay = 1.135 ns ( 38.94 % )
        Info: + Micro clock to output delay of source is 0.226 ns
        Info: + Micro setup delay of destination is 0.051 ns
Info: Clock "Clk_1M" Internal fmax is restricted to 250.0 MHz between source register "lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]" and destination register "lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10]"
    Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 3.493 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X28_Y16_N11; Fanout = 1; REG Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]'
            Info: 2: + IC(0.284 ns) + CELL(0.130 ns) = 0.414 ns; Loc. = LCCOMB_X28_Y16_N6; Fanout = 2; COMB Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[1]'
            Info: 3: + IC(0.383 ns) + CELL(0.436 ns) = 1.233 ns; Loc. = LCCOMB_X27_Y16_N8; Fanout = 2; COMB Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 1.291 ns; Loc. = LCCOMB_X27_Y16_N10; Fanout = 2; COMB Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita2~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 1.349 ns; Loc. = LCCOMB_X27_Y16_N12; Fanout = 2; COMB Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita3~COUT'
            Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 1.407 ns; Loc. = LCCOMB_X27_Y16_N14; Fanout = 2; COMB Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita4~COUT'
            Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 1.465 ns; Loc. = LCCOMB_X27_Y16_N16; Fanout = 2; COMB Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita5~COUT'
            Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.523 ns; Loc. = LCCOMB_X27_Y16_N18; Fanout = 2; COMB Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita6~COUT'
            Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 1.581 ns; Loc. = LCCOMB_X27_Y16_N20; Fanout = 2; COMB Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita7~COUT'
            Info: 10: + IC(0.000 ns) + CELL(0.058 ns) = 1.639 ns; Loc. = LCCOMB_X27_Y16_N22; Fanout = 2; COMB Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita8~COUT'
            Info: 11: + IC(0.000 ns) + CELL(0.058 ns) = 1.697 ns; Loc. = LCCOMB_X27_Y16_N24; Fanout = 2; COMB Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita9~COUT'
            Info: 12: + IC(0.000 ns) + CELL(0.058 ns) = 1.755 ns; Loc. = LCCOMB_X27_Y16_N26; Fanout = 2; COMB Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita10~COUT'
            Info: 13: + IC(0.000 ns) + CELL(0.058 ns) = 1.813 ns; Loc. = LCCOMB_X27_Y16_N28; Fanout = 1; COMB Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT'
            Info: 14: + IC(0.000 ns) + CELL(0.455 ns) = 2.268 ns; Loc. = LCCOMB_X27_Y16_N30; Fanout = 13; COMB Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1'
            Info: 15: + IC(0.616 ns) + CELL(0.609 ns) = 3.493 ns; Loc. = FF_X29_Y16_N25; Fanout = 1; REG Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10]'
            Info: Total cell delay = 2.210 ns ( 63.27 % )
            Info: Total interconnect delay = 1.283 ns ( 36.73 % )
        Info: - Smallest clock skew is -0.001 ns
            Info: + Shortest clock path from clock "Clk_1M" to destination register is 2.574 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E1; Fanout = 1; CLK Node = 'Clk_1M'
                Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N8; Fanout = 1; COMB Node = 'Clk_1M~input'
                Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'Clk_1M~inputclkctrl'
                Info: 4: + IC(0.971 ns) + CELL(0.534 ns) = 2.574 ns; Loc. = FF_X29_Y16_N25; Fanout = 1; REG Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10]'
                Info: Total cell delay = 1.440 ns ( 55.94 % )
                Info: Total interconnect delay = 1.134 ns ( 44.06 % )
            Info: - Longest clock path from clock "Clk_1M" to source register is 2.575 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E1; Fanout = 1; CLK Node = 'Clk_1M'
                Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N8; Fanout = 1; COMB Node = 'Clk_1M~input'
                Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'Clk_1M~inputclkctrl'
                Info: 4: + IC(0.972 ns) + CELL(0.534 ns) = 2.575 ns; Loc. = FF_X28_Y16_N11; Fanout = 1; REG Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1]'
                Info: Total cell delay = 1.440 ns ( 55.92 % )
                Info: Total interconnect delay = 1.135 ns ( 44.08 % )
        Info: + Micro clock to output delay of source is 0.199 ns
        Info: + Micro setup delay of destination is -0.015 ns
Info: tsu for register "lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2" (data pin = "Cycle_Period[9]", clock pin = "Reset_n") is 3.706 ns
    Info: + Longest pin to register delay is 5.524 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; PIN Node = 'Cycle_Period[9]'
        Info: 2: + IC(0.000 ns) + CELL(0.876 ns) = 0.876 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2; COMB Node = 'Cycle_Period[9]~input'
        Info: 3: + IC(4.407 ns) + CELL(0.241 ns) = 5.524 ns; Loc. = LCCOMB_X29_Y16_N20; Fanout = 3; REG Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2'
        Info: Total cell delay = 1.117 ns ( 20.22 % )
        Info: Total interconnect delay = 4.407 ns ( 79.78 % )
    Info: + Micro setup delay of destination is 0.716 ns
    Info: - Shortest clock path from clock "Reset_n" to destination register is 2.534 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'Reset_n'
        Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N15; Fanout = 1; COMB Node = 'Reset_n~input'
        Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'Reset_n~inputclkctrl'
        Info: 4: + IC(1.335 ns) + CELL(0.130 ns) = 2.534 ns; Loc. = LCCOMB_X29_Y16_N20; Fanout = 3; REG Node = 'lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2'
        Info: Total cell delay = 1.036 ns ( 40.88 % )
        Info: Total interconnect delay = 1.498 ns ( 59.12 % )
Info: tco from clock "Clk_50" to destination pin "ROM_Dat[10]" through memory "lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10]" is 8.793 ns
    Info: + Longest clock path from clock "Clk_50" to source memory is 2.878 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_50'
        Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_50~input'
        Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 42; COMB Node = 'Clk_50~inputclkctrl'
        Info: 4: + IC(0.972 ns) + CELL(0.837 ns) = 2.878 ns; Loc. = M9K_X13_Y3_N0; Fanout = 1; MEM Node = 'lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10]'
        Info: Total cell delay = 1.743 ns ( 60.56 % )
        Info: Total interconnect delay = 1.135 ns ( 39.44 % )
    Info: + Micro clock to output delay of source is 0.255 ns
    Info: + Longest memory to pin delay is 5.660 ns
        Info: 1: + IC(0.000 ns) + CELL(0.046 ns) = 0.046 ns; Loc. = M9K_X13_Y3_N0; Fanout = 1; MEM Node = 'lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10]'
        Info: 2: + IC(2.107 ns) + CELL(3.507 ns) = 5.660 ns; Loc. = IOOBUF_X41_Y6_N2; Fanout = 1; COMB Node = 'ROM_Dat[10]~output'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 5.660 ns; Loc. = PIN_L14; Fanout = 0; PIN Node = 'ROM_Dat[10]'
        Info: Total cell delay = 3.553 ns ( 62.77 % )
        Info: Total interconnect delay = 2.107 ns ( 37.23 % )
Info: th for register "inst36" (data pin = "Locked", clock pin = "Clk_50") is 0.805 ns
    Info: + Longest clock path from clock "Clk_50" to destination register is 2.584 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_50'
        Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_50~input'
        Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 42; COMB Node = 'Clk_50~inputclkctrl'
        Info: 4: + IC(0.981 ns) + CELL(0.534 ns) = 2.584 ns; Loc. = FF_X8_Y14_N19; Fanout = 2; REG Node = 'inst36'
        Info: Total cell delay = 1.440 ns ( 55.73 % )
        Info: Total interconnect delay = 1.144 ns ( 44.27 % )
    Info: + Micro hold delay of destination is 0.157 ns
    Info: - Shortest pin to register delay is 1.936 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M1; Fanout = 1; PIN Node = 'Locked'
        Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 1; COMB Node = 'Locked~input'
        Info: 3: + IC(0.688 ns) + CELL(0.342 ns) = 1.936 ns; Loc. = FF_X8_Y14_N19; Fanout = 2; REG Node = 'inst36'
        Info: Total cell delay = 1.248 ns ( 64.46 % )
        Info: Total interconnect delay = 0.688 ns ( 35.54 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 137 megabytes
    Info: Processing ended: Fri Jun 19 11:36:17 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


