Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Nov 27 20:19:21 2019
| Host         : acer running 64-bit Linux Mint 19.1 Tessa
| Command      : report_methodology -file top_bip_methodology_drc_routed.rpt -pb top_bip_methodology_drc_routed.pb -rpx top_bip_methodology_drc_routed.rpx
| Design       : top_bip
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 29
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 17         |
| TIMING-18 | Warning  | Missing input or output delay | 12         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.049 ns between u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK (clocked by sys_clk_pin) and u_bip/u_control/program_counter/r_reg_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK (clocked by sys_clk_pin) and u_bip/u_control/program_counter/r_reg_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK (clocked by sys_clk_pin) and u_bip/u_control/program_counter/r_reg_reg[1]_rep/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.262 ns between u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK (clocked by sys_clk_pin) and u_bip/u_control/program_counter/r_reg_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK (clocked by sys_clk_pin) and u_bip/u_control/program_counter/r_reg_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.336 ns between u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK (clocked by sys_clk_pin) and u_bip/u_control/program_counter/r_reg_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.357 ns between u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK (clocked by sys_clk_pin) and u_bip/u_control/program_counter/r_reg_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.360 ns between u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK (clocked by sys_clk_pin) and u_bip/u_control/program_counter/r_reg_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK (clocked by sys_clk_pin) and u_bip/u_control/program_counter/r_reg_reg[2]_rep__0_lopt_replica/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.435 ns between u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK (clocked by sys_clk_pin) and u_bip/u_control/program_counter/r_reg_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK (clocked by sys_clk_pin) and u_bip/u_control/program_counter/r_reg_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.534 ns between u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK (clocked by sys_clk_pin) and u_bip/u_control/program_counter/r_reg_reg[3]_rep/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.544 ns between u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK (clocked by sys_clk_pin) and u_bip/u_control/program_counter/r_reg_reg[2]_rep__0/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.546 ns between u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK (clocked by sys_clk_pin) and u_bip/u_control/program_counter/r_reg_reg[3]_rep_lopt_replica/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.598 ns between u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK (clocked by sys_clk_pin) and u_bip/u_control/program_counter/r_reg_reg[4]_rep/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.745 ns between u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK (clocked by sys_clk_pin) and u_bip/u_control/program_counter/r_reg_reg[5]_rep__0/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.757 ns between u_bip/program_memory/array_reg_reg_960_1023_12_14/RAMC/CLK (clocked by sys_clk_pin) and u_bip/u_control/program_counter/r_reg_reg[5]_rep/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnR relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) sys_clk_pin
Related violations: <none>


