# RISC_CORE
This project implements basic single-cycle, multi-cycle, and pipeline RISC-V (RV32I) CPU designs in SystemVerilog.
