#ifndef __EXYNOS4X12_REG_GPIO_H__
#define __EXYNOS4X12_REG_GPIO_H__

#include <xboot.h>

/*
 * PART 1, Base Address = 0x11400000
 */
/* PORT A0 */
#define EXYNOS4X12_GPA0CON	 	 	(0x11400000 + 0x000)
#define EXYNOS4X12_GPA0DAT	 	 	(0x11400000 + 0x004)
#define EXYNOS4X12_GPA0PUD	 	 	(0x11400000 + 0x008)
#define EXYNOS4X12_GPA0DRV	 	 	(0x11400000 + 0x00C)
#define EXYNOS4X12_GPA0CONPDN 	 	(0x11400000 + 0x010)
#define EXYNOS4X12_GPA0PUDPDN 	 	(0x11400000 + 0x014)

/* PORT A1 */
#define EXYNOS4X12_GPA1CON	 	 	(0x11400000 + 0x020)
#define EXYNOS4X12_GPA1DAT	 	 	(0x11400000 + 0x024)
#define EXYNOS4X12_GPA1PUD	 	 	(0x11400000 + 0x028)
#define EXYNOS4X12_GPA1DRV	 	 	(0x11400000 + 0x02C)
#define EXYNOS4X12_GPA1CONPDN 	 	(0x11400000 + 0x030)
#define EXYNOS4X12_GPA1PUDPDN 	 	(0x11400000 + 0x034)

/* PORT B */
#define EXYNOS4X12_GPBCON	 	 	(0x11400000 + 0x040)
#define EXYNOS4X12_GPBDAT	 	 	(0x11400000 + 0x044)
#define EXYNOS4X12_GPBPUD	 	 	(0x11400000 + 0x048)
#define EXYNOS4X12_GPBDRV	 	 	(0x11400000 + 0x04C)
#define EXYNOS4X12_GPBCONPDN 	 	(0x11400000 + 0x050)
#define EXYNOS4X12_GPBPUDPDN 	 	(0x11400000 + 0x054)

/* PORT C0 */
#define EXYNOS4X12_GPC0CON	 	 	(0x11400000 + 0x060)
#define EXYNOS4X12_GPC0DAT	 	 	(0x11400000 + 0x064)
#define EXYNOS4X12_GPC0PUD	 	 	(0x11400000 + 0x068)
#define EXYNOS4X12_GPC0DRV	 	 	(0x11400000 + 0x06C)
#define EXYNOS4X12_GPC0CONPDN 	 	(0x11400000 + 0x070)
#define EXYNOS4X12_GPC0PUDPDN 	 	(0x11400000 + 0x074)

/* PORT C1 */
#define EXYNOS4X12_GPC1CON	 	 	(0x11400000 + 0x080)
#define EXYNOS4X12_GPC1DAT	 	 	(0x11400000 + 0x084)
#define EXYNOS4X12_GPC1PUD	 	 	(0x11400000 + 0x088)
#define EXYNOS4X12_GPC1DRV	 	 	(0x11400000 + 0x08C)
#define EXYNOS4X12_GPC1CONPDN 	 	(0x11400000 + 0x090)
#define EXYNOS4X12_GPC1PUDPDN 	 	(0x11400000 + 0x094)

/* PORT D0 */
#define EXYNOS4X12_GPD0CON	 	 	(0x11400000 + 0x0A0)
#define EXYNOS4X12_GPD0DAT	 	 	(0x11400000 + 0x0A4)
#define EXYNOS4X12_GPD0PUD	 	 	(0x11400000 + 0x0A8)
#define EXYNOS4X12_GPD0DRV	 	 	(0x11400000 + 0x0AC)
#define EXYNOS4X12_GPD0CONPDN 	 	(0x11400000 + 0x0B0)
#define EXYNOS4X12_GPD0PUDPDN 	 	(0x11400000 + 0x0B4)

/* PORT D1 */
#define EXYNOS4X12_GPD1CON	 	 	(0x11400000 + 0x0C0)
#define EXYNOS4X12_GPD1DAT	 	 	(0x11400000 + 0x0C4)
#define EXYNOS4X12_GPD1PUD	 	 	(0x11400000 + 0x0C8)
#define EXYNOS4X12_GPD1DRV	 	 	(0x11400000 + 0x0CC)
#define EXYNOS4X12_GPD1CONPDN 	 	(0x11400000 + 0x0D0)
#define EXYNOS4X12_GPD1PUDPDN 	 	(0x11400000 + 0x0D4)

/* PORT F0 */
#define EXYNOS4X12_GPF0CON	 	 	(0x11400000 + 0x180)
#define EXYNOS4X12_GPF0DAT	 	 	(0x11400000 + 0x184)
#define EXYNOS4X12_GPF0PUD	 	 	(0x11400000 + 0x188)
#define EXYNOS4X12_GPF0DRV	 	 	(0x11400000 + 0x18C)
#define EXYNOS4X12_GPF0CONPDN 	 	(0x11400000 + 0x190)
#define EXYNOS4X12_GPF0PUDPDN 	 	(0x11400000 + 0x194)

/* PORT F1 */
#define EXYNOS4X12_GPF1CON	 	 	(0x11400000 + 0x1A0)
#define EXYNOS4X12_GPF1DAT	 	 	(0x11400000 + 0x1A4)
#define EXYNOS4X12_GPF1PUD	 	 	(0x11400000 + 0x1A8)
#define EXYNOS4X12_GPF1DRV	 	 	(0x11400000 + 0x1AC)
#define EXYNOS4X12_GPF1CONPDN 	 	(0x11400000 + 0x1B0)
#define EXYNOS4X12_GPF1PUDPDN 	 	(0x11400000 + 0x1B4)

/* PORT F2 */
#define EXYNOS4X12_GPF2CON	 	 	(0x11400000 + 0x1C0)
#define EXYNOS4X12_GPF2DAT	 	 	(0x11400000 + 0x1C4)
#define EXYNOS4X12_GPF2PUD	 	 	(0x11400000 + 0x1C8)
#define EXYNOS4X12_GPF2DRV	 	 	(0x11400000 + 0x1CC)
#define EXYNOS4X12_GPF2CONPDN 	 	(0x11400000 + 0x1D0)
#define EXYNOS4X12_GPF2PUDPDN 	 	(0x11400000 + 0x1D4)

/* PORT F3 */
#define EXYNOS4X12_GPF3CON	 	 	(0x11400000 + 0x1E0)
#define EXYNOS4X12_GPF3DAT	 	 	(0x11400000 + 0x1E4)
#define EXYNOS4X12_GPF3PUD	 	 	(0x11400000 + 0x1E8)
#define EXYNOS4X12_GPF3DRV	 	 	(0x11400000 + 0x1EC)
#define EXYNOS4X12_GPF3CONPDN 	 	(0x11400000 + 0x1F0)
#define EXYNOS4X12_GPF3PUDPDN 	 	(0x11400000 + 0x1F4)

/* PORT ETC1 */
#define EXYNOS4X12_ETC1PUD	 	 	(0x11400000 + 0x228)
#define EXYNOS4X12_ETC1DRV		 	(0x11400000 + 0x22C)

/* PORT J0 */
#define EXYNOS4X12_GPJ0CON	 	 	(0x11400000 + 0x240)
#define EXYNOS4X12_GPJ0DAT	 	 	(0x11400000 + 0x244)
#define EXYNOS4X12_GPJ0PUD	 	 	(0x11400000 + 0x248)
#define EXYNOS4X12_GPJ0DRV	 	 	(0x11400000 + 0x24C)
#define EXYNOS4X12_GPJ0CONPDN 	 	(0x11400000 + 0x250)
#define EXYNOS4X12_GPJ0PUDPDN 	 	(0x11400000 + 0x254)

/* PORT J1 */
#define EXYNOS4X12_GPJ1CON	 	 	(0x11400000 + 0x260)
#define EXYNOS4X12_GPJ1DAT	 	 	(0x11400000 + 0x264)
#define EXYNOS4X12_GPJ1PUD	 	 	(0x11400000 + 0x268)
#define EXYNOS4X12_GPJ1DRV	 	 	(0x11400000 + 0x26C)
#define EXYNOS4X12_GPJ1CONPDN 	 	(0x11400000 + 0x270)
#define EXYNOS4X12_GPJ1PUDPDN 	 	(0x11400000 + 0x274)

/*
 * PART 2, Base Address = 0x11000000
 */
/* PORT K0 */
#define EXYNOS4X12_GPK0CON	 	 	(0x11000000 + 0x040)
#define EXYNOS4X12_GPK0DAT	 	 	(0x11000000 + 0x044)
#define EXYNOS4X12_GPK0PUD	 	 	(0x11000000 + 0x048)
#define EXYNOS4X12_GPK0DRV	 	 	(0x11000000 + 0x04C)
#define EXYNOS4X12_GPK0CONPDN 	 	(0x11000000 + 0x050)
#define EXYNOS4X12_GPK0PUDPDN 	 	(0x11000000 + 0x054)

/* PORT K1 */
#define EXYNOS4X12_GPK1CON	 	 	(0x11000000 + 0x060)
#define EXYNOS4X12_GPK1DAT	 	 	(0x11000000 + 0x064)
#define EXYNOS4X12_GPK1PUD	 	 	(0x11000000 + 0x068)
#define EXYNOS4X12_GPK1DRV	 	 	(0x11000000 + 0x06C)
#define EXYNOS4X12_GPK1CONPDN 	 	(0x11000000 + 0x070)
#define EXYNOS4X12_GPK1PUDPDN 	 	(0x11000000 + 0x074)

/* PORT K2 */
#define EXYNOS4X12_GPK2CON	 	 	(0x11000000 + 0x080)
#define EXYNOS4X12_GPK2DAT	 	 	(0x11000000 + 0x084)
#define EXYNOS4X12_GPK2PUD	 	 	(0x11000000 + 0x088)
#define EXYNOS4X12_GPK2DRV	 	 	(0x11000000 + 0x08C)
#define EXYNOS4X12_GPK2CONPDN 	 	(0x11000000 + 0x090)
#define EXYNOS4X12_GPK2PUDPDN 	 	(0x11000000 + 0x094)

/* PORT K3 */
#define EXYNOS4X12_GPK3CON	 	 	(0x11000000 + 0x0A0)
#define EXYNOS4X12_GPK3DAT	 	 	(0x11000000 + 0x0A4)
#define EXYNOS4X12_GPK3PUD	 	 	(0x11000000 + 0x0A8)
#define EXYNOS4X12_GPK3DRV	 	 	(0x11000000 + 0x0AC)
#define EXYNOS4X12_GPK3CONPDN 	 	(0x11000000 + 0x0B0)
#define EXYNOS4X12_GPK3PUDPDN 	 	(0x11000000 + 0x0B4)

/* PORT L0 */
#define EXYNOS4X12_GPL0CON	 	 	(0x11000000 + 0x0C0)
#define EXYNOS4X12_GPL0DAT	 	 	(0x11000000 + 0x0C4)
#define EXYNOS4X12_GPL0PUD	 	 	(0x11000000 + 0x0C8)
#define EXYNOS4X12_GPL0DRV	 	 	(0x11000000 + 0x0CC)
#define EXYNOS4X12_GPL0CONPDN 	 	(0x11000000 + 0x0D0)
#define EXYNOS4X12_GPL0PUDPDN 	 	(0x11000000 + 0x0D4)

/* PORT L1 */
#define EXYNOS4X12_GPL1CON	 	 	(0x11000000 + 0x0E0)
#define EXYNOS4X12_GPL1DAT	 	 	(0x11000000 + 0x0E4)
#define EXYNOS4X12_GPL1PUD	 	 	(0x11000000 + 0x0E8)
#define EXYNOS4X12_GPL1DRV	 	 	(0x11000000 + 0x0EC)
#define EXYNOS4X12_GPL1CONPDN 	 	(0x11000000 + 0x0F0)
#define EXYNOS4X12_GPL1PUDPDN 	 	(0x11000000 + 0x0F4)

/* PORT L2 */
#define EXYNOS4X12_GPL2CON	 	 	(0x11000000 + 0x100)
#define EXYNOS4X12_GPL2DAT	 	 	(0x11000000 + 0x104)
#define EXYNOS4X12_GPL2PUD	 	 	(0x11000000 + 0x108)
#define EXYNOS4X12_GPL2DRV	 	 	(0x11000000 + 0x10C)
#define EXYNOS4X12_GPL2CONPDN 	 	(0x11000000 + 0x110)
#define EXYNOS4X12_GPL2PUDPDN 	 	(0x11000000 + 0x114)

/* PORT Y0 */
#define EXYNOS4X12_GPY0CON	 	 	(0x11000000 + 0x120)
#define EXYNOS4X12_GPY0DAT	 	 	(0x11000000 + 0x124)
#define EXYNOS4X12_GPY0PUD	 	 	(0x11000000 + 0x128)
#define EXYNOS4X12_GPY0DRV	 	 	(0x11000000 + 0x12C)
#define EXYNOS4X12_GPY0CONPDN 	 	(0x11000000 + 0x130)
#define EXYNOS4X12_GPY0PUDPDN 	 	(0x11000000 + 0x134)

/* PORT Y1 */
#define EXYNOS4X12_GPY1CON	 	 	(0x11000000 + 0x140)
#define EXYNOS4X12_GPY1DAT	 	 	(0x11000000 + 0x144)
#define EXYNOS4X12_GPY1PUD	 	 	(0x11000000 + 0x148)
#define EXYNOS4X12_GPY1DRV	 	 	(0x11000000 + 0x14C)
#define EXYNOS4X12_GPY1CONPDN 	 	(0x11000000 + 0x150)
#define EXYNOS4X12_GPY1PUDPDN 	 	(0x11000000 + 0x154)

/* PORT Y2 */
#define EXYNOS4X12_GPY2CON	 	 	(0x11000000 + 0x160)
#define EXYNOS4X12_GPY2DAT	 	 	(0x11000000 + 0x164)
#define EXYNOS4X12_GPY2PUD	 	 	(0x11000000 + 0x168)
#define EXYNOS4X12_GPY2DRV	 	 	(0x11000000 + 0x16C)
#define EXYNOS4X12_GPY2CONPDN 	 	(0x11000000 + 0x170)
#define EXYNOS4X12_GPY2PUDPDN 	 	(0x11000000 + 0x174)

/* PORT Y3 */
#define EXYNOS4X12_GPY3CON	 	 	(0x11000000 + 0x180)
#define EXYNOS4X12_GPY3DAT	 	 	(0x11000000 + 0x184)
#define EXYNOS4X12_GPY3PUD	 	 	(0x11000000 + 0x188)
#define EXYNOS4X12_GPY3DRV	 	 	(0x11000000 + 0x18C)
#define EXYNOS4X12_GPY3CONPDN 	 	(0x11000000 + 0x190)
#define EXYNOS4X12_GPY3PUDPDN 	 	(0x11000000 + 0x194)

/* PORT Y4 */
#define EXYNOS4X12_GPY4CON	 	 	(0x11000000 + 0x1A0)
#define EXYNOS4X12_GPY4DAT	 	 	(0x11000000 + 0x1A4)
#define EXYNOS4X12_GPY4PUD	 	 	(0x11000000 + 0x1A8)
#define EXYNOS4X12_GPY4DRV	 	 	(0x11000000 + 0x1AC)
#define EXYNOS4X12_GPY4CONPDN 	 	(0x11000000 + 0x1B0)
#define EXYNOS4X12_GPY4PUDPDN 	 	(0x11000000 + 0x1B4)

/* PORT Y5 */
#define EXYNOS4X12_GPY5CON	 	 	(0x11000000 + 0x1C0)
#define EXYNOS4X12_GPY5DAT	 	 	(0x11000000 + 0x1C4)
#define EXYNOS4X12_GPY5PUD	 	 	(0x11000000 + 0x1C8)
#define EXYNOS4X12_GPY5DRV	 	 	(0x11000000 + 0x1CC)
#define EXYNOS4X12_GPY5CONPDN 	 	(0x11000000 + 0x1D0)
#define EXYNOS4X12_GPY5PUDPDN 	 	(0x11000000 + 0x1D4)

/* PORT Y6 */
#define EXYNOS4X12_GPY6CON	 	 	(0x11000000 + 0x1E0)
#define EXYNOS4X12_GPY6DAT	 	 	(0x11000000 + 0x1E4)
#define EXYNOS4X12_GPY6PUD	 	 	(0x11000000 + 0x1E8)
#define EXYNOS4X12_GPY6DRV	 	 	(0x11000000 + 0x1EC)
#define EXYNOS4X12_GPY6CONPDN 	 	(0x11000000 + 0x1F0)
#define EXYNOS4X12_GPY6PUDPDN 	 	(0x11000000 + 0x1F4)

/* PORT ETC0 */
#define EXYNOS4X12_ETC0PUD	 	 	(0x11000000 + 0x208)
#define EXYNOS4X12_ETC0DRV		 	(0x11000000 + 0x20C)

/* PORT ETC6 */
#define EXYNOS4X12_ETC6PUD	 	 	(0x11000000 + 0x228)
#define EXYNOS4X12_ETC6DRV		 	(0x11000000 + 0x22C)

/* PORT M0 */
#define EXYNOS4X12_GPM0CON	 	 	(0x11000000 + 0x260)
#define EXYNOS4X12_GPM0DAT	 	 	(0x11000000 + 0x264)
#define EXYNOS4X12_GPM0PUD	 	 	(0x11000000 + 0x268)
#define EXYNOS4X12_GPM0DRV	 	 	(0x11000000 + 0x26C)
#define EXYNOS4X12_GPM0CONPDN 	 	(0x11000000 + 0x270)
#define EXYNOS4X12_GPM0PUDPDN 	 	(0x11000000 + 0x274)

/* PORT M1 */
#define EXYNOS4X12_GPM1CON	 	 	(0x11000000 + 0x280)
#define EXYNOS4X12_GPM1DAT	 	 	(0x11000000 + 0x284)
#define EXYNOS4X12_GPM1PUD	 	 	(0x11000000 + 0x288)
#define EXYNOS4X12_GPM1DRV	 	 	(0x11000000 + 0x28C)
#define EXYNOS4X12_GPM1CONPDN 	 	(0x11000000 + 0x290)
#define EXYNOS4X12_GPM1PUDPDN 	 	(0x11000000 + 0x294)

/* PORT M2 */
#define EXYNOS4X12_GPM2CON	 	 	(0x11000000 + 0x2A0)
#define EXYNOS4X12_GPM2DAT	 	 	(0x11000000 + 0x2A4)
#define EXYNOS4X12_GPM2PUD	 	 	(0x11000000 + 0x2A8)
#define EXYNOS4X12_GPM2DRV	 	 	(0x11000000 + 0x2AC)
#define EXYNOS4X12_GPM2CONPDN 	 	(0x11000000 + 0x2B0)
#define EXYNOS4X12_GPM2PUDPDN 	 	(0x11000000 + 0x2B4)

/* PORT M3 */
#define EXYNOS4X12_GPM3CON	 	 	(0x11000000 + 0x2C0)
#define EXYNOS4X12_GPM3DAT	 	 	(0x11000000 + 0x2C4)
#define EXYNOS4X12_GPM3PUD	 	 	(0x11000000 + 0x2C8)
#define EXYNOS4X12_GPM3DRV	 	 	(0x11000000 + 0x2CC)
#define EXYNOS4X12_GPM3CONPDN 	 	(0x11000000 + 0x2D0)
#define EXYNOS4X12_GPM3PUDPDN 	 	(0x11000000 + 0x2D4)

/* PORT M4 */
#define EXYNOS4X12_GPM4CON	 	 	(0x11000000 + 0x2E0)
#define EXYNOS4X12_GPM4DAT	 	 	(0x11000000 + 0x2E4)
#define EXYNOS4X12_GPM4PUD	 	 	(0x11000000 + 0x2E8)
#define EXYNOS4X12_GPM4DRV	 	 	(0x11000000 + 0x2EC)
#define EXYNOS4X12_GPM4CONPDN 	 	(0x11000000 + 0x2F0)
#define EXYNOS4X12_GPM4PUDPDN 	 	(0x11000000 + 0x2F4)

/* PORT X0 */
#define EXYNOS4X12_GPX0CON	 	 	(0x11000000 + 0xC00)
#define EXYNOS4X12_GPX0DAT	 	 	(0x11000000 + 0xC04)
#define EXYNOS4X12_GPX0PUD	 	 	(0x11000000 + 0xC08)
#define EXYNOS4X12_GPX0DRV	 	 	(0x11000000 + 0xC0C)

/* PORT X1 */
#define EXYNOS4X12_GPX1CON	 	 	(0x11000000 + 0xC20)
#define EXYNOS4X12_GPX1DAT	 	 	(0x11000000 + 0xC24)
#define EXYNOS4X12_GPX1PUD	 	 	(0x11000000 + 0xC28)
#define EXYNOS4X12_GPX1DRV	 	 	(0x11000000 + 0xC2C)

/* PORT X2 */
#define EXYNOS4X12_GPX2CON	 	 	(0x11000000 + 0xC40)
#define EXYNOS4X12_GPX2DAT	 	 	(0x11000000 + 0xC44)
#define EXYNOS4X12_GPX2PUD	 	 	(0x11000000 + 0xC48)
#define EXYNOS4X12_GPX2DRV	 	 	(0x11000000 + 0xC4C)

/* PORT X3 */
#define EXYNOS4X12_GPX3CON	 	 	(0x11000000 + 0xC60)
#define EXYNOS4X12_GPX3DAT	 	 	(0x11000000 + 0xC64)
#define EXYNOS4X12_GPX3PUD	 	 	(0x11000000 + 0xC68)
#define EXYNOS4X12_GPX3DRV	 	 	(0x11000000 + 0xC6C)

/*
 * PART 3, Base Address = 0x03860000
 */
/* PORT Z */
#define EXYNOS4X12_GPZCON	 	 	(0x03860000 + 0x000)
#define EXYNOS4X12_GPZDAT	 	 	(0x03860000 + 0x004)
#define EXYNOS4X12_GPZPUD	 	 	(0x03860000 + 0x008)
#define EXYNOS4X12_GPZDRV	 	 	(0x03860000 + 0x00C)
#define EXYNOS4X12_GPZCONPDN 	 	(0x03860000 + 0x010)
#define EXYNOS4X12_GPZPUDPDN 	 	(0x03860000 + 0x014)

/*
 * PART 4, Base Address = 0x106E0000
 */
/* PORT V0 */
#define EXYNOS4X12_GPV0CON	 	 	(0x106E0000 + 0x000)
#define EXYNOS4X12_GPV0DAT	 	 	(0x106E0000 + 0x004)
#define EXYNOS4X12_GPV0PUD	 	 	(0x106E0000 + 0x008)
#define EXYNOS4X12_GPV0DRV	 	 	(0x106E0000 + 0x00C)
#define EXYNOS4X12_GPV0CONPDN 	 	(0x106E0000 + 0x010)
#define EXYNOS4X12_GPV0PUDPDN 	 	(0x106E0000 + 0x014)

/* PORT V1 */
#define EXYNOS4X12_GPV1CON	 	 	(0x106E0000 + 0x020)
#define EXYNOS4X12_GPV1DAT	 	 	(0x106E0000 + 0x024)
#define EXYNOS4X12_GPV1PUD	 	 	(0x106E0000 + 0x028)
#define EXYNOS4X12_GPV1DRV	 	 	(0x106E0000 + 0x02C)
#define EXYNOS4X12_GPV1CONPDN 	 	(0x106E0000 + 0x030)
#define EXYNOS4X12_GPV1PUDPDN 	 	(0x106E0000 + 0x034)

/* PORT ETC7 */
#define EXYNOS4X12_ETC7PUD	 	 	(0x106E0000 + 0x048)
#define EXYNOS4X12_ETC7DRV		 	(0x106E0000 + 0x04C)

/* PORT V2 */
#define EXYNOS4X12_GPV2CON	 	 	(0x106E0000 + 0x060)
#define EXYNOS4X12_GPV2DAT	 	 	(0x106E0000 + 0x064)
#define EXYNOS4X12_GPV2PUD	 	 	(0x106E0000 + 0x068)
#define EXYNOS4X12_GPV2DRV	 	 	(0x106E0000 + 0x06C)
#define EXYNOS4X12_GPV2CONPDN 	 	(0x106E0000 + 0x070)
#define EXYNOS4X12_GPV2PUDPDN 	 	(0x106E0000 + 0x074)

/* PORT V3 */
#define EXYNOS4X12_GPV3CON	 	 	(0x106E0000 + 0x080)
#define EXYNOS4X12_GPV3DAT	 	 	(0x106E0000 + 0x084)
#define EXYNOS4X12_GPV3PUD	 	 	(0x106E0000 + 0x088)
#define EXYNOS4X12_GPV3DRV	 	 	(0x106E0000 + 0x08C)
#define EXYNOS4X12_GPV3CONPDN 	 	(0x106E0000 + 0x090)
#define EXYNOS4X12_GPV3PUDPDN 	 	(0x106E0000 + 0x094)

/* PORT ETC8 */
#define EXYNOS4X12_ETC8PUD	 	 	(0x106E0000 + 0x0A8)
#define EXYNOS4X12_ETC8DRV		 	(0x106E0000 + 0x0AC)

/* PORT V4 */
#define EXYNOS4X12_GPV4CON	 	 	(0x106E0000 + 0x0C0)
#define EXYNOS4X12_GPV4DAT	 	 	(0x106E0000 + 0x0C4)
#define EXYNOS4X12_GPV4PUD	 	 	(0x106E0000 + 0x0C8)
#define EXYNOS4X12_GPV4DRV	 	 	(0x106E0000 + 0x0CC)
#define EXYNOS4X12_GPV4CONPDN 	 	(0x106E0000 + 0x0D0)
#define EXYNOS4X12_GPV4PUDPDN 	 	(0x106E0000 + 0x0D4)

#endif /* __EXYNOS4X12_REG_GPIO_H__ */
