#-----------------------------------------------------------
# Webtalk v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Sep 22 02:25:30 2019
# Process ID: 75556
# Current directory: D:/github/Digital-Hardware-Modelling/tutorials/xilinx/hls/ug871-design-files/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/sim/verilog
# Command line: wbtcv.exe -mode batch -source D:/github/Digital-Hardware-Modelling/tutorials/xilinx/hls/ug871-design-files/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/sim/verilog/xsim.dir/hls_macc/webtalk/xsim_webtalk.tcl -notrace
# Log file: D:/github/Digital-Hardware-Modelling/tutorials/xilinx/hls/ug871-design-files/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/sim/verilog/webtalk.log
# Journal file: D:/github/Digital-Hardware-Modelling/tutorials/xilinx/hls/ug871-design-files/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/sim/verilog\webtalk.jou
#-----------------------------------------------------------
source D:/github/Digital-Hardware-Modelling/tutorials/xilinx/hls/ug871-design-files/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/sim/verilog/xsim.dir/hls_macc/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/github/Digital-Hardware-Modelling/tutorials/xilinx/hls/ug871-design-files/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/sim/verilog/xsim.dir/hls_macc/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Sep 22 02:25:35 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 22 02:25:35 2019...
