{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711134601332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711134601332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 14:10:01 2024 " "Processing started: Fri Mar 22 14:10:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711134601332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711134601332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FA -c FA --generate_symbol=U:/spring2024/CPRE281/lab7/FA.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off FA -c FA --generate_symbol=U:/spring2024/CPRE281/lab7/FA.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711134601332 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x fa.v(6) " "Verilog HDL error at fa.v(6): object \"x\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fa.v" "" { Text "U:/spring2024/CPRE281/lab7/fa.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1711134603719 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y fa.v(6) " "Verilog HDL error at fa.v(6): object \"y\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fa.v" "" { Text "U:/spring2024/CPRE281/lab7/fa.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1711134603719 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y fa.v(7) " "Verilog HDL error at fa.v(7): object \"y\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fa.v" "" { Text "U:/spring2024/CPRE281/lab7/fa.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1711134603719 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 3 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711134603719 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 22 14:10:03 2024 " "Processing ended: Fri Mar 22 14:10:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711134603719 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711134603719 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711134603719 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711134603719 ""}
