// Seed: 2606635912
module module_0 #(
    parameter id_2 = 32'd6
);
  logic [1 : -1] id_1;
  always disable _id_2;
  logic id_3, id_4;
  logic [~  id_2 : -1] id_5;
  logic [id_2 : 1 'b0] id_6;
  logic id_7, id_8;
  initial begin : LABEL_0
    id_1 = -1;
  end
  assign id_8 = id_6 ? id_5 - ((-1'b0) & id_4) : id_5;
  assign id_3 = id_1;
endmodule
module module_1 #(
    parameter id_19 = 32'd32,
    parameter id_4  = 32'd51
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire _id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always
  fork
    id_8 += id_1;
    {1, id_15} <= -1;
  join_any
  parameter id_24 = 1;
  logic [id_4 : id_19] id_25;
  ;
  module_0 modCall_1 ();
  parameter id_26 = id_24;
endmodule
