Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.1.217.3

Wed Dec  7 23:03:19 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt es4finalproj_impl_1.twr es4finalproj_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
        1.3  Error/Warning Messages
    2  CLOCK SUMMARY
        2.1  Clock display_inst/clk
        2.2  Clock pll_outcore_o_c
        2.3  Clock CLK
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 
[IGNORED:]create_generated_clock -name {pll_outcore_o_c} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {display_inst/clk} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
NES_inst/digital_7__I_0_i2_3_lut/A	->	NES_inst/digital_7__I_0_i2_3_lut/Z

++++ Loop2
NES_inst/digital_7__I_0_i5_3_lut/A	->	NES_inst/digital_7__I_0_i5_3_lut/Z

++++ Loop3
NES_inst/digital_7__I_0_i3_3_lut/A	->	NES_inst/digital_7__I_0_i3_3_lut/Z

++++ Loop4
board_inst/i11_3_lut/B	->	board_inst/i11_3_lut/Z

++++ Loop5
NES_inst/digital_7__I_0_i8_3_lut/A	->	NES_inst/digital_7__I_0_i8_3_lut/Z

++++ Loop6
NES_inst/digital_7__I_0_i7_3_lut/A	->	NES_inst/digital_7__I_0_i7_3_lut/Z

++++ Loop7
NES_inst/digital_7__I_0_i4_3_lut/A	->	NES_inst/digital_7__I_0_i4_3_lut/Z

++++ Loop8
NES_inst/digital_7__I_0_i1_3_lut/A	->	NES_inst/digital_7__I_0_i1_3_lut/Z


1.3  Error/Warning Messages
============================
WARNING - No master clock for
	generated clock	create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] .

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "display_inst/clk"
=======================
create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_outcore_o_c"
=======================
create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "CLK"
=======================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock CLK                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From CLK                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          21.368 ns |         46.799 MHz 
HSOSC_inst/CLKHF (MPW)                  |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock CLK                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From pll_outcore_o_c                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 2.16009%

3.1.2  Timing Errors
---------------------
Timing Errors: 3 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 1.147 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/snake_len_i6_20334__i6/D      |   -0.536 ns 
board_inst/game_State_i1/D               |   -0.353 ns 
board_inst/snake_len_i6_20334__i5/D      |   -0.259 ns 
board_inst/snake_len_i6_20334__i4/D      |    0.018 ns 
board_inst/snake_len_i6_20334__i3/D      |    0.295 ns 
board_inst/game_State_i0/D               |    0.308 ns 
board_inst/apple_id_i0/D                 |    0.374 ns 
board_inst/apple_id_i2/D                 |    0.374 ns 
board_inst/apple_id_i7/D                 |    0.374 ns 
board_inst/apple_id_i6/D                 |    0.374 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           3 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/snakePos_inst/dir_signal__i1/D|    1.715 ns 
board_inst/apple_id_i0/D                 |    1.715 ns 
board_inst/game_State_i1/D               |    1.715 ns 
board_inst/game_State_i0/D               |    1.715 ns 
board_inst/snake_len_i6_20334__i1/D      |    1.882 ns 
board_inst/snake_len_i6_20334__i2/D      |    1.882 ns 
board_inst/snake_len_i6_20334__i3/D      |    1.882 ns 
board_inst/snake_len_i6_20334__i4/D      |    1.882 ns 
board_inst/snake_len_i6_20334__i5/D      |    1.882 ns 
board_inst/snake_len_i6_20334__i6/D      |    1.882 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
board_inst/snakePos_inst/snake_dir_i0_i1/Q                           
                                        |          No required time
board_inst/snakePos_inst/snake_dir_i0_i0/Q                           
                                        |          No required time
board_inst/snakePos_inst/snake_arr_i95/Q|          No required time
board_inst/snakePos_inst/snake_arr_i94/Q|          No required time
board_inst/snakePos_inst/snake_arr_i93/Q|          No required time
board_inst/snakePos_inst/snake_arr_i92/Q|          No required time
board_inst/snakePos_inst/snake_arr_i91/Q|          No required time
board_inst/snakePos_inst/snake_arr_i90/Q|          No required time
board_inst/snakePos_inst/snake_arr_i89/Q|          No required time
board_inst/snakePos_inst/snake_arr_i87/Q|          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       102
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
display_inst/vga_init/x_pos_9710__i9/D  |    No arrival or required
display_inst/vga_init/x_pos_9710__i9/SR |    No arrival or required
display_inst/vga_init/x_pos_9710__i8/D  |    No arrival or required
display_inst/vga_init/x_pos_9710__i7/D  |    No arrival or required
{display_inst/vga_init/x_pos_9710__i7/SR   display_inst/vga_init/x_pos_9710__i8/SR}                           
                                        |    No arrival or required
display_inst/vga_init/x_pos_9710__i6/D  |    No arrival or required
display_inst/vga_init/x_pos_9710__i5/D  |    No arrival or required
{display_inst/vga_init/x_pos_9710__i5/SR   display_inst/vga_init/x_pos_9710__i6/SR}                           
                                        |    No arrival or required
display_inst/vga_init/x_pos_9710__i4/D  |    No arrival or required
display_inst/vga_init/x_pos_9710__i3/D  |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       243
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
pll_in_clock                            |                     input
data                                    |                     input
VSYNC                                   |                    output
HSYNC                                   |                    output
continCLK                               |                    output
delete_me[2]                            |                    output
rgb[0]                                  |                    output
rgb[1]                                  |                    output
rgb[2]                                  |                    output
rgb[3]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
board_inst/snakePos_inst/snake_head_i0  |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[1]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[0]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[2]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[3]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[5]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[4]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[9]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[8]_i1                           
                                        |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[6]_i1                           
                                        |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       570
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_9707_9982__i14/Q  (SLICE_R12C25D)
Path End         : board_inst/snake_len_i6_20334__i6/D  (SLICE_R9C25D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 14
Delay Ratio      : 70.1% (route), 29.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.535 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  137     


Data Path

NES_inst/count_9707_9982__i14/CK->NES_inst/count_9707_9982__i14/Q
                                          SLICE_R12C25D      CLK_TO_Q0_DELAY      1.388                  6.887  3       
NES_inst/NEScount[5]                                         NET DELAY            2.022                  8.909  3       
NES_inst/i1_2_lut_adj_3283/B->NES_inst/i1_2_lut_adj_3283/Z
                                          SLICE_R11C26A      C0_TO_F0_DELAY       0.476                  9.385  1       
NES_inst/n4                                                  NET DELAY            0.304                  9.689  1       
NES_inst/i2_4_lut/D->NES_inst/i2_4_lut/Z  SLICE_R11C26A      C1_TO_F1_DELAY       0.449                 10.138  2       
NES_inst/n77255                                              NET DELAY            2.485                 12.623  2       
NES_inst/i2_3_lut_adj_3284/C->NES_inst/i2_3_lut_adj_3284/Z
                                          SLICE_R11C25B      B0_TO_F0_DELAY       0.449                 13.072  8       
NES_inst/n25                                                 NET DELAY            2.168                 15.240  8       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R10C26A      D0_TO_F0_DELAY       0.449                 15.689  6       
NES_inst/digital[2]                                          NET DELAY            2.551                 18.240  6       
NES_inst/i73347_2_lut_3_lut_4_lut/D->NES_inst/i73347_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C25C      A0_TO_F0_DELAY       0.449                 18.689  8       
NES_inst/n68                                                 NET DELAY            2.168                 20.857  8       
NES_inst/i3_3_lut_4_lut_4_lut/C->NES_inst/i3_3_lut_4_lut_4_lut/Z
                                          SLICE_R10C24C      D1_TO_F1_DELAY       0.449                 21.306  1       
NES_inst/n77305                                              NET DELAY            2.485                 23.791  1       
board_inst/snake_len_i6_20334_add_4_1/B1->board_inst/snake_len_i6_20334_add_4_1/CO1
                                          SLICE_R9C25A       B1_TO_COUT1_DELAY    0.357                 24.148  2       
board_inst/n73869                                            NET DELAY            0.000                 24.148  2       
board_inst/snake_len_i6_20334_add_4_3/CI0->board_inst/snake_len_i6_20334_add_4_3/CO0
                                          SLICE_R9C25B       CIN0_TO_COUT0_DELAY  0.277                 24.425  2       
board_inst/n85803                                            NET DELAY            0.000                 24.425  2       
board_inst/snake_len_i6_20334_add_4_3/CI1->board_inst/snake_len_i6_20334_add_4_3/CO1
                                          SLICE_R9C25B       CIN1_TO_COUT1_DELAY  0.277                 24.702  2       
board_inst/n73871                                            NET DELAY            0.000                 24.702  2       
board_inst/snake_len_i6_20334_add_4_5/CI0->board_inst/snake_len_i6_20334_add_4_5/CO0
                                          SLICE_R9C25C       CIN0_TO_COUT0_DELAY  0.277                 24.979  2       
board_inst/n85806                                            NET DELAY            0.000                 24.979  2       
board_inst/snake_len_i6_20334_add_4_5/CI1->board_inst/snake_len_i6_20334_add_4_5/CO1
                                          SLICE_R9C25C       CIN1_TO_COUT1_DELAY  0.277                 25.256  2       
board_inst/n73873                                            NET DELAY            0.000                 25.256  2       
board_inst/snake_len_i6_20334_add_4_7/CI0->board_inst/snake_len_i6_20334_add_4_7/CO0
                                          SLICE_R9C25D       CIN0_TO_COUT0_DELAY  0.277                 25.533  2       
board_inst/n85809                                            NET DELAY            0.661                 26.194  2       
board_inst/snake_len_i6_20334_add_4_7/D1->board_inst/snake_len_i6_20334_add_4_7/S1
                                          SLICE_R9C25D       D1_TO_F1_DELAY       0.476                 26.670  1       
board_inst/n33[6] ( DI1 )                                    NET DELAY            0.000                 26.670  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  137     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -26.669  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                                    -0.535  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_9707_9982__i14/Q  (SLICE_R12C25D)
Path End         : board_inst/game_State_i1/D  (SLICE_R10C25C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 8
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.352 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  137     


Data Path

NES_inst/count_9707_9982__i14/CK->NES_inst/count_9707_9982__i14/Q
                                          SLICE_R12C25D      CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[5]                                         NET DELAY        2.022                  8.909  3       
NES_inst/i1_2_lut_adj_3283/B->NES_inst/i1_2_lut_adj_3283/Z
                                          SLICE_R11C26A      C0_TO_F0_DELAY   0.476                  9.385  1       
NES_inst/n4                                                  NET DELAY        0.304                  9.689  1       
NES_inst/i2_4_lut/D->NES_inst/i2_4_lut/Z  SLICE_R11C26A      C1_TO_F1_DELAY   0.449                 10.138  2       
NES_inst/n77255                                              NET DELAY        2.485                 12.623  2       
NES_inst/i2_3_lut_adj_3284/C->NES_inst/i2_3_lut_adj_3284/Z
                                          SLICE_R11C25B      B0_TO_F0_DELAY   0.449                 13.072  8       
NES_inst/n25                                                 NET DELAY        3.278                 16.350  8       
board_inst/i11_3_lut/C->board_inst/i11_3_lut/Z
                                          SLICE_R9C24A       D0_TO_F0_DELAY   0.449                 16.799  7       
NES_inst/delete_me_c_0                                       NET DELAY        3.661                 20.460  7       
board_inst/i1_3_lut_4_lut_4_lut/D->board_inst/i1_3_lut_4_lut_4_lut/Z
                                          SLICE_R11C25C      A1_TO_F1_DELAY   0.449                 20.909  1       
board_inst/n77327                                            NET DELAY        2.168                 23.077  1       
board_inst/i2_4_lut/D->board_inst/i2_4_lut/Z
                                          SLICE_R11C25D      D1_TO_F1_DELAY   0.449                 23.526  1       
board_inst/n33170                                            NET DELAY        2.485                 26.011  1       
board_inst/i13_3_lut/A->board_inst/i13_3_lut/Z
                                          SLICE_R10C25C      B0_TO_F0_DELAY   0.476                 26.487  1       
board_inst/n76889 ( DI0 )                                    NET DELAY        0.000                 26.487  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  137     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -26.486  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                                -0.352  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_9707_9982__i14/Q  (SLICE_R12C25D)
Path End         : board_inst/snake_len_i6_20334__i5/D  (SLICE_R9C25D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 13
Delay Ratio      : 71.0% (route), 29.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.258 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  137     


Data Path

NES_inst/count_9707_9982__i14/CK->NES_inst/count_9707_9982__i14/Q
                                          SLICE_R12C25D      CLK_TO_Q0_DELAY      1.388                  6.887  3       
NES_inst/NEScount[5]                                         NET DELAY            2.022                  8.909  3       
NES_inst/i1_2_lut_adj_3283/B->NES_inst/i1_2_lut_adj_3283/Z
                                          SLICE_R11C26A      C0_TO_F0_DELAY       0.476                  9.385  1       
NES_inst/n4                                                  NET DELAY            0.304                  9.689  1       
NES_inst/i2_4_lut/D->NES_inst/i2_4_lut/Z  SLICE_R11C26A      C1_TO_F1_DELAY       0.449                 10.138  2       
NES_inst/n77255                                              NET DELAY            2.485                 12.623  2       
NES_inst/i2_3_lut_adj_3284/C->NES_inst/i2_3_lut_adj_3284/Z
                                          SLICE_R11C25B      B0_TO_F0_DELAY       0.449                 13.072  8       
NES_inst/n25                                                 NET DELAY            2.168                 15.240  8       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R10C26A      D0_TO_F0_DELAY       0.449                 15.689  6       
NES_inst/digital[2]                                          NET DELAY            2.551                 18.240  6       
NES_inst/i73347_2_lut_3_lut_4_lut/D->NES_inst/i73347_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C25C      A0_TO_F0_DELAY       0.449                 18.689  8       
NES_inst/n68                                                 NET DELAY            2.168                 20.857  8       
NES_inst/i3_3_lut_4_lut_4_lut/C->NES_inst/i3_3_lut_4_lut_4_lut/Z
                                          SLICE_R10C24C      D1_TO_F1_DELAY       0.449                 21.306  1       
NES_inst/n77305                                              NET DELAY            2.485                 23.791  1       
board_inst/snake_len_i6_20334_add_4_1/B1->board_inst/snake_len_i6_20334_add_4_1/CO1
                                          SLICE_R9C25A       B1_TO_COUT1_DELAY    0.357                 24.148  2       
board_inst/n73869                                            NET DELAY            0.000                 24.148  2       
board_inst/snake_len_i6_20334_add_4_3/CI0->board_inst/snake_len_i6_20334_add_4_3/CO0
                                          SLICE_R9C25B       CIN0_TO_COUT0_DELAY  0.277                 24.425  2       
board_inst/n85803                                            NET DELAY            0.000                 24.425  2       
board_inst/snake_len_i6_20334_add_4_3/CI1->board_inst/snake_len_i6_20334_add_4_3/CO1
                                          SLICE_R9C25B       CIN1_TO_COUT1_DELAY  0.277                 24.702  2       
board_inst/n73871                                            NET DELAY            0.000                 24.702  2       
board_inst/snake_len_i6_20334_add_4_5/CI0->board_inst/snake_len_i6_20334_add_4_5/CO0
                                          SLICE_R9C25C       CIN0_TO_COUT0_DELAY  0.277                 24.979  2       
board_inst/n85806                                            NET DELAY            0.000                 24.979  2       
board_inst/snake_len_i6_20334_add_4_5/CI1->board_inst/snake_len_i6_20334_add_4_5/CO1
                                          SLICE_R9C25C       CIN1_TO_COUT1_DELAY  0.277                 25.256  2       
board_inst/n73873                                            NET DELAY            0.661                 25.917  2       
board_inst/snake_len_i6_20334_add_4_7/D0->board_inst/snake_len_i6_20334_add_4_7/S0
                                          SLICE_R9C25D       D0_TO_F0_DELAY       0.476                 26.393  1       
board_inst/n33[5] ( DI0 )                                    NET DELAY            0.000                 26.393  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  137     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -26.392  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                                    -0.258  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_9707_9982__i14/Q  (SLICE_R12C25D)
Path End         : board_inst/snake_len_i6_20334__i4/D  (SLICE_R9C25C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 12
Delay Ratio      : 72.0% (route), 28.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.018 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  137     


Data Path

NES_inst/count_9707_9982__i14/CK->NES_inst/count_9707_9982__i14/Q
                                          SLICE_R12C25D      CLK_TO_Q0_DELAY      1.388                  6.887  3       
NES_inst/NEScount[5]                                         NET DELAY            2.022                  8.909  3       
NES_inst/i1_2_lut_adj_3283/B->NES_inst/i1_2_lut_adj_3283/Z
                                          SLICE_R11C26A      C0_TO_F0_DELAY       0.476                  9.385  1       
NES_inst/n4                                                  NET DELAY            0.304                  9.689  1       
NES_inst/i2_4_lut/D->NES_inst/i2_4_lut/Z  SLICE_R11C26A      C1_TO_F1_DELAY       0.449                 10.138  2       
NES_inst/n77255                                              NET DELAY            2.485                 12.623  2       
NES_inst/i2_3_lut_adj_3284/C->NES_inst/i2_3_lut_adj_3284/Z
                                          SLICE_R11C25B      B0_TO_F0_DELAY       0.449                 13.072  8       
NES_inst/n25                                                 NET DELAY            2.168                 15.240  8       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R10C26A      D0_TO_F0_DELAY       0.449                 15.689  6       
NES_inst/digital[2]                                          NET DELAY            2.551                 18.240  6       
NES_inst/i73347_2_lut_3_lut_4_lut/D->NES_inst/i73347_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C25C      A0_TO_F0_DELAY       0.449                 18.689  8       
NES_inst/n68                                                 NET DELAY            2.168                 20.857  8       
NES_inst/i3_3_lut_4_lut_4_lut/C->NES_inst/i3_3_lut_4_lut_4_lut/Z
                                          SLICE_R10C24C      D1_TO_F1_DELAY       0.449                 21.306  1       
NES_inst/n77305                                              NET DELAY            2.485                 23.791  1       
board_inst/snake_len_i6_20334_add_4_1/B1->board_inst/snake_len_i6_20334_add_4_1/CO1
                                          SLICE_R9C25A       B1_TO_COUT1_DELAY    0.357                 24.148  2       
board_inst/n73869                                            NET DELAY            0.000                 24.148  2       
board_inst/snake_len_i6_20334_add_4_3/CI0->board_inst/snake_len_i6_20334_add_4_3/CO0
                                          SLICE_R9C25B       CIN0_TO_COUT0_DELAY  0.277                 24.425  2       
board_inst/n85803                                            NET DELAY            0.000                 24.425  2       
board_inst/snake_len_i6_20334_add_4_3/CI1->board_inst/snake_len_i6_20334_add_4_3/CO1
                                          SLICE_R9C25B       CIN1_TO_COUT1_DELAY  0.277                 24.702  2       
board_inst/n73871                                            NET DELAY            0.000                 24.702  2       
board_inst/snake_len_i6_20334_add_4_5/CI0->board_inst/snake_len_i6_20334_add_4_5/CO0
                                          SLICE_R9C25C       CIN0_TO_COUT0_DELAY  0.277                 24.979  2       
board_inst/n85806                                            NET DELAY            0.661                 25.640  2       
board_inst/snake_len_i6_20334_add_4_5/D1->board_inst/snake_len_i6_20334_add_4_5/S1
                                          SLICE_R9C25C       D1_TO_F1_DELAY       0.476                 26.116  1       
board_inst/n33[4] ( DI1 )                                    NET DELAY            0.000                 26.116  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  137     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -26.115  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     0.018  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_9707_9982__i14/Q  (SLICE_R12C25D)
Path End         : board_inst/snake_len_i6_20334__i3/D  (SLICE_R9C25C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 11
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.295 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  137     


Data Path

NES_inst/count_9707_9982__i14/CK->NES_inst/count_9707_9982__i14/Q
                                          SLICE_R12C25D      CLK_TO_Q0_DELAY      1.388                  6.887  3       
NES_inst/NEScount[5]                                         NET DELAY            2.022                  8.909  3       
NES_inst/i1_2_lut_adj_3283/B->NES_inst/i1_2_lut_adj_3283/Z
                                          SLICE_R11C26A      C0_TO_F0_DELAY       0.476                  9.385  1       
NES_inst/n4                                                  NET DELAY            0.304                  9.689  1       
NES_inst/i2_4_lut/D->NES_inst/i2_4_lut/Z  SLICE_R11C26A      C1_TO_F1_DELAY       0.449                 10.138  2       
NES_inst/n77255                                              NET DELAY            2.485                 12.623  2       
NES_inst/i2_3_lut_adj_3284/C->NES_inst/i2_3_lut_adj_3284/Z
                                          SLICE_R11C25B      B0_TO_F0_DELAY       0.449                 13.072  8       
NES_inst/n25                                                 NET DELAY            2.168                 15.240  8       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R10C26A      D0_TO_F0_DELAY       0.449                 15.689  6       
NES_inst/digital[2]                                          NET DELAY            2.551                 18.240  6       
NES_inst/i73347_2_lut_3_lut_4_lut/D->NES_inst/i73347_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C25C      A0_TO_F0_DELAY       0.449                 18.689  8       
NES_inst/n68                                                 NET DELAY            2.168                 20.857  8       
NES_inst/i3_3_lut_4_lut_4_lut/C->NES_inst/i3_3_lut_4_lut_4_lut/Z
                                          SLICE_R10C24C      D1_TO_F1_DELAY       0.449                 21.306  1       
NES_inst/n77305                                              NET DELAY            2.485                 23.791  1       
board_inst/snake_len_i6_20334_add_4_1/B1->board_inst/snake_len_i6_20334_add_4_1/CO1
                                          SLICE_R9C25A       B1_TO_COUT1_DELAY    0.357                 24.148  2       
board_inst/n73869                                            NET DELAY            0.000                 24.148  2       
board_inst/snake_len_i6_20334_add_4_3/CI0->board_inst/snake_len_i6_20334_add_4_3/CO0
                                          SLICE_R9C25B       CIN0_TO_COUT0_DELAY  0.277                 24.425  2       
board_inst/n85803                                            NET DELAY            0.000                 24.425  2       
board_inst/snake_len_i6_20334_add_4_3/CI1->board_inst/snake_len_i6_20334_add_4_3/CO1
                                          SLICE_R9C25B       CIN1_TO_COUT1_DELAY  0.277                 24.702  2       
board_inst/n73871                                            NET DELAY            0.661                 25.363  2       
board_inst/snake_len_i6_20334_add_4_5/D0->board_inst/snake_len_i6_20334_add_4_5/S0
                                          SLICE_R9C25C       D0_TO_F0_DELAY       0.476                 25.839  1       
board_inst/n33[3] ( DI0 )                                    NET DELAY            0.000                 25.839  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  137     
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -25.838  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     0.295  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_9707_9982__i14/Q  (SLICE_R12C25D)
Path End         : board_inst/game_State_i0/D  (SLICE_R10C25C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 8
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.308 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  137     


Data Path

NES_inst/count_9707_9982__i14/CK->NES_inst/count_9707_9982__i14/Q
                                          SLICE_R12C25D      CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[5]                                         NET DELAY        2.022                  8.909  3       
NES_inst/i1_2_lut_adj_3283/B->NES_inst/i1_2_lut_adj_3283/Z
                                          SLICE_R11C26A      C0_TO_F0_DELAY   0.476                  9.385  1       
NES_inst/n4                                                  NET DELAY        0.304                  9.689  1       
NES_inst/i2_4_lut/D->NES_inst/i2_4_lut/Z  SLICE_R11C26A      C1_TO_F1_DELAY   0.449                 10.138  2       
NES_inst/n77255                                              NET DELAY        2.485                 12.623  2       
NES_inst/i2_3_lut_adj_3284/C->NES_inst/i2_3_lut_adj_3284/Z
                                          SLICE_R11C25B      B0_TO_F0_DELAY   0.449                 13.072  8       
NES_inst/n25                                                 NET DELAY        2.168                 15.240  8       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R10C26A      D0_TO_F0_DELAY   0.449                 15.689  6       
NES_inst/digital[2]                                          NET DELAY        2.551                 18.240  6       
NES_inst/i73347_2_lut_3_lut_4_lut/D->NES_inst/i73347_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C25C      A0_TO_F0_DELAY   0.449                 18.689  8       
NES_inst/n68                                                 NET DELAY        3.661                 22.350  8       
NES_inst/i2_3_lut_4_lut_4_lut/C->NES_inst/i2_3_lut_4_lut_4_lut/Z
                                          SLICE_R10C24C      A0_TO_F0_DELAY   0.449                 22.799  1       
NES_inst/n77306                                              NET DELAY        2.551                 25.350  1       
i73707_4_lut/C->i73707_4_lut/Z            SLICE_R10C25C      A1_TO_F1_DELAY   0.476                 25.826  1       
board_inst/n7 ( DI1 )                                        NET DELAY        0.000                 25.826  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  137     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -25.825  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 0.308  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_9707_9982__i14/Q  (SLICE_R12C25D)
Path End         : board_inst/apple_id_i0/D  (SLICE_R9C24C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 8
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.374 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  137     


Data Path

NES_inst/count_9707_9982__i14/CK->NES_inst/count_9707_9982__i14/Q
                                          SLICE_R12C25D      CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[5]                                         NET DELAY        2.022                  8.909  3       
NES_inst/i1_2_lut_adj_3283/B->NES_inst/i1_2_lut_adj_3283/Z
                                          SLICE_R11C26A      C0_TO_F0_DELAY   0.476                  9.385  1       
NES_inst/n4                                                  NET DELAY        0.304                  9.689  1       
NES_inst/i2_4_lut/D->NES_inst/i2_4_lut/Z  SLICE_R11C26A      C1_TO_F1_DELAY   0.449                 10.138  2       
NES_inst/n77255                                              NET DELAY        2.485                 12.623  2       
NES_inst/i2_3_lut_adj_3284/C->NES_inst/i2_3_lut_adj_3284/Z
                                          SLICE_R11C25B      B0_TO_F0_DELAY   0.449                 13.072  8       
NES_inst/n25                                                 NET DELAY        2.168                 15.240  8       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R10C26A      D0_TO_F0_DELAY   0.449                 15.689  6       
NES_inst/digital[2]                                          NET DELAY        2.551                 18.240  6       
NES_inst/i73347_2_lut_3_lut_4_lut/D->NES_inst/i73347_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C25C      A0_TO_F0_DELAY   0.449                 18.689  8       
NES_inst/n68                                                 NET DELAY        3.595                 22.284  8       
board_inst/i1_3_lut_4_lut/A->board_inst/i1_3_lut_4_lut/Z
                                          SLICE_R10C24A      B1_TO_F1_DELAY   0.449                 22.733  4       
board_inst/n77352                                            NET DELAY        2.551                 25.284  4       
board_inst/i26676_4_lut/C->board_inst/i26676_4_lut/Z
                                          SLICE_R9C24C       A1_TO_F1_DELAY   0.476                 25.760  1       
board_inst/n33452 ( DI1 )                                    NET DELAY        0.000                 25.760  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  137     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -25.759  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 0.374  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_9707_9982__i14/Q  (SLICE_R12C25D)
Path End         : board_inst/apple_id_i2/D  (SLICE_R10C23D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 8
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.374 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  137     


Data Path

NES_inst/count_9707_9982__i14/CK->NES_inst/count_9707_9982__i14/Q
                                          SLICE_R12C25D      CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[5]                                         NET DELAY        2.022                  8.909  3       
NES_inst/i1_2_lut_adj_3283/B->NES_inst/i1_2_lut_adj_3283/Z
                                          SLICE_R11C26A      C0_TO_F0_DELAY   0.476                  9.385  1       
NES_inst/n4                                                  NET DELAY        0.304                  9.689  1       
NES_inst/i2_4_lut/D->NES_inst/i2_4_lut/Z  SLICE_R11C26A      C1_TO_F1_DELAY   0.449                 10.138  2       
NES_inst/n77255                                              NET DELAY        2.485                 12.623  2       
NES_inst/i2_3_lut_adj_3284/C->NES_inst/i2_3_lut_adj_3284/Z
                                          SLICE_R11C25B      B0_TO_F0_DELAY   0.449                 13.072  8       
NES_inst/n25                                                 NET DELAY        2.168                 15.240  8       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R10C26A      D0_TO_F0_DELAY   0.449                 15.689  6       
NES_inst/digital[2]                                          NET DELAY        2.551                 18.240  6       
NES_inst/i73347_2_lut_3_lut_4_lut/D->NES_inst/i73347_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C25C      A0_TO_F0_DELAY   0.449                 18.689  8       
NES_inst/n68                                                 NET DELAY        3.595                 22.284  8       
board_inst/i1_3_lut_4_lut/A->board_inst/i1_3_lut_4_lut/Z
                                          SLICE_R10C24A      B1_TO_F1_DELAY   0.449                 22.733  4       
board_inst/n77352                                            NET DELAY        2.551                 25.284  4       
board_inst/i1_3_lut_3_lut_4_lut/B->board_inst/i1_3_lut_3_lut_4_lut/Z
                                          SLICE_R10C23D      A1_TO_F1_DELAY   0.476                 25.760  1       
board_inst/n33547 ( DI1 )                                    NET DELAY        0.000                 25.760  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  137     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -25.759  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 0.374  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_9707_9982__i14/Q  (SLICE_R12C25D)
Path End         : board_inst/apple_id_i7/D  (SLICE_R10C23B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 8
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.374 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  137     


Data Path

NES_inst/count_9707_9982__i14/CK->NES_inst/count_9707_9982__i14/Q
                                          SLICE_R12C25D      CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[5]                                         NET DELAY        2.022                  8.909  3       
NES_inst/i1_2_lut_adj_3283/B->NES_inst/i1_2_lut_adj_3283/Z
                                          SLICE_R11C26A      C0_TO_F0_DELAY   0.476                  9.385  1       
NES_inst/n4                                                  NET DELAY        0.304                  9.689  1       
NES_inst/i2_4_lut/D->NES_inst/i2_4_lut/Z  SLICE_R11C26A      C1_TO_F1_DELAY   0.449                 10.138  2       
NES_inst/n77255                                              NET DELAY        2.485                 12.623  2       
NES_inst/i2_3_lut_adj_3284/C->NES_inst/i2_3_lut_adj_3284/Z
                                          SLICE_R11C25B      B0_TO_F0_DELAY   0.449                 13.072  8       
NES_inst/n25                                                 NET DELAY        2.168                 15.240  8       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R10C26A      D0_TO_F0_DELAY   0.449                 15.689  6       
NES_inst/digital[2]                                          NET DELAY        2.551                 18.240  6       
NES_inst/i73347_2_lut_3_lut_4_lut/D->NES_inst/i73347_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C25C      A0_TO_F0_DELAY   0.449                 18.689  8       
NES_inst/n68                                                 NET DELAY        3.661                 22.350  8       
board_inst/i113_3_lut_3_lut/C->board_inst/i113_3_lut_3_lut/Z
                                          SLICE_R10C23D      A0_TO_F0_DELAY   0.449                 22.799  3       
board_inst/n93                                               NET DELAY        2.485                 25.284  3       
board_inst/i11_3_lut_4_lut/C->board_inst/i11_3_lut_4_lut/Z
                                          SLICE_R10C23B      B1_TO_F1_DELAY   0.476                 25.760  1       
board_inst/n77077 ( DI1 )                                    NET DELAY        0.000                 25.760  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  137     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -25.759  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 0.374  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_9707_9982__i14/Q  (SLICE_R12C25D)
Path End         : board_inst/apple_id_i6/D  (SLICE_R10C23C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 8
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.374 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  137     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  137     


Data Path

NES_inst/count_9707_9982__i14/CK->NES_inst/count_9707_9982__i14/Q
                                          SLICE_R12C25D      CLK_TO_Q0_DELAY  1.388                  6.887  3       
NES_inst/NEScount[5]                                         NET DELAY        2.022                  8.909  3       
NES_inst/i1_2_lut_adj_3283/B->NES_inst/i1_2_lut_adj_3283/Z
                                          SLICE_R11C26A      C0_TO_F0_DELAY   0.476                  9.385  1       
NES_inst/n4                                                  NET DELAY        0.304                  9.689  1       
NES_inst/i2_4_lut/D->NES_inst/i2_4_lut/Z  SLICE_R11C26A      C1_TO_F1_DELAY   0.449                 10.138  2       
NES_inst/n77255                                              NET DELAY        2.485                 12.623  2       
NES_inst/i2_3_lut_adj_3284/C->NES_inst/i2_3_lut_adj_3284/Z
                                          SLICE_R11C25B      B0_TO_F0_DELAY   0.449                 13.072  8       
NES_inst/n25                                                 NET DELAY        2.168                 15.240  8       
NES_inst/digital_7__I_0_i3_3_lut/C->NES_inst/digital_7__I_0_i3_3_lut/Z
                                          SLICE_R10C26A      D0_TO_F0_DELAY   0.449                 15.689  6       
NES_inst/digital[2]                                          NET DELAY        2.551                 18.240  6       
NES_inst/i73347_2_lut_3_lut_4_lut/D->NES_inst/i73347_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C25C      A0_TO_F0_DELAY   0.449                 18.689  8       
NES_inst/n68                                                 NET DELAY        3.661                 22.350  8       
board_inst/i113_3_lut_3_lut/C->board_inst/i113_3_lut_3_lut/Z
                                          SLICE_R10C23D      A0_TO_F0_DELAY   0.449                 22.799  3       
board_inst/n93                                               NET DELAY        2.485                 25.284  3       
board_inst/i1_3_lut_3_lut_4_lut_adj_5203/D->board_inst/i1_3_lut_3_lut_4_lut_adj_5203/Z
                                          SLICE_R10C23C      B1_TO_F1_DELAY   0.476                 25.760  1       
board_inst/n33545 ( DI1 )                                    NET DELAY        0.000                 25.760  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  137     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  137     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -25.759  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 0.374  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/dir_signal__i1/Q  (SLICE_R10C28B)
Path End         : board_inst/snakePos_inst/dir_signal__i1/D  (SLICE_R10C28B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/snakePos_inst/dir_signal__i1/CK->board_inst/snakePos_inst/dir_signal__i1/Q
                                          SLICE_R10C28B      CLK_TO_Q1_DELAY  0.766                  3.801  3       
NES_inst/dir_signal[1]                                       NET DELAY        0.701                  4.502  3       
NES_inst/i1_3_lut_4_lut/D->NES_inst/i1_3_lut_4_lut/Z
                                          SLICE_R10C28B      D1_TO_F1_DELAY   0.248                  4.750  1       
NES_inst/n33541 ( DI1 )                                      NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_id_i0/Q  (SLICE_R9C24C)
Path End         : board_inst/apple_id_i0/D  (SLICE_R9C24C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/apple_id_i0/CK->board_inst/apple_id_i0/Q
                                          SLICE_R9C24C       CLK_TO_Q1_DELAY  0.766                  3.801  2       
display_inst/pattern_gen_initial/apple[0]
                                                             NET DELAY        0.701                  4.502  2       
board_inst/i26676_4_lut/A->board_inst/i26676_4_lut/Z
                                          SLICE_R9C24C       D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst/n33452 ( DI1 )                                    NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/game_State_i1/Q  (SLICE_R10C25C)
Path End         : board_inst/game_State_i1/D  (SLICE_R10C25C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/game_State_i1/CK->board_inst/game_State_i1/Q
                                          SLICE_R10C25C      CLK_TO_Q0_DELAY  0.766                  3.801  58      
NES_inst/game_State[1]                                       NET DELAY        0.701                  4.502  58      
board_inst/i13_3_lut/B->board_inst/i13_3_lut/Z
                                          SLICE_R10C25C      D0_TO_F0_DELAY   0.248                  4.750  1       
board_inst/n76889 ( DI0 )                                    NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/game_State_i0/Q  (SLICE_R10C25C)
Path End         : board_inst/game_State_i0/D  (SLICE_R10C25C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/game_State_i0/CK->board_inst/game_State_i0/Q
                                          SLICE_R10C25C      CLK_TO_Q1_DELAY  0.766                  3.801  28      
NES_inst/game_State[0]                                       NET DELAY        0.701                  4.502  28      
i73707_4_lut/A->i73707_4_lut/Z            SLICE_R10C25C      D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst/n7 ( DI1 )                                        NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snake_len_i6_20334__i1/Q  (SLICE_R9C25B)
Path End         : board_inst/snake_len_i6_20334__i1/D  (SLICE_R9C25B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/snake_len_i6_20334__i1/CK->board_inst/snake_len_i6_20334__i1/Q
                                          SLICE_R9C25B       CLK_TO_Q0_DELAY  0.766                  3.801  9       
board_inst/snakePos_inst/snake_len[1]                        NET DELAY        0.868                  4.669  9       
board_inst/snake_len_i6_20334_add_4_3/C0->board_inst/snake_len_i6_20334_add_4_3/S0
                                          SLICE_R9C25B       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/n33[1] ( DI0 )                                    NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snake_len_i6_20334__i2/Q  (SLICE_R9C25B)
Path End         : board_inst/snake_len_i6_20334__i2/D  (SLICE_R9C25B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/snake_len_i6_20334__i2/CK->board_inst/snake_len_i6_20334__i2/Q
                                          SLICE_R9C25B       CLK_TO_Q1_DELAY  0.766                  3.801  9       
board_inst/snakePos_inst/snake_len[2]                        NET DELAY        0.868                  4.669  9       
board_inst/snake_len_i6_20334_add_4_3/C1->board_inst/snake_len_i6_20334_add_4_3/S1
                                          SLICE_R9C25B       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/n33[2] ( DI1 )                                    NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snake_len_i6_20334__i3/Q  (SLICE_R9C25C)
Path End         : board_inst/snake_len_i6_20334__i3/D  (SLICE_R9C25C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/snake_len_i6_20334__i3/CK->board_inst/snake_len_i6_20334__i3/Q
                                          SLICE_R9C25C       CLK_TO_Q0_DELAY  0.766                  3.801  31      
board_inst/snakePos_inst/snake_len[3]                        NET DELAY        0.868                  4.669  31      
board_inst/snake_len_i6_20334_add_4_5/C0->board_inst/snake_len_i6_20334_add_4_5/S0
                                          SLICE_R9C25C       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/n33[3] ( DI0 )                                    NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snake_len_i6_20334__i4/Q  (SLICE_R9C25C)
Path End         : board_inst/snake_len_i6_20334__i4/D  (SLICE_R9C25C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/snake_len_i6_20334__i4/CK->board_inst/snake_len_i6_20334__i4/Q
                                          SLICE_R9C25C       CLK_TO_Q1_DELAY  0.766                  3.801  67      
board_inst/snake_len[4]                                      NET DELAY        0.868                  4.669  67      
board_inst/snake_len_i6_20334_add_4_5/C1->board_inst/snake_len_i6_20334_add_4_5/S1
                                          SLICE_R9C25C       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/n33[4] ( DI1 )                                    NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snake_len_i6_20334__i5/Q  (SLICE_R9C25D)
Path End         : board_inst/snake_len_i6_20334__i5/D  (SLICE_R9C25D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/snake_len_i6_20334__i5/CK->board_inst/snake_len_i6_20334__i5/Q
                                          SLICE_R9C25D       CLK_TO_Q0_DELAY  0.766                  3.801  4       
board_inst/snake_len[5]                                      NET DELAY        0.868                  4.669  4       
board_inst/snake_len_i6_20334_add_4_7/C0->board_inst/snake_len_i6_20334_add_4_7/S0
                                          SLICE_R9C25D       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/n33[5] ( DI0 )                                    NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snake_len_i6_20334__i6/Q  (SLICE_R9C25D)
Path End         : board_inst/snake_len_i6_20334__i6/D  (SLICE_R9C25D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     


Data Path

board_inst/snake_len_i6_20334__i6/CK->board_inst/snake_len_i6_20334__i6/Q
                                          SLICE_R9C25D       CLK_TO_Q1_DELAY  0.766                  3.801  4       
board_inst/snake_len[6]                                      NET DELAY        0.868                  4.669  4       
board_inst/snake_len_i6_20334_add_4_7/C1->board_inst/snake_len_i6_20334_add_4_7/S1
                                          SLICE_R9C25D       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/n33[6] ( DI1 )                                    NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  138     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  138     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

