{"&cites=1473406799329063607&as_sdt=2005&sciodt=0,5&hl=en":[{"title":"Computer architecture: a quantitative approach","url":"https://books.google.com/books?hl=en&lr=&id=gQ-fSqbLfFoC&oi=fnd&pg=PP1&ots=mYAsNR24rn&sig=9k90tbQFoq43QZruODnde-eEM1k","authors":["JL Hennessy","JL Hennessy DA Patterson"],"year":2011,"numCitations":15853,"pdf":"https://cds.cern.ch/record/1250241/files/0123704901_TOC.pdf","citationUrl":"http://scholar.google.com/scholar?cites=1612723352684465362&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:0gy8PViLYRYJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1612723352684465362&hl=en&as_sdt=2005&sciodt=0,5","publication":"books.google.com","p":1,"exp":1596906114921},{"title":"Low-power CMOS digital design","url":"https://search.ieice.org/bin/summary.php?id=e75-c_4_371","authors":["AP Chandrakasan","AP Chandrakasan S Sheng…"],"year":1992,"numCitations":4901,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.136.1616&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=7924729412390818400&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:YBKl3mlL-m0J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7924729412390818400&hl=en&as_sdt=2005&sciodt=0,5","publication":"search.ieice.org"},{"title":"Examining smart-card security under the threat of power analysis attacks","url":"https://ieeexplore.ieee.org/abstract/document/1004593/","authors":["TS Messerges","TS Messerges EA Dabbish…"],"year":2002,"numCitations":1618,"citationUrl":"http://scholar.google.com/scholar?cites=5927365192720689147&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:-6ch_jw7QlIJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5927365192720689147&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"A regular layout for parallel adders","url":"https://ieeexplore.ieee.org/abstract/document/1675982/","authors":["RP Brent","RP Brent HT Kung"],"year":1982,"numCitations":1422,"pdf":"https://apps.dtic.mil/dtic/tr/fulltext/u2/a074455.pdf","citationUrl":"http://scholar.google.com/scholar?cites=1138397677326116508&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:nCYn8qdmzA8J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1138397677326116508&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Silicon physical random functions","url":"https://dl.acm.org/doi/abs/10.1145/586110.586132","authors":["B Gassend","B Gassend D Clarke","B Gassend D Clarke M Van Dijk…"],"year":2002,"numCitations":1439,"pdf":"https://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.297.5196&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=11129566977637088209&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:0fv5_TIqdJoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11129566977637088209&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"Principles asynchronous circuit design","url":"https://link.springer.com/content/pdf/10.1007/978-1-4757-3385-3.pdf","authors":["J Spars","J Spars S Furber"],"year":2002,"numCitations":1349,"pdf":"http://twanclik.free.fr/electricity/electronic/pdfdone12/Principles%20of%20Asynchronous%20Circuit%20Design%20-%20A%20Systems%20Perspective.pdf","citationUrl":"http://scholar.google.com/scholar?cites=14944228822196985604&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:BJ80le-QZM8J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14944228822196985604&hl=en&as_sdt=2005&sciodt=0,5","publication":"Springer"},{"title":"Bus-invert coding for low-power I/O","url":"https://ieeexplore.ieee.org/abstract/document/365453/","authors":["MR Stan","MR Stan WP Burleson"],"year":1995,"numCitations":1314,"pdf":"http://www.academia.edu/download/35407580/StanTVLSI95-BusInvertCoding.pdf","citationUrl":"http://scholar.google.com/scholar?cites=6059565111058814670&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:ztYCEl3mF1QJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6059565111058814670&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Minimizing power consumption in digital CMOS circuits","url":"https://ieeexplore.ieee.org/abstract/document/371964/","authors":["AP Chandrakasan","AP Chandrakasan RW Brodersen"],"year":1995,"numCitations":1268,"pdf":"https://www.recg.org/elec518/readings/DevicesAndCircuits/chandrakasan95proceedings.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11942741456836650916&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:pGcUYxQkvaUJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11942741456836650916&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Complexity-effective superscalar processors","url":"https://dl.acm.org/doi/abs/10.1145/264107.264201","authors":["S Palacharla","S Palacharla NP Jouppi","S Palacharla NP Jouppi JE Smith"],"year":1997,"numCitations":1203,"pdf":"https://minds.wisconsin.edu/bitstream/handle/1793/11224/file_1.pdf?sequence=1","citationUrl":"http://scholar.google.com/scholar?cites=14507411459330055116&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:zJvM09utVMkJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14507411459330055116&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"A dynamic voltage scaled microprocessor system","url":"https://ieeexplore.ieee.org/abstract/document/881202/","authors":["TD Burd","TD Burd TA Pering","TD Burd TA Pering AJ Stratakos…"],"year":2000,"numCitations":1202,"pdf":"https://www.recg.org/elec518/readings/ProcessorArchitecture/brodersen00jssc.pdf","citationUrl":"http://scholar.google.com/scholar?cites=10830989790569030033&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:keG_WNRnT5YJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=10830989790569030033&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"}]}