
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7k420tffg901-2L -directive AlternateRoutability -no_lc -shreg_min_size 10
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k420t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k420t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17355 
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:91]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:92]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:95]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:101]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:104]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:106]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:107]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_arb_mux with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_arb_mux with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:118]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo_adapter.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo_adapter.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo_adapter.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo_adapter.v:126]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo_adapter.v:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo_adapter.v:130]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo_adapter.v:131]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_demux with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_demux.v:91]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:111]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_mac_10g_fifo with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_mac_10g_fifo.v:152]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_phy_10g_rx_ber_mon with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_phy_10g_rx_ber_mon.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in lfsr with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:366]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_rd with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_rd.v:114]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_rd with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_rd.v:115]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_rd with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_rd.v:116]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_rd with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_rd.v:117]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_rd with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_rd.v:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_rd with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_rd.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_rd with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_rd.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_rd with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_rd.v:124]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_wr with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_wr.v:97]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_wr with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_wr.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_wr with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_wr.v:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_wr with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_wr.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_wr with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_wr.v:102]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_wr with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_wr.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axi_master_wr with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_wr.v:105]
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_us_axis_cq_demux with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axis_cq_demux.v:87]
WARNING: [Synth 8-2507] parameter declaration becomes local in priority_encoder with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/priority_encoder.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in priority_encoder with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/priority_encoder.v:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in ptp_clock_cdc with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/ptp_clock_cdc.v:77]
WARNING: [Synth 8-2507] parameter declaration becomes local in ptp_clock_cdc with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/ptp_clock_cdc.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in ptp_clock_cdc with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/ptp_clock_cdc.v:80]
WARNING: [Synth 8-2507] parameter declaration becomes local in ptp_clock_cdc with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/ptp_clock_cdc.v:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in ptp_clock_cdc with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/ptp_clock_cdc.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in ptp_clock_cdc with formal parameter declaration list [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/ptp_clock_cdc.v:83]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1467.461 ; gain = 94.500 ; free physical = 174 ; free virtual = 13259
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'mac_adapter' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/mac_adapter.v:23]
	Parameter AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter CLOCK_STYLE bound to: BUFMR - type: string 
	Parameter TX_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter TX_FRAME_FIFO bound to: 0 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter RX_FRAME_FIFO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_phy_10g.v:32]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter BIT_REVERSE bound to: 1 - type: integer 
	Parameter SCRAMBLER_DISABLE bound to: 0 - type: integer 
	Parameter PRBS31_ENABLE bound to: 1 - type: integer 
	Parameter TX_SERDES_PIPELINE bound to: 0 - type: integer 
	Parameter RX_SERDES_PIPELINE bound to: 0 - type: integer 
	Parameter SLIP_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_125US bound to: 19531.250000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_rx' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_phy_10g_rx.v:32]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter BIT_REVERSE bound to: 1 - type: integer 
	Parameter SCRAMBLER_DISABLE bound to: 0 - type: integer 
	Parameter PRBS31_ENABLE bound to: 1 - type: integer 
	Parameter SERDES_PIPELINE bound to: 0 - type: integer 
	Parameter SLIP_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_125US bound to: 19531.250000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_rx_if' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_phy_10g_rx_if.v:32]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter BIT_REVERSE bound to: 1 - type: integer 
	Parameter SCRAMBLER_DISABLE bound to: 0 - type: integer 
	Parameter PRBS31_ENABLE bound to: 1 - type: integer 
	Parameter SERDES_PIPELINE bound to: 0 - type: integer 
	Parameter SLIP_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter COUNT_125US bound to: 19531.250000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'lfsr' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
	Parameter LFSR_WIDTH bound to: 58 - type: integer 
	Parameter LFSR_POLY bound to: 58'b0000000000000000001000000000000000000000000000000000000001 
	Parameter LFSR_CONFIG bound to: FIBONACCI - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 1 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (1#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
	Parameter LFSR_WIDTH bound to: 31 - type: integer 
	Parameter LFSR_POLY bound to: 31'b0010000000000000000000000000001 
	Parameter LFSR_CONFIG bound to: FIBONACCI - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 1 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (1#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_rx_frame_sync' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_phy_10g_rx_frame_sync.v:32]
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter SLIP_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter SYNC_DATA bound to: 2'b10 
	Parameter SYNC_CTRL bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_rx_frame_sync' (2#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_phy_10g_rx_frame_sync.v:32]
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_rx_ber_mon' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_phy_10g_rx_ber_mon.v:32]
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter COUNT_125US bound to: 19531.250000 - type: float 
	Parameter COUNT_WIDTH bound to: 63 - type: integer 
	Parameter SYNC_DATA bound to: 2'b10 
	Parameter SYNC_CTRL bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_rx_ber_mon' (3#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_phy_10g_rx_ber_mon.v:32]
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_rx_if' (4#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_phy_10g_rx_if.v:32]
INFO: [Synth 8-6157] synthesizing module 'xgmii_baser_dec_64' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/xgmii_baser_dec_64.v:32]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter XGMII_IDLE bound to: 8'b00000111 
	Parameter XGMII_LPI bound to: 8'b00000110 
	Parameter XGMII_START bound to: 8'b11111011 
	Parameter XGMII_TERM bound to: 8'b11111101 
	Parameter XGMII_ERROR bound to: 8'b11111110 
	Parameter XGMII_SEQ_OS bound to: 8'b10011100 
	Parameter XGMII_RES_0 bound to: 8'b00011100 
	Parameter XGMII_RES_1 bound to: 8'b00111100 
	Parameter XGMII_RES_2 bound to: 8'b01111100 
	Parameter XGMII_RES_3 bound to: 8'b10111100 
	Parameter XGMII_RES_4 bound to: 8'b11011100 
	Parameter XGMII_RES_5 bound to: 8'b11110111 
	Parameter XGMII_SIG_OS bound to: 8'b01011100 
	Parameter CTRL_IDLE bound to: 7'b0000000 
	Parameter CTRL_LPI bound to: 7'b0000110 
	Parameter CTRL_ERROR bound to: 7'b0011110 
	Parameter CTRL_RES_0 bound to: 7'b0101101 
	Parameter CTRL_RES_1 bound to: 7'b0110011 
	Parameter CTRL_RES_2 bound to: 7'b1001011 
	Parameter CTRL_RES_3 bound to: 7'b1010101 
	Parameter CTRL_RES_4 bound to: 7'b1100110 
	Parameter CTRL_RES_5 bound to: 7'b1111000 
	Parameter O_SEQ_OS bound to: 4'b0000 
	Parameter O_SIG_OS bound to: 4'b1111 
	Parameter SYNC_DATA bound to: 2'b10 
	Parameter SYNC_CTRL bound to: 2'b01 
	Parameter BLOCK_TYPE_CTRL bound to: 8'b00011110 
	Parameter BLOCK_TYPE_OS_4 bound to: 8'b00101101 
	Parameter BLOCK_TYPE_START_4 bound to: 8'b00110011 
	Parameter BLOCK_TYPE_OS_START bound to: 8'b01100110 
	Parameter BLOCK_TYPE_OS_04 bound to: 8'b01010101 
	Parameter BLOCK_TYPE_START_0 bound to: 8'b01111000 
	Parameter BLOCK_TYPE_OS_0 bound to: 8'b01001011 
	Parameter BLOCK_TYPE_TERM_0 bound to: 8'b10000111 
	Parameter BLOCK_TYPE_TERM_1 bound to: 8'b10011001 
	Parameter BLOCK_TYPE_TERM_2 bound to: 8'b10101010 
	Parameter BLOCK_TYPE_TERM_3 bound to: 8'b10110100 
	Parameter BLOCK_TYPE_TERM_4 bound to: 8'b11001100 
	Parameter BLOCK_TYPE_TERM_5 bound to: 8'b11010010 
	Parameter BLOCK_TYPE_TERM_6 bound to: 8'b11100001 
	Parameter BLOCK_TYPE_TERM_7 bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'xgmii_baser_dec_64' (5#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/xgmii_baser_dec_64.v:32]
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_rx' (6#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_phy_10g_rx.v:32]
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_tx' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_phy_10g_tx.v:32]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter BIT_REVERSE bound to: 1 - type: integer 
	Parameter SCRAMBLER_DISABLE bound to: 0 - type: integer 
	Parameter PRBS31_ENABLE bound to: 1 - type: integer 
	Parameter SERDES_PIPELINE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xgmii_baser_enc_64' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/xgmii_baser_enc_64.v:32]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter XGMII_IDLE bound to: 8'b00000111 
	Parameter XGMII_LPI bound to: 8'b00000110 
	Parameter XGMII_START bound to: 8'b11111011 
	Parameter XGMII_TERM bound to: 8'b11111101 
	Parameter XGMII_ERROR bound to: 8'b11111110 
	Parameter XGMII_SEQ_OS bound to: 8'b10011100 
	Parameter XGMII_RES_0 bound to: 8'b00011100 
	Parameter XGMII_RES_1 bound to: 8'b00111100 
	Parameter XGMII_RES_2 bound to: 8'b01111100 
	Parameter XGMII_RES_3 bound to: 8'b10111100 
	Parameter XGMII_RES_4 bound to: 8'b11011100 
	Parameter XGMII_RES_5 bound to: 8'b11110111 
	Parameter XGMII_SIG_OS bound to: 8'b01011100 
	Parameter CTRL_IDLE bound to: 7'b0000000 
	Parameter CTRL_LPI bound to: 7'b0000110 
	Parameter CTRL_ERROR bound to: 7'b0011110 
	Parameter CTRL_RES_0 bound to: 7'b0101101 
	Parameter CTRL_RES_1 bound to: 7'b0110011 
	Parameter CTRL_RES_2 bound to: 7'b1001011 
	Parameter CTRL_RES_3 bound to: 7'b1010101 
	Parameter CTRL_RES_4 bound to: 7'b1100110 
	Parameter CTRL_RES_5 bound to: 7'b1111000 
	Parameter O_SEQ_OS bound to: 4'b0000 
	Parameter O_SIG_OS bound to: 4'b1111 
	Parameter SYNC_DATA bound to: 2'b10 
	Parameter SYNC_CTRL bound to: 2'b01 
	Parameter BLOCK_TYPE_CTRL bound to: 8'b00011110 
	Parameter BLOCK_TYPE_OS_4 bound to: 8'b00101101 
	Parameter BLOCK_TYPE_START_4 bound to: 8'b00110011 
	Parameter BLOCK_TYPE_OS_START bound to: 8'b01100110 
	Parameter BLOCK_TYPE_OS_04 bound to: 8'b01010101 
	Parameter BLOCK_TYPE_START_0 bound to: 8'b01111000 
	Parameter BLOCK_TYPE_OS_0 bound to: 8'b01001011 
	Parameter BLOCK_TYPE_TERM_0 bound to: 8'b10000111 
	Parameter BLOCK_TYPE_TERM_1 bound to: 8'b10011001 
	Parameter BLOCK_TYPE_TERM_2 bound to: 8'b10101010 
	Parameter BLOCK_TYPE_TERM_3 bound to: 8'b10110100 
	Parameter BLOCK_TYPE_TERM_4 bound to: 8'b11001100 
	Parameter BLOCK_TYPE_TERM_5 bound to: 8'b11010010 
	Parameter BLOCK_TYPE_TERM_6 bound to: 8'b11100001 
	Parameter BLOCK_TYPE_TERM_7 bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'xgmii_baser_enc_64' (7#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/xgmii_baser_enc_64.v:32]
INFO: [Synth 8-6157] synthesizing module 'eth_phy_10g_tx_if' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_phy_10g_tx_if.v:32]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter HDR_WIDTH bound to: 2 - type: integer 
	Parameter BIT_REVERSE bound to: 1 - type: integer 
	Parameter SCRAMBLER_DISABLE bound to: 0 - type: integer 
	Parameter PRBS31_ENABLE bound to: 1 - type: integer 
	Parameter SERDES_PIPELINE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized1' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
	Parameter LFSR_WIDTH bound to: 58 - type: integer 
	Parameter LFSR_POLY bound to: 58'b0000000000000000001000000000000000000000000000000000000001 
	Parameter LFSR_CONFIG bound to: FIBONACCI - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized1' (7#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized2' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
	Parameter LFSR_WIDTH bound to: 31 - type: integer 
	Parameter LFSR_POLY bound to: 31'b0010000000000000000000000000001 
	Parameter LFSR_CONFIG bound to: FIBONACCI - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 66 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized2' (7#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_tx_if' (8#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_phy_10g_tx_if.v:32]
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g_tx' (9#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_phy_10g_tx.v:32]
INFO: [Synth 8-6155] done synthesizing module 'eth_phy_10g' (10#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_phy_10g.v:32]
WARNING: [Synth 8-350] instance 'eth_phy_10g_inst' of module 'eth_phy_10g' requires 19 connections, but only 18 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/mac_adapter.v:150]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_10g_fifo' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_mac_10g_fifo.v:32]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter ENABLE_DIC bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter TX_FRAME_FIFO bound to: 0 - type: integer 
	Parameter TX_DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter TX_DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter RX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter RX_DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter RX_DROP_WHEN_FULL bound to: 1 - type: integer 
	Parameter LOGIC_PTP_PERIOD_NS bound to: 4'b0110 
	Parameter LOGIC_PTP_PERIOD_FNS bound to: 16'b0110011001100110 
	Parameter PTP_PERIOD_NS bound to: 4'b0110 
	Parameter PTP_PERIOD_FNS bound to: 16'b0110011001100110 
	Parameter PTP_USE_SAMPLE_CLOCK bound to: 0 - type: integer 
	Parameter TX_PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter RX_PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter TX_PTP_TS_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter RX_PTP_TS_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter TX_USER_WIDTH bound to: 1 - type: integer 
	Parameter RX_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_10g' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_mac_10g.v:32]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter ENABLE_DIC bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_PERIOD_NS bound to: 4'b0110 
	Parameter PTP_PERIOD_FNS bound to: 16'b0110011001100110 
	Parameter TX_PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter TX_PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter TX_PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter RX_PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter RX_PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_USER_WIDTH bound to: 1 - type: integer 
	Parameter RX_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_xgmii_rx_64' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_xgmii_rx_64.v:32]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter PTP_PERIOD_NS bound to: 4'b0110 
	Parameter PTP_PERIOD_FNS bound to: 16'b0110011001100110 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ETH_PRE bound to: 8'b01010101 
	Parameter ETH_SFD bound to: 8'b11010101 
	Parameter XGMII_IDLE bound to: 8'b00000111 
	Parameter XGMII_START bound to: 8'b11111011 
	Parameter XGMII_TERM bound to: 8'b11111101 
	Parameter XGMII_ERROR bound to: 8'b11111110 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_PAYLOAD bound to: 2'b01 
	Parameter STATE_LAST bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized3' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized3' (10#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized4' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized4' (10#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized5' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized5' (10#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized6' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized6' (10#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized7' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized7' (10#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
INFO: [Synth 8-226] default block is never used [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_xgmii_rx_64.v:253]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_xgmii_rx_64.v:314]
WARNING: [Synth 8-6014] Unused sequential element ptp_ts_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_xgmii_rx_64.v:480]
INFO: [Synth 8-6155] done synthesizing module 'axis_xgmii_rx_64' (11#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_xgmii_rx_64.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_xgmii_tx_64' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_xgmii_tx_64.v:32]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter ENABLE_DIC bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_PERIOD_NS bound to: 4'b0110 
	Parameter PTP_PERIOD_FNS bound to: 16'b0110011001100110 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter MIN_FL_NOCRC bound to: 60 - type: integer 
	Parameter MIN_FL_NOCRC_MS bound to: 56 - type: integer 
	Parameter MIN_FL_NOCRC_LS bound to: 4 - type: integer 
	Parameter ETH_PRE bound to: 8'b01010101 
	Parameter ETH_SFD bound to: 8'b11010101 
	Parameter XGMII_IDLE bound to: 8'b00000111 
	Parameter XGMII_START bound to: 8'b11111011 
	Parameter XGMII_TERM bound to: 8'b11111101 
	Parameter XGMII_ERROR bound to: 8'b11111110 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_PAYLOAD bound to: 3'b001 
	Parameter STATE_PAD bound to: 3'b010 
	Parameter STATE_FCS_1 bound to: 3'b011 
	Parameter STATE_FCS_2 bound to: 3'b100 
	Parameter STATE_IFG bound to: 3'b101 
	Parameter STATE_WAIT_END bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized8' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 40 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized8' (11#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized9' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized9' (11#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized10' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 56 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized10' (11#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/lfsr.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_xgmii_tx_64.v:462]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_valid_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_xgmii_tx_64.v:727]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_valid_int_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_xgmii_tx_64.v:728]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_xgmii_tx_64.v:776]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_tag_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_xgmii_tx_64.v:777]
INFO: [Synth 8-6155] done synthesizing module 'axis_xgmii_tx_64' (12#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_xgmii_tx_64.v:32]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_10g' (13#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_mac_10g.v:32]
WARNING: [Synth 8-350] instance 'eth_mac_10g_inst' of module 'eth_mac_10g' requires 30 connections, but only 28 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_mac_10g_fifo.v:602]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo_adapter.v:32]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter S_DATA_WIDTH bound to: 128 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 16 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_adapter' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:32]
	Parameter S_DATA_WIDTH bound to: 128 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 16 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter SEGMENT_COUNT bound to: 2 - type: integer 
	Parameter SEGMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter SEGMENT_DATA_WIDTH bound to: 64 - type: integer 
	Parameter SEGMENT_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_TRANSFER_IN bound to: 3'b001 
	Parameter STATE_TRANSFER_OUT bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:191]
WARNING: [Synth 8-6014] Unused sequential element temp_tid_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:450]
WARNING: [Synth 8-6014] Unused sequential element temp_tdest_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:451]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:532]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:533]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:539]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:540]
INFO: [Synth 8-6155] done synthesizing module 'axis_adapter' (14#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:32]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter KEEP_OFFSET bound to: 128 - type: integer 
	Parameter LAST_OFFSET bound to: 144 - type: integer 
	Parameter ID_OFFSET bound to: 145 - type: integer 
	Parameter DEST_OFFSET bound to: 145 - type: integer 
	Parameter USER_OFFSET bound to: 145 - type: integer 
	Parameter WIDTH bound to: 146 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_cur_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:361]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_sync_gray_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:363]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_cur_gray_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:364]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_valid_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:366]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:367]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:369]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_ack_sync1_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:405]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_ack_sync2_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:406]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_sync1_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:419]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_sync2_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:420]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_update_sync3_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:421]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '8' to '7' bits. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:392]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '8' to '7' bits. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:507]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (15#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:32]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter' (16#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo_adapter.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter__parameterized0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo_adapter.v:32]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter M_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 16 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_adapter__parameterized0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:32]
	Parameter S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter M_DATA_WIDTH bound to: 128 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 16 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter SEGMENT_COUNT bound to: 2 - type: integer 
	Parameter SEGMENT_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter SEGMENT_DATA_WIDTH bound to: 64 - type: integer 
	Parameter SEGMENT_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_TRANSFER_IN bound to: 3'b001 
	Parameter STATE_TRANSFER_OUT bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:191]
WARNING: [Synth 8-6014] Unused sequential element temp_tid_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:450]
WARNING: [Synth 8-6014] Unused sequential element temp_tdest_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:451]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:532]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:533]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:539]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:540]
INFO: [Synth 8-6155] done synthesizing module 'axis_adapter__parameterized0' (16#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:32]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter KEEP_OFFSET bound to: 128 - type: integer 
	Parameter LAST_OFFSET bound to: 144 - type: integer 
	Parameter ID_OFFSET bound to: 145 - type: integer 
	Parameter DEST_OFFSET bound to: 145 - type: integer 
	Parameter USER_OFFSET bound to: 145 - type: integer 
	Parameter WIDTH bound to: 146 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_gray_sync2_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:418]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '8' to '7' bits. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '8' to '7' bits. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:507]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized0' (16#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:32]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter__parameterized0' (16#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo_adapter.v:32]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_10g_fifo' (17#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_mac_10g_fifo.v:32]
WARNING: [Synth 8-350] instance 'eth_mac_10g_fifo_inst' of module 'eth_mac_10g_fifo' requires 48 connections, but only 35 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/mac_adapter.v:184]
INFO: [Synth 8-6155] done synthesizing module 'mac_adapter' (18#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/mac_adapter.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/ubuntu/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (19#1) [/home/ubuntu/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'mmcm_wrapper' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/mmcm_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/ubuntu/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (20#1) [/home/ubuntu/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
WARNING: [Synth 8-350] instance 'mmcm2_adv_0' of module 'MMCME2_ADV' requires 33 connections, but only 18 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/mmcm_wrapper.v:94]
WARNING: [Synth 8-3848] Net mmcm_rst in module/entity mmcm_wrapper does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/mmcm_wrapper.v:25]
INFO: [Synth 8-6155] done synthesizing module 'mmcm_wrapper' (21#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/mmcm_wrapper.v:23]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:88]
WARNING: [Synth 8-350] instance 'mmcm_wrapper_inst' of module 'mmcm_wrapper' requires 10 connections, but only 5 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:86]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/home/ubuntu/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (22#1) [/home/ubuntu/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
WARNING: [Synth 8-350] instance 'pcie_refclk_ibuf' of module 'IBUFDS_GTE2' requires 5 connections, but only 3 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:102]
INFO: [Synth 8-6157] synthesizing module 'eth_virtio_wrapper' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/eth_virtio_wrapper.v:23]
	Parameter MSI_X_CAP bound to: 1 - type: integer 
	Parameter MSI_CAP bound to: 0 - type: integer 
	Parameter VQ_SPLIT bound to: 0 - type: integer 
	Parameter TX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter RX_FRAME_FIFO bound to: 0 - type: integer 
	Parameter TX_DEPTH bound to: 2048 - type: integer 
	Parameter RX_DEPTH bound to: 2048 - type: integer 
	Parameter TXRX_CNT bound to: 4 - type: integer 
	Parameter VIRQ_CNT bound to: 9 - type: integer 
	Parameter MSIX_CNT bound to: 9 - type: integer 
	Parameter MSIX_TAB bound to: 1152 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_virtio_completer' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:23]
	Parameter VQ_SPLIT bound to: 0 - type: integer 
	Parameter TXRX_CNT bound to: 4 - type: integer 
	Parameter VIRQ_CNT bound to: 9 - type: integer 
	Parameter MSIX_CNT bound to: 9 - type: integer 
	Parameter MSIX_TAB bound to: 1152 - type: integer 
	Parameter PCI_BASE_ADDR_LENGTH bound to: 14 - type: integer 
	Parameter MUX_TOTAL bound to: 4 - type: integer 
	Parameter MUX_WIDTH bound to: 2 - type: integer 
	Parameter VIRQ_IDX bound to: 4 - type: integer 
	Parameter MSIX_IDX bound to: 4 - type: integer 
	Parameter VIRQ_CFG bound to: 0 - type: integer 
	Parameter VIRQ_ISR bound to: 1 - type: integer 
	Parameter VIRQ_NET bound to: 2 - type: integer 
	Parameter VIRQ_NTF bound to: 3 - type: integer 
WARNING: [Synth 8-324] index 2 out of range [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:379]
WARNING: [Synth 8-324] index 3 out of range [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:379]
WARNING: [Synth 8-324] index 4 out of range [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:379]
WARNING: [Synth 8-324] index 5 out of range [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:379]
WARNING: [Synth 8-324] index 6 out of range [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:379]
WARNING: [Synth 8-324] index 7 out of range [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:379]
WARNING: [Synth 8-324] index 8 out of range [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:379]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:392]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:392]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:392]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:392]
WARNING: [Synth 8-6014] Unused sequential element axi_int_awlen_q_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:176]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net s_axi_bid in module/entity eth_virtio_completer does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:72]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity eth_virtio_completer does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:73]
WARNING: [Synth 8-3848] Net s_axi_rid in module/entity eth_virtio_completer does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:88]
WARNING: [Synth 8-3848] Net vio_msix_pba in module/entity eth_virtio_completer does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:515]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity eth_virtio_completer does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:90]
INFO: [Synth 8-6155] done synthesizing module 'eth_virtio_completer' (23#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_completer.v:23]
INFO: [Synth 8-6157] synthesizing module 'eth_virtio_vq' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq.v:3]
	Parameter VQ_SPLIT bound to: 0 - type: integer 
	Parameter TX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter RX_FRAME_FIFO bound to: 0 - type: integer 
	Parameter TX_DEPTH bound to: 2048 - type: integer 
	Parameter RX_DEPTH bound to: 2048 - type: integer 
	Parameter TXRX_CNT bound to: 4 - type: integer 
	Parameter VIRQ_CNT bound to: 9 - type: integer 
	Parameter MSIX_CNT bound to: 9 - type: integer 
	Parameter MSIX_TAB bound to: 1152 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_virtio_vq_packed_rx' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_rx.v:3]
	Parameter VIRQ_PTR_LENGTH bound to: 8 - type: integer 
	Parameter VIRQ_CHECK_VIRQ bound to: 8'b00000000 
	Parameter VIRQ_CHECK_DESC bound to: 8'b00000001 
	Parameter VIRQ_WRITE_INIT bound to: 8'b00000010 
	Parameter VIRQ_WRITE_DATA bound to: 8'b00000011 
	Parameter VIRQ_WRITE_SKIP bound to: 8'b00000100 
	Parameter VIRQ_WRITE_DROP bound to: 8'b00000101 
	Parameter VIRQ_WRITE_NEXT bound to: 8'b00000110 
	Parameter VIRQ_FETCH_DESC bound to: 8'b00000111 
	Parameter VIRQ_WRITE_USED bound to: 8'b00001000 
	Parameter VIRQ_WRITE_HEAD bound to: 8'b00001001 
	Parameter VIRQ_CHECK_TAIL bound to: 8'b00001011 
	Parameter VIRQ_FETCH_TAIL bound to: 8'b00001100 
	Parameter VIRQ_WRITE_INTR bound to: 8'b00001101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_rx.v:134]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_rx.v:349]
WARNING: [Synth 8-6014] Unused sequential element vio_int_indx_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_rx.v:176]
WARNING: [Synth 8-6014] Unused sequential element vio_int_evnt_reg[1] was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_rx.v:180]
WARNING: [Synth 8-6014] Unused sequential element vio_int_evnt_reg[0] was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_rx.v:180]
INFO: [Synth 8-6155] done synthesizing module 'eth_virtio_vq_packed_rx' (24#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'eth_virtio_pkt_rx' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_pkt_rx.v:3]
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter S_AXIS_IDLE bound to: 8'b00000000 
	Parameter S_AXIS_RECV bound to: 8'b00000001 
	Parameter S_AXIS_EXTR bound to: 8'b00000010 
	Parameter S_AXIS_DONE bound to: 8'b00000011 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter KEEP_OFFSET bound to: 128 - type: integer 
	Parameter LAST_OFFSET bound to: 144 - type: integer 
	Parameter ID_OFFSET bound to: 145 - type: integer 
	Parameter DEST_OFFSET bound to: 145 - type: integer 
	Parameter USER_OFFSET bound to: 145 - type: integer 
	Parameter WIDTH bound to: 145 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_cur_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:253]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:255]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '8' to '7' bits. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:272]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '8' to '7' bits. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:311]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (25#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:32]
WARNING: [Synth 8-350] instance 'axis_fifo_inst' of module 'axis_fifo' requires 21 connections, but only 12 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_pkt_rx.v:206]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_pkt_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tlast_q_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_pkt_rx.v:128]
INFO: [Synth 8-6155] done synthesizing module 'eth_virtio_pkt_rx' (26#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_pkt_rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'eth_virtio_vq_packed_tx' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_tx.v:3]
	Parameter PF_DESC_CNT bound to: 4 - type: integer 
	Parameter VIRQ_PTR_LENGTH bound to: 8 - type: integer 
	Parameter VIRQ_CHECK_VIRQ bound to: 8'b00000000 
	Parameter VIRQ_CHECK_DESC bound to: 8'b00000001 
	Parameter VIRQ_CHECK_DATA bound to: 8'b00000011 
	Parameter VIRQ_CHECK_AVAL bound to: 8'b00000100 
	Parameter VIRQ_WRITE_USED bound to: 8'b00000101 
	Parameter VIRQ_WRITE_HEAD bound to: 8'b00000111 
	Parameter VIRQ_WRITE_INTR bound to: 8'b00001000 
WARNING: [Synth 8-6014] Unused sequential element vio_int_evnt_reg[1] was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_tx.v:134]
WARNING: [Synth 8-6014] Unused sequential element vio_int_evnt_reg[0] was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_tx.v:134]
INFO: [Synth 8-6155] done synthesizing module 'eth_virtio_vq_packed_tx' (27#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_tx.v:3]
INFO: [Synth 8-6157] synthesizing module 'eth_virtio_pkt_tx' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_pkt_tx.v:3]
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_pkt_tx.v:168]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter KEEP_OFFSET bound to: 128 - type: integer 
	Parameter LAST_OFFSET bound to: 144 - type: integer 
	Parameter ID_OFFSET bound to: 145 - type: integer 
	Parameter DEST_OFFSET bound to: 145 - type: integer 
	Parameter USER_OFFSET bound to: 145 - type: integer 
	Parameter WIDTH bound to: 145 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '8' to '7' bits. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:270]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '8' to '7' bits. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:311]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized0' (27#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:32]
WARNING: [Synth 8-350] instance 'axis_fifo_inst' of module 'axis_fifo' requires 21 connections, but only 12 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_pkt_tx.v:283]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_pkt_tx.v:358]
INFO: [Synth 8-6155] done synthesizing module 'eth_virtio_pkt_tx' (28#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_pkt_tx.v:3]
WARNING: [Synth 8-350] instance 'eth_virtio_pkt_tx_inst' of module 'eth_virtio_pkt_tx' requires 12 connections, but only 11 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq.v:396]
WARNING: [Synth 8-350] instance 'eth_virtio_pkt_tx_inst' of module 'eth_virtio_pkt_tx' requires 12 connections, but only 11 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq.v:396]
WARNING: [Synth 8-350] instance 'eth_virtio_pkt_tx_inst' of module 'eth_virtio_pkt_tx' requires 12 connections, but only 11 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq.v:396]
WARNING: [Synth 8-350] instance 'eth_virtio_pkt_tx_inst' of module 'eth_virtio_pkt_tx' requires 12 connections, but only 11 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq.v:396]
INFO: [Synth 8-6157] synthesizing module 'axis_demux' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_demux.v:32]
	Parameter M_COUNT bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter CL_M_COUNT bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_demux.v:244]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_demux.v:245]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tuser_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_demux.v:246]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_demux.v:251]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_demux.v:252]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tuser_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_demux.v:253]
INFO: [Synth 8-6155] done synthesizing module 'axis_demux' (29#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_demux.v:32]
WARNING: [Synth 8-350] instance 'axis_arb_demux_inst' of module 'axis_demux' requires 21 connections, but only 15 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq.v:581]
INFO: [Synth 8-6157] synthesizing module 'axis_arb_mux' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:34]
	Parameter S_COUNT bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter S_ID_WIDTH bound to: 8 - type: integer 
	Parameter M_ID_WIDTH bound to: 10 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter UPDATE_TID bound to: 0 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter CL_S_COUNT bound to: 2 - type: integer 
	Parameter S_ID_WIDTH_INT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/arbiter.v:34]
	Parameter PORTS bound to: 4 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/priority_encoder.v:34]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter LEVELS bound to: 2 - type: integer 
	Parameter W bound to: 4 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (30#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (31#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/arbiter.v:34]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tid_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:149]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tdest_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:150]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tuser_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:151]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:280]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:281]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tuser_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:282]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:287]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:288]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tuser_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:289]
INFO: [Synth 8-6155] done synthesizing module 'axis_arb_mux' (32#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:34]
WARNING: [Synth 8-350] instance 'axis_arb_mux_inst' of module 'axis_arb_mux' requires 18 connections, but only 12 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq.v:626]
INFO: [Synth 8-6157] synthesizing module 'eth_virtio_tlp_rq' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rq.v:3]
	Parameter MUX_CNT bound to: 9 - type: integer 
	Parameter MUX_IDX bound to: 4 - type: integer 
	Parameter RQ_STATE_IDLE bound to: 8'b00000000 
	Parameter RQ_STATE_WH64 bound to: 8'b00000001 
	Parameter RQ_STATE_WH32 bound to: 8'b00000010 
	Parameter RQ_STATE_WR64 bound to: 8'b00000011 
	Parameter RQ_STATE_WE64 bound to: 8'b00000100 
	Parameter RQ_STATE_WR32 bound to: 8'b00000101 
	Parameter RQ_STATE_WE32 bound to: 8'b00000110 
	Parameter RQ_STATE_RD64 bound to: 8'b00000111 
	Parameter RQ_STATE_RD32 bound to: 8'b00001000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rq.v:511]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rq.v:654]
WARNING: [Synth 8-6014] Unused sequential element tlp_tmp_wr_tlast_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rq.v:201]
WARNING: [Synth 8-6014] Unused sequential element tlp_int_wr_tlast_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rq.v:241]
WARNING: [Synth 8-6014] Unused sequential element tlp_shr_wr_valid_q_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rq.v:313]
WARNING: [Synth 8-6014] Unused sequential element tlp_shr_wr_tsize_q_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rq.v:339]
INFO: [Synth 8-6155] done synthesizing module 'eth_virtio_tlp_rq' (33#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rq.v:3]
INFO: [Synth 8-6157] synthesizing module 'eth_virtio_tlp_rc' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rc.v:3]
	Parameter MUX_CNT bound to: 9 - type: integer 
	Parameter RC_STATE_IDLE bound to: 8'b00000000 
	Parameter RC_STATE_HFRG bound to: 8'b00000001 
	Parameter RC_STATE_HEND bound to: 8'b00000010 
	Parameter RC_STATE_HOUT bound to: 8'b00000011 
	Parameter RC_STATE_HEAD bound to: 8'b00000100 
	Parameter RC_STATE_DATA bound to: 8'b00000101 
	Parameter RC_STATE_EOT1 bound to: 8'b00000110 
	Parameter RC_STATE_EOT2 bound to: 8'b00000111 
	Parameter RC_STATE_EOT3 bound to: 8'b00001000 
	Parameter RC_STATE_EOP1 bound to: 8'b00001001 
	Parameter RC_STATE_EOP2 bound to: 8'b00001010 
	Parameter RC_STATE_EOP3 bound to: 8'b00001011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rc.v:388]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rc.v:413]
WARNING: [Synth 8-151] case item 8'b00000111 is unreachable [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rc.v:641]
WARNING: [Synth 8-151] case item 8'b00001010 is unreachable [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rc.v:641]
WARNING: [Synth 8-6014] Unused sequential element tlp_int_rc_fmt_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rc.v:113]
WARNING: [Synth 8-6014] Unused sequential element tlp_int_rc_sta_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rc.v:115]
WARNING: [Synth 8-6014] Unused sequential element tlp_int_rc_cid_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rc.v:116]
WARNING: [Synth 8-6014] Unused sequential element tlp_int_rc_tag_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rc.v:118]
WARNING: [Synth 8-6014] Unused sequential element tlp_int_rc_rid_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rc.v:149]
WARNING: [Synth 8-6014] Unused sequential element tlp_int_rc_x1c_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rc.v:553]
WARNING: [Synth 8-4767] Trying to implement RAM 'tlp_int_rc_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "tlp_int_rc_cache_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'eth_virtio_tlp_rc' (34#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rc.v:3]
INFO: [Synth 8-6157] synthesizing module 'eth_virtio_vq_packed_cx' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_cx.v:3]
	Parameter VIRQ_PTR_LENGTH bound to: 8 - type: integer 
	Parameter VIRQ_CHECK_VIRQ bound to: 8'b00000000 
	Parameter VIRQ_CHECK_DESC bound to: 8'b00000001 
	Parameter VIRQ_CHECK_DATA bound to: 8'b00000010 
	Parameter VIRQ_WRITE_STAT bound to: 8'b00000011 
	Parameter VIRQ_CHECK_AVAL bound to: 8'b00000100 
	Parameter VIRQ_WRITE_USED bound to: 8'b00000101 
	Parameter VIRQ_WRITE_HEAD bound to: 8'b00000111 
	Parameter VIRQ_WRITE_INTR bound to: 8'b00001000 
WARNING: [Synth 8-6014] Unused sequential element vio_int_evnt_reg[1] was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_cx.v:106]
WARNING: [Synth 8-6014] Unused sequential element vio_int_evnt_reg[0] was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_cx.v:106]
WARNING: [Synth 8-6014] Unused sequential element vio_int_totl_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_cx.v:118]
INFO: [Synth 8-6155] done synthesizing module 'eth_virtio_vq_packed_cx' (35#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_cx.v:3]
INFO: [Synth 8-6157] synthesizing module 'eth_virtio_cmd_rx' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_cmd_rx.v:3]
	Parameter DEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_cmd_rx.v:171]
WARNING: [Synth 8-350] instance 'axis_fifo_inst' of module 'axis_fifo' requires 21 connections, but only 12 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_cmd_rx.v:286]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_cmd_rx.v:324]
INFO: [Synth 8-6155] done synthesizing module 'eth_virtio_cmd_rx' (36#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_cmd_rx.v:3]
WARNING: [Synth 8-350] instance 'eth_virtio_cmd_rx_inst' of module 'eth_virtio_cmd_rx' requires 15 connections, but only 14 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq.v:508]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq.v:535]
INFO: [Synth 8-6155] done synthesizing module 'eth_virtio_vq' (37#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq.v:3]
INFO: [Synth 8-6157] synthesizing module 'pcie_axi_wrapper' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:23]
	Parameter MSI_X_CAP bound to: 1 - type: integer 
	Parameter MSI_CAP bound to: 0 - type: integer 
	Parameter PCIE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 16 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter PCIE_WORD_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_wrapper' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_wrapper.v:22]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_pipe_clock' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_pipe_clock.v:23]
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/ubuntu/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (38#1) [/home/ubuntu/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/home/ubuntu/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (38#1) [/home/ubuntu/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
WARNING: [Synth 8-350] instance 'mmcm2_adv_0' of module 'MMCME2_ADV' requires 33 connections, but only 18 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_pipe_clock.v:107]
INFO: [Synth 8-6157] synthesizing module 'BUFGMUX' [/home/ubuntu/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:703]
	Parameter CLK_SEL_TYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGMUX' (39#1) [/home/ubuntu/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:703]
WARNING: [Synth 8-3848] Net mmcm_rst in module/entity pcie_pipe_clock does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_pipe_clock.v:48]
INFO: [Synth 8-6155] done synthesizing module 'pcie_pipe_clock' (40#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_pipe_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'pcie_7x_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.runs/synth_2/.Xil/Vivado-17340-ubuntu/realtime/pcie_7x_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcie_7x_0' (41#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.runs/synth_2/.Xil/Vivado-17340-ubuntu/realtime/pcie_7x_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcie_wrapper' (42#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_wrapper.v:22]
WARNING: [Synth 8-350] instance 'pcie_wrapper_inst' of module 'pcie_wrapper' requires 75 connections, but only 74 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:328]
INFO: [Synth 8-6157] synthesizing module 'pcie_config_space' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_config_space.v:22]
	Parameter PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATA_IDX_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element req_r10_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_config_space.v:157]
WARNING: [Synth 8-6014] Unused sequential element req_r4_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_config_space.v:158]
WARNING: [Synth 8-6014] Unused sequential element req_r2_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_config_space.v:159]
WARNING: [Synth 8-6014] Unused sequential element req_r1_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_config_space.v:160]
WARNING: [Synth 8-6014] Unused sequential element req_tc_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_config_space.v:166]
WARNING: [Synth 8-6014] Unused sequential element req_fmt_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_config_space.v:168]
WARNING: [Synth 8-6014] Unused sequential element req_be_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_config_space.v:169]
INFO: [Synth 8-6155] done synthesizing module 'pcie_config_space' (43#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_config_space.v:22]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_axi_master' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/pcie_us_axi_master.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 16 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_us_axis_cq_demux' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axis_cq_demux.v:35]
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter CL_M_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_axis_cq_demux' (44#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axis_cq_demux.v:35]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_axi_master_rd' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_rd.v:35]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 16 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 128 - type: integer 
	Parameter AXI_WORD_WIDTH bound to: 16 - type: integer 
	Parameter AXI_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXI_BURST_SIZE bound to: 4 - type: integer 
	Parameter AXI_MAX_BURST_SIZE bound to: 2048 - type: integer 
	Parameter PAYLOAD_MAX bound to: 4 - type: integer 
	Parameter AXIS_PCIE_WORD_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_PCIE_WORD_SIZE bound to: 32 - type: integer 
	Parameter OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter REQ_MEM_READ bound to: 4'b0000 
	Parameter REQ_MEM_WRITE bound to: 4'b0001 
	Parameter REQ_IO_READ bound to: 4'b0010 
	Parameter REQ_IO_WRITE bound to: 4'b0011 
	Parameter REQ_MEM_FETCH_ADD bound to: 4'b0100 
	Parameter REQ_MEM_SWAP bound to: 4'b0101 
	Parameter REQ_MEM_CAS bound to: 4'b0110 
	Parameter REQ_MEM_READ_LOCKED bound to: 4'b0111 
	Parameter REQ_CFG_READ_0 bound to: 4'b1000 
	Parameter REQ_CFG_READ_1 bound to: 4'b1001 
	Parameter REQ_CFG_WRITE_0 bound to: 4'b1010 
	Parameter REQ_CFG_WRITE_1 bound to: 4'b1011 
	Parameter REQ_MSG bound to: 4'b1100 
	Parameter REQ_MSG_VENDOR bound to: 4'b1101 
	Parameter REQ_MSG_ATS bound to: 4'b1110 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
	Parameter AXI_STATE_IDLE bound to: 2'b00 
	Parameter AXI_STATE_HEADER bound to: 2'b01 
	Parameter AXI_STATE_START bound to: 2'b10 
	Parameter AXI_STATE_WAIT_END bound to: 2'b11 
	Parameter TLP_STATE_IDLE bound to: 3'b000 
	Parameter TLP_STATE_HEADER_1 bound to: 3'b001 
	Parameter TLP_STATE_HEADER_2 bound to: 3'b010 
	Parameter TLP_STATE_TRANSFER bound to: 3'b011 
	Parameter TLP_STATE_CPL_1 bound to: 3'b100 
	Parameter TLP_STATE_CPL_2 bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_rd.v:760]
WARNING: [Synth 8-6014] Unused sequential element op_count_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_rd.v:1200]
WARNING: [Synth 8-6014] Unused sequential element tlp_dword_count_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_rd.v:1202]
WARNING: [Synth 8-6014] Unused sequential element last_be_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_rd.v:1204]
WARNING: [Synth 8-6014] Unused sequential element tlp_len_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_rd.v:1207]
WARNING: [Synth 8-6014] Unused sequential element last_tlp_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_rd.v:1215]
WARNING: [Synth 8-6014] Unused sequential element tlp_cmd_byte_len_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_rd.v:1223]
WARNING: [Synth 8-6014] Unused sequential element tlp_cmd_last_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_rd.v:1234]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_axi_master_rd' (45#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_rd.v:35]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_axi_master_wr' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_wr.v:35]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 16 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 128 - type: integer 
	Parameter AXI_WORD_WIDTH bound to: 16 - type: integer 
	Parameter AXI_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXI_BURST_SIZE bound to: 4 - type: integer 
	Parameter AXI_MAX_BURST_SIZE bound to: 2048 - type: integer 
	Parameter AXIS_PCIE_WORD_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_PCIE_WORD_SIZE bound to: 32 - type: integer 
	Parameter OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter REQ_MEM_READ bound to: 4'b0000 
	Parameter REQ_MEM_WRITE bound to: 4'b0001 
	Parameter REQ_IO_READ bound to: 4'b0010 
	Parameter REQ_IO_WRITE bound to: 4'b0011 
	Parameter REQ_MEM_FETCH_ADD bound to: 4'b0100 
	Parameter REQ_MEM_SWAP bound to: 4'b0101 
	Parameter REQ_MEM_CAS bound to: 4'b0110 
	Parameter REQ_MEM_READ_LOCKED bound to: 4'b0111 
	Parameter REQ_CFG_READ_0 bound to: 4'b1000 
	Parameter REQ_CFG_READ_1 bound to: 4'b1001 
	Parameter REQ_CFG_WRITE_0 bound to: 4'b1010 
	Parameter REQ_CFG_WRITE_1 bound to: 4'b1011 
	Parameter REQ_MSG bound to: 4'b1100 
	Parameter REQ_MSG_VENDOR bound to: 4'b1101 
	Parameter REQ_MSG_ATS bound to: 4'b1110 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_HEADER bound to: 2'b01 
	Parameter STATE_TRANSFER bound to: 2'b10 
	Parameter STATE_WAIT_END bound to: 2'b11 
WARNING: [Synth 8-6014] Unused sequential element tr_dword_count_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_wr.v:633]
WARNING: [Synth 8-6014] Unused sequential element bubble_cycle_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_wr.v:637]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_axi_master_wr' (46#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_wr.v:35]
INFO: [Synth 8-6157] synthesizing module 'pulse_merge' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/pulse_merge.v:34]
	Parameter INPUT_WIDTH bound to: 2 - type: integer 
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulse_merge' (47#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/pulse_merge.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_axi_master' (48#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/pcie_us_axi_master.v:34]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_cq_tkeep' does not match port width (4) of module 'pcie_us_axi_master' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:445]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_cc_tuser' does not match port width (33) of module 'pcie_us_axi_master' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:456]
WARNING: [Synth 8-350] instance 'pcie_us_axi_master_inst' of module 'pcie_us_axi_master' requires 54 connections, but only 52 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:440]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:534]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized1' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter KEEP_OFFSET bound to: 128 - type: integer 
	Parameter LAST_OFFSET bound to: 144 - type: integer 
	Parameter ID_OFFSET bound to: 145 - type: integer 
	Parameter DEST_OFFSET bound to: 145 - type: integer 
	Parameter USER_OFFSET bound to: 145 - type: integer 
	Parameter WIDTH bound to: 145 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_cur_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:253]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:255]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '7' to '6' bits. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:272]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '7' to '6' bits. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:311]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized1' (48#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:32]
WARNING: [Synth 8-350] instance 'axis_fifo_inst' of module 'axis_fifo' requires 21 connections, but only 12 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:842]
INFO: [Synth 8-6157] synthesizing module 'axis_arb_mux__parameterized0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:34]
	Parameter S_COUNT bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter S_ID_WIDTH bound to: 8 - type: integer 
	Parameter M_ID_WIDTH bound to: 10 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 4 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter UPDATE_TID bound to: 0 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter CL_S_COUNT bound to: 2 - type: integer 
	Parameter S_ID_WIDTH_INT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter__parameterized0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/arbiter.v:34]
	Parameter PORTS bound to: 3 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder__parameterized0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/priority_encoder.v:34]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter LEVELS bound to: 2 - type: integer 
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder__parameterized0' (48#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter__parameterized0' (48#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/arbiter.v:34]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tid_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:149]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tdest_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:150]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:280]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:281]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:287]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:288]
INFO: [Synth 8-6155] done synthesizing module 'axis_arb_mux__parameterized0' (48#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_arb_mux.v:34]
WARNING: [Synth 8-350] instance 'axis_arb_mux_inst' of module 'axis_arb_mux' requires 18 connections, but only 14 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:869]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:901]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:925]
WARNING: [Synth 8-6014] Unused sequential element fc_tx_pd_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:922]
WARNING: [Synth 8-6014] Unused sequential element fc_tx_ph_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:923]
WARNING: [Synth 8-3848] Net cfg_mgmt_di in module/entity pcie_axi_wrapper does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:173]
WARNING: [Synth 8-3848] Net cfg_mgmt_byte_en in module/entity pcie_axi_wrapper does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:174]
WARNING: [Synth 8-3848] Net cfg_mgmt_dwaddr in module/entity pcie_axi_wrapper does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:175]
WARNING: [Synth 8-3848] Net cfg_mgmt_wr_en in module/entity pcie_axi_wrapper does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:176]
WARNING: [Synth 8-3848] Net cfg_mgmt_rd_en in module/entity pcie_axi_wrapper does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:177]
WARNING: [Synth 8-3848] Net cfg_mgmt_wr_readonly in module/entity pcie_axi_wrapper does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:178]
WARNING: [Synth 8-3848] Net tlp_shr_rx_tkeep in module/entity pcie_axi_wrapper does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:517]
INFO: [Synth 8-6155] done synthesizing module 'pcie_axi_wrapper' (49#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:23]
WARNING: [Synth 8-350] instance 'pcie_axi_wrapper_inst' of module 'pcie_axi_wrapper' requires 71 connections, but only 66 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/eth_virtio_wrapper.v:349]
INFO: [Synth 8-6155] done synthesizing module 'eth_virtio_wrapper' (50#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/eth_virtio_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'gtx_wrapper' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:23]
	Parameter SYSCLK_PERIOD bound to: 10 - type: integer 
WARNING: [Synth 8-350] instance 'nolabel_line128' of module 'IBUFDS_GTE2' requires 5 connections, but only 4 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:128]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_common' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_common.v:23]
	Parameter SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter QPLLREFCLK_SEL bound to: 3'b001 
	Parameter QPLL_FBDIV_TOP bound to: 66 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0101000000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b0 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 60 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [/home/ubuntu/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:12253]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0101000000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b0 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (51#1) [/home/ubuntu/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:12253]
WARNING: [Synth 8-689] width (64) of port connection 'DRPADDR' does not match port width (8) of module 'GTXE2_COMMON' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_common.v:186]
WARNING: [Synth 8-689] width (64) of port connection 'DRPCLK' does not match port width (1) of module 'GTXE2_COMMON' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_common.v:187]
WARNING: [Synth 8-689] width (64) of port connection 'DRPDI' does not match port width (16) of module 'GTXE2_COMMON' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_common.v:188]
WARNING: [Synth 8-689] width (64) of port connection 'DRPEN' does not match port width (1) of module 'GTXE2_COMMON' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_common.v:190]
WARNING: [Synth 8-689] width (64) of port connection 'DRPWE' does not match port width (1) of module 'GTXE2_COMMON' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_common.v:192]
WARNING: [Synth 8-689] width (64) of port connection 'GTGREFCLK' does not match port width (1) of module 'GTXE2_COMMON' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_common.v:194]
WARNING: [Synth 8-689] width (64) of port connection 'QPLLLOCKEN' does not match port width (1) of module 'GTXE2_COMMON' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_common.v:210]
WARNING: [Synth 8-689] width (64) of port connection 'QPLLOUTRESET' does not match port width (1) of module 'GTXE2_COMMON' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_common.v:211]
WARNING: [Synth 8-689] width (64) of port connection 'QPLLPD' does not match port width (1) of module 'GTXE2_COMMON' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_common.v:212]
WARNING: [Synth 8-689] width (64) of port connection 'BGBYPASSB' does not match port width (1) of module 'GTXE2_COMMON' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_common.v:219]
WARNING: [Synth 8-689] width (64) of port connection 'BGMONITORENB' does not match port width (1) of module 'GTXE2_COMMON' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_common.v:220]
WARNING: [Synth 8-689] width (64) of port connection 'BGPDB' does not match port width (1) of module 'GTXE2_COMMON' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_common.v:221]
WARNING: [Synth 8-689] width (64) of port connection 'RCALENB' does not match port width (1) of module 'GTXE2_COMMON' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_common.v:224]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_common' (52#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_common.v:23]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_usrclk' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_usrclk.v:23]
	Parameter CLOCK_STYLE bound to: PLL - type: string 
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [/home/ubuntu/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41124]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 3.103000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (53#1) [/home/ubuntu/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41124]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_usrclk' (54#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_usrclk.v:23]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_usrclk__parameterized0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_usrclk.v:23]
	Parameter CLOCK_STYLE bound to: PLL - type: string 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_usrclk__parameterized0' (54#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtwizard_usrclk.v:23]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.runs/synth_2/.Xil/Vivado-17340-ubuntu/realtime/gtwizard_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0' (55#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.runs/synth_2/.Xil/Vivado-17340-ubuntu/realtime/gtwizard_0_stub.v:6]
WARNING: [Synth 8-689] width (64) of port connection 'dont_reset_on_data_error_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:258]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_gtnorthrefclk0_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:288]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_gtnorthrefclk1_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:289]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_gtsouthrefclk0_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:290]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_gtsouthrefclk1_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:291]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_eyescanreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:302]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_rxuserrdy_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:303]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_eyescantrigger_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:305]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_rxcdrhold_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:306]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_rxprbscntreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:312]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_rxbufreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:315]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_rxdfelpmreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:317]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_rxpcsreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:328]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_rxpmareset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:329]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_rxpolarity_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:331]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_txuserrdy_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:336]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_txinhibit_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:342]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_txpcsreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:352]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_txpmareset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:353]
WARNING: [Synth 8-689] width (64) of port connection 'gt0_txpolarity_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:355]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_gtnorthrefclk0_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:358]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_gtnorthrefclk1_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:359]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_gtsouthrefclk0_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:360]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_gtsouthrefclk1_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:361]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_eyescanreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:372]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_rxuserrdy_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:373]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_eyescantrigger_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:375]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_rxcdrhold_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:376]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_rxprbscntreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:382]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_rxbufreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:385]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_rxdfelpmreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:387]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_rxpcsreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:398]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_rxpmareset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:399]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_rxpolarity_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:401]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_txuserrdy_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:406]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_txinhibit_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:412]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_txpcsreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:422]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_txpmareset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:423]
WARNING: [Synth 8-689] width (64) of port connection 'gt1_txpolarity_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:425]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_gtnorthrefclk0_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:428]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_gtnorthrefclk1_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:429]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_gtsouthrefclk0_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:430]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_gtsouthrefclk1_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:431]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_eyescanreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:442]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_rxuserrdy_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:443]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_eyescantrigger_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:445]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_rxcdrhold_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:446]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_rxprbscntreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:452]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_rxbufreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:455]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_rxdfelpmreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:457]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_rxpcsreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:468]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_rxpmareset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:469]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_rxpolarity_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:471]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_txuserrdy_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:476]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_txinhibit_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:482]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_txpcsreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:492]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_txpmareset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:493]
WARNING: [Synth 8-689] width (64) of port connection 'gt2_txpolarity_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:495]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_gtnorthrefclk0_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:498]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_gtnorthrefclk1_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:499]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_gtsouthrefclk0_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:500]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_gtsouthrefclk1_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:501]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_eyescanreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:512]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_rxuserrdy_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:513]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_eyescantrigger_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:515]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_rxcdrhold_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:516]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_rxprbscntreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:522]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_rxbufreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:525]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_rxdfelpmreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:527]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_rxpcsreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:538]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_rxpmareset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:539]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_rxpolarity_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:541]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_txuserrdy_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:546]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_txinhibit_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:552]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_txpcsreset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:562]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_txpmareset_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:563]
WARNING: [Synth 8-689] width (64) of port connection 'gt3_txpolarity_in' does not match port width (1) of module 'gtwizard_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:565]
INFO: [Synth 8-6155] done synthesizing module 'gtx_wrapper' (56#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/home/ubuntu/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (57#1) [/home/ubuntu/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
INFO: [Synth 8-6157] synthesizing module 'gtx_drp_mon' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_drp_mon.v:23]
	Parameter N bound to: 4 - type: integer 
	Parameter STATE_GTX_START_UP_1 bound to: 4'b0000 
	Parameter STATE_GTX_INIT_DELAY bound to: 4'b0001 
	Parameter STATE_GTX_INIT_CFG_1 bound to: 4'b0010 
	Parameter STATE_GTX_INIT_CFG_2 bound to: 4'b0011 
	Parameter STATE_GTX_INIT_END_1 bound to: 4'b0100 
	Parameter STATE_GTX_LOCK_DELAY bound to: 4'b0101 
	Parameter STATE_GTX_LOCK_CFG_1 bound to: 4'b0110 
	Parameter STATE_GTX_LOCK_CFG_2 bound to: 4'b0111 
	Parameter STATE_GTX_LOCK_CHK_1 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_drp_mon.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_drp_mon.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_drp_mon.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_drp_mon.v:63]
INFO: [Synth 8-6155] done synthesizing module 'gtx_drp_mon' (58#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/gtx_drp_mon.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'gtx_drpaddr' does not match port width (36) of module 'gtx_drp_mon' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:367]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/debounce.v:23]
	Parameter T bound to: 4096 - type: integer 
	Parameter N bound to: 1 - type: integer 
	Parameter W bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (59#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/debounce.v:23]
WARNING: [Synth 8-350] instance 'nolabel_line419' of module 'debounce' requires 5 connections, but only 3 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:419]
INFO: [Synth 8-6157] synthesizing module 'ila_cache' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/ila_cache.v:22]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter WIDTH bound to: 480 - type: integer 
	Parameter INDEX bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ila_cache' (60#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/ila_cache.v:22]
WARNING: [Synth 8-689] width (16) of port connection 'total' does not match port width (12) of module 'ila_cache' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:513]
WARNING: [Synth 8-689] width (16) of port connection 'index' does not match port width (12) of module 'ila_cache' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:517]
WARNING: [Synth 8-350] instance 'ila_cache_inst' of module 'ila_cache' requires 9 connections, but only 8 given [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:510]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:536]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/ubuntu/Dev/xc7k420t/xc7k420t.runs/synth_2/.Xil/Vivado-17340-ubuntu/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (61#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.runs/synth_2/.Xil/Vivado-17340-ubuntu/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'nolabel_line419'. This will prevent further optimization [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:419]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0_inst'. This will prevent further optimization [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:536]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_cache_inst'. This will prevent further optimization [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:510]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gtx_drp_mon_inst'. This will prevent further optimization [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:362]
WARNING: [Synth 8-6014] Unused sequential element vio_tx_state_reg was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:426]
WARNING: [Synth 8-3848] Net UART_TXD in module/entity top does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:45]
WARNING: [Synth 8-3848] Net tx_prbs31_enable in module/entity top does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:295]
WARNING: [Synth 8-3848] Net rx_prbs31_enable in module/entity top does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:294]
WARNING: [Synth 8-3848] Net tx_axis_credit in module/entity top does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:297]
WARNING: [Synth 8-3848] Net tx_axis_window in module/entity top does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:298]
WARNING: [Synth 8-3848] Net tx_axis_adjust in module/entity top does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:300]
WARNING: [Synth 8-3848] Net tx_axis_punish in module/entity top does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:299]
WARNING: [Synth 8-3848] Net tx_axis_tdata[1] in module/entity top does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:277]
WARNING: [Synth 8-3848] Net tx_axis_tkeep[1] in module/entity top does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:278]
WARNING: [Synth 8-3848] Net tx_axis_tdata[2] in module/entity top does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:277]
WARNING: [Synth 8-3848] Net tx_axis_tkeep[2] in module/entity top does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:278]
WARNING: [Synth 8-3848] Net tx_axis_tdata[3] in module/entity top does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:277]
WARNING: [Synth 8-3848] Net tx_axis_tkeep[3] in module/entity top does not have driver. [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:278]
INFO: [Synth 8-6155] done synthesizing module 'top' (62#1) [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:22]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tid[7]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tid[6]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tid[5]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tid[4]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tid[3]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tid[2]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tid[1]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tid[0]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tdest[7]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tdest[6]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tdest[5]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tdest[4]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tdest[3]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tdest[2]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tdest[1]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tdest[0]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tid[7]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tid[6]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tid[5]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tid[4]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tid[3]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tid[2]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tid[1]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tid[0]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tdest[7]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tdest[6]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tdest[5]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tdest[4]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tdest[3]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tdest[2]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tdest[1]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tdest[0]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tid[7]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tid[6]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tid[5]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tid[4]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tid[3]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tid[2]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tid[1]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tid[0]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[7]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[6]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[5]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[4]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[3]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[2]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[1]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[0]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tid[7]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tid[6]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tid[5]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tid[4]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tid[3]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tid[2]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tid[1]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tid[0]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tdest[7]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tdest[6]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tdest[5]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tdest[4]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tdest[3]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tdest[2]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tdest[1]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tdest[0]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[95]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[94]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[93]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[92]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[91]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[90]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[89]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[88]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[87]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[86]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[85]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[84]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[83]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[82]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[81]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[80]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[79]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[78]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[77]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[76]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[75]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[74]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[73]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[72]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[71]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[70]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[69]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[68]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[67]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[66]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[65]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[64]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[63]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[62]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[61]
WARNING: [Synth 8-3331] design axis_xgmii_tx_64 has unconnected port ptp_ts[60]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1929.594 ; gain = 556.633 ; free physical = 285 ; free virtual = 12892
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[31] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[30] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[29] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[28] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[27] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[26] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[25] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[24] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[23] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[22] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[21] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[20] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[19] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[18] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[17] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[16] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[15] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[14] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[13] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[12] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[11] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[10] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[9] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[8] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[7] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[6] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[5] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[4] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[3] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[2] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[1] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_di[0] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_byte_en[3] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_byte_en[2] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_byte_en[1] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_byte_en[0] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_dwaddr[9] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_dwaddr[8] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_dwaddr[7] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_dwaddr[6] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_dwaddr[5] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_dwaddr[4] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_dwaddr[3] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_dwaddr[2] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_dwaddr[1] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_dwaddr[0] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_wr_en to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_rd_en to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_mgmt_wr_readonly to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_wrapper_inst:cfg_interrupt_stat to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:209]
WARNING: [Synth 8-3295] tying undriven pin pcie_us_axi_master_inst:s_axis_cq_tkeep[3] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:440]
WARNING: [Synth 8-3295] tying undriven pin pcie_us_axi_master_inst:s_axis_cq_tkeep[2] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:440]
WARNING: [Synth 8-3295] tying undriven pin pcie_us_axi_master_inst:s_axis_cq_tkeep[1] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:440]
WARNING: [Synth 8-3295] tying undriven pin pcie_us_axi_master_inst:s_axis_cq_tkeep[0] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/new/pcie_axi_wrapper.v:440]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_prbs31_enable to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:rx_prbs31_enable to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_credit[15] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_credit[14] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_credit[13] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_credit[12] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_credit[11] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_credit[10] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_credit[9] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_credit[8] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_credit[7] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_credit[6] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_credit[5] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_credit[4] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_credit[3] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_credit[2] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_credit[1] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_credit[0] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_window[15] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_window[14] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_window[13] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_window[12] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_window[11] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_window[10] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_window[9] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_window[8] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_window[7] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_window[6] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_window[5] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_window[4] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_window[3] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_window[2] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_window[1] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_window[0] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_adjust[15] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_adjust[14] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_adjust[13] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_adjust[12] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_adjust[11] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_adjust[10] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_adjust[9] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_adjust[8] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_adjust[7] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_adjust[6] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_adjust[5] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].mac_adapter_inst:tx_axis_adjust[4] to constant 0 [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/top.v:312]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1929.594 ; gain = 556.633 ; free physical = 369 ; free virtual = 12968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1929.594 ; gain = 556.633 ; free physical = 369 ; free virtual = 12968
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k420tffg901-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0/pcie_7x_0_in_context.xdc] for cell 'eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst'
Finished Parsing XDC File [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0/pcie_7x_0_in_context.xdc] for cell 'eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst'
Parsing XDC File [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/ip/gtwizard_0/gtwizard_0/gtwizard_0_in_context.xdc] for cell 'gtx_wrapper_inst/gtwizard_0'
Finished Parsing XDC File [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/ip/gtwizard_0/gtwizard_0/gtwizard_0_in_context.xdc] for cell 'gtx_wrapper_inst/gtwizard_0'
Parsing XDC File [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0_inst'
Finished Parsing XDC File [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0_inst'
Parsing XDC File [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/constrs_1/new/top.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/constrs_1/new/top.xdc:225]
Finished Parsing XDC File [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2687.969 ; gain = 0.000 ; free physical = 222 ; free virtual = 12216
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2687.969 ; gain = 0.000 ; free physical = 222 ; free virtual = 12216
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instances
  PLLE2_BASE => PLLE2_ADV: 5 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2687.969 ; gain = 0.000 ; free physical = 220 ; free virtual = 12213
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2687.969 ; gain = 0.000 ; free physical = 220 ; free virtual = 12213
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_0_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:28 ; elapsed = 00:01:12 . Memory (MB): peak = 2687.969 ; gain = 1315.008 ; free physical = 647 ; free virtual = 12647
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-5546] ROM "tlp_shr_wr_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tlp_shr_wr_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tlp_xbe" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlp_xbe" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlp_xbe0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlp_xbe0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlp_int_rx_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tlp_int_rx_tlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tlp_int_rc_cache" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tlp_int_rc_carry" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tlp_int_rx_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tlp_int_rx_tlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tlp_int_rc_cache" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tlp_int_rc_carry" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tlp_int_rc_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlp_int_rc_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlp_int_rc_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlp_int_rc_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlp_int_rc_msk_q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tlp_wr_tlast_reg' into 'tlp_wr_valid_reg' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_cx.v:96]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_cx.v:139]
.p 17
.s 11
.r iSTATE
	 Default iSTATE 
	 iSTATE iSTATE0 
	 iSTATE0 iSTATE7 
	 iSTATE0 iSTATE 
	 iSTATE0 iSTATE2 
	 iSTATE0 iSTATE1 
	 iSTATE1 iSTATE3 
	 iSTATE1 iSTATE4 
	 iSTATE2 iSTATE4 
	 iSTATE3 iSTATE0 
	 iSTATE4 iSTATE5 
	 iSTATE5 iSTATE3 
	 iSTATE5 iSTATE6 
	 iSTATE6 iSTATE3 
	 iSTATE7 iSTATE 
	 iSTATE7 iSTATE8 
	 iSTATE8 iSTATE 
.e
INFO: [Synth 8-802] inferred FSM for state register 'vio_int_stat_reg' in module 'eth_virtio_vq_packed_cx'
INFO: [Synth 8-5544] ROM "vio_int_stat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vio_int_stat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vio_int_stat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vio_int_stat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vio_int_stat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:200]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:201]
INFO: [Synth 8-802] inferred FSM for state register 'm_axis_state_reg' in module 'eth_virtio_cmd_rx'
INFO: [Synth 8-5546] ROM "cmd_tkeep2n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m_axis_cmd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m_axis_class" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_rx.v:452]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_rx.v:220]
.p 34
.s 17
.r iSTATE
	 Default iSTATE 
	 iSTATE iSTATE0 
	 iSTATE0 iSTATE13 
	 iSTATE0 iSTATE0 
	 iSTATE0 iSTATE1 
	 iSTATE0 iSTATE5 
	 iSTATE1 iSTATE7 
	 iSTATE1 iSTATE5 
	 iSTATE1 iSTATE4 
	 iSTATE1 iSTATE3 
	 iSTATE1 iSTATE2 
	 iSTATE2 iSTATE7 
	 iSTATE2 iSTATE5 
	 iSTATE2 iSTATE4 
	 iSTATE2 iSTATE3 
	 iSTATE3 iSTATE7 
	 iSTATE4 iSTATE7 
	 iSTATE5 iSTATE6 
	 iSTATE6 iSTATE0 
	 iSTATE7 iSTATE11 
	 iSTATE7 iSTATE8 
	 iSTATE8 iSTATE9 
	 iSTATE9 iSTATE6 
	 iSTATE9 iSTATE10 
	 iSTATE10 iSTATE13 
	 iSTATE11 iSTATE12 
	 iSTATE11 iSTATE8 
	 iSTATE12 iSTATE12 
	 iSTATE12 iSTATE8 
	 iSTATE13 iSTATE14 
	 iSTATE13 iSTATE0 
	 iSTATE13 iSTATE 
	 iSTATE14 iSTATE0 
	 iSTATE14 iSTATE 
.e
INFO: [Synth 8-802] inferred FSM for state register 'vio_int_stat_reg' in module 'eth_virtio_vq_packed_rx'
INFO: [Synth 8-5546] ROM "tlp_wr_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tlp_wr_tlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vio_tkeep2n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "vio_int_stat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vio_int_stat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vio_int_stat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vio_int_stat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vio_int_stat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vio_int_stat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vio_int_stat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_axis_state_q_reg' in module 'eth_virtio_pkt_rx'
INFO: [Synth 8-5544] ROM "s_axis_state_q" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_state_q" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_state_q" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_state_q" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tlp_wr_tlast_reg' into 'tlp_wr_valid_reg' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_tx.v:124]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_tx.v:166]
INFO: [Synth 8-5546] ROM "vio_int_msix" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'm_axis_cnt_reg' in module 'eth_virtio_pkt_tx'
INFO: [Synth 8-5546] ROM "skb_tkeep2n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m_axis_x1c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "m_axis_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "req_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_tag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_reg_nr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "to_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tlp_state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_wr.v:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_wr.v:294]
INFO: [Synth 8-5544] ROM "status_error_uncor_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_error_uncor_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "last_be_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/pulse_merge.v:60]
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:200]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_fifo.v:201]
INFO: [Synth 8-802] inferred FSM for state register 'pcie_cfg_state_reg' in module 'pcie_axi_wrapper'
INFO: [Synth 8-802] inferred FSM for state register 'fc_sel_reg' in module 'pcie_axi_wrapper'
INFO: [Synth 8-5544] ROM "tlp_shr_rx_end_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlp_shr_rx_ext" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pcie_drp_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcie_drp_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tlp_shr_rx_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tlp_shr_rx_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fc_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'genblk1[0].gtx_cfg_state_reg[0]' in module 'gtx_drp_mon'
INFO: [Synth 8-802] inferred FSM for state register 'genblk1[1].gtx_cfg_state_reg[1]' in module 'gtx_drp_mon'
INFO: [Synth 8-802] inferred FSM for state register 'genblk1[2].gtx_cfg_state_reg[2]' in module 'gtx_drp_mon'
INFO: [Synth 8-802] inferred FSM for state register 'genblk1[3].gtx_cfg_state_reg[3]' in module 'gtx_drp_mon'
INFO: [Synth 8-5544] ROM "gtx_drp_delay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_cfg_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_cfg_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_cfg_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_drp_delay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_cfg_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_cfg_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_cfg_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_drp_delay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_cfg_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_cfg_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_cfg_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_drp_delay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_cfg_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_cfg_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_cfg_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element c_idx_reg_rep was removed.  [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/new/ila_cache.v:71]
INFO: [Synth 8-5544] ROM "ber_count_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_high_ber_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "rx_high_ber_next" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "xgmii_rxc_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_rxc_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_rxc_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_rxc_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xgmii_rxc_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rx_bad_block_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "encoded_tx_hdr_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encoded_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_xgmii_rx_64'
INFO: [Synth 8-5544] ROM "last_cycle_tkeep_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_xgmii_tx_64'
INFO: [Synth 8-5544] ROM "frame_ptr_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "update_crc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_crc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_tdata_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "last_segment" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_segment" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "temp_tuser_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:247]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_async_fifo.v:248]
INFO: [Synth 8-5544] ROM "m_axis_tvalid_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/eth_mac_10g_fifo.v:574]
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "light" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'tlp_wr_tlast_reg' into 'tlp_wr_valid_reg' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_tx.v:124]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_tx.v:166]
INFO: [Synth 8-5546] ROM "vio_int_msix" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_rx.v:452]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_vq_packed_rx.v:220]
.p 34
.s 17
.r iSTATE
	 Default iSTATE 
	 iSTATE iSTATE0 
	 iSTATE0 iSTATE13 
	 iSTATE0 iSTATE0 
	 iSTATE0 iSTATE1 
	 iSTATE0 iSTATE5 
	 iSTATE1 iSTATE7 
	 iSTATE1 iSTATE5 
	 iSTATE1 iSTATE4 
	 iSTATE1 iSTATE3 
	 iSTATE1 iSTATE2 
	 iSTATE2 iSTATE7 
	 iSTATE2 iSTATE5 
	 iSTATE2 iSTATE4 
	 iSTATE2 iSTATE3 
	 iSTATE3 iSTATE7 
	 iSTATE4 iSTATE7 
	 iSTATE5 iSTATE6 
	 iSTATE6 iSTATE0 
	 iSTATE7 iSTATE11 
	 iSTATE7 iSTATE8 
	 iSTATE8 iSTATE9 
	 iSTATE9 iSTATE6 
	 iSTATE9 iSTATE10 
	 iSTATE10 iSTATE13 
	 iSTATE11 iSTATE12 
	 iSTATE11 iSTATE8 
	 iSTATE12 iSTATE12 
	 iSTATE12 iSTATE8 
	 iSTATE13 iSTATE14 
	 iSTATE13 iSTATE0 
	 iSTATE13 iSTATE 
	 iSTATE14 iSTATE0 
	 iSTATE14 iSTATE 
.e
INFO: [Synth 8-802] inferred FSM for state register 'vio_int_stat_reg' in module 'eth_virtio_vq_packed_rx__hierPathDup__1'
INFO: [Synth 8-5546] ROM "tlp_wr_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tlp_wr_tlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vio_tkeep2n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "vio_int_stat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'tlp_wr_avail_reg' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rq.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'tlp_int_rc_value_reg' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/srcs/eth_virtio_tlp_rc.v:379]
INFO: [Synth 8-6159] Found Keep on FSM register 'vio_int_stat_reg' in module 'eth_virtio_vq_packed_cx', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                         00000000 |                         00000000
                 iSTATE0 |                         00000001 |                         00000001
                 iSTATE7 |                         00001000 |                         00001000
                 iSTATE8 |                         00001001 |                         00001001
                 iSTATE2 |                         00000011 |                         00000011
                 iSTATE1 |                         00000010 |                         00000010
                 iSTATE4 |                         00000101 |                         00000101
                 iSTATE5 |                         00000110 |                         00000110
                 iSTATE6 |                         00000111 |                         00000111
                 iSTATE3 |                         00000100 |                         00000100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                         00000000
                 iSTATE0 |                                1 |                         00000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'm_axis_state_reg' using encoding 'sequential' in module 'eth_virtio_cmd_rx'
INFO: [Synth 8-6159] Found Keep on FSM register 'vio_int_stat_reg' in module 'eth_virtio_vq_packed_rx__hierPathDup__1', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                         00000000 |                         00000000
                 iSTATE0 |                         00000001 |                         00000001
                 iSTATE1 |                         00000010 |                         00000010
                 iSTATE2 |                         00000011 |                         00000011
                 iSTATE4 |                         00000101 |                         00000101
                 iSTATE3 |                         00000100 |                         00000100
                 iSTATE7 |                         00001000 |                         00001000
                iSTATE11 |                         00001011 |                         00001011
                iSTATE12 |                         00001100 |                         00001100
                 iSTATE8 |                         00001001 |                         00001001
                 iSTATE9 |                         00001010 |                         00001010
                iSTATE10 |                         00001111 |                         00001111
                iSTATE13 |                         00001101 |                         00001101
                iSTATE14 |                         00001110 |                         00001110
                 iSTATE5 |                         00000110 |                         00000110
                 iSTATE6 |                         00000111 |                         00000111
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             S_AXIS_IDLE |                               00 |                         00000000
             S_AXIS_RECV |                               01 |                         00000001
             S_AXIS_EXTR |                               10 |                         00000010
             S_AXIS_DONE |                               11 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_axis_state_q_reg' using encoding 'sequential' in module 'eth_virtio_pkt_rx'
INFO: [Synth 8-6159] Found Keep on FSM register 'vio_int_stat_reg' in module 'eth_virtio_vq_packed_rx', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                         00000000 |                         00000000
                 iSTATE0 |                         00000001 |                         00000001
                 iSTATE1 |                         00000010 |                         00000010
                 iSTATE2 |                         00000011 |                         00000011
                 iSTATE4 |                         00000101 |                         00000101
                 iSTATE3 |                         00000100 |                         00000100
                 iSTATE7 |                         00001000 |                         00001000
                iSTATE11 |                         00001011 |                         00001011
                iSTATE12 |                         00001100 |                         00001100
                 iSTATE8 |                         00001001 |                         00001001
                 iSTATE9 |                         00001010 |                         00001010
                iSTATE10 |                         00001111 |                         00001111
                iSTATE13 |                         00001101 |                         00001101
                iSTATE14 |                         00001110 |                         00001110
                 iSTATE5 |                         00000110 |                         00000110
                 iSTATE6 |                         00000111 |                         00000111
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                         00000000
                 iSTATE0 |                                1 |                         00000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'm_axis_cnt_reg' using encoding 'sequential' in module 'eth_virtio_pkt_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              000
                 iSTATE0 |                             0010 |                              100
                 iSTATE1 |                             0100 |                              101
                 iSTATE2 |                             1000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fc_sel_reg' using encoding 'one-hot' in module 'pcie_axi_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                         00000000
                 iSTATE0 |                             0010 |                         00000001
                 iSTATE1 |                             0100 |                         00000010
                 iSTATE2 |                             1000 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pcie_cfg_state_reg' using encoding 'one-hot' in module 'pcie_axi_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    STATE_GTX_START_UP_1 |                             0000 |                             0000
    STATE_GTX_INIT_DELAY |                             0001 |                             0001
    STATE_GTX_INIT_CFG_1 |                             0010 |                             0010
    STATE_GTX_INIT_CFG_2 |                             0011 |                             0011
    STATE_GTX_INIT_END_1 |                             0100 |                             0100
    STATE_GTX_LOCK_CFG_1 |                             0101 |                             0110
    STATE_GTX_LOCK_CFG_2 |                             0110 |                             0111
    STATE_GTX_LOCK_DELAY |                             0111 |                             0101
    STATE_GTX_LOCK_CHK_1 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'genblk1[0].gtx_cfg_state_reg[0]' using encoding 'sequential' in module 'gtx_drp_mon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    STATE_GTX_START_UP_1 |                             0000 |                             0000
    STATE_GTX_INIT_DELAY |                             0001 |                             0001
    STATE_GTX_INIT_CFG_1 |                             0010 |                             0010
    STATE_GTX_INIT_CFG_2 |                             0011 |                             0011
    STATE_GTX_INIT_END_1 |                             0100 |                             0100
    STATE_GTX_LOCK_CFG_1 |                             0101 |                             0110
    STATE_GTX_LOCK_CFG_2 |                             0110 |                             0111
    STATE_GTX_LOCK_DELAY |                             0111 |                             0101
    STATE_GTX_LOCK_CHK_1 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'genblk1[1].gtx_cfg_state_reg[1]' using encoding 'sequential' in module 'gtx_drp_mon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    STATE_GTX_START_UP_1 |                             0000 |                             0000
    STATE_GTX_INIT_DELAY |                             0001 |                             0001
    STATE_GTX_INIT_CFG_1 |                             0010 |                             0010
    STATE_GTX_INIT_CFG_2 |                             0011 |                             0011
    STATE_GTX_INIT_END_1 |                             0100 |                             0100
    STATE_GTX_LOCK_CFG_1 |                             0101 |                             0110
    STATE_GTX_LOCK_CFG_2 |                             0110 |                             0111
    STATE_GTX_LOCK_DELAY |                             0111 |                             0101
    STATE_GTX_LOCK_CHK_1 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'genblk1[2].gtx_cfg_state_reg[2]' using encoding 'sequential' in module 'gtx_drp_mon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    STATE_GTX_START_UP_1 |                             0000 |                             0000
    STATE_GTX_INIT_DELAY |                             0001 |                             0001
    STATE_GTX_INIT_CFG_1 |                             0010 |                             0010
    STATE_GTX_INIT_CFG_2 |                             0011 |                             0011
    STATE_GTX_INIT_END_1 |                             0100 |                             0100
    STATE_GTX_LOCK_CFG_1 |                             0101 |                             0110
    STATE_GTX_LOCK_CFG_2 |                             0110 |                             0111
    STATE_GTX_LOCK_DELAY |                             0111 |                             0101
    STATE_GTX_LOCK_CHK_1 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'genblk1[3].gtx_cfg_state_reg[3]' using encoding 'sequential' in module 'gtx_drp_mon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
           STATE_PAYLOAD |                               01 |                               01
              STATE_LAST |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axis_xgmii_rx_64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
           STATE_PAYLOAD |                              001 |                              001
               STATE_PAD |                              010 |                              010
             STATE_FCS_1 |                              011 |                              011
             STATE_FCS_2 |                              100 |                              100
          STATE_WAIT_END |                              101 |                              110
               STATE_IFG |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axis_xgmii_tx_64'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:36 ; elapsed = 00:02:30 . Memory (MB): peak = 2942.523 ; gain = 1569.562 ; free physical = 233 ; free virtual = 9793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |eth_virtio_completer__GB0       |           1|     60347|
|2     |eth_virtio_completer__GB1       |           1|     15613|
|3     |eth_virtio_completer__GB2       |           1|     19987|
|4     |eth_virtio_completer__GB3       |           1|     35298|
|5     |eth_virtio_completer__GB4       |           1|     38151|
|6     |eth_virtio_completer__GB5       |           1|     50419|
|7     |eth_virtio_completer__GB6       |           1|     31514|
|8     |eth_virtio_completer__GB7       |           1|     31403|
|9     |eth_virtio_completer__GB8       |           1|     16301|
|10    |eth_virtio_tlp_rq__GB0          |           1|     33536|
|11    |case__978_eth_virtio_tlp_rq__GD |           1|     32640|
|12    |case__979_eth_virtio_tlp_rq__GD |           1|     32640|
|13    |case__976_eth_virtio_tlp_rq__GD |           1|     32640|
|14    |eth_virtio_tlp_rq__GB4          |           1|      1112|
|15    |eth_virtio_tlp_rq__GB5          |           1|       500|
|16    |eth_virtio_tlp_rq__GB6          |           1|     34928|
|17    |case__983_eth_virtio_tlp_rq__GD |           1|     32640|
|18    |eth_virtio_tlp_rq__GB8          |           1|     33208|
|19    |case__982_eth_virtio_tlp_rq__GD |           1|     32640|
|20    |eth_virtio_tlp_rq__GB10         |           1|     19709|
|21    |eth_virtio_tlp_rq__GB11         |           1|     16772|
|22    |case__940_eth_virtio_tlp_rq__GD |           1|     16320|
|23    |case__938_eth_virtio_tlp_rq__GD |           1|     16320|
|24    |eth_virtio_tlp_rq__GB15         |           1|       512|
|25    |eth_virtio_tlp_rc__GB0          |           1|     39306|
|26    |eth_virtio_tlp_rc__GB1          |           1|     16549|
|27    |eth_virtio_pkt_tx               |           4|     15412|
|28    |case__1553_eth_virtio_vq__GD    |           1|     32640|
|29    |case__1580_eth_virtio_vq__GD    |           1|     32640|
|30    |case__1544_eth_virtio_vq__GD    |           1|     32640|
|31    |eth_virtio_vq__GCB3             |           1|     33536|
|32    |case__1562_eth_virtio_vq__GD    |           1|     32640|
|33    |eth_virtio_vq__GCB5             |           1|     33536|
|34    |eth_virtio_vq__GCB6             |           1|     33536|
|35    |eth_virtio_vq__GCB7             |           1|     33536|
|36    |eth_virtio_vq__GCB8             |           1|     33536|
|37    |eth_virtio_vq__GCB9             |           1|     29796|
|38    |eth_virtio_vq__GCB10            |           1|     11808|
|39    |eth_virtio_vq__GCB11            |           1|     15143|
|40    |eth_virtio_vq__GCB12            |           1|     30920|
|41    |case__1578_eth_virtio_vq__GD    |           1|     32640|
|42    |case__1587_eth_virtio_vq__GD    |           1|     32640|
|43    |case__1569_eth_virtio_vq__GD    |           1|     32640|
|44    |case__1533_eth_virtio_vq__GD    |           1|     32640|
|45    |case__1524_eth_virtio_vq__GD    |           1|     32640|
|46    |case__1515_eth_virtio_vq__GD    |           1|     32640|
|47    |eth_virtio_vq__GCB19            |           1|     33536|
|48    |case__1560_eth_virtio_vq__GD    |           1|     32640|
|49    |case__1514_eth_virtio_vq__GD    |           1|     32640|
|50    |case__1542_eth_virtio_vq__GD    |           1|     32640|
|51    |case__1551_eth_virtio_vq__GD    |           1|     32640|
|52    |case__1532_eth_virtio_vq__GD    |           1|     32640|
|53    |case__1550_eth_virtio_vq__GD    |           1|     32640|
|54    |muxpart__2416_eth_virtio_vq     |           1|       896|
|55    |case__1568_eth_virtio_vq__GD    |           1|     32640|
|56    |eth_virtio_vq__GCB28            |           1|     33536|
|57    |eth_virtio_vq__GCB29            |           1|     33536|
|58    |case__1523_eth_virtio_vq__GD    |           1|     32640|
|59    |case__1588_eth_virtio_vq__GD    |           1|     32640|
|60    |case__1570_eth_virtio_vq__GD    |           1|     32640|
|61    |case__1561_eth_virtio_vq__GD    |           1|     32640|
|62    |case__1579_eth_virtio_vq__GD    |           1|     32640|
|63    |case__1552_eth_virtio_vq__GD    |           1|     32640|
|64    |case__1543_eth_virtio_vq__GD    |           1|     32640|
|65    |case__1534_eth_virtio_vq__GD    |           1|     32640|
|66    |case__1525_eth_virtio_vq__GD    |           1|     32640|
|67    |case__1516_eth_virtio_vq__GD    |           1|     32640|
|68    |case__1575_eth_virtio_vq__GD    |           1|     32640|
|69    |case__1557_eth_virtio_vq__GD    |           1|     32640|
|70    |case__1548_eth_virtio_vq__GD    |           1|     32640|
|71    |case__1521_eth_virtio_vq__GD    |           1|     32640|
|72    |case__1530_eth_virtio_vq__GD    |           1|     32640|
|73    |case__1539_eth_virtio_vq__GD    |           1|     32640|
|74    |case__1529_eth_virtio_vq__GD    |           1|     32640|
|75    |case__1520_eth_virtio_vq__GD    |           1|     32640|
|76    |case__1574_eth_virtio_vq__GD    |           1|     32640|
|77    |case__1537_eth_virtio_vq__GD    |           1|     32640|
|78    |case__1591_eth_virtio_vq__GD    |           1|     32640|
|79    |case__1546_eth_virtio_vq__GD    |           1|     32640|
|80    |case__1547_eth_virtio_vq__GD    |           1|     32640|
|81    |case__1556_eth_virtio_vq__GD    |           1|     32640|
|82    |case__1583_eth_virtio_vq__GD    |           1|     32640|
|83    |case__1592_eth_virtio_vq__GD    |           1|     32640|
|84    |case__1586_eth_virtio_vq__GD    |           1|     32640|
|85    |case__1582_eth_virtio_vq__GD    |           1|     32640|
|86    |case__1564_eth_virtio_vq__GD    |           1|     32640|
|87    |case__1566_eth_virtio_vq__GD    |           1|     32640|
|88    |case__1584_eth_virtio_vq__GD    |           1|     32640|
|89    |case__1593_eth_virtio_vq__GD    |           1|     32640|
|90    |case__1590_eth_virtio_vq__GD    |           1|     32640|
|91    |case__1563_eth_virtio_vq__GD    |           1|     32640|
|92    |case__1536_eth_virtio_vq__GD    |           1|     32640|
|93    |case__1581_eth_virtio_vq__GD    |           1|     32640|
|94    |case__1538_eth_virtio_vq__GD    |           1|     32640|
|95    |case__1565_eth_virtio_vq__GD    |           1|     32640|
|96    |case__1572_eth_virtio_vq__GD    |           1|     32640|
|97    |case__1554_eth_virtio_vq__GD    |           1|     32640|
|98    |case__1518_eth_virtio_vq__GD    |           1|     32640|
|99    |case__1545_eth_virtio_vq__GD    |           1|     32640|
|100   |case__1527_eth_virtio_vq__GD    |           1|     32640|
|101   |case__1528_eth_virtio_vq__GD    |           1|     32640|
|102   |case__1573_eth_virtio_vq__GD    |           1|     32640|
|103   |case__1519_eth_virtio_vq__GD    |           1|     32640|
|104   |case__1555_eth_virtio_vq__GD    |           1|     32640|
|105   |eth_virtio_wrapper__GC0         |           1|     26336|
|106   |mac_adapter                     |           4|     35800|
|107   |top__GC0                        |           1|      4626|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 25    
	   2 Input     63 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 35    
	   3 Input     32 Bit       Adders := 11    
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 67    
	   3 Input     16 Bit       Adders := 18    
	   4 Input     16 Bit       Adders := 4     
	   4 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 8     
	   4 Input     12 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 24    
	   2 Input     11 Bit       Adders := 11    
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 11    
	   3 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 49    
	   4 Input      8 Bit       Adders := 1     
	   5 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 11    
	   2 Input      6 Bit       Adders := 11    
	  33 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 40    
	   3 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 13    
	   3 Input      4 Bit       Adders := 2     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 8     
+---XORs : 
	   2 Input      8 Bit         XORs := 20    
	   2 Input      2 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 2836  
	   3 Input      1 Bit         XORs := 1108  
	   4 Input      1 Bit         XORs := 1108  
	   5 Input      1 Bit         XORs := 304   
	   6 Input      1 Bit         XORs := 196   
	   7 Input      1 Bit         XORs := 260   
	   8 Input      1 Bit         XORs := 244   
	   9 Input      1 Bit         XORs := 248   
	  10 Input      1 Bit         XORs := 160   
	  11 Input      1 Bit         XORs := 120   
	  12 Input      1 Bit         XORs := 108   
	  13 Input      1 Bit         XORs := 44    
	  17 Input      1 Bit         XORs := 76    
	  19 Input      1 Bit         XORs := 124   
	  14 Input      1 Bit         XORs := 84    
	  15 Input      1 Bit         XORs := 92    
	  18 Input      1 Bit         XORs := 104   
	  16 Input      1 Bit         XORs := 92    
	  20 Input      1 Bit         XORs := 140   
	  23 Input      1 Bit         XORs := 80    
	  22 Input      1 Bit         XORs := 92    
	  21 Input      1 Bit         XORs := 80    
	  25 Input      1 Bit         XORs := 64    
	  24 Input      1 Bit         XORs := 76    
	  29 Input      1 Bit         XORs := 48    
	  26 Input      1 Bit         XORs := 52    
	  36 Input      1 Bit         XORs := 40    
	  30 Input      1 Bit         XORs := 36    
	  28 Input      1 Bit         XORs := 48    
	  27 Input      1 Bit         XORs := 28    
	  33 Input      1 Bit         XORs := 24    
	  32 Input      1 Bit         XORs := 28    
	  34 Input      1 Bit         XORs := 16    
	  35 Input      1 Bit         XORs := 8     
	  37 Input      1 Bit         XORs := 8     
	  31 Input      1 Bit         XORs := 8     
+---Registers : 
	              512 Bit    Registers := 1     
	              480 Bit    Registers := 2     
	              384 Bit    Registers := 1     
	              256 Bit    Registers := 2     
	              248 Bit    Registers := 1     
	              146 Bit    Registers := 16    
	              145 Bit    Registers := 20    
	              129 Bit    Registers := 4     
	              128 Bit    Registers := 103   
	               96 Bit    Registers := 1     
	               85 Bit    Registers := 2     
	               64 Bit    Registers := 108   
	               63 Bit    Registers := 4     
	               58 Bit    Registers := 8     
	               48 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 72    
	               31 Bit    Registers := 8     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 203   
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 16    
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 11    
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 173   
	                7 Bit    Registers := 13    
	                6 Bit    Registers := 14    
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 41    
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 52    
	                1 Bit    Registers := 671   
+---RAMs : 
	             960K Bit         RAMs := 1     
	              18K Bit         RAMs := 17    
	               9K Bit         RAMs := 1     
	              512 Bit         RAMs := 4     
	               45 Bit         RAMs := 1     
+---Muxes : 
	   4 Input   1152 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 15    
	   4 Input    248 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 8     
	   2 Input    128 Bit        Muxes := 187   
	  10 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 40    
	  17 Input    128 Bit        Muxes := 1     
	   5 Input    128 Bit        Muxes := 5     
	  16 Input    128 Bit        Muxes := 10    
	   6 Input    128 Bit        Muxes := 4     
	   2 Input     96 Bit        Muxes := 2     
	   2 Input     85 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 46    
	   3 Input     64 Bit        Muxes := 62    
	   6 Input     64 Bit        Muxes := 36    
	   5 Input     64 Bit        Muxes := 36    
	  14 Input     64 Bit        Muxes := 27    
	   2 Input     64 Bit        Muxes := 191   
	  16 Input     64 Bit        Muxes := 4     
	   9 Input     64 Bit        Muxes := 8     
	   7 Input     64 Bit        Muxes := 8     
	   2 Input     63 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 109   
	   5 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 18    
	  14 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 2     
	  16 Input     32 Bit        Muxes := 8     
	  11 Input     32 Bit        Muxes := 5     
	  23 Input     28 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 7     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 8     
	   2 Input     17 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 262   
	   4 Input     16 Bit        Muxes := 98    
	  14 Input     16 Bit        Muxes := 83    
	   5 Input     16 Bit        Muxes := 55    
	   3 Input     16 Bit        Muxes := 6     
	  16 Input     16 Bit        Muxes := 16    
	  11 Input     16 Bit        Muxes := 5     
	   7 Input     16 Bit        Muxes := 4     
	   9 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 23    
	   4 Input     12 Bit        Muxes := 3     
	   9 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
	   7 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 12    
	   5 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4676  
	   4 Input      8 Bit        Muxes := 12    
	  10 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 10    
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 17    
	  12 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 9     
	  11 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 32    
	   7 Input      8 Bit        Muxes := 12    
	   2 Input      7 Bit        Muxes := 4     
	   7 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 32    
	   2 Input      6 Bit        Muxes := 17    
	   2 Input      5 Bit        Muxes := 83    
	   3 Input      5 Bit        Muxes := 5     
	  18 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 9     
	  19 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 100   
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 7     
	  17 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 12    
	  14 Input      3 Bit        Muxes := 130   
	   2 Input      3 Bit        Muxes := 33    
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 6     
	  16 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 32    
	  21 Input      3 Bit        Muxes := 4     
	  40 Input      2 Bit        Muxes := 14    
	  14 Input      2 Bit        Muxes := 148   
	   7 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	  16 Input      2 Bit        Muxes := 4     
	  11 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 18    
	   2 Input      2 Bit        Muxes := 84    
	   3 Input      2 Bit        Muxes := 25    
	   6 Input      2 Bit        Muxes := 8     
	  14 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1277  
	   4 Input      1 Bit        Muxes := 162   
	  10 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 59    
	   5 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 44    
	  16 Input      1 Bit        Muxes := 80    
	  11 Input      1 Bit        Muxes := 97    
	   9 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              480 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module eth_virtio_completer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 12    
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 27    
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 28    
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 36    
	   2 Input     96 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 36    
	   3 Input     64 Bit        Muxes := 54    
	   6 Input     64 Bit        Muxes := 36    
	   5 Input     64 Bit        Muxes := 36    
	  14 Input     64 Bit        Muxes := 27    
	   2 Input     64 Bit        Muxes := 54    
	   2 Input     32 Bit        Muxes := 46    
	   5 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 8     
	  14 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 58    
	   4 Input     16 Bit        Muxes := 58    
	  14 Input     16 Bit        Muxes := 83    
	   5 Input     16 Bit        Muxes := 54    
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4179  
	   4 Input      8 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 130   
	   2 Input      3 Bit        Muxes := 6     
	  40 Input      2 Bit        Muxes := 14    
	  14 Input      2 Bit        Muxes := 148   
	  14 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 37    
	   4 Input      1 Bit        Muxes := 4     
Module eth_virtio_tlp_rq 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   4 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	              248 Bit    Registers := 1     
	              128 Bit    Registers := 3     
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input    248 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	  10 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 18    
	  10 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 62    
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
Module eth_virtio_tlp_rc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   4 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 7     
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 12    
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---RAMs : 
	               45 Bit         RAMs := 1     
+---Muxes : 
	   4 Input   1152 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 59    
	   4 Input    128 Bit        Muxes := 2     
	  17 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   5 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   5 Input      9 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   9 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 4     
Module axis_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              145 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 2     
Module eth_virtio_pkt_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	              129 Bit    Registers := 1     
	              128 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    129 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 6     
	   4 Input    128 Bit        Muxes := 3     
	   5 Input    128 Bit        Muxes := 1     
	  16 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 7     
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  18 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module eth_virtio_vq_packed_rx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 6     
	   3 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   4 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 11    
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	  16 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 10    
	  16 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 18    
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	  19 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 3     
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
	  16 Input      1 Bit        Muxes := 19    
Module eth_virtio_vq_packed_rx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 6     
	   3 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   4 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 11    
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	  16 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 10    
	  16 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 18    
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	  19 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 3     
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
	  16 Input      1 Bit        Muxes := 19    
Module eth_virtio_vq_packed_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 6     
	   3 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   4 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 11    
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	  16 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 10    
	  16 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 18    
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	  19 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 3     
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
	  16 Input      1 Bit        Muxes := 19    
Module eth_virtio_vq_packed_rx__hierPathDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 6     
	   3 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   4 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 11    
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	  16 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 10    
	  16 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 18    
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	  19 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 3     
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
	  16 Input      1 Bit        Muxes := 19    
Module eth_virtio_vq_packed_tx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 10    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	  11 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 45    
	  11 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 1     
Module eth_virtio_vq_packed_tx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 10    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	  11 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 45    
	  11 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 1     
Module eth_virtio_vq_packed_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 10    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	  11 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 45    
	  11 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 1     
Module axis_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              145 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module eth_virtio_pkt_rx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module axis_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              145 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module eth_virtio_pkt_rx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module axis_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              145 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module eth_virtio_pkt_rx__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module axis_demux 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module eth_virtio_vq_packed_tx__hierPathDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 10    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	  11 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 45    
	  11 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 1     
Module axis_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              145 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module eth_virtio_pkt_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module axis_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              145 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module eth_virtio_cmd_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 4     
	  16 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  18 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module eth_virtio_vq_packed_cx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 9     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	  11 Input     16 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	  11 Input      1 Bit        Muxes := 17    
Module priority_encoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axis_arb_mux 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module eth_virtio_vq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pcie_pipe_clock 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pcie_config_space 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 9     
	   2 Input     10 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	  23 Input     28 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module pcie_us_axis_cq_demux 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               85 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     85 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module pcie_us_axi_master_rd 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   7 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 27    
	   7 Input      1 Bit        Muxes := 12    
Module pcie_us_axi_master_wr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   4 Input    128 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 35    
	   4 Input      1 Bit        Muxes := 16    
Module pulse_merge 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axis_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	              145 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
Module priority_encoder__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module priority_encoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module arbiter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axis_arb_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              384 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module pcie_axi_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 7     
Module eth_virtio_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module lfsr 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 63    
	   2 Input      1 Bit         XORs := 8     
Module lfsr__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 65    
	   2 Input      1 Bit         XORs := 30    
Module eth_phy_10g_rx_frame_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module eth_phy_10g_rx_ber_mon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module eth_phy_10g_rx_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	  33 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
Module xgmii_baser_dec_64 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  16 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
Module xgmii_baser_enc_64 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input     36 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
Module lfsr__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 36    
	   3 Input      1 Bit         XORs := 75    
	   4 Input      1 Bit         XORs := 30    
	   5 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 1     
Module lfsr__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 29    
	   3 Input      1 Bit         XORs := 46    
	   4 Input      1 Bit         XORs := 42    
	   5 Input      1 Bit         XORs := 13    
	   6 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 3     
Module eth_phy_10g_tx_if 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module lfsr__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 3     
	  10 Input      1 Bit         XORs := 1     
Module lfsr__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 7     
	   5 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 5     
	   9 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 10    
	  10 Input      1 Bit         XORs := 7     
	  11 Input      1 Bit         XORs := 5     
	  12 Input      1 Bit         XORs := 2     
Module lfsr__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 36    
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 5     
	   9 Input      1 Bit         XORs := 6     
	  11 Input      1 Bit         XORs := 7     
	  13 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 1     
	  19 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 4     
	  10 Input      1 Bit         XORs := 2     
	  14 Input      1 Bit         XORs := 4     
	  15 Input      1 Bit         XORs := 3     
	  18 Input      1 Bit         XORs := 1     
Module lfsr__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
	   3 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 7     
	   9 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 4     
	  11 Input      1 Bit         XORs := 1     
	  19 Input      1 Bit         XORs := 6     
	  17 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 5     
	  18 Input      1 Bit         XORs := 4     
	  14 Input      1 Bit         XORs := 3     
	  15 Input      1 Bit         XORs := 3     
	  20 Input      1 Bit         XORs := 2     
	  23 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 2     
	  21 Input      1 Bit         XORs := 1     
	  25 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
Module lfsr__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 77    
	   3 Input      1 Bit         XORs := 25    
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 5     
	   8 Input      1 Bit         XORs := 5     
	   9 Input      1 Bit         XORs := 6     
	  10 Input      1 Bit         XORs := 6     
	  11 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 3     
	  13 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 2     
	  19 Input      1 Bit         XORs := 2     
	  20 Input      1 Bit         XORs := 5     
	  21 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
	  23 Input      1 Bit         XORs := 3     
	  16 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 3     
	  15 Input      1 Bit         XORs := 1     
	  24 Input      1 Bit         XORs := 6     
	  29 Input      1 Bit         XORs := 5     
	  25 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 2     
	  26 Input      1 Bit         XORs := 3     
	  36 Input      1 Bit         XORs := 5     
	  30 Input      1 Bit         XORs := 3     
	  28 Input      1 Bit         XORs := 4     
	  27 Input      1 Bit         XORs := 2     
	  33 Input      1 Bit         XORs := 3     
	  32 Input      1 Bit         XORs := 3     
	  34 Input      1 Bit         XORs := 2     
	  35 Input      1 Bit         XORs := 1     
	  37 Input      1 Bit         XORs := 1     
Module axis_xgmii_rx_64 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 11    
	   9 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
Module lfsr__parameterized3__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 3     
	  10 Input      1 Bit         XORs := 1     
Module lfsr__parameterized4__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 7     
	   5 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 5     
	   9 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 10    
	  10 Input      1 Bit         XORs := 7     
	  11 Input      1 Bit         XORs := 5     
	  12 Input      1 Bit         XORs := 2     
Module lfsr__parameterized5__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 36    
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 5     
	   9 Input      1 Bit         XORs := 6     
	  11 Input      1 Bit         XORs := 7     
	  13 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 1     
	  19 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 4     
	  10 Input      1 Bit         XORs := 2     
	  14 Input      1 Bit         XORs := 4     
	  15 Input      1 Bit         XORs := 3     
	  18 Input      1 Bit         XORs := 1     
Module lfsr__parameterized6__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
	   3 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 7     
	   9 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 4     
	  11 Input      1 Bit         XORs := 1     
	  19 Input      1 Bit         XORs := 6     
	  17 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 5     
	  18 Input      1 Bit         XORs := 4     
	  14 Input      1 Bit         XORs := 3     
	  15 Input      1 Bit         XORs := 3     
	  20 Input      1 Bit         XORs := 2     
	  23 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 2     
	  21 Input      1 Bit         XORs := 1     
	  25 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
Module lfsr__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 49    
	   3 Input      1 Bit         XORs := 14    
	   5 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 7     
	   7 Input      1 Bit         XORs := 4     
	  10 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 2     
	  14 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 5     
	  17 Input      1 Bit         XORs := 4     
	  22 Input      1 Bit         XORs := 6     
	  20 Input      1 Bit         XORs := 4     
	  21 Input      1 Bit         XORs := 6     
	  19 Input      1 Bit         XORs := 3     
	  18 Input      1 Bit         XORs := 3     
	  25 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 5     
	  24 Input      1 Bit         XORs := 1     
	  23 Input      1 Bit         XORs := 1     
Module lfsr__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 67    
	   3 Input      1 Bit         XORs := 12    
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 8     
	   8 Input      1 Bit         XORs := 3     
	  11 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  15 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 4     
	  19 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 3     
	  21 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 1     
	  20 Input      1 Bit         XORs := 13    
	  18 Input      1 Bit         XORs := 3     
	  22 Input      1 Bit         XORs := 3     
	  25 Input      1 Bit         XORs := 1     
	  23 Input      1 Bit         XORs := 5     
	  26 Input      1 Bit         XORs := 1     
	  27 Input      1 Bit         XORs := 1     
	  30 Input      1 Bit         XORs := 2     
	  24 Input      1 Bit         XORs := 2     
	  28 Input      1 Bit         XORs := 1     
Module lfsr__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 73    
	   3 Input      1 Bit         XORs := 18    
	   4 Input      1 Bit         XORs := 9     
	   6 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 8     
	  10 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 3     
	  13 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 1     
	  15 Input      1 Bit         XORs := 3     
	  19 Input      1 Bit         XORs := 3     
	  17 Input      1 Bit         XORs := 1     
	  20 Input      1 Bit         XORs := 4     
	  18 Input      1 Bit         XORs := 6     
	  21 Input      1 Bit         XORs := 3     
	  23 Input      1 Bit         XORs := 6     
	  22 Input      1 Bit         XORs := 4     
	  24 Input      1 Bit         XORs := 4     
	  26 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	  25 Input      1 Bit         XORs := 3     
	  27 Input      1 Bit         XORs := 2     
	  28 Input      1 Bit         XORs := 3     
	  16 Input      1 Bit         XORs := 1     
	  29 Input      1 Bit         XORs := 2     
	  31 Input      1 Bit         XORs := 2     
	  30 Input      1 Bit         XORs := 1     
	  32 Input      1 Bit         XORs := 1     
Module lfsr__parameterized7__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 77    
	   3 Input      1 Bit         XORs := 25    
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 5     
	   8 Input      1 Bit         XORs := 5     
	   9 Input      1 Bit         XORs := 6     
	  10 Input      1 Bit         XORs := 6     
	  11 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 3     
	  13 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 2     
	  19 Input      1 Bit         XORs := 2     
	  20 Input      1 Bit         XORs := 5     
	  21 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
	  23 Input      1 Bit         XORs := 3     
	  16 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 3     
	  15 Input      1 Bit         XORs := 1     
	  24 Input      1 Bit         XORs := 6     
	  29 Input      1 Bit         XORs := 5     
	  25 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 2     
	  26 Input      1 Bit         XORs := 3     
	  36 Input      1 Bit         XORs := 5     
	  30 Input      1 Bit         XORs := 3     
	  28 Input      1 Bit         XORs := 4     
	  27 Input      1 Bit         XORs := 2     
	  33 Input      1 Bit         XORs := 3     
	  32 Input      1 Bit         XORs := 3     
	  34 Input      1 Bit         XORs := 2     
	  35 Input      1 Bit         XORs := 1     
	  37 Input      1 Bit         XORs := 1     
Module axis_xgmii_tx_64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   5 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   9 Input     64 Bit        Muxes := 2     
	   7 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 21    
	   9 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 2     
	  21 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module axis_adapter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axis_async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	              146 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 21    
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
Module axis_adapter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 4     
Module axis_async_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	              146 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                1 Bit    Registers := 31    
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 23    
Module eth_mac_10g_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mac_adapter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gtwizard_common__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module gtwizard_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module gtx_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
+---Registers : 
	                7 Bit    Registers := 4     
Module gtx_drp_mon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 4     
	                9 Bit    Registers := 8     
+---Muxes : 
	   9 Input     16 Bit        Muxes := 4     
	   9 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 8     
	   9 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 28    
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module ila_cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
+---Registers : 
	              480 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	             960K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1680 (col length:160)
BRAMs: 1670 (col length: RAMB18 160 RAMB36 80)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "light" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5784] Optimized 79 bits of RAM "cache_reg" due to constant propagation. Old ram width 480 bits, new ram width 401 bits.
INFO: [Synth 8-4652] Swapped enable and write-enable on 23 RAM instances of RAM cache_reg to conserve power
INFO: [Synth 8-3886] merging instance 'eth_virtio_tlp_rq_insti_15/tlp_rq_start_offset_reg[0]' (FDRE) to 'eth_virtio_tlp_rq_insti_15/tlp_rq_start_offset_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_virtio_tlp_rq_insti_15/tlp_rq_start_offset_reg[1]' (FDRE) to 'eth_virtio_tlp_rq_insti_15/tlp_rq_start_offset_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_virtio_tlp_rq_insti_15/tlp_rq_start_offset_reg[2]' (FDRE) to 'eth_virtio_tlp_rq_insti_15/tlp_rq_start_offset_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_virtio_tlp_rq_insti_15/\tlp_rq_start_offset_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpdi_reg[0]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpdi_reg[1]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpdi_reg[2]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpdi_reg[3]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpdi_reg[4]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpdi_reg[7]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpdi_reg[8]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpdi_reg[9]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpdi_reg[10]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpdi_reg[11]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpdi_reg[13]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpdi_reg[14]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpdi_reg[15]' (FDSE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpdi_reg[16]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpdi_reg[17]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpdi_reg[18]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpdi_reg[19]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpdi_reg[20]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpdi_reg[23]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpdi_reg[24]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpdi_reg[25]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpdi_reg[26]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpdi_reg[27]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpdi_reg[29]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpdi_reg[30]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpdi_reg[31]' (FDSE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpdi_reg[32]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpdi_reg[33]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpdi_reg[34]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpdi_reg[35]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpdi_reg[36]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpdi_reg[39]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpdi_reg[40]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpdi_reg[41]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpdi_reg[42]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpdi_reg[43]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpdi_reg[45]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpdi_reg[46]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpdi_reg[47]' (FDSE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpdi_reg[48]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpdi_reg[49]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpdi_reg[50]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpdi_reg[51]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpdi_reg[52]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpdi_reg[55]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpdi_reg[56]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpdi_reg[57]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpdi_reg[58]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpdi_reg[59]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpdi_reg[61]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpdi_reg[62]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpdi_reg[63]' (FDSE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[0]' (FDSE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[2]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[3]' (FDSE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[4]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[5]' (FDSE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[6]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpaddr_reg[8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/gtx_drp_mon_inst/\genblk1[0].gtx_drpaddr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/gtx_drp_mon_inst/\genblk1[0].gtx_drpaddr_reg[8] )
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[9]' (FDSE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[11]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[12]' (FDSE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[13]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[14]' (FDSE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[15]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpaddr_reg[17]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/gtx_drp_mon_inst/\genblk1[1].gtx_drpaddr_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/gtx_drp_mon_inst/\genblk1[1].gtx_drpaddr_reg[17] )
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[18]' (FDSE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[20]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[21]' (FDSE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[22]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[23]' (FDSE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[24]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpaddr_reg[26]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/gtx_drp_mon_inst/\genblk1[2].gtx_drpaddr_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/gtx_drp_mon_inst/\genblk1[2].gtx_drpaddr_reg[26] )
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[27]' (FDSE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[29]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[30]' (FDSE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[32]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[31]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[33]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[32]' (FDSE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[34]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[33]' (FDRE) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpaddr_reg[35]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/gtx_drp_mon_inst/\genblk1[3].gtx_drpaddr_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/gtx_drp_mon_inst/\genblk1[3].gtx_drpaddr_reg[35] )
INFO: [Synth 8-3886] merging instance 'i_0/ila_cache_inst/c_idx_reg_rep[0]' (FDRE) to 'i_0/ila_cache_inst/c_idx_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/ila_cache_inst/c_idx_reg_rep[1]' (FDRE) to 'i_0/ila_cache_inst/c_idx_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/ila_cache_inst/c_idx_reg_rep[2]' (FDRE) to 'i_0/ila_cache_inst/c_idx_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/ila_cache_inst/c_idx_reg_rep[3]' (FDRE) to 'i_0/ila_cache_inst/c_idx_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/ila_cache_inst/c_idx_reg_rep[4]' (FDRE) to 'i_0/ila_cache_inst/c_idx_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/ila_cache_inst/c_idx_reg_rep[5]' (FDRE) to 'i_0/ila_cache_inst/c_idx_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/ila_cache_inst/c_idx_reg_rep[6]' (FDRE) to 'i_0/ila_cache_inst/c_idx_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/ila_cache_inst/c_idx_reg_rep[7]' (FDRE) to 'i_0/ila_cache_inst/c_idx_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/ila_cache_inst/c_idx_reg_rep[8]' (FDRE) to 'i_0/ila_cache_inst/c_idx_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/ila_cache_inst/c_idx_reg_rep[9]' (FDRE) to 'i_0/ila_cache_inst/c_idx_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/ila_cache_inst/c_idx_reg_rep[10]' (FDRE) to 'i_0/ila_cache_inst/c_idx_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpwe_reg[0]' (FD) to 'i_0/gtx_drp_mon_inst/genblk1[0].gtx_drpen_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpwe_reg[1]' (FD) to 'i_0/gtx_drp_mon_inst/genblk1[1].gtx_drpen_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpwe_reg[2]' (FD) to 'i_0/gtx_drp_mon_inst/genblk1[2].gtx_drpen_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpwe_reg[3]' (FD) to 'i_0/gtx_drp_mon_inst/genblk1[3].gtx_drpen_reg[3]'
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vio_driver_feature_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "vio_queue_size_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vio_queue_size_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vio_queue_size_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vio_queue_size_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vio_queue_size_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vio_queue_size_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vio_queue_size_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vio_queue_size_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "virtio_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vio_msix_tab_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vio_msix_tab_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vio_msix_tab_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vio_msix_tab_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vio_msix_tab_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vio_msix_tab_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vio_msix_tab_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vio_msix_tab_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vio_msix_tab_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[3][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[2][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vio_notify_reg[1][30] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'axi_int_rdata_reg[2][64]' (FDE) to 'axi_int_rdata_reg[2][79]'
INFO: [Synth 8-3886] merging instance 'axi_int_rdata_reg[2][65]' (FDE) to 'axi_int_rdata_reg[2][79]'
INFO: [Synth 8-3886] merging instance 'axi_int_rdata_reg[2][67]' (FDE) to 'axi_int_rdata_reg[2][79]'
INFO: [Synth 8-3886] merging instance 'axi_int_rdata_reg[2][68]' (FDE) to 'axi_int_rdata_reg[2][79]'
INFO: [Synth 8-3886] merging instance 'axi_int_rdata_reg[2][69]' (FDE) to 'axi_int_rdata_reg[2][79]'
INFO: [Synth 8-3886] merging instance 'axi_int_rdata_reg[2][70]' (FDE) to 'axi_int_rdata_reg[2][79]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'last_cycle_offset_reg_reg[1:0]' into 'last_cycle_offset_reg_reg[1:0]' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/shadow/pcie_us_axi_master_wr.v:646]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "eth_phy_10g_rx_if_inst/eth_phy_10g_rx_ber_mon_inst/rx_high_ber_next" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "xgmii_baser_dec_inst/decoded_ctrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'segment_count_reg_reg[0:0]' into 'segment_count_reg_reg[0:0]' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:445]
INFO: [Synth 8-4471] merging register 'segment_count_reg_reg[0:0]' into 'segment_count_reg_reg[0:0]' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:445]
INFO: [Synth 8-4471] merging register 'segment_count_reg_reg[0:0]' into 'segment_count_reg_reg[0:0]' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:445]
INFO: [Synth 8-4471] merging register 'segment_count_reg_reg[0:0]' into 'segment_count_reg_reg[0:0]' [/home/ubuntu/Dev/xc7k420t/xc7k420t.srcs/sources_1/imports/rtl/axis_adapter.v:445]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:36 ; elapsed = 00:04:31 . Memory (MB): peak = 3010.031 ; gain = 1637.070 ; free physical = 831 ; free virtual = 10133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|eth_virtio_cmd_rx | cmd_value1 | 32x128        | LUT            | 
|eth_virtio_cmd_rx | cmd_tkeep  | 32x16         | LUT            | 
|eth_virtio_pkt_tx | skb_value1 | 32x128        | LUT            | 
|eth_virtio_pkt_tx | skb_tkeep  | 32x16         | LUT            | 
+------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axis_fifo__parameterized0:       | mem_reg    | 128 x 145(READ_FIRST)  | W |   | 128 x 145(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|axis_fifo:                       | mem_reg    | 128 x 145(READ_FIRST)  | W |   | 128 x 145(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|axis_fifo:                       | mem_reg    | 128 x 145(READ_FIRST)  | W |   | 128 x 145(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|axis_fifo:                       | mem_reg    | 128 x 145(READ_FIRST)  | W |   | 128 x 145(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|axis_fifo:                       | mem_reg    | 128 x 145(READ_FIRST)  | W |   | 128 x 145(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|axis_fifo:                       | mem_reg    | 128 x 145(READ_FIRST)  | W |   | 128 x 145(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|axis_fifo__parameterized1:       | mem_reg    | 64 x 145(READ_FIRST)   | W |   | 64 x 145(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|axis_async_fifo:                 | mem_reg    | 128 x 146(NO_CHANGE)   | W |   | 128 x 146(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|axis_async_fifo__parameterized0: | mem_reg    | 128 x 146(NO_CHANGE)   | W |   | 128 x 146(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|i_0/ila_cache_inst               | cache_reg  | 2 K x 480(READ_FIRST)  | W |   | 2 K x 480(WRITE_FIRST) |   | R | Port A and B     | 1      | 22     | 
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------+----------------------+-----------+----------------------+----------------+
|Module Name                               | RTL Object           | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------------------+----------------------+-----------+----------------------+----------------+
|eth_virtio_tlp_rc__GB1                    | tlp_int_rc_start_reg | Implied   | 16 x 4               | RAM16X1S x 5   | 
|\genblk2[3].eth_virtio_vq_packed_tx_inst  | vio_pfd_desc_reg     | Implied   | 4 x 128              | RAM32M x 22    | 
|\genblk2[7].eth_virtio_vq_packed_tx_inst  | vio_pfd_desc_reg     | Implied   | 4 x 128              | RAM32M x 22    | 
|\genblk2[5].eth_virtio_vq_packed_tx_inst  | vio_pfd_desc_reg     | Implied   | 4 x 128              | RAM32M x 22    | 
|\genblk2[1].eth_virtio_vq_packed_tx_inst  | vio_pfd_desc_reg     | Implied   | 4 x 128              | RAM32M x 22    | 
+------------------------------------------+----------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ila_cache_inst/i_0/cache_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |eth_virtio_completer__GB0       |           1|     19673|
|2     |eth_virtio_completer__GB1       |           1|       965|
|3     |eth_virtio_completer__GB2       |           1|      1301|
|4     |eth_virtio_completer__GB3       |           1|     10387|
|5     |eth_virtio_completer__GB4       |           1|      3448|
|6     |eth_virtio_completer__GB5       |           1|      9469|
|7     |eth_virtio_completer__GB6       |           1|      7262|
|8     |eth_virtio_completer__GB7       |           1|     13839|
|9     |eth_virtio_completer__GB8       |           1|      2980|
|10    |eth_virtio_tlp_rq__GB0          |           1|      1024|
|11    |case__978_eth_virtio_tlp_rq__GD |           1|       128|
|12    |case__979_eth_virtio_tlp_rq__GD |           1|       128|
|13    |case__976_eth_virtio_tlp_rq__GD |           1|       128|
|14    |eth_virtio_tlp_rq__GB4          |           1|       960|
|15    |eth_virtio_tlp_rq__GB5          |           1|       368|
|16    |eth_virtio_tlp_rq__GB6          |           1|       271|
|17    |case__983_eth_virtio_tlp_rq__GD |           1|       128|
|18    |eth_virtio_tlp_rq__GB8          |           1|       199|
|19    |case__982_eth_virtio_tlp_rq__GD |           1|       128|
|20    |eth_virtio_tlp_rq__GB10         |           1|      2669|
|21    |eth_virtio_tlp_rq__GB11         |           1|       644|
|22    |case__940_eth_virtio_tlp_rq__GD |           1|       192|
|23    |case__938_eth_virtio_tlp_rq__GD |           1|       192|
|24    |eth_virtio_tlp_rq__GB15         |           1|       334|
|25    |eth_virtio_tlp_rc__GB0          |           1|     13033|
|26    |eth_virtio_tlp_rc__GB1          |           1|      8034|
|27    |eth_virtio_pkt_tx               |           4|      5721|
|28    |case__1553_eth_virtio_vq__GD    |           1|       128|
|29    |case__1580_eth_virtio_vq__GD    |           1|       128|
|30    |case__1544_eth_virtio_vq__GD    |           1|       128|
|31    |eth_virtio_vq__GCB3             |           1|      1024|
|32    |case__1562_eth_virtio_vq__GD    |           1|       128|
|33    |eth_virtio_vq__GCB5             |           1|      1024|
|34    |eth_virtio_vq__GCB6             |           1|      1024|
|35    |eth_virtio_vq__GCB7             |           1|      1024|
|36    |eth_virtio_vq__GCB8             |           1|      1024|
|37    |eth_virtio_vq__GCB9             |           1|     21844|
|38    |eth_virtio_vq__GCB10            |           1|      7353|
|39    |eth_virtio_vq__GCB11            |           1|     11132|
|40    |eth_virtio_vq__GCB12            |           1|     18403|
|41    |case__1578_eth_virtio_vq__GD    |           1|       128|
|42    |case__1587_eth_virtio_vq__GD    |           1|       128|
|43    |case__1569_eth_virtio_vq__GD    |           1|       128|
|44    |case__1533_eth_virtio_vq__GD    |           1|       128|
|45    |case__1524_eth_virtio_vq__GD    |           1|       128|
|46    |case__1515_eth_virtio_vq__GD    |           1|       128|
|47    |eth_virtio_vq__GCB19            |           1|      1024|
|48    |case__1560_eth_virtio_vq__GD    |           1|       128|
|49    |case__1514_eth_virtio_vq__GD    |           1|       128|
|50    |case__1542_eth_virtio_vq__GD    |           1|       128|
|51    |case__1551_eth_virtio_vq__GD    |           1|       128|
|52    |case__1532_eth_virtio_vq__GD    |           1|       128|
|53    |case__1550_eth_virtio_vq__GD    |           1|       128|
|54    |muxpart__2416_eth_virtio_vq     |           1|       896|
|55    |case__1568_eth_virtio_vq__GD    |           1|       128|
|56    |eth_virtio_vq__GCB28            |           1|      1024|
|57    |eth_virtio_vq__GCB29            |           1|      1024|
|58    |case__1523_eth_virtio_vq__GD    |           1|       128|
|59    |case__1588_eth_virtio_vq__GD    |           1|       128|
|60    |case__1570_eth_virtio_vq__GD    |           1|       128|
|61    |case__1561_eth_virtio_vq__GD    |           1|       128|
|62    |case__1579_eth_virtio_vq__GD    |           1|       128|
|63    |case__1552_eth_virtio_vq__GD    |           1|       128|
|64    |case__1543_eth_virtio_vq__GD    |           1|       128|
|65    |case__1534_eth_virtio_vq__GD    |           1|       128|
|66    |case__1525_eth_virtio_vq__GD    |           1|       128|
|67    |case__1516_eth_virtio_vq__GD    |           1|       128|
|68    |case__1575_eth_virtio_vq__GD    |           1|       128|
|69    |case__1557_eth_virtio_vq__GD    |           1|       128|
|70    |case__1548_eth_virtio_vq__GD    |           1|       128|
|71    |case__1521_eth_virtio_vq__GD    |           1|       128|
|72    |case__1530_eth_virtio_vq__GD    |           1|       128|
|73    |case__1539_eth_virtio_vq__GD    |           1|       128|
|74    |case__1529_eth_virtio_vq__GD    |           1|       128|
|75    |case__1520_eth_virtio_vq__GD    |           1|       128|
|76    |case__1574_eth_virtio_vq__GD    |           1|       128|
|77    |case__1537_eth_virtio_vq__GD    |           1|       128|
|78    |case__1591_eth_virtio_vq__GD    |           1|       128|
|79    |case__1546_eth_virtio_vq__GD    |           1|       128|
|80    |case__1547_eth_virtio_vq__GD    |           1|       128|
|81    |case__1556_eth_virtio_vq__GD    |           1|       128|
|82    |case__1583_eth_virtio_vq__GD    |           1|       128|
|83    |case__1592_eth_virtio_vq__GD    |           1|       128|
|84    |case__1586_eth_virtio_vq__GD    |           1|       128|
|85    |case__1582_eth_virtio_vq__GD    |           1|       128|
|86    |case__1564_eth_virtio_vq__GD    |           1|       128|
|87    |case__1566_eth_virtio_vq__GD    |           1|       128|
|88    |case__1584_eth_virtio_vq__GD    |           1|       128|
|89    |case__1593_eth_virtio_vq__GD    |           1|       128|
|90    |case__1590_eth_virtio_vq__GD    |           1|       128|
|91    |case__1563_eth_virtio_vq__GD    |           1|       128|
|92    |case__1536_eth_virtio_vq__GD    |           1|       128|
|93    |case__1581_eth_virtio_vq__GD    |           1|       128|
|94    |case__1538_eth_virtio_vq__GD    |           1|       128|
|95    |case__1565_eth_virtio_vq__GD    |           1|       128|
|96    |case__1572_eth_virtio_vq__GD    |           1|       128|
|97    |case__1554_eth_virtio_vq__GD    |           1|       128|
|98    |case__1518_eth_virtio_vq__GD    |           1|       128|
|99    |case__1545_eth_virtio_vq__GD    |           1|       128|
|100   |case__1527_eth_virtio_vq__GD    |           1|       128|
|101   |case__1528_eth_virtio_vq__GD    |           1|       128|
|102   |case__1573_eth_virtio_vq__GD    |           1|       128|
|103   |case__1519_eth_virtio_vq__GD    |           1|       128|
|104   |case__1555_eth_virtio_vq__GD    |           1|       128|
|105   |eth_virtio_wrapper__GC0         |           1|     17158|
|106   |mac_adapter                     |           4|     16665|
|107   |top__GC0                        |           1|      2637|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/pipe_txoutclk_out' to pin 'pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/bbstub_pipe_txoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/startup_eos' to pin 'pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/bbstub_startup_eos/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/user_clk_out' to pin 'pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/bbstub_user_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx_wrapper_inst/gtwizard_0/gt0_rxoutclk_out' to pin 'gtx_wrapper_inst/gtwizard_0/bbstub_gt0_rxoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx_wrapper_inst/gtwizard_0/gt0_rxoutclkfabric_out' to pin 'gtx_wrapper_inst/gtwizard_0/bbstub_gt0_rxoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx_wrapper_inst/gtwizard_0/gt0_txoutclk_out' to pin 'gtx_wrapper_inst/gtwizard_0/bbstub_gt0_txoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx_wrapper_inst/gtwizard_0/gt0_txoutclkfabric_out' to pin 'gtx_wrapper_inst/gtwizard_0/bbstub_gt0_txoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx_wrapper_inst/gtwizard_0/gt1_rxoutclk_out' to pin 'gtx_wrapper_inst/gtwizard_0/bbstub_gt1_rxoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx_wrapper_inst/gtwizard_0/gt1_rxoutclkfabric_out' to pin 'gtx_wrapper_inst/gtwizard_0/bbstub_gt1_rxoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx_wrapper_inst/gtwizard_0/gt1_txoutclk_out' to pin 'gtx_wrapper_inst/gtwizard_0/bbstub_gt1_txoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx_wrapper_inst/gtwizard_0/gt1_txoutclkfabric_out' to pin 'gtx_wrapper_inst/gtwizard_0/bbstub_gt1_txoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx_wrapper_inst/gtwizard_0/gt2_rxoutclk_out' to pin 'gtx_wrapper_inst/gtwizard_0/bbstub_gt2_rxoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx_wrapper_inst/gtwizard_0/gt2_rxoutclkfabric_out' to pin 'gtx_wrapper_inst/gtwizard_0/bbstub_gt2_rxoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx_wrapper_inst/gtwizard_0/gt2_txoutclk_out' to pin 'gtx_wrapper_inst/gtwizard_0/bbstub_gt2_txoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx_wrapper_inst/gtwizard_0/gt2_txoutclkfabric_out' to pin 'gtx_wrapper_inst/gtwizard_0/bbstub_gt2_txoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx_wrapper_inst/gtwizard_0/gt3_rxoutclk_out' to pin 'gtx_wrapper_inst/gtwizard_0/bbstub_gt3_rxoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx_wrapper_inst/gtwizard_0/gt3_rxoutclkfabric_out' to pin 'gtx_wrapper_inst/gtwizard_0/bbstub_gt3_rxoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx_wrapper_inst/gtwizard_0/gt3_txoutclk_out' to pin 'gtx_wrapper_inst/gtwizard_0/bbstub_gt3_txoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx_wrapper_inst/gtwizard_0/gt3_txoutclkfabric_out' to pin 'gtx_wrapper_inst/gtwizard_0/bbstub_gt3_txoutclkfabric_out/O'
INFO: [Synth 8-5819] Moved 19 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:40 ; elapsed = 00:04:38 . Memory (MB): peak = 3010.031 ; gain = 1637.070 ; free physical = 612 ; free virtual = 10013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[1]) is unused and will be removed from module eth_mac_10g__1.
WARNING: [Synth 8-3332] Sequential element (axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]) is unused and will be removed from module eth_mac_10g__1.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:51 ; elapsed = 00:05:52 . Memory (MB): peak = 3010.031 ; gain = 1637.070 ; free physical = 358 ; free virtual = 9894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axis_fifo__parameterized0:       | mem_reg    | 128 x 145(READ_FIRST)  | W |   | 128 x 145(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|axis_async_fifo:                 | mem_reg    | 128 x 146(NO_CHANGE)   | W |   | 128 x 146(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|axis_async_fifo__parameterized0: | mem_reg    | 128 x 146(NO_CHANGE)   | W |   | 128 x 146(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|axis_async_fifo:                 | mem_reg    | 128 x 146(NO_CHANGE)   | W |   | 128 x 146(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|axis_fifo:                       | mem_reg    | 128 x 145(READ_FIRST)  | W |   | 128 x 145(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|axis_fifo:                       | mem_reg    | 128 x 145(READ_FIRST)  | W |   | 128 x 145(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|axis_fifo:                       | mem_reg    | 128 x 145(READ_FIRST)  | W |   | 128 x 145(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|axis_fifo:                       | mem_reg    | 128 x 145(READ_FIRST)  | W |   | 128 x 145(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|axis_fifo:                       | mem_reg    | 128 x 145(READ_FIRST)  | W |   | 128 x 145(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|axis_fifo__parameterized1:       | mem_reg    | 64 x 145(READ_FIRST)   | W |   | 64 x 145(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|i_0/ila_cache_inst               | cache_reg  | 2 K x 480(READ_FIRST)  | W |   | 2 K x 480(WRITE_FIRST) |   | R | Port A and B     | 1      | 22     | 
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------------------------------------+----------------------+-----------+----------------------+----------------+
|Module Name                               | RTL Object           | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------------------+----------------------+-----------+----------------------+----------------+
|\genblk2[3].eth_virtio_vq_packed_tx_inst  | vio_pfd_desc_reg     | Implied   | 4 x 128              | RAM32M x 22    | 
|\genblk2[7].eth_virtio_vq_packed_tx_inst  | vio_pfd_desc_reg     | Implied   | 4 x 128              | RAM32M x 22    | 
|\genblk2[5].eth_virtio_vq_packed_tx_inst  | vio_pfd_desc_reg     | Implied   | 4 x 128              | RAM32M x 22    | 
|\genblk2[1].eth_virtio_vq_packed_tx_inst  | vio_pfd_desc_reg     | Implied   | 4 x 128              | RAM32M x 22    | 
|eth_virtio_tlp_rc__GB1                    | tlp_int_rc_start_reg | Implied   | 16 x 4               | RAM16X1S x 5   | 
+------------------------------------------+----------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |eth_virtio_completer__GB2       |           1|      1029|
|2     |eth_virtio_completer__GB3       |           1|      9074|
|3     |eth_virtio_completer__GB4       |           1|      3252|
|4     |eth_virtio_completer__GB5       |           1|      9233|
|5     |eth_virtio_completer__GB7       |           1|     12480|
|6     |eth_virtio_tlp_rq__GB0          |           1|      1025|
|7     |case__978_eth_virtio_tlp_rq__GD |           1|       129|
|8     |case__979_eth_virtio_tlp_rq__GD |           1|       129|
|9     |case__976_eth_virtio_tlp_rq__GD |           1|       129|
|10    |eth_virtio_tlp_rq__GB4          |           1|       960|
|11    |eth_virtio_tlp_rq__GB5          |           1|       368|
|12    |eth_virtio_tlp_rq__GB6          |           1|       235|
|13    |case__983_eth_virtio_tlp_rq__GD |           1|       128|
|14    |eth_virtio_tlp_rq__GB8          |           1|       140|
|15    |case__982_eth_virtio_tlp_rq__GD |           1|       128|
|16    |eth_virtio_tlp_rq__GB11         |           1|       644|
|17    |case__940_eth_virtio_tlp_rq__GD |           1|       192|
|18    |case__938_eth_virtio_tlp_rq__GD |           1|       192|
|19    |eth_virtio_pkt_tx               |           4|      5721|
|20    |case__1553_eth_virtio_vq__GD    |           1|        97|
|21    |case__1580_eth_virtio_vq__GD    |           1|        97|
|22    |case__1544_eth_virtio_vq__GD    |           1|        97|
|23    |eth_virtio_vq__GCB3             |           1|       681|
|24    |case__1562_eth_virtio_vq__GD    |           1|        97|
|25    |eth_virtio_vq__GCB5             |           1|       681|
|26    |eth_virtio_vq__GCB6             |           1|       681|
|27    |eth_virtio_vq__GCB7             |           1|       681|
|28    |eth_virtio_vq__GCB8             |           1|       681|
|29    |eth_virtio_vq__GCB10            |           1|      7230|
|30    |case__1578_eth_virtio_vq__GD    |           1|        97|
|31    |case__1587_eth_virtio_vq__GD    |           1|        97|
|32    |case__1569_eth_virtio_vq__GD    |           1|        97|
|33    |case__1533_eth_virtio_vq__GD    |           1|        97|
|34    |case__1524_eth_virtio_vq__GD    |           1|        97|
|35    |case__1515_eth_virtio_vq__GD    |           1|        97|
|36    |eth_virtio_vq__GCB19            |           1|       681|
|37    |case__1560_eth_virtio_vq__GD    |           1|        97|
|38    |case__1514_eth_virtio_vq__GD    |           1|        97|
|39    |case__1542_eth_virtio_vq__GD    |           1|        97|
|40    |case__1551_eth_virtio_vq__GD    |           1|        97|
|41    |case__1532_eth_virtio_vq__GD    |           1|        97|
|42    |case__1550_eth_virtio_vq__GD    |           1|        97|
|43    |muxpart__2416_eth_virtio_vq     |           1|       584|
|44    |case__1568_eth_virtio_vq__GD    |           1|        97|
|45    |eth_virtio_vq__GCB28            |           1|       681|
|46    |eth_virtio_vq__GCB29            |           1|       681|
|47    |case__1523_eth_virtio_vq__GD    |           1|        97|
|48    |case__1588_eth_virtio_vq__GD    |           1|        97|
|49    |case__1570_eth_virtio_vq__GD    |           1|        97|
|50    |case__1561_eth_virtio_vq__GD    |           1|        97|
|51    |case__1579_eth_virtio_vq__GD    |           1|        97|
|52    |case__1552_eth_virtio_vq__GD    |           1|        97|
|53    |case__1543_eth_virtio_vq__GD    |           1|        97|
|54    |case__1534_eth_virtio_vq__GD    |           1|        97|
|55    |case__1525_eth_virtio_vq__GD    |           1|        97|
|56    |case__1516_eth_virtio_vq__GD    |           1|        97|
|57    |case__1586_eth_virtio_vq__GD    |           1|        97|
|58    |case__1590_eth_virtio_vq__GD    |           1|        98|
|59    |case__1563_eth_virtio_vq__GD    |           1|        98|
|60    |case__1536_eth_virtio_vq__GD    |           1|        98|
|61    |case__1581_eth_virtio_vq__GD    |           1|        98|
|62    |case__1572_eth_virtio_vq__GD    |           1|        98|
|63    |case__1554_eth_virtio_vq__GD    |           1|        98|
|64    |case__1518_eth_virtio_vq__GD    |           1|        98|
|65    |case__1545_eth_virtio_vq__GD    |           1|        98|
|66    |case__1527_eth_virtio_vq__GD    |           1|        98|
|67    |mac_adapter                     |           1|     15146|
|68    |mac_adapter__1                  |           3|      8717|
|69    |top_GT0                         |           1|     15719|
|70    |top_GT1                         |           1|     30640|
|71    |top_GT0__2                      |           1|     31459|
|72    |top_GT1__1                      |           1|     38661|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/ila_cache_inst/cache_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:05 ; elapsed = 00:06:06 . Memory (MB): peak = 3018.035 ; gain = 1645.074 ; free physical = 722 ; free virtual = 9110
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |eth_virtio_completer__GB2       |           1|       379|
|2     |eth_virtio_completer__GB3       |           1|      2750|
|3     |eth_virtio_completer__GB4       |           1|      1485|
|4     |eth_virtio_completer__GB5       |           1|      3491|
|5     |eth_virtio_completer__GB7       |           1|      3780|
|6     |eth_virtio_tlp_rq__GB0          |           1|       512|
|7     |case__978_eth_virtio_tlp_rq__GD |           1|       128|
|8     |case__979_eth_virtio_tlp_rq__GD |           1|       128|
|9     |case__976_eth_virtio_tlp_rq__GD |           1|       128|
|10    |eth_virtio_tlp_rq__GB4          |           1|       536|
|11    |eth_virtio_tlp_rq__GB5          |           1|       368|
|12    |eth_virtio_tlp_rq__GB6          |           1|        68|
|13    |eth_virtio_tlp_rq__GB8          |           1|         5|
|14    |eth_virtio_tlp_rq__GB11         |           1|       128|
|15    |case__940_eth_virtio_tlp_rq__GD |           1|        64|
|16    |eth_virtio_pkt_tx               |           1|      2515|
|17    |case__1553_eth_virtio_vq__GD    |           1|        97|
|18    |case__1580_eth_virtio_vq__GD    |           1|        97|
|19    |case__1544_eth_virtio_vq__GD    |           1|        97|
|20    |eth_virtio_vq__GCB3             |           1|       291|
|21    |case__1562_eth_virtio_vq__GD    |           1|        97|
|22    |eth_virtio_vq__GCB5             |           1|       291|
|23    |eth_virtio_vq__GCB6             |           1|       291|
|24    |eth_virtio_vq__GCB7             |           1|       291|
|25    |eth_virtio_vq__GCB8             |           1|       291|
|26    |eth_virtio_vq__GCB10            |           1|      4185|
|27    |case__1578_eth_virtio_vq__GD    |           1|        97|
|28    |case__1587_eth_virtio_vq__GD    |           1|        97|
|29    |case__1569_eth_virtio_vq__GD    |           1|        97|
|30    |case__1533_eth_virtio_vq__GD    |           1|        97|
|31    |case__1524_eth_virtio_vq__GD    |           1|        97|
|32    |case__1515_eth_virtio_vq__GD    |           1|        97|
|33    |eth_virtio_vq__GCB19            |           1|       291|
|34    |case__1560_eth_virtio_vq__GD    |           1|        97|
|35    |case__1514_eth_virtio_vq__GD    |           1|        97|
|36    |case__1542_eth_virtio_vq__GD    |           1|        97|
|37    |case__1551_eth_virtio_vq__GD    |           1|        97|
|38    |case__1532_eth_virtio_vq__GD    |           1|        97|
|39    |case__1550_eth_virtio_vq__GD    |           1|        97|
|40    |muxpart__2416_eth_virtio_vq     |           1|       194|
|41    |case__1568_eth_virtio_vq__GD    |           1|        97|
|42    |eth_virtio_vq__GCB28            |           1|       291|
|43    |eth_virtio_vq__GCB29            |           1|       291|
|44    |case__1523_eth_virtio_vq__GD    |           1|        97|
|45    |case__1588_eth_virtio_vq__GD    |           1|        97|
|46    |case__1570_eth_virtio_vq__GD    |           1|        97|
|47    |case__1561_eth_virtio_vq__GD    |           1|        97|
|48    |case__1579_eth_virtio_vq__GD    |           1|        97|
|49    |case__1552_eth_virtio_vq__GD    |           1|        97|
|50    |case__1543_eth_virtio_vq__GD    |           1|        97|
|51    |case__1534_eth_virtio_vq__GD    |           1|        97|
|52    |case__1525_eth_virtio_vq__GD    |           1|        97|
|53    |case__1516_eth_virtio_vq__GD    |           1|        97|
|54    |case__1586_eth_virtio_vq__GD    |           1|        97|
|55    |case__1590_eth_virtio_vq__GD    |           1|        97|
|56    |case__1563_eth_virtio_vq__GD    |           1|        97|
|57    |case__1536_eth_virtio_vq__GD    |           1|        97|
|58    |case__1581_eth_virtio_vq__GD    |           1|        97|
|59    |case__1572_eth_virtio_vq__GD    |           1|        97|
|60    |case__1554_eth_virtio_vq__GD    |           1|        97|
|61    |case__1518_eth_virtio_vq__GD    |           1|        97|
|62    |case__1545_eth_virtio_vq__GD    |           1|        97|
|63    |case__1527_eth_virtio_vq__GD    |           1|        97|
|64    |mac_adapter                     |           1|      5850|
|65    |mac_adapter__1                  |           1|      3044|
|66    |top_GT0                         |           1|      6896|
|67    |top_GT1                         |           1|     14277|
|68    |top_GT0__2                      |           1|     14596|
|69    |top_GT1__1                      |           1|     12568|
|70    |eth_virtio_pkt_tx__1            |           1|      2515|
|71    |eth_virtio_pkt_tx__2            |           1|      2515|
|72    |eth_virtio_pkt_tx__3            |           1|      2515|
|73    |mac_adapter__4                  |           1|      3044|
|74    |mac_adapter__5                  |           1|      3044|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ila_cache_inst/cache_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4560] design has 22 instantiated BUFGs while the limit set by the -bufg synthesis option is 12
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:14 ; elapsed = 00:06:15 . Memory (MB): peak = 3039.645 ; gain = 1666.684 ; free physical = 660 ; free virtual = 9151
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:14 ; elapsed = 00:06:15 . Memory (MB): peak = 3039.645 ; gain = 1666.684 ; free physical = 662 ; free virtual = 9153
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:17 ; elapsed = 00:06:19 . Memory (MB): peak = 3039.645 ; gain = 1666.684 ; free physical = 641 ; free virtual = 9139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:18 ; elapsed = 00:06:19 . Memory (MB): peak = 3039.645 ; gain = 1666.684 ; free physical = 643 ; free virtual = 9141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:18 ; elapsed = 00:06:19 . Memory (MB): peak = 3039.645 ; gain = 1666.684 ; free physical = 641 ; free virtual = 9139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:18 ; elapsed = 00:06:19 . Memory (MB): peak = 3039.645 ; gain = 1666.684 ; free physical = 640 ; free virtual = 9138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
|2     |pcie_7x_0     |         1|
|3     |gtwizard_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |gtwizard_0   |     1|
|2     |ila_0        |     1|
|3     |pcie_7x_0    |     1|
|4     |BUFG         |    21|
|5     |BUFGMUX      |     1|
|6     |CARRY4       |   859|
|7     |GTXE2_COMMON |     2|
|8     |IBUFDS_GTE2  |     2|
|9     |LUT1         |   267|
|10    |LUT2         |  6904|
|11    |LUT3         |  7745|
|12    |LUT4         |  6902|
|13    |LUT5         | 11865|
|14    |LUT6         | 33702|
|15    |MMCME2_ADV   |     2|
|16    |PLLE2_BASE   |     5|
|17    |RAM16X1S     |     5|
|18    |RAM32M       |    88|
|19    |RAMB18E1_2   |     1|
|20    |RAMB18E1_3   |    10|
|21    |RAMB18E1_4   |     5|
|22    |RAMB36E1_2   |    22|
|23    |RAMB36E1_3   |    20|
|24    |RAMB36E1_4   |    10|
|25    |FDPE         |    30|
|26    |FDRE         | 24587|
|27    |FDSE         |   527|
|28    |LDC          |   225|
|29    |IBUF         |    23|
|30    |OBUF         |    28|
|31    |OBUFT        |     1|
+------+-------------+------+

Report Instance Areas: 
+------+------------------------------------------------+----------------------------------------+------+
|      |Instance                                        |Module                                  |Cells |
+------+------------------------------------------------+----------------------------------------+------+
|1     |top                                             |                                        | 94890|
|2     |  nolabel_line419                               |debounce                                |    36|
|3     |  ila_cache_inst                                |ila_cache                               |   198|
|4     |  gtx_drp_mon_inst                              |gtx_drp_mon                             |   304|
|5     |  eth_virtio_wrapper_inst                       |eth_virtio_wrapper                      | 78211|
|6     |    eth_virtio_completer_inst                   |eth_virtio_completer                    | 10787|
|7     |    eth_virtio_vq_inst                          |eth_virtio_vq                           | 43956|
|8     |      axis_arb_demux_inst                       |axis_demux                              |   621|
|9     |      axis_arb_mux_inst                         |axis_arb_mux                            |  1213|
|10    |        arb_inst                                |arbiter                                 |   332|
|11    |      eth_virtio_cmd_rx_inst                    |eth_virtio_cmd_rx                       |  1336|
|12    |        axis_fifo_inst                          |axis_fifo_94                            |   564|
|13    |      eth_virtio_tlp_rc_inst                    |eth_virtio_tlp_rc                       |  8394|
|14    |      eth_virtio_tlp_rq_inst                    |eth_virtio_tlp_rq                       |  2656|
|15    |      eth_virtio_vq_packed_cx_inst              |eth_virtio_vq_packed_cx                 |  1057|
|16    |      \genblk1[0].eth_virtio_pkt_rx_inst        |eth_virtio_pkt_rx                       |  1001|
|17    |        axis_fifo_inst                          |axis_fifo_93                            |   467|
|18    |      \genblk1[0].eth_virtio_vq_packed_rx_inst  |eth_virtio_vq_packed_rx__hierPathDup__1 |  2358|
|19    |      \genblk1[2].eth_virtio_pkt_rx_inst        |eth_virtio_pkt_rx_78                    |  1001|
|20    |        axis_fifo_inst                          |axis_fifo_92                            |   467|
|21    |      \genblk1[2].eth_virtio_vq_packed_rx_inst  |eth_virtio_vq_packed_rx                 |  2423|
|22    |      \genblk1[4].eth_virtio_pkt_rx_inst        |eth_virtio_pkt_rx_79                    |  1010|
|23    |        axis_fifo_inst                          |axis_fifo_91                            |   477|
|24    |      \genblk1[4].eth_virtio_vq_packed_rx_inst  |eth_virtio_vq_packed_rx_80              |  2333|
|25    |      \genblk1[6].eth_virtio_pkt_rx_inst        |eth_virtio_pkt_rx_81                    |  1134|
|26    |        axis_fifo_inst                          |axis_fifo                               |   433|
|27    |      \genblk1[6].eth_virtio_vq_packed_rx_inst  |eth_virtio_vq_packed_rx_82              |  2361|
|28    |      \genblk2[1].eth_virtio_pkt_tx_inst        |eth_virtio_pkt_tx                       |  2374|
|29    |        axis_fifo_inst                          |axis_fifo__parameterized0_90            |   103|
|30    |      \genblk2[1].eth_virtio_vq_packed_tx_inst  |eth_virtio_vq_packed_tx__hierPathDup__1 |  1347|
|31    |      \genblk2[3].eth_virtio_pkt_tx_inst        |eth_virtio_pkt_tx_83                    |  2373|
|32    |        axis_fifo_inst                          |axis_fifo__parameterized0_89            |   103|
|33    |      \genblk2[3].eth_virtio_vq_packed_tx_inst  |eth_virtio_vq_packed_tx                 |  1380|
|34    |      \genblk2[5].eth_virtio_pkt_tx_inst        |eth_virtio_pkt_tx_84                    |  2374|
|35    |        axis_fifo_inst                          |axis_fifo__parameterized0_88            |   103|
|36    |      \genblk2[5].eth_virtio_vq_packed_tx_inst  |eth_virtio_vq_packed_tx_85              |  1380|
|37    |      \genblk2[7].eth_virtio_pkt_tx_inst        |eth_virtio_pkt_tx_86                    |  2381|
|38    |        axis_fifo_inst                          |axis_fifo__parameterized0               |   103|
|39    |      \genblk2[7].eth_virtio_vq_packed_tx_inst  |eth_virtio_vq_packed_tx_87              |  1380|
|40    |    pcie_axi_wrapper_inst                       |pcie_axi_wrapper                        | 23463|
|41    |      axis_arb_mux_inst                         |axis_arb_mux__parameterized0            |   999|
|42    |        arb_inst                                |arbiter__parameterized0                 |   318|
|43    |      axis_fifo_inst                            |axis_fifo__parameterized1               |    60|
|44    |      pcie_config_space_inst                    |pcie_config_space                       |   781|
|45    |      pcie_us_axi_master_inst                   |pcie_us_axi_master                      | 18381|
|46    |        cq_demux_inst                           |pcie_us_axis_cq_demux                   |   543|
|47    |        pcie_us_axi_master_rd_inst              |pcie_us_axi_master_rd                   |  1615|
|48    |        pcie_us_axi_master_wr_inst              |pcie_us_axi_master_wr                   | 16223|
|49    |      pcie_wrapper_inst                         |pcie_wrapper                            |  2655|
|50    |        pcie_pipe_clock_inst                    |pcie_pipe_clock                         |    15|
|51    |  \genblk1[0].mac_adapter_inst                  |mac_adapter                             |  5817|
|52    |    eth_mac_10g_fifo_inst                       |eth_mac_10g_fifo_51                     |  4787|
|53    |      eth_mac_10g_inst                          |eth_mac_10g_60                          |  3084|
|54    |        axis_xgmii_rx_inst                      |axis_xgmii_rx_64                        |  1041|
|55    |          eth_crc_16                            |lfsr__parameterized4_73                 |    52|
|56    |          eth_crc_24                            |lfsr__parameterized5_74                 |    68|
|57    |          eth_crc_32                            |lfsr__parameterized6_75                 |   129|
|58    |          eth_crc_64                            |lfsr__parameterized7_76                 |   211|
|59    |          eth_crc_8                             |lfsr__parameterized3_77                 |    15|
|60    |        axis_xgmii_tx_inst                      |axis_xgmii_tx_64_64                     |  2043|
|61    |          eth_crc_16                            |lfsr__parameterized4_65                 |    30|
|62    |          eth_crc_24                            |lfsr__parameterized5_66                 |    51|
|63    |          eth_crc_32                            |lfsr__parameterized6_67                 |    78|
|64    |          eth_crc_40                            |lfsr__parameterized8_68                 |    96|
|65    |          eth_crc_48                            |lfsr__parameterized9_69                 |   116|
|66    |          eth_crc_56                            |lfsr__parameterized10_70                |   143|
|67    |          eth_crc_64                            |lfsr__parameterized7_71                 |   179|
|68    |          eth_crc_8                             |lfsr__parameterized3_72                 |    14|
|69    |      rx_fifo                                   |axis_async_fifo_adapter__parameterized0 |   968|
|70    |        adapter_inst                            |axis_adapter__parameterized0            |   769|
|71    |        fifo_inst                               |axis_async_fifo__parameterized0         |   195|
|72    |      tx_fifo                                   |axis_async_fifo_adapter_61              |   735|
|73    |        adapter_inst                            |axis_adapter_62                         |   581|
|74    |        fifo_inst                               |axis_async_fifo_63                      |   151|
|75    |    eth_phy_10g_inst                            |eth_phy_10g_52                          |  1008|
|76    |      eth_phy_10g_rx_inst                       |eth_phy_10g_rx_53                       |   750|
|77    |        eth_phy_10g_rx_if_inst                  |eth_phy_10g_rx_if_58                    |   576|
|78    |          descrambler_inst                      |lfsr                                    |    39|
|79    |          eth_phy_10g_rx_frame_sync_inst        |eth_phy_10g_rx_frame_sync_59            |    42|
|80    |        xgmii_baser_dec_inst                    |xgmii_baser_dec_64                      |   174|
|81    |      eth_phy_10g_tx_inst                       |eth_phy_10g_tx_54                       |   258|
|82    |        eth_phy_10g_tx_if_inst                  |eth_phy_10g_tx_if_55                    |   192|
|83    |          scrambler_inst                        |lfsr__parameterized1_57                 |    68|
|84    |        xgmii_baser_enc_inst                    |xgmii_baser_enc_64_56                   |    66|
|85    |  \genblk1[1].mac_adapter_inst                  |mac_adapter_0                           |  3036|
|86    |    eth_mac_10g_fifo_inst                       |eth_mac_10g_fifo_29                     |  2712|
|87    |      eth_mac_10g_inst                          |eth_mac_10g_38                          |  2043|
|88    |        axis_xgmii_tx_inst                      |axis_xgmii_tx_64_42                     |  2043|
|89    |          eth_crc_16                            |lfsr__parameterized4_43                 |    30|
|90    |          eth_crc_24                            |lfsr__parameterized5_44                 |    51|
|91    |          eth_crc_32                            |lfsr__parameterized6_45                 |    78|
|92    |          eth_crc_40                            |lfsr__parameterized8_46                 |    96|
|93    |          eth_crc_48                            |lfsr__parameterized9_47                 |   116|
|94    |          eth_crc_56                            |lfsr__parameterized10_48                |   143|
|95    |          eth_crc_64                            |lfsr__parameterized7_49                 |   179|
|96    |          eth_crc_8                             |lfsr__parameterized3_50                 |    14|
|97    |      tx_fifo                                   |axis_async_fifo_adapter_39              |   669|
|98    |        adapter_inst                            |axis_adapter_40                         |   581|
|99    |        fifo_inst                               |axis_async_fifo_41                      |    85|
|100   |    eth_phy_10g_inst                            |eth_phy_10g_30                          |   302|
|101   |      eth_phy_10g_rx_inst                       |eth_phy_10g_rx_31                       |    44|
|102   |        eth_phy_10g_rx_if_inst                  |eth_phy_10g_rx_if_36                    |    44|
|103   |          eth_phy_10g_rx_frame_sync_inst        |eth_phy_10g_rx_frame_sync_37            |    44|
|104   |      eth_phy_10g_tx_inst                       |eth_phy_10g_tx_32                       |   258|
|105   |        eth_phy_10g_tx_if_inst                  |eth_phy_10g_tx_if_33                    |   192|
|106   |          scrambler_inst                        |lfsr__parameterized1_35                 |    68|
|107   |        xgmii_baser_enc_inst                    |xgmii_baser_enc_64_34                   |    66|
|108   |  \genblk1[2].mac_adapter_inst                  |mac_adapter_1                           |  3036|
|109   |    eth_mac_10g_fifo_inst                       |eth_mac_10g_fifo_7                      |  2712|
|110   |      eth_mac_10g_inst                          |eth_mac_10g_16                          |  2043|
|111   |        axis_xgmii_tx_inst                      |axis_xgmii_tx_64_20                     |  2043|
|112   |          eth_crc_16                            |lfsr__parameterized4_21                 |    30|
|113   |          eth_crc_24                            |lfsr__parameterized5_22                 |    51|
|114   |          eth_crc_32                            |lfsr__parameterized6_23                 |    78|
|115   |          eth_crc_40                            |lfsr__parameterized8_24                 |    96|
|116   |          eth_crc_48                            |lfsr__parameterized9_25                 |   116|
|117   |          eth_crc_56                            |lfsr__parameterized10_26                |   143|
|118   |          eth_crc_64                            |lfsr__parameterized7_27                 |   179|
|119   |          eth_crc_8                             |lfsr__parameterized3_28                 |    14|
|120   |      tx_fifo                                   |axis_async_fifo_adapter_17              |   669|
|121   |        adapter_inst                            |axis_adapter_18                         |   581|
|122   |        fifo_inst                               |axis_async_fifo_19                      |    85|
|123   |    eth_phy_10g_inst                            |eth_phy_10g_8                           |   302|
|124   |      eth_phy_10g_rx_inst                       |eth_phy_10g_rx_9                        |    44|
|125   |        eth_phy_10g_rx_if_inst                  |eth_phy_10g_rx_if_14                    |    44|
|126   |          eth_phy_10g_rx_frame_sync_inst        |eth_phy_10g_rx_frame_sync_15            |    44|
|127   |      eth_phy_10g_tx_inst                       |eth_phy_10g_tx_10                       |   258|
|128   |        eth_phy_10g_tx_if_inst                  |eth_phy_10g_tx_if_11                    |   192|
|129   |          scrambler_inst                        |lfsr__parameterized1_13                 |    68|
|130   |        xgmii_baser_enc_inst                    |xgmii_baser_enc_64_12                   |    66|
|131   |  \genblk1[3].mac_adapter_inst                  |mac_adapter_2                           |  3036|
|132   |    eth_mac_10g_fifo_inst                       |eth_mac_10g_fifo                        |  2712|
|133   |      eth_mac_10g_inst                          |eth_mac_10g                             |  2043|
|134   |        axis_xgmii_tx_inst                      |axis_xgmii_tx_64                        |  2043|
|135   |          eth_crc_16                            |lfsr__parameterized4                    |    30|
|136   |          eth_crc_24                            |lfsr__parameterized5                    |    51|
|137   |          eth_crc_32                            |lfsr__parameterized6                    |    78|
|138   |          eth_crc_40                            |lfsr__parameterized8                    |    96|
|139   |          eth_crc_48                            |lfsr__parameterized9                    |   116|
|140   |          eth_crc_56                            |lfsr__parameterized10                   |   143|
|141   |          eth_crc_64                            |lfsr__parameterized7                    |   179|
|142   |          eth_crc_8                             |lfsr__parameterized3                    |    14|
|143   |      tx_fifo                                   |axis_async_fifo_adapter                 |   669|
|144   |        adapter_inst                            |axis_adapter                            |   581|
|145   |        fifo_inst                               |axis_async_fifo                         |    85|
|146   |    eth_phy_10g_inst                            |eth_phy_10g                             |   302|
|147   |      eth_phy_10g_rx_inst                       |eth_phy_10g_rx                          |    44|
|148   |        eth_phy_10g_rx_if_inst                  |eth_phy_10g_rx_if                       |    44|
|149   |          eth_phy_10g_rx_frame_sync_inst        |eth_phy_10g_rx_frame_sync               |    44|
|150   |      eth_phy_10g_tx_inst                       |eth_phy_10g_tx                          |   258|
|151   |        eth_phy_10g_tx_if_inst                  |eth_phy_10g_tx_if                       |   192|
|152   |          scrambler_inst                        |lfsr__parameterized1                    |    68|
|153   |        xgmii_baser_enc_inst                    |xgmii_baser_enc_64                      |    66|
|154   |  gtx_wrapper_inst                              |gtx_wrapper                             |   665|
|155   |    gtwizard_common_0                           |gtwizard_common                         |    18|
|156   |    gtwizard_common_1                           |gtwizard_common_3                       |    18|
|157   |    gtwizard_usrclk_0                           |gtwizard_usrclk                         |     4|
|158   |    gtwizard_usrclk_1                           |gtwizard_usrclk_4                       |     4|
|159   |    gtwizard_usrclk_2                           |gtwizard_usrclk_5                       |     4|
|160   |    gtwizard_usrclk_3                           |gtwizard_usrclk_6                       |     4|
|161   |    gtwizard_usrclk_4                           |gtwizard_usrclk__parameterized0         |     5|
|162   |  mmcm_wrapper_inst                             |mmcm_wrapper                            |     1|
+------+------------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:18 ; elapsed = 00:06:19 . Memory (MB): peak = 3039.645 ; gain = 1666.684 ; free physical = 640 ; free virtual = 9138
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 364 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:47 ; elapsed = 00:06:10 . Memory (MB): peak = 3043.555 ; gain = 912.219 ; free physical = 4043 ; free virtual = 12549
Synthesis Optimization Complete : Time (s): cpu = 00:06:19 ; elapsed = 00:06:24 . Memory (MB): peak = 3043.555 ; gain = 1670.594 ; free physical = 4058 ; free virtual = 12545
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1253 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3043.555 ; gain = 0.000 ; free physical = 3941 ; free virtual = 12454
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 324 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instances
  LDC => LDCE: 225 instances
  PLLE2_BASE => PLLE2_ADV: 5 instances
  RAM16X1S => RAM32X1S (RAMS32): 5 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 88 instances

INFO: [Common 17-83] Releasing license: Synthesis
860 Infos, 519 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:25 ; elapsed = 00:06:35 . Memory (MB): peak = 3043.555 ; gain = 1678.598 ; free physical = 4119 ; free virtual = 12633
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3043.555 ; gain = 0.000 ; free physical = 4119 ; free virtual = 12632
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/Dev/xc7k420t/xc7k420t.runs/synth_2/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 3055.652 ; gain = 12.098 ; free physical = 4046 ; free virtual = 12594
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 21:35:10 2023...
