<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Nov 23 22:26:12 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osc_clk]
            1541 items scored, 1531 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 8.197ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_180__i5  (from osc_clk +)
   Destination:    FD1P3AX    SP             \uart_rx1/r_Rx_Byte_i4  (to osc_clk +)

   Delay:                  12.912ns  (30.2% logic, 69.8% route), 8 logic levels.

 Constraint Details:

     12.912ns data_path \uart_rx1/r_Clock_Count_180__i5 to \uart_rx1/r_Rx_Byte_i4 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 8.197ns

 Path Details: \uart_rx1/r_Clock_Count_180__i5 to \uart_rx1/r_Rx_Byte_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_rx1/r_Clock_Count_180__i5 (from osc_clk)
Route         2   e 1.198                                  \uart_rx1/r_Clock_Count[5]
LUT4        ---     0.493              B to Z              \uart_rx1/i1_2_lut_adj_5
Route         1   e 0.941                                  \uart_rx1/n6_adj_303
LUT4        ---     0.493              D to Z              \uart_rx1/i4_4_lut_adj_4
Route         2   e 1.141                                  \uart_rx1/n1184
LUT4        ---     0.493              C to Z              \uart_rx1/i914_3_lut
Route         1   e 0.941                                  \uart_rx1/n1022
LUT4        ---     0.493              C to Z              \uart_rx1/i918_4_lut
Route         6   e 1.457                                  \uart_rx1/n1026
LUT4        ---     0.493              A to Z              \uart_rx1/i1_2_lut_rep_20
Route         6   e 1.457                                  \uart_rx1/n1307
LUT4        ---     0.493              B to Z              \uart_rx1/i1_3_lut_rep_15_4_lut
Route         1   e 0.941                                  \uart_rx1/n1302
LUT4        ---     0.493              A to Z              \uart_rx1/i1122_3_lut
Route         1   e 0.941                                  \uart_rx1/osc_clk_enable_56
                  --------
                   12.912  (30.2% logic, 69.8% route), 8 logic levels.


Error:  The following path violates requirements by 8.197ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_180__i3  (from osc_clk +)
   Destination:    FD1P3AX    SP             \uart_rx1/r_Rx_Byte_i4  (to osc_clk +)

   Delay:                  12.912ns  (30.2% logic, 69.8% route), 8 logic levels.

 Constraint Details:

     12.912ns data_path \uart_rx1/r_Clock_Count_180__i3 to \uart_rx1/r_Rx_Byte_i4 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 8.197ns

 Path Details: \uart_rx1/r_Clock_Count_180__i3 to \uart_rx1/r_Rx_Byte_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_rx1/r_Clock_Count_180__i3 (from osc_clk)
Route         2   e 1.198                                  \uart_rx1/r_Clock_Count[3]
LUT4        ---     0.493              A to Z              \uart_rx1/i1_2_lut_adj_5
Route         1   e 0.941                                  \uart_rx1/n6_adj_303
LUT4        ---     0.493              D to Z              \uart_rx1/i4_4_lut_adj_4
Route         2   e 1.141                                  \uart_rx1/n1184
LUT4        ---     0.493              C to Z              \uart_rx1/i914_3_lut
Route         1   e 0.941                                  \uart_rx1/n1022
LUT4        ---     0.493              C to Z              \uart_rx1/i918_4_lut
Route         6   e 1.457                                  \uart_rx1/n1026
LUT4        ---     0.493              A to Z              \uart_rx1/i1_2_lut_rep_20
Route         6   e 1.457                                  \uart_rx1/n1307
LUT4        ---     0.493              B to Z              \uart_rx1/i1_3_lut_rep_15_4_lut
Route         1   e 0.941                                  \uart_rx1/n1302
LUT4        ---     0.493              A to Z              \uart_rx1/i1122_3_lut
Route         1   e 0.941                                  \uart_rx1/osc_clk_enable_56
                  --------
                   12.912  (30.2% logic, 69.8% route), 8 logic levels.


Error:  The following path violates requirements by 7.681ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_180__i5  (from osc_clk +)
   Destination:    FD1P3AX    SP             \uart_rx1/r_Rx_DV_52  (to osc_clk +)

   Delay:                  12.396ns  (31.4% logic, 68.6% route), 8 logic levels.

 Constraint Details:

     12.396ns data_path \uart_rx1/r_Clock_Count_180__i5 to \uart_rx1/r_Rx_DV_52 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 7.681ns

 Path Details: \uart_rx1/r_Clock_Count_180__i5 to \uart_rx1/r_Rx_DV_52

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_rx1/r_Clock_Count_180__i5 (from osc_clk)
Route         2   e 1.198                                  \uart_rx1/r_Clock_Count[5]
LUT4        ---     0.493              B to Z              \uart_rx1/i1_2_lut_adj_5
Route         1   e 0.941                                  \uart_rx1/n6_adj_303
LUT4        ---     0.493              D to Z              \uart_rx1/i4_4_lut_adj_4
Route         2   e 1.141                                  \uart_rx1/n1184
LUT4        ---     0.493              C to Z              \uart_rx1/i914_3_lut
Route         1   e 0.941                                  \uart_rx1/n1022
LUT4        ---     0.493              C to Z              \uart_rx1/i918_4_lut
Route         6   e 1.457                                  \uart_rx1/n1026
LUT4        ---     0.493              A to Z              \uart_rx1/i1088_4_lut
Route         1   e 0.941                                  \uart_rx1/n1209
LUT4        ---     0.493              B to Z              \uart_rx1/i1090_3_lut
Route         1   e 0.941                                  \uart_rx1/n1211
LUT4        ---     0.493              D to Z              \uart_rx1/i26_4_lut
Route         1   e 0.941                                  \uart_rx1/osc_clk_enable_11
                  --------
                   12.396  (31.4% logic, 68.6% route), 8 logic levels.

Warning: 13.197 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk]                 |     5.000 ns|    13.197 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\uart_rx1/r_SM_Main_2__N_173[0]         |       4|     544|     35.53%
                                        |        |        |
\uart_rx1/n806                          |      16|     528|     34.49%
                                        |        |        |
\uart_tx1/n1306                         |       8|     373|     24.36%
                                        |        |        |
\uart_rx1/n1307                         |       6|     345|     22.53%
                                        |        |        |
\uart_tx1/n10_adj_305                   |       2|     338|     22.08%
                                        |        |        |
\uart_rx1/n1184                         |       2|     330|     21.55%
                                        |        |        |
\uart_rx1/n1162                         |       6|     325|     21.23%
                                        |        |        |
\uart_rx1/n1026                         |       6|     320|     20.90%
                                        |        |        |
\uart_rx1/n1207                         |       1|     288|     18.81%
                                        |        |        |
\uart_rx1/n6_adj_302                    |       1|     272|     17.77%
                                        |        |        |
\uart_rx1/osc_clk_enable_51             |      16|     272|     17.77%
                                        |        |        |
\uart_tx1/n987                          |       1|     260|     16.98%
                                        |        |        |
\uart_tx1/n791                          |      16|     240|     15.68%
                                        |        |        |
\uart_rx1/n8                            |       1|     238|     15.55%
                                        |        |        |
\uart_rx1/n1022                         |       1|     224|     14.63%
                                        |        |        |
\uart_tx1/n43                           |       1|     182|     11.89%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1531  Score: 6394809

Constraints cover  2080 paths, 185 nets, and 509 connections (97.7% coverage)


Peak memory: 62439424 bytes, TRCE: 2654208 bytes, DLYMAN: 167936 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
