// Seed: 3829677291
module module_0 ();
  assign id_1 = id_1;
  assign module_1.type_10 = 0;
  tri0 id_2 = 1'b0;
endmodule : SymbolIdentifier
module module_1 ();
  assign id_1 = id_1;
  tri1 id_2, id_3, id_4;
  uwire id_5;
  wire  id_6;
  wire  id_7;
  module_0 modCall_1 ();
  wire id_8;
  assign id_3 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_13.id_1 <= -1;
  wire id_14;
  module_0 modCall_1 ();
  assign id_8 = -1'd0;
  id_15(
      id_11, id_6, id_5
  );
  assign id_13 = -1;
endmodule
