Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 31 13:02:05 2024
| Host         : KazumaKiryu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            out2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.694ns  (logic 5.331ns (54.992%)  route 4.363ns (45.008%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sel_IBUF[1]_inst/O
                         net (fo=4, routed)           2.445     3.899    sel_IBUF[1]
    SLICE_X65Y53         LUT5 (Prop_lut5_I4_O)        0.152     4.051 r  out2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.918     5.969    out2_OBUF
    F1                   OBUF (Prop_obuf_I_O)         3.725     9.694 r  out2_OBUF_inst/O
                         net (fo=0)                   0.000     9.694    out2
    F1                                                                r  out2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            out0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.683ns  (logic 5.334ns (55.089%)  route 4.349ns (44.911%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sel_IBUF[1]_inst/O
                         net (fo=4, routed)           2.444     3.898    sel_IBUF[1]
    SLICE_X65Y53         LUT5 (Prop_lut5_I4_O)        0.152     4.050 r  out0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.905     5.955    out0_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.728     9.683 r  out0_OBUF_inst/O
                         net (fo=0)                   0.000     9.683    out0
    G1                                                                r  out0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            out3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.454ns  (logic 5.100ns (53.945%)  route 4.354ns (46.055%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sel_IBUF[1]_inst/O
                         net (fo=4, routed)           2.444     3.898    sel_IBUF[1]
    SLICE_X65Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.022 r  out3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.910     5.932    out3_OBUF
    F2                   OBUF (Prop_obuf_I_O)         3.522     9.454 r  out3_OBUF_inst/O
                         net (fo=0)                   0.000     9.454    out3
    F2                                                                r  out3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            out1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.398ns  (logic 5.098ns (54.249%)  route 4.300ns (45.751%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sel_IBUF[1]_inst/O
                         net (fo=4, routed)           2.445     3.899    sel_IBUF[1]
    SLICE_X65Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.023 r  out1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.855     5.878    out1_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.520     9.398 r  out1_OBUF_inst/O
                         net (fo=0)                   0.000     9.398    out1
    G2                                                                r  out1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in2
                            (input port)
  Destination:            out1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.491ns (64.525%)  route 0.820ns (35.475%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  in2 (IN)
                         net (fo=0)                   0.000     0.000    in2
    H2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  in2_IBUF_inst/O
                         net (fo=2, routed)           0.403     0.629    in2_IBUF
    SLICE_X65Y53         LUT5 (Prop_lut5_I3_O)        0.045     0.674 r  out1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.417     1.090    out1_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.221     2.311 r  out1_OBUF_inst/O
                         net (fo=0)                   0.000     2.311    out1
    G2                                                                r  out1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in3
                            (input port)
  Destination:            out3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.497ns (64.725%)  route 0.816ns (35.275%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  in3 (IN)
                         net (fo=0)                   0.000     0.000    in3
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  in3_IBUF_inst/O
                         net (fo=2, routed)           0.375     0.604    in3_IBUF
    SLICE_X65Y53         LUT5 (Prop_lut5_I0_O)        0.045     0.649 r  out3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.441     1.091    out3_OBUF
    F2                   OBUF (Prop_obuf_I_O)         1.223     2.313 r  out3_OBUF_inst/O
                         net (fo=0)                   0.000     2.313    out3
    F2                                                                r  out3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in3
                            (input port)
  Destination:            out0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.563ns (66.312%)  route 0.794ns (33.688%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  in3 (IN)
                         net (fo=0)                   0.000     0.000    in3
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  in3_IBUF_inst/O
                         net (fo=2, routed)           0.375     0.604    in3_IBUF
    SLICE_X65Y53         LUT5 (Prop_lut5_I3_O)        0.045     0.649 r  out0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.419     1.068    out0_OBUF
    G1                   OBUF (Prop_obuf_I_O)         1.288     2.357 r  out0_OBUF_inst/O
                         net (fo=0)                   0.000     2.357    out0
    G1                                                                r  out0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2
                            (input port)
  Destination:            out2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.559ns (64.786%)  route 0.847ns (35.214%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  in2 (IN)
                         net (fo=0)                   0.000     0.000    in2
    H2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  in2_IBUF_inst/O
                         net (fo=2, routed)           0.403     0.629    in2_IBUF
    SLICE_X65Y53         LUT5 (Prop_lut5_I0_O)        0.048     0.677 r  out2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.444     1.121    out2_OBUF
    F1                   OBUF (Prop_obuf_I_O)         1.285     2.406 r  out2_OBUF_inst/O
                         net (fo=0)                   0.000     2.406    out2
    F1                                                                r  out2 (OUT)
  -------------------------------------------------------------------    -------------------





