# Demonstrator ðŸ” 

This repository contains the source code for the Smart Watchdog demonstrator presented at ISCAS 2025 and submitted to the [AMD Open Hardware Design Competition 2025]. It includes a Python GUI frontend and an FPGA backend built in Vitis, running on the Nexys A7-100T board. The FPGA bitstream was generated using Vivado.
(NEEDS EDITED)

---

## Demonstrator Contents ðŸ“¦

### /sw
- Python GUI
     - ***ISCAS_demo_gui.py*** : Main Python GUI script
     - ***requirements.txt***  : Python dependencies
     - ***uart_config.json***  : UART configuration
     - ***images/*** : Images for GUI

- MicroBlaze
     - ***main.c*** : Main C code that runs on the MicroBlaze
     - ***platform.c***  : Platform-specific functions
     - ***platform.h***  : Platform-specific header file
     - ***platform_config.h*** : Platform config header file

### /hw
- Vivado
     - ***design_1_wrapper.xsa*** : Generated bitstream from Vivado for use in Vitis
     - ***constraints_file.xdc*** : Nexys A7-100T board contraints (not required for build)
     - ***HDL/*** : Contains all VHDL source code for the demonstrator FPGA design (not required for build)
     - ***setup_text_files/*** : Text files of SNN parameters used during Vivado synthesis (not required for build)

- neorv32-main
     - ***rtl/*** : Contains all VHDL source code for the RISC-V CPU - Neorv32 (not required for build)
     - ***sim/*** : Contains all simulation resources for the RISC-V CPU - Neorv32 (not required for build)
     - ***sw/*** : Contains software framework for the RISC-V CPU - Neorv32 (not required for build)

**Note:** The motor control C and disassembled source code can be found: `neorv32-main/sw/example/my_code_iscas_demo`

- Custom PCBs
     - ***Motor control PCB*** : 
     - ***Motor encoder PCB*** :
     - ***Motor fault injection and smart watchdog monitoring PCB*** :

**Note:** More information on the custom PCBs can be found: `PCBs/`

---

## Demonstrator Dependencies ðŸ“

- Python: **3.9.10**
- Vitis: **2023.1**
- FPGA platform: **Nexys A7-100T**

âš ï¸ **Note:** This design is hardware-dependent and requires the custom PCBs.  
The build instructions can still be followed, but the system will not function without them!

---

 ## Build Steps to Run the Demonstrator ðŸ”¨

There are two stages for building the demonstrator, which must be performed in order.

 ## 1. Python GUI Build ðŸ“º

**Step 1** - Download the repo zip file (if not already done so).

**Step 2** - Open the Windows terminal:

`cmd`

and navigate to folder:

`/Demonstrator/sw/Python_GUI`

**Step 3** - Create and activate a virtual environment (windows):
         
`[PATH_TO_PYTHON39] -m venv venv`

`venv\Scripts\activate`


**Step 4** - Install dependencies:

`pip install -r requirements.txt`

**Step 5** - Plug in the Nexys A7-100T FPGA board. Find the COM port in Device Manager and update `uart_config.json,` e.g.

`"COM1"`.

**Step 6** - Run the script:

`python ISCAS_demo_gui.py`

A blank GUI should pop-up.

---

 ## 2. FPGA Build (Vitis IDE) ðŸ–¥ï¸

**Step 1** - Open Vitis IDE with a clean workpace and start a new application project.

**Step 2** - Select the tab **"create a new platform from hardware (XSA)"**. Browse for the **"design_1_wrapper.xsa"**, found in:

`/Demonstrator/hw/design_1_wrapper.xsa` and **click Next>**.

**Step 3** - **Name the application project** demo (or anything), and **click Next>**.

**Step 4** - **Click Next>** again on the domain page.

**Step 5** - Select **Empty Application (C)** and **Click Next>**.

**Step 6** - **Right-click the src folder** â†’ **Add Sources** â†’ select the **4 source files** from:

`/Demonstrator/sw/MicroBlaze`

**Step 7** - Set up a **single debug application** and run the configuration.

---

âœ… Once the FPGA is programmed, the Python GUI will initialize, completing the demonstrator build.

