<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3452" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3452{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3452{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3452{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3452{left:69px;bottom:728px;letter-spacing:-0.09px;}
#t5_3452{left:154px;bottom:728px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t6_3452{left:69px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_3452{left:69px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_3452{left:69px;bottom:670px;letter-spacing:-0.16px;word-spacing:-1px;}
#t9_3452{left:69px;bottom:653px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_3452{left:69px;bottom:594px;letter-spacing:0.13px;}
#tb_3452{left:151px;bottom:594px;letter-spacing:0.16px;word-spacing:0.01px;}
#tc_3452{left:69px;bottom:570px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#td_3452{left:69px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#te_3452{left:69px;bottom:529px;letter-spacing:-0.14px;}
#tf_3452{left:95px;bottom:529px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tg_3452{left:69px;bottom:505px;letter-spacing:-0.13px;}
#th_3452{left:95px;bottom:505px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_3452{left:69px;bottom:480px;letter-spacing:-0.14px;}
#tj_3452{left:95px;bottom:480px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_3452{left:95px;bottom:464px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_3452{left:95px;bottom:447px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#tm_3452{left:69px;bottom:422px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#tn_3452{left:69px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#to_3452{left:69px;bottom:381px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tp_3452{left:69px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tq_3452{left:69px;bottom:347px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tr_3452{left:69px;bottom:331px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_3452{left:69px;bottom:314px;letter-spacing:-0.24px;}
#tt_3452{left:435px;bottom:274px;letter-spacing:-0.13px;}
#tu_3452{left:122px;bottom:253px;letter-spacing:-0.13px;word-spacing:-1.16px;}
#tv_3452{left:122px;bottom:236px;letter-spacing:-0.16px;word-spacing:-0.9px;}
#tw_3452{left:122px;bottom:219px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_3452{left:122px;bottom:202px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ty_3452{left:122px;bottom:185px;letter-spacing:-0.16px;word-spacing:-0.71px;}
#tz_3452{left:122px;bottom:169px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_3452{left:122px;bottom:147px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t11_3452{left:122px;bottom:130px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_3452{left:122px;bottom:114px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t13_3452{left:198px;bottom:1043px;letter-spacing:-0.15px;}
#t14_3452{left:460px;bottom:1043px;letter-spacing:-0.13px;}
#t15_3452{left:709px;bottom:1043px;letter-spacing:-0.13px;}
#t16_3452{left:725px;bottom:1050px;}
#t17_3452{left:458px;bottom:1020px;letter-spacing:-0.1px;}
#t18_3452{left:708px;bottom:1020px;letter-spacing:-0.15px;}
#t19_3452{left:726px;bottom:1027px;}
#t1a_3452{left:459px;bottom:998px;letter-spacing:-0.24px;}
#t1b_3452{left:711px;bottom:998px;letter-spacing:-0.15px;}
#t1c_3452{left:458px;bottom:975px;letter-spacing:-0.25px;}
#t1d_3452{left:708px;bottom:975px;letter-spacing:-0.16px;}
#t1e_3452{left:727px;bottom:981px;}
#t1f_3452{left:458px;bottom:952px;letter-spacing:-0.25px;}
#t1g_3452{left:711px;bottom:952px;letter-spacing:-0.24px;}
#t1h_3452{left:458px;bottom:929px;letter-spacing:-0.15px;}
#t1i_3452{left:711px;bottom:929px;letter-spacing:-0.24px;}
#t1j_3452{left:77px;bottom:906px;letter-spacing:-0.13px;}
#t1k_3452{left:77px;bottom:886px;letter-spacing:-0.16px;}
#t1l_3452{left:92px;bottom:886px;letter-spacing:-0.12px;word-spacing:-0.64px;}
#t1m_3452{left:92px;bottom:869px;letter-spacing:-0.11px;}
#t1n_3452{left:77px;bottom:849px;letter-spacing:-0.14px;}
#t1o_3452{left:92px;bottom:849px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t1p_3452{left:92px;bottom:833px;letter-spacing:-0.12px;}
#t1q_3452{left:77px;bottom:813px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t1r_3452{left:568px;bottom:819px;}
#t1s_3452{left:582px;bottom:813px;letter-spacing:-0.12px;}
#t1t_3452{left:92px;bottom:796px;letter-spacing:-0.12px;}
#t1u_3452{left:92px;bottom:779px;letter-spacing:-0.11px;}
#t1v_3452{left:86px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1w_3452{left:172px;bottom:1086px;letter-spacing:0.13px;}
#t1x_3452{left:780px;bottom:1086px;letter-spacing:0.12px;}
#t1y_3452{left:146px;bottom:1066px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#t1z_3452{left:417px;bottom:1066px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t20_3452{left:648px;bottom:1066px;letter-spacing:-0.14px;word-spacing:0.01px;}

.s1_3452{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3452{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3452{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3452{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3452{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3452{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3452{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3452{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3452{font-size:11px;font-family:Verdana_b5t;color:#000;}
.sa_3452{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sb_3452{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3452" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3452Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3452" style="-webkit-user-select: none;"><object width="935" height="1210" data="3452/3452.svg" type="image/svg+xml" id="pdf3452" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3452" class="t s1_3452">12-16 </span><span id="t2_3452" class="t s1_3452">Vol. 3A </span>
<span id="t3_3452" class="t s2_3452">MEMORY CACHE CONTROL </span>
<span id="t4_3452" class="t s3_3452">12.5.2.3 </span><span id="t5_3452" class="t s3_3452">Writing Values Across Pages with Different Memory Types </span>
<span id="t6_3452" class="t s4_3452">If two adjoining pages in memory have different memory types, and a word or longer operand is written to a </span>
<span id="t7_3452" class="t s4_3452">memory location that crosses the page boundary between those two pages, the operand might be written to </span>
<span id="t8_3452" class="t s4_3452">memory twice. This action does not present a problem for writes to actual memory; however, if a device is mapped </span>
<span id="t9_3452" class="t s4_3452">to the memory space assigned to the pages, the device might malfunction. </span>
<span id="ta_3452" class="t s5_3452">12.5.3 </span><span id="tb_3452" class="t s5_3452">Preventing Caching </span>
<span id="tc_3452" class="t s4_3452">To disable the L1, L2, and L3 caches after they have been enabled and have received cache fills, perform the </span>
<span id="td_3452" class="t s4_3452">following steps: </span>
<span id="te_3452" class="t s4_3452">1. </span><span id="tf_3452" class="t s4_3452">Enter the no-fill cache mode. (Set the CD flag in control register CR0 to 1 and the NW flag to 0. </span>
<span id="tg_3452" class="t s4_3452">2. </span><span id="th_3452" class="t s4_3452">Flush all caches using the WBINVD instruction. </span>
<span id="ti_3452" class="t s4_3452">3. </span><span id="tj_3452" class="t s4_3452">Disable the MTRRs and set the default memory type to uncached or set all MTRRs for the uncached memory </span>
<span id="tk_3452" class="t s4_3452">type (see the discussion of the discussion of the TYPE field and the E flag in Section 12.11.2.1, “IA32_MTR- </span>
<span id="tl_3452" class="t s4_3452">R_DEF_TYPE MSR”). </span>
<span id="tm_3452" class="t s4_3452">The caches must be flushed (step 2) after the CD flag is set to ensure system memory coherency. If the caches are </span>
<span id="tn_3452" class="t s4_3452">not flushed, cache hits on reads will still occur and data will be read from valid cache lines. </span>
<span id="to_3452" class="t s4_3452">The intent of the three separate steps listed above address three distinct requirements: (i) discontinue new data </span>
<span id="tp_3452" class="t s4_3452">replacing existing data in the cache (ii) ensure data already in the cache are evicted to memory, (iii) ensure subse- </span>
<span id="tq_3452" class="t s4_3452">quent memory references observe UC memory type semantics. Different processor implementation of caching </span>
<span id="tr_3452" class="t s4_3452">control hardware may allow some variation of software implementation of these three requirements. See note </span>
<span id="ts_3452" class="t s4_3452">below. </span>
<span id="tt_3452" class="t s3_3452">NOTES </span>
<span id="tu_3452" class="t s4_3452">Setting the CD flag in control register CR0 modifies the processor’s caching behavior as indicated in </span>
<span id="tv_3452" class="t s4_3452">Table 12-5, but setting the CD flag alone may not be sufficient across all processor families to force </span>
<span id="tw_3452" class="t s4_3452">the effective memory type for all physical memory to be UC nor does it force strict memory </span>
<span id="tx_3452" class="t s4_3452">ordering, due to hardware implementation variations across different processor families. To force </span>
<span id="ty_3452" class="t s4_3452">the UC memory type and strict memory ordering on all of physical memory, it is sufficient to either </span>
<span id="tz_3452" class="t s4_3452">program the MTRRs for all physical memory to be UC memory type or disable all MTRRs. </span>
<span id="t10_3452" class="t s4_3452">For the Pentium 4 and Intel Xeon processors, after the sequence of steps given above has been </span>
<span id="t11_3452" class="t s4_3452">executed, the cache lines containing the code between the end of the WBINVD instruction and </span>
<span id="t12_3452" class="t s4_3452">before the MTRRS have actually been disabled may be retained in the cache hierarchy. Here, to </span>
<span id="t13_3452" class="t s6_3452">WP </span><span id="t14_3452" class="t s6_3452">UC </span><span id="t15_3452" class="t s6_3452">UC </span>
<span id="t16_3452" class="t s7_3452">2 </span>
<span id="t17_3452" class="t s6_3452">UC- </span><span id="t18_3452" class="t s6_3452">WC </span>
<span id="t19_3452" class="t s7_3452">3 </span>
<span id="t1a_3452" class="t s6_3452">WC </span><span id="t1b_3452" class="t s6_3452">WC </span>
<span id="t1c_3452" class="t s6_3452">WT </span><span id="t1d_3452" class="t s6_3452">WT </span>
<span id="t1e_3452" class="t s7_3452">3 </span>
<span id="t1f_3452" class="t s6_3452">WB </span><span id="t1g_3452" class="t s6_3452">WP </span>
<span id="t1h_3452" class="t s6_3452">WP </span><span id="t1i_3452" class="t s6_3452">WP </span>
<span id="t1j_3452" class="t s8_3452">NOTES: </span>
<span id="t1k_3452" class="t s6_3452">1. </span><span id="t1l_3452" class="t s6_3452">The UC attribute comes from the MTRRs and the processors are not required to snoop their caches since the data could never have </span>
<span id="t1m_3452" class="t s6_3452">been cached. This attribute is preferred for performance reasons. </span>
<span id="t1n_3452" class="t s6_3452">2. </span><span id="t1o_3452" class="t s6_3452">The UC attribute came from the page-table or page-directory entry and processors are required to check their caches because the </span>
<span id="t1p_3452" class="t s6_3452">data may be cached due to page aliasing, which is not recommended. </span>
<span id="t1q_3452" class="t s6_3452">3. These combinations were specified as “undefined” in previous editions of the Intel </span>
<span id="t1r_3452" class="t s9_3452">® </span>
<span id="t1s_3452" class="t s6_3452">64 and IA-32 Architectures Software Devel- </span>
<span id="t1t_3452" class="t s6_3452">oper’s Manual. However, all processors that support both the PAT and the MTRRs determine the effective page-level memory </span>
<span id="t1u_3452" class="t s6_3452">types for these combinations as given. </span>
<span id="t1v_3452" class="t sa_3452">Table 12-7. </span><span id="t1w_3452" class="t sa_3452">Effective Page-Level Memory Types for Pentium III and More Recent Processor Families </span><span id="t1x_3452" class="t sa_3452">(Contd.) </span>
<span id="t1y_3452" class="t sb_3452">MTRR Memory Type </span><span id="t1z_3452" class="t sb_3452">PAT Entry Value </span><span id="t20_3452" class="t sb_3452">Effective Memory Type </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
