// Seed: 3632896897
module module_0 (
    output wire id_0,
    input  wand id_1,
    input  wor  id_2
);
  parameter id_4 = 1 - 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd71,
    parameter id_3  = 32'd66,
    parameter id_9  = 32'd39
) (
    output wire id_0,
    input wand id_1,
    input supply1 id_2,
    input supply1 _id_3,
    input uwire id_4,
    input supply1 id_5,
    input supply1 id_6,
    output logic id_7,
    input wor id_8,
    output supply0 _id_9,
    input uwire id_10,
    output wor id_11,
    input tri1 _id_12[id_9 : -1  ^  id_12]
);
  logic id_14;
  ;
  assign id_14 = (1);
  wire [1 'b0 : -1  -  id_3] id_15;
  assign id_0 = id_12;
  assign id_7 = id_15;
  final @* id_7 <= -1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_8
  );
  assign modCall_1.id_0 = 0;
endmodule
