
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005766                       # Number of seconds simulated
sim_ticks                                  5765966000                       # Number of ticks simulated
final_tick                                 5765966000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  24607                       # Simulator instruction rate (inst/s)
host_op_rate                                    43748                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               28147411                       # Simulator tick rate (ticks/s)
host_mem_usage                                8666416                       # Number of bytes of host memory used
host_seconds                                   204.85                       # Real time elapsed on the host
sim_insts                                     5040754                       # Number of instructions simulated
sim_ops                                       8961730                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5765966000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         4809920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         3307776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8117696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      4809920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4809920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1253056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1253056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            75155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            51684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              126839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         19579                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19579                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          834191530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          573672477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1407864008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     834191530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        834191530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       217319353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            217319353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       217319353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         834191530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         573672477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1625183360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      126840                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93918                       # Number of write requests accepted
system.mem_ctrls.readBursts                    126840                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93918                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4363200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3754560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3398464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8117760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6010752                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  58665                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 40796                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7817                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    5765964000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                126840                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93918                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   50578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.056485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   147.282908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.074584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13921     39.47%     39.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10808     30.65%     70.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4157     11.79%     81.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2206      6.26%     88.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1313      3.72%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          719      2.04%     93.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          672      1.91%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          517      1.47%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          953      2.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35266                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.270515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.980559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.265108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             48      1.50%      1.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           679     21.19%     22.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           985     30.73%     53.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           516     16.10%     69.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           430     13.42%     82.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31           294      9.17%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35           140      4.37%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            55      1.72%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            17      0.53%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             3      0.09%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             5      0.16%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.03%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.03%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             2      0.06%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             9      0.28%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             6      0.19%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.03%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             4      0.12%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             6      0.19%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::108-111            2      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3205                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.568175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.529209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.189629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2480     77.38%     77.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              156      4.87%     82.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              232      7.24%     89.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              199      6.21%     95.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               95      2.96%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               34      1.06%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3205                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1482830000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2761111250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  340875000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21750.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40500.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       756.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       589.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1407.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1042.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    41079                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   44923                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.57                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      26118.94                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                101923500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 54162240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               166097820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               37500480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         455448240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            689142540                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             11352000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1698305310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       144379200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         39888720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3398200050                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            589.354828                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           4224713500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      8511500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     192774000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    124784750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    375871500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1339967000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3724057250                       # Time in different power states
system.mem_ctrls_1.actEnergy                149932860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 79672230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               320664540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              239686740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         435165120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            939539550                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             12048960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1371495810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        89869440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        117604500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3755679750                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            651.353058                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3674329250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     10399500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     184242000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    432494750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    234047750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1896946250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3007835750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5765966000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1127630                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1127630                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             92277                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               897381                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   91151                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              20561                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          897381                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             356166                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           541215                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        57346                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5765966000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5765966000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5765966000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   43                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5765966000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         11531933                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3056033                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7358697                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1127630                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             447317                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4239972                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  188233                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         51                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1662                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         11561                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          412                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    892930                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 35289                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            7403820                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.777315                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.107595                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5329195     71.98%     71.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   138992      1.88%     73.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   100711      1.36%     75.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   109540      1.48%     76.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   131210      1.77%     78.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   136591      1.84%     80.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   119347      1.61%     81.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   139866      1.89%     83.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1198368     16.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7403820                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.097783                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.638115                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2740369                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2795040                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1456688                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                317607                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  94116                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               12388829                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  94116                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2923508                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1437830                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          16024                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1576668                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1355674                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               11990642                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 27479                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 223299                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 923630                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 212551                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            14446112                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              28795535                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         18935893                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            400055                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              11026941                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3419171                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                828                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            841                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1823682                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2085382                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              838260                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            204010                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            65471                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   11272596                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                8069                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10533389                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             24853                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2318935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3172896                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7989                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7403820                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.422697                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.054374                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4123347     55.69%     55.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              800509     10.81%     66.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              645091      8.71%     75.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              545547      7.37%     82.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              472106      6.38%     88.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              311169      4.20%     93.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              260807      3.52%     96.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              165006      2.23%     98.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               80238      1.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7403820                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   85496     66.84%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     66.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  28473     22.26%     89.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10274      8.03%     97.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 2      0.00%     97.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3665      2.87%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             48324      0.46%      0.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7248852     68.82%     69.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               348420      3.31%     72.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 31291      0.30%     72.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              102691      0.97%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1813250     17.21%     91.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              674770      6.41%     97.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          173466      1.65%     99.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          92325      0.88%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10533389                       # Type of FU issued
system.cpu.iq.rate                           0.913411                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      127910                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012143                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           27882724                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13221900                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      9862756                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              740637                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             378206                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       367199                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10240823                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  372152                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           429784                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       353639                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4438                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          550                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       169859                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          987                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3073                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  94116                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  573779                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                296486                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            11280665                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             35893                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2088827                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               838260                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3496                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   7097                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                286099                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            550                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          24316                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        87336                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               111652                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10336630                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1953016                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            196759                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2699029                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   786095                       # Number of branches executed
system.cpu.iew.exec_stores                     746013                       # Number of stores executed
system.cpu.iew.exec_rate                     0.896348                       # Inst execution rate
system.cpu.iew.wb_sent                       10277688                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10229955                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7416534                       # num instructions producing a value
system.cpu.iew.wb_consumers                  11372201                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.887098                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.652163                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2320432                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              80                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             93708                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7019195                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.276746                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.423125                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4726751     67.34%     67.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       672674      9.58%     76.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       264944      3.77%     80.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       401309      5.72%     86.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       116000      1.65%     88.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       139792      1.99%     90.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        74324      1.06%     91.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        40871      0.58%     91.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       582530      8.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7019195                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5040754                       # Number of instructions committed
system.cpu.commit.committedOps                8961730                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2403589                       # Number of memory references committed
system.cpu.commit.loads                       1735188                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.branches                     689539                       # Number of branches committed
system.cpu.commit.fp_insts                     366734                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8833185                       # Number of committed integer instructions.
system.cpu.commit.function_calls                55838                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        22931      0.26%      0.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6055794     67.57%     67.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          348183      3.89%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            28733      0.32%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         102500      1.14%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1563119     17.44%     90.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         576236      6.43%     97.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       172069      1.92%     98.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        92165      1.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8961730                       # Class of committed instruction
system.cpu.commit.bw_lim_events                582530                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     17718827                       # The number of ROB reads
system.cpu.rob.rob_writes                    22952277                       # The number of ROB writes
system.cpu.timesIdled                           54372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         4128113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5040754                       # Number of Instructions Simulated
system.cpu.committedOps                       8961730                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.287740                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.287740                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.437113                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.437113                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 16019957                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8796197                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    395941                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   275037                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3366496                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3342797                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 4307512                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5765966000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             16441                       # number of replacements
system.cpu.dcache.tags.tagsinuse           237.158240                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2123935                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16681                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            127.326599                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         564524000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   237.158240                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.926399                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.926399                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          154                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5448672                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5448672                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5765966000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1473718                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1473718                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       650137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         650137                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2123855                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2123855                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2123855                       # number of overall hits
system.cpu.dcache.overall_hits::total         2123855                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        39429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39429                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        18296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18296                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        57725                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          57725                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        57725                       # number of overall misses
system.cpu.dcache.overall_misses::total         57725                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3314361000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3314361000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    708417996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    708417996                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   4022778996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4022778996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   4022778996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4022778996                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1513147                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1513147                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       668433                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       668433                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2181580                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2181580                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2181580                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2181580                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.026058                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026058                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.027371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027371                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.026460                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026460                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.026460                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026460                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 84058.966750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84058.966750                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38719.829252                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38719.829252                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 69688.679013                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69688.679013                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 69688.679013                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69688.679013                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30741                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           74                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               628                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.950637                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           37                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        19579                       # number of writebacks
system.cpu.dcache.writebacks::total             19579                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        17169                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17169                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1397                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1397                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        18566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        18566                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18566                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        22260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        22260                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        16899                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16899                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        39159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        39159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        39159                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        39159                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2961066002                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2961066002                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    688600497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    688600497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   3649666499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3649666499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   3649666499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3649666499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.014711                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014711                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.017950                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017950                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.017950                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017950                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 133021.832974                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 133021.832974                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 40748.002663                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40748.002663                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 93201.218085                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93201.218085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 93201.218085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93201.218085                       # average overall mshr miss latency
system.cpu.dcache.MJL_overallRowMisses          57725                       # number of overall misses with row preference
system.cpu.dcache.MJL_overallRowHits          2123855                       # number of overall hits with row preference
system.cpu.dcache.MJL_overallRowAccesses      2181580                       # number of overall accesses with row preference
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5765966000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5765966000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5765966000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             18558                       # number of replacements
system.cpu.icache.tags.tagsinuse           439.726877                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              815914                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19020                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.897687                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   439.726877                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.858842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.858842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3091529                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3091529                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5765966000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       816033                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          816033                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        816033                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           816033                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       816033                       # number of overall hits
system.cpu.icache.overall_hits::total          816033                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        76890                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         76890                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        76890                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          76890                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        76890                       # number of overall misses
system.cpu.icache.overall_misses::total         76890                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4152047990                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4152047990                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4152047990                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4152047990                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4152047990                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4152047990                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       892923                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       892923                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       892923                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       892923                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       892923                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       892923                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.086110                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.086110                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.086110                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.086110                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.086110                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.086110                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53999.843803                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53999.843803                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53999.843803                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53999.843803                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53999.843803                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53999.843803                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6080                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          597                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               103                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.029126                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    45.923077                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        74704                       # number of writebacks
system.cpu.icache.writebacks::total             74704                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         6891                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6891                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         6891                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6891                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         6891                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6891                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        69999                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        69999                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        69999                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        69999                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        69999                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        69999                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4021777490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4021777490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4021777490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4021777490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4021777490                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4021777490                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.078393                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.078393                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.078393                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.078393                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.078393                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.078393                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 57454.784925                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57454.784925                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 57454.784925                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57454.784925                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 57454.784925                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57454.784925                       # average overall mshr miss latency
system.cpu.icache.MJL_overallRowMisses          76890                       # number of overall misses with row preference
system.cpu.icache.MJL_overallRowHits           816033                       # number of overall hits with row preference
system.cpu.icache.MJL_overallRowAccesses       892923                       # number of overall accesses with row preference
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5765966000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5765966000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests        253560                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       126159                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         1916                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5765966000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             106792                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19579                       # Transaction distribution
system.membus.trans_dist::WritebackClean        74704                       # Transaction distribution
system.membus.trans_dist::CleanEvict            31866                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              283                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20335                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20335                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          75444                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         31349                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       225303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       225303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       155096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       155096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 380399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9590976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9590976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      4560832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      4560832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14151808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              288                       # Total snoops (count)
system.membus.snoopTraffic                      18432                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            127411                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.015061                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.121798                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  125492     98.49%     98.49% # Request fanout histogram
system.membus.snoop_fanout::1                    1919      1.51%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              127411                       # Request fanout histogram
system.membus.reqLayer2.occupancy           647620496                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              11.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          392133398                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy          269299313                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
