// Seed: 1284853612
module module_0 (
    output wire id_0,
    input tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wand id_5,
    input uwire id_6
);
  logic id_8 = 1, id_9;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output logic id_2,
    output logic id_3,
    input supply0 id_4,
    output uwire id_5,
    output wand id_6,
    output wor id_7,
    input supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    input uwire id_11,
    input supply0 id_12,
    input uwire id_13,
    output tri0 id_14,
    input tri0 id_15,
    input tri1 id_16,
    input tri id_17,
    output supply1 id_18,
    input wand id_19,
    output wand id_20,
    input tri0 id_21,
    output logic id_22,
    input wor id_23,
    input wand id_24,
    input uwire id_25,
    output tri0 id_26,
    output tri0 id_27,
    output supply1 id_28
);
  initial begin : LABEL_0
    if (1 && 1) begin : LABEL_1
      id_22 = 1'b0;
    end
    id_3 <= -1;
    id_2 <= -1;
    id_2 <= 1'h0;
  end
  assign id_18 = -1'b0;
  module_0 modCall_1 (
      id_18,
      id_8,
      id_25,
      id_16,
      id_14,
      id_23,
      id_23
  );
  logic id_30;
  ;
endmodule
