verilog xil_defaultlib --include "../../../../dlp_01_hdl.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../dlp_01_hdl.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../dlp_01_hdl.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../dlp_01_hdl.srcs/sources_1/bd/design_1/ipshared/58e2/hdl" --include "../../../../dlp_01_hdl.srcs/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_2/sim/design_1_util_vector_logic_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_1_0/hdl/tdata_design_1_axis_broadcaster_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_1_0/hdl/tuser_design_1_axis_broadcaster_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_1_0/hdl/top_design_1_axis_broadcaster_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_1_0/sim/design_1_axis_broadcaster_1_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../dlp_01_hdl.srcs/sources_1/bd/design_1/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_1/sim/design_1_v_axi4s_vid_out_0_1.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_3/sim/design_1_v_axi4s_vid_out_0_3.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
