

================================================================
== Vivado HLS Report for 'load_data331143'
================================================================
* Date:           Sun Apr 28 16:01:53 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |                                   |                        |  Latency  |  Interval | Pipeline|
        |              Instance             |         Module         | min | max | min | max |   Type  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |grp_copy_input_fmem2buff_1_fu_397  |copy_input_fmem2buff_1  |   45|  869|   45|  869|   none  |
        |grp_copy_weight_fmem2buf_5_fu_417  |copy_weight_fmem2buf_5  |   25|  325|   25|  325|   none  |
        |grp_copy_beta_fmem2buffe_1_fu_463  |copy_beta_fmem2buffe_1  |    1|   26|    1|   26|   none  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|     4|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|         ?|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1      |    ?|    ?|         ?|          -|          -|    32|    no    |
        |    ++++ Loop 1.1.1.1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     207|    -|
|FIFO             |        0|      -|      15|      48|    -|
|Instance         |        -|      -|     547|    1315|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     497|    -|
|Register         |        -|      -|     151|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     713|    2067|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |grp_copy_beta_fmem2buffe_1_fu_463  |copy_beta_fmem2buffe_1  |        0|      0|   81|  188|
    |grp_copy_input_fmem2buff_1_fu_397  |copy_input_fmem2buff_1  |        0|      0|  322|  863|
    |grp_copy_weight_fmem2buf_5_fu_417  |copy_weight_fmem2buf_5  |        0|      0|  144|  264|
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |Total                              |                        |        0|      0|  547| 1315|
    +-----------------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------+---------+---+----+------+-----+---------+
    |         Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +----------------------+---------+---+----+------+-----+---------+
    |beta_cntl_V_fifo_U    |        0|  5|  16|     1|    1|        1|
    |input_cntl_V_fifo_U   |        0|  5|  16|     1|    1|        1|
    |weight_cntl_V_fifo_U  |        0|  5|  16|     1|    1|        1|
    +----------------------+---------+---+----+------+-----+---------+
    |Total                 |        0| 15|  48|     3|    3|        3|
    +----------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |c_fu_576_p2                      |     +    |      0|  0|  15|           7|           5|
    |m_fu_627_p2                      |     +    |      0|  0|  15|           8|           5|
    |n_fu_677_p2                      |     +    |      0|  0|  15|           2|           7|
    |r_fu_538_p2                      |     +    |      0|  0|  15|           7|           5|
    |tmp_271_i_i_i_i_i_fu_518_p2      |     -    |      0|  0|  15|           8|           7|
    |tmp_275_i_i_i_i_i_fu_556_p2      |     -    |      0|  0|  15|           8|           7|
    |tmp_279_i_i_i_i_i_fu_607_p2      |     -    |      0|  0|  16|           9|           8|
    |tmp_284_i_i_i_i_i_fu_653_p2      |     -    |      0|  0|  15|           8|           7|
    |tmp4_i_i_i_demorgan_fu_691_p2    |    and   |      0|  0|   2|           1|           1|
    |tmp_378_fu_582_p2                |    and   |      0|  0|   7|           7|           7|
    |tmp_73_i_i_i_demorga_fu_696_p2   |    and   |      0|  0|   2|           1|           1|
    |tmp_272_i_i_i_i_i_fu_524_p2      |   icmp   |      0|  0|  11|           7|           5|
    |tmp_276_i_i_i_i_i_fu_562_p2      |   icmp   |      0|  0|  11|           7|           5|
    |tmp_280_i_i_i_i_i_fu_613_p2      |   icmp   |      0|  0|  11|           8|           5|
    |tmp_285_i_i_i_i_i_fu_663_p2      |   icmp   |      0|  0|  11|           7|           2|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |cLoops_fu_568_p3                 |  select  |      0|  0|   7|           1|           5|
    |mLoops_fu_619_p3                 |  select  |      0|  0|   8|           1|           5|
    |nLoops_fu_669_p3                 |  select  |      0|  0|   3|           1|           3|
    |rLoops_fu_530_p3                 |  select  |      0|  0|   7|           1|           5|
    |tmp_394_fu_701_p2                |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 207|         102|          99|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  47|         10|    1|         10|
    |ap_done                   |   9|          2|    1|          2|
    |beta_buffer_0_write       |   9|          2|    1|          2|
    |beta_buffer_10_write      |   9|          2|    1|          2|
    |beta_buffer_11_write      |   9|          2|    1|          2|
    |beta_buffer_12_write      |   9|          2|    1|          2|
    |beta_buffer_13_write      |   9|          2|    1|          2|
    |beta_buffer_14_write      |   9|          2|    1|          2|
    |beta_buffer_15_write      |   9|          2|    1|          2|
    |beta_buffer_1_write       |   9|          2|    1|          2|
    |beta_buffer_2_write       |   9|          2|    1|          2|
    |beta_buffer_3_write       |   9|          2|    1|          2|
    |beta_buffer_4_write       |   9|          2|    1|          2|
    |beta_buffer_5_write       |   9|          2|    1|          2|
    |beta_buffer_6_write       |   9|          2|    1|          2|
    |beta_buffer_7_write       |   9|          2|    1|          2|
    |beta_buffer_8_write       |   9|          2|    1|          2|
    |beta_buffer_9_write       |   9|          2|    1|          2|
    |beta_cntl_V_write         |   9|          2|    1|          2|
    |input_buffer_V_write      |   9|          2|    1|          2|
    |input_cntl_V_write        |   9|          2|    1|          2|
    |m_axi_betas_ARVALID       |   9|          2|    1|          2|
    |m_axi_betas_RREADY        |   9|          2|    1|          2|
    |m_axi_inputs_ARVALID      |   9|          2|    1|          2|
    |m_axi_inputs_RREADY       |   9|          2|    1|          2|
    |m_axi_weights_ARVALID     |   9|          2|    1|          2|
    |m_axi_weights_RREADY      |   9|          2|    1|          2|
    |outputs_offset_c_blk_n    |   9|          2|    1|          2|
    |outputs_offset_out_blk_n  |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    |tmp_389_reg_361           |   9|          2|    7|         14|
    |tmp_390_reg_349           |   9|          2|    7|         14|
    |tmp_391_reg_373           |   9|          2|    8|         16|
    |tmp_392_reg_385           |   9|          2|    7|         14|
    |weight_buffer_0_write     |   9|          2|    1|          2|
    |weight_buffer_10_write    |   9|          2|    1|          2|
    |weight_buffer_11_write    |   9|          2|    1|          2|
    |weight_buffer_12_write    |   9|          2|    1|          2|
    |weight_buffer_13_write    |   9|          2|    1|          2|
    |weight_buffer_14_write    |   9|          2|    1|          2|
    |weight_buffer_15_write    |   9|          2|    1|          2|
    |weight_buffer_1_write     |   9|          2|    1|          2|
    |weight_buffer_2_write     |   9|          2|    1|          2|
    |weight_buffer_3_write     |   9|          2|    1|          2|
    |weight_buffer_4_write     |   9|          2|    1|          2|
    |weight_buffer_5_write     |   9|          2|    1|          2|
    |weight_buffer_6_write     |   9|          2|    1|          2|
    |weight_buffer_7_write     |   9|          2|    1|          2|
    |weight_buffer_8_write     |   9|          2|    1|          2|
    |weight_buffer_9_write     |   9|          2|    1|          2|
    |weight_cntl_V_write       |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 497|        110|   76|        160|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                       |  9|   0|    9|          0|
    |ap_done_reg                                     |  1|   0|    1|          0|
    |cLoops_reg_789                                  |  7|   0|    7|          0|
    |c_reg_794                                       |  7|   0|    7|          0|
    |grp_copy_beta_fmem2buffe_1_fu_463_ap_start_reg  |  1|   0|    1|          0|
    |grp_copy_input_fmem2buff_1_fu_397_ap_start_reg  |  1|   0|    1|          0|
    |grp_copy_weight_fmem2buf_5_fu_417_ap_start_reg  |  1|   0|    1|          0|
    |mLoops_cast_cast2_i_s_reg_865                   |  8|   0|   10|          2|
    |mLoops_reg_812                                  |  8|   0|    8|          0|
    |m_reg_818                                       |  8|   0|    8|          0|
    |nLoops_reg_839                                  |  2|   0|    2|          0|
    |n_reg_845                                       |  7|   0|    7|          0|
    |rLoops_reg_770                                  |  7|   0|    7|          0|
    |r_reg_775                                       |  7|   0|    7|          0|
    |start_once_reg                                  |  1|   0|    1|          0|
    |tmp_194_cast6_i_i_i_reg_762                     |  7|   0|   32|         25|
    |tmp_281_cast34_cast3_reg_855                    |  7|   0|   10|          3|
    |tmp_379_reg_799                                 |  1|   0|    1|          0|
    |tmp_381_reg_823                                 |  1|   0|    1|          0|
    |tmp_389_reg_361                                 |  7|   0|    7|          0|
    |tmp_390_reg_349                                 |  7|   0|    7|          0|
    |tmp_391_reg_373                                 |  8|   0|    8|          0|
    |tmp_392_reg_385                                 |  7|   0|    7|          0|
    |tmp_393_reg_828                                 |  7|   0|   32|         25|
    |tmp_394_reg_850                                 |  1|   0|    1|          0|
    |tmp_69_cast5_i_i_i_reg_781                      |  7|   0|   32|         25|
    |tmp_70_cast4_cast1_i_reg_860                    |  8|   0|   10|          2|
    |tmp_70_cast4_i_i_i_reg_804                      |  8|   0|   32|         24|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           |151|   0|  257|        106|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |   load_data331143  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |   load_data331143  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |   load_data331143  | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |   load_data331143  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |   load_data331143  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |   load_data331143  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |   load_data331143  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |   load_data331143  | return value |
|start_out                  | out |    1| ap_ctrl_hs |   load_data331143  | return value |
|start_write                | out |    1| ap_ctrl_hs |   load_data331143  | return value |
|m_axi_inputs_AWVALID       | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWREADY       |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWADDR        | out |   32|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWID          | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWLEN         | out |   32|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWSIZE        | out |    3|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWBURST       | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWLOCK        | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWCACHE       | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWPROT        | out |    3|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWQOS         | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWREGION      | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWUSER        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WVALID        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WREADY        |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WDATA         | out |   16|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WSTRB         | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WLAST         | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WID           | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WUSER         | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARVALID       | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARREADY       |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARADDR        | out |   32|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARID          | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARLEN         | out |   32|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARSIZE        | out |    3|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARBURST       | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARLOCK        | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARCACHE       | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARPROT        | out |    3|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARQOS         | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARREGION      | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARUSER        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RVALID        |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RREADY        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RDATA         |  in |   16|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RLAST         |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RID           |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RUSER         |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RRESP         |  in |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BVALID        |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BREADY        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BRESP         |  in |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BID           |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BUSER         |  in |    1|    m_axi   |       inputs       |    pointer   |
|inputs_offset              |  in |   31|   ap_none  |    inputs_offset   |    scalar    |
|inputs_offset1             |  in |   19|   ap_none  |   inputs_offset1   |    scalar    |
|m_axi_weights_AWVALID      | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWREADY      |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWADDR       | out |   32|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWID         | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWLEN        | out |   32|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWSIZE       | out |    3|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWBURST      | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWLOCK       | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWCACHE      | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWPROT       | out |    3|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWQOS        | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWREGION     | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWUSER       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WVALID       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WREADY       |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WDATA        | out |   16|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WSTRB        | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WLAST        | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WID          | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WUSER        | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARVALID      | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARREADY      |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARADDR       | out |   32|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARID         | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARLEN        | out |   32|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARSIZE       | out |    3|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARBURST      | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARLOCK       | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARCACHE      | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARPROT       | out |    3|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARQOS        | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARREGION     | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARUSER       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RVALID       |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RREADY       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RDATA        |  in |   16|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RLAST        |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RID          |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RUSER        |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RRESP        |  in |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BVALID       |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BREADY       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BRESP        |  in |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BID          |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BUSER        |  in |    1|    m_axi   |       weights      |    pointer   |
|weights_offset             |  in |   31|   ap_none  |   weights_offset   |    scalar    |
|m_axi_betas_AWVALID        | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWREADY        |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWADDR         | out |   32|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWID           | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWLEN          | out |   32|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWSIZE         | out |    3|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWBURST        | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWLOCK         | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWCACHE        | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWPROT         | out |    3|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWQOS          | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWREGION       | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWUSER         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WVALID         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WREADY         |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WDATA          | out |   16|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WSTRB          | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WLAST          | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WID            | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WUSER          | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARVALID        | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARREADY        |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARADDR         | out |   32|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARID           | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARLEN          | out |   32|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARSIZE         | out |    3|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARBURST        | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARLOCK         | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARCACHE        | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARPROT         | out |    3|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARQOS          | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARREGION       | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARUSER         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RVALID         |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RREADY         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RDATA          |  in |   16|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RLAST          |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RID            |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RUSER          |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RRESP          |  in |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BVALID         |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BREADY         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BRESP          |  in |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BID            |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BUSER          |  in |    1|    m_axi   |        betas       |    pointer   |
|betas_offset               |  in |   31|   ap_none  |    betas_offset    |    scalar    |
|input_buffer_V_din         | out |   16|   ap_fifo  |   input_buffer_V   |    pointer   |
|input_buffer_V_full_n      |  in |    1|   ap_fifo  |   input_buffer_V   |    pointer   |
|input_buffer_V_write       | out |    1|   ap_fifo  |   input_buffer_V   |    pointer   |
|weight_buffer_0_din        | out |   16|   ap_fifo  |   weight_buffer_0  |    pointer   |
|weight_buffer_0_full_n     |  in |    1|   ap_fifo  |   weight_buffer_0  |    pointer   |
|weight_buffer_0_write      | out |    1|   ap_fifo  |   weight_buffer_0  |    pointer   |
|weight_buffer_1_din        | out |   16|   ap_fifo  |   weight_buffer_1  |    pointer   |
|weight_buffer_1_full_n     |  in |    1|   ap_fifo  |   weight_buffer_1  |    pointer   |
|weight_buffer_1_write      | out |    1|   ap_fifo  |   weight_buffer_1  |    pointer   |
|weight_buffer_2_din        | out |   16|   ap_fifo  |   weight_buffer_2  |    pointer   |
|weight_buffer_2_full_n     |  in |    1|   ap_fifo  |   weight_buffer_2  |    pointer   |
|weight_buffer_2_write      | out |    1|   ap_fifo  |   weight_buffer_2  |    pointer   |
|weight_buffer_3_din        | out |   16|   ap_fifo  |   weight_buffer_3  |    pointer   |
|weight_buffer_3_full_n     |  in |    1|   ap_fifo  |   weight_buffer_3  |    pointer   |
|weight_buffer_3_write      | out |    1|   ap_fifo  |   weight_buffer_3  |    pointer   |
|weight_buffer_4_din        | out |   16|   ap_fifo  |   weight_buffer_4  |    pointer   |
|weight_buffer_4_full_n     |  in |    1|   ap_fifo  |   weight_buffer_4  |    pointer   |
|weight_buffer_4_write      | out |    1|   ap_fifo  |   weight_buffer_4  |    pointer   |
|weight_buffer_5_din        | out |   16|   ap_fifo  |   weight_buffer_5  |    pointer   |
|weight_buffer_5_full_n     |  in |    1|   ap_fifo  |   weight_buffer_5  |    pointer   |
|weight_buffer_5_write      | out |    1|   ap_fifo  |   weight_buffer_5  |    pointer   |
|weight_buffer_6_din        | out |   16|   ap_fifo  |   weight_buffer_6  |    pointer   |
|weight_buffer_6_full_n     |  in |    1|   ap_fifo  |   weight_buffer_6  |    pointer   |
|weight_buffer_6_write      | out |    1|   ap_fifo  |   weight_buffer_6  |    pointer   |
|weight_buffer_7_din        | out |   16|   ap_fifo  |   weight_buffer_7  |    pointer   |
|weight_buffer_7_full_n     |  in |    1|   ap_fifo  |   weight_buffer_7  |    pointer   |
|weight_buffer_7_write      | out |    1|   ap_fifo  |   weight_buffer_7  |    pointer   |
|weight_buffer_8_din        | out |   16|   ap_fifo  |   weight_buffer_8  |    pointer   |
|weight_buffer_8_full_n     |  in |    1|   ap_fifo  |   weight_buffer_8  |    pointer   |
|weight_buffer_8_write      | out |    1|   ap_fifo  |   weight_buffer_8  |    pointer   |
|weight_buffer_9_din        | out |   16|   ap_fifo  |   weight_buffer_9  |    pointer   |
|weight_buffer_9_full_n     |  in |    1|   ap_fifo  |   weight_buffer_9  |    pointer   |
|weight_buffer_9_write      | out |    1|   ap_fifo  |   weight_buffer_9  |    pointer   |
|weight_buffer_10_din       | out |   16|   ap_fifo  |  weight_buffer_10  |    pointer   |
|weight_buffer_10_full_n    |  in |    1|   ap_fifo  |  weight_buffer_10  |    pointer   |
|weight_buffer_10_write     | out |    1|   ap_fifo  |  weight_buffer_10  |    pointer   |
|weight_buffer_11_din       | out |   16|   ap_fifo  |  weight_buffer_11  |    pointer   |
|weight_buffer_11_full_n    |  in |    1|   ap_fifo  |  weight_buffer_11  |    pointer   |
|weight_buffer_11_write     | out |    1|   ap_fifo  |  weight_buffer_11  |    pointer   |
|weight_buffer_12_din       | out |   16|   ap_fifo  |  weight_buffer_12  |    pointer   |
|weight_buffer_12_full_n    |  in |    1|   ap_fifo  |  weight_buffer_12  |    pointer   |
|weight_buffer_12_write     | out |    1|   ap_fifo  |  weight_buffer_12  |    pointer   |
|weight_buffer_13_din       | out |   16|   ap_fifo  |  weight_buffer_13  |    pointer   |
|weight_buffer_13_full_n    |  in |    1|   ap_fifo  |  weight_buffer_13  |    pointer   |
|weight_buffer_13_write     | out |    1|   ap_fifo  |  weight_buffer_13  |    pointer   |
|weight_buffer_14_din       | out |   16|   ap_fifo  |  weight_buffer_14  |    pointer   |
|weight_buffer_14_full_n    |  in |    1|   ap_fifo  |  weight_buffer_14  |    pointer   |
|weight_buffer_14_write     | out |    1|   ap_fifo  |  weight_buffer_14  |    pointer   |
|weight_buffer_15_din       | out |   16|   ap_fifo  |  weight_buffer_15  |    pointer   |
|weight_buffer_15_full_n    |  in |    1|   ap_fifo  |  weight_buffer_15  |    pointer   |
|weight_buffer_15_write     | out |    1|   ap_fifo  |  weight_buffer_15  |    pointer   |
|beta_buffer_0_din          | out |   16|   ap_fifo  |    beta_buffer_0   |    pointer   |
|beta_buffer_0_full_n       |  in |    1|   ap_fifo  |    beta_buffer_0   |    pointer   |
|beta_buffer_0_write        | out |    1|   ap_fifo  |    beta_buffer_0   |    pointer   |
|beta_buffer_1_din          | out |   16|   ap_fifo  |    beta_buffer_1   |    pointer   |
|beta_buffer_1_full_n       |  in |    1|   ap_fifo  |    beta_buffer_1   |    pointer   |
|beta_buffer_1_write        | out |    1|   ap_fifo  |    beta_buffer_1   |    pointer   |
|beta_buffer_2_din          | out |   16|   ap_fifo  |    beta_buffer_2   |    pointer   |
|beta_buffer_2_full_n       |  in |    1|   ap_fifo  |    beta_buffer_2   |    pointer   |
|beta_buffer_2_write        | out |    1|   ap_fifo  |    beta_buffer_2   |    pointer   |
|beta_buffer_3_din          | out |   16|   ap_fifo  |    beta_buffer_3   |    pointer   |
|beta_buffer_3_full_n       |  in |    1|   ap_fifo  |    beta_buffer_3   |    pointer   |
|beta_buffer_3_write        | out |    1|   ap_fifo  |    beta_buffer_3   |    pointer   |
|beta_buffer_4_din          | out |   16|   ap_fifo  |    beta_buffer_4   |    pointer   |
|beta_buffer_4_full_n       |  in |    1|   ap_fifo  |    beta_buffer_4   |    pointer   |
|beta_buffer_4_write        | out |    1|   ap_fifo  |    beta_buffer_4   |    pointer   |
|beta_buffer_5_din          | out |   16|   ap_fifo  |    beta_buffer_5   |    pointer   |
|beta_buffer_5_full_n       |  in |    1|   ap_fifo  |    beta_buffer_5   |    pointer   |
|beta_buffer_5_write        | out |    1|   ap_fifo  |    beta_buffer_5   |    pointer   |
|beta_buffer_6_din          | out |   16|   ap_fifo  |    beta_buffer_6   |    pointer   |
|beta_buffer_6_full_n       |  in |    1|   ap_fifo  |    beta_buffer_6   |    pointer   |
|beta_buffer_6_write        | out |    1|   ap_fifo  |    beta_buffer_6   |    pointer   |
|beta_buffer_7_din          | out |   16|   ap_fifo  |    beta_buffer_7   |    pointer   |
|beta_buffer_7_full_n       |  in |    1|   ap_fifo  |    beta_buffer_7   |    pointer   |
|beta_buffer_7_write        | out |    1|   ap_fifo  |    beta_buffer_7   |    pointer   |
|beta_buffer_8_din          | out |   16|   ap_fifo  |    beta_buffer_8   |    pointer   |
|beta_buffer_8_full_n       |  in |    1|   ap_fifo  |    beta_buffer_8   |    pointer   |
|beta_buffer_8_write        | out |    1|   ap_fifo  |    beta_buffer_8   |    pointer   |
|beta_buffer_9_din          | out |   16|   ap_fifo  |    beta_buffer_9   |    pointer   |
|beta_buffer_9_full_n       |  in |    1|   ap_fifo  |    beta_buffer_9   |    pointer   |
|beta_buffer_9_write        | out |    1|   ap_fifo  |    beta_buffer_9   |    pointer   |
|beta_buffer_10_din         | out |   16|   ap_fifo  |   beta_buffer_10   |    pointer   |
|beta_buffer_10_full_n      |  in |    1|   ap_fifo  |   beta_buffer_10   |    pointer   |
|beta_buffer_10_write       | out |    1|   ap_fifo  |   beta_buffer_10   |    pointer   |
|beta_buffer_11_din         | out |   16|   ap_fifo  |   beta_buffer_11   |    pointer   |
|beta_buffer_11_full_n      |  in |    1|   ap_fifo  |   beta_buffer_11   |    pointer   |
|beta_buffer_11_write       | out |    1|   ap_fifo  |   beta_buffer_11   |    pointer   |
|beta_buffer_12_din         | out |   16|   ap_fifo  |   beta_buffer_12   |    pointer   |
|beta_buffer_12_full_n      |  in |    1|   ap_fifo  |   beta_buffer_12   |    pointer   |
|beta_buffer_12_write       | out |    1|   ap_fifo  |   beta_buffer_12   |    pointer   |
|beta_buffer_13_din         | out |   16|   ap_fifo  |   beta_buffer_13   |    pointer   |
|beta_buffer_13_full_n      |  in |    1|   ap_fifo  |   beta_buffer_13   |    pointer   |
|beta_buffer_13_write       | out |    1|   ap_fifo  |   beta_buffer_13   |    pointer   |
|beta_buffer_14_din         | out |   16|   ap_fifo  |   beta_buffer_14   |    pointer   |
|beta_buffer_14_full_n      |  in |    1|   ap_fifo  |   beta_buffer_14   |    pointer   |
|beta_buffer_14_write       | out |    1|   ap_fifo  |   beta_buffer_14   |    pointer   |
|beta_buffer_15_din         | out |   16|   ap_fifo  |   beta_buffer_15   |    pointer   |
|beta_buffer_15_full_n      |  in |    1|   ap_fifo  |   beta_buffer_15   |    pointer   |
|beta_buffer_15_write       | out |    1|   ap_fifo  |   beta_buffer_15   |    pointer   |
|data_buffer_V_din          | out |    1|   ap_fifo  |    data_buffer_V   |    pointer   |
|data_buffer_V_full_n       |  in |    1|   ap_fifo  |    data_buffer_V   |    pointer   |
|data_buffer_V_write        | out |    1|   ap_fifo  |    data_buffer_V   |    pointer   |
|data_c_V_din               | out |   32|   ap_fifo  |      data_c_V      |    pointer   |
|data_c_V_full_n            |  in |    1|   ap_fifo  |      data_c_V      |    pointer   |
|data_c_V_write             | out |    1|   ap_fifo  |      data_c_V      |    pointer   |
|data_r_V_din               | out |   32|   ap_fifo  |      data_r_V      |    pointer   |
|data_r_V_full_n            |  in |    1|   ap_fifo  |      data_r_V      |    pointer   |
|data_r_V_write             | out |    1|   ap_fifo  |      data_r_V      |    pointer   |
|data_m_V_din               | out |   32|   ap_fifo  |      data_m_V      |    pointer   |
|data_m_V_full_n            |  in |    1|   ap_fifo  |      data_m_V      |    pointer   |
|data_m_V_write             | out |    1|   ap_fifo  |      data_m_V      |    pointer   |
|data_n_V_din               | out |   32|   ap_fifo  |      data_n_V      |    pointer   |
|data_n_V_full_n            |  in |    1|   ap_fifo  |      data_n_V      |    pointer   |
|data_n_V_write             | out |    1|   ap_fifo  |      data_n_V      |    pointer   |
|outputs_offset2            |  in |   20|   ap_none  |   outputs_offset2  |    scalar    |
|outputs_offset_c_din       | out |   20|   ap_fifo  |  outputs_offset_c  |    pointer   |
|outputs_offset_c_full_n    |  in |    1|   ap_fifo  |  outputs_offset_c  |    pointer   |
|outputs_offset_c_write     | out |    1|   ap_fifo  |  outputs_offset_c  |    pointer   |
|outputs_offset             |  in |   31|   ap_none  |   outputs_offset   |    scalar    |
|outputs_offset_out_din     | out |   31|   ap_fifo  | outputs_offset_out |    pointer   |
|outputs_offset_out_full_n  |  in |    1|   ap_fifo  | outputs_offset_out |    pointer   |
|outputs_offset_out_write   | out |    1|   ap_fifo  | outputs_offset_out |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_377)
	2  / (tmp_377)
4 --> 
	5  / (!tmp_380)
	3  / (tmp_380)
5 --> 
	6  / (!tmp_382)
	4  / (tmp_382)
6 --> 
	6  / (!tmp_383)
	7  / (tmp_383)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %outputs_offset)"   --->   Operation 10 'read' 'outputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%outputs_offset2_read = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %outputs_offset2)"   --->   Operation 11 'read' 'outputs_offset2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%betas_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %betas_offset)"   --->   Operation 12 'read' 'betas_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %weights_offset)"   --->   Operation 13 'read' 'weights_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%inputs_offset1_read = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %inputs_offset1)"   --->   Operation 14 'read' 'inputs_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)"   --->   Operation 15 'read' 'inputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_cntl_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:278]   --->   Operation 16 'alloca' 'input_cntl_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weight_cntl_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:280]   --->   Operation 17 'alloca' 'weight_cntl_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%beta_cntl_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:282]   --->   Operation 18 'alloca' 'beta_cntl_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 524288, [6 x i8]* @p_str7, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 524288, [6 x i8]* @p_str7, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 524288, [6 x i8]* @p_str7, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 524288, [6 x i8]* @p_str7, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 524288, [6 x i8]* @p_str7, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 524288, [6 x i8]* @p_str7, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 524288, [6 x i8]* @p_str7, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 524288, [6 x i8]* @p_str7, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8192, [7 x i8]* @p_str41, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8192, [7 x i8]* @p_str41, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8192, [7 x i8]* @p_str41, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8192, [7 x i8]* @p_str41, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8192, [7 x i8]* @p_str41, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8192, [7 x i8]* @p_str41, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8192, [7 x i8]* @p_str41, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8192, [7 x i8]* @p_str41, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 128, [7 x i8]* @p_str42, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 128, [7 x i8]* @p_str42, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 128, [7 x i8]* @p_str42, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 128, [7 x i8]* @p_str42, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 128, [7 x i8]* @p_str42, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 128, [7 x i8]* @p_str42, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 128, [7 x i8]* @p_str42, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 128, [7 x i8]* @p_str42, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i31* %outputs_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i31P(i31* %outputs_offset_out, i31 %outputs_offset_read)"   --->   Operation 122 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 524288, [6 x i8]* @p_str7, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 524288, [6 x i8]* @p_str7, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 524288, [6 x i8]* @p_str7, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 524288, [6 x i8]* @p_str7, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8192, [7 x i8]* @p_str41, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8192, [7 x i8]* @p_str41, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8192, [7 x i8]* @p_str41, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8192, [7 x i8]* @p_str41, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 128, [7 x i8]* @p_str42, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 128, [7 x i8]* @p_str42, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 128, [7 x i8]* @p_str42, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 128, [7 x i8]* @p_str42, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 156 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 157 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 158 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 159 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 160 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 161 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 162 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 163 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 165 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 167 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 169 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 171 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 173 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 174 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 175 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 176 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 177 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 178 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 179 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 180 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 181 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 182 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 183 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 184 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 185 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 186 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 187 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 188 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 189 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 190 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 191 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 192 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 193 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 194 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 195 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 196 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 197 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 198 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 199 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 200 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 201 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 202 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 203 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 204 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 205 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 206 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 207 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 208 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 209 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 210 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 211 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 524288, [6 x i8]* @p_str7, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 212 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 524288, [6 x i8]* @p_str7, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 213 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8192, [7 x i8]* @p_str41, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 214 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8192, [7 x i8]* @p_str41, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 215 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 128, [7 x i8]* @p_str42, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 216 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 128, [7 x i8]* @p_str42, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 217 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 218 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i20P(i20* %outputs_offset_c, i20 %outputs_offset2_read)"   --->   Operation 219 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 524288, [6 x i8]* @p_str7, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 220 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8192, [7 x i8]* @p_str41, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 221 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 128, [7 x i8]* @p_str42, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 222 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 223 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 224 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 524288, [6 x i8]* @p_str7, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 225 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8192, [7 x i8]* @p_str41, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 226 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 128, [7 x i8]* @p_str42, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 227 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @input_cntl_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1* %input_cntl_V, i1* %input_cntl_V)"   --->   Operation 228 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %input_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 229 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @weight_cntl_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1* %weight_cntl_V, i1* %weight_cntl_V)"   --->   Operation 230 'specchannel' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %weight_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 231 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @beta_cntl_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1* %beta_cntl_V, i1* %beta_cntl_V)"   --->   Operation 232 'specchannel' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %beta_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 233 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.65ns)   --->   "br label %.loopexit.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:294]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_390 = phi i7 [ 0, %entry ], [ %r, %.loopexit.i.i.i.i.i.loopexit ]"   --->   Operation 235 'phi' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_194_cast6_i_i_i = zext i7 %tmp_390 to i32" [mobile_net_hls_v1/conv.hpp:294]   --->   Operation 236 'zext' 'tmp_194_cast6_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %tmp_390, i32 6)" [mobile_net_hls_v1/conv.hpp:294]   --->   Operation 237 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 238 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.exit, label %.preheader36.preheader.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:294]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.77ns)   --->   "%tmp_271_i_i_i_i_i = sub i7 -64, %tmp_390" [mobile_net_hls_v1/conv.hpp:304]   --->   Operation 240 'sub' 'tmp_271_i_i_i_i_i' <Predicate = (!tmp)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.81ns)   --->   "%tmp_272_i_i_i_i_i = icmp ugt i7 %tmp_271_i_i_i_i_i, 16" [mobile_net_hls_v1/conv.hpp:304]   --->   Operation 241 'icmp' 'tmp_272_i_i_i_i_i' <Predicate = (!tmp)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.36ns)   --->   "%rLoops = select i1 %tmp_272_i_i_i_i_i, i7 16, i7 %tmp_271_i_i_i_i_i" [mobile_net_hls_v1/conv.hpp:304]   --->   Operation 242 'select' 'rLoops' <Predicate = (!tmp)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.77ns)   --->   "%r = add i7 %tmp_390, 16" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 243 'add' 'r' <Predicate = (!tmp)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.65ns)   --->   "br label %.preheader36.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:295]   --->   Operation 244 'br' <Predicate = (!tmp)> <Delay = 0.65>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 245 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.95>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_389 = phi i7 [ 0, %.preheader36.preheader.i.i.i.i.i ], [ %c, %.preheader36.i.i.i.i.i.loopexit ]"   --->   Operation 246 'phi' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_69_cast5_i_i_i = zext i7 %tmp_389 to i32" [mobile_net_hls_v1/conv.hpp:295]   --->   Operation 247 'zext' 'tmp_69_cast5_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %tmp_389, i32 6)" [mobile_net_hls_v1/conv.hpp:295]   --->   Operation 248 'bitselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 249 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "br i1 %tmp_377, label %.loopexit.i.i.i.i.i.loopexit, label %.preheader35.preheader.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:295]   --->   Operation 250 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.77ns)   --->   "%tmp_275_i_i_i_i_i = sub i7 -64, %tmp_389" [mobile_net_hls_v1/conv.hpp:303]   --->   Operation 251 'sub' 'tmp_275_i_i_i_i_i' <Predicate = (!tmp_377)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.81ns)   --->   "%tmp_276_i_i_i_i_i = icmp ugt i7 %tmp_275_i_i_i_i_i, 16" [mobile_net_hls_v1/conv.hpp:303]   --->   Operation 252 'icmp' 'tmp_276_i_i_i_i_i' <Predicate = (!tmp_377)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.36ns)   --->   "%cLoops = select i1 %tmp_276_i_i_i_i_i, i7 16, i7 %tmp_275_i_i_i_i_i" [mobile_net_hls_v1/conv.hpp:303]   --->   Operation 253 'select' 'cLoops' <Predicate = (!tmp_377)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.77ns)   --->   "%c = add i7 %tmp_389, 16" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 254 'add' 'c' <Predicate = (!tmp_377)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.35ns)   --->   "%tmp_378 = and i7 %r, %c" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 255 'and' 'tmp_378' <Predicate = (!tmp_377)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %tmp_378, i32 6)" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 256 'bitselect' 'tmp_379' <Predicate = (!tmp_377)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.65ns)   --->   "br label %.preheader35.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:296]   --->   Operation 257 'br' <Predicate = (!tmp_377)> <Delay = 0.65>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "br label %.loopexit.i.i.i.i.i"   --->   Operation 258 'br' <Predicate = (tmp_377)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_391 = phi i8 [ 0, %.preheader35.preheader.i.i.i.i.i ], [ %m, %.preheader35.i.i.i.i.i.loopexit ]"   --->   Operation 259 'phi' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_70_cast4_i_i_i = zext i8 %tmp_391 to i32" [mobile_net_hls_v1/conv.hpp:296]   --->   Operation 260 'zext' 'tmp_70_cast4_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_391, i32 7)" [mobile_net_hls_v1/conv.hpp:296]   --->   Operation 261 'bitselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 262 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "br i1 %tmp_380, label %.preheader36.i.i.i.i.i.loopexit, label %.preheader34.preheader.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:296]   --->   Operation 263 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.76ns)   --->   "%tmp_279_i_i_i_i_i = sub i8 -128, %tmp_391" [mobile_net_hls_v1/conv.hpp:305]   --->   Operation 264 'sub' 'tmp_279_i_i_i_i_i' <Predicate = (!tmp_380)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.84ns)   --->   "%tmp_280_i_i_i_i_i = icmp ugt i8 %tmp_279_i_i_i_i_i, 16" [mobile_net_hls_v1/conv.hpp:305]   --->   Operation 265 'icmp' 'tmp_280_i_i_i_i_i' <Predicate = (!tmp_380)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.39ns)   --->   "%mLoops = select i1 %tmp_280_i_i_i_i_i, i8 16, i8 %tmp_279_i_i_i_i_i" [mobile_net_hls_v1/conv.hpp:305]   --->   Operation 266 'select' 'mLoops' <Predicate = (!tmp_380)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.76ns)   --->   "%m = add i8 %tmp_391, 16" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 267 'add' 'm' <Predicate = (!tmp_380)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %m, i32 7)" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 268 'bitselect' 'tmp_381' <Predicate = (!tmp_380)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.65ns)   --->   "br label %.preheader34.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:297]   --->   Operation 269 'br' <Predicate = (!tmp_380)> <Delay = 0.65>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "br label %.preheader36.i.i.i.i.i"   --->   Operation 270 'br' <Predicate = (tmp_380)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_392 = phi i7 [ %n, %._crit_edge6.i.i.i.i.i ], [ 0, %.preheader34.preheader.i.i.i.i.i ]"   --->   Operation 271 'phi' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_393 = zext i7 %tmp_392 to i32" [mobile_net_hls_v1/conv.hpp:297]   --->   Operation 272 'zext' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %tmp_392, i32 6)" [mobile_net_hls_v1/conv.hpp:297]   --->   Operation 273 'bitselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 274 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "br i1 %tmp_382, label %.preheader35.i.i.i.i.i.loopexit, label %.preheader.i.i.i.i.i.preheader" [mobile_net_hls_v1/conv.hpp:297]   --->   Operation 275 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "br label %.preheader.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:300]   --->   Operation 276 'br' <Predicate = (!tmp_382)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "br label %.preheader35.i.i.i.i.i"   --->   Operation 277 'br' <Predicate = (tmp_382)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_383 = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i1P(i1* %data_buffer_V, i32 1)" [mobile_net_hls_v1/conv.hpp:300]   --->   Operation 278 'nbwritereq' 'tmp_383' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "br i1 %tmp_383, label %_ifconv.i.i.i, label %.preheader.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:300]   --->   Operation 279 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.77ns)   --->   "%tmp_284_i_i_i_i_i = sub i7 -64, %tmp_392" [mobile_net_hls_v1/conv.hpp:306]   --->   Operation 280 'sub' 'tmp_284_i_i_i_i_i' <Predicate = (tmp_383)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_384 = trunc i7 %tmp_284_i_i_i_i_i to i2" [mobile_net_hls_v1/conv.hpp:306]   --->   Operation 281 'trunc' 'tmp_384' <Predicate = (tmp_383)> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.81ns)   --->   "%tmp_285_i_i_i_i_i = icmp ugt i7 %tmp_284_i_i_i_i_i, 2" [mobile_net_hls_v1/conv.hpp:306]   --->   Operation 282 'icmp' 'tmp_285_i_i_i_i_i' <Predicate = (tmp_383)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [1/1] (0.17ns)   --->   "%nLoops = select i1 %tmp_285_i_i_i_i_i, i2 -2, i2 %tmp_384" [mobile_net_hls_v1/conv.hpp:306]   --->   Operation 283 'select' 'nLoops' <Predicate = (tmp_383)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 284 [1/1] (0.77ns)   --->   "%n = add i7 2, %tmp_392" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 284 'add' 'n' <Predicate = (tmp_383)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node tmp_394)   --->   "%tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %n, i32 6)" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 285 'bitselect' 'tmp_385' <Predicate = (tmp_383)> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node tmp_394)   --->   "%tmp4_i_i_i_demorgan = and i1 %tmp_381, %tmp_385" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 286 'and' 'tmp4_i_i_i_demorgan' <Predicate = (tmp_383)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node tmp_394)   --->   "%tmp_73_i_i_i_demorga = and i1 %tmp4_i_i_i_demorgan, %tmp_379" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 287 'and' 'tmp_73_i_i_i_demorga' <Predicate = (tmp_383)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 288 [1/1] (0.28ns) (out node of the LUT)   --->   "%tmp_394 = xor i1 %tmp_73_i_i_i_demorga, true" [mobile_net_hls_v1/conv.hpp:316]   --->   Operation 288 'xor' 'tmp_394' <Predicate = (tmp_383)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.41>
ST_7 : Operation 289 [2/2] (2.41ns)   --->   "call fastcc void @copy_input_fmem2buff.1(half* %inputs, i31 %inputs_offset_read, i19 %inputs_offset1_read, half* %input_buffer_V, i7 %tmp_392, i7 %tmp_390, i7 %tmp_389, i2 %nLoops, i7 %rLoops, i7 %cLoops, i1* %input_cntl_V)" [mobile_net_hls_v1/conv.hpp:308]   --->   Operation 289 'call' <Predicate = true> <Delay = 2.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 290 [2/2] (1.47ns)   --->   "call fastcc void @copy_weight_fmem2buf.5(half* %weights, i31 %weights_offset_read, half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, i7 %tmp_392, i8 %tmp_391, i2 %nLoops, i8 %mLoops, i1* %weight_cntl_V)" [mobile_net_hls_v1/conv.hpp:311]   --->   Operation 290 'call' <Predicate = true> <Delay = 1.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_281_cast34_cast3 = zext i7 %tmp_392 to i10" [mobile_net_hls_v1/conv.hpp:314]   --->   Operation 291 'zext' 'tmp_281_cast34_cast3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_70_cast4_cast1_i = zext i8 %tmp_391 to i10" [mobile_net_hls_v1/conv.hpp:314]   --->   Operation 292 'zext' 'tmp_70_cast4_cast1_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%mLoops_cast_cast2_i_s = zext i8 %mLoops to i10" [mobile_net_hls_v1/conv.hpp:314]   --->   Operation 293 'zext' 'mLoops_cast_cast2_i_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 294 [2/2] (1.00ns)   --->   "call fastcc void @copy_beta_fmem2buffe.1(half* %betas, i31 %betas_offset_read, half* %beta_buffer_0, half* %beta_buffer_1, half* %beta_buffer_2, half* %beta_buffer_3, half* %beta_buffer_4, half* %beta_buffer_5, half* %beta_buffer_6, half* %beta_buffer_7, half* %beta_buffer_8, half* %beta_buffer_9, half* %beta_buffer_10, half* %beta_buffer_11, half* %beta_buffer_12, half* %beta_buffer_13, half* %beta_buffer_14, half* %beta_buffer_15, i10 %tmp_281_cast34_cast3, i10 %tmp_70_cast4_cast1_i, i10 %mLoops_cast_cast2_i_s, i1* %beta_cntl_V)" [mobile_net_hls_v1/conv.hpp:314]   --->   Operation 294 'call' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 295 [1/2] (0.00ns)   --->   "call fastcc void @copy_input_fmem2buff.1(half* %inputs, i31 %inputs_offset_read, i19 %inputs_offset1_read, half* %input_buffer_V, i7 %tmp_392, i7 %tmp_390, i7 %tmp_389, i2 %nLoops, i7 %rLoops, i7 %cLoops, i1* %input_cntl_V)" [mobile_net_hls_v1/conv.hpp:308]   --->   Operation 295 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 296 [1/2] (0.00ns)   --->   "call fastcc void @copy_weight_fmem2buf.5(half* %weights, i31 %weights_offset_read, half* %weight_buffer_0, half* %weight_buffer_1, half* %weight_buffer_2, half* %weight_buffer_3, half* %weight_buffer_4, half* %weight_buffer_5, half* %weight_buffer_6, half* %weight_buffer_7, half* %weight_buffer_8, half* %weight_buffer_9, half* %weight_buffer_10, half* %weight_buffer_11, half* %weight_buffer_12, half* %weight_buffer_13, half* %weight_buffer_14, half* %weight_buffer_15, i7 %tmp_392, i8 %tmp_391, i2 %nLoops, i8 %mLoops, i1* %weight_cntl_V)" [mobile_net_hls_v1/conv.hpp:311]   --->   Operation 296 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 297 [1/2] (0.00ns)   --->   "call fastcc void @copy_beta_fmem2buffe.1(half* %betas, i31 %betas_offset_read, half* %beta_buffer_0, half* %beta_buffer_1, half* %beta_buffer_2, half* %beta_buffer_3, half* %beta_buffer_4, half* %beta_buffer_5, half* %beta_buffer_6, half* %beta_buffer_7, half* %beta_buffer_8, half* %beta_buffer_9, half* %beta_buffer_10, half* %beta_buffer_11, half* %beta_buffer_12, half* %beta_buffer_13, half* %beta_buffer_14, half* %beta_buffer_15, i10 %tmp_281_cast34_cast3, i10 %tmp_70_cast4_cast1_i, i10 %mLoops_cast_cast2_i_s, i1* %beta_cntl_V)" [mobile_net_hls_v1/conv.hpp:314]   --->   Operation 297 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.83>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_386 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %input_cntl_V, i32 1)" [mobile_net_hls_v1/conv.hpp:321]   --->   Operation 298 'nbreadreq' 'tmp_386' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "br i1 %tmp_386, label %0, label %._crit_edge6.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:321]   --->   Operation 299 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_387 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %weight_cntl_V, i32 1)" [mobile_net_hls_v1/conv.hpp:321]   --->   Operation 300 'nbreadreq' 'tmp_387' <Predicate = (tmp_386)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "br i1 %tmp_387, label %1, label %._crit_edge6.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:321]   --->   Operation 301 'br' <Predicate = (tmp_386)> <Delay = 0.00>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_388 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %beta_cntl_V, i32 1)" [mobile_net_hls_v1/conv.hpp:321]   --->   Operation 302 'nbreadreq' 'tmp_388' <Predicate = (tmp_386 & tmp_387)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "br i1 %tmp_388, label %2, label %._crit_edge6.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:321]   --->   Operation 303 'br' <Predicate = (tmp_386 & tmp_387)> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (1.83ns)   --->   "%empty_n_i_0_i_i_i_i_s = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %input_cntl_V)" [mobile_net_hls_v1/conv.hpp:323]   --->   Operation 304 'nbread' 'empty_n_i_0_i_i_i_i_s' <Predicate = (tmp_386 & tmp_387 & tmp_388)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_9 : Operation 305 [1/1] (1.83ns)   --->   "%empty_n_i11_0_i_i_i_s = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %weight_cntl_V)" [mobile_net_hls_v1/conv.hpp:324]   --->   Operation 305 'nbread' 'empty_n_i11_0_i_i_i_s' <Predicate = (tmp_386 & tmp_387 & tmp_388)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_9 : Operation 306 [1/1] (1.83ns)   --->   "%empty_n_i13_0_i_i_i_s = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %beta_cntl_V)" [mobile_net_hls_v1/conv.hpp:325]   --->   Operation 306 'nbread' 'empty_n_i13_0_i_i_i_s' <Predicate = (tmp_386 & tmp_387 & tmp_388)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_9 : Operation 307 [1/1] (1.83ns)   --->   "%full_n_i15_0_i_i_i_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_c_V, i32 %tmp_69_cast5_i_i_i)" [mobile_net_hls_v1/conv.hpp:326]   --->   Operation 307 'nbwrite' 'full_n_i15_0_i_i_i_i' <Predicate = (tmp_386 & tmp_387 & tmp_388)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_9 : Operation 308 [1/1] (1.83ns)   --->   "%full_n_i17_0_i_i_i_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_r_V, i32 %tmp_194_cast6_i_i_i)" [mobile_net_hls_v1/conv.hpp:327]   --->   Operation 308 'nbwrite' 'full_n_i17_0_i_i_i_i' <Predicate = (tmp_386 & tmp_387 & tmp_388)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_9 : Operation 309 [1/1] (1.83ns)   --->   "%full_n_i4_0_i_i_i_i_s = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_m_V, i32 %tmp_70_cast4_i_i_i)" [mobile_net_hls_v1/conv.hpp:328]   --->   Operation 309 'nbwrite' 'full_n_i4_0_i_i_i_i_s' <Predicate = (tmp_386 & tmp_387 & tmp_388)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_9 : Operation 310 [1/1] (1.83ns)   --->   "%full_n_i2_0_i_i_i_i_s = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_n_V, i32 %tmp_393)" [mobile_net_hls_v1/conv.hpp:329]   --->   Operation 310 'nbwrite' 'full_n_i2_0_i_i_i_i_s' <Predicate = (tmp_386 & tmp_387 & tmp_388)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_9 : Operation 311 [1/1] (1.83ns)   --->   "%full_n_i_0_i_i_i_i_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %data_buffer_V, i1 %tmp_394)" [mobile_net_hls_v1/conv.hpp:330]   --->   Operation 311 'nbwrite' 'full_n_i_0_i_i_i_i_i' <Predicate = (tmp_386 & tmp_387 & tmp_388)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "br label %._crit_edge6.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:331]   --->   Operation 312 'br' <Predicate = (tmp_386 & tmp_387 & tmp_388)> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "br label %.preheader34.i.i.i.i.i" [mobile_net_hls_v1/conv.hpp:297]   --->   Operation 313 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ betas_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_c_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_n_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs_offset2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs_offset_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs_offset_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outputs_offset_read   (read             ) [ 0000000000]
outputs_offset2_read  (read             ) [ 0000000000]
betas_offset_read     (read             ) [ 0011111111]
weights_offset_read   (read             ) [ 0011111111]
inputs_offset1_read   (read             ) [ 0011111111]
inputs_offset_read    (read             ) [ 0011111111]
input_cntl_V          (alloca           ) [ 0111111111]
weight_cntl_V         (alloca           ) [ 0111111111]
beta_cntl_V           (alloca           ) [ 0111111111]
StgValue_19           (specinterface    ) [ 0000000000]
StgValue_20           (specinterface    ) [ 0000000000]
StgValue_21           (specinterface    ) [ 0000000000]
StgValue_22           (specinterface    ) [ 0000000000]
StgValue_23           (specinterface    ) [ 0000000000]
StgValue_24           (specinterface    ) [ 0000000000]
StgValue_25           (specinterface    ) [ 0000000000]
StgValue_26           (specinterface    ) [ 0000000000]
StgValue_27           (specinterface    ) [ 0000000000]
StgValue_28           (specinterface    ) [ 0000000000]
StgValue_29           (specinterface    ) [ 0000000000]
StgValue_30           (specinterface    ) [ 0000000000]
StgValue_31           (specinterface    ) [ 0000000000]
StgValue_32           (specinterface    ) [ 0000000000]
StgValue_33           (specinterface    ) [ 0000000000]
StgValue_34           (specinterface    ) [ 0000000000]
StgValue_35           (specinterface    ) [ 0000000000]
StgValue_36           (specinterface    ) [ 0000000000]
StgValue_37           (specinterface    ) [ 0000000000]
StgValue_38           (specinterface    ) [ 0000000000]
StgValue_39           (specinterface    ) [ 0000000000]
StgValue_40           (specinterface    ) [ 0000000000]
StgValue_41           (specinterface    ) [ 0000000000]
StgValue_42           (specinterface    ) [ 0000000000]
StgValue_43           (specinterface    ) [ 0000000000]
StgValue_44           (specinterface    ) [ 0000000000]
StgValue_45           (specinterface    ) [ 0000000000]
StgValue_46           (specinterface    ) [ 0000000000]
StgValue_47           (specinterface    ) [ 0000000000]
StgValue_48           (specinterface    ) [ 0000000000]
StgValue_49           (specinterface    ) [ 0000000000]
StgValue_50           (specinterface    ) [ 0000000000]
StgValue_51           (specinterface    ) [ 0000000000]
StgValue_52           (specinterface    ) [ 0000000000]
StgValue_53           (specinterface    ) [ 0000000000]
StgValue_54           (specinterface    ) [ 0000000000]
StgValue_55           (specinterface    ) [ 0000000000]
StgValue_56           (specinterface    ) [ 0000000000]
StgValue_57           (specinterface    ) [ 0000000000]
StgValue_58           (specinterface    ) [ 0000000000]
StgValue_59           (specinterface    ) [ 0000000000]
StgValue_60           (specinterface    ) [ 0000000000]
StgValue_61           (specinterface    ) [ 0000000000]
StgValue_62           (specinterface    ) [ 0000000000]
StgValue_63           (specinterface    ) [ 0000000000]
StgValue_64           (specinterface    ) [ 0000000000]
StgValue_65           (specinterface    ) [ 0000000000]
StgValue_66           (specinterface    ) [ 0000000000]
StgValue_67           (specinterface    ) [ 0000000000]
StgValue_68           (specinterface    ) [ 0000000000]
StgValue_69           (specinterface    ) [ 0000000000]
StgValue_70           (specinterface    ) [ 0000000000]
StgValue_71           (specinterface    ) [ 0000000000]
StgValue_72           (specinterface    ) [ 0000000000]
StgValue_73           (specinterface    ) [ 0000000000]
StgValue_74           (specinterface    ) [ 0000000000]
StgValue_75           (specinterface    ) [ 0000000000]
StgValue_76           (specinterface    ) [ 0000000000]
StgValue_77           (specinterface    ) [ 0000000000]
StgValue_78           (specinterface    ) [ 0000000000]
StgValue_79           (specinterface    ) [ 0000000000]
StgValue_80           (specinterface    ) [ 0000000000]
StgValue_81           (specinterface    ) [ 0000000000]
StgValue_82           (specinterface    ) [ 0000000000]
StgValue_83           (specinterface    ) [ 0000000000]
StgValue_84           (specinterface    ) [ 0000000000]
StgValue_85           (specinterface    ) [ 0000000000]
StgValue_86           (specinterface    ) [ 0000000000]
StgValue_87           (specinterface    ) [ 0000000000]
StgValue_88           (specinterface    ) [ 0000000000]
StgValue_89           (specinterface    ) [ 0000000000]
StgValue_90           (specinterface    ) [ 0000000000]
StgValue_91           (specinterface    ) [ 0000000000]
StgValue_92           (specinterface    ) [ 0000000000]
StgValue_93           (specinterface    ) [ 0000000000]
StgValue_94           (specinterface    ) [ 0000000000]
StgValue_95           (specinterface    ) [ 0000000000]
StgValue_96           (specinterface    ) [ 0000000000]
StgValue_97           (specinterface    ) [ 0000000000]
StgValue_98           (specinterface    ) [ 0000000000]
StgValue_99           (specinterface    ) [ 0000000000]
StgValue_100          (specinterface    ) [ 0000000000]
StgValue_101          (specinterface    ) [ 0000000000]
StgValue_102          (specinterface    ) [ 0000000000]
StgValue_103          (specinterface    ) [ 0000000000]
StgValue_104          (specinterface    ) [ 0000000000]
StgValue_105          (specinterface    ) [ 0000000000]
StgValue_106          (specinterface    ) [ 0000000000]
StgValue_107          (specinterface    ) [ 0000000000]
StgValue_108          (specinterface    ) [ 0000000000]
StgValue_109          (specinterface    ) [ 0000000000]
StgValue_110          (specinterface    ) [ 0000000000]
StgValue_111          (specinterface    ) [ 0000000000]
StgValue_112          (specinterface    ) [ 0000000000]
StgValue_113          (specinterface    ) [ 0000000000]
StgValue_114          (specinterface    ) [ 0000000000]
StgValue_115          (specinterface    ) [ 0000000000]
StgValue_116          (specinterface    ) [ 0000000000]
StgValue_117          (specinterface    ) [ 0000000000]
StgValue_118          (specinterface    ) [ 0000000000]
StgValue_119          (specinterface    ) [ 0000000000]
StgValue_120          (specinterface    ) [ 0000000000]
StgValue_121          (specinterface    ) [ 0000000000]
StgValue_122          (write            ) [ 0000000000]
StgValue_123          (specinterface    ) [ 0000000000]
StgValue_124          (specinterface    ) [ 0000000000]
StgValue_125          (specinterface    ) [ 0000000000]
StgValue_126          (specinterface    ) [ 0000000000]
StgValue_127          (specinterface    ) [ 0000000000]
StgValue_128          (specinterface    ) [ 0000000000]
StgValue_129          (specinterface    ) [ 0000000000]
StgValue_130          (specinterface    ) [ 0000000000]
StgValue_131          (specinterface    ) [ 0000000000]
StgValue_132          (specinterface    ) [ 0000000000]
StgValue_133          (specinterface    ) [ 0000000000]
StgValue_134          (specinterface    ) [ 0000000000]
StgValue_135          (specinterface    ) [ 0000000000]
StgValue_136          (specinterface    ) [ 0000000000]
StgValue_137          (specinterface    ) [ 0000000000]
StgValue_138          (specinterface    ) [ 0000000000]
StgValue_139          (specinterface    ) [ 0000000000]
StgValue_140          (specinterface    ) [ 0000000000]
StgValue_141          (specinterface    ) [ 0000000000]
StgValue_142          (specinterface    ) [ 0000000000]
StgValue_143          (specinterface    ) [ 0000000000]
StgValue_144          (specinterface    ) [ 0000000000]
StgValue_145          (specinterface    ) [ 0000000000]
StgValue_146          (specinterface    ) [ 0000000000]
StgValue_147          (specinterface    ) [ 0000000000]
StgValue_148          (specinterface    ) [ 0000000000]
StgValue_149          (specinterface    ) [ 0000000000]
StgValue_150          (specinterface    ) [ 0000000000]
StgValue_151          (specinterface    ) [ 0000000000]
StgValue_152          (specinterface    ) [ 0000000000]
StgValue_153          (specinterface    ) [ 0000000000]
StgValue_154          (specinterface    ) [ 0000000000]
StgValue_155          (specinterface    ) [ 0000000000]
StgValue_156          (specinterface    ) [ 0000000000]
StgValue_157          (specinterface    ) [ 0000000000]
StgValue_158          (specinterface    ) [ 0000000000]
StgValue_159          (specinterface    ) [ 0000000000]
StgValue_160          (specinterface    ) [ 0000000000]
StgValue_161          (specinterface    ) [ 0000000000]
StgValue_162          (specinterface    ) [ 0000000000]
StgValue_163          (specinterface    ) [ 0000000000]
StgValue_164          (specinterface    ) [ 0000000000]
StgValue_165          (specinterface    ) [ 0000000000]
StgValue_166          (specinterface    ) [ 0000000000]
StgValue_167          (specinterface    ) [ 0000000000]
StgValue_168          (specinterface    ) [ 0000000000]
StgValue_169          (specinterface    ) [ 0000000000]
StgValue_170          (specinterface    ) [ 0000000000]
StgValue_171          (specinterface    ) [ 0000000000]
StgValue_172          (specinterface    ) [ 0000000000]
StgValue_173          (specinterface    ) [ 0000000000]
StgValue_174          (specinterface    ) [ 0000000000]
StgValue_175          (specinterface    ) [ 0000000000]
StgValue_176          (specinterface    ) [ 0000000000]
StgValue_177          (specinterface    ) [ 0000000000]
StgValue_178          (specinterface    ) [ 0000000000]
StgValue_179          (specinterface    ) [ 0000000000]
StgValue_180          (specinterface    ) [ 0000000000]
StgValue_181          (specinterface    ) [ 0000000000]
StgValue_182          (specinterface    ) [ 0000000000]
StgValue_183          (specinterface    ) [ 0000000000]
StgValue_184          (specinterface    ) [ 0000000000]
StgValue_185          (specinterface    ) [ 0000000000]
StgValue_186          (specinterface    ) [ 0000000000]
StgValue_187          (specinterface    ) [ 0000000000]
StgValue_188          (specinterface    ) [ 0000000000]
StgValue_189          (specinterface    ) [ 0000000000]
StgValue_190          (specinterface    ) [ 0000000000]
StgValue_191          (specinterface    ) [ 0000000000]
StgValue_192          (specinterface    ) [ 0000000000]
StgValue_193          (specinterface    ) [ 0000000000]
StgValue_194          (specinterface    ) [ 0000000000]
StgValue_195          (specinterface    ) [ 0000000000]
StgValue_196          (specinterface    ) [ 0000000000]
StgValue_197          (specinterface    ) [ 0000000000]
StgValue_198          (specinterface    ) [ 0000000000]
StgValue_199          (specinterface    ) [ 0000000000]
StgValue_200          (specinterface    ) [ 0000000000]
StgValue_201          (specinterface    ) [ 0000000000]
StgValue_202          (specinterface    ) [ 0000000000]
StgValue_203          (specinterface    ) [ 0000000000]
StgValue_204          (specinterface    ) [ 0000000000]
StgValue_205          (specinterface    ) [ 0000000000]
StgValue_206          (specinterface    ) [ 0000000000]
StgValue_207          (specinterface    ) [ 0000000000]
StgValue_208          (specinterface    ) [ 0000000000]
StgValue_209          (specinterface    ) [ 0000000000]
StgValue_210          (specinterface    ) [ 0000000000]
StgValue_211          (specinterface    ) [ 0000000000]
StgValue_212          (specinterface    ) [ 0000000000]
StgValue_213          (specinterface    ) [ 0000000000]
StgValue_214          (specinterface    ) [ 0000000000]
StgValue_215          (specinterface    ) [ 0000000000]
StgValue_216          (specinterface    ) [ 0000000000]
StgValue_217          (specinterface    ) [ 0000000000]
StgValue_218          (specinterface    ) [ 0000000000]
StgValue_219          (write            ) [ 0000000000]
StgValue_220          (specinterface    ) [ 0000000000]
StgValue_221          (specinterface    ) [ 0000000000]
StgValue_222          (specinterface    ) [ 0000000000]
StgValue_223          (specmemcore      ) [ 0000000000]
StgValue_224          (specmemcore      ) [ 0000000000]
StgValue_225          (specinterface    ) [ 0000000000]
StgValue_226          (specinterface    ) [ 0000000000]
StgValue_227          (specinterface    ) [ 0000000000]
empty                 (specchannel      ) [ 0000000000]
StgValue_229          (specinterface    ) [ 0000000000]
empty_128             (specchannel      ) [ 0000000000]
StgValue_231          (specinterface    ) [ 0000000000]
empty_129             (specchannel      ) [ 0000000000]
StgValue_233          (specinterface    ) [ 0000000000]
StgValue_234          (br               ) [ 0111111111]
tmp_390               (phi              ) [ 0010111111]
tmp_194_cast6_i_i_i   (zext             ) [ 0001111111]
tmp                   (bitselect        ) [ 0011111111]
StgValue_238          (speclooptripcount) [ 0000000000]
StgValue_239          (br               ) [ 0000000000]
tmp_271_i_i_i_i_i     (sub              ) [ 0000000000]
tmp_272_i_i_i_i_i     (icmp             ) [ 0000000000]
rLoops                (select           ) [ 0001111111]
r                     (add              ) [ 0111111111]
StgValue_244          (br               ) [ 0011111111]
StgValue_245          (ret              ) [ 0000000000]
tmp_389               (phi              ) [ 0001011111]
tmp_69_cast5_i_i_i    (zext             ) [ 0000111111]
tmp_377               (bitselect        ) [ 0011111111]
StgValue_249          (speclooptripcount) [ 0000000000]
StgValue_250          (br               ) [ 0000000000]
tmp_275_i_i_i_i_i     (sub              ) [ 0000000000]
tmp_276_i_i_i_i_i     (icmp             ) [ 0000000000]
cLoops                (select           ) [ 0000111111]
c                     (add              ) [ 0011111111]
tmp_378               (and              ) [ 0000000000]
tmp_379               (bitselect        ) [ 0000111111]
StgValue_257          (br               ) [ 0011111111]
StgValue_258          (br               ) [ 0111111111]
tmp_391               (phi              ) [ 0000101110]
tmp_70_cast4_i_i_i    (zext             ) [ 0000011111]
tmp_380               (bitselect        ) [ 0011111111]
StgValue_262          (speclooptripcount) [ 0000000000]
StgValue_263          (br               ) [ 0000000000]
tmp_279_i_i_i_i_i     (sub              ) [ 0000000000]
tmp_280_i_i_i_i_i     (icmp             ) [ 0000000000]
mLoops                (select           ) [ 0000011111]
m                     (add              ) [ 0011111111]
tmp_381               (bitselect        ) [ 0000011111]
StgValue_269          (br               ) [ 0011111111]
StgValue_270          (br               ) [ 0011111111]
tmp_392               (phi              ) [ 0000011110]
tmp_393               (zext             ) [ 0000001111]
tmp_382               (bitselect        ) [ 0011111111]
StgValue_274          (speclooptripcount) [ 0000000000]
StgValue_275          (br               ) [ 0000000000]
StgValue_276          (br               ) [ 0000000000]
StgValue_277          (br               ) [ 0011111111]
tmp_383               (nbwritereq       ) [ 0011111111]
StgValue_279          (br               ) [ 0000000000]
tmp_284_i_i_i_i_i     (sub              ) [ 0000000000]
tmp_384               (trunc            ) [ 0000000000]
tmp_285_i_i_i_i_i     (icmp             ) [ 0000000000]
nLoops                (select           ) [ 0000000110]
n                     (add              ) [ 0011110111]
tmp_385               (bitselect        ) [ 0000000000]
tmp4_i_i_i_demorgan   (and              ) [ 0000000000]
tmp_73_i_i_i_demorga  (and              ) [ 0000000000]
tmp_394               (xor              ) [ 0000000111]
tmp_281_cast34_cast3  (zext             ) [ 0000000010]
tmp_70_cast4_cast1_i  (zext             ) [ 0000000010]
mLoops_cast_cast2_i_s (zext             ) [ 0000000010]
StgValue_295          (call             ) [ 0000000000]
StgValue_296          (call             ) [ 0000000000]
StgValue_297          (call             ) [ 0000000000]
tmp_386               (nbreadreq        ) [ 0011111111]
StgValue_299          (br               ) [ 0000000000]
tmp_387               (nbreadreq        ) [ 0011111111]
StgValue_301          (br               ) [ 0000000000]
tmp_388               (nbreadreq        ) [ 0011111111]
StgValue_303          (br               ) [ 0000000000]
empty_n_i_0_i_i_i_i_s (nbread           ) [ 0000000000]
empty_n_i11_0_i_i_i_s (nbread           ) [ 0000000000]
empty_n_i13_0_i_i_i_s (nbread           ) [ 0000000000]
full_n_i15_0_i_i_i_i  (nbwrite          ) [ 0000000000]
full_n_i17_0_i_i_i_i  (nbwrite          ) [ 0000000000]
full_n_i4_0_i_i_i_i_s (nbwrite          ) [ 0000000000]
full_n_i2_0_i_i_i_i_s (nbwrite          ) [ 0000000000]
full_n_i_0_i_i_i_i_i  (nbwrite          ) [ 0000000000]
StgValue_312          (br               ) [ 0000000000]
StgValue_313          (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="betas">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="betas_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_buffer_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_buffer_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_buffer_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_buffer_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_buffer_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weight_buffer_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_buffer_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weight_buffer_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_buffer_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_buffer_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weight_buffer_9">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weight_buffer_10">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weight_buffer_11">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weight_buffer_12">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weight_buffer_13">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weight_buffer_14">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weight_buffer_15">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="beta_buffer_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="beta_buffer_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="beta_buffer_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="beta_buffer_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="beta_buffer_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="beta_buffer_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="beta_buffer_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="beta_buffer_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="beta_buffer_8">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="beta_buffer_9">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="beta_buffer_10">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="beta_buffer_11">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="beta_buffer_12">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="beta_buffer_13">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="beta_buffer_14">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_14"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="beta_buffer_15">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_15"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="data_buffer_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="data_c_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_c_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="data_r_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_r_V"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="data_m_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_m_V"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="data_n_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_n_V"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="outputs_offset2">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="outputs_offset_c">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset_c"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="outputs_offset">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="outputs_offset_out">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset_out"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i31P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i20P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_cntl_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_cntl_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_cntl_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_input_fmem2buff.1"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_weight_fmem2buf.5"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_beta_fmem2buffe.1"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="206" class="1004" name="input_cntl_V_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_cntl_V/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="weight_cntl_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_cntl_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="beta_cntl_V_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_cntl_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="outputs_offset_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="31" slack="0"/>
<pin id="220" dir="0" index="1" bw="31" slack="0"/>
<pin id="221" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="outputs_offset2_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="20" slack="0"/>
<pin id="226" dir="0" index="1" bw="20" slack="0"/>
<pin id="227" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset2_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="betas_offset_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="31" slack="0"/>
<pin id="232" dir="0" index="1" bw="31" slack="0"/>
<pin id="233" dir="1" index="2" bw="31" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas_offset_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="weights_offset_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="0"/>
<pin id="238" dir="0" index="1" bw="31" slack="0"/>
<pin id="239" dir="1" index="2" bw="31" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_offset_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="inputs_offset1_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="19" slack="0"/>
<pin id="244" dir="0" index="1" bw="19" slack="0"/>
<pin id="245" dir="1" index="2" bw="19" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset1_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="inputs_offset_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="31" slack="0"/>
<pin id="250" dir="0" index="1" bw="31" slack="0"/>
<pin id="251" dir="1" index="2" bw="31" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="StgValue_122_write_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="31" slack="0"/>
<pin id="257" dir="0" index="2" bw="31" slack="0"/>
<pin id="258" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_122/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="StgValue_219_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="20" slack="0"/>
<pin id="265" dir="0" index="2" bw="20" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_219/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_383_nbwritereq_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_383/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_386_nbreadreq_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="8"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_386/9 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_387_nbreadreq_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="8"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_387/9 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_388_nbreadreq_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="8"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_388/9 "/>
</bind>
</comp>

<comp id="299" class="1004" name="empty_n_i_0_i_i_i_i_s_nbread_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="8"/>
<pin id="302" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i_0_i_i_i_i_s/9 "/>
</bind>
</comp>

<comp id="304" class="1004" name="empty_n_i11_0_i_i_i_s_nbread_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="8"/>
<pin id="307" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i11_0_i_i_i_s/9 "/>
</bind>
</comp>

<comp id="309" class="1004" name="empty_n_i13_0_i_i_i_s_nbread_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="8"/>
<pin id="312" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i13_0_i_i_i_s/9 "/>
</bind>
</comp>

<comp id="314" class="1004" name="full_n_i15_0_i_i_i_i_nbwrite_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="7" slack="6"/>
<pin id="318" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i15_0_i_i_i_i/9 "/>
</bind>
</comp>

<comp id="321" class="1004" name="full_n_i17_0_i_i_i_i_nbwrite_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="0" index="2" bw="7" slack="7"/>
<pin id="325" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i17_0_i_i_i_i/9 "/>
</bind>
</comp>

<comp id="328" class="1004" name="full_n_i4_0_i_i_i_i_s_nbwrite_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="0" index="2" bw="8" slack="5"/>
<pin id="332" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i4_0_i_i_i_i_s/9 "/>
</bind>
</comp>

<comp id="335" class="1004" name="full_n_i2_0_i_i_i_i_s_nbwrite_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="4"/>
<pin id="339" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i2_0_i_i_i_i_s/9 "/>
</bind>
</comp>

<comp id="342" class="1004" name="full_n_i_0_i_i_i_i_i_nbwrite_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="3"/>
<pin id="346" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i_0_i_i_i_i_i/9 "/>
</bind>
</comp>

<comp id="349" class="1005" name="tmp_390_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="1"/>
<pin id="351" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_390 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_390_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="7" slack="0"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_390/2 "/>
</bind>
</comp>

<comp id="361" class="1005" name="tmp_389_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="1"/>
<pin id="363" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_389 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_389_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="7" slack="0"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_389/3 "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_391_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="1"/>
<pin id="375" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_391 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_391_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="8" slack="0"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_391/4 "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_392_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="1"/>
<pin id="387" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_392 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_392_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="1"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="1" slack="1"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_392/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_copy_input_fmem2buff_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="0" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="0"/>
<pin id="400" dir="0" index="2" bw="31" slack="6"/>
<pin id="401" dir="0" index="3" bw="19" slack="6"/>
<pin id="402" dir="0" index="4" bw="16" slack="0"/>
<pin id="403" dir="0" index="5" bw="7" slack="2"/>
<pin id="404" dir="0" index="6" bw="7" slack="5"/>
<pin id="405" dir="0" index="7" bw="7" slack="4"/>
<pin id="406" dir="0" index="8" bw="2" slack="1"/>
<pin id="407" dir="0" index="9" bw="7" slack="5"/>
<pin id="408" dir="0" index="10" bw="7" slack="4"/>
<pin id="409" dir="0" index="11" bw="1" slack="6"/>
<pin id="410" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_289/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_copy_weight_fmem2buf_5_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="0" slack="0"/>
<pin id="419" dir="0" index="1" bw="16" slack="0"/>
<pin id="420" dir="0" index="2" bw="31" slack="6"/>
<pin id="421" dir="0" index="3" bw="16" slack="0"/>
<pin id="422" dir="0" index="4" bw="16" slack="0"/>
<pin id="423" dir="0" index="5" bw="16" slack="0"/>
<pin id="424" dir="0" index="6" bw="16" slack="0"/>
<pin id="425" dir="0" index="7" bw="16" slack="0"/>
<pin id="426" dir="0" index="8" bw="16" slack="0"/>
<pin id="427" dir="0" index="9" bw="16" slack="0"/>
<pin id="428" dir="0" index="10" bw="16" slack="0"/>
<pin id="429" dir="0" index="11" bw="16" slack="0"/>
<pin id="430" dir="0" index="12" bw="16" slack="0"/>
<pin id="431" dir="0" index="13" bw="16" slack="0"/>
<pin id="432" dir="0" index="14" bw="16" slack="0"/>
<pin id="433" dir="0" index="15" bw="16" slack="0"/>
<pin id="434" dir="0" index="16" bw="16" slack="0"/>
<pin id="435" dir="0" index="17" bw="16" slack="0"/>
<pin id="436" dir="0" index="18" bw="16" slack="0"/>
<pin id="437" dir="0" index="19" bw="7" slack="2"/>
<pin id="438" dir="0" index="20" bw="8" slack="3"/>
<pin id="439" dir="0" index="21" bw="2" slack="1"/>
<pin id="440" dir="0" index="22" bw="8" slack="3"/>
<pin id="441" dir="0" index="23" bw="1" slack="6"/>
<pin id="442" dir="1" index="24" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_290/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_copy_beta_fmem2buffe_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="0" slack="0"/>
<pin id="465" dir="0" index="1" bw="16" slack="0"/>
<pin id="466" dir="0" index="2" bw="31" slack="6"/>
<pin id="467" dir="0" index="3" bw="16" slack="0"/>
<pin id="468" dir="0" index="4" bw="16" slack="0"/>
<pin id="469" dir="0" index="5" bw="16" slack="0"/>
<pin id="470" dir="0" index="6" bw="16" slack="0"/>
<pin id="471" dir="0" index="7" bw="16" slack="0"/>
<pin id="472" dir="0" index="8" bw="16" slack="0"/>
<pin id="473" dir="0" index="9" bw="16" slack="0"/>
<pin id="474" dir="0" index="10" bw="16" slack="0"/>
<pin id="475" dir="0" index="11" bw="16" slack="0"/>
<pin id="476" dir="0" index="12" bw="16" slack="0"/>
<pin id="477" dir="0" index="13" bw="16" slack="0"/>
<pin id="478" dir="0" index="14" bw="16" slack="0"/>
<pin id="479" dir="0" index="15" bw="16" slack="0"/>
<pin id="480" dir="0" index="16" bw="16" slack="0"/>
<pin id="481" dir="0" index="17" bw="16" slack="0"/>
<pin id="482" dir="0" index="18" bw="16" slack="0"/>
<pin id="483" dir="0" index="19" bw="7" slack="0"/>
<pin id="484" dir="0" index="20" bw="8" slack="0"/>
<pin id="485" dir="0" index="21" bw="8" slack="0"/>
<pin id="486" dir="0" index="22" bw="1" slack="6"/>
<pin id="487" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_294/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_194_cast6_i_i_i_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="7" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_194_cast6_i_i_i/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="7" slack="0"/>
<pin id="513" dir="0" index="2" bw="4" slack="0"/>
<pin id="514" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_271_i_i_i_i_i_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="0" index="1" bw="7" slack="0"/>
<pin id="521" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_271_i_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_272_i_i_i_i_i_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="0" index="1" bw="7" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_272_i_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="rLoops_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="7" slack="0"/>
<pin id="533" dir="0" index="2" bw="7" slack="0"/>
<pin id="534" dir="1" index="3" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rLoops/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="r_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="0"/>
<pin id="540" dir="0" index="1" bw="6" slack="0"/>
<pin id="541" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_69_cast5_i_i_i_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="7" slack="0"/>
<pin id="546" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69_cast5_i_i_i/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_377_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="7" slack="0"/>
<pin id="551" dir="0" index="2" bw="4" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_377/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_275_i_i_i_i_i_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="7" slack="0"/>
<pin id="558" dir="0" index="1" bw="7" slack="0"/>
<pin id="559" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_275_i_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_276_i_i_i_i_i_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="0"/>
<pin id="564" dir="0" index="1" bw="7" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_276_i_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="cLoops_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="7" slack="0"/>
<pin id="571" dir="0" index="2" bw="7" slack="0"/>
<pin id="572" dir="1" index="3" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cLoops/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="c_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="0"/>
<pin id="578" dir="0" index="1" bw="6" slack="0"/>
<pin id="579" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_378_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="7" slack="1"/>
<pin id="584" dir="0" index="1" bw="7" slack="0"/>
<pin id="585" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_378/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_379_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="7" slack="0"/>
<pin id="590" dir="0" index="2" bw="4" slack="0"/>
<pin id="591" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_379/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_70_cast4_i_i_i_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70_cast4_i_i_i/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_380_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="0" index="2" bw="4" slack="0"/>
<pin id="603" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_380/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_279_i_i_i_i_i_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="0"/>
<pin id="610" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_279_i_i_i_i_i/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_280_i_i_i_i_i_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_280_i_i_i_i_i/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="mLoops_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="0" index="2" bw="8" slack="0"/>
<pin id="623" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mLoops/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="m_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="6" slack="0"/>
<pin id="630" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_381_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="8" slack="0"/>
<pin id="636" dir="0" index="2" bw="4" slack="0"/>
<pin id="637" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_381/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_393_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="7" slack="0"/>
<pin id="643" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_393/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_382_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="7" slack="0"/>
<pin id="648" dir="0" index="2" bw="4" slack="0"/>
<pin id="649" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_382/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_284_i_i_i_i_i_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="7" slack="0"/>
<pin id="655" dir="0" index="1" bw="7" slack="1"/>
<pin id="656" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_284_i_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_384_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="7" slack="0"/>
<pin id="661" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_384/6 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_285_i_i_i_i_i_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="7" slack="0"/>
<pin id="665" dir="0" index="1" bw="7" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_285_i_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="669" class="1004" name="nLoops_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="2" slack="0"/>
<pin id="672" dir="0" index="2" bw="2" slack="0"/>
<pin id="673" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nLoops/6 "/>
</bind>
</comp>

<comp id="677" class="1004" name="n_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="3" slack="0"/>
<pin id="679" dir="0" index="1" bw="7" slack="1"/>
<pin id="680" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_385_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="7" slack="0"/>
<pin id="686" dir="0" index="2" bw="4" slack="0"/>
<pin id="687" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_385/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp4_i_i_i_demorgan_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="2"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp4_i_i_i_demorgan/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_73_i_i_i_demorga_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="3"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_73_i_i_i_demorga/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_394_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_394/6 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_281_cast34_cast3_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="7" slack="2"/>
<pin id="709" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_281_cast34_cast3/7 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_70_cast4_cast1_i_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="3"/>
<pin id="714" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70_cast4_cast1_i/7 "/>
</bind>
</comp>

<comp id="717" class="1004" name="mLoops_cast_cast2_i_s_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="3"/>
<pin id="719" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mLoops_cast_cast2_i_s/7 "/>
</bind>
</comp>

<comp id="721" class="1005" name="betas_offset_read_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="31" slack="6"/>
<pin id="723" dir="1" index="1" bw="31" slack="6"/>
</pin_list>
<bind>
<opset="betas_offset_read "/>
</bind>
</comp>

<comp id="726" class="1005" name="weights_offset_read_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="31" slack="6"/>
<pin id="728" dir="1" index="1" bw="31" slack="6"/>
</pin_list>
<bind>
<opset="weights_offset_read "/>
</bind>
</comp>

<comp id="731" class="1005" name="inputs_offset1_read_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="19" slack="6"/>
<pin id="733" dir="1" index="1" bw="19" slack="6"/>
</pin_list>
<bind>
<opset="inputs_offset1_read "/>
</bind>
</comp>

<comp id="736" class="1005" name="inputs_offset_read_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="31" slack="6"/>
<pin id="738" dir="1" index="1" bw="31" slack="6"/>
</pin_list>
<bind>
<opset="inputs_offset_read "/>
</bind>
</comp>

<comp id="741" class="1005" name="input_cntl_V_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="input_cntl_V "/>
</bind>
</comp>

<comp id="748" class="1005" name="weight_cntl_V_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="weight_cntl_V "/>
</bind>
</comp>

<comp id="755" class="1005" name="beta_cntl_V_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="beta_cntl_V "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_194_cast6_i_i_i_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="7"/>
<pin id="764" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_194_cast6_i_i_i "/>
</bind>
</comp>

<comp id="770" class="1005" name="rLoops_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="7" slack="5"/>
<pin id="772" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="rLoops "/>
</bind>
</comp>

<comp id="775" class="1005" name="r_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="7" slack="0"/>
<pin id="777" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="781" class="1005" name="tmp_69_cast5_i_i_i_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="6"/>
<pin id="783" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_69_cast5_i_i_i "/>
</bind>
</comp>

<comp id="789" class="1005" name="cLoops_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="7" slack="4"/>
<pin id="791" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="cLoops "/>
</bind>
</comp>

<comp id="794" class="1005" name="c_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="7" slack="0"/>
<pin id="796" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_379_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="3"/>
<pin id="801" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_379 "/>
</bind>
</comp>

<comp id="804" class="1005" name="tmp_70_cast4_i_i_i_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="5"/>
<pin id="806" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_70_cast4_i_i_i "/>
</bind>
</comp>

<comp id="812" class="1005" name="mLoops_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="3"/>
<pin id="814" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="mLoops "/>
</bind>
</comp>

<comp id="818" class="1005" name="m_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_381_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="2"/>
<pin id="825" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_381 "/>
</bind>
</comp>

<comp id="828" class="1005" name="tmp_393_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="4"/>
<pin id="830" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_393 "/>
</bind>
</comp>

<comp id="839" class="1005" name="nLoops_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="2" slack="1"/>
<pin id="841" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="nLoops "/>
</bind>
</comp>

<comp id="845" class="1005" name="n_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="7" slack="1"/>
<pin id="847" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="850" class="1005" name="tmp_394_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="3"/>
<pin id="852" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_394 "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmp_281_cast34_cast3_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="10" slack="1"/>
<pin id="857" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_281_cast34_cast3 "/>
</bind>
</comp>

<comp id="860" class="1005" name="tmp_70_cast4_cast1_i_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="10" slack="1"/>
<pin id="862" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70_cast4_cast1_i "/>
</bind>
</comp>

<comp id="865" class="1005" name="mLoops_cast_cast2_i_s_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="10" slack="1"/>
<pin id="867" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mLoops_cast_cast2_i_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="209"><net_src comp="104" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="104" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="104" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="98" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="94" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="100" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="90" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="98" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="98" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="102" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="4" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="98" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="136" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="96" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="218" pin="2"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="138" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="92" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="224" pin="2"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="184" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="80" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="150" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="283"><net_src comp="198" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="150" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="198" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="150" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="198" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="150" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="200" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="200" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="200" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="202" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="82" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="202" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="84" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="202" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="86" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="202" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="88" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="204" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="80" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="156" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="353" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="364"><net_src comp="156" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="365" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="376"><net_src comp="170" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="377" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="388"><net_src comp="156" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="396"><net_src comp="389" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="411"><net_src comp="192" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="412"><net_src comp="0" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="413"><net_src comp="14" pin="0"/><net_sink comp="397" pin=4"/></net>

<net id="414"><net_src comp="385" pin="1"/><net_sink comp="397" pin=5"/></net>

<net id="415"><net_src comp="349" pin="1"/><net_sink comp="397" pin=6"/></net>

<net id="416"><net_src comp="361" pin="1"/><net_sink comp="397" pin=7"/></net>

<net id="443"><net_src comp="194" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="444"><net_src comp="6" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="445"><net_src comp="16" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="446"><net_src comp="18" pin="0"/><net_sink comp="417" pin=4"/></net>

<net id="447"><net_src comp="20" pin="0"/><net_sink comp="417" pin=5"/></net>

<net id="448"><net_src comp="22" pin="0"/><net_sink comp="417" pin=6"/></net>

<net id="449"><net_src comp="24" pin="0"/><net_sink comp="417" pin=7"/></net>

<net id="450"><net_src comp="26" pin="0"/><net_sink comp="417" pin=8"/></net>

<net id="451"><net_src comp="28" pin="0"/><net_sink comp="417" pin=9"/></net>

<net id="452"><net_src comp="30" pin="0"/><net_sink comp="417" pin=10"/></net>

<net id="453"><net_src comp="32" pin="0"/><net_sink comp="417" pin=11"/></net>

<net id="454"><net_src comp="34" pin="0"/><net_sink comp="417" pin=12"/></net>

<net id="455"><net_src comp="36" pin="0"/><net_sink comp="417" pin=13"/></net>

<net id="456"><net_src comp="38" pin="0"/><net_sink comp="417" pin=14"/></net>

<net id="457"><net_src comp="40" pin="0"/><net_sink comp="417" pin=15"/></net>

<net id="458"><net_src comp="42" pin="0"/><net_sink comp="417" pin=16"/></net>

<net id="459"><net_src comp="44" pin="0"/><net_sink comp="417" pin=17"/></net>

<net id="460"><net_src comp="46" pin="0"/><net_sink comp="417" pin=18"/></net>

<net id="461"><net_src comp="385" pin="1"/><net_sink comp="417" pin=19"/></net>

<net id="462"><net_src comp="373" pin="1"/><net_sink comp="417" pin=20"/></net>

<net id="488"><net_src comp="196" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="489"><net_src comp="10" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="490"><net_src comp="48" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="491"><net_src comp="50" pin="0"/><net_sink comp="463" pin=4"/></net>

<net id="492"><net_src comp="52" pin="0"/><net_sink comp="463" pin=5"/></net>

<net id="493"><net_src comp="54" pin="0"/><net_sink comp="463" pin=6"/></net>

<net id="494"><net_src comp="56" pin="0"/><net_sink comp="463" pin=7"/></net>

<net id="495"><net_src comp="58" pin="0"/><net_sink comp="463" pin=8"/></net>

<net id="496"><net_src comp="60" pin="0"/><net_sink comp="463" pin=9"/></net>

<net id="497"><net_src comp="62" pin="0"/><net_sink comp="463" pin=10"/></net>

<net id="498"><net_src comp="64" pin="0"/><net_sink comp="463" pin=11"/></net>

<net id="499"><net_src comp="66" pin="0"/><net_sink comp="463" pin=12"/></net>

<net id="500"><net_src comp="68" pin="0"/><net_sink comp="463" pin=13"/></net>

<net id="501"><net_src comp="70" pin="0"/><net_sink comp="463" pin=14"/></net>

<net id="502"><net_src comp="72" pin="0"/><net_sink comp="463" pin=15"/></net>

<net id="503"><net_src comp="74" pin="0"/><net_sink comp="463" pin=16"/></net>

<net id="504"><net_src comp="76" pin="0"/><net_sink comp="463" pin=17"/></net>

<net id="505"><net_src comp="78" pin="0"/><net_sink comp="463" pin=18"/></net>

<net id="509"><net_src comp="353" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="158" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="353" pin="4"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="160" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="522"><net_src comp="166" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="353" pin="4"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="168" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="168" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="518" pin="2"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="353" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="168" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="365" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="158" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="365" pin="4"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="160" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="560"><net_src comp="166" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="365" pin="4"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="168" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="168" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="556" pin="2"/><net_sink comp="568" pin=2"/></net>

<net id="580"><net_src comp="365" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="168" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="576" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="158" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="582" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="160" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="598"><net_src comp="377" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="172" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="377" pin="4"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="174" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="611"><net_src comp="178" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="377" pin="4"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="180" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="180" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="607" pin="2"/><net_sink comp="619" pin=2"/></net>

<net id="631"><net_src comp="377" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="180" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="172" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="627" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="174" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="389" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="650"><net_src comp="158" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="389" pin="4"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="160" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="166" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="385" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="653" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="186" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="674"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="188" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="659" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="681"><net_src comp="186" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="385" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="688"><net_src comp="158" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="677" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="160" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="695"><net_src comp="683" pin="3"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="691" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="705"><net_src comp="696" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="190" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="385" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="463" pin=19"/></net>

<net id="715"><net_src comp="373" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="463" pin=20"/></net>

<net id="720"><net_src comp="717" pin="1"/><net_sink comp="463" pin=21"/></net>

<net id="724"><net_src comp="230" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="729"><net_src comp="236" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="734"><net_src comp="242" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="397" pin=3"/></net>

<net id="739"><net_src comp="248" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="744"><net_src comp="206" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="397" pin=11"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="747"><net_src comp="741" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="751"><net_src comp="210" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="417" pin=23"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="758"><net_src comp="214" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="463" pin=22"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="765"><net_src comp="506" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="773"><net_src comp="530" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="397" pin=9"/></net>

<net id="778"><net_src comp="538" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="784"><net_src comp="544" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="792"><net_src comp="568" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="397" pin=10"/></net>

<net id="797"><net_src comp="576" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="802"><net_src comp="587" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="807"><net_src comp="595" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="815"><net_src comp="619" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="417" pin=22"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="821"><net_src comp="627" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="826"><net_src comp="633" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="831"><net_src comp="641" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="842"><net_src comp="669" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="397" pin=8"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="417" pin=21"/></net>

<net id="848"><net_src comp="677" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="853"><net_src comp="701" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="858"><net_src comp="707" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="463" pin=19"/></net>

<net id="863"><net_src comp="712" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="463" pin=20"/></net>

<net id="868"><net_src comp="717" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="463" pin=21"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inputs | {}
	Port: weights | {}
	Port: betas | {}
	Port: input_buffer_V | {7 8 }
	Port: weight_buffer_0 | {7 8 }
	Port: weight_buffer_1 | {7 8 }
	Port: weight_buffer_2 | {7 8 }
	Port: weight_buffer_3 | {7 8 }
	Port: weight_buffer_4 | {7 8 }
	Port: weight_buffer_5 | {7 8 }
	Port: weight_buffer_6 | {7 8 }
	Port: weight_buffer_7 | {7 8 }
	Port: weight_buffer_8 | {7 8 }
	Port: weight_buffer_9 | {7 8 }
	Port: weight_buffer_10 | {7 8 }
	Port: weight_buffer_11 | {7 8 }
	Port: weight_buffer_12 | {7 8 }
	Port: weight_buffer_13 | {7 8 }
	Port: weight_buffer_14 | {7 8 }
	Port: weight_buffer_15 | {7 8 }
	Port: beta_buffer_0 | {7 8 }
	Port: beta_buffer_1 | {7 8 }
	Port: beta_buffer_2 | {7 8 }
	Port: beta_buffer_3 | {7 8 }
	Port: beta_buffer_4 | {7 8 }
	Port: beta_buffer_5 | {7 8 }
	Port: beta_buffer_6 | {7 8 }
	Port: beta_buffer_7 | {7 8 }
	Port: beta_buffer_8 | {7 8 }
	Port: beta_buffer_9 | {7 8 }
	Port: beta_buffer_10 | {7 8 }
	Port: beta_buffer_11 | {7 8 }
	Port: beta_buffer_12 | {7 8 }
	Port: beta_buffer_13 | {7 8 }
	Port: beta_buffer_14 | {7 8 }
	Port: beta_buffer_15 | {7 8 }
	Port: data_buffer_V | {6 9 }
	Port: data_c_V | {9 }
	Port: data_r_V | {9 }
	Port: data_m_V | {9 }
	Port: data_n_V | {9 }
	Port: outputs_offset_c | {1 }
	Port: outputs_offset_out | {1 }
 - Input state : 
	Port: load_data331143 : inputs | {7 8 }
	Port: load_data331143 : inputs_offset | {1 }
	Port: load_data331143 : inputs_offset1 | {1 }
	Port: load_data331143 : weights | {7 8 }
	Port: load_data331143 : weights_offset | {1 }
	Port: load_data331143 : betas | {7 8 }
	Port: load_data331143 : betas_offset | {1 }
	Port: load_data331143 : outputs_offset2 | {1 }
	Port: load_data331143 : outputs_offset | {1 }
  - Chain level:
	State 1
		empty : 1
		StgValue_229 : 1
		empty_128 : 1
		StgValue_231 : 1
		empty_129 : 1
		StgValue_233 : 1
	State 2
		tmp_194_cast6_i_i_i : 1
		tmp : 1
		StgValue_239 : 2
		tmp_271_i_i_i_i_i : 1
		tmp_272_i_i_i_i_i : 2
		rLoops : 3
		r : 1
	State 3
		tmp_69_cast5_i_i_i : 1
		tmp_377 : 1
		StgValue_250 : 2
		tmp_275_i_i_i_i_i : 1
		tmp_276_i_i_i_i_i : 2
		cLoops : 3
		c : 1
		tmp_378 : 2
		tmp_379 : 2
	State 4
		tmp_70_cast4_i_i_i : 1
		tmp_380 : 1
		StgValue_263 : 2
		tmp_279_i_i_i_i_i : 1
		tmp_280_i_i_i_i_i : 2
		mLoops : 3
		m : 1
		tmp_381 : 2
	State 5
		tmp_393 : 1
		tmp_382 : 1
		StgValue_275 : 2
	State 6
		tmp_384 : 1
		tmp_285_i_i_i_i_i : 1
		nLoops : 2
		tmp_385 : 1
		tmp4_i_i_i_demorgan : 2
		tmp_73_i_i_i_demorga : 2
		tmp_394 : 2
	State 7
		StgValue_294 : 1
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |   grp_copy_input_fmem2buff_1_fu_397  | 1.33075 |   420   |   495   |
|   call   |   grp_copy_weight_fmem2buf_5_fu_417  |    0    |   160   |   143   |
|          |   grp_copy_beta_fmem2buffe_1_fu_463  |  0.656  |    86   |    86   |
|----------|--------------------------------------|---------|---------|---------|
|          |       tmp_271_i_i_i_i_i_fu_518       |    0    |    0    |    15   |
|    sub   |       tmp_275_i_i_i_i_i_fu_556       |    0    |    0    |    15   |
|          |       tmp_279_i_i_i_i_i_fu_607       |    0    |    0    |    15   |
|          |       tmp_284_i_i_i_i_i_fu_653       |    0    |    0    |    15   |
|----------|--------------------------------------|---------|---------|---------|
|          |               r_fu_538               |    0    |    0    |    15   |
|    add   |               c_fu_576               |    0    |    0    |    15   |
|          |               m_fu_627               |    0    |    0    |    15   |
|          |               n_fu_677               |    0    |    0    |    15   |
|----------|--------------------------------------|---------|---------|---------|
|          |       tmp_272_i_i_i_i_i_fu_524       |    0    |    0    |    11   |
|   icmp   |       tmp_276_i_i_i_i_i_fu_562       |    0    |    0    |    11   |
|          |       tmp_280_i_i_i_i_i_fu_613       |    0    |    0    |    11   |
|          |       tmp_285_i_i_i_i_i_fu_663       |    0    |    0    |    11   |
|----------|--------------------------------------|---------|---------|---------|
|          |             rLoops_fu_530            |    0    |    0    |    7    |
|  select  |             cLoops_fu_568            |    0    |    0    |    7    |
|          |             mLoops_fu_619            |    0    |    0    |    8    |
|          |             nLoops_fu_669            |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|          |            tmp_378_fu_582            |    0    |    0    |    7    |
|    and   |      tmp4_i_i_i_demorgan_fu_691      |    0    |    0    |    2    |
|          |      tmp_73_i_i_i_demorga_fu_696     |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|    xor   |            tmp_394_fu_701            |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|          |    outputs_offset_read_read_fu_218   |    0    |    0    |    0    |
|          |   outputs_offset2_read_read_fu_224   |    0    |    0    |    0    |
|   read   |     betas_offset_read_read_fu_230    |    0    |    0    |    0    |
|          |    weights_offset_read_read_fu_236   |    0    |    0    |    0    |
|          |    inputs_offset1_read_read_fu_242   |    0    |    0    |    0    |
|          |    inputs_offset_read_read_fu_248    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   write  |       StgValue_122_write_fu_254      |    0    |    0    |    0    |
|          |       StgValue_219_write_fu_262      |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|nbwritereq|       tmp_383_nbwritereq_fu_270      |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |       tmp_386_nbreadreq_fu_278       |    0    |    0    |    0    |
| nbreadreq|       tmp_387_nbreadreq_fu_285       |    0    |    0    |    0    |
|          |       tmp_388_nbreadreq_fu_292       |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |  empty_n_i_0_i_i_i_i_s_nbread_fu_299 |    0    |    0    |    0    |
|  nbread  |  empty_n_i11_0_i_i_i_s_nbread_fu_304 |    0    |    0    |    0    |
|          |  empty_n_i13_0_i_i_i_s_nbread_fu_309 |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |  full_n_i15_0_i_i_i_i_nbwrite_fu_314 |    0    |    0    |    0    |
|          |  full_n_i17_0_i_i_i_i_nbwrite_fu_321 |    0    |    0    |    0    |
|  nbwrite | full_n_i4_0_i_i_i_i_s_nbwrite_fu_328 |    0    |    0    |    0    |
|          | full_n_i2_0_i_i_i_i_s_nbwrite_fu_335 |    0    |    0    |    0    |
|          |  full_n_i_0_i_i_i_i_i_nbwrite_fu_342 |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |      tmp_194_cast6_i_i_i_fu_506      |    0    |    0    |    0    |
|          |       tmp_69_cast5_i_i_i_fu_544      |    0    |    0    |    0    |
|          |       tmp_70_cast4_i_i_i_fu_595      |    0    |    0    |    0    |
|   zext   |            tmp_393_fu_641            |    0    |    0    |    0    |
|          |      tmp_281_cast34_cast3_fu_707     |    0    |    0    |    0    |
|          |      tmp_70_cast4_cast1_i_fu_712     |    0    |    0    |    0    |
|          |     mLoops_cast_cast2_i_s_fu_717     |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |              tmp_fu_510              |    0    |    0    |    0    |
|          |            tmp_377_fu_548            |    0    |    0    |    0    |
|          |            tmp_379_fu_587            |    0    |    0    |    0    |
| bitselect|            tmp_380_fu_599            |    0    |    0    |    0    |
|          |            tmp_381_fu_633            |    0    |    0    |    0    |
|          |            tmp_382_fu_645            |    0    |    0    |    0    |
|          |            tmp_385_fu_683            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   trunc  |            tmp_384_fu_659            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      | 1.98675 |   666   |   925   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     beta_cntl_V_reg_755     |    1   |
|  betas_offset_read_reg_721  |   31   |
|        cLoops_reg_789       |    7   |
|          c_reg_794          |    7   |
|     input_cntl_V_reg_741    |    1   |
| inputs_offset1_read_reg_731 |   19   |
|  inputs_offset_read_reg_736 |   31   |
|mLoops_cast_cast2_i_s_reg_865|   10   |
|        mLoops_reg_812       |    8   |
|          m_reg_818          |    8   |
|        nLoops_reg_839       |    2   |
|          n_reg_845          |    7   |
|        rLoops_reg_770       |    7   |
|          r_reg_775          |    7   |
| tmp_194_cast6_i_i_i_reg_762 |   32   |
| tmp_281_cast34_cast3_reg_855|   10   |
|       tmp_379_reg_799       |    1   |
|       tmp_381_reg_823       |    1   |
|       tmp_389_reg_361       |    7   |
|       tmp_390_reg_349       |    7   |
|       tmp_391_reg_373       |    8   |
|       tmp_392_reg_385       |    7   |
|       tmp_393_reg_828       |   32   |
|       tmp_394_reg_850       |    1   |
|  tmp_69_cast5_i_i_i_reg_781 |   32   |
| tmp_70_cast4_cast1_i_reg_860|   10   |
|  tmp_70_cast4_i_i_i_reg_804 |   32   |
|    weight_cntl_V_reg_748    |    1   |
| weights_offset_read_reg_726 |   31   |
+-----------------------------+--------+
|            Total            |   358  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|          tmp_390_reg_349          |  p0  |   2  |   7  |   14   ||    9    |
|          tmp_389_reg_361          |  p0  |   2  |   7  |   14   ||    9    |
|          tmp_391_reg_373          |  p0  |   2  |   8  |   16   ||    9    |
|          tmp_392_reg_385          |  p0  |   2  |   7  |   14   ||    9    |
| grp_copy_beta_fmem2buffe_1_fu_463 |  p19 |   2  |   7  |   14   ||    9    |
| grp_copy_beta_fmem2buffe_1_fu_463 |  p20 |   2  |   8  |   16   ||    9    |
| grp_copy_beta_fmem2buffe_1_fu_463 |  p21 |   2  |   8  |   16   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   104  ||  4.592  ||    63   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   666  |   925  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   63   |
|  Register |    -   |   358  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |  1024  |   988  |
+-----------+--------+--------+--------+
