D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question1\A\HandshakeSynchronizer\synthesis   -part M2S010  -package VF400  -grade STD    -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question1\A\HandshakeSynchronizer\synthesis\synlog\report\HandshakeSynchronizer_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  HandshakeSynchronizer  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question1\A\HandshakeSynchronizer\synthesis\scratchproject.prs  -multisrs  -ovm  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question1\A\HandshakeSynchronizer\synthesis\HandshakeSynchronizer.vm   -freq 100.000   -tcl  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question1\A\HandshakeSynchronizer\designer\HandshakeSynchronizer\synthesis.fdc  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question1\A\HandshakeSynchronizer\synthesis\synwork\HandshakeSynchronizer_prem.srd  -sap  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question1\A\HandshakeSynchronizer\synthesis\HandshakeSynchronizer.sap  -otap  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question1\A\HandshakeSynchronizer\synthesis\HandshakeSynchronizer.tap  -omap  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question1\A\HandshakeSynchronizer\synthesis\HandshakeSynchronizer.map  -devicelib  D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question1\A\HandshakeSynchronizer\synthesis\syntmp\HandshakeSynchronizer.plg  -osyn  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question1\A\HandshakeSynchronizer\synthesis\HandshakeSynchronizer.srm  -prjdir  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question1\A\HandshakeSynchronizer\synthesis\  -prjname  HandshakeSynchronizer_syn  -log  X:\Graduate\ECEN5863\ProgrammableLogic\Homework6\Question1\A\HandshakeSynchronizer\synthesis\synlog\HandshakeSynchronizer_fpga_mapper.srr  -sn  2020.03  -jobname  "fpga_mapper" 
relcom:D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package VF400 -grade STD -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\HandshakeSynchronizer_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module HandshakeSynchronizer -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\HandshakeSynchronizer.vm -freq 100.000 -tcl ..\..\designer\HandshakeSynchronizer\synthesis.fdc ..\synwork\HandshakeSynchronizer_prem.srd -sap ..\HandshakeSynchronizer.sap -otap ..\HandshakeSynchronizer.tap -omap ..\HandshakeSynchronizer.map -devicelib D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v -ologparam HandshakeSynchronizer.plg -osyn ..\HandshakeSynchronizer.srm -prjdir ..\ -prjname HandshakeSynchronizer_syn -log ..\synlog\HandshakeSynchronizer_fpga_mapper.srr -sn 2020.03 -jobname "fpga_mapper"
rc:0 success:1 runtime:4
file:..\scratchproject.prs|io:o|time:1702230389|size:2800|exec:0|csum:
file:..\HandshakeSynchronizer.vm|io:o|time:1702238717|size:19111|exec:0|csum:
file:..\..\designer\HandshakeSynchronizer\synthesis.fdc|io:i|time:1702238709|size:525|exec:0|csum:514CF60D7103B9D77C5E45ED1BFC6E61
file:..\synwork\HandshakeSynchronizer_prem.srd|io:i|time:1702238714|size:7912|exec:0|csum:9F2912E33A81AA2C1D77188F797C70FA
file:..\HandshakeSynchronizer.sap|io:o|time:1702238714|size:701|exec:0|csum:
file:..\HandshakeSynchronizer.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\HandshakeSynchronizer.map|io:o|time:1702238717|size:28|exec:0|csum:
file:D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1604390290|size:16417|exec:0|csum:F0ABD26EB97073243CF73065BE40E390
file:HandshakeSynchronizer.plg|io:o|time:1702238717|size:628|exec:0|csum:
file:..\HandshakeSynchronizer.srm|io:o|time:1702238717|size:11286|exec:0|csum:
file:..\synlog\HandshakeSynchronizer_fpga_mapper.srr|io:o|time:1702238717|size:21286|exec:0|csum:
file:D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe|io:i|time:1604390270|size:42820608|exec:1|csum:39CFAC34BBF814CB465BAE1969F6836F
