Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Mon Jan 31 16:32:09 2022
| Host              : lorenzo-System-Product-Name running 64-bit Linux Mint 19.3 Tricia
| Command           : report_timing -max_paths 10 -file ./report/main_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             9.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.215ns (37.852%)  route 0.353ns (62.148%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/Q
                         net (fo=8, unplaced)         0.120     0.197    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/Q[0]
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.297 f  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2/O
                         net (fo=1, unplaced)         0.185     0.482    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/ap_done_reg1
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.520 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_1/O
                         net (fo=1, unplaced)         0.048     0.568    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000    10.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.025     9.990    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  9.422    

Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.115ns (24.678%)  route 0.351ns (75.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_start_reg_reg/Q
                         net (fo=8, unplaced)         0.165     0.242    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_start_reg
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.280 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/i_1_fu_36[1]_i_1/O
                         net (fo=2, unplaced)         0.186     0.466    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/ap_loop_init
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000    10.000    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_R)       -0.074     9.891    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]
  -------------------------------------------------------------------
                         required time                          9.891    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  9.425    

Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.115ns (24.678%)  route 0.351ns (75.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_start_reg_reg/Q
                         net (fo=8, unplaced)         0.165     0.242    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_start_reg
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.280 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/i_1_fu_36[1]_i_1/O
                         net (fo=2, unplaced)         0.186     0.466    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/ap_loop_init
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000    10.000    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[1]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_R)       -0.074     9.891    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[1]
  -------------------------------------------------------------------
                         required time                          9.891    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  9.425    

Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.216ns (45.378%)  route 0.260ns (54.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/Q
                         net (fo=8, unplaced)         0.120     0.197    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/Q[0]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.336 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/i_fu_40[1]_i_1/O
                         net (fo=2, unplaced)         0.140     0.476    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000    10.000    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_CE)      -0.061     9.904    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]
  -------------------------------------------------------------------
                         required time                          9.904    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  9.428    

Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.216ns (45.378%)  route 0.260ns (54.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/Q
                         net (fo=8, unplaced)         0.120     0.197    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/Q[0]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.336 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/i_fu_40[1]_i_1/O
                         net (fo=2, unplaced)         0.140     0.476    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000    10.000    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[1]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_CE)      -0.061     9.904    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[1]
  -------------------------------------------------------------------
                         required time                          9.904    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  9.428    

Slack (MET) :             9.436ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.153ns (27.617%)  route 0.401ns (72.383%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/Q
                         net (fo=9, unplaced)         0.168     0.245    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg_n_2_[0]
                         LUT3 (Prop_LUT3_I2_O)        0.038     0.283 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/ap_CS_fsm[3]_i_2/O
                         net (fo=2, unplaced)         0.185     0.468    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_ready
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.506 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[0]_i_1/O
                         net (fo=1, unplaced)         0.048     0.554    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000    10.000    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDSE (Setup_FDSE_C_D)        0.025     9.990    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                  9.436    

Slack (MET) :             9.436ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.153ns (27.617%)  route 0.401ns (72.383%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/Q
                         net (fo=9, unplaced)         0.168     0.245    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg_n_2_[0]
                         LUT3 (Prop_LUT3_I2_O)        0.038     0.283 f  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/ap_CS_fsm[3]_i_2/O
                         net (fo=2, unplaced)         0.185     0.468    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_ready
                         LUT5 (Prop_LUT5_I4_O)        0.038     0.506 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[3]_i_1/O
                         net (fo=1, unplaced)         0.048     0.554    bd_0_i/hls_inst/inst/ap_NS_fsm[3]
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000    10.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.025     9.990    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                  9.436    

Slack (MET) :             9.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.115ns (27.187%)  route 0.308ns (72.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/Q
                         net (fo=9, unplaced)         0.168     0.245    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg_n_2_[0]
                         LUT3 (Prop_LUT3_I2_O)        0.038     0.283 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36[1]_i_2/O
                         net (fo=2, unplaced)         0.140     0.423    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36[1]_i_2_n_2
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000    10.000    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_CE)      -0.061     9.904    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]
  -------------------------------------------------------------------
                         required time                          9.904    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  9.481    

Slack (MET) :             9.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.115ns (27.187%)  route 0.308ns (72.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[0]/Q
                         net (fo=9, unplaced)         0.168     0.245    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg_n_2_[0]
                         LUT3 (Prop_LUT3_I2_O)        0.038     0.283 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36[1]_i_2/O
                         net (fo=2, unplaced)         0.140     0.423    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36[1]_i_2_n_2
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000    10.000    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[1]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_CE)      -0.061     9.904    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/i_1_fu_36_reg[1]
  -------------------------------------------------------------------
                         required time                          9.904    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  9.481    

Slack (MET) :             9.533ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.227ns (49.672%)  route 0.230ns (50.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_start_reg_reg/Q
                         net (fo=8, unplaced)         0.182     0.259    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33_ap_start_reg
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.409 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0/O
                         net (fo=1, unplaced)         0.048     0.457    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0_n_2
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000    10.000    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.025     9.990    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_142_1_fu_33/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  9.533    




