# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_montgomery_time_impl.v" \
"../../../../../../src/rtl/adder.v" \
"../../../../../../src/rtl/montgomery.v" \
"../../../../../../src/rtl_tb/tb_montgomery.v" \

# Do not sort compile order
nosort
