\hypertarget{group__RCC__CSR__Bit__Positions}{}\doxysection{RCC\+\_\+\+CSR Bit Position Definitions}
\label{group__RCC__CSR__Bit__Positions}\index{RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}}


Bit position definitions for RCC\+\_\+\+CSR register.  


Collaboration diagram for RCC\+\_\+\+CSR Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__CSR__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_gab569110e757aee573ebf9ad80812e8bb}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY}}~1
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_gafc26c5996b14005a70afbeaa29aae716}{RCC\+\_\+\+CSR\+\_\+\+RMVF}}~24
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_ga14163f80ac0b005217eb318d0639afef}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF}}~25
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF}}~26
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_ga837e2d7e2395ac45ebe2aea95ecde9bf}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF}}~27
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_ga16e89534934436ee8958440882b71e6f}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}}~28
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}}~29
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}}~30
\item 
\#define \mbox{\hyperlink{group__RCC__CSR__Bit__Positions_ga675455250b91f125d52f5d347c2c0fbf}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}}~31
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for RCC\+\_\+\+CSR register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__CSR__Bit__Positions_ga22a7079ba87dd7acd5ed7fe7b704e85f}\label{group__RCC__CSR__Bit__Positions_ga22a7079ba87dd7acd5ed7fe7b704e85f}} 
\index{RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}!RCC\_CSR\_IWDGRSTF@{RCC\_CSR\_IWDGRSTF}}
\index{RCC\_CSR\_IWDGRSTF@{RCC\_CSR\_IWDGRSTF}!RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_IWDGRSTF}{RCC\_CSR\_IWDGRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF~29}

Independent Watchdog Reset Flag \mbox{\Hypertarget{group__RCC__CSR__Bit__Positions_ga675455250b91f125d52f5d347c2c0fbf}\label{group__RCC__CSR__Bit__Positions_ga675455250b91f125d52f5d347c2c0fbf}} 
\index{RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}!RCC\_CSR\_LPWRRSTF@{RCC\_CSR\_LPWRRSTF}}
\index{RCC\_CSR\_LPWRRSTF@{RCC\_CSR\_LPWRRSTF}!RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_LPWRRSTF}{RCC\_CSR\_LPWRRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF~31}

Low-\/\+Power Reset Flag \mbox{\Hypertarget{group__RCC__CSR__Bit__Positions_ga803cbf97bda1ebaf9afee2a3c9f0851b}\label{group__RCC__CSR__Bit__Positions_ga803cbf97bda1ebaf9afee2a3c9f0851b}} 
\index{RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}!RCC\_CSR\_LSION@{RCC\_CSR\_LSION}}
\index{RCC\_CSR\_LSION@{RCC\_CSR\_LSION}!RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_LSION}{RCC\_CSR\_LSION}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LSION~0}

Internal Low-\/\+Speed Oscillator Enable \mbox{\Hypertarget{group__RCC__CSR__Bit__Positions_gab569110e757aee573ebf9ad80812e8bb}\label{group__RCC__CSR__Bit__Positions_gab569110e757aee573ebf9ad80812e8bb}} 
\index{RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}!RCC\_CSR\_LSIRDY@{RCC\_CSR\_LSIRDY}}
\index{RCC\_CSR\_LSIRDY@{RCC\_CSR\_LSIRDY}!RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_LSIRDY}{RCC\_CSR\_LSIRDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LSIRDY~1}

Internal Low-\/\+Speed Oscillator Ready \mbox{\Hypertarget{group__RCC__CSR__Bit__Positions_ga14163f80ac0b005217eb318d0639afef}\label{group__RCC__CSR__Bit__Positions_ga14163f80ac0b005217eb318d0639afef}} 
\index{RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}!RCC\_CSR\_OBLRSTF@{RCC\_CSR\_OBLRSTF}}
\index{RCC\_CSR\_OBLRSTF@{RCC\_CSR\_OBLRSTF}!RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_OBLRSTF}{RCC\_CSR\_OBLRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+OBLRSTF~25}

Option Byte Loader Reset Flag \mbox{\Hypertarget{group__RCC__CSR__Bit__Positions_ga4e26d2902d11e638cd0b702332f53ab1}\label{group__RCC__CSR__Bit__Positions_ga4e26d2902d11e638cd0b702332f53ab1}} 
\index{RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}!RCC\_CSR\_PINRSTF@{RCC\_CSR\_PINRSTF}}
\index{RCC\_CSR\_PINRSTF@{RCC\_CSR\_PINRSTF}!RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_PINRSTF}{RCC\_CSR\_PINRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+PINRSTF~26}

PIN Reset Flag \mbox{\Hypertarget{group__RCC__CSR__Bit__Positions_ga837e2d7e2395ac45ebe2aea95ecde9bf}\label{group__RCC__CSR__Bit__Positions_ga837e2d7e2395ac45ebe2aea95ecde9bf}} 
\index{RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}!RCC\_CSR\_PORRSTF@{RCC\_CSR\_PORRSTF}}
\index{RCC\_CSR\_PORRSTF@{RCC\_CSR\_PORRSTF}!RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_PORRSTF}{RCC\_CSR\_PORRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+PORRSTF~27}

POR/\+PDR Reset Flag \mbox{\Hypertarget{group__RCC__CSR__Bit__Positions_gafc26c5996b14005a70afbeaa29aae716}\label{group__RCC__CSR__Bit__Positions_gafc26c5996b14005a70afbeaa29aae716}} 
\index{RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}!RCC\_CSR\_RMVF@{RCC\_CSR\_RMVF}}
\index{RCC\_CSR\_RMVF@{RCC\_CSR\_RMVF}!RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_RMVF}{RCC\_CSR\_RMVF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+RMVF~24}

Remove Reset Flag \mbox{\Hypertarget{group__RCC__CSR__Bit__Positions_ga16e89534934436ee8958440882b71e6f}\label{group__RCC__CSR__Bit__Positions_ga16e89534934436ee8958440882b71e6f}} 
\index{RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}!RCC\_CSR\_SFTRSTF@{RCC\_CSR\_SFTRSTF}}
\index{RCC\_CSR\_SFTRSTF@{RCC\_CSR\_SFTRSTF}!RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_SFTRSTF}{RCC\_CSR\_SFTRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+SFTRSTF~28}

Software Reset Flag \mbox{\Hypertarget{group__RCC__CSR__Bit__Positions_gacabd7bbde7e78c9c8f5fd46e34771826}\label{group__RCC__CSR__Bit__Positions_gacabd7bbde7e78c9c8f5fd46e34771826}} 
\index{RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}!RCC\_CSR\_WWDGRSTF@{RCC\_CSR\_WWDGRSTF}}
\index{RCC\_CSR\_WWDGRSTF@{RCC\_CSR\_WWDGRSTF}!RCC\_CSR Bit Position Definitions@{RCC\_CSR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_WWDGRSTF}{RCC\_CSR\_WWDGRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF~30}

Window Watchdog Reset Flag 