
*** Running vivado
    with args -log test_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_top.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source test_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/utils_1/imports/synth_1/test_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/utils_1/imports/synth_1/test_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top test_top -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 635536
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/zchliu/Xilinx/2022.2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'ui_cmd' is not allowed [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/sources_1/new/mig_fifo.v:175]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'ui_en' is not allowed [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/sources_1/new/mig_fifo.v:176]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'ui_wdf_wren' is not allowed [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/sources_1/new/mig_fifo.v:177]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'ui_wdf_data' is not allowed [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/sources_1/new/mig_fifo.v:179]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_able' is not allowed [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/sources_1/new/mig_fifo.v:901]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'rd_able' is not allowed [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/sources_1/new/mig_fifo.v:902]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_en' is not allowed [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/sources_1/new/test.v:24]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_data' is not allowed [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/sources_1/new/test.v:25]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'rd_en' is not allowed [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/sources_1/new/test.v:26]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2944.867 ; gain = 246.832 ; free physical = 11074 ; free virtual = 20007
Synthesis current peak Physical Memory [PSS] (MB): peak = 2273.394; parent = 2094.447; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3976.289; parent = 2947.840; children = 1028.449
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_top' [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/sources_1/new/test_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'ddr4_core' [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.runs/synth_1/.Xil/Vivado-635471-zchliu-lenovo/realtime/ddr4_core_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_core' (0#1) [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.runs/synth_1/.Xil/Vivado-635471-zchliu-lenovo/realtime/ddr4_core_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mig_fifo' [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/sources_1/new/mig_fifo.v:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_ddr4_buf' [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.runs/synth_1/.Xil/Vivado-635471-zchliu-lenovo/realtime/fifo_ddr4_buf_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fifo_ddr4_buf' (0#1) [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.runs/synth_1/.Xil/Vivado-635471-zchliu-lenovo/realtime/fifo_ddr4_buf_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_fifo' (0#1) [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/sources_1/new/mig_fifo.v:1]
INFO: [Synth 8-6157] synthesizing module 'test' [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/sources_1/new/test.v:1]
INFO: [Synth 8-6155] done synthesizing module 'test' (0#1) [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/sources_1/new/test.v:1]
INFO: [Synth 8-6155] done synthesizing module 'test_top' (0#1) [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/sources_1/new/test_top.v:1]
WARNING: [Synth 8-6014] Unused sequential element ping_2rd_reg was removed.  [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/sources_1/new/mig_fifo.v:64]
WARNING: [Synth 8-6014] Unused sequential element ping_2wr_reg was removed.  [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/sources_1/new/mig_fifo.v:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3022.805 ; gain = 324.770 ; free physical = 11119 ; free virtual = 20076
Synthesis current peak Physical Memory [PSS] (MB): peak = 2273.394; parent = 2094.447; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4051.258; parent = 3022.809; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3040.617 ; gain = 342.582 ; free physical = 11122 ; free virtual = 20078
Synthesis current peak Physical Memory [PSS] (MB): peak = 2273.394; parent = 2094.447; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4069.070; parent = 3040.621; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3040.617 ; gain = 342.582 ; free physical = 11122 ; free virtual = 20078
Synthesis current peak Physical Memory [PSS] (MB): peak = 2273.394; parent = 2094.447; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4069.070; parent = 3040.621; children = 1028.449
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3040.617 ; gain = 0.000 ; free physical = 11117 ; free virtual = 20073
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/fifo_ddr4_buf/fifo_ddr4_buf/fifo_ddr4_buf_in_context.xdc] for cell 'mig_fifo_u/fifo_wr_ping'
Finished Parsing XDC File [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/fifo_ddr4_buf/fifo_ddr4_buf/fifo_ddr4_buf_in_context.xdc] for cell 'mig_fifo_u/fifo_wr_ping'
Parsing XDC File [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/fifo_ddr4_buf/fifo_ddr4_buf/fifo_ddr4_buf_in_context.xdc] for cell 'mig_fifo_u/fifo_wr_pong'
Finished Parsing XDC File [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/fifo_ddr4_buf/fifo_ddr4_buf/fifo_ddr4_buf_in_context.xdc] for cell 'mig_fifo_u/fifo_wr_pong'
Parsing XDC File [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/fifo_ddr4_buf/fifo_ddr4_buf/fifo_ddr4_buf_in_context.xdc] for cell 'mig_fifo_u/fifo_rd'
Finished Parsing XDC File [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/fifo_ddr4_buf/fifo_ddr4_buf/fifo_ddr4_buf_in_context.xdc] for cell 'mig_fifo_u/fifo_rd'
Parsing XDC File [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc] for cell 'ddr4_u'
Finished Parsing XDC File [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc] for cell 'ddr4_u'
Parsing XDC File [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/constrs_1/new/constrains.xdc]
Finished Parsing XDC File [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/constrs_1/new/constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.srcs/constrs_1/new/constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3211.305 ; gain = 0.000 ; free physical = 11037 ; free virtual = 19982
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3211.305 ; gain = 0.000 ; free physical = 11037 ; free virtual = 19982
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mig_fifo_u/fifo_rd' at clock pin 'clk' is different from the actual clock period '3.332', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mig_fifo_u/fifo_wr_ping' at clock pin 'clk' is different from the actual clock period '3.332', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mig_fifo_u/fifo_wr_pong' at clock pin 'clk' is different from the actual clock period '3.332', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/zchliu/Xilinx/2022.2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3211.305 ; gain = 513.270 ; free physical = 11115 ; free virtual = 20061
Synthesis current peak Physical Memory [PSS] (MB): peak = 2274.226; parent = 2095.279; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4207.742; parent = 3179.293; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3211.305 ; gain = 513.270 ; free physical = 11115 ; free virtual = 20061
Synthesis current peak Physical Memory [PSS] (MB): peak = 2274.226; parent = 2095.279; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4207.742; parent = 3179.293; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_act_n. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_act_n. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[0]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[0]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[10]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[10]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[11]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[11]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[12]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[12]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[13]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[13]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[14]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[14]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[15]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[15]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[16]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[16]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[1]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[1]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[2]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[2]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[3]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[3]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[4]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[4]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[5]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[5]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[6]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[6]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[7]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[7]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[8]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[8]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_adr[9]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_adr[9]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_ba[0]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_ba[0]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_ba[1]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_ba[1]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_bg. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_bg. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_ck_c. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_ck_c. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_ck_t. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_ck_t. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_cke. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_cke. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_cs_n. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_cs_n. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[0]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[0]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[1]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dm_dbi_n[1]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[0]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[0]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[10]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[10]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[11]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[11]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[12]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[12]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[13]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[13]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[14]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[14]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[15]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[15]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[1]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[1]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[2]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[2]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[3]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[3]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[4]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[4]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[5]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[5]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[6]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[6]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[7]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[7]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[8]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[8]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[9]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[9]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_c[0]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_c[0]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_c[1]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_c[1]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_t[0]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_t[0]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_t[1]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_t[1]. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_odt. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_odt. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_reset_n. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_reset_n. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_clk_n. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_clk_n. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_clk_p. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_clk_p. (constraint file  /home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.gen/sources_1/ip/ddr4_core/ddr4_core/ddr4_core_in_context.xdc, line 106).
Applied set_property KEEP_HIERARCHY = SOFT for mig_fifo_u/fifo_rd. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mig_fifo_u/fifo_wr_ping. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mig_fifo_u/fifo_wr_pong. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ddr4_u. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3211.305 ; gain = 513.270 ; free physical = 11115 ; free virtual = 20061
Synthesis current peak Physical Memory [PSS] (MB): peak = 2274.226; parent = 2095.279; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4207.742; parent = 3179.293; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
                  RD_CMD |                           000010 |                           000010
                 RD_DATA |                           000100 |                           000100
                      WR |                           001000 |                           001000
            WR_WAIT_DATA |                           010000 |                           010000
             WR_WAIT_CMD |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mig_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    HOLD |                            00001 |                             1111
                 WAIT_WR |                            00010 |                             0001
                      WR |                            00100 |                             0010
                 WAIT_RD |                            01000 |                             0100
                      RD |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'test'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3211.305 ; gain = 513.270 ; free physical = 11096 ; free virtual = 20050
Synthesis current peak Physical Memory [PSS] (MB): peak = 2274.226; parent = 2095.279; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4207.742; parent = 3179.293; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 5     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 9     
	   4 Input  128 Bit        Muxes := 1     
	   5 Input  128 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	   5 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   25 Bit        Muxes := 23    
	   4 Input   25 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 3     
	   5 Input   10 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 8     
	   5 Input    5 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 37    
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3211.305 ; gain = 513.270 ; free physical = 11092 ; free virtual = 20029
Synthesis current peak Physical Memory [PSS] (MB): peak = 2274.226; parent = 2095.279; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4207.742; parent = 3179.293; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3583.766 ; gain = 885.730 ; free physical = 10519 ; free virtual = 19463
Synthesis current peak Physical Memory [PSS] (MB): peak = 2851.707; parent = 2672.792; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4612.219; parent = 3583.770; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 3641.383 ; gain = 943.348 ; free physical = 10495 ; free virtual = 19431
Synthesis current peak Physical Memory [PSS] (MB): peak = 2877.953; parent = 2699.038; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4669.836; parent = 3641.387; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 3649.391 ; gain = 951.355 ; free physical = 10489 ; free virtual = 19426
Synthesis current peak Physical Memory [PSS] (MB): peak = 2879.746; parent = 2700.831; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.844; parent = 3649.395; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3649.391 ; gain = 951.355 ; free physical = 10494 ; free virtual = 19430
Synthesis current peak Physical Memory [PSS] (MB): peak = 2879.992; parent = 2701.077; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.844; parent = 3649.395; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3649.391 ; gain = 951.355 ; free physical = 10494 ; free virtual = 19430
Synthesis current peak Physical Memory [PSS] (MB): peak = 2879.992; parent = 2701.077; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.844; parent = 3649.395; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3649.391 ; gain = 951.355 ; free physical = 10494 ; free virtual = 19430
Synthesis current peak Physical Memory [PSS] (MB): peak = 2880.129; parent = 2701.214; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.844; parent = 3649.395; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3649.391 ; gain = 951.355 ; free physical = 10494 ; free virtual = 19430
Synthesis current peak Physical Memory [PSS] (MB): peak = 2880.191; parent = 2701.276; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.844; parent = 3649.395; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3649.391 ; gain = 951.355 ; free physical = 10494 ; free virtual = 19430
Synthesis current peak Physical Memory [PSS] (MB): peak = 2880.191; parent = 2701.276; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.844; parent = 3649.395; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3649.391 ; gain = 951.355 ; free physical = 10486 ; free virtual = 19430
Synthesis current peak Physical Memory [PSS] (MB): peak = 2880.191; parent = 2701.276; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.844; parent = 3649.395; children = 1028.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ddr4_core     |         1|
|2     |fifo_ddr4_buf |         3|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |ddr4_core     |     1|
|2     |fifo_ddr4_buf |     3|
|5     |CARRY8        |    36|
|6     |LUT1          |   149|
|7     |LUT2          |    48|
|8     |LUT3          |    84|
|9     |LUT4          |    82|
|10    |LUT5          |   132|
|11    |LUT6          |   418|
|12    |FDRE          |   801|
|13    |FDSE          |    32|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3649.391 ; gain = 951.355 ; free physical = 10486 ; free virtual = 19430
Synthesis current peak Physical Memory [PSS] (MB): peak = 2880.191; parent = 2701.276; children = 178.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.844; parent = 3649.395; children = 1028.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3649.391 ; gain = 780.668 ; free physical = 10527 ; free virtual = 19471
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3649.398 ; gain = 951.355 ; free physical = 10527 ; free virtual = 19471
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3657.391 ; gain = 0.000 ; free physical = 10625 ; free virtual = 19570
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3696.277 ; gain = 0.000 ; free physical = 10566 ; free virtual = 19510
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f078e1a3
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3696.277 ; gain = 1916.262 ; free physical = 10788 ; free virtual = 19733
INFO: [Common 17-1381] The checkpoint '/home/zchliu/work/Vivado_Project/zcu102_pl_ddr4/zcu102_pl_ddr4.runs/synth_1/test_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_top_utilization_synth.rpt -pb test_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  9 02:53:11 2023...
