<profile>

<section name = "Vivado HLS Report for 'compute'" level="0">
<item name = "Date">Sun Mar 28 21:18:48 2021
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">mac_vivado_dma64_w32</item>
<item name = "Solution">mac_vivado_acc</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v2000t-flg1925-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.508 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 2, -, -, ?, no</column>
<column name="- Loop 2">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 2.1">?, ?, 3, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 6, 0, 499, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 233, -</column>
<column name="Register">-, -, 399, -, -</column>
<specialColumn name="Available SLR">646, 540, 610800, 305400, 0</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, ~0, ~0, 100</specialColumn>
<specialColumn name="Available">2584, 2160, 2443200, 1221600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="in_rem_2_fu_223_p2">*, 3, 0, 21, 32, 32</column>
<column name="mul_ln95_fu_343_p2">*, 3, 0, 21, 32, 32</column>
<column name="acc_fu_355_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln73_fu_227_p2">+, 0, 0, 39, 32, 2</column>
<column name="i_1_fu_420_p2">+, 0, 0, 20, 13, 2</column>
<column name="i_fu_250_p2">+, 0, 0, 39, 32, 1</column>
<column name="in_rem_fu_337_p2">+, 0, 0, 39, 32, 14</column>
<column name="length_fu_239_p2">+, 0, 0, 39, 32, 1</column>
<column name="vector_index_fu_362_p2">+, 0, 0, 39, 32, 2</column>
<column name="vector_number_fu_409_p2">+, 0, 0, 39, 32, 1</column>
<column name="icmp_ln100_fu_368_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln75_fu_245_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln86_fu_292_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln89_fu_298_p2">icmp, 0, 0, 18, 32, 13</column>
<column name="icmp_ln92_fu_316_p2">icmp, 0, 0, 13, 13, 13</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln73_fu_233_p2">or, 0, 0, 32, 1, 32</column>
<column name="in_len_fu_308_p3">select, 0, 0, 13, 1, 12</column>
<column name="select_ln180_fu_283_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_0_i_fu_58">9, 2, 32, 64</column>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="i1_0_i_reg_201">9, 2, 13, 26</column>
<column name="i_0_i_reg_180">9, 2, 32, 64</column>
<column name="in_rem_0_i_reg_191">9, 2, 32, 64</column>
<column name="mac_len_blk_n">9, 2, 1, 2</column>
<column name="mac_len_out_blk_n">9, 2, 1, 2</column>
<column name="mac_vec_blk_n">9, 2, 1, 2</column>
<column name="mac_vec_out_blk_n">9, 2, 1, 2</column>
<column name="p_inbuff_0_V_address0">15, 3, 12, 36</column>
<column name="p_inbuff_1_V_address0">15, 3, 12, 36</column>
<column name="p_outbuff_0_V_address0">15, 3, 6, 18</column>
<column name="p_outbuff_0_V_d0">15, 3, 32, 96</column>
<column name="p_outbuff_1_V_address0">15, 3, 6, 18</column>
<column name="p_outbuff_1_V_d0">15, 3, 32, 96</column>
<column name="vector_index_1_fu_66">9, 2, 32, 64</column>
<column name="vector_number_1_fu_62">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_0_i_fu_58">32, 0, 32, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i1_0_i_reg_201">13, 0, 13, 0</column>
<column name="i_0_i_reg_180">32, 0, 32, 0</column>
<column name="i_reg_450">32, 0, 32, 0</column>
<column name="in_len_reg_505">13, 0, 13, 0</column>
<column name="in_rem_0_i_reg_191">32, 0, 32, 0</column>
<column name="in_rem_2_reg_437">32, 0, 32, 0</column>
<column name="length_reg_442">31, 0, 32, 1</column>
<column name="mac_len_read_reg_431">32, 0, 32, 0</column>
<column name="mac_vec_read_reg_426">32, 0, 32, 0</column>
<column name="mul_ln95_reg_528">32, 0, 32, 0</column>
<column name="p_outbuff_0_V_addr_reg_470">6, 0, 6, 0</column>
<column name="p_outbuff_1_V_addr_reg_475">6, 0, 6, 0</column>
<column name="trunc_ln180_reg_455">1, 0, 1, 0</column>
<column name="vector_index_1_fu_66">32, 0, 32, 0</column>
<column name="vector_number_1_fu_62">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute, return value</column>
<column name="p_inbuff_0_V_address0">out, 12, ap_memory, p_inbuff_0_V, array</column>
<column name="p_inbuff_0_V_ce0">out, 1, ap_memory, p_inbuff_0_V, array</column>
<column name="p_inbuff_0_V_q0">in, 32, ap_memory, p_inbuff_0_V, array</column>
<column name="p_inbuff_1_V_address0">out, 12, ap_memory, p_inbuff_1_V, array</column>
<column name="p_inbuff_1_V_ce0">out, 1, ap_memory, p_inbuff_1_V, array</column>
<column name="p_inbuff_1_V_q0">in, 32, ap_memory, p_inbuff_1_V, array</column>
<column name="mac_vec_dout">in, 32, ap_fifo, mac_vec, pointer</column>
<column name="mac_vec_empty_n">in, 1, ap_fifo, mac_vec, pointer</column>
<column name="mac_vec_read">out, 1, ap_fifo, mac_vec, pointer</column>
<column name="mac_len_dout">in, 32, ap_fifo, mac_len, pointer</column>
<column name="mac_len_empty_n">in, 1, ap_fifo, mac_len, pointer</column>
<column name="mac_len_read">out, 1, ap_fifo, mac_len, pointer</column>
<column name="p_outbuff_0_V_address0">out, 6, ap_memory, p_outbuff_0_V, array</column>
<column name="p_outbuff_0_V_ce0">out, 1, ap_memory, p_outbuff_0_V, array</column>
<column name="p_outbuff_0_V_we0">out, 1, ap_memory, p_outbuff_0_V, array</column>
<column name="p_outbuff_0_V_d0">out, 32, ap_memory, p_outbuff_0_V, array</column>
<column name="p_outbuff_1_V_address0">out, 6, ap_memory, p_outbuff_1_V, array</column>
<column name="p_outbuff_1_V_ce0">out, 1, ap_memory, p_outbuff_1_V, array</column>
<column name="p_outbuff_1_V_we0">out, 1, ap_memory, p_outbuff_1_V, array</column>
<column name="p_outbuff_1_V_d0">out, 32, ap_memory, p_outbuff_1_V, array</column>
<column name="mac_vec_out_din">out, 32, ap_fifo, mac_vec_out, pointer</column>
<column name="mac_vec_out_full_n">in, 1, ap_fifo, mac_vec_out, pointer</column>
<column name="mac_vec_out_write">out, 1, ap_fifo, mac_vec_out, pointer</column>
<column name="mac_len_out_din">out, 32, ap_fifo, mac_len_out, pointer</column>
<column name="mac_len_out_full_n">in, 1, ap_fifo, mac_len_out, pointer</column>
<column name="mac_len_out_write">out, 1, ap_fifo, mac_len_out, pointer</column>
</table>
</item>
</section>
</profile>
