/* Xtensa configuration-specific ISA information.

   Copyright (c) 2003-2012 Tensilica Inc.

   Permission is hereby granted, free of charge, to any person obtaining
   a copy of this software and associated documentation files (the
   "Software"), to deal in the Software without restriction, including
   without limitation the rights to use, copy, modify, merge, publish,
   distribute, sublicense, and/or sell copies of the Software, and to
   permit persons to whom the Software is furnished to do so, subject to
   the following conditions:

   The above copyright notice and this permission notice shall be included
   in all copies or substantial portions of the Software.

   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
   EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
   MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
   IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
   CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
   TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
   SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.  */

#include "xtensa-isa.h"
#include "xtensa-isa-internal.h"


/* Sysregs.  */

static xtensa_sysreg_internal sysregs[] = {
  { "LBEG", 0, 0 },
  { "LEND", 1, 0 },
  { "LCOUNT", 2, 0 },
  { "BR", 4, 0 },
  { "ACCLO", 16, 0 },
  { "ACCHI", 17, 0 },
  { "M0", 32, 0 },
  { "M1", 33, 0 },
  { "M2", 34, 0 },
  { "M3", 35, 0 },
  { "PTEVADDR", 83, 0 },
  { "MMID", 89, 0 },
  { "DDR", 104, 0 },
  { "CONFIGID0", 176, 0 },
  { "CONFIGID1", 208, 0 },
  { "INTERRUPT", 226, 0 },
  { "INTCLEAR", 227, 0 },
  { "CCOUNT", 234, 0 },
  { "PRID", 235, 0 },
  { "ICOUNT", 236, 0 },
  { "CCOMPARE0", 240, 0 },
  { "CCOMPARE1", 241, 0 },
  { "CCOMPARE2", 242, 0 },
  { "VECBASE", 231, 0 },
  { "EPC1", 177, 0 },
  { "EPC2", 178, 0 },
  { "EPC3", 179, 0 },
  { "EPC4", 180, 0 },
  { "EPC5", 181, 0 },
  { "EPC6", 182, 0 },
  { "EPC7", 183, 0 },
  { "EXCSAVE1", 209, 0 },
  { "EXCSAVE2", 210, 0 },
  { "EXCSAVE3", 211, 0 },
  { "EXCSAVE4", 212, 0 },
  { "EXCSAVE5", 213, 0 },
  { "EXCSAVE6", 214, 0 },
  { "EXCSAVE7", 215, 0 },
  { "EPS2", 194, 0 },
  { "EPS3", 195, 0 },
  { "EPS4", 196, 0 },
  { "EPS5", 197, 0 },
  { "EPS6", 198, 0 },
  { "EPS7", 199, 0 },
  { "EXCCAUSE", 232, 0 },
  { "DEPC", 192, 0 },
  { "EXCVADDR", 238, 0 },
  { "WINDOWBASE", 72, 0 },
  { "WINDOWSTART", 73, 0 },
  { "SAR", 3, 0 },
  { "LITBASE", 5, 0 },
  { "PS", 230, 0 },
  { "MISC0", 244, 0 },
  { "MISC1", 245, 0 },
  { "MISC2", 246, 0 },
  { "MISC3", 247, 0 },
  { "INTENABLE", 228, 0 },
  { "DBREAKA0", 144, 0 },
  { "DBREAKC0", 160, 0 },
  { "DBREAKA1", 145, 0 },
  { "DBREAKC1", 161, 0 },
  { "IBREAKA0", 128, 0 },
  { "IBREAKA1", 129, 0 },
  { "IBREAKENABLE", 96, 0 },
  { "ICOUNTLEVEL", 237, 0 },
  { "DEBUGCAUSE", 233, 0 },
  { "RASID", 90, 0 },
  { "ITLBCFG", 91, 0 },
  { "DTLBCFG", 92, 0 },
  { "CPENABLE", 224, 0 },
  { "SCOMPARE1", 12, 0 },
  { "ATOMCTL", 99, 0 },
  { "THREADPTR", 231, 1 },
  { "EXPSTATE", 230, 1 },
  { "run_stall", 0, 1 },
  { "out_interrupt_word", 1, 1 },
  { "Reg_Addr_mintc", 2, 1 },
  { "Data_out_mintc", 3, 1 },
  { "Write_mintc", 4, 1 },
  { "Read_mintc", 5, 1 },
  { "Programming_mode_mintc", 6, 1 },
  { "Soft_reset_mintc", 7, 1 },
  { "weight_red", 8, 1 },
  { "output_rate", 9, 1 },
  { "look_up_max_index", 10, 1 },
  { "CRC_S", 11, 1 },
  { "CNT", 12, 1 },
  { "CRC_POLY", 13, 1 },
  { "CRCmode", 14, 1 },
  { "DCNT", 15, 1 },
  { "w0", 16, 1 },
  { "w1", 17, 1 },
  { "w2", 18, 1 },
  { "w3", 19, 1 },
  { "w4", 20, 1 },
  { "w5", 21, 1 },
  { "w6", 22, 1 },
  { "w7", 23, 1 },
  { "w8", 24, 1 },
  { "w9", 25, 1 },
  { "w10", 26, 1 },
  { "w11", 27, 1 },
  { "w12", 28, 1 },
  { "w13", 29, 1 },
  { "w14", 30, 1 },
  { "w15", 31, 1 },
  { "mya", 32, 1 },
  { "myb", 33, 1 },
  { "myc", 34, 1 },
  { "myd", 35, 1 },
  { "mye", 36, 1 },
  { "MSB_OFFSET", 37, 1 },
  { "sem_req_out", 38, 1 },
  { "sem_soft_reset", 39, 1 },
  { "ACCUM_0", 40, 1 },
  { "ACCUM_1", 41, 1 },
  { "RESULT_0", 42, 1 },
  { "RESULT_1", 43, 1 },
  { "TOB0_ptr", 44, 1 },
  { "TOB1_ptr", 45, 1 },
  { "TOB2_ptr", 46, 1 },
  { "TOB3_ptr", 47, 1 },
  { "TOB4_ptr", 48, 1 },
  { "DST_RIB_T2_ptr", 49, 1 },
  { "SRC_RIB_T2_ptr", 50, 1 },
  { "field_val0", 51, 1 },
  { "field_val1", 52, 1 },
  { "field_val2", 53, 1 },
  { "field_val3", 54, 1 },
  { "field_val4", 55, 1 },
  { "Field_index", 56, 1 },
  { "ss", 57, 1 }
};

#define NUM_SYSREGS 132
#define MAX_SPECIAL_REG 247
#define MAX_USER_REG 231


/* Processor states.  */

static xtensa_state_internal states[] = {
  { "LCOUNT", 32, 0 },
  { "PC", 32, 0 },
  { "ICOUNT", 32, 0 },
  { "DDR", 32, 0 },
  { "INTERRUPT", 23, 0 },
  { "CCOUNT", 32, 0 },
  { "XTSYNC", 1, 0 },
  { "VECBASE", 22, 0 },
  { "EPC1", 32, 0 },
  { "EPC2", 32, 0 },
  { "EPC3", 32, 0 },
  { "EPC4", 32, 0 },
  { "EPC5", 32, 0 },
  { "EPC6", 32, 0 },
  { "EPC7", 32, 0 },
  { "EXCSAVE1", 32, 0 },
  { "EXCSAVE2", 32, 0 },
  { "EXCSAVE3", 32, 0 },
  { "EXCSAVE4", 32, 0 },
  { "EXCSAVE5", 32, 0 },
  { "EXCSAVE6", 32, 0 },
  { "EXCSAVE7", 32, 0 },
  { "EPS2", 15, 0 },
  { "EPS3", 15, 0 },
  { "EPS4", 15, 0 },
  { "EPS5", 15, 0 },
  { "EPS6", 15, 0 },
  { "EPS7", 15, 0 },
  { "EXCCAUSE", 6, 0 },
  { "PSINTLEVEL", 4, 0 },
  { "PSUM", 1, 0 },
  { "PSWOE", 1, 0 },
  { "PSRING", 2, 0 },
  { "PSEXCM", 1, 0 },
  { "DEPC", 32, 0 },
  { "EXCVADDR", 32, 0 },
  { "WindowBase", 4, 0 },
  { "WindowStart", 16, 0 },
  { "PSCALLINC", 2, 0 },
  { "PSOWB", 4, 0 },
  { "LBEG", 32, 0 },
  { "LEND", 32, 0 },
  { "SAR", 6, 0 },
  { "THREADPTR", 32, 0 },
  { "LITBADDR", 20, 0 },
  { "LITBEN", 1, 0 },
  { "MISC0", 32, 0 },
  { "MISC1", 32, 0 },
  { "MISC2", 32, 0 },
  { "MISC3", 32, 0 },
  { "ACC", 40, 0 },
  { "InOCDMode", 1, 0 },
  { "INTENABLE", 23, 0 },
  { "DBREAKA0", 32, 0 },
  { "DBREAKC0", 8, 0 },
  { "DBREAKA1", 32, 0 },
  { "DBREAKC1", 8, 0 },
  { "IBREAKA0", 32, 0 },
  { "IBREAKA1", 32, 0 },
  { "IBREAKENABLE", 2, 0 },
  { "ICOUNTLEVEL", 4, 0 },
  { "DEBUGCAUSE", 6, 0 },
  { "DBNUM", 4, 0 },
  { "CCOMPARE0", 32, 0 },
  { "CCOMPARE1", 32, 0 },
  { "CCOMPARE2", 32, 0 },
  { "ASID3", 8, 0 },
  { "ASID2", 8, 0 },
  { "ASID1", 8, 0 },
  { "INSTPGSZID6", 1, 0 },
  { "INSTPGSZID5", 1, 0 },
  { "INSTPGSZID4", 2, 0 },
  { "DATAPGSZID6", 1, 0 },
  { "DATAPGSZID5", 1, 0 },
  { "DATAPGSZID4", 2, 0 },
  { "PTBASE", 10, 0 },
  { "CPENABLE", 8, 0 },
  { "SCOMPARE1", 32, 0 },
  { "ATOMCTL", 6, 0 },
  { "EXPSTATE", 32, XTENSA_STATE_IS_EXPORTED },
  { "run_stall", 24, XTENSA_STATE_IS_EXPORTED },
  { "out_interrupt_word", 11, XTENSA_STATE_IS_EXPORTED },
  { "Reg_Addr_mintc", 7, XTENSA_STATE_IS_EXPORTED },
  { "Data_out_mintc", 32, XTENSA_STATE_IS_EXPORTED },
  { "Write_mintc", 1, XTENSA_STATE_IS_EXPORTED },
  { "Read_mintc", 1, XTENSA_STATE_IS_EXPORTED },
  { "Programming_mode_mintc", 1, XTENSA_STATE_IS_EXPORTED },
  { "Soft_reset_mintc", 1, XTENSA_STATE_IS_EXPORTED },
  { "weight_red", 8, 0 },
  { "output_rate", 8, 0 },
  { "look_up_max_index", 8, 0 },
  { "CRC_S", 16, 0 },
  { "CNT", 32, 0 },
  { "CRC_POLY", 32, 0 },
  { "CRCmode", 3, 0 },
  { "DCNT", 32, 0 },
  { "w0", 32, 0 },
  { "w1", 32, 0 },
  { "w2", 32, 0 },
  { "w3", 32, 0 },
  { "w4", 32, 0 },
  { "w5", 32, 0 },
  { "w6", 32, 0 },
  { "w7", 32, 0 },
  { "w8", 32, 0 },
  { "w9", 32, 0 },
  { "w10", 32, 0 },
  { "w11", 32, 0 },
  { "w12", 32, 0 },
  { "w13", 32, 0 },
  { "w14", 32, 0 },
  { "w15", 32, 0 },
  { "mya", 32, 0 },
  { "myb", 32, 0 },
  { "myc", 32, 0 },
  { "myd", 32, 0 },
  { "mye", 32, 0 },
  { "MSB_OFFSET", 1, 0 },
  { "sem_req_out", 13, XTENSA_STATE_IS_EXPORTED },
  { "sem_soft_reset", 1, XTENSA_STATE_IS_EXPORTED },
  { "ACCUM", 64, 0 },
  { "RESULT", 64, 0 },
  { "TOB0_ptr", 32, 0 },
  { "TOB1_ptr", 32, 0 },
  { "TOB2_ptr", 32, 0 },
  { "TOB3_ptr", 32, 0 },
  { "TOB4_ptr", 32, 0 },
  { "DST_RIB_T2_ptr", 32, 0 },
  { "SRC_RIB_T2_ptr", 32, 0 },
  { "field_val0", 32, 0 },
  { "field_val1", 32, 0 },
  { "field_val2", 32, 0 },
  { "field_val3", 32, 0 },
  { "field_val4", 32, 0 },
  { "Field_index", 4, 0 },
  { "ss", 2, 0 }
};

#define NUM_STATES 136

enum xtensa_state_id {
  STATE_LCOUNT,
  STATE_PC,
  STATE_ICOUNT,
  STATE_DDR,
  STATE_INTERRUPT,
  STATE_CCOUNT,
  STATE_XTSYNC,
  STATE_VECBASE,
  STATE_EPC1,
  STATE_EPC2,
  STATE_EPC3,
  STATE_EPC4,
  STATE_EPC5,
  STATE_EPC6,
  STATE_EPC7,
  STATE_EXCSAVE1,
  STATE_EXCSAVE2,
  STATE_EXCSAVE3,
  STATE_EXCSAVE4,
  STATE_EXCSAVE5,
  STATE_EXCSAVE6,
  STATE_EXCSAVE7,
  STATE_EPS2,
  STATE_EPS3,
  STATE_EPS4,
  STATE_EPS5,
  STATE_EPS6,
  STATE_EPS7,
  STATE_EXCCAUSE,
  STATE_PSINTLEVEL,
  STATE_PSUM,
  STATE_PSWOE,
  STATE_PSRING,
  STATE_PSEXCM,
  STATE_DEPC,
  STATE_EXCVADDR,
  STATE_WindowBase,
  STATE_WindowStart,
  STATE_PSCALLINC,
  STATE_PSOWB,
  STATE_LBEG,
  STATE_LEND,
  STATE_SAR,
  STATE_THREADPTR,
  STATE_LITBADDR,
  STATE_LITBEN,
  STATE_MISC0,
  STATE_MISC1,
  STATE_MISC2,
  STATE_MISC3,
  STATE_ACC,
  STATE_InOCDMode,
  STATE_INTENABLE,
  STATE_DBREAKA0,
  STATE_DBREAKC0,
  STATE_DBREAKA1,
  STATE_DBREAKC1,
  STATE_IBREAKA0,
  STATE_IBREAKA1,
  STATE_IBREAKENABLE,
  STATE_ICOUNTLEVEL,
  STATE_DEBUGCAUSE,
  STATE_DBNUM,
  STATE_CCOMPARE0,
  STATE_CCOMPARE1,
  STATE_CCOMPARE2,
  STATE_ASID3,
  STATE_ASID2,
  STATE_ASID1,
  STATE_INSTPGSZID6,
  STATE_INSTPGSZID5,
  STATE_INSTPGSZID4,
  STATE_DATAPGSZID6,
  STATE_DATAPGSZID5,
  STATE_DATAPGSZID4,
  STATE_PTBASE,
  STATE_CPENABLE,
  STATE_SCOMPARE1,
  STATE_ATOMCTL,
  STATE_EXPSTATE,
  STATE_run_stall,
  STATE_out_interrupt_word,
  STATE_Reg_Addr_mintc,
  STATE_Data_out_mintc,
  STATE_Write_mintc,
  STATE_Read_mintc,
  STATE_Programming_mode_mintc,
  STATE_Soft_reset_mintc,
  STATE_weight_red,
  STATE_output_rate,
  STATE_look_up_max_index,
  STATE_CRC_S,
  STATE_CNT,
  STATE_CRC_POLY,
  STATE_CRCmode,
  STATE_DCNT,
  STATE_w0,
  STATE_w1,
  STATE_w2,
  STATE_w3,
  STATE_w4,
  STATE_w5,
  STATE_w6,
  STATE_w7,
  STATE_w8,
  STATE_w9,
  STATE_w10,
  STATE_w11,
  STATE_w12,
  STATE_w13,
  STATE_w14,
  STATE_w15,
  STATE_mya,
  STATE_myb,
  STATE_myc,
  STATE_myd,
  STATE_mye,
  STATE_MSB_OFFSET,
  STATE_sem_req_out,
  STATE_sem_soft_reset,
  STATE_ACCUM,
  STATE_RESULT,
  STATE_TOB0_ptr,
  STATE_TOB1_ptr,
  STATE_TOB2_ptr,
  STATE_TOB3_ptr,
  STATE_TOB4_ptr,
  STATE_DST_RIB_T2_ptr,
  STATE_SRC_RIB_T2_ptr,
  STATE_field_val0,
  STATE_field_val1,
  STATE_field_val2,
  STATE_field_val3,
  STATE_field_val4,
  STATE_Field_index,
  STATE_ss
};


/* Field definitions.  */

static unsigned
Field_t_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_s_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_s_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_r_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_r_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_op2_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  return tie_t;
}

static void
Field_op2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_op1_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
  return tie_t;
}

static void
Field_op1_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
}

static unsigned
Field_op0_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_op0_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_n_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_n_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_m_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_m_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_sr_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_sr_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_st_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_st_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_thi3_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_thi3_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_t3_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_t3_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_tlo_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_tlo_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_w_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_w_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
}

static unsigned
Field_r3_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
  return tie_t;
}

static void
Field_r3_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
}

static unsigned
Field_rhi_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 16) >> 30);
  return tie_t;
}

static void
Field_rhi_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc000) | (tie_t << 14);
}

static unsigned
Field_s3to1_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  return tie_t;
}

static void
Field_s3to1_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
}

static unsigned
Field_cp_final50e7a063_fld7915inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 8) | ((insn[0] << 16) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7915inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff00) | (tie_t << 8);
  tie_t = (val << 20) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_sae4_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
  return tie_t;
}

static void
Field_sae4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
}

static unsigned
Field_cp_final50e7a063_fld7763_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 12) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7763_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0000) | (tie_t << 17);
}

static unsigned
Field_cp_final50e7a063_fld7912inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 2) | ((insn[0] << 16) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7912inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc000) | (tie_t << 14);
  tie_t = (val << 26) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7939inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7939inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
  tie_t = (val << 20) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7944inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 7) | ((insn[0] << 20) >> 25);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7944inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0xfe0) | (tie_t << 5);
  tie_t = (val << 21) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8149inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8149inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7924inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 9) | ((insn[0] << 16) >> 23);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7924inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0xff80) | (tie_t << 7);
  tie_t = (val << 19) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8150inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8150inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7920inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 11) | ((insn[0] << 16) >> 21);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7920inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 21) >> 21;
  insn[0] = (insn[0] & ~0xffe0) | (tie_t << 5);
  tie_t = (val << 17) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8151inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8151inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7954inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7954inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
  tie_t = (val << 26) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8152inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8152inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7919inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 12) | ((insn[0] << 16) >> 20);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7919inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0xfff0) | (tie_t << 4);
  tie_t = (val << 16) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7940inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7940inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
  tie_t = (val << 20) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7946inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7946inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8153inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8153inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7910inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7910inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7941inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7941inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
  tie_t = (val << 20) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7942inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7942inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
  tie_t = (val << 20) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7917inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 12) | ((insn[0] << 16) >> 20);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7917inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0xfff0) | (tie_t << 4);
  tie_t = (val << 16) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7930inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7930inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8154inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8154inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7926inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 7) | ((insn[0] << 16) >> 25);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7926inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0xfe00) | (tie_t << 9);
  tie_t = (val << 21) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8155inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 23) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8155inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f0) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7952inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7952inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7908inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7908inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7907inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7907inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7949inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7949inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7909inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7909inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7913inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 5) | ((insn[0] << 16) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7913inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf800) | (tie_t << 11);
  tie_t = (val << 23) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7899inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 8) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7899inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x800000) | (tie_t << 23);
}

static unsigned
Field_cp_final50e7a063_fld7841_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 18) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7841_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x2000) | (tie_t << 13);
}

static unsigned
Field_bbi4_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  return tie_t;
}

static void
Field_bbi4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_cp_final50e7a063_fld8156inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 16) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8156inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc000) | (tie_t << 14);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7935inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 5) | ((insn[0] << 20) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7935inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf80) | (tie_t << 7);
  tie_t = (val << 23) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7765_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 8) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7765_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00000) | (tie_t << 21);
}

static unsigned
Field_sa4_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 11) >> 31);
  return tie_t;
}

static void
Field_sa4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x100000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8157inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8157inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7901inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 8) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 12) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7901inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0000) | (tie_t << 17);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x800000) | (tie_t << 23);
}

static unsigned
Field_cp_final50e7a063_fld8158inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  tie_t = (tie_t << 3) | ((insn[0] << 15) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8158inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c000) | (tie_t << 14);
  tie_t = (val << 26) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7902inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 8) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 12) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7902inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0000) | (tie_t << 18);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x800000) | (tie_t << 23);
}

static unsigned
Field_cp_final50e7a063_fld8160inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  tie_t = (tie_t << 4) | ((insn[0] << 14) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8160inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c000) | (tie_t << 14);
  tie_t = (val << 25) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7904inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 8) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 12) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7904inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80000) | (tie_t << 19);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x800000) | (tie_t << 23);
}

static unsigned
Field_cp_final50e7a063_fld8162inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  tie_t = (tie_t << 5) | ((insn[0] << 13) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8162inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c000) | (tie_t << 14);
  tie_t = (val << 24) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7955inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7955inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8164inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8164inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7922inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 10) | ((insn[0] << 16) >> 22);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7922inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0xffc0) | (tie_t << 6);
  tie_t = (val << 18) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8165inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8165inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7953inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7953inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7943inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7943inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
  tie_t = (val << 20) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7931inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 16) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7931inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe000) | (tie_t << 13);
  tie_t = (val << 25) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8166inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 19) >> 23);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8166inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x1ff0) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7928inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 6) | ((insn[0] << 16) >> 26);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7928inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc00) | (tie_t << 10);
  tie_t = (val << 22) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8167inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 22) >> 26);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8167inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f0) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7911inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7911inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7957inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 8) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7957inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8168inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 10) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8168inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x300000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7951inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7951inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7933inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7933inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7894_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 8) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7894_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800000) | (tie_t << 23);
}

static unsigned
Field_cp_final50e7a063_fld8169inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 9) >> 23);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8169inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 22) >> 23;
  insn[0] = (insn[0] & ~0x7fc000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld7898inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 8) >> 31);
  tie_t = (tie_t << 6) | ((insn[0] << 12) >> 26);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7898inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc000) | (tie_t << 14);
  tie_t = (val << 25) >> 31;
  insn[0] = (insn[0] & ~0x800000) | (tie_t << 23);
}

static unsigned
Field_cp_final50e7a063_fld8171inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8171inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8172inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8172inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7893inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 8) >> 31);
  tie_t = (tie_t << 6) | ((insn[0] << 12) >> 26);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7893inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc000) | (tie_t << 14);
  tie_t = (val << 25) >> 31;
  insn[0] = (insn[0] & ~0x800000) | (tie_t << 23);
}

static unsigned
Field_cp_final50e7a063_fld7896inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 8) >> 31);
  tie_t = (tie_t << 6) | ((insn[0] << 12) >> 26);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7896inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc000) | (tie_t << 14);
  tie_t = (val << 25) >> 31;
  insn[0] = (insn[0] & ~0x800000) | (tie_t << 23);
}

static unsigned
Field_cp_final50e7a063_fld7897inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 8) >> 31);
  tie_t = (tie_t << 6) | ((insn[0] << 12) >> 26);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7897inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc000) | (tie_t << 14);
  tie_t = (val << 25) >> 31;
  insn[0] = (insn[0] & ~0x800000) | (tie_t << 23);
}

static unsigned
Field_cp_final50e7a063_fld8173inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8173inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7934inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7934inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
  tie_t = (val << 25) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7906inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 8) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7906inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00000) | (tie_t << 21);
}

static unsigned
Field_cp_final50e7a063_fld7950inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7950inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7956inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 8) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7956inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00000) | (tie_t << 21);
}

static unsigned
Field_cp_final50e7a063_fld8174inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 11) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8174inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7948inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7948inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
  tie_t = (val << 26) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8175inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 22) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8175inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x380) | (tie_t << 7);
}

static unsigned
Field_cp_final50e7a063_fld7937inst_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 8) | ((insn[0] << 20) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7937inst_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0) | (tie_t << 4);
  tie_t = (val << 20) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_op0_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_op0_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_t_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_r_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_r_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_op0_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 28) >> 28);
  return tie_t;
}

static void
Field_op0_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf) | (tie_t << 0);
}

static unsigned
Field_z_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
  return tie_t;
}

static void
Field_z_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
}

static unsigned
Field_i_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_i_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_s_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_s_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_cp_final50e7a063_fld7995flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 8) >> 31);
  tie_t = (tie_t << 6) | ((insn[0] << 12) >> 26);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7995flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc000) | (tie_t << 14);
  tie_t = (val << 25) >> 31;
  insn[0] = (insn[0] & ~0x800000) | (tie_t << 23);
  tie_t = (val << 23) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_op0_s6_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_op0_s6_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
}

static unsigned
Field_cp_final50e7a063_fld8176flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 5) >> 29);
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8176flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 25) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
  tie_t = (val << 22) >> 29;
  insn[0] = (insn[0] & ~0x7000000) | (tie_t << 24);
}

static unsigned
Field_cp_final50e7a063_fld8004flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 10) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8004flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c0000) | (tie_t << 18);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld8179flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 5) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8179flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c00000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld7968flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 7) | ((insn[0] << 11) >> 25);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 26) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7968flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x20) | (tie_t << 5);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 23) >> 25;
  insn[0] = (insn[0] & ~0x1fc000) | (tie_t << 14);
  tie_t = (val << 21) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld8180flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 5) >> 26);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  tie_t = (tie_t << 3) | ((insn[0] << 27) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8180flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c) | (tie_t << 2);
  tie_t = (val << 26) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
  tie_t = (val << 22) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 16) >> 26;
  insn[0] = (insn[0] & ~0x7e00000) | (tie_t << 21);
}

static unsigned
Field_cp_final50e7a063_fld8007flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 10) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 12) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8007flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0000) | (tie_t << 18);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x200000) | (tie_t << 21);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld8182flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 5) >> 27);
  tie_t = (tie_t << 1) | ((insn[0] << 11) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 14) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  tie_t = (tie_t << 7) | ((insn[0] << 23) >> 25);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8182flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x1fc) | (tie_t << 2);
  tie_t = (val << 21) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 20) >> 31;
  insn[0] = (insn[0] & ~0x20000) | (tie_t << 17);
  tie_t = (val << 19) >> 31;
  insn[0] = (insn[0] & ~0x100000) | (tie_t << 20);
  tie_t = (val << 14) >> 27;
  insn[0] = (insn[0] & ~0x7c00000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld7967flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 7) | ((insn[0] << 11) >> 25);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7967flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 22) >> 25;
  insn[0] = (insn[0] & ~0x1fc000) | (tie_t << 14);
  tie_t = (val << 20) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld8186flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 5) >> 26);
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8186flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
  tie_t = (val << 21) >> 26;
  insn[0] = (insn[0] & ~0x7e00000) | (tie_t << 21);
}

static unsigned
Field_cp_final50e7a063_fld7965flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 7) | ((insn[0] << 11) >> 25);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 26) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7965flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38) | (tie_t << 3);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 21) >> 25;
  insn[0] = (insn[0] & ~0x1fc000) | (tie_t << 14);
  tie_t = (val << 19) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld8187flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 5) >> 26);
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 29) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8187flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4) | (tie_t << 2);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
  tie_t = (val << 22) >> 26;
  insn[0] = (insn[0] & ~0x7e00000) | (tie_t << 21);
}

static unsigned
Field_cp_final50e7a063_fld7990flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 10) | ((insn[0] << 8) >> 22);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7990flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0xffc000) | (tie_t << 14);
  tie_t = (val << 20) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld8177_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 5) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8177_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x7000000) | (tie_t << 24);
}

static unsigned
Field_cp_final50e7a063_fld8009flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 3) >> 22);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8009flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0x1ff80000) | (tie_t << 19);
}

static unsigned
Field_cp_final50e7a063_fld8017flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 3) >> 23);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8017flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x1ff00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8188flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 15) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8188flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x1c000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8030_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 29) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8030_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4) | (tie_t << 2);
}

static unsigned
Field_cp_final50e7a063_fld8189flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 15) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 26) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8189flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38) | (tie_t << 3);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 25) >> 29;
  insn[0] = (insn[0] & ~0x1c000) | (tie_t << 14);
  tie_t = (val << 23) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld8190flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 15) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 26) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8190flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38) | (tie_t << 3);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 25) >> 29;
  insn[0] = (insn[0] & ~0x1c000) | (tie_t << 14);
  tie_t = (val << 23) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld7960flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 6) | ((insn[0] << 12) >> 26);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 26) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7960flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x20) | (tie_t << 5);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 24) >> 26;
  insn[0] = (insn[0] & ~0xfc000) | (tie_t << 14);
  tie_t = (val << 22) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld7973flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 3) >> 17);
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7973flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
  tie_t = (val << 14) >> 17;
  insn[0] = (insn[0] & ~0x1fffc000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8191flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8191flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_cp_final50e7a063_fld7964flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 7) | ((insn[0] << 11) >> 25);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7964flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 20) >> 25;
  insn[0] = (insn[0] & ~0x1fc000) | (tie_t << 14);
  tie_t = (val << 18) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld8181_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 5) >> 26);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8181_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x7e00000) | (tie_t << 21);
}

static unsigned
Field_cp_final50e7a063_fld7991flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 8) >> 29);
  tie_t = (tie_t << 6) | ((insn[0] << 12) >> 26);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7991flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc000) | (tie_t << 14);
  tie_t = (val << 23) >> 29;
  insn[0] = (insn[0] & ~0xe00000) | (tie_t << 21);
  tie_t = (val << 21) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld8192flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 5) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 11) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8192flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x100000) | (tie_t << 20);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x7000000) | (tie_t << 24);
}

static unsigned
Field_cp_final50e7a063_fld7993flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 8) >> 30);
  tie_t = (tie_t << 6) | ((insn[0] << 12) >> 26);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7993flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc000) | (tie_t << 14);
  tie_t = (val << 24) >> 30;
  insn[0] = (insn[0] & ~0xc00000) | (tie_t << 22);
  tie_t = (val << 22) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld8193flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 5) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 10) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8193flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300000) | (tie_t << 20);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x7000000) | (tie_t << 24);
}

static unsigned
Field_cp_final50e7a063_fld7988flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 10) | ((insn[0] << 8) >> 22);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7988flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0xffc000) | (tie_t << 14);
  tie_t = (val << 20) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld7986flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 3) >> 29);
  tie_t = (tie_t << 6) | ((insn[0] << 12) >> 26);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7986flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 25) >> 26;
  insn[0] = (insn[0] & ~0xfc000) | (tie_t << 14);
  tie_t = (val << 22) >> 29;
  insn[0] = (insn[0] & ~0x1c000000) | (tie_t << 26);
}

static unsigned
Field_cp_final50e7a063_fld8195flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 6) >> 26);
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8195flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
  tie_t = (val << 23) >> 26;
  insn[0] = (insn[0] & ~0x3f00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7984flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 3) >> 28);
  tie_t = (tie_t << 6) | ((insn[0] << 12) >> 26);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7984flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 25) >> 26;
  insn[0] = (insn[0] & ~0xfc000) | (tie_t << 14);
  tie_t = (val << 21) >> 28;
  insn[0] = (insn[0] & ~0x1e000000) | (tie_t << 25);
}

static unsigned
Field_cp_final50e7a063_fld8197flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 7) >> 27);
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8197flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
  tie_t = (val << 24) >> 27;
  insn[0] = (insn[0] & ~0x1f00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7983flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 3) >> 27);
  tie_t = (tie_t << 6) | ((insn[0] << 12) >> 26);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7983flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 25) >> 26;
  insn[0] = (insn[0] & ~0xfc000) | (tie_t << 14);
  tie_t = (val << 20) >> 27;
  insn[0] = (insn[0] & ~0x1f000000) | (tie_t << 24);
}

static unsigned
Field_cp_final50e7a063_fld8199flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8199flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
  tie_t = (val << 25) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7962flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 7) | ((insn[0] << 11) >> 25);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7962flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 20) >> 25;
  insn[0] = (insn[0] & ~0x1fc000) | (tie_t << 14);
  tie_t = (val << 18) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld7981flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 3) >> 26);
  tie_t = (tie_t << 6) | ((insn[0] << 12) >> 26);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7981flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 25) >> 26;
  insn[0] = (insn[0] & ~0xfc000) | (tie_t << 14);
  tie_t = (val << 19) >> 26;
  insn[0] = (insn[0] & ~0x1f800000) | (tie_t << 23);
}

static unsigned
Field_cp_final50e7a063_fld8201flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8201flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
  tie_t = (val << 26) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7979flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 3) >> 25);
  tie_t = (tie_t << 6) | ((insn[0] << 12) >> 26);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7979flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 25) >> 26;
  insn[0] = (insn[0] & ~0xfc000) | (tie_t << 14);
  tie_t = (val << 18) >> 25;
  insn[0] = (insn[0] & ~0x1fc00000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8202flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 10) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8202flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x300000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8010flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 3) >> 22);
  tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8010flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
  tie_t = (val << 21) >> 22;
  insn[0] = (insn[0] & ~0x1ff80000) | (tie_t << 19);
}

static unsigned
Field_cp_final50e7a063_fld8203flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 22) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8203flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x380) | (tie_t << 7);
}

static unsigned
Field_cp_final50e7a063_fld8011flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 10) | ((insn[0] << 3) >> 22);
  tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8011flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
  tie_t = (val << 21) >> 22;
  insn[0] = (insn[0] & ~0x1ff80000) | (tie_t << 19);
}

static unsigned
Field_cp_final50e7a063_fld8032flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 3) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8032flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x1fe00000) | (tie_t << 21);
}

static unsigned
Field_cp_final50e7a063_fld8204flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 11) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8204flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7959flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 12) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7959flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0000) | (tie_t << 17);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld8015flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 3) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 12) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8015flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80000) | (tie_t << 19);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0x1e000000) | (tie_t << 25);
}

static unsigned
Field_cp_final50e7a063_fld8198_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 7) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8198_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8012flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 3) >> 26);
  tie_t = (tie_t << 1) | ((insn[0] << 12) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8012flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80000) | (tie_t << 19);
  tie_t = (val << 25) >> 26;
  insn[0] = (insn[0] & ~0x1f800000) | (tie_t << 23);
}

static unsigned
Field_cp_final50e7a063_fld8178_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8178_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8014flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 3) >> 27);
  tie_t = (tie_t << 1) | ((insn[0] << 12) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8014flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80000) | (tie_t << 19);
  tie_t = (val << 26) >> 27;
  insn[0] = (insn[0] & ~0x1f000000) | (tie_t << 24);
}

static unsigned
Field_cp_final50e7a063_fld8200_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8200_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7958flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7958flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld8016flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 3) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 12) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8016flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80000) | (tie_t << 19);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x1c000000) | (tie_t << 26);
}

static unsigned
Field_cp_final50e7a063_fld8196_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 6) >> 26);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8196_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8006flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 10) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8006flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c0000) | (tie_t << 18);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld8205flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 5) >> 27);
  tie_t = (tie_t << 1) | ((insn[0] << 14) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8205flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x20000) | (tie_t << 17);
  tie_t = (val << 23) >> 27;
  insn[0] = (insn[0] & ~0x7c00000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8026flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 3) >> 23);
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 21) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8026flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x400) | (tie_t << 10);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
  tie_t = (val << 20) >> 23;
  insn[0] = (insn[0] & ~0x1ff00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8206flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 8) | ((insn[0] << 22) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8206flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x3fc) | (tie_t << 2);
  tie_t = (val << 23) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
  tie_t = (val << 22) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8000flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 10) >> 31);
  tie_t = (tie_t << 5) | ((insn[0] << 12) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8000flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf8000) | (tie_t << 15);
  tie_t = (val << 26) >> 31;
  insn[0] = (insn[0] & ~0x200000) | (tie_t << 21);
  tie_t = (val << 24) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld8208flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 5) >> 27);
  tie_t = (tie_t << 1) | ((insn[0] << 11) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8208flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 23) >> 31;
  insn[0] = (insn[0] & ~0x100000) | (tie_t << 20);
  tie_t = (val << 18) >> 27;
  insn[0] = (insn[0] & ~0x7c00000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld7999flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 7) | ((insn[0] << 10) >> 25);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7999flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x3f8000) | (tie_t << 15);
  tie_t = (val << 23) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld8209flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 5) >> 27);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8209flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 19) >> 27;
  insn[0] = (insn[0] & ~0x7c00000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld7860_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 3) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7860_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f000000) | (tie_t << 24);
}

static unsigned
Field_cp_final50e7a063_fld8210flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 8) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 18) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8210flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x3800) | (tie_t << 11);
  tie_t = (val << 25) >> 28;
  insn[0] = (insn[0] & ~0xf00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8029flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 3) >> 23);
  tie_t = (tie_t << 1) | ((insn[0] << 29) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8029flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4) | (tie_t << 2);
  tie_t = (val << 22) >> 23;
  insn[0] = (insn[0] & ~0x1ff00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7966_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 26) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7966_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38) | (tie_t << 3);
}

static unsigned
Field_cp_final50e7a063_fld8020flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 3) >> 23);
  tie_t = (tie_t << 3) | ((insn[0] << 18) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8020flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x3800) | (tie_t << 11);
  tie_t = (val << 20) >> 23;
  insn[0] = (insn[0] & ~0x1ff00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8031flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 3) >> 23);
  tie_t = (tie_t << 1) | ((insn[0] << 29) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8031flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4) | (tie_t << 2);
  tie_t = (val << 22) >> 23;
  insn[0] = (insn[0] & ~0x1ff00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7985_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 3) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7985_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x1e000000) | (tie_t << 25);
}

static unsigned
Field_cp_final50e7a063_fld8211flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 7) >> 27);
  tie_t = (tie_t << 3) | ((insn[0] << 18) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8211flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x3800) | (tie_t << 11);
  tie_t = (val << 24) >> 27;
  insn[0] = (insn[0] & ~0x1f00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7997flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 7) | ((insn[0] << 10) >> 25);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7997flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x3f8000) | (tie_t << 15);
  tie_t = (val << 23) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld7987_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 3) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7987_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c000000) | (tie_t << 26);
}

static unsigned
Field_cp_final50e7a063_fld8212flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 6) >> 26);
  tie_t = (tie_t << 3) | ((insn[0] << 18) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8212flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x3800) | (tie_t << 11);
  tie_t = (val << 23) >> 26;
  insn[0] = (insn[0] & ~0x3f00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8002flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 3) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8002flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x18000000) | (tie_t << 27);
}

static unsigned
Field_cp_final50e7a063_fld8213flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 5) >> 25);
  tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8213flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
  tie_t = (val << 24) >> 25;
  insn[0] = (insn[0] & ~0x7f00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8018flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 3) >> 23);
  tie_t = (tie_t << 3) | ((insn[0] << 18) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8018flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x3800) | (tie_t << 11);
  tie_t = (val << 20) >> 23;
  insn[0] = (insn[0] & ~0x1ff00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8019_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 18) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8019_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x3800) | (tie_t << 11);
}

static unsigned
Field_cp_final50e7a063_fld7982_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 3) >> 26);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7982_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x1f800000) | (tie_t << 23);
}

static unsigned
Field_cp_final50e7a063_fld8215flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  tie_t = (tie_t << 3) | ((insn[0] << 18) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8215flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x3800) | (tie_t << 11);
  tie_t = (val << 26) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7975flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 3) >> 17);
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7975flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
  tie_t = (val << 14) >> 17;
  insn[0] = (insn[0] & ~0x1fffc000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8216flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8216flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 25) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
}

static unsigned
Field_cp_final50e7a063_fld7977flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 3) >> 17);
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7977flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
  tie_t = (val << 15) >> 17;
  insn[0] = (insn[0] & ~0x1fffc000) | (tie_t << 14);
}

static unsigned
Field_r_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_r_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
}

static unsigned
Field_cp_final50e7a063_fld7971flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 3) >> 17);
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7971flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
  tie_t = (val << 15) >> 17;
  insn[0] = (insn[0] & ~0x1fffc000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld7978flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 3) >> 17);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7978flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 16) >> 17;
  insn[0] = (insn[0] & ~0x1fffc000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8217flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8217flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
}

static unsigned
Field_cp_final50e7a063_fld7976flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 3) >> 17);
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7976flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
  tie_t = (val << 15) >> 17;
  insn[0] = (insn[0] & ~0x1fffc000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8024flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 3) >> 23);
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 21) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 26) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8024flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x20) | (tie_t << 5);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x600) | (tie_t << 9);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
  tie_t = (val << 18) >> 23;
  insn[0] = (insn[0] & ~0x1ff00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8219flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 15) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 27) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8219flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c) | (tie_t << 2);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
  tie_t = (val << 25) >> 29;
  insn[0] = (insn[0] & ~0x1c000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8025flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 3) >> 23);
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 21) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8025flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x600) | (tie_t << 9);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
  tie_t = (val << 19) >> 23;
  insn[0] = (insn[0] & ~0x1ff00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8220flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 15) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8220flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
  tie_t = (val << 24) >> 29;
  insn[0] = (insn[0] & ~0x1c000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8021flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 3) >> 23);
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 21) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 26) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8021flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x20) | (tie_t << 5);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x600) | (tie_t << 9);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
  tie_t = (val << 18) >> 23;
  insn[0] = (insn[0] & ~0x1ff00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8221flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 15) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8221flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x1c000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8027flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 3) >> 23);
  tie_t = (tie_t << 1) | ((insn[0] << 18) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8027flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x2000) | (tie_t << 13);
  tie_t = (val << 22) >> 23;
  insn[0] = (insn[0] & ~0x1ff00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8222flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 15) >> 29);
  tie_t = (tie_t << 4) | ((insn[0] << 19) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 26) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8222flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x20) | (tie_t << 5);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0x1e00) | (tie_t << 9);
  tie_t = (val << 24) >> 29;
  insn[0] = (insn[0] & ~0x1c000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld7969flix64_0_slot1_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 3) >> 17);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7969flix64_0_slot1_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 16) >> 17;
  insn[0] = (insn[0] & ~0x1fffc000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8083flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 10) | ((insn[0] << 12) >> 22);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8083flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0xffc00) | (tie_t << 10);
  tie_t = (val << 21) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_op0_s7_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 8) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 30) >> 30);
  return tie_t;
}

static void
Field_op0_s7_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3) | (tie_t << 0);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x800000) | (tie_t << 23);
}

static unsigned
Field_cp_final50e7a063_fld8224flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 10) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8224flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8044flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8044flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8048flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8048flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 9) >> 23);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 23) >> 23;
  insn[0] = (insn[0] & ~0x7fc000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8097flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 22) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8097flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c0) | (tie_t << 6);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8104flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8104flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld7885_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7885_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
}

static unsigned
Field_cp_final50e7a063_fld8098flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 22) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8098flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c0) | (tie_t << 6);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8101flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 22) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8101flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x300) | (tie_t << 8);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8225flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8225flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_cp_final50e7a063_fld8041flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 18) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8041flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x3800) | (tie_t << 11);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8043flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 18) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8043flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x3800) | (tie_t << 11);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8099flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 22) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8099flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c0) | (tie_t << 6);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8103flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8103flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld7865_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7865_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
}

static unsigned
Field_cp_final50e7a063_fld8049flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8049flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8055flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8055flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8050flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8050flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8051flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8051flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8052flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8052flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8053flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8053flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8045flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8045flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8057flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8057flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8056flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8056flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8054flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8054flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8046flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8046flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8047flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8047flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld7861_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 9) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7861_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c0000) | (tie_t << 18);
}

static unsigned
Field_cp_final50e7a063_fld8060flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8060flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8058flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8058flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8064flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8064flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8035flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8035flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8059flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8059flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8130flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 9) >> 23);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8130flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 19) >> 23;
  insn[0] = (insn[0] & ~0x7fc000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8128flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 9) >> 23);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8128flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 19) >> 23;
  insn[0] = (insn[0] & ~0x7fc000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8073flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 14) >> 31);
  tie_t = (tie_t << 8) | ((insn[0] << 18) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8073flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x3fc0) | (tie_t << 6);
  tie_t = (val << 23) >> 31;
  insn[0] = (insn[0] & ~0x20000) | (tie_t << 17);
  tie_t = (val << 22) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8226flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 10) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 15) >> 29);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8226flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 25) >> 29;
  insn[0] = (insn[0] & ~0x1c000) | (tie_t << 14);
  tie_t = (val << 21) >> 28;
  insn[0] = (insn[0] & ~0x3c0000) | (tie_t << 18);
}

static unsigned
Field_cp_final50e7a063_fld8061flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8061flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8062flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8062flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8063flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8063flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8069flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  tie_t = (tie_t << 8) | ((insn[0] << 18) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8069flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x3fc0) | (tie_t << 6);
  tie_t = (val << 21) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
  tie_t = (val << 20) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8233flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 10) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8233flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0x3c0000) | (tie_t << 18);
}

static unsigned
Field_cp_final50e7a063_fld8068flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 12) | ((insn[0] << 14) >> 20);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8068flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0x3ffc0) | (tie_t << 6);
  tie_t = (val << 19) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8227_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 10) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8227_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c0000) | (tie_t << 18);
}

static unsigned
Field_cp_final50e7a063_fld8067flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 12) | ((insn[0] << 14) >> 20);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8067flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0x3ffc0) | (tie_t << 6);
  tie_t = (val << 19) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8077flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 6) | ((insn[0] << 18) >> 26);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8077flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x3f00) | (tie_t << 8);
  tie_t = (val << 25) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8232flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 10) >> 24);
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8232flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
  tie_t = (val << 22) >> 24;
  insn[0] = (insn[0] & ~0x3fc000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8075flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 7) | ((insn[0] << 18) >> 25);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8075flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x3f80) | (tie_t << 7);
  tie_t = (val << 24) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_imm8_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 10) >> 24);
  return tie_t;
}

static void
Field_imm8_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x3fc000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8100flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 22) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8100flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c0) | (tie_t << 6);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8117_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 9) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8117_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x780000) | (tie_t << 19);
}

static unsigned
Field_cp_final50e7a063_fld8230flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 13) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8230flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8133flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 9) >> 25);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8133flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 21) >> 25;
  insn[0] = (insn[0] & ~0x7f0000) | (tie_t << 16);
}

static unsigned
Field_cp_final50e7a063_fld8231flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 16) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8231flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8131flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 9) >> 23);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8131flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 19) >> 23;
  insn[0] = (insn[0] & ~0x7fc000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8142flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 9) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8142flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x7f8000) | (tie_t << 15);
}

static unsigned
Field_cp_final50e7a063_fld8119_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 9) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8119_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x600000) | (tie_t << 21);
}

static unsigned
Field_cp_final50e7a063_fld8229flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 11) >> 26);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8229flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x1f8000) | (tie_t << 15);
}

static unsigned
Field_cp_final50e7a063_fld8090flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 12) >> 29);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8090flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 25) >> 29;
  insn[0] = (insn[0] & ~0xe0000) | (tie_t << 17);
  tie_t = (val << 24) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8237flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 10) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 15) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8237flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x1c000) | (tie_t << 14);
  tie_t = (val << 25) >> 30;
  insn[0] = (insn[0] & ~0x300000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8088flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 12) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8088flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf0000) | (tie_t << 16);
  tie_t = (val << 23) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8234flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 10) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 16) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8234flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0xc000) | (tie_t << 14);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x300000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8093flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 12) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8093flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x80000) | (tie_t << 19);
  tie_t = (val << 26) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8238flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 10) >> 30);
  tie_t = (tie_t << 5) | ((insn[0] << 13) >> 27);
  tie_t = (tie_t << 3) | ((insn[0] << 26) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8238flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38) | (tie_t << 3);
  tie_t = (val << 24) >> 27;
  insn[0] = (insn[0] & ~0x7c000) | (tie_t << 14);
  tie_t = (val << 22) >> 30;
  insn[0] = (insn[0] & ~0x300000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8092flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 12) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8092flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0xc0000) | (tie_t << 18);
  tie_t = (val << 25) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8235flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 10) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 14) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 26) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8235flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38) | (tie_t << 3);
  tie_t = (val << 25) >> 28;
  insn[0] = (insn[0] & ~0x3c000) | (tie_t << 14);
  tie_t = (val << 23) >> 30;
  insn[0] = (insn[0] & ~0x300000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8065flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 8) | ((insn[0] << 18) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8065flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x3fc0) | (tie_t << 6);
  tie_t = (val << 23) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8082flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8082flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_t_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 22) >> 28);
  return tie_t;
}

static void
Field_t_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c0) | (tie_t << 6);
}

static unsigned
Field_cp_final50e7a063_fld8085flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 10) | ((insn[0] << 12) >> 22);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8085flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 22) >> 22;
  insn[0] = (insn[0] & ~0xffc00) | (tie_t << 10);
  tie_t = (val << 21) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8086flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 5) | ((insn[0] << 12) >> 27);
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8086flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
  tie_t = (val << 23) >> 27;
  insn[0] = (insn[0] & ~0xf8000) | (tie_t << 15);
  tie_t = (val << 22) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8239flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 10) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8239flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0x300000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7884_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 14) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7884_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8141flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 9) >> 27);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8141flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 25) >> 27;
  insn[0] = (insn[0] & ~0x7c0000) | (tie_t << 18);
}

static unsigned
Field_cp_final50e7a063_fld8244flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8244flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_cp_final50e7a063_fld8140flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 9) >> 27);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8140flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 25) >> 27;
  insn[0] = (insn[0] & ~0x7c0000) | (tie_t << 18);
}

static unsigned
Field_cp_final50e7a063_fld8240flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8240flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
}

static unsigned
Field_cp_final50e7a063_fld8242flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 10) >> 25);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8242flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x3f8000) | (tie_t << 15);
}

static unsigned
Field_cp_final50e7a063_fld8146_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8146_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
}

static unsigned
Field_cp_final50e7a063_fld8243flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 14) >> 30);
  tie_t = (tie_t << 5) | ((insn[0] << 25) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8243flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c) | (tie_t << 2);
  tie_t = (val << 25) >> 30;
  insn[0] = (insn[0] & ~0x30000) | (tie_t << 16);
}

static unsigned
Field_cp_final50e7a063_fld8036flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8036flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8095flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 18) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8095flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x3000) | (tie_t << 12);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8245flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 10) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 14) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8245flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
  tie_t = (val << 25) >> 28;
  insn[0] = (insn[0] & ~0x3c000) | (tie_t << 14);
  tie_t = (val << 23) >> 30;
  insn[0] = (insn[0] & ~0x300000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8135flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 9) >> 26);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8135flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 22) >> 26;
  insn[0] = (insn[0] & ~0x7e0000) | (tie_t << 17);
}

static unsigned
Field_cp_final50e7a063_fld8247flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 15) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8247flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x1c000) | (tie_t << 14);
}

static unsigned
Field_s8_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 29) >> 31);
  return tie_t;
}

static void
Field_s8_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4) | (tie_t << 2);
}

static unsigned
Field_cp_final50e7a063_fld8248flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 23) >> 26);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8248flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x1f8) | (tie_t << 3);
}

static unsigned
Field_cp_final50e7a063_fld8120flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 23) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8120flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x180) | (tie_t << 7);
  tie_t = (val << 29) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8122flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8122flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8249flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 10) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8249flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0x3c0000) | (tie_t << 18);
}

static unsigned
Field_cp_final50e7a063_fld8145flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8145flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
}

static unsigned
Field_cp_final50e7a063_fld8251flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 14) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 17) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8251flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x6000) | (tie_t << 13);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0x30000) | (tie_t << 16);
}

static unsigned
Field_cp_final50e7a063_fld8148flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8148flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
}

static unsigned
Field_cp_final50e7a063_fld8253flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 14) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 17) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8253flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x6000) | (tie_t << 13);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0x30000) | (tie_t << 16);
}

static unsigned
Field_cp_final50e7a063_fld8112flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 9) >> 27);
  tie_t = (tie_t << 5) | ((insn[0] << 23) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8112flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f0) | (tie_t << 4);
  tie_t = (val << 22) >> 27;
  insn[0] = (insn[0] & ~0x7c0000) | (tie_t << 18);
}

static unsigned
Field_cp_final50e7a063_fld8114flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 9) >> 27);
  tie_t = (tie_t << 5) | ((insn[0] << 23) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8114flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f0) | (tie_t << 4);
  tie_t = (val << 22) >> 27;
  insn[0] = (insn[0] & ~0x7c0000) | (tie_t << 18);
}

static unsigned
Field_cp_final50e7a063_fld8115flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 9) >> 27);
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8115flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
  tie_t = (val << 23) >> 27;
  insn[0] = (insn[0] & ~0x7c0000) | (tie_t << 18);
}

static unsigned
Field_cp_final50e7a063_fld7887_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 26) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7887_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x20) | (tie_t << 5);
}

static unsigned
Field_cp_final50e7a063_fld8116flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 9) >> 28);
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8116flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0x780000) | (tie_t << 19);
}

static unsigned
Field_cp_final50e7a063_fld8254flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 13) >> 31);
  tie_t = (tie_t << 1) | ((insn[0] << 26) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8254flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x20) | (tie_t << 5);
  tie_t = (val << 30) >> 31;
  insn[0] = (insn[0] & ~0x40000) | (tie_t << 18);
}

static unsigned
Field_cp_final50e7a063_fld8071flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 2) | ((insn[0] << 14) >> 30);
  tie_t = (tie_t << 8) | ((insn[0] << 18) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8071flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x3fc0) | (tie_t << 6);
  tie_t = (val << 22) >> 30;
  insn[0] = (insn[0] & ~0x30000) | (tie_t << 16);
  tie_t = (val << 21) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8256flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 10) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 16) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 27) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8256flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c) | (tie_t << 2);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0xc000) | (tie_t << 14);
  tie_t = (val << 25) >> 30;
  insn[0] = (insn[0] & ~0x300000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8106flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  tie_t = (tie_t << 3) | ((insn[0] << 27) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8106flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c) | (tie_t << 2);
  tie_t = (val << 26) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
  tie_t = (val << 23) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8107flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  tie_t = (tie_t << 2) | ((insn[0] << 27) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8107flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x18) | (tie_t << 3);
  tie_t = (val << 27) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
  tie_t = (val << 24) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8126flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 9) >> 27);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8126flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 23) >> 27;
  insn[0] = (insn[0] & ~0x7c0000) | (tie_t << 18);
}

static unsigned
Field_cp_final50e7a063_fld8124flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 9) >> 27);
  tie_t = (tie_t << 1) | ((insn[0] << 26) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8124flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x20) | (tie_t << 5);
  tie_t = (val << 26) >> 27;
  insn[0] = (insn[0] & ~0x7c0000) | (tie_t << 18);
}

static unsigned
Field_cp_final50e7a063_fld8081flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 6) | ((insn[0] << 17) >> 26);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8081flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x7e00) | (tie_t << 9);
  tie_t = (val << 25) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8257flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 10) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  tie_t = (tie_t << 3) | ((insn[0] << 27) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8257flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c) | (tie_t << 2);
  tie_t = (val << 26) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
  tie_t = (val << 24) >> 30;
  insn[0] = (insn[0] & ~0x300000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8105flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  tie_t = (tie_t << 3) | ((insn[0] << 27) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8105flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c) | (tie_t << 2);
  tie_t = (val << 26) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
  tie_t = (val << 23) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8125flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 9) >> 27);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8125flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 23) >> 27;
  insn[0] = (insn[0] & ~0x7c0000) | (tie_t << 18);
}

static unsigned
Field_cp_final50e7a063_fld8111flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8111flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
  tie_t = (val << 25) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_s4_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_s4_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
}

static unsigned
Field_cp_final50e7a063_fld8118flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 9) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8118flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x600000) | (tie_t << 21);
}

static unsigned
Field_cp_final50e7a063_fld8258flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 11) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 27) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8258flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c) | (tie_t << 2);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x100000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8137flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 9) >> 27);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8137flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 25) >> 27;
  insn[0] = (insn[0] & ~0x7c0000) | (tie_t << 18);
}

static unsigned
Field_cp_final50e7a063_fld8139flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 9) >> 27);
  tie_t = (tie_t << 1) | ((insn[0] << 26) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8139flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x20) | (tie_t << 5);
  tie_t = (val << 26) >> 27;
  insn[0] = (insn[0] & ~0x7c0000) | (tie_t << 18);
}

static unsigned
Field_cp_final50e7a063_fld8109flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8109flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
  tie_t = (val << 25) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8127flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 9) >> 27);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8127flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 23) >> 27;
  insn[0] = (insn[0] & ~0x7c0000) | (tie_t << 18);
}

static unsigned
Field_cp_final50e7a063_fld8132flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 9) | ((insn[0] << 9) >> 23);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8132flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 19) >> 23;
  insn[0] = (insn[0] & ~0x7fc000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8144flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 9) >> 24);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8144flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 23) >> 24;
  insn[0] = (insn[0] & ~0x7f8000) | (tie_t << 15);
}

static unsigned
Field_cp_final50e7a063_fld7881_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7881_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld8079flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 9) >> 31);
  tie_t = (tie_t << 6) | ((insn[0] << 17) >> 26);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8079flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0x7e00) | (tie_t << 9);
  tie_t = (val << 25) >> 31;
  insn[0] = (insn[0] & ~0x400000) | (tie_t << 22);
}

static unsigned
Field_cp_final50e7a063_fld8260flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 10) >> 30);
  tie_t = (tie_t << 3) | ((insn[0] << 14) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8260flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x38000) | (tie_t << 15);
  tie_t = (val << 27) >> 30;
  insn[0] = (insn[0] & ~0x300000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8143flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 9) >> 24);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8143flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 23) >> 24;
  insn[0] = (insn[0] & ~0x7f8000) | (tie_t << 15);
}

static unsigned
Field_cp_final50e7a063_fld8037flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8037flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8039flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8039flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8038flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8038flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld8040flix64_0_slot0_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld8040flix64_0_slot0_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_t_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_t_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_t_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 22) >> 28);
  return tie_t;
}

static void
Field_t_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c0) | (tie_t << 6);
}

static unsigned
Field_bbi_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 19) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_bbi_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x1000) | (tie_t << 12);
}

static unsigned
Field_bbi_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 21) >> 27);
  return tie_t;
}

static void
Field_bbi_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c0) | (tie_t << 6);
}

static unsigned
Field_imm12_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 8) >> 20);
  return tie_t;
}

static void
Field_imm12_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0xfff000) | (tie_t << 12);
}

static unsigned
Field_imm12_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 14) >> 20);
  return tie_t;
}

static void
Field_imm12_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 20) >> 20;
  insn[0] = (insn[0] & ~0x3ffc0) | (tie_t << 6);
}

static unsigned
Field_imm8_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 8) >> 24);
  return tie_t;
}

static void
Field_imm8_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0000) | (tie_t << 16);
}

static unsigned
Field_s_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_s_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_s_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_s_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
}

static unsigned
Field_s_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_s_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
}

static unsigned
Field_imm12b_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 8) | ((insn[0] << 8) >> 24);
  return tie_t;
}

static void
Field_imm12b_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0xff0000) | (tie_t << 16);
  tie_t = (val << 20) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_imm12b_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 14) >> 24);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_imm12b_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 20) >> 24;
  insn[0] = (insn[0] & ~0x3fc00) | (tie_t << 10);
}

static unsigned
Field_imm12b_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 14) >> 24);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_imm12b_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 20) >> 24;
  insn[0] = (insn[0] & ~0x3fc00) | (tie_t << 10);
}

static unsigned
Field_imm16_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 16) | ((insn[0] << 8) >> 16);
  return tie_t;
}

static void
Field_imm16_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 16) >> 16;
  insn[0] = (insn[0] & ~0xffff00) | (tie_t << 8);
}

static unsigned
Field_imm16_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 12) | ((insn[0] << 10) >> 20);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_imm16_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 16) >> 20;
  insn[0] = (insn[0] & ~0x3ffc00) | (tie_t << 10);
}

static unsigned
Field_offset_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 18) | ((insn[0] << 8) >> 14);
  return tie_t;
}

static void
Field_offset_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 14) >> 14;
  insn[0] = (insn[0] & ~0xffffc0) | (tie_t << 6);
}

static unsigned
Field_r_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_r_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_r_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 18) >> 28);
  return tie_t;
}

static void
Field_r_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c00) | (tie_t << 10);
}

static unsigned
Field_sae_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 15) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_sae_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x10000) | (tie_t << 16);
}

static unsigned
Field_sal_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 11) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_sal_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100000) | (tie_t << 20);
}

static unsigned
Field_sal_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 22) >> 28);
  return tie_t;
}

static void
Field_sal_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c0) | (tie_t << 6);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_sargt_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 11) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_sargt_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100000) | (tie_t << 20);
}

static unsigned
Field_sargt_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_sargt_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_sas4_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  return tie_t;
}

static void
Field_sas4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
}

static unsigned
Field_sas_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 27) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_sas_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x10) | (tie_t << 4);
}

static unsigned
Field_sas_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 25) >> 27);
  return tie_t;
}

static void
Field_sas_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c) | (tie_t << 2);
}

static unsigned
Field_sr_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_sr_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_sr_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  return tie_t;
}

static void
Field_sr_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_st_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_st_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_st_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 20) >> 28);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_st_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 24) >> 28;
  insn[0] = (insn[0] & ~0xf00) | (tie_t << 8);
}

static unsigned
Field_imm4_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_imm4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_imm4_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_imm4_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_imm4_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_imm4_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_mn_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_mn_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
  tie_t = (val << 28) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_i_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_i_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_imm6lo_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_imm6lo_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_imm6lo_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_imm6lo_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_imm6hi_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_imm6hi_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_imm6hi_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_imm6hi_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_imm7lo_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_imm7lo_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_imm7lo_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_imm7lo_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
}

static unsigned
Field_imm7hi_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_imm7hi_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_imm7hi_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_imm7hi_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_z_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
  return tie_t;
}

static void
Field_z_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
}

static unsigned
Field_imm6_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_imm6_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_imm6_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_imm6_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
  tie_t = (val << 26) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_imm7_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_imm7_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
  tie_t = (val << 25) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_imm7_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  tie_t = (tie_t << 4) | ((insn[0] << 16) >> 28);
  return tie_t;
}

static void
Field_imm7_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf000) | (tie_t << 12);
  tie_t = (val << 25) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_rbit2_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_rbit2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_tbit2_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
  return tie_t;
}

static void
Field_tbit2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
}

static unsigned
Field_y_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 25) >> 31);
  return tie_t;
}

static void
Field_y_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x40) | (tie_t << 6);
}

static unsigned
Field_x_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_x_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_t2_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_t2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_t2_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_t2_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_t2_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 24) >> 29);
  return tie_t;
}

static void
Field_t2_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0) | (tie_t << 5);
}

static unsigned
Field_s2_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  return tie_t;
}

static void
Field_s2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
}

static unsigned
Field_s2_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  return tie_t;
}

static void
Field_s2_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
}

static unsigned
Field_s2_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  return tie_t;
}

static void
Field_s2_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
}

static unsigned
Field_r2_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 16) >> 29);
  return tie_t;
}

static void
Field_r2_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe000) | (tie_t << 13);
}

static unsigned
Field_r2_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 16) >> 29);
  return tie_t;
}

static void
Field_r2_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe000) | (tie_t << 13);
}

static unsigned
Field_r2_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 16) >> 29);
  return tie_t;
}

static void
Field_r2_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe000) | (tie_t << 13);
}

static unsigned
Field_t4_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_t4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_t4_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_t4_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_t4_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_t4_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_s4_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_s4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_s4_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_s4_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_s4_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 20) >> 30);
  return tie_t;
}

static void
Field_s4_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc00) | (tie_t << 10);
}

static unsigned
Field_r4_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 16) >> 30);
  return tie_t;
}

static void
Field_r4_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc000) | (tie_t << 14);
}

static unsigned
Field_r4_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 16) >> 30);
  return tie_t;
}

static void
Field_r4_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc000) | (tie_t << 14);
}

static unsigned
Field_r4_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 16) >> 30);
  return tie_t;
}

static void
Field_r4_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc000) | (tie_t << 14);
}

static unsigned
Field_t8_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_t8_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_t8_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_t8_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_t8_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 24) >> 31);
  return tie_t;
}

static void
Field_t8_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x80) | (tie_t << 7);
}

static unsigned
Field_s8_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_s8_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_s8_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_s8_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_s8_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 20) >> 31);
  return tie_t;
}

static void
Field_s8_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x800) | (tie_t << 11);
}

static unsigned
Field_r8_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
  return tie_t;
}

static void
Field_r8_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
}

static unsigned
Field_r8_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
  return tie_t;
}

static void
Field_r8_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
}

static unsigned
Field_r8_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 16) >> 31);
  return tie_t;
}

static void
Field_r8_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x8000) | (tie_t << 15);
}

static unsigned
Field_xt_wbr15_imm_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 15) | ((insn[0] << 8) >> 17);
  return tie_t;
}

static void
Field_xt_wbr15_imm_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 17) >> 17;
  insn[0] = (insn[0] & ~0xfffe00) | (tie_t << 9);
}

static unsigned
Field_xt_wbr18_imm_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 18) | ((insn[0] << 8) >> 14);
  return tie_t;
}

static void
Field_xt_wbr18_imm_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 14) >> 14;
  insn[0] = (insn[0] & ~0xffffc0) | (tie_t << 6);
}

static unsigned
Field_bitindex_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_bitindex_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_bitindex_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_bitindex_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_bitindex_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 23) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_bitindex_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100) | (tie_t << 8);
}

static unsigned
Field_s3to1_Slot_inst16a_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  return tie_t;
}

static void
Field_s3to1_Slot_inst16a_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
}

static unsigned
Field_s3to1_Slot_inst16b_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 20) >> 29);
  return tie_t;
}

static void
Field_s3to1_Slot_inst16b_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe00) | (tie_t << 9);
}

static unsigned
Field_cp_final50e7a063_fld7855_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 11) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7855_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x100000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7861_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 18) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7861_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x3e00) | (tie_t << 9);
}

static unsigned
Field_cp_final50e7a063_fld7861_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 12) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7861_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf8000) | (tie_t << 15);
}

static unsigned
Field_cp_final50e7a063_fld7862_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 23) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7862_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x1f0) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7862_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 22) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7862_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c0) | (tie_t << 6);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld7862_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 25) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7862_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c) | (tie_t << 2);
}

static unsigned
Field_cp_final50e7a063_fld7865_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 25) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7865_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x70) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7865_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 23) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7865_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c0) | (tie_t << 6);
}

static unsigned
Field_cp_final50e7a063_fld7866_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 21) >> 25);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7866_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f0) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7866_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 5) >> 25);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7866_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x7f00000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7866_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 7) | ((insn[0] << 23) >> 25);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7866_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 25) >> 25;
  insn[0] = (insn[0] & ~0x1fc) | (tie_t << 2);
}

static unsigned
Field_cp_final50e7a063_fld7867_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 21) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7867_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x780) | (tie_t << 7);
}

static unsigned
Field_cp_final50e7a063_fld7867_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 15) >> 29);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7867_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 28) >> 29;
  insn[0] = (insn[0] & ~0x1c000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld7869_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 9) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7869_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x700000) | (tie_t << 20);
}

static unsigned
Field_cp_final50e7a063_fld7870_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7870_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld7872_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 24) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7872_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0xf0) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7872_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 17) >> 31);
  tie_t = (tie_t << 3) | ((insn[0] << 22) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7872_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x380) | (tie_t << 7);
  tie_t = (val << 28) >> 31;
  insn[0] = (insn[0] & ~0x4000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld7873_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7873_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_cp_final50e7a063_fld7873_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7873_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7873_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7873_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
}

static unsigned
Field_cp_final50e7a063_fld7874_Slot_inst_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 26) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7874_Slot_inst_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0x30) | (tie_t << 4);
}

static unsigned
Field_cp_final50e7a063_fld7874_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 24) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7874_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc0) | (tie_t << 6);
}

static unsigned
Field_cp_final50e7a063_fld7874_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7874_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
}

static unsigned
Field_cp_final50e7a063_fld7853_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 27) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7853_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c) | (tie_t << 2);
}

static unsigned
Field_cp_final50e7a063_fld7856_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 28) >> 30);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7856_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 30) >> 30;
  insn[0] = (insn[0] & ~0xc) | (tie_t << 2);
}

static unsigned
Field_cp_final50e7a063_fld7858_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 1) | ((insn[0] << 21) >> 31);
  tie_t = (tie_t << 4) | ((insn[0] << 26) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7858_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c) | (tie_t << 2);
  tie_t = (val << 27) >> 31;
  insn[0] = (insn[0] & ~0x400) | (tie_t << 10);
}

static unsigned
Field_cp_final50e7a063_fld7859_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 8) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7859_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf80000) | (tie_t << 19);
}

static unsigned
Field_cp_final50e7a063_fld7863_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 13) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7863_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0x7c000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld7863_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 4) | ((insn[0] << 14) >> 28);
  tie_t = (tie_t << 1) | ((insn[0] << 22) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7863_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x200) | (tie_t << 9);
  tie_t = (val << 27) >> 28;
  insn[0] = (insn[0] & ~0x3c000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld7864_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 12) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7864_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0xe0000) | (tie_t << 17);
}

static unsigned
Field_cp_final50e7a063_fld7864_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 2) | ((insn[0] << 12) >> 30);
  tie_t = (tie_t << 1) | ((insn[0] << 26) >> 31);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7864_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 31) >> 31;
  insn[0] = (insn[0] & ~0x20) | (tie_t << 5);
  tie_t = (val << 29) >> 30;
  insn[0] = (insn[0] & ~0xc0000) | (tie_t << 18);
}

static unsigned
Field_cp_final50e7a063_fld7871_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 12) >> 26);
  tie_t = (tie_t << 4) | ((insn[0] << 22) >> 28);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7871_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 28) >> 28;
  insn[0] = (insn[0] & ~0x3c0) | (tie_t << 6);
  tie_t = (val << 22) >> 26;
  insn[0] = (insn[0] & ~0xfc000) | (tie_t << 14);
}

static unsigned
Field_cp_final50e7a063_fld7875_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 22) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7875_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x3fc) | (tie_t << 2);
}

static unsigned
Field_cp_final50e7a063_fld7876_Slot_flix64_0_slot1_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 8) | ((insn[0] << 5) >> 24);
  tie_t = (tie_t << 8) | ((insn[0] << 22) >> 24);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7876_Slot_flix64_0_slot1_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 24) >> 24;
  insn[0] = (insn[0] & ~0x3fc) | (tie_t << 2);
  tie_t = (val << 16) >> 24;
  insn[0] = (insn[0] & ~0x7f80000) | (tie_t << 19);
}

static unsigned
Field_cp_final50e7a063_fld7854_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 5) | ((insn[0] << 20) >> 27);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7854_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 27) >> 27;
  insn[0] = (insn[0] & ~0xf80) | (tie_t << 7);
}

static unsigned
Field_cp_final50e7a063_fld7857_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 3) | ((insn[0] << 27) >> 29);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7857_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 29) >> 29;
  insn[0] = (insn[0] & ~0x1c) | (tie_t << 2);
}

static unsigned
Field_cp_final50e7a063_fld7868_Slot_flix64_0_slot0_get (const xtensa_insnbuf insn)
{
  unsigned tie_t = 0;
  tie_t = (tie_t << 6) | ((insn[0] << 12) >> 26);
  return tie_t;
}

static void
Field_cp_final50e7a063_fld7868_Slot_flix64_0_slot0_set (xtensa_insnbuf insn, uint32 val)
{
  uint32 tie_t;
  tie_t = (val << 26) >> 26;
  insn[0] = (insn[0] & ~0xfc000) | (tie_t << 14);
}

static void
Implicit_Field_set (xtensa_insnbuf insn ATTRIBUTE_UNUSED,
		    uint32 val ATTRIBUTE_UNUSED)
{
  /* Do nothing.  */
}

static unsigned
Implicit_Field_ar0_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 0;
}

static unsigned
Implicit_Field_ar4_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 4;
}

static unsigned
Implicit_Field_ar8_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 8;
}

static unsigned
Implicit_Field_ar12_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 12;
}

static unsigned
Implicit_Field_mr0_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 0;
}

static unsigned
Implicit_Field_mr1_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 1;
}

static unsigned
Implicit_Field_mr2_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 2;
}

static unsigned
Implicit_Field_mr3_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 3;
}

static unsigned
Implicit_Field_bt16_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 0;
}

static unsigned
Implicit_Field_bs16_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 0;
}

static unsigned
Implicit_Field_br16_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 0;
}

static unsigned
Implicit_Field_brall_get (const xtensa_insnbuf insn ATTRIBUTE_UNUSED)
{
  return 0;
}

enum xtensa_field_id {
  FIELD_t,
  FIELD_bbi4,
  FIELD_bbi,
  FIELD_imm12,
  FIELD_imm8,
  FIELD_s,
  FIELD_imm12b,
  FIELD_imm16,
  FIELD_m,
  FIELD_n,
  FIELD_offset,
  FIELD_op0,
  FIELD_op1,
  FIELD_op2,
  FIELD_r,
  FIELD_sa4,
  FIELD_sae4,
  FIELD_sae,
  FIELD_sal,
  FIELD_sargt,
  FIELD_sas4,
  FIELD_sas,
  FIELD_sr,
  FIELD_st,
  FIELD_thi3,
  FIELD_imm4,
  FIELD_mn,
  FIELD_i,
  FIELD_imm6lo,
  FIELD_imm6hi,
  FIELD_imm7lo,
  FIELD_imm7hi,
  FIELD_z,
  FIELD_imm6,
  FIELD_imm7,
  FIELD_r3,
  FIELD_rbit2,
  FIELD_rhi,
  FIELD_t3,
  FIELD_tbit2,
  FIELD_tlo,
  FIELD_w,
  FIELD_y,
  FIELD_x,
  FIELD_t2,
  FIELD_s2,
  FIELD_r2,
  FIELD_t4,
  FIELD_s4,
  FIELD_r4,
  FIELD_t8,
  FIELD_s8,
  FIELD_r8,
  FIELD_xt_wbr15_imm,
  FIELD_xt_wbr18_imm,
  FIELD_bitindex,
  FIELD_s3to1,
  FIELD_CP_Final50e7a063_fld7763,
  FIELD_CP_Final50e7a063_fld7765,
  FIELD_CP_Final50e7a063_fld7841,
  FIELD_CP_Final50e7a063_fld7855,
  FIELD_CP_Final50e7a063_fld7861,
  FIELD_CP_Final50e7a063_fld7862,
  FIELD_CP_Final50e7a063_fld7865,
  FIELD_CP_Final50e7a063_fld7866,
  FIELD_CP_Final50e7a063_fld7867,
  FIELD_CP_Final50e7a063_fld7869,
  FIELD_CP_Final50e7a063_fld7870,
  FIELD_CP_Final50e7a063_fld7872,
  FIELD_CP_Final50e7a063_fld7873,
  FIELD_CP_Final50e7a063_fld7874,
  FIELD_CP_Final50e7a063_fld7893Inst,
  FIELD_CP_Final50e7a063_fld7894,
  FIELD_CP_Final50e7a063_fld7896Inst,
  FIELD_CP_Final50e7a063_fld7897Inst,
  FIELD_CP_Final50e7a063_fld7898Inst,
  FIELD_CP_Final50e7a063_fld7899Inst,
  FIELD_CP_Final50e7a063_fld7901Inst,
  FIELD_CP_Final50e7a063_fld7902Inst,
  FIELD_CP_Final50e7a063_fld7904Inst,
  FIELD_CP_Final50e7a063_fld7906Inst,
  FIELD_CP_Final50e7a063_fld7907Inst,
  FIELD_CP_Final50e7a063_fld7908Inst,
  FIELD_CP_Final50e7a063_fld7909Inst,
  FIELD_CP_Final50e7a063_fld7910Inst,
  FIELD_CP_Final50e7a063_fld7911Inst,
  FIELD_CP_Final50e7a063_fld7912Inst,
  FIELD_CP_Final50e7a063_fld7913Inst,
  FIELD_CP_Final50e7a063_fld7915Inst,
  FIELD_CP_Final50e7a063_fld7917Inst,
  FIELD_CP_Final50e7a063_fld7919Inst,
  FIELD_CP_Final50e7a063_fld7920Inst,
  FIELD_CP_Final50e7a063_fld7922Inst,
  FIELD_CP_Final50e7a063_fld7924Inst,
  FIELD_CP_Final50e7a063_fld7926Inst,
  FIELD_CP_Final50e7a063_fld7928Inst,
  FIELD_CP_Final50e7a063_fld7930Inst,
  FIELD_CP_Final50e7a063_fld7931Inst,
  FIELD_CP_Final50e7a063_fld7933Inst,
  FIELD_CP_Final50e7a063_fld7934Inst,
  FIELD_CP_Final50e7a063_fld7935Inst,
  FIELD_CP_Final50e7a063_fld7937Inst,
  FIELD_CP_Final50e7a063_fld7939Inst,
  FIELD_CP_Final50e7a063_fld7940Inst,
  FIELD_CP_Final50e7a063_fld7941Inst,
  FIELD_CP_Final50e7a063_fld7942Inst,
  FIELD_CP_Final50e7a063_fld7943Inst,
  FIELD_CP_Final50e7a063_fld7944Inst,
  FIELD_CP_Final50e7a063_fld7946Inst,
  FIELD_CP_Final50e7a063_fld7948Inst,
  FIELD_CP_Final50e7a063_fld7949Inst,
  FIELD_CP_Final50e7a063_fld7950Inst,
  FIELD_CP_Final50e7a063_fld7951Inst,
  FIELD_CP_Final50e7a063_fld7952Inst,
  FIELD_CP_Final50e7a063_fld7953Inst,
  FIELD_CP_Final50e7a063_fld7954Inst,
  FIELD_CP_Final50e7a063_fld7955Inst,
  FIELD_CP_Final50e7a063_fld7956Inst,
  FIELD_CP_Final50e7a063_fld7957Inst,
  FIELD_CP_Final50e7a063_fld8149Inst,
  FIELD_CP_Final50e7a063_fld8150Inst,
  FIELD_CP_Final50e7a063_fld8151Inst,
  FIELD_CP_Final50e7a063_fld8152Inst,
  FIELD_CP_Final50e7a063_fld8153Inst,
  FIELD_CP_Final50e7a063_fld8154Inst,
  FIELD_CP_Final50e7a063_fld8155Inst,
  FIELD_CP_Final50e7a063_fld8156Inst,
  FIELD_CP_Final50e7a063_fld8157Inst,
  FIELD_CP_Final50e7a063_fld8158Inst,
  FIELD_CP_Final50e7a063_fld8160Inst,
  FIELD_CP_Final50e7a063_fld8162Inst,
  FIELD_CP_Final50e7a063_fld8164Inst,
  FIELD_CP_Final50e7a063_fld8165Inst,
  FIELD_CP_Final50e7a063_fld8166Inst,
  FIELD_CP_Final50e7a063_fld8167Inst,
  FIELD_CP_Final50e7a063_fld8168Inst,
  FIELD_CP_Final50e7a063_fld8169Inst,
  FIELD_CP_Final50e7a063_fld8171Inst,
  FIELD_CP_Final50e7a063_fld8172Inst,
  FIELD_CP_Final50e7a063_fld8173Inst,
  FIELD_CP_Final50e7a063_fld8174Inst,
  FIELD_CP_Final50e7a063_fld8175Inst,
  FIELD_op0_s6,
  FIELD_CP_Final50e7a063_fld7853,
  FIELD_CP_Final50e7a063_fld7856,
  FIELD_CP_Final50e7a063_fld7858,
  FIELD_CP_Final50e7a063_fld7859,
  FIELD_CP_Final50e7a063_fld7860,
  FIELD_CP_Final50e7a063_fld7863,
  FIELD_CP_Final50e7a063_fld7864,
  FIELD_CP_Final50e7a063_fld7871,
  FIELD_CP_Final50e7a063_fld7875,
  FIELD_CP_Final50e7a063_fld7876,
  FIELD_CP_Final50e7a063_fld7958flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7959flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7960flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7962flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7964flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7965flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7966,
  FIELD_CP_Final50e7a063_fld7967flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7968flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7969flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7971flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7973flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7975flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7976flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7977flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7978flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7979flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7981flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7982,
  FIELD_CP_Final50e7a063_fld7983flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7984flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7985,
  FIELD_CP_Final50e7a063_fld7986flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7987,
  FIELD_CP_Final50e7a063_fld7988flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7990flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7991flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7993flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7995flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7997flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld7999flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8000flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8002flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8004flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8006flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8007flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8009flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8010flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8011flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8012flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8014flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8015flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8016flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8017flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8018flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8019,
  FIELD_CP_Final50e7a063_fld8020flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8021flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8024flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8025flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8026flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8027flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8029flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8030,
  FIELD_CP_Final50e7a063_fld8031flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8032flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8176flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8177,
  FIELD_CP_Final50e7a063_fld8178,
  FIELD_CP_Final50e7a063_fld8179flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8180flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8181,
  FIELD_CP_Final50e7a063_fld8182flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8186flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8187flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8188flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8189flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8190flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8191flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8192flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8193flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8195flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8196,
  FIELD_CP_Final50e7a063_fld8197flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8198,
  FIELD_CP_Final50e7a063_fld8199flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8200,
  FIELD_CP_Final50e7a063_fld8201flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8202flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8203flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8204flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8205flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8206flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8208flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8209flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8210flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8211flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8212flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8213flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8215flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8216flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8217flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8219flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8220flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8221flix64_0_slot1,
  FIELD_CP_Final50e7a063_fld8222flix64_0_slot1,
  FIELD_op0_s7,
  FIELD_CP_Final50e7a063_fld7854,
  FIELD_CP_Final50e7a063_fld7881,
  FIELD_CP_Final50e7a063_fld7857,
  FIELD_CP_Final50e7a063_fld7884,
  FIELD_CP_Final50e7a063_fld7885,
  FIELD_CP_Final50e7a063_fld7887,
  FIELD_CP_Final50e7a063_fld7868,
  FIELD_CP_Final50e7a063_fld8035flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8036flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8037flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8038flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8039flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8040flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8041flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8043flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8044flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8045flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8046flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8047flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8048flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8049flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8050flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8051flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8052flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8053flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8054flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8055flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8056flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8057flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8058flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8059flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8060flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8061flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8062flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8063flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8064flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8065flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8067flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8068flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8069flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8071flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8073flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8075flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8077flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8079flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8081flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8082flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8083flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8085flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8086flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8088flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8090flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8092flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8093flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8095flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8097flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8098flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8099flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8100flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8101flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8103flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8104flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8105flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8106flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8107flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8109flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8111flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8112flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8114flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8115flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8116flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8117,
  FIELD_CP_Final50e7a063_fld8118flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8119,
  FIELD_CP_Final50e7a063_fld8120flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8122flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8124flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8125flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8126flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8127flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8128flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8129,
  FIELD_CP_Final50e7a063_fld8130flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8131flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8132flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8133flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8135flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8137flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8139flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8140flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8141flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8142flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8143flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8144flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8145flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8146,
  FIELD_CP_Final50e7a063_fld8148flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8224flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8225flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8226flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8227,
  FIELD_CP_Final50e7a063_fld8229flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8230flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8231flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8232flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8233flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8234flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8235flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8237flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8238flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8239flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8240flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8242flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8243flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8244flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8245flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8247flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8248flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8249flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8251flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8253flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8254flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8256flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8257flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8258flix64_0_slot0,
  FIELD_CP_Final50e7a063_fld8260flix64_0_slot0,
  FIELD__ar0,
  FIELD__ar4,
  FIELD__ar8,
  FIELD__ar12,
  FIELD__mr0,
  FIELD__mr1,
  FIELD__mr2,
  FIELD__mr3,
  FIELD__bt16,
  FIELD__bs16,
  FIELD__br16,
  FIELD__brall
};


/* Functional units.  */

static xtensa_funcUnit_internal funcUnits[] = {
  { "select_byte", 1 },
  { "extract1", 1 },
  { "e3", 1 },
  { "e4", 1 },
  { "e5", 1 },
  { "e_final", 1 },
  { "extract_long1", 1 },
  { "e3_long", 1 },
  { "e4_long", 1 },
  { "e5_long", 1 },
  { "e_final_long", 1 },
  { "inc", 1 },
  { "equaltiy", 1 },
  { "compare", 1 },
  { "equaltiy48", 1 },
  { "equaltiy32x4", 1 }
};

enum xtensa_funcUnit_id {
  FUNCUNIT_select_byte,
  FUNCUNIT_extract1,
  FUNCUNIT_e3,
  FUNCUNIT_e4,
  FUNCUNIT_e5,
  FUNCUNIT_e_final,
  FUNCUNIT_extract_long1,
  FUNCUNIT_e3_long,
  FUNCUNIT_e4_long,
  FUNCUNIT_e5_long,
  FUNCUNIT_e_final_long,
  FUNCUNIT_inc,
  FUNCUNIT_equaltiy,
  FUNCUNIT_compare,
  FUNCUNIT_equaltiy48,
  FUNCUNIT_equaltiy32x4
};


/* Register files.  */

enum xtensa_regfile_id {
  REGFILE_AR,
  REGFILE_MR,
  REGFILE_BR,
  REGFILE_regfile32x4,
  REGFILE_regfile32x2,
  REGFILE_regfile48,
  REGFILE_BR2,
  REGFILE_BR4,
  REGFILE_BR8,
  REGFILE_BR16
};

static xtensa_regfile_internal regfiles[] = {
  { "AR", "a", REGFILE_AR, 32, 64 },
  { "MR", "m", REGFILE_MR, 32, 4 },
  { "BR", "b", REGFILE_BR, 1, 16 },
  { "regfile32x4", "v32x4r", REGFILE_regfile32x4, 128, 8 },
  { "regfile32x2", "v32x2", REGFILE_regfile32x2, 64, 32 },
  { "regfile48", "v48", REGFILE_regfile48, 48, 4 },
  { "BR2", "b", REGFILE_BR, 2, 8 },
  { "BR4", "b", REGFILE_BR, 4, 4 },
  { "BR8", "b", REGFILE_BR, 8, 2 },
  { "BR16", "b", REGFILE_BR, 16, 1 }
};


/* Interfaces.  */

static xtensa_interface_internal interfaces[] = {
  { "IMPWIRE", 32, 0, 0, 'i' },
  { "in_interrupt_msg", 11, 0, 1, 'i' },
  { "Data_in_mintc", 32, 0, 2, 'i' },
  { "mintc_ready", 1, 0, 3, 'i' },
  { "sem_status_in", 13, 0, 4, 'i' }
};

enum xtensa_interface_id {
  INTERFACE_IMPWIRE,
  INTERFACE_in_interrupt_msg,
  INTERFACE_Data_in_mintc,
  INTERFACE_mintc_ready,
  INTERFACE_sem_status_in
};


/* Constant tables.  */

/* constant table ai4c */
static const unsigned CONST_TBL_ai4c_0[] = {
  0xffffffff,
  0x1,
  0x2,
  0x3,
  0x4,
  0x5,
  0x6,
  0x7,
  0x8,
  0x9,
  0xa,
  0xb,
  0xc,
  0xd,
  0xe,
  0xf,
  0
};

/* constant table b4c */
static const unsigned CONST_TBL_b4c_0[] = {
  0xffffffff,
  0x1,
  0x2,
  0x3,
  0x4,
  0x5,
  0x6,
  0x7,
  0x8,
  0xa,
  0xc,
  0x10,
  0x20,
  0x40,
  0x80,
  0x100,
  0
};

/* constant table b4cu */
static const unsigned CONST_TBL_b4cu_0[] = {
  0x8000,
  0x10000,
  0x2,
  0x3,
  0x4,
  0x5,
  0x6,
  0x7,
  0x8,
  0xa,
  0xc,
  0x10,
  0x20,
  0x40,
  0x80,
  0x100,
  0
};

/* constant table crc_table */
static const unsigned CONST_TBL_crc_table_0[] = {
  0 & 0xffff,
  0x1021 & 0xffff,
  0x2042 & 0xffff,
  0x3063 & 0xffff,
  0x4084 & 0xffff,
  0x50a5 & 0xffff,
  0x60c6 & 0xffff,
  0x70e7 & 0xffff,
  0x8108 & 0xffff,
  0x9129 & 0xffff,
  0xa14a & 0xffff,
  0xb16b & 0xffff,
  0xc18c & 0xffff,
  0xd1ad & 0xffff,
  0xe1ce & 0xffff,
  0xf1ef & 0xffff,
  0x1231 & 0xffff,
  0x210 & 0xffff,
  0x3273 & 0xffff,
  0x2252 & 0xffff,
  0x52b5 & 0xffff,
  0x4294 & 0xffff,
  0x72f7 & 0xffff,
  0x62d6 & 0xffff,
  0x9339 & 0xffff,
  0x8318 & 0xffff,
  0xb37b & 0xffff,
  0xa35a & 0xffff,
  0xd3bd & 0xffff,
  0xc39c & 0xffff,
  0xf3ff & 0xffff,
  0xe3de & 0xffff,
  0x2462 & 0xffff,
  0x3443 & 0xffff,
  0x420 & 0xffff,
  0x1401 & 0xffff,
  0x64e6 & 0xffff,
  0x74c7 & 0xffff,
  0x44a4 & 0xffff,
  0x5485 & 0xffff,
  0xa56a & 0xffff,
  0xb54b & 0xffff,
  0x8528 & 0xffff,
  0x9509 & 0xffff,
  0xe5ee & 0xffff,
  0xf5cf & 0xffff,
  0xc5ac & 0xffff,
  0xd58d & 0xffff,
  0x3653 & 0xffff,
  0x2672 & 0xffff,
  0x1611 & 0xffff,
  0x630 & 0xffff,
  0x76d7 & 0xffff,
  0x66f6 & 0xffff,
  0x5695 & 0xffff,
  0x46b4 & 0xffff,
  0xb75b & 0xffff,
  0xa77a & 0xffff,
  0x9719 & 0xffff,
  0x8738 & 0xffff,
  0xf7df & 0xffff,
  0xe7fe & 0xffff,
  0xd79d & 0xffff,
  0xc7bc & 0xffff,
  0x48c4 & 0xffff,
  0x58e5 & 0xffff,
  0x6886 & 0xffff,
  0x78a7 & 0xffff,
  0x840 & 0xffff,
  0x1861 & 0xffff,
  0x2802 & 0xffff,
  0x3823 & 0xffff,
  0xc9cc & 0xffff,
  0xd9ed & 0xffff,
  0xe98e & 0xffff,
  0xf9af & 0xffff,
  0x8948 & 0xffff,
  0x9969 & 0xffff,
  0xa90a & 0xffff,
  0xb92b & 0xffff,
  0x5af5 & 0xffff,
  0x4ad4 & 0xffff,
  0x7ab7 & 0xffff,
  0x6a96 & 0xffff,
  0x1a71 & 0xffff,
  0xa50 & 0xffff,
  0x3a33 & 0xffff,
  0x2a12 & 0xffff,
  0xdbfd & 0xffff,
  0xcbdc & 0xffff,
  0xfbbf & 0xffff,
  0xeb9e & 0xffff,
  0x9b79 & 0xffff,
  0x8b58 & 0xffff,
  0xbb3b & 0xffff,
  0xab1a & 0xffff,
  0x6ca6 & 0xffff,
  0x7c87 & 0xffff,
  0x4ce4 & 0xffff,
  0x5cc5 & 0xffff,
  0x2c22 & 0xffff,
  0x3c03 & 0xffff,
  0xc60 & 0xffff,
  0x1c41 & 0xffff,
  0xedae & 0xffff,
  0xfd8f & 0xffff,
  0xcdec & 0xffff,
  0xddcd & 0xffff,
  0xad2a & 0xffff,
  0xbd0b & 0xffff,
  0x8d68 & 0xffff,
  0x9d49 & 0xffff,
  0x7e97 & 0xffff,
  0x6eb6 & 0xffff,
  0x5ed5 & 0xffff,
  0x4ef4 & 0xffff,
  0x3e13 & 0xffff,
  0x2e32 & 0xffff,
  0x1e51 & 0xffff,
  0xe70 & 0xffff,
  0xff9f & 0xffff,
  0xefbe & 0xffff,
  0xdfdd & 0xffff,
  0xcffc & 0xffff,
  0xbf1b & 0xffff,
  0xaf3a & 0xffff,
  0x9f59 & 0xffff,
  0x8f78 & 0xffff,
  0x9188 & 0xffff,
  0x81a9 & 0xffff,
  0xb1ca & 0xffff,
  0xa1eb & 0xffff,
  0xd10c & 0xffff,
  0xc12d & 0xffff,
  0xf14e & 0xffff,
  0xe16f & 0xffff,
  0x1080 & 0xffff,
  0xa1 & 0xffff,
  0x30c2 & 0xffff,
  0x20e3 & 0xffff,
  0x5004 & 0xffff,
  0x4025 & 0xffff,
  0x7046 & 0xffff,
  0x6067 & 0xffff,
  0x83b9 & 0xffff,
  0x9398 & 0xffff,
  0xa3fb & 0xffff,
  0xb3da & 0xffff,
  0xc33d & 0xffff,
  0xd31c & 0xffff,
  0xe37f & 0xffff,
  0xf35e & 0xffff,
  0x2b1 & 0xffff,
  0x1290 & 0xffff,
  0x22f3 & 0xffff,
  0x32d2 & 0xffff,
  0x4235 & 0xffff,
  0x5214 & 0xffff,
  0x6277 & 0xffff,
  0x7256 & 0xffff,
  0xb5ea & 0xffff,
  0xa5cb & 0xffff,
  0x95a8 & 0xffff,
  0x8589 & 0xffff,
  0xf56e & 0xffff,
  0xe54f & 0xffff,
  0xd52c & 0xffff,
  0xc50d & 0xffff,
  0x34e2 & 0xffff,
  0x24c3 & 0xffff,
  0x14a0 & 0xffff,
  0x481 & 0xffff,
  0x7466 & 0xffff,
  0x6447 & 0xffff,
  0x5424 & 0xffff,
  0x4405 & 0xffff,
  0xa7db & 0xffff,
  0xb7fa & 0xffff,
  0x8799 & 0xffff,
  0x97b8 & 0xffff,
  0xe75f & 0xffff,
  0xf77e & 0xffff,
  0xc71d & 0xffff,
  0xd73c & 0xffff,
  0x26d3 & 0xffff,
  0x36f2 & 0xffff,
  0x691 & 0xffff,
  0x16b0 & 0xffff,
  0x6657 & 0xffff,
  0x7676 & 0xffff,
  0x4615 & 0xffff,
  0x5634 & 0xffff,
  0xd94c & 0xffff,
  0xc96d & 0xffff,
  0xf90e & 0xffff,
  0xe92f & 0xffff,
  0x99c8 & 0xffff,
  0x89e9 & 0xffff,
  0xb98a & 0xffff,
  0xa9ab & 0xffff,
  0x5844 & 0xffff,
  0x4865 & 0xffff,
  0x7806 & 0xffff,
  0x6827 & 0xffff,
  0x18c0 & 0xffff,
  0x8e1 & 0xffff,
  0x3882 & 0xffff,
  0x28a3 & 0xffff,
  0xcb7d & 0xffff,
  0xdb5c & 0xffff,
  0xeb3f & 0xffff,
  0xfb1e & 0xffff,
  0x8bf9 & 0xffff,
  0x9bd8 & 0xffff,
  0xabbb & 0xffff,
  0xbb9a & 0xffff,
  0x4a75 & 0xffff,
  0x5a54 & 0xffff,
  0x6a37 & 0xffff,
  0x7a16 & 0xffff,
  0xaf1 & 0xffff,
  0x1ad0 & 0xffff,
  0x2ab3 & 0xffff,
  0x3a92 & 0xffff,
  0xfd2e & 0xffff,
  0xed0f & 0xffff,
  0xdd6c & 0xffff,
  0xcd4d & 0xffff,
  0xbdaa & 0xffff,
  0xad8b & 0xffff,
  0x9de8 & 0xffff,
  0x8dc9 & 0xffff,
  0x7c26 & 0xffff,
  0x6c07 & 0xffff,
  0x5c64 & 0xffff,
  0x4c45 & 0xffff,
  0x3ca2 & 0xffff,
  0x2c83 & 0xffff,
  0x1ce0 & 0xffff,
  0xcc1 & 0xffff,
  0xef1f & 0xffff,
  0xff3e & 0xffff,
  0xcf5d & 0xffff,
  0xdf7c & 0xffff,
  0xaf9b & 0xffff,
  0xbfba & 0xffff,
  0x8fd9 & 0xffff,
  0x9ff8 & 0xffff,
  0x6e17 & 0xffff,
  0x7e36 & 0xffff,
  0x4e55 & 0xffff,
  0x5e74 & 0xffff,
  0x2e93 & 0xffff,
  0x3eb2 & 0xffff,
  0xed1 & 0xffff,
  0x1ef0 & 0xffff,
  0
};

/* constant table sine_table */
static const unsigned CONST_TBL_sine_table_0[] = {
  0xd76aa478,
  0xe8c7b756,
  0x242070db,
  0xc1bdceee,
  0xf57c0faf,
  0x4787c62a,
  0xa8304613,
  0xfd469501,
  0x698098d8,
  0x8b44f7af,
  0xffff5bb1,
  0x895cd7be,
  0x6b901122,
  0xfd987193,
  0xa679438e,
  0x49b40821,
  0xf61e2562,
  0xc040b340,
  0x265e5a51,
  0xe9b6c7aa,
  0xd62f105d,
  0x2441453,
  0xd8a1e681,
  0xe7d3fbc8,
  0x21e1cde6,
  0xc33707d6,
  0xf4d50d87,
  0x455a14ed,
  0xa9e3e905,
  0xfcefa3f8,
  0x676f02d9,
  0x8d2a4c8a,
  0xfffa3942,
  0x8771f681,
  0x6d9d6122,
  0xfde5380c,
  0xa4beea44,
  0x4bdecfa9,
  0xf6bb4b60,
  0xbebfbc70,
  0x289b7ec6,
  0xeaa127fa,
  0xd4ef3085,
  0x4881d05,
  0xd9d4d039,
  0xe6db99e5,
  0x1fa27cf8,
  0xc4ac5665,
  0xf4292244,
  0x432aff97,
  0xab9423a7,
  0xfc93a039,
  0x655b59c3,
  0x8f0ccc92,
  0xffeff47d,
  0x85845dd1,
  0x6fa87e4f,
  0xfe2ce6e0,
  0xa3014314,
  0x4e0811a1,
  0xf7537e82,
  0xbd3af235,
  0x2ad7d2bb,
  0xeb86d391,
  0
};


/* Instruction operands.  */

static int
Operand_soffsetx4_decode (uint32 *valp)
{
  unsigned soffsetx4_0;
  unsigned offset_0;
  offset_0 = *valp & 0x3ffff;
  soffsetx4_0 = 0x4 + ((((int) offset_0 << 14) >> 14) << 2);
  *valp = soffsetx4_0;
  return 0;
}

static int
Operand_soffsetx4_encode (uint32 *valp)
{
  unsigned offset_0;
  unsigned soffsetx4_0;
  soffsetx4_0 = *valp;
  offset_0 = ((soffsetx4_0 - 0x4) >> 2) & 0x3ffff;
  *valp = offset_0;
  return 0;
}

static int
Operand_soffsetx4_ator (uint32 *valp, uint32 pc)
{
  *valp -= (pc & ~0x3);
  return 0;
}

static int
Operand_soffsetx4_rtoa (uint32 *valp, uint32 pc)
{
  *valp += (pc & ~0x3);
  return 0;
}

static int
Operand_uimm12x8_decode (uint32 *valp)
{
  unsigned uimm12x8_0;
  unsigned imm12_0;
  imm12_0 = *valp & 0xfff;
  uimm12x8_0 = imm12_0 << 3;
  *valp = uimm12x8_0;
  return 0;
}

static int
Operand_uimm12x8_encode (uint32 *valp)
{
  unsigned imm12_0;
  unsigned uimm12x8_0;
  uimm12x8_0 = *valp;
  imm12_0 = ((uimm12x8_0 >> 3) & 0xfff);
  *valp = imm12_0;
  return 0;
}

static int
Operand_simm4_decode (uint32 *valp)
{
  unsigned simm4_0;
  unsigned mn_0;
  mn_0 = *valp & 0xf;
  simm4_0 = ((int) mn_0 << 28) >> 28;
  *valp = simm4_0;
  return 0;
}

static int
Operand_simm4_encode (uint32 *valp)
{
  unsigned mn_0;
  unsigned simm4_0;
  simm4_0 = *valp;
  mn_0 = (simm4_0 & 0xf);
  *valp = mn_0;
  return 0;
}

static int
Operand_arr_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_arr_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0xf) != 0;
  return error;
}

static int
Operand_ars_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_ars_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0xf) != 0;
  return error;
}

static int
Operand_art_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_art_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0xf) != 0;
  return error;
}

static int
Operand_ar0_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_ar0_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x3f) != 0;
  return error;
}

static int
Operand_ar4_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_ar4_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x3f) != 0;
  return error;
}

static int
Operand_ar8_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_ar8_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x3f) != 0;
  return error;
}

static int
Operand_ar12_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_ar12_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x3f) != 0;
  return error;
}

static int
Operand_ars_entry_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_ars_entry_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x3f) != 0;
  return error;
}

static int
Operand_immrx4_decode (uint32 *valp)
{
  unsigned immrx4_0;
  unsigned r_0;
  r_0 = *valp & 0xf;
  immrx4_0 = (((0xfffffff) << 4) | r_0) << 2;
  *valp = immrx4_0;
  return 0;
}

static int
Operand_immrx4_encode (uint32 *valp)
{
  unsigned r_0;
  unsigned immrx4_0;
  immrx4_0 = *valp;
  r_0 = ((immrx4_0 >> 2) & 0xf);
  *valp = r_0;
  return 0;
}

static int
Operand_lsi4x4_decode (uint32 *valp)
{
  unsigned lsi4x4_0;
  unsigned r_0;
  r_0 = *valp & 0xf;
  lsi4x4_0 = r_0 << 2;
  *valp = lsi4x4_0;
  return 0;
}

static int
Operand_lsi4x4_encode (uint32 *valp)
{
  unsigned r_0;
  unsigned lsi4x4_0;
  lsi4x4_0 = *valp;
  r_0 = ((lsi4x4_0 >> 2) & 0xf);
  *valp = r_0;
  return 0;
}

static int
Operand_simm7_decode (uint32 *valp)
{
  unsigned simm7_0;
  unsigned imm7_0;
  imm7_0 = *valp & 0x7f;
  simm7_0 = ((((-((((imm7_0 >> 6) & 1)) & (((imm7_0 >> 5) & 1)))) & 0x1ffffff)) << 7) | imm7_0;
  *valp = simm7_0;
  return 0;
}

static int
Operand_simm7_encode (uint32 *valp)
{
  unsigned imm7_0;
  unsigned simm7_0;
  simm7_0 = *valp;
  imm7_0 = (simm7_0 & 0x7f);
  *valp = imm7_0;
  return 0;
}

static int
Operand_uimm6_decode (uint32 *valp)
{
  unsigned uimm6_0;
  unsigned imm6_0;
  imm6_0 = *valp & 0x3f;
  uimm6_0 = 0x4 + (((0) << 6) | imm6_0);
  *valp = uimm6_0;
  return 0;
}

static int
Operand_uimm6_encode (uint32 *valp)
{
  unsigned imm6_0;
  unsigned uimm6_0;
  uimm6_0 = *valp;
  imm6_0 = (uimm6_0 - 0x4) & 0x3f;
  *valp = imm6_0;
  return 0;
}

static int
Operand_uimm6_ator (uint32 *valp, uint32 pc)
{
  *valp -= pc;
  return 0;
}

static int
Operand_uimm6_rtoa (uint32 *valp, uint32 pc)
{
  *valp += pc;
  return 0;
}

static int
Operand_ai4const_decode (uint32 *valp)
{
  unsigned ai4const_0;
  unsigned t_0;
  t_0 = *valp & 0xf;
  ai4const_0 = CONST_TBL_ai4c_0[t_0 & 0xf];
  *valp = ai4const_0;
  return 0;
}

static int
Operand_ai4const_encode (uint32 *valp)
{
  unsigned t_0;
  unsigned ai4const_0;
  ai4const_0 = *valp;
  switch (ai4const_0)
    {
    case 0xffffffff: t_0 = 0; break;
    case 0x1: t_0 = 0x1; break;
    case 0x2: t_0 = 0x2; break;
    case 0x3: t_0 = 0x3; break;
    case 0x4: t_0 = 0x4; break;
    case 0x5: t_0 = 0x5; break;
    case 0x6: t_0 = 0x6; break;
    case 0x7: t_0 = 0x7; break;
    case 0x8: t_0 = 0x8; break;
    case 0x9: t_0 = 0x9; break;
    case 0xa: t_0 = 0xa; break;
    case 0xb: t_0 = 0xb; break;
    case 0xc: t_0 = 0xc; break;
    case 0xd: t_0 = 0xd; break;
    case 0xe: t_0 = 0xe; break;
    default: t_0 = 0xf; break;
    }
  *valp = t_0;
  return 0;
}

static int
Operand_b4const_decode (uint32 *valp)
{
  unsigned b4const_0;
  unsigned r_0;
  r_0 = *valp & 0xf;
  b4const_0 = CONST_TBL_b4c_0[r_0 & 0xf];
  *valp = b4const_0;
  return 0;
}

static int
Operand_b4const_encode (uint32 *valp)
{
  unsigned r_0;
  unsigned b4const_0;
  b4const_0 = *valp;
  switch (b4const_0)
    {
    case 0xffffffff: r_0 = 0; break;
    case 0x1: r_0 = 0x1; break;
    case 0x2: r_0 = 0x2; break;
    case 0x3: r_0 = 0x3; break;
    case 0x4: r_0 = 0x4; break;
    case 0x5: r_0 = 0x5; break;
    case 0x6: r_0 = 0x6; break;
    case 0x7: r_0 = 0x7; break;
    case 0x8: r_0 = 0x8; break;
    case 0xa: r_0 = 0x9; break;
    case 0xc: r_0 = 0xa; break;
    case 0x10: r_0 = 0xb; break;
    case 0x20: r_0 = 0xc; break;
    case 0x40: r_0 = 0xd; break;
    case 0x80: r_0 = 0xe; break;
    default: r_0 = 0xf; break;
    }
  *valp = r_0;
  return 0;
}

static int
Operand_b4constu_decode (uint32 *valp)
{
  unsigned b4constu_0;
  unsigned r_0;
  r_0 = *valp & 0xf;
  b4constu_0 = CONST_TBL_b4cu_0[r_0 & 0xf];
  *valp = b4constu_0;
  return 0;
}

static int
Operand_b4constu_encode (uint32 *valp)
{
  unsigned r_0;
  unsigned b4constu_0;
  b4constu_0 = *valp;
  switch (b4constu_0)
    {
    case 0x8000: r_0 = 0; break;
    case 0x10000: r_0 = 0x1; break;
    case 0x2: r_0 = 0x2; break;
    case 0x3: r_0 = 0x3; break;
    case 0x4: r_0 = 0x4; break;
    case 0x5: r_0 = 0x5; break;
    case 0x6: r_0 = 0x6; break;
    case 0x7: r_0 = 0x7; break;
    case 0x8: r_0 = 0x8; break;
    case 0xa: r_0 = 0x9; break;
    case 0xc: r_0 = 0xa; break;
    case 0x10: r_0 = 0xb; break;
    case 0x20: r_0 = 0xc; break;
    case 0x40: r_0 = 0xd; break;
    case 0x80: r_0 = 0xe; break;
    default: r_0 = 0xf; break;
    }
  *valp = r_0;
  return 0;
}

static int
Operand_uimm8_decode (uint32 *valp)
{
  unsigned uimm8_0;
  unsigned imm8_0;
  imm8_0 = *valp & 0xff;
  uimm8_0 = imm8_0;
  *valp = uimm8_0;
  return 0;
}

static int
Operand_uimm8_encode (uint32 *valp)
{
  unsigned imm8_0;
  unsigned uimm8_0;
  uimm8_0 = *valp;
  imm8_0 = (uimm8_0 & 0xff);
  *valp = imm8_0;
  return 0;
}

static int
Operand_uimm8x2_decode (uint32 *valp)
{
  unsigned uimm8x2_0;
  unsigned imm8_0;
  imm8_0 = *valp & 0xff;
  uimm8x2_0 = imm8_0 << 1;
  *valp = uimm8x2_0;
  return 0;
}

static int
Operand_uimm8x2_encode (uint32 *valp)
{
  unsigned imm8_0;
  unsigned uimm8x2_0;
  uimm8x2_0 = *valp;
  imm8_0 = ((uimm8x2_0 >> 1) & 0xff);
  *valp = imm8_0;
  return 0;
}

static int
Operand_uimm8x4_decode (uint32 *valp)
{
  unsigned uimm8x4_0;
  unsigned imm8_0;
  imm8_0 = *valp & 0xff;
  uimm8x4_0 = imm8_0 << 2;
  *valp = uimm8x4_0;
  return 0;
}

static int
Operand_uimm8x4_encode (uint32 *valp)
{
  unsigned imm8_0;
  unsigned uimm8x4_0;
  uimm8x4_0 = *valp;
  imm8_0 = ((uimm8x4_0 >> 2) & 0xff);
  *valp = imm8_0;
  return 0;
}

static int
Operand_uimm4x16_decode (uint32 *valp)
{
  unsigned uimm4x16_0;
  unsigned op2_0;
  op2_0 = *valp & 0xf;
  uimm4x16_0 = op2_0 << 4;
  *valp = uimm4x16_0;
  return 0;
}

static int
Operand_uimm4x16_encode (uint32 *valp)
{
  unsigned op2_0;
  unsigned uimm4x16_0;
  uimm4x16_0 = *valp;
  op2_0 = ((uimm4x16_0 >> 4) & 0xf);
  *valp = op2_0;
  return 0;
}

static int
Operand_simm8_decode (uint32 *valp)
{
  unsigned simm8_0;
  unsigned imm8_0;
  imm8_0 = *valp & 0xff;
  simm8_0 = ((int) imm8_0 << 24) >> 24;
  *valp = simm8_0;
  return 0;
}

static int
Operand_simm8_encode (uint32 *valp)
{
  unsigned imm8_0;
  unsigned simm8_0;
  simm8_0 = *valp;
  imm8_0 = (simm8_0 & 0xff);
  *valp = imm8_0;
  return 0;
}

static int
Operand_simm8x256_decode (uint32 *valp)
{
  unsigned simm8x256_0;
  unsigned imm8_0;
  imm8_0 = *valp & 0xff;
  simm8x256_0 = (((int) imm8_0 << 24) >> 24) << 8;
  *valp = simm8x256_0;
  return 0;
}

static int
Operand_simm8x256_encode (uint32 *valp)
{
  unsigned imm8_0;
  unsigned simm8x256_0;
  simm8x256_0 = *valp;
  imm8_0 = ((simm8x256_0 >> 8) & 0xff);
  *valp = imm8_0;
  return 0;
}

static int
Operand_simm12b_decode (uint32 *valp)
{
  unsigned simm12b_0;
  unsigned imm12b_0;
  imm12b_0 = *valp & 0xfff;
  simm12b_0 = ((int) imm12b_0 << 20) >> 20;
  *valp = simm12b_0;
  return 0;
}

static int
Operand_simm12b_encode (uint32 *valp)
{
  unsigned imm12b_0;
  unsigned simm12b_0;
  simm12b_0 = *valp;
  imm12b_0 = (simm12b_0 & 0xfff);
  *valp = imm12b_0;
  return 0;
}

static int
Operand_msalp32_decode (uint32 *valp)
{
  unsigned msalp32_0;
  unsigned sal_0;
  sal_0 = *valp & 0x1f;
  msalp32_0 = 0x20 - sal_0;
  *valp = msalp32_0;
  return 0;
}

static int
Operand_msalp32_encode (uint32 *valp)
{
  unsigned sal_0;
  unsigned msalp32_0;
  msalp32_0 = *valp;
  sal_0 = (0x20 - msalp32_0) & 0x1f;
  *valp = sal_0;
  return 0;
}

static int
Operand_op2p1_decode (uint32 *valp)
{
  unsigned op2p1_0;
  unsigned op2_0;
  op2_0 = *valp & 0xf;
  op2p1_0 = op2_0 + 0x1;
  *valp = op2p1_0;
  return 0;
}

static int
Operand_op2p1_encode (uint32 *valp)
{
  unsigned op2_0;
  unsigned op2p1_0;
  op2p1_0 = *valp;
  op2_0 = (op2p1_0 - 0x1) & 0xf;
  *valp = op2_0;
  return 0;
}

static int
Operand_label8_decode (uint32 *valp)
{
  unsigned label8_0;
  unsigned imm8_0;
  imm8_0 = *valp & 0xff;
  label8_0 = 0x4 + (((int) imm8_0 << 24) >> 24);
  *valp = label8_0;
  return 0;
}

static int
Operand_label8_encode (uint32 *valp)
{
  unsigned imm8_0;
  unsigned label8_0;
  label8_0 = *valp;
  imm8_0 = (label8_0 - 0x4) & 0xff;
  *valp = imm8_0;
  return 0;
}

static int
Operand_label8_ator (uint32 *valp, uint32 pc)
{
  *valp -= pc;
  return 0;
}

static int
Operand_label8_rtoa (uint32 *valp, uint32 pc)
{
  *valp += pc;
  return 0;
}

static int
Operand_ulabel8_decode (uint32 *valp)
{
  unsigned ulabel8_0;
  unsigned imm8_0;
  imm8_0 = *valp & 0xff;
  ulabel8_0 = 0x4 + (((0) << 8) | imm8_0);
  *valp = ulabel8_0;
  return 0;
}

static int
Operand_ulabel8_encode (uint32 *valp)
{
  unsigned imm8_0;
  unsigned ulabel8_0;
  ulabel8_0 = *valp;
  imm8_0 = (ulabel8_0 - 0x4) & 0xff;
  *valp = imm8_0;
  return 0;
}

static int
Operand_ulabel8_ator (uint32 *valp, uint32 pc)
{
  *valp -= pc;
  return 0;
}

static int
Operand_ulabel8_rtoa (uint32 *valp, uint32 pc)
{
  *valp += pc;
  return 0;
}

static int
Operand_label12_decode (uint32 *valp)
{
  unsigned label12_0;
  unsigned imm12_0;
  imm12_0 = *valp & 0xfff;
  label12_0 = 0x4 + (((int) imm12_0 << 20) >> 20);
  *valp = label12_0;
  return 0;
}

static int
Operand_label12_encode (uint32 *valp)
{
  unsigned imm12_0;
  unsigned label12_0;
  label12_0 = *valp;
  imm12_0 = (label12_0 - 0x4) & 0xfff;
  *valp = imm12_0;
  return 0;
}

static int
Operand_label12_ator (uint32 *valp, uint32 pc)
{
  *valp -= pc;
  return 0;
}

static int
Operand_label12_rtoa (uint32 *valp, uint32 pc)
{
  *valp += pc;
  return 0;
}

static int
Operand_soffset_decode (uint32 *valp)
{
  unsigned soffset_0;
  unsigned offset_0;
  offset_0 = *valp & 0x3ffff;
  soffset_0 = 0x4 + (((int) offset_0 << 14) >> 14);
  *valp = soffset_0;
  return 0;
}

static int
Operand_soffset_encode (uint32 *valp)
{
  unsigned offset_0;
  unsigned soffset_0;
  soffset_0 = *valp;
  offset_0 = (soffset_0 - 0x4) & 0x3ffff;
  *valp = offset_0;
  return 0;
}

static int
Operand_soffset_ator (uint32 *valp, uint32 pc)
{
  *valp -= pc;
  return 0;
}

static int
Operand_soffset_rtoa (uint32 *valp, uint32 pc)
{
  *valp += pc;
  return 0;
}

static int
Operand_uimm16x4_decode (uint32 *valp)
{
  unsigned uimm16x4_0;
  unsigned imm16_0;
  imm16_0 = *valp & 0xffff;
  uimm16x4_0 = (((0xffff) << 16) | imm16_0) << 2;
  *valp = uimm16x4_0;
  return 0;
}

static int
Operand_uimm16x4_encode (uint32 *valp)
{
  unsigned imm16_0;
  unsigned uimm16x4_0;
  uimm16x4_0 = *valp;
  imm16_0 = (uimm16x4_0 >> 2) & 0xffff;
  *valp = imm16_0;
  return 0;
}

static int
Operand_uimm16x4_ator (uint32 *valp, uint32 pc)
{
  *valp -= ((pc + 3) & ~0x3);
  return 0;
}

static int
Operand_uimm16x4_rtoa (uint32 *valp, uint32 pc)
{
  *valp += ((pc + 3) & ~0x3);
  return 0;
}

static int
Operand_bbi_decode (uint32 *valp)
{
  unsigned bbi_0;
  bbi_0 = *valp & 0x1f;
  bbi_0 = (0 << 5) | bbi_0;
  *valp = bbi_0;
  return 0;
}

static int
Operand_bbi_encode (uint32 *valp)
{
  unsigned bbi_0;
  bbi_0 = *valp;
  bbi_0 = (bbi_0 & 0x1f);
  *valp = bbi_0;
  return 0;
}

static int
Operand_sae_decode (uint32 *valp)
{
  unsigned sae_0;
  sae_0 = *valp & 0x1f;
  sae_0 = (0 << 5) | sae_0;
  *valp = sae_0;
  return 0;
}

static int
Operand_sae_encode (uint32 *valp)
{
  unsigned sae_0;
  sae_0 = *valp;
  sae_0 = (sae_0 & 0x1f);
  *valp = sae_0;
  return 0;
}

static int
Operand_sas_decode (uint32 *valp)
{
  unsigned sas_0;
  sas_0 = *valp & 0x1f;
  sas_0 = (0 << 5) | sas_0;
  *valp = sas_0;
  return 0;
}

static int
Operand_sas_encode (uint32 *valp)
{
  unsigned sas_0;
  sas_0 = *valp;
  sas_0 = (sas_0 & 0x1f);
  *valp = sas_0;
  return 0;
}

static int
Operand_sargt_decode (uint32 *valp)
{
  unsigned sargt_0;
  sargt_0 = *valp & 0x1f;
  sargt_0 = (0 << 5) | sargt_0;
  *valp = sargt_0;
  return 0;
}

static int
Operand_sargt_encode (uint32 *valp)
{
  unsigned sargt_0;
  sargt_0 = *valp;
  sargt_0 = (sargt_0 & 0x1f);
  *valp = sargt_0;
  return 0;
}

static int
Operand_s_decode (uint32 *valp)
{
  unsigned s_0;
  s_0 = *valp & 0xf;
  s_0 = (0 << 4) | s_0;
  *valp = s_0;
  return 0;
}

static int
Operand_s_encode (uint32 *valp)
{
  unsigned s_0;
  s_0 = *valp;
  s_0 = (s_0 & 0xf);
  *valp = s_0;
  return 0;
}

static int
Operand_mx_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_mx_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x3) != 0;
  return error;
}

static int
Operand_my_decode (uint32 *valp)
{
  *valp += 2;
  return 0;
}

static int
Operand_my_encode (uint32 *valp)
{
  int error;
  error = ((*valp & ~0x3) != 0) || ((*valp & 0x2) == 0);
  *valp = *valp & 1;
  return error;
}

static int
Operand_mw_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_mw_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x3) != 0;
  return error;
}

static int
Operand_mr0_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_mr0_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x3) != 0;
  return error;
}

static int
Operand_mr1_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_mr1_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x3) != 0;
  return error;
}

static int
Operand_mr2_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_mr2_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x3) != 0;
  return error;
}

static int
Operand_mr3_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_mr3_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x3) != 0;
  return error;
}

static int
Operand_immt_decode (uint32 *valp)
{
  unsigned immt_0;
  unsigned t_0;
  t_0 = *valp & 0xf;
  immt_0 = t_0;
  *valp = immt_0;
  return 0;
}

static int
Operand_immt_encode (uint32 *valp)
{
  unsigned t_0;
  unsigned immt_0;
  immt_0 = *valp;
  t_0 = immt_0 & 0xf;
  *valp = t_0;
  return 0;
}

static int
Operand_imms_decode (uint32 *valp)
{
  unsigned imms_0;
  unsigned s_0;
  s_0 = *valp & 0xf;
  imms_0 = s_0;
  *valp = imms_0;
  return 0;
}

static int
Operand_imms_encode (uint32 *valp)
{
  unsigned s_0;
  unsigned imms_0;
  imms_0 = *valp;
  s_0 = imms_0 & 0xf;
  *valp = s_0;
  return 0;
}

static int
Operand_bt_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_bt_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0xf) != 0;
  return error;
}

static int
Operand_bs_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_bs_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0xf) != 0;
  return error;
}

static int
Operand_br_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_br_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0xf) != 0;
  return error;
}

static int
Operand_bt2_decode (uint32 *valp)
{
  *valp = *valp << 1;
  return 0;
}

static int
Operand_bt2_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~(0x7 << 1)) != 0;
  *valp = *valp >> 1;
  return error;
}

static int
Operand_bs2_decode (uint32 *valp)
{
  *valp = *valp << 1;
  return 0;
}

static int
Operand_bs2_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~(0x7 << 1)) != 0;
  *valp = *valp >> 1;
  return error;
}

static int
Operand_br2_decode (uint32 *valp)
{
  *valp = *valp << 1;
  return 0;
}

static int
Operand_br2_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~(0x7 << 1)) != 0;
  *valp = *valp >> 1;
  return error;
}

static int
Operand_bt4_decode (uint32 *valp)
{
  *valp = *valp << 2;
  return 0;
}

static int
Operand_bt4_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~(0x3 << 2)) != 0;
  *valp = *valp >> 2;
  return error;
}

static int
Operand_bs4_decode (uint32 *valp)
{
  *valp = *valp << 2;
  return 0;
}

static int
Operand_bs4_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~(0x3 << 2)) != 0;
  *valp = *valp >> 2;
  return error;
}

static int
Operand_br4_decode (uint32 *valp)
{
  *valp = *valp << 2;
  return 0;
}

static int
Operand_br4_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~(0x3 << 2)) != 0;
  *valp = *valp >> 2;
  return error;
}

static int
Operand_bt8_decode (uint32 *valp)
{
  *valp = *valp << 3;
  return 0;
}

static int
Operand_bt8_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~(0x1 << 3)) != 0;
  *valp = *valp >> 3;
  return error;
}

static int
Operand_bs8_decode (uint32 *valp)
{
  *valp = *valp << 3;
  return 0;
}

static int
Operand_bs8_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~(0x1 << 3)) != 0;
  *valp = *valp >> 3;
  return error;
}

static int
Operand_br8_decode (uint32 *valp)
{
  *valp = *valp << 3;
  return 0;
}

static int
Operand_br8_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~(0x1 << 3)) != 0;
  *valp = *valp >> 3;
  return error;
}

static int
Operand_bt16_decode (uint32 *valp)
{
  *valp = *valp << 4;
  return 0;
}

static int
Operand_bt16_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~(0 << 4)) != 0;
  *valp = *valp >> 4;
  return error;
}

static int
Operand_bs16_decode (uint32 *valp)
{
  *valp = *valp << 4;
  return 0;
}

static int
Operand_bs16_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~(0 << 4)) != 0;
  *valp = *valp >> 4;
  return error;
}

static int
Operand_br16_decode (uint32 *valp)
{
  *valp = *valp << 4;
  return 0;
}

static int
Operand_br16_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~(0 << 4)) != 0;
  *valp = *valp >> 4;
  return error;
}

static int
Operand_brall_decode (uint32 *valp)
{
  *valp = *valp << 4;
  return 0;
}

static int
Operand_brall_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~(0 << 4)) != 0;
  *valp = *valp >> 4;
  return error;
}

static int
Operand_tp7_decode (uint32 *valp)
{
  unsigned tp7_0;
  unsigned t_0;
  t_0 = *valp & 0xf;
  tp7_0 = t_0 + 0x7;
  *valp = tp7_0;
  return 0;
}

static int
Operand_tp7_encode (uint32 *valp)
{
  unsigned t_0;
  unsigned tp7_0;
  tp7_0 = *valp;
  t_0 = (tp7_0 - 0x7) & 0xf;
  *valp = t_0;
  return 0;
}

static int
Operand_xt_wbr15_label_decode (uint32 *valp)
{
  unsigned xt_wbr15_label_0;
  unsigned xt_wbr15_imm_0;
  xt_wbr15_imm_0 = *valp & 0x7fff;
  xt_wbr15_label_0 = 0x4 + (((int) xt_wbr15_imm_0 << 17) >> 17);
  *valp = xt_wbr15_label_0;
  return 0;
}

static int
Operand_xt_wbr15_label_encode (uint32 *valp)
{
  unsigned xt_wbr15_imm_0;
  unsigned xt_wbr15_label_0;
  xt_wbr15_label_0 = *valp;
  xt_wbr15_imm_0 = (xt_wbr15_label_0 - 0x4) & 0x7fff;
  *valp = xt_wbr15_imm_0;
  return 0;
}

static int
Operand_xt_wbr15_label_ator (uint32 *valp, uint32 pc)
{
  *valp -= pc;
  return 0;
}

static int
Operand_xt_wbr15_label_rtoa (uint32 *valp, uint32 pc)
{
  *valp += pc;
  return 0;
}

static int
Operand_xt_wbr18_label_decode (uint32 *valp)
{
  unsigned xt_wbr18_label_0;
  unsigned xt_wbr18_imm_0;
  xt_wbr18_imm_0 = *valp & 0x3ffff;
  xt_wbr18_label_0 = 0x4 + (((int) xt_wbr18_imm_0 << 14) >> 14);
  *valp = xt_wbr18_label_0;
  return 0;
}

static int
Operand_xt_wbr18_label_encode (uint32 *valp)
{
  unsigned xt_wbr18_imm_0;
  unsigned xt_wbr18_label_0;
  xt_wbr18_label_0 = *valp;
  xt_wbr18_imm_0 = (xt_wbr18_label_0 - 0x4) & 0x3ffff;
  *valp = xt_wbr18_imm_0;
  return 0;
}

static int
Operand_xt_wbr18_label_ator (uint32 *valp, uint32 pc)
{
  *valp -= pc;
  return 0;
}

static int
Operand_xt_wbr18_label_rtoa (uint32 *valp, uint32 pc)
{
  *valp += pc;
  return 0;
}

static int
Operand_bitindex_decode (uint32 *valp)
{
  unsigned bitindex_0;
  bitindex_0 = *valp & 0x1f;
  bitindex_0 = (0 << 5) | bitindex_0;
  *valp = bitindex_0;
  return 0;
}

static int
Operand_bitindex_encode (uint32 *valp)
{
  unsigned bitindex_0;
  bitindex_0 = *valp;
  bitindex_0 = (bitindex_0 & 0x1f);
  *valp = bitindex_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper0_reg_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_CP_Final50e7a063_oper0_reg_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x1f) != 0;
  return error;
}

static int
Operand_CP_Final50e7a063_oper1_reg_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_CP_Final50e7a063_oper1_reg_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x1f) != 0;
  return error;
}

static int
Operand_CP_Final50e7a063_oper2_reg_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_CP_Final50e7a063_oper2_reg_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x1f) != 0;
  return error;
}

static int
Operand_CP_Final50e7a063_oper3_imm_decode (uint32 *valp)
{
  unsigned CP_Final50e7a063_oper3_imm_0;
  unsigned CP_Final50e7a063_fld7863_0;
  CP_Final50e7a063_fld7863_0 = *valp & 0x1f;
  CP_Final50e7a063_oper3_imm_0 = (0 << 5) | CP_Final50e7a063_fld7863_0;
  *valp = CP_Final50e7a063_oper3_imm_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper3_imm_encode (uint32 *valp)
{
  unsigned CP_Final50e7a063_fld7863_0;
  unsigned CP_Final50e7a063_oper3_imm_0;
  CP_Final50e7a063_oper3_imm_0 = *valp;
  CP_Final50e7a063_fld7863_0 = (CP_Final50e7a063_oper3_imm_0 & 0x1f);
  *valp = CP_Final50e7a063_fld7863_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper4_reg_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_CP_Final50e7a063_oper4_reg_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x7) != 0;
  return error;
}

static int
Operand_CP_Final50e7a063_oper5_reg_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_CP_Final50e7a063_oper5_reg_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x7) != 0;
  return error;
}

static int
Operand_CP_Final50e7a063_oper6_imm_decode (uint32 *valp)
{
  unsigned CP_Final50e7a063_oper6_imm_0;
  unsigned CP_Final50e7a063_fld7866_0;
  CP_Final50e7a063_fld7866_0 = *valp & 0x7f;
  CP_Final50e7a063_oper6_imm_0 = (0 << 7) | CP_Final50e7a063_fld7866_0;
  *valp = CP_Final50e7a063_oper6_imm_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper6_imm_encode (uint32 *valp)
{
  unsigned CP_Final50e7a063_fld7866_0;
  unsigned CP_Final50e7a063_oper6_imm_0;
  CP_Final50e7a063_oper6_imm_0 = *valp;
  CP_Final50e7a063_fld7866_0 = (CP_Final50e7a063_oper6_imm_0 & 0x7f);
  *valp = CP_Final50e7a063_fld7866_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper7_reg_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_CP_Final50e7a063_oper7_reg_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x7) != 0;
  return error;
}

static int
Operand_CP_Final50e7a063_oper8_imm_decode (uint32 *valp)
{
  unsigned CP_Final50e7a063_oper8_imm_0;
  unsigned CP_Final50e7a063_fld7868_0;
  CP_Final50e7a063_fld7868_0 = *valp & 0x3f;
  CP_Final50e7a063_oper8_imm_0 = ((0 << 6) | CP_Final50e7a063_fld7868_0) << 2;
  *valp = CP_Final50e7a063_oper8_imm_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper8_imm_encode (uint32 *valp)
{
  unsigned CP_Final50e7a063_fld7868_0;
  unsigned CP_Final50e7a063_oper8_imm_0;
  CP_Final50e7a063_oper8_imm_0 = *valp;
  CP_Final50e7a063_fld7868_0 = ((CP_Final50e7a063_oper8_imm_0 >> 2) & 0x3f);
  *valp = CP_Final50e7a063_fld7868_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper9_imm_decode (uint32 *valp)
{
  unsigned CP_Final50e7a063_oper9_imm_0;
  unsigned CP_Final50e7a063_fld7869_0;
  CP_Final50e7a063_fld7869_0 = *valp & 0x7;
  CP_Final50e7a063_oper9_imm_0 = (0 << 3) | CP_Final50e7a063_fld7869_0;
  *valp = CP_Final50e7a063_oper9_imm_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper9_imm_encode (uint32 *valp)
{
  unsigned CP_Final50e7a063_fld7869_0;
  unsigned CP_Final50e7a063_oper9_imm_0;
  CP_Final50e7a063_oper9_imm_0 = *valp;
  CP_Final50e7a063_fld7869_0 = (CP_Final50e7a063_oper9_imm_0 & 0x7);
  *valp = CP_Final50e7a063_fld7869_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper10_reg_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_CP_Final50e7a063_oper10_reg_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x7) != 0;
  return error;
}

static int
Operand_CP_Final50e7a063_oper11_reg_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_CP_Final50e7a063_oper11_reg_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x1f) != 0;
  return error;
}

static int
Operand_CP_Final50e7a063_oper12_reg_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_CP_Final50e7a063_oper12_reg_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x1f) != 0;
  return error;
}

static int
Operand_CP_Final50e7a063_oper13_imm_decode (uint32 *valp)
{
  unsigned CP_Final50e7a063_oper13_imm_0;
  unsigned CP_Final50e7a063_fld7870_0;
  CP_Final50e7a063_fld7870_0 = *valp & 0x1;
  CP_Final50e7a063_oper13_imm_0 = (0 << 1) | CP_Final50e7a063_fld7870_0;
  *valp = CP_Final50e7a063_oper13_imm_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper13_imm_encode (uint32 *valp)
{
  unsigned CP_Final50e7a063_fld7870_0;
  unsigned CP_Final50e7a063_oper13_imm_0;
  CP_Final50e7a063_oper13_imm_0 = *valp;
  CP_Final50e7a063_fld7870_0 = (((CP_Final50e7a063_oper13_imm_0 >> 0) & 1)) & 0x1;
  *valp = CP_Final50e7a063_fld7870_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper14_imm_decode (uint32 *valp)
{
  unsigned CP_Final50e7a063_oper14_imm_0;
  unsigned CP_Final50e7a063_fld7871_0;
  CP_Final50e7a063_fld7871_0 = *valp & 0x3ff;
  CP_Final50e7a063_oper14_imm_0 = (0 << 10) | CP_Final50e7a063_fld7871_0;
  *valp = CP_Final50e7a063_oper14_imm_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper14_imm_encode (uint32 *valp)
{
  unsigned CP_Final50e7a063_fld7871_0;
  unsigned CP_Final50e7a063_oper14_imm_0;
  CP_Final50e7a063_oper14_imm_0 = *valp;
  CP_Final50e7a063_fld7871_0 = (CP_Final50e7a063_oper14_imm_0 & 0x3ff);
  *valp = CP_Final50e7a063_fld7871_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper15_imm_decode (uint32 *valp)
{
  unsigned CP_Final50e7a063_oper15_imm_0;
  unsigned CP_Final50e7a063_fld7872_0;
  CP_Final50e7a063_fld7872_0 = *valp & 0xf;
  CP_Final50e7a063_oper15_imm_0 = ((0 << 4) | CP_Final50e7a063_fld7872_0) << 4;
  *valp = CP_Final50e7a063_oper15_imm_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper15_imm_encode (uint32 *valp)
{
  unsigned CP_Final50e7a063_fld7872_0;
  unsigned CP_Final50e7a063_oper15_imm_0;
  CP_Final50e7a063_oper15_imm_0 = *valp;
  CP_Final50e7a063_fld7872_0 = ((CP_Final50e7a063_oper15_imm_0 >> 4) & 0xf);
  *valp = CP_Final50e7a063_fld7872_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper16_reg_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_CP_Final50e7a063_oper16_reg_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0xf) != 0;
  return error;
}

static int
Operand_CP_Final50e7a063_oper17_reg_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_CP_Final50e7a063_oper17_reg_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x3) != 0;
  return error;
}

static int
Operand_CP_Final50e7a063_oper18_reg_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_CP_Final50e7a063_oper18_reg_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x3) != 0;
  return error;
}

static int
Operand_CP_Final50e7a063_oper19_reg_decode (uint32 *valp ATTRIBUTE_UNUSED)
{
  return 0;
}

static int
Operand_CP_Final50e7a063_oper19_reg_encode (uint32 *valp)
{
  int error;
  error = (*valp & ~0x3) != 0;
  return error;
}

static int
Operand_CP_Final50e7a063_oper20_imm_decode (uint32 *valp)
{
  unsigned CP_Final50e7a063_oper20_imm_0;
  unsigned CP_Final50e7a063_fld7875_0;
  CP_Final50e7a063_fld7875_0 = *valp & 0xff;
  CP_Final50e7a063_oper20_imm_0 = (0 << 8) | CP_Final50e7a063_fld7875_0;
  *valp = CP_Final50e7a063_oper20_imm_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper20_imm_encode (uint32 *valp)
{
  unsigned CP_Final50e7a063_fld7875_0;
  unsigned CP_Final50e7a063_oper20_imm_0;
  CP_Final50e7a063_oper20_imm_0 = *valp;
  CP_Final50e7a063_fld7875_0 = (CP_Final50e7a063_oper20_imm_0 & 0xff);
  *valp = CP_Final50e7a063_fld7875_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper21_imm_decode (uint32 *valp)
{
  unsigned CP_Final50e7a063_oper21_imm_0;
  unsigned CP_Final50e7a063_fld7876_0;
  CP_Final50e7a063_fld7876_0 = *valp & 0xffff;
  CP_Final50e7a063_oper21_imm_0 = (0 << 16) | CP_Final50e7a063_fld7876_0;
  *valp = CP_Final50e7a063_oper21_imm_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper21_imm_encode (uint32 *valp)
{
  unsigned CP_Final50e7a063_fld7876_0;
  unsigned CP_Final50e7a063_oper21_imm_0;
  CP_Final50e7a063_oper21_imm_0 = *valp;
  CP_Final50e7a063_fld7876_0 = (CP_Final50e7a063_oper21_imm_0 & 0xffff);
  *valp = CP_Final50e7a063_fld7876_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper22_imm_decode (uint32 *valp)
{
  unsigned CP_Final50e7a063_oper22_imm_0;
  unsigned CP_Final50e7a063_fld7863_0;
  CP_Final50e7a063_fld7863_0 = *valp & 0x1f;
  CP_Final50e7a063_oper22_imm_0 = (((int) CP_Final50e7a063_fld7863_0 << 27) >> 27) << 3;
  *valp = CP_Final50e7a063_oper22_imm_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper22_imm_encode (uint32 *valp)
{
  unsigned CP_Final50e7a063_fld7863_0;
  unsigned CP_Final50e7a063_oper22_imm_0;
  CP_Final50e7a063_oper22_imm_0 = *valp;
  CP_Final50e7a063_fld7863_0 = ((CP_Final50e7a063_oper22_imm_0 >> 3) & 0x1f);
  *valp = CP_Final50e7a063_fld7863_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper23_imm_decode (uint32 *valp)
{
  unsigned CP_Final50e7a063_oper23_imm_0;
  unsigned CP_Final50e7a063_fld7863_0;
  CP_Final50e7a063_fld7863_0 = *valp & 0x1f;
  CP_Final50e7a063_oper23_imm_0 = (((int) CP_Final50e7a063_fld7863_0 << 27) >> 27) << 4;
  *valp = CP_Final50e7a063_oper23_imm_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper23_imm_encode (uint32 *valp)
{
  unsigned CP_Final50e7a063_fld7863_0;
  unsigned CP_Final50e7a063_oper23_imm_0;
  CP_Final50e7a063_oper23_imm_0 = *valp;
  CP_Final50e7a063_fld7863_0 = ((CP_Final50e7a063_oper23_imm_0 >> 4) & 0x1f);
  *valp = CP_Final50e7a063_fld7863_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper24_imm_decode (uint32 *valp)
{
  unsigned CP_Final50e7a063_oper24_imm_0;
  unsigned CP_Final50e7a063_fld7859_0;
  CP_Final50e7a063_fld7859_0 = *valp & 0x1f;
  CP_Final50e7a063_oper24_imm_0 = (0 << 5) | CP_Final50e7a063_fld7859_0;
  *valp = CP_Final50e7a063_oper24_imm_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper24_imm_encode (uint32 *valp)
{
  unsigned CP_Final50e7a063_fld7859_0;
  unsigned CP_Final50e7a063_oper24_imm_0;
  CP_Final50e7a063_oper24_imm_0 = *valp;
  CP_Final50e7a063_fld7859_0 = (CP_Final50e7a063_oper24_imm_0 & 0x1f);
  *valp = CP_Final50e7a063_fld7859_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper25_imm_decode (uint32 *valp)
{
  unsigned CP_Final50e7a063_oper25_imm_0;
  unsigned CP_Final50e7a063_fld7860_0;
  CP_Final50e7a063_fld7860_0 = *valp & 0x1f;
  CP_Final50e7a063_oper25_imm_0 = (0 << 5) | CP_Final50e7a063_fld7860_0;
  *valp = CP_Final50e7a063_oper25_imm_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper25_imm_encode (uint32 *valp)
{
  unsigned CP_Final50e7a063_fld7860_0;
  unsigned CP_Final50e7a063_oper25_imm_0;
  CP_Final50e7a063_oper25_imm_0 = *valp;
  CP_Final50e7a063_fld7860_0 = (CP_Final50e7a063_oper25_imm_0 & 0x1f);
  *valp = CP_Final50e7a063_fld7860_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper26_imm_decode (uint32 *valp)
{
  unsigned CP_Final50e7a063_oper26_imm_0;
  unsigned CP_Final50e7a063_fld7868_0;
  CP_Final50e7a063_fld7868_0 = *valp & 0x3f;
  CP_Final50e7a063_oper26_imm_0 = (0 << 6) | CP_Final50e7a063_fld7868_0;
  *valp = CP_Final50e7a063_oper26_imm_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper26_imm_encode (uint32 *valp)
{
  unsigned CP_Final50e7a063_fld7868_0;
  unsigned CP_Final50e7a063_oper26_imm_0;
  CP_Final50e7a063_oper26_imm_0 = *valp;
  CP_Final50e7a063_fld7868_0 = (CP_Final50e7a063_oper26_imm_0 & 0x3f);
  *valp = CP_Final50e7a063_fld7868_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper_imm4x8_0_decode (uint32 *valp)
{
  unsigned CP_Final50e7a063_oper_imm4x8_0_0;
  unsigned CP_Final50e7a063_fld7872_0;
  CP_Final50e7a063_fld7872_0 = *valp & 0xf;
  CP_Final50e7a063_oper_imm4x8_0_0 = (((int) CP_Final50e7a063_fld7872_0 << 28) >> 28) << 3;
  *valp = CP_Final50e7a063_oper_imm4x8_0_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper_imm4x8_0_encode (uint32 *valp)
{
  unsigned CP_Final50e7a063_fld7872_0;
  unsigned CP_Final50e7a063_oper_imm4x8_0_0;
  CP_Final50e7a063_oper_imm4x8_0_0 = *valp;
  CP_Final50e7a063_fld7872_0 = ((CP_Final50e7a063_oper_imm4x8_0_0 >> 3) & 0xf);
  *valp = CP_Final50e7a063_fld7872_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper_imm4x8_decode (uint32 *valp)
{
  unsigned CP_Final50e7a063_oper_imm4x8_0;
  unsigned CP_Final50e7a063_fld7872_0;
  CP_Final50e7a063_fld7872_0 = *valp & 0xf;
  CP_Final50e7a063_oper_imm4x8_0 = (((int) CP_Final50e7a063_fld7872_0 << 28) >> 28) << 3;
  *valp = CP_Final50e7a063_oper_imm4x8_0;
  return 0;
}

static int
Operand_CP_Final50e7a063_oper_imm4x8_encode (uint32 *valp)
{
  unsigned CP_Final50e7a063_fld7872_0;
  unsigned CP_Final50e7a063_oper_imm4x8_0;
  CP_Final50e7a063_oper_imm4x8_0 = *valp;
  CP_Final50e7a063_fld7872_0 = ((CP_Final50e7a063_oper_imm4x8_0 >> 3) & 0xf);
  *valp = CP_Final50e7a063_fld7872_0;
  return 0;
}

static xtensa_operand_internal operands[] = {
  { "soffsetx4", FIELD_offset, -1, 0,
    XTENSA_OPERAND_IS_PCRELATIVE,
    Operand_soffsetx4_encode, Operand_soffsetx4_decode,
    Operand_soffsetx4_ator, Operand_soffsetx4_rtoa },
  { "uimm12x8", FIELD_imm12, -1, 0,
    0,
    Operand_uimm12x8_encode, Operand_uimm12x8_decode,
    0, 0 },
  { "simm4", FIELD_mn, -1, 0,
    0,
    Operand_simm4_encode, Operand_simm4_decode,
    0, 0 },
  { "arr", FIELD_r, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_arr_encode, Operand_arr_decode,
    0, 0 },
  { "ars", FIELD_s, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_ars_encode, Operand_ars_decode,
    0, 0 },
  { "*ars_invisible", FIELD_s, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
    Operand_ars_encode, Operand_ars_decode,
    0, 0 },
  { "art", FIELD_t, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_art_encode, Operand_art_decode,
    0, 0 },
  { "ar0", FIELD__ar0, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
    Operand_ar0_encode, Operand_ar0_decode,
    0, 0 },
  { "ar4", FIELD__ar4, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
    Operand_ar4_encode, Operand_ar4_decode,
    0, 0 },
  { "ar8", FIELD__ar8, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
    Operand_ar8_encode, Operand_ar8_decode,
    0, 0 },
  { "ar12", FIELD__ar12, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
    Operand_ar12_encode, Operand_ar12_decode,
    0, 0 },
  { "ars_entry", FIELD_s, REGFILE_AR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_ars_entry_encode, Operand_ars_entry_decode,
    0, 0 },
  { "immrx4", FIELD_r, -1, 0,
    0,
    Operand_immrx4_encode, Operand_immrx4_decode,
    0, 0 },
  { "lsi4x4", FIELD_r, -1, 0,
    0,
    Operand_lsi4x4_encode, Operand_lsi4x4_decode,
    0, 0 },
  { "simm7", FIELD_imm7, -1, 0,
    0,
    Operand_simm7_encode, Operand_simm7_decode,
    0, 0 },
  { "uimm6", FIELD_imm6, -1, 0,
    XTENSA_OPERAND_IS_PCRELATIVE,
    Operand_uimm6_encode, Operand_uimm6_decode,
    Operand_uimm6_ator, Operand_uimm6_rtoa },
  { "ai4const", FIELD_t, -1, 0,
    0,
    Operand_ai4const_encode, Operand_ai4const_decode,
    0, 0 },
  { "b4const", FIELD_r, -1, 0,
    0,
    Operand_b4const_encode, Operand_b4const_decode,
    0, 0 },
  { "b4constu", FIELD_r, -1, 0,
    0,
    Operand_b4constu_encode, Operand_b4constu_decode,
    0, 0 },
  { "uimm8", FIELD_imm8, -1, 0,
    0,
    Operand_uimm8_encode, Operand_uimm8_decode,
    0, 0 },
  { "uimm8x2", FIELD_imm8, -1, 0,
    0,
    Operand_uimm8x2_encode, Operand_uimm8x2_decode,
    0, 0 },
  { "uimm8x4", FIELD_imm8, -1, 0,
    0,
    Operand_uimm8x4_encode, Operand_uimm8x4_decode,
    0, 0 },
  { "uimm4x16", FIELD_op2, -1, 0,
    0,
    Operand_uimm4x16_encode, Operand_uimm4x16_decode,
    0, 0 },
  { "simm8", FIELD_imm8, -1, 0,
    0,
    Operand_simm8_encode, Operand_simm8_decode,
    0, 0 },
  { "simm8x256", FIELD_imm8, -1, 0,
    0,
    Operand_simm8x256_encode, Operand_simm8x256_decode,
    0, 0 },
  { "simm12b", FIELD_imm12b, -1, 0,
    0,
    Operand_simm12b_encode, Operand_simm12b_decode,
    0, 0 },
  { "msalp32", FIELD_sal, -1, 0,
    0,
    Operand_msalp32_encode, Operand_msalp32_decode,
    0, 0 },
  { "op2p1", FIELD_op2, -1, 0,
    0,
    Operand_op2p1_encode, Operand_op2p1_decode,
    0, 0 },
  { "label8", FIELD_imm8, -1, 0,
    XTENSA_OPERAND_IS_PCRELATIVE,
    Operand_label8_encode, Operand_label8_decode,
    Operand_label8_ator, Operand_label8_rtoa },
  { "ulabel8", FIELD_imm8, -1, 0,
    XTENSA_OPERAND_IS_PCRELATIVE,
    Operand_ulabel8_encode, Operand_ulabel8_decode,
    Operand_ulabel8_ator, Operand_ulabel8_rtoa },
  { "label12", FIELD_imm12, -1, 0,
    XTENSA_OPERAND_IS_PCRELATIVE,
    Operand_label12_encode, Operand_label12_decode,
    Operand_label12_ator, Operand_label12_rtoa },
  { "soffset", FIELD_offset, -1, 0,
    XTENSA_OPERAND_IS_PCRELATIVE,
    Operand_soffset_encode, Operand_soffset_decode,
    Operand_soffset_ator, Operand_soffset_rtoa },
  { "uimm16x4", FIELD_imm16, -1, 0,
    XTENSA_OPERAND_IS_PCRELATIVE,
    Operand_uimm16x4_encode, Operand_uimm16x4_decode,
    Operand_uimm16x4_ator, Operand_uimm16x4_rtoa },
  { "bbi", FIELD_bbi, -1, 0,
    0,
    Operand_bbi_encode, Operand_bbi_decode,
    0, 0 },
  { "sae", FIELD_sae, -1, 0,
    0,
    Operand_sae_encode, Operand_sae_decode,
    0, 0 },
  { "sas", FIELD_sas, -1, 0,
    0,
    Operand_sas_encode, Operand_sas_decode,
    0, 0 },
  { "sargt", FIELD_sargt, -1, 0,
    0,
    Operand_sargt_encode, Operand_sargt_decode,
    0, 0 },
  { "s", FIELD_s, -1, 0,
    0,
    Operand_s_encode, Operand_s_decode,
    0, 0 },
  { "mx", FIELD_x, REGFILE_MR, 1,
    XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_UNKNOWN,
    Operand_mx_encode, Operand_mx_decode,
    0, 0 },
  { "my", FIELD_y, REGFILE_MR, 1,
    XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_UNKNOWN,
    Operand_my_encode, Operand_my_decode,
    0, 0 },
  { "mw", FIELD_w, REGFILE_MR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_mw_encode, Operand_mw_decode,
    0, 0 },
  { "mr0", FIELD__mr0, REGFILE_MR, 1,
    XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
    Operand_mr0_encode, Operand_mr0_decode,
    0, 0 },
  { "mr1", FIELD__mr1, REGFILE_MR, 1,
    XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
    Operand_mr1_encode, Operand_mr1_decode,
    0, 0 },
  { "mr2", FIELD__mr2, REGFILE_MR, 1,
    XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
    Operand_mr2_encode, Operand_mr2_decode,
    0, 0 },
  { "mr3", FIELD__mr3, REGFILE_MR, 1,
    XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
    Operand_mr3_encode, Operand_mr3_decode,
    0, 0 },
  { "immt", FIELD_t, -1, 0,
    0,
    Operand_immt_encode, Operand_immt_decode,
    0, 0 },
  { "imms", FIELD_s, -1, 0,
    0,
    Operand_imms_encode, Operand_imms_decode,
    0, 0 },
  { "bt", FIELD_t, REGFILE_BR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_bt_encode, Operand_bt_decode,
    0, 0 },
  { "bs", FIELD_s, REGFILE_BR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_bs_encode, Operand_bs_decode,
    0, 0 },
  { "br", FIELD_r, REGFILE_BR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_br_encode, Operand_br_decode,
    0, 0 },
  { "bt2", FIELD_t2, REGFILE_BR, 2,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_bt2_encode, Operand_bt2_decode,
    0, 0 },
  { "bs2", FIELD_s2, REGFILE_BR, 2,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_bs2_encode, Operand_bs2_decode,
    0, 0 },
  { "br2", FIELD_r2, REGFILE_BR, 2,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_br2_encode, Operand_br2_decode,
    0, 0 },
  { "bt4", FIELD_t4, REGFILE_BR, 4,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_bt4_encode, Operand_bt4_decode,
    0, 0 },
  { "bs4", FIELD_s4, REGFILE_BR, 4,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_bs4_encode, Operand_bs4_decode,
    0, 0 },
  { "br4", FIELD_r4, REGFILE_BR, 4,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_br4_encode, Operand_br4_decode,
    0, 0 },
  { "bt8", FIELD_t8, REGFILE_BR, 8,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_bt8_encode, Operand_bt8_decode,
    0, 0 },
  { "bs8", FIELD_s8, REGFILE_BR, 8,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_bs8_encode, Operand_bs8_decode,
    0, 0 },
  { "br8", FIELD_r8, REGFILE_BR, 8,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_br8_encode, Operand_br8_decode,
    0, 0 },
  { "bt16", FIELD__bt16, REGFILE_BR, 16,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_bt16_encode, Operand_bt16_decode,
    0, 0 },
  { "bs16", FIELD__bs16, REGFILE_BR, 16,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_bs16_encode, Operand_bs16_decode,
    0, 0 },
  { "br16", FIELD__br16, REGFILE_BR, 16,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_br16_encode, Operand_br16_decode,
    0, 0 },
  { "brall", FIELD__brall, REGFILE_BR, 16,
    XTENSA_OPERAND_IS_REGISTER | XTENSA_OPERAND_IS_INVISIBLE,
    Operand_brall_encode, Operand_brall_decode,
    0, 0 },
  { "tp7", FIELD_t, -1, 0,
    0,
    Operand_tp7_encode, Operand_tp7_decode,
    0, 0 },
  { "xt_wbr15_label", FIELD_xt_wbr15_imm, -1, 0,
    XTENSA_OPERAND_IS_PCRELATIVE,
    Operand_xt_wbr15_label_encode, Operand_xt_wbr15_label_decode,
    Operand_xt_wbr15_label_ator, Operand_xt_wbr15_label_rtoa },
  { "xt_wbr18_label", FIELD_xt_wbr18_imm, -1, 0,
    XTENSA_OPERAND_IS_PCRELATIVE,
    Operand_xt_wbr18_label_encode, Operand_xt_wbr18_label_decode,
    Operand_xt_wbr18_label_ator, Operand_xt_wbr18_label_rtoa },
  { "bitindex", FIELD_bitindex, -1, 0,
    0,
    Operand_bitindex_encode, Operand_bitindex_decode,
    0, 0 },
  { "CP_Final50e7a063_oper0_reg", FIELD_CP_Final50e7a063_fld7861, REGFILE_regfile32x2, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_CP_Final50e7a063_oper0_reg_encode, Operand_CP_Final50e7a063_oper0_reg_decode,
    0, 0 },
  { "CP_Final50e7a063_oper1_reg", FIELD_CP_Final50e7a063_fld7862, REGFILE_regfile32x2, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_CP_Final50e7a063_oper1_reg_encode, Operand_CP_Final50e7a063_oper1_reg_decode,
    0, 0 },
  { "CP_Final50e7a063_oper2_reg", FIELD_CP_Final50e7a063_fld7858, REGFILE_regfile32x2, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_CP_Final50e7a063_oper2_reg_encode, Operand_CP_Final50e7a063_oper2_reg_decode,
    0, 0 },
  { "CP_Final50e7a063_oper3_imm", FIELD_CP_Final50e7a063_fld7863, -1, 0,
    0,
    Operand_CP_Final50e7a063_oper3_imm_encode, Operand_CP_Final50e7a063_oper3_imm_decode,
    0, 0 },
  { "CP_Final50e7a063_oper4_reg", FIELD_CP_Final50e7a063_fld7864, REGFILE_regfile32x4, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_CP_Final50e7a063_oper4_reg_encode, Operand_CP_Final50e7a063_oper4_reg_decode,
    0, 0 },
  { "CP_Final50e7a063_oper5_reg", FIELD_CP_Final50e7a063_fld7865, REGFILE_regfile32x4, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_CP_Final50e7a063_oper5_reg_encode, Operand_CP_Final50e7a063_oper5_reg_decode,
    0, 0 },
  { "CP_Final50e7a063_oper6_imm", FIELD_CP_Final50e7a063_fld7866, -1, 0,
    0,
    Operand_CP_Final50e7a063_oper6_imm_encode, Operand_CP_Final50e7a063_oper6_imm_decode,
    0, 0 },
  { "CP_Final50e7a063_oper7_reg", FIELD_CP_Final50e7a063_fld7853, REGFILE_regfile32x4, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_CP_Final50e7a063_oper7_reg_encode, Operand_CP_Final50e7a063_oper7_reg_decode,
    0, 0 },
  { "CP_Final50e7a063_oper8_imm", FIELD_CP_Final50e7a063_fld7868, -1, 0,
    0,
    Operand_CP_Final50e7a063_oper8_imm_encode, Operand_CP_Final50e7a063_oper8_imm_decode,
    0, 0 },
  { "CP_Final50e7a063_oper9_imm", FIELD_CP_Final50e7a063_fld7869, -1, 0,
    0,
    Operand_CP_Final50e7a063_oper9_imm_encode, Operand_CP_Final50e7a063_oper9_imm_decode,
    0, 0 },
  { "CP_Final50e7a063_oper10_reg", FIELD_CP_Final50e7a063_fld7857, REGFILE_regfile32x4, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_CP_Final50e7a063_oper10_reg_encode, Operand_CP_Final50e7a063_oper10_reg_decode,
    0, 0 },
  { "CP_Final50e7a063_oper11_reg", FIELD_CP_Final50e7a063_fld7854, REGFILE_regfile32x2, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_CP_Final50e7a063_oper11_reg_encode, Operand_CP_Final50e7a063_oper11_reg_decode,
    0, 0 },
  { "CP_Final50e7a063_oper12_reg", FIELD_CP_Final50e7a063_fld7855, REGFILE_regfile32x2, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_CP_Final50e7a063_oper12_reg_encode, Operand_CP_Final50e7a063_oper12_reg_decode,
    0, 0 },
  { "CP_Final50e7a063_oper13_imm", FIELD_CP_Final50e7a063_fld7870, -1, 0,
    0,
    Operand_CP_Final50e7a063_oper13_imm_encode, Operand_CP_Final50e7a063_oper13_imm_decode,
    0, 0 },
  { "CP_Final50e7a063_oper14_imm", FIELD_CP_Final50e7a063_fld7871, -1, 0,
    0,
    Operand_CP_Final50e7a063_oper14_imm_encode, Operand_CP_Final50e7a063_oper14_imm_decode,
    0, 0 },
  { "CP_Final50e7a063_oper15_imm", FIELD_CP_Final50e7a063_fld7872, -1, 0,
    0,
    Operand_CP_Final50e7a063_oper15_imm_encode, Operand_CP_Final50e7a063_oper15_imm_decode,
    0, 0 },
  { "CP_Final50e7a063_oper16_reg", FIELD_CP_Final50e7a063_fld7867, REGFILE_BR, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_CP_Final50e7a063_oper16_reg_encode, Operand_CP_Final50e7a063_oper16_reg_decode,
    0, 0 },
  { "CP_Final50e7a063_oper17_reg", FIELD_CP_Final50e7a063_fld7873, REGFILE_regfile48, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_CP_Final50e7a063_oper17_reg_encode, Operand_CP_Final50e7a063_oper17_reg_decode,
    0, 0 },
  { "CP_Final50e7a063_oper18_reg", FIELD_CP_Final50e7a063_fld7874, REGFILE_regfile48, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_CP_Final50e7a063_oper18_reg_encode, Operand_CP_Final50e7a063_oper18_reg_decode,
    0, 0 },
  { "CP_Final50e7a063_oper19_reg", FIELD_CP_Final50e7a063_fld7856, REGFILE_regfile48, 1,
    XTENSA_OPERAND_IS_REGISTER,
    Operand_CP_Final50e7a063_oper19_reg_encode, Operand_CP_Final50e7a063_oper19_reg_decode,
    0, 0 },
  { "CP_Final50e7a063_oper20_imm", FIELD_CP_Final50e7a063_fld7875, -1, 0,
    0,
    Operand_CP_Final50e7a063_oper20_imm_encode, Operand_CP_Final50e7a063_oper20_imm_decode,
    0, 0 },
  { "CP_Final50e7a063_oper21_imm", FIELD_CP_Final50e7a063_fld7876, -1, 0,
    0,
    Operand_CP_Final50e7a063_oper21_imm_encode, Operand_CP_Final50e7a063_oper21_imm_decode,
    0, 0 },
  { "CP_Final50e7a063_oper22_imm", FIELD_CP_Final50e7a063_fld7863, -1, 0,
    0,
    Operand_CP_Final50e7a063_oper22_imm_encode, Operand_CP_Final50e7a063_oper22_imm_decode,
    0, 0 },
  { "CP_Final50e7a063_oper23_imm", FIELD_CP_Final50e7a063_fld7863, -1, 0,
    0,
    Operand_CP_Final50e7a063_oper23_imm_encode, Operand_CP_Final50e7a063_oper23_imm_decode,
    0, 0 },
  { "CP_Final50e7a063_oper24_imm", FIELD_CP_Final50e7a063_fld7859, -1, 0,
    0,
    Operand_CP_Final50e7a063_oper24_imm_encode, Operand_CP_Final50e7a063_oper24_imm_decode,
    0, 0 },
  { "CP_Final50e7a063_oper25_imm", FIELD_CP_Final50e7a063_fld7860, -1, 0,
    0,
    Operand_CP_Final50e7a063_oper25_imm_encode, Operand_CP_Final50e7a063_oper25_imm_decode,
    0, 0 },
  { "CP_Final50e7a063_oper26_imm", FIELD_CP_Final50e7a063_fld7868, -1, 0,
    0,
    Operand_CP_Final50e7a063_oper26_imm_encode, Operand_CP_Final50e7a063_oper26_imm_decode,
    0, 0 },
  { "CP_Final50e7a063_oper_imm4x8.0", FIELD_CP_Final50e7a063_fld7872, -1, 0,
    0,
    Operand_CP_Final50e7a063_oper_imm4x8_0_encode, Operand_CP_Final50e7a063_oper_imm4x8_0_decode,
    0, 0 },
  { "CP_Final50e7a063_oper_imm4x8", FIELD_CP_Final50e7a063_fld7872, -1, 0,
    0,
    Operand_CP_Final50e7a063_oper_imm4x8_encode, Operand_CP_Final50e7a063_oper_imm4x8_decode,
    0, 0 },
  { "t", FIELD_t, -1, 0, 0, 0, 0, 0, 0 },
  { "bbi4", FIELD_bbi4, -1, 0, 0, 0, 0, 0, 0 },
  { "imm12", FIELD_imm12, -1, 0, 0, 0, 0, 0, 0 },
  { "imm8", FIELD_imm8, -1, 0, 0, 0, 0, 0, 0 },
  { "imm12b", FIELD_imm12b, -1, 0, 0, 0, 0, 0, 0 },
  { "imm16", FIELD_imm16, -1, 0, 0, 0, 0, 0, 0 },
  { "m", FIELD_m, -1, 0, 0, 0, 0, 0, 0 },
  { "n", FIELD_n, -1, 0, 0, 0, 0, 0, 0 },
  { "offset", FIELD_offset, -1, 0, 0, 0, 0, 0, 0 },
  { "op0", FIELD_op0, -1, 0, 0, 0, 0, 0, 0 },
  { "op1", FIELD_op1, -1, 0, 0, 0, 0, 0, 0 },
  { "op2", FIELD_op2, -1, 0, 0, 0, 0, 0, 0 },
  { "r", FIELD_r, -1, 0, 0, 0, 0, 0, 0 },
  { "sa4", FIELD_sa4, -1, 0, 0, 0, 0, 0, 0 },
  { "sae4", FIELD_sae4, -1, 0, 0, 0, 0, 0, 0 },
  { "sal", FIELD_sal, -1, 0, 0, 0, 0, 0, 0 },
  { "sas4", FIELD_sas4, -1, 0, 0, 0, 0, 0, 0 },
  { "sr", FIELD_sr, -1, 0, 0, 0, 0, 0, 0 },
  { "st", FIELD_st, -1, 0, 0, 0, 0, 0, 0 },
  { "thi3", FIELD_thi3, -1, 0, 0, 0, 0, 0, 0 },
  { "imm4", FIELD_imm4, -1, 0, 0, 0, 0, 0, 0 },
  { "mn", FIELD_mn, -1, 0, 0, 0, 0, 0, 0 },
  { "i", FIELD_i, -1, 0, 0, 0, 0, 0, 0 },
  { "imm6lo", FIELD_imm6lo, -1, 0, 0, 0, 0, 0, 0 },
  { "imm6hi", FIELD_imm6hi, -1, 0, 0, 0, 0, 0, 0 },
  { "imm7lo", FIELD_imm7lo, -1, 0, 0, 0, 0, 0, 0 },
  { "imm7hi", FIELD_imm7hi, -1, 0, 0, 0, 0, 0, 0 },
  { "z", FIELD_z, -1, 0, 0, 0, 0, 0, 0 },
  { "imm6", FIELD_imm6, -1, 0, 0, 0, 0, 0, 0 },
  { "imm7", FIELD_imm7, -1, 0, 0, 0, 0, 0, 0 },
  { "r3", FIELD_r3, -1, 0, 0, 0, 0, 0, 0 },
  { "rbit2", FIELD_rbit2, -1, 0, 0, 0, 0, 0, 0 },
  { "rhi", FIELD_rhi, -1, 0, 0, 0, 0, 0, 0 },
  { "t3", FIELD_t3, -1, 0, 0, 0, 0, 0, 0 },
  { "tbit2", FIELD_tbit2, -1, 0, 0, 0, 0, 0, 0 },
  { "tlo", FIELD_tlo, -1, 0, 0, 0, 0, 0, 0 },
  { "w", FIELD_w, -1, 0, 0, 0, 0, 0, 0 },
  { "y", FIELD_y, -1, 0, 0, 0, 0, 0, 0 },
  { "x", FIELD_x, -1, 0, 0, 0, 0, 0, 0 },
  { "t2", FIELD_t2, -1, 0, 0, 0, 0, 0, 0 },
  { "s2", FIELD_s2, -1, 0, 0, 0, 0, 0, 0 },
  { "r2", FIELD_r2, -1, 0, 0, 0, 0, 0, 0 },
  { "t4", FIELD_t4, -1, 0, 0, 0, 0, 0, 0 },
  { "s4", FIELD_s4, -1, 0, 0, 0, 0, 0, 0 },
  { "r4", FIELD_r4, -1, 0, 0, 0, 0, 0, 0 },
  { "t8", FIELD_t8, -1, 0, 0, 0, 0, 0, 0 },
  { "s8", FIELD_s8, -1, 0, 0, 0, 0, 0, 0 },
  { "r8", FIELD_r8, -1, 0, 0, 0, 0, 0, 0 },
  { "xt_wbr15_imm", FIELD_xt_wbr15_imm, -1, 0, 0, 0, 0, 0, 0 },
  { "xt_wbr18_imm", FIELD_xt_wbr18_imm, -1, 0, 0, 0, 0, 0, 0 },
  { "s3to1", FIELD_s3to1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7763", FIELD_CP_Final50e7a063_fld7763, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7765", FIELD_CP_Final50e7a063_fld7765, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7841", FIELD_CP_Final50e7a063_fld7841, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7855", FIELD_CP_Final50e7a063_fld7855, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7861", FIELD_CP_Final50e7a063_fld7861, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7862", FIELD_CP_Final50e7a063_fld7862, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7865", FIELD_CP_Final50e7a063_fld7865, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7866", FIELD_CP_Final50e7a063_fld7866, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7867", FIELD_CP_Final50e7a063_fld7867, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7869", FIELD_CP_Final50e7a063_fld7869, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7870", FIELD_CP_Final50e7a063_fld7870, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7872", FIELD_CP_Final50e7a063_fld7872, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7873", FIELD_CP_Final50e7a063_fld7873, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7874", FIELD_CP_Final50e7a063_fld7874, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7893Inst", FIELD_CP_Final50e7a063_fld7893Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7894", FIELD_CP_Final50e7a063_fld7894, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7896Inst", FIELD_CP_Final50e7a063_fld7896Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7897Inst", FIELD_CP_Final50e7a063_fld7897Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7898Inst", FIELD_CP_Final50e7a063_fld7898Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7899Inst", FIELD_CP_Final50e7a063_fld7899Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7901Inst", FIELD_CP_Final50e7a063_fld7901Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7902Inst", FIELD_CP_Final50e7a063_fld7902Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7904Inst", FIELD_CP_Final50e7a063_fld7904Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7906Inst", FIELD_CP_Final50e7a063_fld7906Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7907Inst", FIELD_CP_Final50e7a063_fld7907Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7908Inst", FIELD_CP_Final50e7a063_fld7908Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7909Inst", FIELD_CP_Final50e7a063_fld7909Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7910Inst", FIELD_CP_Final50e7a063_fld7910Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7911Inst", FIELD_CP_Final50e7a063_fld7911Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7912Inst", FIELD_CP_Final50e7a063_fld7912Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7913Inst", FIELD_CP_Final50e7a063_fld7913Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7915Inst", FIELD_CP_Final50e7a063_fld7915Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7917Inst", FIELD_CP_Final50e7a063_fld7917Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7919Inst", FIELD_CP_Final50e7a063_fld7919Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7920Inst", FIELD_CP_Final50e7a063_fld7920Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7922Inst", FIELD_CP_Final50e7a063_fld7922Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7924Inst", FIELD_CP_Final50e7a063_fld7924Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7926Inst", FIELD_CP_Final50e7a063_fld7926Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7928Inst", FIELD_CP_Final50e7a063_fld7928Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7930Inst", FIELD_CP_Final50e7a063_fld7930Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7931Inst", FIELD_CP_Final50e7a063_fld7931Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7933Inst", FIELD_CP_Final50e7a063_fld7933Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7934Inst", FIELD_CP_Final50e7a063_fld7934Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7935Inst", FIELD_CP_Final50e7a063_fld7935Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7937Inst", FIELD_CP_Final50e7a063_fld7937Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7939Inst", FIELD_CP_Final50e7a063_fld7939Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7940Inst", FIELD_CP_Final50e7a063_fld7940Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7941Inst", FIELD_CP_Final50e7a063_fld7941Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7942Inst", FIELD_CP_Final50e7a063_fld7942Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7943Inst", FIELD_CP_Final50e7a063_fld7943Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7944Inst", FIELD_CP_Final50e7a063_fld7944Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7946Inst", FIELD_CP_Final50e7a063_fld7946Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7948Inst", FIELD_CP_Final50e7a063_fld7948Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7949Inst", FIELD_CP_Final50e7a063_fld7949Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7950Inst", FIELD_CP_Final50e7a063_fld7950Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7951Inst", FIELD_CP_Final50e7a063_fld7951Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7952Inst", FIELD_CP_Final50e7a063_fld7952Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7953Inst", FIELD_CP_Final50e7a063_fld7953Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7954Inst", FIELD_CP_Final50e7a063_fld7954Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7955Inst", FIELD_CP_Final50e7a063_fld7955Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7956Inst", FIELD_CP_Final50e7a063_fld7956Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7957Inst", FIELD_CP_Final50e7a063_fld7957Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8149Inst", FIELD_CP_Final50e7a063_fld8149Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8150Inst", FIELD_CP_Final50e7a063_fld8150Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8151Inst", FIELD_CP_Final50e7a063_fld8151Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8152Inst", FIELD_CP_Final50e7a063_fld8152Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8153Inst", FIELD_CP_Final50e7a063_fld8153Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8154Inst", FIELD_CP_Final50e7a063_fld8154Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8155Inst", FIELD_CP_Final50e7a063_fld8155Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8156Inst", FIELD_CP_Final50e7a063_fld8156Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8157Inst", FIELD_CP_Final50e7a063_fld8157Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8158Inst", FIELD_CP_Final50e7a063_fld8158Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8160Inst", FIELD_CP_Final50e7a063_fld8160Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8162Inst", FIELD_CP_Final50e7a063_fld8162Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8164Inst", FIELD_CP_Final50e7a063_fld8164Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8165Inst", FIELD_CP_Final50e7a063_fld8165Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8166Inst", FIELD_CP_Final50e7a063_fld8166Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8167Inst", FIELD_CP_Final50e7a063_fld8167Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8168Inst", FIELD_CP_Final50e7a063_fld8168Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8169Inst", FIELD_CP_Final50e7a063_fld8169Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8171Inst", FIELD_CP_Final50e7a063_fld8171Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8172Inst", FIELD_CP_Final50e7a063_fld8172Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8173Inst", FIELD_CP_Final50e7a063_fld8173Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8174Inst", FIELD_CP_Final50e7a063_fld8174Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8175Inst", FIELD_CP_Final50e7a063_fld8175Inst, -1, 0, 0, 0, 0, 0, 0 },
  { "op0_s6", FIELD_op0_s6, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7853", FIELD_CP_Final50e7a063_fld7853, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7856", FIELD_CP_Final50e7a063_fld7856, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7858", FIELD_CP_Final50e7a063_fld7858, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7859", FIELD_CP_Final50e7a063_fld7859, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7860", FIELD_CP_Final50e7a063_fld7860, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7863", FIELD_CP_Final50e7a063_fld7863, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7864", FIELD_CP_Final50e7a063_fld7864, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7871", FIELD_CP_Final50e7a063_fld7871, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7875", FIELD_CP_Final50e7a063_fld7875, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7876", FIELD_CP_Final50e7a063_fld7876, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7958flix64_0_slot1", FIELD_CP_Final50e7a063_fld7958flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7959flix64_0_slot1", FIELD_CP_Final50e7a063_fld7959flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7960flix64_0_slot1", FIELD_CP_Final50e7a063_fld7960flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7962flix64_0_slot1", FIELD_CP_Final50e7a063_fld7962flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7964flix64_0_slot1", FIELD_CP_Final50e7a063_fld7964flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7965flix64_0_slot1", FIELD_CP_Final50e7a063_fld7965flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7966", FIELD_CP_Final50e7a063_fld7966, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7967flix64_0_slot1", FIELD_CP_Final50e7a063_fld7967flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7968flix64_0_slot1", FIELD_CP_Final50e7a063_fld7968flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7969flix64_0_slot1", FIELD_CP_Final50e7a063_fld7969flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7971flix64_0_slot1", FIELD_CP_Final50e7a063_fld7971flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7973flix64_0_slot1", FIELD_CP_Final50e7a063_fld7973flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7975flix64_0_slot1", FIELD_CP_Final50e7a063_fld7975flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7976flix64_0_slot1", FIELD_CP_Final50e7a063_fld7976flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7977flix64_0_slot1", FIELD_CP_Final50e7a063_fld7977flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7978flix64_0_slot1", FIELD_CP_Final50e7a063_fld7978flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7979flix64_0_slot1", FIELD_CP_Final50e7a063_fld7979flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7981flix64_0_slot1", FIELD_CP_Final50e7a063_fld7981flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7982", FIELD_CP_Final50e7a063_fld7982, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7983flix64_0_slot1", FIELD_CP_Final50e7a063_fld7983flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7984flix64_0_slot1", FIELD_CP_Final50e7a063_fld7984flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7985", FIELD_CP_Final50e7a063_fld7985, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7986flix64_0_slot1", FIELD_CP_Final50e7a063_fld7986flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7987", FIELD_CP_Final50e7a063_fld7987, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7988flix64_0_slot1", FIELD_CP_Final50e7a063_fld7988flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7990flix64_0_slot1", FIELD_CP_Final50e7a063_fld7990flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7991flix64_0_slot1", FIELD_CP_Final50e7a063_fld7991flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7993flix64_0_slot1", FIELD_CP_Final50e7a063_fld7993flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7995flix64_0_slot1", FIELD_CP_Final50e7a063_fld7995flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7997flix64_0_slot1", FIELD_CP_Final50e7a063_fld7997flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7999flix64_0_slot1", FIELD_CP_Final50e7a063_fld7999flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8000flix64_0_slot1", FIELD_CP_Final50e7a063_fld8000flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8002flix64_0_slot1", FIELD_CP_Final50e7a063_fld8002flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8004flix64_0_slot1", FIELD_CP_Final50e7a063_fld8004flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8006flix64_0_slot1", FIELD_CP_Final50e7a063_fld8006flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8007flix64_0_slot1", FIELD_CP_Final50e7a063_fld8007flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8009flix64_0_slot1", FIELD_CP_Final50e7a063_fld8009flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8010flix64_0_slot1", FIELD_CP_Final50e7a063_fld8010flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8011flix64_0_slot1", FIELD_CP_Final50e7a063_fld8011flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8012flix64_0_slot1", FIELD_CP_Final50e7a063_fld8012flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8014flix64_0_slot1", FIELD_CP_Final50e7a063_fld8014flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8015flix64_0_slot1", FIELD_CP_Final50e7a063_fld8015flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8016flix64_0_slot1", FIELD_CP_Final50e7a063_fld8016flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8017flix64_0_slot1", FIELD_CP_Final50e7a063_fld8017flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8018flix64_0_slot1", FIELD_CP_Final50e7a063_fld8018flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8019", FIELD_CP_Final50e7a063_fld8019, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8020flix64_0_slot1", FIELD_CP_Final50e7a063_fld8020flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8021flix64_0_slot1", FIELD_CP_Final50e7a063_fld8021flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8024flix64_0_slot1", FIELD_CP_Final50e7a063_fld8024flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8025flix64_0_slot1", FIELD_CP_Final50e7a063_fld8025flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8026flix64_0_slot1", FIELD_CP_Final50e7a063_fld8026flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8027flix64_0_slot1", FIELD_CP_Final50e7a063_fld8027flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8029flix64_0_slot1", FIELD_CP_Final50e7a063_fld8029flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8030", FIELD_CP_Final50e7a063_fld8030, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8031flix64_0_slot1", FIELD_CP_Final50e7a063_fld8031flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8032flix64_0_slot1", FIELD_CP_Final50e7a063_fld8032flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8176flix64_0_slot1", FIELD_CP_Final50e7a063_fld8176flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8177", FIELD_CP_Final50e7a063_fld8177, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8178", FIELD_CP_Final50e7a063_fld8178, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8179flix64_0_slot1", FIELD_CP_Final50e7a063_fld8179flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8180flix64_0_slot1", FIELD_CP_Final50e7a063_fld8180flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8181", FIELD_CP_Final50e7a063_fld8181, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8182flix64_0_slot1", FIELD_CP_Final50e7a063_fld8182flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8186flix64_0_slot1", FIELD_CP_Final50e7a063_fld8186flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8187flix64_0_slot1", FIELD_CP_Final50e7a063_fld8187flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8188flix64_0_slot1", FIELD_CP_Final50e7a063_fld8188flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8189flix64_0_slot1", FIELD_CP_Final50e7a063_fld8189flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8190flix64_0_slot1", FIELD_CP_Final50e7a063_fld8190flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8191flix64_0_slot1", FIELD_CP_Final50e7a063_fld8191flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8192flix64_0_slot1", FIELD_CP_Final50e7a063_fld8192flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8193flix64_0_slot1", FIELD_CP_Final50e7a063_fld8193flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8195flix64_0_slot1", FIELD_CP_Final50e7a063_fld8195flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8196", FIELD_CP_Final50e7a063_fld8196, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8197flix64_0_slot1", FIELD_CP_Final50e7a063_fld8197flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8198", FIELD_CP_Final50e7a063_fld8198, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8199flix64_0_slot1", FIELD_CP_Final50e7a063_fld8199flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8200", FIELD_CP_Final50e7a063_fld8200, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8201flix64_0_slot1", FIELD_CP_Final50e7a063_fld8201flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8202flix64_0_slot1", FIELD_CP_Final50e7a063_fld8202flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8203flix64_0_slot1", FIELD_CP_Final50e7a063_fld8203flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8204flix64_0_slot1", FIELD_CP_Final50e7a063_fld8204flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8205flix64_0_slot1", FIELD_CP_Final50e7a063_fld8205flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8206flix64_0_slot1", FIELD_CP_Final50e7a063_fld8206flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8208flix64_0_slot1", FIELD_CP_Final50e7a063_fld8208flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8209flix64_0_slot1", FIELD_CP_Final50e7a063_fld8209flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8210flix64_0_slot1", FIELD_CP_Final50e7a063_fld8210flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8211flix64_0_slot1", FIELD_CP_Final50e7a063_fld8211flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8212flix64_0_slot1", FIELD_CP_Final50e7a063_fld8212flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8213flix64_0_slot1", FIELD_CP_Final50e7a063_fld8213flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8215flix64_0_slot1", FIELD_CP_Final50e7a063_fld8215flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8216flix64_0_slot1", FIELD_CP_Final50e7a063_fld8216flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8217flix64_0_slot1", FIELD_CP_Final50e7a063_fld8217flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8219flix64_0_slot1", FIELD_CP_Final50e7a063_fld8219flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8220flix64_0_slot1", FIELD_CP_Final50e7a063_fld8220flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8221flix64_0_slot1", FIELD_CP_Final50e7a063_fld8221flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8222flix64_0_slot1", FIELD_CP_Final50e7a063_fld8222flix64_0_slot1, -1, 0, 0, 0, 0, 0, 0 },
  { "op0_s7", FIELD_op0_s7, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7854", FIELD_CP_Final50e7a063_fld7854, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7881", FIELD_CP_Final50e7a063_fld7881, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7857", FIELD_CP_Final50e7a063_fld7857, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7884", FIELD_CP_Final50e7a063_fld7884, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7885", FIELD_CP_Final50e7a063_fld7885, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7887", FIELD_CP_Final50e7a063_fld7887, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld7868", FIELD_CP_Final50e7a063_fld7868, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8035flix64_0_slot0", FIELD_CP_Final50e7a063_fld8035flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8036flix64_0_slot0", FIELD_CP_Final50e7a063_fld8036flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8037flix64_0_slot0", FIELD_CP_Final50e7a063_fld8037flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8038flix64_0_slot0", FIELD_CP_Final50e7a063_fld8038flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8039flix64_0_slot0", FIELD_CP_Final50e7a063_fld8039flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8040flix64_0_slot0", FIELD_CP_Final50e7a063_fld8040flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8041flix64_0_slot0", FIELD_CP_Final50e7a063_fld8041flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8043flix64_0_slot0", FIELD_CP_Final50e7a063_fld8043flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8044flix64_0_slot0", FIELD_CP_Final50e7a063_fld8044flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8045flix64_0_slot0", FIELD_CP_Final50e7a063_fld8045flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8046flix64_0_slot0", FIELD_CP_Final50e7a063_fld8046flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8047flix64_0_slot0", FIELD_CP_Final50e7a063_fld8047flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8048flix64_0_slot0", FIELD_CP_Final50e7a063_fld8048flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8049flix64_0_slot0", FIELD_CP_Final50e7a063_fld8049flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8050flix64_0_slot0", FIELD_CP_Final50e7a063_fld8050flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8051flix64_0_slot0", FIELD_CP_Final50e7a063_fld8051flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8052flix64_0_slot0", FIELD_CP_Final50e7a063_fld8052flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8053flix64_0_slot0", FIELD_CP_Final50e7a063_fld8053flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8054flix64_0_slot0", FIELD_CP_Final50e7a063_fld8054flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8055flix64_0_slot0", FIELD_CP_Final50e7a063_fld8055flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8056flix64_0_slot0", FIELD_CP_Final50e7a063_fld8056flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8057flix64_0_slot0", FIELD_CP_Final50e7a063_fld8057flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8058flix64_0_slot0", FIELD_CP_Final50e7a063_fld8058flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8059flix64_0_slot0", FIELD_CP_Final50e7a063_fld8059flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8060flix64_0_slot0", FIELD_CP_Final50e7a063_fld8060flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8061flix64_0_slot0", FIELD_CP_Final50e7a063_fld8061flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8062flix64_0_slot0", FIELD_CP_Final50e7a063_fld8062flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8063flix64_0_slot0", FIELD_CP_Final50e7a063_fld8063flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8064flix64_0_slot0", FIELD_CP_Final50e7a063_fld8064flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8065flix64_0_slot0", FIELD_CP_Final50e7a063_fld8065flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8067flix64_0_slot0", FIELD_CP_Final50e7a063_fld8067flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8068flix64_0_slot0", FIELD_CP_Final50e7a063_fld8068flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8069flix64_0_slot0", FIELD_CP_Final50e7a063_fld8069flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8071flix64_0_slot0", FIELD_CP_Final50e7a063_fld8071flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8073flix64_0_slot0", FIELD_CP_Final50e7a063_fld8073flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8075flix64_0_slot0", FIELD_CP_Final50e7a063_fld8075flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8077flix64_0_slot0", FIELD_CP_Final50e7a063_fld8077flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8079flix64_0_slot0", FIELD_CP_Final50e7a063_fld8079flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8081flix64_0_slot0", FIELD_CP_Final50e7a063_fld8081flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8082flix64_0_slot0", FIELD_CP_Final50e7a063_fld8082flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8083flix64_0_slot0", FIELD_CP_Final50e7a063_fld8083flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8085flix64_0_slot0", FIELD_CP_Final50e7a063_fld8085flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8086flix64_0_slot0", FIELD_CP_Final50e7a063_fld8086flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8088flix64_0_slot0", FIELD_CP_Final50e7a063_fld8088flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8090flix64_0_slot0", FIELD_CP_Final50e7a063_fld8090flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8092flix64_0_slot0", FIELD_CP_Final50e7a063_fld8092flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8093flix64_0_slot0", FIELD_CP_Final50e7a063_fld8093flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8095flix64_0_slot0", FIELD_CP_Final50e7a063_fld8095flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8097flix64_0_slot0", FIELD_CP_Final50e7a063_fld8097flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8098flix64_0_slot0", FIELD_CP_Final50e7a063_fld8098flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8099flix64_0_slot0", FIELD_CP_Final50e7a063_fld8099flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8100flix64_0_slot0", FIELD_CP_Final50e7a063_fld8100flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8101flix64_0_slot0", FIELD_CP_Final50e7a063_fld8101flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8103flix64_0_slot0", FIELD_CP_Final50e7a063_fld8103flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8104flix64_0_slot0", FIELD_CP_Final50e7a063_fld8104flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8105flix64_0_slot0", FIELD_CP_Final50e7a063_fld8105flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8106flix64_0_slot0", FIELD_CP_Final50e7a063_fld8106flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8107flix64_0_slot0", FIELD_CP_Final50e7a063_fld8107flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8109flix64_0_slot0", FIELD_CP_Final50e7a063_fld8109flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8111flix64_0_slot0", FIELD_CP_Final50e7a063_fld8111flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8112flix64_0_slot0", FIELD_CP_Final50e7a063_fld8112flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8114flix64_0_slot0", FIELD_CP_Final50e7a063_fld8114flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8115flix64_0_slot0", FIELD_CP_Final50e7a063_fld8115flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8116flix64_0_slot0", FIELD_CP_Final50e7a063_fld8116flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8117", FIELD_CP_Final50e7a063_fld8117, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8118flix64_0_slot0", FIELD_CP_Final50e7a063_fld8118flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8119", FIELD_CP_Final50e7a063_fld8119, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8120flix64_0_slot0", FIELD_CP_Final50e7a063_fld8120flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8122flix64_0_slot0", FIELD_CP_Final50e7a063_fld8122flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8124flix64_0_slot0", FIELD_CP_Final50e7a063_fld8124flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8125flix64_0_slot0", FIELD_CP_Final50e7a063_fld8125flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8126flix64_0_slot0", FIELD_CP_Final50e7a063_fld8126flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8127flix64_0_slot0", FIELD_CP_Final50e7a063_fld8127flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8128flix64_0_slot0", FIELD_CP_Final50e7a063_fld8128flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8129", FIELD_CP_Final50e7a063_fld8129, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8130flix64_0_slot0", FIELD_CP_Final50e7a063_fld8130flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8131flix64_0_slot0", FIELD_CP_Final50e7a063_fld8131flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8132flix64_0_slot0", FIELD_CP_Final50e7a063_fld8132flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8133flix64_0_slot0", FIELD_CP_Final50e7a063_fld8133flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8135flix64_0_slot0", FIELD_CP_Final50e7a063_fld8135flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8137flix64_0_slot0", FIELD_CP_Final50e7a063_fld8137flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8139flix64_0_slot0", FIELD_CP_Final50e7a063_fld8139flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8140flix64_0_slot0", FIELD_CP_Final50e7a063_fld8140flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8141flix64_0_slot0", FIELD_CP_Final50e7a063_fld8141flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8142flix64_0_slot0", FIELD_CP_Final50e7a063_fld8142flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8143flix64_0_slot0", FIELD_CP_Final50e7a063_fld8143flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8144flix64_0_slot0", FIELD_CP_Final50e7a063_fld8144flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8145flix64_0_slot0", FIELD_CP_Final50e7a063_fld8145flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8146", FIELD_CP_Final50e7a063_fld8146, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8148flix64_0_slot0", FIELD_CP_Final50e7a063_fld8148flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8224flix64_0_slot0", FIELD_CP_Final50e7a063_fld8224flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8225flix64_0_slot0", FIELD_CP_Final50e7a063_fld8225flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8226flix64_0_slot0", FIELD_CP_Final50e7a063_fld8226flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8227", FIELD_CP_Final50e7a063_fld8227, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8229flix64_0_slot0", FIELD_CP_Final50e7a063_fld8229flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8230flix64_0_slot0", FIELD_CP_Final50e7a063_fld8230flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8231flix64_0_slot0", FIELD_CP_Final50e7a063_fld8231flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8232flix64_0_slot0", FIELD_CP_Final50e7a063_fld8232flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8233flix64_0_slot0", FIELD_CP_Final50e7a063_fld8233flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8234flix64_0_slot0", FIELD_CP_Final50e7a063_fld8234flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8235flix64_0_slot0", FIELD_CP_Final50e7a063_fld8235flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8237flix64_0_slot0", FIELD_CP_Final50e7a063_fld8237flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8238flix64_0_slot0", FIELD_CP_Final50e7a063_fld8238flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8239flix64_0_slot0", FIELD_CP_Final50e7a063_fld8239flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8240flix64_0_slot0", FIELD_CP_Final50e7a063_fld8240flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8242flix64_0_slot0", FIELD_CP_Final50e7a063_fld8242flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8243flix64_0_slot0", FIELD_CP_Final50e7a063_fld8243flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8244flix64_0_slot0", FIELD_CP_Final50e7a063_fld8244flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8245flix64_0_slot0", FIELD_CP_Final50e7a063_fld8245flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8247flix64_0_slot0", FIELD_CP_Final50e7a063_fld8247flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8248flix64_0_slot0", FIELD_CP_Final50e7a063_fld8248flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8249flix64_0_slot0", FIELD_CP_Final50e7a063_fld8249flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8251flix64_0_slot0", FIELD_CP_Final50e7a063_fld8251flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8253flix64_0_slot0", FIELD_CP_Final50e7a063_fld8253flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8254flix64_0_slot0", FIELD_CP_Final50e7a063_fld8254flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8256flix64_0_slot0", FIELD_CP_Final50e7a063_fld8256flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8257flix64_0_slot0", FIELD_CP_Final50e7a063_fld8257flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8258flix64_0_slot0", FIELD_CP_Final50e7a063_fld8258flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 },
  { "CP_Final50e7a063_fld8260flix64_0_slot0", FIELD_CP_Final50e7a063_fld8260flix64_0_slot0, -1, 0, 0, 0, 0, 0, 0 }
};

enum xtensa_operand_id {
  OPERAND_soffsetx4,
  OPERAND_uimm12x8,
  OPERAND_simm4,
  OPERAND_arr,
  OPERAND_ars,
  OPERAND__ars_invisible,
  OPERAND_art,
  OPERAND_ar0,
  OPERAND_ar4,
  OPERAND_ar8,
  OPERAND_ar12,
  OPERAND_ars_entry,
  OPERAND_immrx4,
  OPERAND_lsi4x4,
  OPERAND_simm7,
  OPERAND_uimm6,
  OPERAND_ai4const,
  OPERAND_b4const,
  OPERAND_b4constu,
  OPERAND_uimm8,
  OPERAND_uimm8x2,
  OPERAND_uimm8x4,
  OPERAND_uimm4x16,
  OPERAND_simm8,
  OPERAND_simm8x256,
  OPERAND_simm12b,
  OPERAND_msalp32,
  OPERAND_op2p1,
  OPERAND_label8,
  OPERAND_ulabel8,
  OPERAND_label12,
  OPERAND_soffset,
  OPERAND_uimm16x4,
  OPERAND_bbi,
  OPERAND_sae,
  OPERAND_sas,
  OPERAND_sargt,
  OPERAND_s,
  OPERAND_mx,
  OPERAND_my,
  OPERAND_mw,
  OPERAND_mr0,
  OPERAND_mr1,
  OPERAND_mr2,
  OPERAND_mr3,
  OPERAND_immt,
  OPERAND_imms,
  OPERAND_bt,
  OPERAND_bs,
  OPERAND_br,
  OPERAND_bt2,
  OPERAND_bs2,
  OPERAND_br2,
  OPERAND_bt4,
  OPERAND_bs4,
  OPERAND_br4,
  OPERAND_bt8,
  OPERAND_bs8,
  OPERAND_br8,
  OPERAND_bt16,
  OPERAND_bs16,
  OPERAND_br16,
  OPERAND_brall,
  OPERAND_tp7,
  OPERAND_xt_wbr15_label,
  OPERAND_xt_wbr18_label,
  OPERAND_bitindex,
  OPERAND_CP_Final50e7a063_oper0_reg,
  OPERAND_CP_Final50e7a063_oper1_reg,
  OPERAND_CP_Final50e7a063_oper2_reg,
  OPERAND_CP_Final50e7a063_oper3_imm,
  OPERAND_CP_Final50e7a063_oper4_reg,
  OPERAND_CP_Final50e7a063_oper5_reg,
  OPERAND_CP_Final50e7a063_oper6_imm,
  OPERAND_CP_Final50e7a063_oper7_reg,
  OPERAND_CP_Final50e7a063_oper8_imm,
  OPERAND_CP_Final50e7a063_oper9_imm,
  OPERAND_CP_Final50e7a063_oper10_reg,
  OPERAND_CP_Final50e7a063_oper11_reg,
  OPERAND_CP_Final50e7a063_oper12_reg,
  OPERAND_CP_Final50e7a063_oper13_imm,
  OPERAND_CP_Final50e7a063_oper14_imm,
  OPERAND_CP_Final50e7a063_oper15_imm,
  OPERAND_CP_Final50e7a063_oper16_reg,
  OPERAND_CP_Final50e7a063_oper17_reg,
  OPERAND_CP_Final50e7a063_oper18_reg,
  OPERAND_CP_Final50e7a063_oper19_reg,
  OPERAND_CP_Final50e7a063_oper20_imm,
  OPERAND_CP_Final50e7a063_oper21_imm,
  OPERAND_CP_Final50e7a063_oper22_imm,
  OPERAND_CP_Final50e7a063_oper23_imm,
  OPERAND_CP_Final50e7a063_oper24_imm,
  OPERAND_CP_Final50e7a063_oper25_imm,
  OPERAND_CP_Final50e7a063_oper26_imm,
  OPERAND_CP_Final50e7a063_oper_imm4x8_0,
  OPERAND_CP_Final50e7a063_oper_imm4x8,
  OPERAND_t,
  OPERAND_bbi4,
  OPERAND_imm12,
  OPERAND_imm8,
  OPERAND_imm12b,
  OPERAND_imm16,
  OPERAND_m,
  OPERAND_n,
  OPERAND_offset,
  OPERAND_op0,
  OPERAND_op1,
  OPERAND_op2,
  OPERAND_r,
  OPERAND_sa4,
  OPERAND_sae4,
  OPERAND_sal,
  OPERAND_sas4,
  OPERAND_sr,
  OPERAND_st,
  OPERAND_thi3,
  OPERAND_imm4,
  OPERAND_mn,
  OPERAND_i,
  OPERAND_imm6lo,
  OPERAND_imm6hi,
  OPERAND_imm7lo,
  OPERAND_imm7hi,
  OPERAND_z,
  OPERAND_imm6,
  OPERAND_imm7,
  OPERAND_r3,
  OPERAND_rbit2,
  OPERAND_rhi,
  OPERAND_t3,
  OPERAND_tbit2,
  OPERAND_tlo,
  OPERAND_w,
  OPERAND_y,
  OPERAND_x,
  OPERAND_t2,
  OPERAND_s2,
  OPERAND_r2,
  OPERAND_t4,
  OPERAND_s4,
  OPERAND_r4,
  OPERAND_t8,
  OPERAND_s8,
  OPERAND_r8,
  OPERAND_xt_wbr15_imm,
  OPERAND_xt_wbr18_imm,
  OPERAND_s3to1,
  OPERAND_CP_Final50e7a063_fld7763,
  OPERAND_CP_Final50e7a063_fld7765,
  OPERAND_CP_Final50e7a063_fld7841,
  OPERAND_CP_Final50e7a063_fld7855,
  OPERAND_CP_Final50e7a063_fld7861,
  OPERAND_CP_Final50e7a063_fld7862,
  OPERAND_CP_Final50e7a063_fld7865,
  OPERAND_CP_Final50e7a063_fld7866,
  OPERAND_CP_Final50e7a063_fld7867,
  OPERAND_CP_Final50e7a063_fld7869,
  OPERAND_CP_Final50e7a063_fld7870,
  OPERAND_CP_Final50e7a063_fld7872,
  OPERAND_CP_Final50e7a063_fld7873,
  OPERAND_CP_Final50e7a063_fld7874,
  OPERAND_CP_Final50e7a063_fld7893Inst,
  OPERAND_CP_Final50e7a063_fld7894,
  OPERAND_CP_Final50e7a063_fld7896Inst,
  OPERAND_CP_Final50e7a063_fld7897Inst,
  OPERAND_CP_Final50e7a063_fld7898Inst,
  OPERAND_CP_Final50e7a063_fld7899Inst,
  OPERAND_CP_Final50e7a063_fld7901Inst,
  OPERAND_CP_Final50e7a063_fld7902Inst,
  OPERAND_CP_Final50e7a063_fld7904Inst,
  OPERAND_CP_Final50e7a063_fld7906Inst,
  OPERAND_CP_Final50e7a063_fld7907Inst,
  OPERAND_CP_Final50e7a063_fld7908Inst,
  OPERAND_CP_Final50e7a063_fld7909Inst,
  OPERAND_CP_Final50e7a063_fld7910Inst,
  OPERAND_CP_Final50e7a063_fld7911Inst,
  OPERAND_CP_Final50e7a063_fld7912Inst,
  OPERAND_CP_Final50e7a063_fld7913Inst,
  OPERAND_CP_Final50e7a063_fld7915Inst,
  OPERAND_CP_Final50e7a063_fld7917Inst,
  OPERAND_CP_Final50e7a063_fld7919Inst,
  OPERAND_CP_Final50e7a063_fld7920Inst,
  OPERAND_CP_Final50e7a063_fld7922Inst,
  OPERAND_CP_Final50e7a063_fld7924Inst,
  OPERAND_CP_Final50e7a063_fld7926Inst,
  OPERAND_CP_Final50e7a063_fld7928Inst,
  OPERAND_CP_Final50e7a063_fld7930Inst,
  OPERAND_CP_Final50e7a063_fld7931Inst,
  OPERAND_CP_Final50e7a063_fld7933Inst,
  OPERAND_CP_Final50e7a063_fld7934Inst,
  OPERAND_CP_Final50e7a063_fld7935Inst,
  OPERAND_CP_Final50e7a063_fld7937Inst,
  OPERAND_CP_Final50e7a063_fld7939Inst,
  OPERAND_CP_Final50e7a063_fld7940Inst,
  OPERAND_CP_Final50e7a063_fld7941Inst,
  OPERAND_CP_Final50e7a063_fld7942Inst,
  OPERAND_CP_Final50e7a063_fld7943Inst,
  OPERAND_CP_Final50e7a063_fld7944Inst,
  OPERAND_CP_Final50e7a063_fld7946Inst,
  OPERAND_CP_Final50e7a063_fld7948Inst,
  OPERAND_CP_Final50e7a063_fld7949Inst,
  OPERAND_CP_Final50e7a063_fld7950Inst,
  OPERAND_CP_Final50e7a063_fld7951Inst,
  OPERAND_CP_Final50e7a063_fld7952Inst,
  OPERAND_CP_Final50e7a063_fld7953Inst,
  OPERAND_CP_Final50e7a063_fld7954Inst,
  OPERAND_CP_Final50e7a063_fld7955Inst,
  OPERAND_CP_Final50e7a063_fld7956Inst,
  OPERAND_CP_Final50e7a063_fld7957Inst,
  OPERAND_CP_Final50e7a063_fld8149Inst,
  OPERAND_CP_Final50e7a063_fld8150Inst,
  OPERAND_CP_Final50e7a063_fld8151Inst,
  OPERAND_CP_Final50e7a063_fld8152Inst,
  OPERAND_CP_Final50e7a063_fld8153Inst,
  OPERAND_CP_Final50e7a063_fld8154Inst,
  OPERAND_CP_Final50e7a063_fld8155Inst,
  OPERAND_CP_Final50e7a063_fld8156Inst,
  OPERAND_CP_Final50e7a063_fld8157Inst,
  OPERAND_CP_Final50e7a063_fld8158Inst,
  OPERAND_CP_Final50e7a063_fld8160Inst,
  OPERAND_CP_Final50e7a063_fld8162Inst,
  OPERAND_CP_Final50e7a063_fld8164Inst,
  OPERAND_CP_Final50e7a063_fld8165Inst,
  OPERAND_CP_Final50e7a063_fld8166Inst,
  OPERAND_CP_Final50e7a063_fld8167Inst,
  OPERAND_CP_Final50e7a063_fld8168Inst,
  OPERAND_CP_Final50e7a063_fld8169Inst,
  OPERAND_CP_Final50e7a063_fld8171Inst,
  OPERAND_CP_Final50e7a063_fld8172Inst,
  OPERAND_CP_Final50e7a063_fld8173Inst,
  OPERAND_CP_Final50e7a063_fld8174Inst,
  OPERAND_CP_Final50e7a063_fld8175Inst,
  OPERAND_op0_s6,
  OPERAND_CP_Final50e7a063_fld7853,
  OPERAND_CP_Final50e7a063_fld7856,
  OPERAND_CP_Final50e7a063_fld7858,
  OPERAND_CP_Final50e7a063_fld7859,
  OPERAND_CP_Final50e7a063_fld7860,
  OPERAND_CP_Final50e7a063_fld7863,
  OPERAND_CP_Final50e7a063_fld7864,
  OPERAND_CP_Final50e7a063_fld7871,
  OPERAND_CP_Final50e7a063_fld7875,
  OPERAND_CP_Final50e7a063_fld7876,
  OPERAND_CP_Final50e7a063_fld7958flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7959flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7960flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7962flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7964flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7965flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7966,
  OPERAND_CP_Final50e7a063_fld7967flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7968flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7969flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7971flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7973flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7975flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7976flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7977flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7978flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7979flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7981flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7982,
  OPERAND_CP_Final50e7a063_fld7983flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7984flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7985,
  OPERAND_CP_Final50e7a063_fld7986flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7987,
  OPERAND_CP_Final50e7a063_fld7988flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7990flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7991flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7993flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7995flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7997flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld7999flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8000flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8002flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8004flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8006flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8007flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8009flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8010flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8011flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8012flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8014flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8015flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8016flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8017flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8018flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8019,
  OPERAND_CP_Final50e7a063_fld8020flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8021flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8024flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8025flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8026flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8027flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8029flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8030,
  OPERAND_CP_Final50e7a063_fld8031flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8032flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8176flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8177,
  OPERAND_CP_Final50e7a063_fld8178,
  OPERAND_CP_Final50e7a063_fld8179flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8180flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8181,
  OPERAND_CP_Final50e7a063_fld8182flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8186flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8187flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8188flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8189flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8190flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8191flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8192flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8193flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8195flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8196,
  OPERAND_CP_Final50e7a063_fld8197flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8198,
  OPERAND_CP_Final50e7a063_fld8199flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8200,
  OPERAND_CP_Final50e7a063_fld8201flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8202flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8203flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8204flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8205flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8206flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8208flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8209flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8210flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8211flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8212flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8213flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8215flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8216flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8217flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8219flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8220flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8221flix64_0_slot1,
  OPERAND_CP_Final50e7a063_fld8222flix64_0_slot1,
  OPERAND_op0_s7,
  OPERAND_CP_Final50e7a063_fld7854,
  OPERAND_CP_Final50e7a063_fld7881,
  OPERAND_CP_Final50e7a063_fld7857,
  OPERAND_CP_Final50e7a063_fld7884,
  OPERAND_CP_Final50e7a063_fld7885,
  OPERAND_CP_Final50e7a063_fld7887,
  OPERAND_CP_Final50e7a063_fld7868,
  OPERAND_CP_Final50e7a063_fld8035flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8036flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8037flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8038flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8039flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8040flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8041flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8043flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8044flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8045flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8046flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8047flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8048flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8049flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8050flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8051flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8052flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8053flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8054flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8055flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8056flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8057flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8058flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8059flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8060flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8061flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8062flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8063flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8064flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8065flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8067flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8068flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8069flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8071flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8073flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8075flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8077flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8079flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8081flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8082flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8083flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8085flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8086flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8088flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8090flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8092flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8093flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8095flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8097flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8098flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8099flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8100flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8101flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8103flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8104flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8105flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8106flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8107flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8109flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8111flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8112flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8114flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8115flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8116flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8117,
  OPERAND_CP_Final50e7a063_fld8118flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8119,
  OPERAND_CP_Final50e7a063_fld8120flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8122flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8124flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8125flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8126flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8127flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8128flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8129,
  OPERAND_CP_Final50e7a063_fld8130flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8131flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8132flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8133flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8135flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8137flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8139flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8140flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8141flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8142flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8143flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8144flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8145flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8146,
  OPERAND_CP_Final50e7a063_fld8148flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8224flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8225flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8226flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8227,
  OPERAND_CP_Final50e7a063_fld8229flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8230flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8231flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8232flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8233flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8234flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8235flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8237flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8238flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8239flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8240flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8242flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8243flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8244flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8245flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8247flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8248flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8249flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8251flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8253flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8254flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8256flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8257flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8258flix64_0_slot0,
  OPERAND_CP_Final50e7a063_fld8260flix64_0_slot0
};


/* Iclass table.  */

static xtensa_arg_internal Iclass_xt_iclass_rfe_stateArgs[] = {
  { { STATE_PSRING }, 'i' },
  { { STATE_PSEXCM }, 'm' },
  { { STATE_EPC1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rfde_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DEPC }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_call12_args[] = {
  { { OPERAND_soffsetx4 }, 'i' },
  { { OPERAND_ar12 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_call12_stateArgs[] = {
  { { STATE_PSCALLINC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_call8_args[] = {
  { { OPERAND_soffsetx4 }, 'i' },
  { { OPERAND_ar8 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_call8_stateArgs[] = {
  { { STATE_PSCALLINC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_call4_args[] = {
  { { OPERAND_soffsetx4 }, 'i' },
  { { OPERAND_ar4 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_call4_stateArgs[] = {
  { { STATE_PSCALLINC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_callx12_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_ar12 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_callx12_stateArgs[] = {
  { { STATE_PSCALLINC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_callx8_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_ar8 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_callx8_stateArgs[] = {
  { { STATE_PSCALLINC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_callx4_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_ar4 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_callx4_stateArgs[] = {
  { { STATE_PSCALLINC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_entry_args[] = {
  { { OPERAND_ars_entry }, 's' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm12x8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_entry_stateArgs[] = {
  { { STATE_PSCALLINC }, 'i' },
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSWOE }, 'i' },
  { { STATE_WindowBase }, 'm' },
  { { STATE_WindowStart }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_movsp_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_movsp_stateArgs[] = {
  { { STATE_WindowBase }, 'i' },
  { { STATE_WindowStart }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rotw_args[] = {
  { { OPERAND_simm4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rotw_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_WindowBase }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_retw_args[] = {
  { { OPERAND__ars_invisible }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_retw_stateArgs[] = {
  { { STATE_WindowBase }, 'm' },
  { { STATE_WindowStart }, 'm' },
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSWOE }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rfwou_stateArgs[] = {
  { { STATE_EPC1 }, 'i' },
  { { STATE_PSEXCM }, 'm' },
  { { STATE_PSRING }, 'i' },
  { { STATE_WindowBase }, 'm' },
  { { STATE_WindowStart }, 'm' },
  { { STATE_PSOWB }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l32e_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_immrx4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l32e_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_s32e_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_immrx4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_s32e_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_windowbase_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_windowbase_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_WindowBase }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_windowbase_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_windowbase_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_WindowBase }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_windowbase_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_windowbase_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_WindowBase }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_windowstart_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_windowstart_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_WindowStart }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_windowstart_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_windowstart_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_WindowStart }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_windowstart_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_windowstart_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_WindowStart }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_add_n_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_addi_n_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_ai4const }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bz6_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm6 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_loadi4_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_lsi4x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_mov_n_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_movi_n_args[] = {
  { { OPERAND_ars }, 'o' },
  { { OPERAND_simm7 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_retn_args[] = {
  { { OPERAND__ars_invisible }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_storei4_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_lsi4x4 }, 'i' }
};

static xtensa_arg_internal Iclass_rur_threadptr_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_threadptr_stateArgs[] = {
  { { STATE_THREADPTR }, 'i' }
};

static xtensa_arg_internal Iclass_wur_threadptr_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_threadptr_stateArgs[] = {
  { { STATE_THREADPTR }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_addi_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_simm8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_addmi_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_simm8x256 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_addsub_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bit_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bsi8_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_b4const }, 'i' },
  { { OPERAND_label8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bsi8b_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_bbi }, 'i' },
  { { OPERAND_label8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bsi8u_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_b4constu }, 'i' },
  { { OPERAND_label8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bst8_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_label8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bsz12_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_label12 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_call0_args[] = {
  { { OPERAND_soffsetx4 }, 'i' },
  { { OPERAND_ar0 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_callx0_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_ar0 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_exti_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_sae }, 'i' },
  { { OPERAND_op2p1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_jump_args[] = {
  { { OPERAND_soffset }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_jumpx_args[] = {
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l16ui_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x2 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l16si_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x2 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l32i_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l32r_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_uimm16x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l32r_stateArgs[] = {
  { { STATE_LITBADDR }, 'i' },
  { { STATE_LITBEN }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l8i_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_loop_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_ulabel8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_loop_stateArgs[] = {
  { { STATE_LBEG }, 'o' },
  { { STATE_LEND }, 'o' },
  { { STATE_LCOUNT }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_loopz_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_ulabel8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_loopz_stateArgs[] = {
  { { STATE_LBEG }, 'o' },
  { { STATE_LEND }, 'o' },
  { { STATE_LCOUNT }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_movi_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_simm12b }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_movz_args[] = {
  { { OPERAND_arr }, 'm' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_neg_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_return_args[] = {
  { { OPERAND__ars_invisible }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_s16i_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x2 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_s32i_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_s8i_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_sar_args[] = {
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_sar_stateArgs[] = {
  { { STATE_SAR }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_sari_args[] = {
  { { OPERAND_sas }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_sari_stateArgs[] = {
  { { STATE_SAR }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_shifts_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_shifts_stateArgs[] = {
  { { STATE_SAR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_shiftst_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_shiftst_stateArgs[] = {
  { { STATE_SAR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_shiftt_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_shiftt_stateArgs[] = {
  { { STATE_SAR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_slli_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_msalp32 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_srai_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_sargt }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_srli_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_s }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_sync_stateArgs[] = {
  { { STATE_XTSYNC }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsil_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_s }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsil_stateArgs[] = {
  { { STATE_PSWOE }, 'i' },
  { { STATE_PSCALLINC }, 'i' },
  { { STATE_PSOWB }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_PSUM }, 'i' },
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSINTLEVEL }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_lend_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_lend_stateArgs[] = {
  { { STATE_LEND }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_lend_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_lend_stateArgs[] = {
  { { STATE_LEND }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_lend_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_lend_stateArgs[] = {
  { { STATE_LEND }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_lcount_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_lcount_stateArgs[] = {
  { { STATE_LCOUNT }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_lcount_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_lcount_stateArgs[] = {
  { { STATE_XTSYNC }, 'o' },
  { { STATE_LCOUNT }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_lcount_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_lcount_stateArgs[] = {
  { { STATE_XTSYNC }, 'o' },
  { { STATE_LCOUNT }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_lbeg_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_lbeg_stateArgs[] = {
  { { STATE_LBEG }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_lbeg_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_lbeg_stateArgs[] = {
  { { STATE_LBEG }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_lbeg_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_lbeg_stateArgs[] = {
  { { STATE_LBEG }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_sar_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_sar_stateArgs[] = {
  { { STATE_SAR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_sar_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_sar_stateArgs[] = {
  { { STATE_SAR }, 'o' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_sar_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_sar_stateArgs[] = {
  { { STATE_SAR }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_litbase_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_litbase_stateArgs[] = {
  { { STATE_LITBADDR }, 'i' },
  { { STATE_LITBEN }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_litbase_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_litbase_stateArgs[] = {
  { { STATE_LITBADDR }, 'o' },
  { { STATE_LITBEN }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_litbase_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_litbase_stateArgs[] = {
  { { STATE_LITBADDR }, 'm' },
  { { STATE_LITBEN }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_configid0_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_configid0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_configid0_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_configid0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_configid1_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_configid1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ps_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ps_stateArgs[] = {
  { { STATE_PSWOE }, 'i' },
  { { STATE_PSCALLINC }, 'i' },
  { { STATE_PSOWB }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_PSUM }, 'i' },
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSINTLEVEL }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ps_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ps_stateArgs[] = {
  { { STATE_PSWOE }, 'o' },
  { { STATE_PSCALLINC }, 'o' },
  { { STATE_PSOWB }, 'o' },
  { { STATE_PSRING }, 'm' },
  { { STATE_PSUM }, 'o' },
  { { STATE_PSEXCM }, 'm' },
  { { STATE_PSINTLEVEL }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ps_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ps_stateArgs[] = {
  { { STATE_PSWOE }, 'm' },
  { { STATE_PSCALLINC }, 'm' },
  { { STATE_PSOWB }, 'm' },
  { { STATE_PSRING }, 'm' },
  { { STATE_PSUM }, 'm' },
  { { STATE_PSEXCM }, 'm' },
  { { STATE_PSINTLEVEL }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_epc1_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_epc1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_epc1_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_epc1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC1 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_epc1_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_epc1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC1 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave1_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave1_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE1 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave1_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE1 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_epc2_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_epc2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC2 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_epc2_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_epc2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC2 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_epc2_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_epc2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC2 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave2_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE2 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave2_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE2 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave2_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE2 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_epc3_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_epc3_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC3 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_epc3_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_epc3_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC3 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_epc3_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_epc3_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC3 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave3_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave3_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE3 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave3_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave3_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE3 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave3_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave3_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE3 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_epc4_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_epc4_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_epc4_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_epc4_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC4 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_epc4_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_epc4_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC4 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave4_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave4_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave4_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave4_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE4 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave4_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave4_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE4 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_epc5_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_epc5_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC5 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_epc5_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_epc5_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC5 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_epc5_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_epc5_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC5 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave5_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave5_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE5 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave5_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave5_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE5 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave5_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave5_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE5 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_epc6_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_epc6_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC6 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_epc6_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_epc6_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC6 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_epc6_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_epc6_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC6 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave6_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave6_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE6 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave6_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave6_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE6 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave6_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave6_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE6 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_epc7_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_epc7_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC7 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_epc7_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_epc7_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC7 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_epc7_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_epc7_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPC7 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave7_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excsave7_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE7 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave7_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excsave7_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE7 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave7_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excsave7_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCSAVE7 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_eps2_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_eps2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS2 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_eps2_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_eps2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS2 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_eps2_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_eps2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS2 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_eps3_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_eps3_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS3 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_eps3_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_eps3_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS3 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_eps3_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_eps3_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS3 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_eps4_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_eps4_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_eps4_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_eps4_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS4 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_eps4_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_eps4_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS4 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_eps5_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_eps5_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS5 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_eps5_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_eps5_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS5 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_eps5_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_eps5_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS5 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_eps6_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_eps6_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS6 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_eps6_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_eps6_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS6 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_eps6_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_eps6_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS6 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_eps7_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_eps7_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS7 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_eps7_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_eps7_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS7 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_eps7_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_eps7_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EPS7 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excvaddr_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_excvaddr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCVADDR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excvaddr_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_excvaddr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCVADDR }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excvaddr_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_excvaddr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCVADDR }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_depc_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_depc_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DEPC }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_depc_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_depc_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DEPC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_depc_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_depc_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DEPC }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_exccause_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_exccause_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCCAUSE }, 'i' },
  { { STATE_XTSYNC }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_exccause_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_exccause_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCCAUSE }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_exccause_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_exccause_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_EXCCAUSE }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_misc0_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_misc0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MISC0 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_misc0_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_misc0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MISC0 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_misc0_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_misc0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MISC0 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_misc1_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_misc1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MISC1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_misc1_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_misc1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MISC1 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_misc1_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_misc1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MISC1 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_misc2_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_misc2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MISC2 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_misc2_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_misc2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MISC2 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_misc2_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_misc2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MISC2 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_misc3_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_misc3_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MISC3 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_misc3_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_misc3_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MISC3 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_misc3_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_misc3_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_MISC3 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_prid_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_prid_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_vecbase_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_vecbase_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_VECBASE }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_vecbase_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_vecbase_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_VECBASE }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_vecbase_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_vecbase_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_VECBASE }, 'm' }
};

static xtensa_arg_internal Iclass_xt_mul16_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_mul32_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16_aa_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16_aa_stateArgs[] = {
  { { STATE_ACC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16_ad_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_my }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16_ad_stateArgs[] = {
  { { STATE_ACC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16_da_args[] = {
  { { OPERAND_mx }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16_da_stateArgs[] = {
  { { STATE_ACC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16_dd_args[] = {
  { { OPERAND_mx }, 'i' },
  { { OPERAND_my }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16_dd_stateArgs[] = {
  { { STATE_ACC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16a_aa_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16a_aa_stateArgs[] = {
  { { STATE_ACC }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16a_ad_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_my }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16a_ad_stateArgs[] = {
  { { STATE_ACC }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16a_da_args[] = {
  { { OPERAND_mx }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16a_da_stateArgs[] = {
  { { STATE_ACC }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16a_dd_args[] = {
  { { OPERAND_mx }, 'i' },
  { { OPERAND_my }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16a_dd_stateArgs[] = {
  { { STATE_ACC }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16al_da_args[] = {
  { { OPERAND_mw }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_mx }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16al_da_stateArgs[] = {
  { { STATE_ACC }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16al_dd_args[] = {
  { { OPERAND_mw }, 'o' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_mx }, 'i' },
  { { OPERAND_my }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16al_dd_stateArgs[] = {
  { { STATE_ACC }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_mac16_l_args[] = {
  { { OPERAND_mw }, 'o' },
  { { OPERAND_ars }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_m0_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_mr0 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_m0_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_mr0 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_m0_args[] = {
  { { OPERAND_art }, 'm' },
  { { OPERAND_mr0 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_m1_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_mr1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_m1_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_mr1 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_m1_args[] = {
  { { OPERAND_art }, 'm' },
  { { OPERAND_mr1 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_m2_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_mr2 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_m2_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_mr2 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_m2_args[] = {
  { { OPERAND_art }, 'm' },
  { { OPERAND_mr2 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_m3_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_mr3 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_m3_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_mr3 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_m3_args[] = {
  { { OPERAND_art }, 'm' },
  { { OPERAND_mr3 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_acclo_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_acclo_stateArgs[] = {
  { { STATE_ACC }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_acclo_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_acclo_stateArgs[] = {
  { { STATE_ACC }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_acclo_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_acclo_stateArgs[] = {
  { { STATE_ACC }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_acchi_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_acchi_stateArgs[] = {
  { { STATE_ACC }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_acchi_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_acchi_stateArgs[] = {
  { { STATE_ACC }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_acchi_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_acchi_stateArgs[] = {
  { { STATE_ACC }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rfi_args[] = {
  { { OPERAND_s }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rfi_stateArgs[] = {
  { { STATE_PSWOE }, 'o' },
  { { STATE_PSCALLINC }, 'o' },
  { { STATE_PSOWB }, 'o' },
  { { STATE_PSRING }, 'm' },
  { { STATE_PSUM }, 'o' },
  { { STATE_PSEXCM }, 'm' },
  { { STATE_PSINTLEVEL }, 'o' },
  { { STATE_EPC1 }, 'i' },
  { { STATE_EPC2 }, 'i' },
  { { STATE_EPC3 }, 'i' },
  { { STATE_EPC4 }, 'i' },
  { { STATE_EPC5 }, 'i' },
  { { STATE_EPC6 }, 'i' },
  { { STATE_EPC7 }, 'i' },
  { { STATE_EPS2 }, 'i' },
  { { STATE_EPS3 }, 'i' },
  { { STATE_EPS4 }, 'i' },
  { { STATE_EPS5 }, 'i' },
  { { STATE_EPS6 }, 'i' },
  { { STATE_EPS7 }, 'i' },
  { { STATE_InOCDMode }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_wait_args[] = {
  { { OPERAND_s }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wait_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_PSINTLEVEL }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_interrupt_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_interrupt_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_INTERRUPT }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_intset_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_intset_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' },
  { { STATE_INTERRUPT }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_intclear_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_intclear_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' },
  { { STATE_INTERRUPT }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_intenable_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_intenable_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_INTENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_intenable_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_intenable_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_INTENABLE }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_intenable_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_intenable_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_INTENABLE }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_break_args[] = {
  { { OPERAND_imms }, 'i' },
  { { OPERAND_immt }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_break_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSINTLEVEL }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_break_n_args[] = {
  { { OPERAND_imms }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_break_n_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSINTLEVEL }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka0_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKA0 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka0_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKA0 }, 'o' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka0_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKA0 }, 'm' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc0_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKC0 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc0_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKC0 }, 'o' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc0_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKC0 }, 'm' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka1_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreaka1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKA1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka1_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreaka1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKA1 }, 'o' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka1_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreaka1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKA1 }, 'm' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc1_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_dbreakc1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKC1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc1_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_dbreakc1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKC1 }, 'o' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc1_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_dbreakc1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DBREAKC1 }, 'm' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka0_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_IBREAKA0 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka0_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_IBREAKA0 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka0_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_IBREAKA0 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka1_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreaka1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_IBREAKA1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka1_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreaka1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_IBREAKA1 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka1_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreaka1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_IBREAKA1 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreakenable_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ibreakenable_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_IBREAKENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreakenable_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ibreakenable_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_IBREAKENABLE }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreakenable_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ibreakenable_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_IBREAKENABLE }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_debugcause_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_debugcause_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DEBUGCAUSE }, 'i' },
  { { STATE_DBNUM }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_debugcause_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_debugcause_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DEBUGCAUSE }, 'o' },
  { { STATE_DBNUM }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_debugcause_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_debugcause_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DEBUGCAUSE }, 'm' },
  { { STATE_DBNUM }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_icount_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_icount_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ICOUNT }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_icount_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_icount_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' },
  { { STATE_ICOUNT }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_icount_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_icount_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' },
  { { STATE_ICOUNT }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_icountlevel_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_icountlevel_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ICOUNTLEVEL }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_icountlevel_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_icountlevel_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ICOUNTLEVEL }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_icountlevel_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_icountlevel_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ICOUNTLEVEL }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ddr_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ddr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DDR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ddr_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ddr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' },
  { { STATE_DDR }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ddr_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ddr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' },
  { { STATE_DDR }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rfdo_args[] = {
  { { OPERAND_imms }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rfdo_stateArgs[] = {
  { { STATE_InOCDMode }, 'm' },
  { { STATE_EPC6 }, 'i' },
  { { STATE_PSWOE }, 'o' },
  { { STATE_PSCALLINC }, 'o' },
  { { STATE_PSOWB }, 'o' },
  { { STATE_PSRING }, 'o' },
  { { STATE_PSUM }, 'o' },
  { { STATE_PSEXCM }, 'o' },
  { { STATE_PSINTLEVEL }, 'o' },
  { { STATE_EPS6 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rfdd_stateArgs[] = {
  { { STATE_InOCDMode }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_mmid_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_mmid_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_bbool1_args[] = {
  { { OPERAND_br }, 'o' },
  { { OPERAND_bs }, 'i' },
  { { OPERAND_bt }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bbool4_args[] = {
  { { OPERAND_bt }, 'o' },
  { { OPERAND_bs4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bbool8_args[] = {
  { { OPERAND_bt }, 'o' },
  { { OPERAND_bs8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bbranch_args[] = {
  { { OPERAND_bs }, 'i' },
  { { OPERAND_label8 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_bmove_args[] = {
  { { OPERAND_arr }, 'm' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_bt }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_RSR_BR_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_brall }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_WSR_BR_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_brall }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_XSR_BR_args[] = {
  { { OPERAND_art }, 'm' },
  { { OPERAND_brall }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ccount_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ccount_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CCOUNT }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ccount_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ccount_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' },
  { { STATE_CCOUNT }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ccount_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ccount_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' },
  { { STATE_CCOUNT }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare0_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CCOMPARE0 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare0_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CCOMPARE0 }, 'o' },
  { { STATE_INTERRUPT }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare0_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare0_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CCOMPARE0 }, 'm' },
  { { STATE_INTERRUPT }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare1_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CCOMPARE1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare1_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CCOMPARE1 }, 'o' },
  { { STATE_INTERRUPT }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare1_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare1_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CCOMPARE1 }, 'm' },
  { { STATE_INTERRUPT }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare2_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ccompare2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CCOMPARE2 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare2_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ccompare2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CCOMPARE2 }, 'o' },
  { { STATE_INTERRUPT }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare2_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ccompare2_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CCOMPARE2 }, 'm' },
  { { STATE_INTERRUPT }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_icache_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_icache_inv_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_icache_inv_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_licx_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_licx_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_sicx_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_sicx_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_dcache_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_dcache_ind_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm4x16 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_dcache_ind_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_dcache_inv_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_dcache_inv_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_dpf_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_sdct_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_sdct_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_ldct_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_ldct_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ptevaddr_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_ptevaddr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_PTBASE }, 'o' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ptevaddr_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_ptevaddr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_PTBASE }, 'i' },
  { { STATE_EXCVADDR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ptevaddr_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_ptevaddr_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_PTBASE }, 'm' },
  { { STATE_EXCVADDR }, 'i' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_rasid_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_rasid_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ASID3 }, 'i' },
  { { STATE_ASID2 }, 'i' },
  { { STATE_ASID1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_rasid_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_rasid_stateArgs[] = {
  { { STATE_XTSYNC }, 'o' },
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ASID3 }, 'o' },
  { { STATE_ASID2 }, 'o' },
  { { STATE_ASID1 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_rasid_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_rasid_stateArgs[] = {
  { { STATE_XTSYNC }, 'o' },
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ASID3 }, 'm' },
  { { STATE_ASID2 }, 'm' },
  { { STATE_ASID1 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_itlbcfg_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_itlbcfg_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_INSTPGSZID6 }, 'i' },
  { { STATE_INSTPGSZID5 }, 'i' },
  { { STATE_INSTPGSZID4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_itlbcfg_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_itlbcfg_stateArgs[] = {
  { { STATE_XTSYNC }, 'o' },
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_INSTPGSZID6 }, 'o' },
  { { STATE_INSTPGSZID5 }, 'o' },
  { { STATE_INSTPGSZID4 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_itlbcfg_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_itlbcfg_stateArgs[] = {
  { { STATE_XTSYNC }, 'o' },
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_INSTPGSZID6 }, 'm' },
  { { STATE_INSTPGSZID5 }, 'm' },
  { { STATE_INSTPGSZID4 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_dtlbcfg_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_dtlbcfg_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DATAPGSZID6 }, 'i' },
  { { STATE_DATAPGSZID5 }, 'i' },
  { { STATE_DATAPGSZID4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_dtlbcfg_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_dtlbcfg_stateArgs[] = {
  { { STATE_XTSYNC }, 'o' },
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DATAPGSZID6 }, 'o' },
  { { STATE_DATAPGSZID5 }, 'o' },
  { { STATE_DATAPGSZID4 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_dtlbcfg_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_dtlbcfg_stateArgs[] = {
  { { STATE_XTSYNC }, 'o' },
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_DATAPGSZID6 }, 'm' },
  { { STATE_DATAPGSZID5 }, 'm' },
  { { STATE_DATAPGSZID4 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_idtlb_args[] = {
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_idtlb_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rdtlb_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rdtlb_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wdtlb_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wdtlb_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_iitlb_args[] = {
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_iitlb_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_ritlb_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_ritlb_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_witlb_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_witlb_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_ldpte_stateArgs[] = {
  { { STATE_PTBASE }, 'i' },
  { { STATE_EXCVADDR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_hwwitlba_stateArgs[] = {
  { { STATE_EXCVADDR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_hwwdtlba_stateArgs[] = {
  { { STATE_EXCVADDR }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_cpenable_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_cpenable_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_cpenable_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_cpenable_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CPENABLE }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_cpenable_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_cpenable_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_CPENABLE }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_clamp_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_tp7 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_nsa_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_sx_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_tp7 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_l32ai_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_s32ri_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_s32c1i_args[] = {
  { { OPERAND_art }, 'm' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_uimm8x4 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_s32c1i_stateArgs[] = {
  { { STATE_SCOMPARE1 }, 'i' },
  { { STATE_XTSYNC }, 'i' },
  { { STATE_SCOMPARE1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_scompare1_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_scompare1_stateArgs[] = {
  { { STATE_SCOMPARE1 }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_scompare1_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_scompare1_stateArgs[] = {
  { { STATE_SCOMPARE1 }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_scompare1_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_scompare1_stateArgs[] = {
  { { STATE_SCOMPARE1 }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_atomctl_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_rsr_atomctl_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ATOMCTL }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_atomctl_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wsr_atomctl_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ATOMCTL }, 'o' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_atomctl_args[] = {
  { { OPERAND_art }, 'm' }
};

static xtensa_arg_internal Iclass_xt_iclass_xsr_atomctl_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' },
  { { STATE_ATOMCTL }, 'm' },
  { { STATE_XTSYNC }, 'o' }
};

static xtensa_arg_internal Iclass_xt_iclass_div_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_rer_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_xt_iclass_wer_stateArgs[] = {
  { { STATE_PSEXCM }, 'i' },
  { { STATE_PSRING }, 'i' }
};

static xtensa_arg_internal Iclass_rur_expstate_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_expstate_stateArgs[] = {
  { { STATE_EXPSTATE }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_expstate_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_expstate_stateArgs[] = {
  { { STATE_EXPSTATE }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_READ_IMPWIRE_args[] = {
  { { OPERAND_art }, 'o' }
};

static xtensa_arg_internal Iclass_iclass_READ_IMPWIRE_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_interface Iclass_iclass_READ_IMPWIRE_intfArgs[] = {
  INTERFACE_IMPWIRE
};

static xtensa_arg_internal Iclass_iclass_SETB_EXPSTATE_args[] = {
  { { OPERAND_bitindex }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_SETB_EXPSTATE_stateArgs[] = {
  { { STATE_EXPSTATE }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_CLRB_EXPSTATE_args[] = {
  { { OPERAND_bitindex }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_CLRB_EXPSTATE_stateArgs[] = {
  { { STATE_EXPSTATE }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_WRMSK_EXPSTATE_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_WRMSK_EXPSTATE_stateArgs[] = {
  { { STATE_EXPSTATE }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_st_regfile48_args[] = {
  { { OPERAND_CP_Final50e7a063_oper18_reg }, 'i' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper_imm4x8_0 }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_st_regfile48_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_ld_regfile48_args[] = {
  { { OPERAND_CP_Final50e7a063_oper17_reg }, 'o' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper_imm4x8_0 }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_ld_regfile48_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_mv_regfile48_args[] = {
  { { OPERAND_CP_Final50e7a063_oper17_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper18_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_mv_regfile48_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_st_regfile32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper_imm4x8 }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_st_regfile32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_ld_regfile32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper0_reg }, 'o' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper_imm4x8 }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_ld_regfile32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_mv_regfile32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper0_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_mv_regfile32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_issue_stall_args[] = {
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_issue_stall_stateArgs[] = {
  { { STATE_run_stall }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_remove_stall_args[] = {
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_remove_stall_stateArgs[] = {
  { { STATE_run_stall }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_stall_all_stateArgs[] = {
  { { STATE_run_stall }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_run_all_stateArgs[] = {
  { { STATE_run_stall }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_generate_int_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_generate_int_stateArgs[] = {
  { { STATE_out_interrupt_word }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_remove_int_stateArgs[] = {
  { { STATE_out_interrupt_word }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_read_int_message_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_interface Iclass_iclass_read_int_message_intfArgs[] = {
  INTERFACE_in_interrupt_msg
};

static xtensa_arg_internal Iclass_iclass_get_interrupting_core_id_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_interface Iclass_iclass_get_interrupting_core_id_intfArgs[] = {
  INTERFACE_in_interrupt_msg
};

static xtensa_arg_internal Iclass_iclass_write_mintc_reg_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_bt }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_write_mintc_reg_stateArgs[] = {
  { { STATE_Reg_Addr_mintc }, 'o' },
  { { STATE_Data_out_mintc }, 'o' },
  { { STATE_Write_mintc }, 'o' },
  { { STATE_Read_mintc }, 'o' },
  { { STATE_Programming_mode_mintc }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_read_req_mintc_args[] = {
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_read_req_mintc_stateArgs[] = {
  { { STATE_Reg_Addr_mintc }, 'o' },
  { { STATE_Write_mintc }, 'o' },
  { { STATE_Read_mintc }, 'o' },
  { { STATE_Programming_mode_mintc }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_read_reg_val_mintc_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_interface Iclass_iclass_read_reg_val_mintc_intfArgs[] = {
  INTERFACE_Data_in_mintc
};

static xtensa_arg_internal Iclass_iclass_deassert_read_write_mintc_stateArgs[] = {
  { { STATE_Write_mintc }, 'o' },
  { { STATE_Read_mintc }, 'o' },
  { { STATE_Programming_mode_mintc }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_assert_soft_reset_mintc_stateArgs[] = {
  { { STATE_Soft_reset_mintc }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_deassert_soft_reset_mintc_stateArgs[] = {
  { { STATE_Soft_reset_mintc }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_read_mintc_ready_args[] = {
  { { OPERAND_CP_Final50e7a063_oper16_reg }, 'o' }
};

static xtensa_interface Iclass_iclass_read_mintc_ready_intfArgs[] = {
  INTERFACE_mintc_ready
};

static xtensa_arg_internal Iclass_iclass_calculate_avg_queue_args[] = {
  { { OPERAND_ars }, 'm' },
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_calculate_avg_queue_stateArgs[] = {
  { { STATE_weight_red }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_get_diff_time_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_get_diff_time_stateArgs[] = {
  { { STATE_output_rate }, 'i' },
  { { STATE_look_up_max_index }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_CRC16CCITT_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_CRC16CCITT_stateArgs[] = {
  { { STATE_CRC_S }, 'm' },
  { { STATE_CNT }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_CRCinit_args[] = {
  { { OPERAND_ars }, 'o' },
  { { OPERAND_bt }, 'o' },
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_CRCinit_stateArgs[] = {
  { { STATE_DCNT }, 'm' },
  { { STATE_CRC_POLY }, 'i' },
  { { STATE_CRCmode }, 'i' },
  { { STATE_CNT }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_CRCcont_args[] = {
  { { OPERAND_ars }, 'm' },
  { { OPERAND_bt }, 'o' },
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_CRCcont_stateArgs[] = {
  { { STATE_DCNT }, 'm' },
  { { STATE_CRC_POLY }, 'i' },
  { { STATE_CRCmode }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_SHA1_args[] = {
  { { OPERAND_CP_Final50e7a063_oper6_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_SHA1_stateArgs[] = {
  { { STATE_w0 }, 'm' },
  { { STATE_w1 }, 'm' },
  { { STATE_w2 }, 'm' },
  { { STATE_w3 }, 'm' },
  { { STATE_w4 }, 'm' },
  { { STATE_w5 }, 'm' },
  { { STATE_w6 }, 'm' },
  { { STATE_w7 }, 'm' },
  { { STATE_w8 }, 'm' },
  { { STATE_w9 }, 'm' },
  { { STATE_w10 }, 'm' },
  { { STATE_w11 }, 'm' },
  { { STATE_w12 }, 'm' },
  { { STATE_w13 }, 'm' },
  { { STATE_w14 }, 'm' },
  { { STATE_w15 }, 'm' },
  { { STATE_mya }, 'm' },
  { { STATE_myb }, 'm' },
  { { STATE_myc }, 'm' },
  { { STATE_myd }, 'm' },
  { { STATE_mye }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_SHA1_LOAD_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper15_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_SHA1_LOAD_stateArgs[] = {
  { { STATE_w0 }, 'o' },
  { { STATE_w1 }, 'o' },
  { { STATE_w2 }, 'o' },
  { { STATE_w3 }, 'o' },
  { { STATE_w4 }, 'm' },
  { { STATE_w5 }, 'm' },
  { { STATE_w6 }, 'm' },
  { { STATE_w7 }, 'm' },
  { { STATE_w8 }, 'm' },
  { { STATE_w9 }, 'm' },
  { { STATE_w10 }, 'm' },
  { { STATE_w11 }, 'm' },
  { { STATE_w12 }, 'm' },
  { { STATE_w13 }, 'm' },
  { { STATE_w14 }, 'm' },
  { { STATE_w15 }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_WORD_SWAP_args[] = {
  { { OPERAND_arr }, 'm' }
};

static xtensa_arg_internal Iclass_iclass_HWORD_SWAP_args[] = {
  { { OPERAND_arr }, 'm' }
};

static xtensa_arg_internal Iclass_iclass_BYTE_SHUFFLE_args[] = {
  { { OPERAND_arr }, 'i' },
  { { OPERAND_ars }, 'm' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BITEXTU_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper3_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BITEXTU_stateArgs[] = {
  { { STATE_MSB_OFFSET }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BITEXTS_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper3_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BITEXTS_stateArgs[] = {
  { { STATE_MSB_OFFSET }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_variable_bit_load_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper26_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_variable_bit_load_stateArgs[] = {
  { { STATE_MSB_OFFSET }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_variable_bit_and_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper24_imm }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper25_imm }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper3_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_variable_bit_and_stateArgs[] = {
  { { STATE_MSB_OFFSET }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BITCINS_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper3_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BITCINS_stateArgs[] = {
  { { STATE_MSB_OFFSET }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BITINS_args[] = {
  { { OPERAND_arr }, 'm' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper3_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BITINS_stateArgs[] = {
  { { STATE_MSB_OFFSET }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BITEXTU_LONG_args[] = {
  { { OPERAND_CP_Final50e7a063_oper4_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BITEXTU_LONG_stateArgs[] = {
  { { STATE_MSB_OFFSET }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BITEXTS_LONG_args[] = {
  { { OPERAND_CP_Final50e7a063_oper4_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper6_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BITEXTS_LONG_stateArgs[] = {
  { { STATE_MSB_OFFSET }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BITCINS_LONG_args[] = {
  { { OPERAND_CP_Final50e7a063_oper4_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper6_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BITCINS_LONG_stateArgs[] = {
  { { STATE_MSB_OFFSET }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BITINS_LONG_args[] = {
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'm' },
  { { OPERAND_CP_Final50e7a063_oper7_reg }, 'i' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper6_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BITINS_LONG_stateArgs[] = {
  { { STATE_MSB_OFFSET }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_LONG_AND_args[] = {
  { { OPERAND_CP_Final50e7a063_oper4_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper10_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_LONG_AND_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_POP_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_POP_LONG_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_POP_LONG_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_SET_EQUALS_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_SET_EQUALS_IMM_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper14_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_SET_NOT_EQUALS_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_SET_NOT_EQUALS_IMM_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper14_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BADDU_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_CLZ_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_CLO_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BSR_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BSR_LONG_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BSR_LONG_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BSF_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BSF_LONG_args[] = {
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' },
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_iclass_BSF_LONG_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BITWISE_NOT_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_ROL_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper3_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_ROR_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper3_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_cond_store_args[] = {
  { { OPERAND_ars }, 'm' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_bt }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_get_index_args[] = {
  { { OPERAND_CP_Final50e7a063_oper4_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper16_reg }, 'o' }
};

static xtensa_arg_internal Iclass_iclass_get_index_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_get_emap_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper6_imm }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper16_reg }, 'o' }
};

static xtensa_arg_internal Iclass_iclass_get_emap_stateArgs[] = {
  { { STATE_MSB_OFFSET }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_fusion_SLL_OR_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper3_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_fusion_AND_SRL_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper3_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_fusion_ANDI_SRL_args[] = {
  { { OPERAND_arr }, 'm' },
  { { OPERAND_CP_Final50e7a063_oper20_imm }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper3_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_fusion_SRL_AND_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper3_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_fusion_SRL_ANDI_args[] = {
  { { OPERAND_arr }, 'm' },
  { { OPERAND_CP_Final50e7a063_oper20_imm }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper3_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_fusion_SRL_ANDI16_args[] = {
  { { OPERAND_arr }, 'm' },
  { { OPERAND_CP_Final50e7a063_oper21_imm }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper3_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_fusion_ANDI16_SRL_args[] = {
  { { OPERAND_arr }, 'm' },
  { { OPERAND_CP_Final50e7a063_oper21_imm }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper3_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_fusion_L32I_ADD_args[] = {
  { { OPERAND_ars }, 'm' },
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_fusion_ADDI_S32I_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_fusion0_ADDI_S32I_args[] = {
  { { OPERAND_art }, 'm' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_fusion1_ADDI_S32I_args[] = {
  { { OPERAND_art }, 'i' },
  { { OPERAND_ars }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_fusion_SLLI_SUB_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_fusion_SLLI_ADD_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper3_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_fusion_SLLI_XOR_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_art }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper3_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_sem_acquire_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_sem_acquire_stateArgs[] = {
  { { STATE_sem_req_out }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_sem_remove_request_stateArgs[] = {
  { { STATE_sem_req_out }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_sem_release_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_sem_release_stateArgs[] = {
  { { STATE_sem_req_out }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_check_sem_args[] = {
  { { OPERAND_arr }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper16_reg }, 'o' }
};

static xtensa_interface Iclass_iclass_check_sem_intfArgs[] = {
  INTERFACE_sem_status_in
};

static xtensa_arg_internal Iclass_iclass_read_sem_req_out_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_iclass_read_sem_req_out_stateArgs[] = {
  { { STATE_sem_req_out }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_assert_soft_reset_sem_stateArgs[] = {
  { { STATE_sem_soft_reset }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_deassert_soft_reset_sem_stateArgs[] = {
  { { STATE_sem_soft_reset }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_li32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper0_reg }, 'o' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper22_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_li32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_liu32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper0_reg }, 'o' },
  { { OPERAND_arr }, 'm' },
  { { OPERAND_CP_Final50e7a063_oper22_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_liu32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_si32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper22_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_si32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_siu32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' },
  { { OPERAND_arr }, 'm' },
  { { OPERAND_CP_Final50e7a063_oper22_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_siu32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_zero32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper0_reg }, 'o' }
};

static xtensa_arg_internal Iclass_iclass_zero32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_inc32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'm' }
};

static xtensa_arg_internal Iclass_iclass_inc32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_dec32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'm' }
};

static xtensa_arg_internal Iclass_iclass_dec32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_add32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper0_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper2_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_add32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_add32x2_int_args[] = {
  { { OPERAND_CP_Final50e7a063_oper0_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' },
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_add32x2_int_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_sub32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper0_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper2_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_sub32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_sub32x2_int_args[] = {
  { { OPERAND_CP_Final50e7a063_oper0_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' },
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_sub32x2_int_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_equals32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper0_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper2_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_equals32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_equals32x2_int_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_equals32x2_int_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_not_equals32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper0_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper2_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_not_equals32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_not_equals32x2_int_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_not_equals32x2_int_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_LT32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper0_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper11_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_LT32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_LTE32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper0_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper11_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_LTE32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_AND32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper0_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper2_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_AND32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_OR32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper0_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper2_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_OR32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_XOR32x2_args[] = {
  { { OPERAND_CP_Final50e7a063_oper0_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper2_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_XOR32x2_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_li48_args[] = {
  { { OPERAND_CP_Final50e7a063_oper17_reg }, 'o' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper22_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_li48_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_liu48_args[] = {
  { { OPERAND_CP_Final50e7a063_oper17_reg }, 'o' },
  { { OPERAND_arr }, 'm' },
  { { OPERAND_CP_Final50e7a063_oper22_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_liu48_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_si48_args[] = {
  { { OPERAND_CP_Final50e7a063_oper18_reg }, 'i' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper22_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_si48_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_siu48_args[] = {
  { { OPERAND_CP_Final50e7a063_oper18_reg }, 'i' },
  { { OPERAND_arr }, 'm' },
  { { OPERAND_CP_Final50e7a063_oper22_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_siu48_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_zero48_args[] = {
  { { OPERAND_CP_Final50e7a063_oper17_reg }, 'o' }
};

static xtensa_arg_internal Iclass_iclass_zero48_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_equals48_args[] = {
  { { OPERAND_CP_Final50e7a063_oper17_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper18_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper19_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_equals48_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_equals48_int_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper18_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_equals48_int_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_not_equals48_args[] = {
  { { OPERAND_CP_Final50e7a063_oper17_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper18_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper19_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_not_equals48_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_not_equals48_int_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper18_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_not_equals48_int_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_MONTGOMERY_MUL_MOD_args[] = {
  { { OPERAND_CP_Final50e7a063_oper0_reg }, 'm' },
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper13_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_MONTGOMERY_MUL_MOD_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_MADDGF2_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_MADDGF2_stateArgs[] = {
  { { STATE_ACCUM }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_MULGF2_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_MULGF2_stateArgs[] = {
  { { STATE_RESULT }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_zero32x4_args[] = {
  { { OPERAND_CP_Final50e7a063_oper4_reg }, 'o' }
};

static xtensa_arg_internal Iclass_iclass_zero32x4_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_cvt16x4ur32x4s_args[] = {
  { { OPERAND_CP_Final50e7a063_oper4_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_cvt16x4ur32x4s_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_cvt32x4ur16x4s_args[] = {
  { { OPERAND_CP_Final50e7a063_oper4_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_cvt32x4ur16x4s_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_li32x4_args[] = {
  { { OPERAND_CP_Final50e7a063_oper4_reg }, 'o' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper23_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_li32x4_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_li32x4_16x4_args[] = {
  { { OPERAND_CP_Final50e7a063_oper4_reg }, 'o' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper22_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_li32x4_16x4_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_si32x4_args[] = {
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper23_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_si32x4_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_si32x4_16x4_args[] = {
  { { OPERAND_CP_Final50e7a063_oper10_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper23_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_si32x4_16x4_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_mv32x4_args[] = {
  { { OPERAND_CP_Final50e7a063_oper4_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_mv32x4_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_li16x4_args[] = {
  { { OPERAND_CP_Final50e7a063_oper4_reg }, 'o' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper22_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_li16x4_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_si16x4_args[] = {
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper22_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_si16x4_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_liu32x4_args[] = {
  { { OPERAND_CP_Final50e7a063_oper4_reg }, 'o' },
  { { OPERAND_arr }, 'm' },
  { { OPERAND_CP_Final50e7a063_oper23_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_liu32x4_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_liu32x4_16x4_args[] = {
  { { OPERAND_CP_Final50e7a063_oper4_reg }, 'o' },
  { { OPERAND_arr }, 'm' },
  { { OPERAND_CP_Final50e7a063_oper22_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_liu32x4_16x4_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_siu32x4_args[] = {
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' },
  { { OPERAND_arr }, 'm' },
  { { OPERAND_CP_Final50e7a063_oper23_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_siu32x4_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_siu32x4_16x4_args[] = {
  { { OPERAND_CP_Final50e7a063_oper10_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' },
  { { OPERAND_arr }, 'm' },
  { { OPERAND_CP_Final50e7a063_oper23_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_siu32x4_16x4_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_liu16x4_args[] = {
  { { OPERAND_CP_Final50e7a063_oper4_reg }, 'o' },
  { { OPERAND_arr }, 'm' },
  { { OPERAND_CP_Final50e7a063_oper22_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_liu16x4_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_siu16x4_args[] = {
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' },
  { { OPERAND_arr }, 'm' },
  { { OPERAND_CP_Final50e7a063_oper22_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_siu16x4_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_radd32x4r32_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_radd32x4r32_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_radd32x4r32_cksum_args[] = {
  { { OPERAND_ars }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' },
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_radd32x4r32_cksum_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_add32x4_args[] = {
  { { OPERAND_CP_Final50e7a063_oper4_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper7_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_add32x4_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_hdr_validation_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper16_reg }, 'o' }
};

static xtensa_arg_internal Iclass_iclass_hdr_validation_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_equals32x4_args[] = {
  { { OPERAND_CP_Final50e7a063_oper4_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper10_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_equals32x4_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_equals32x4_int_args[] = {
  { { OPERAND_ars }, 'o' },
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_equals32x4_int_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_not_equals32x4_args[] = {
  { { OPERAND_CP_Final50e7a063_oper4_reg }, 'o' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper7_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_not_equals32x4_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_not_equals32x4_int_args[] = {
  { { OPERAND_arr }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_not_equals32x4_int_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BMP_INTERSECTION0_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'm' }
};

static xtensa_arg_internal Iclass_iclass_BMP_INTERSECTION0_stateArgs[] = {
  { { STATE_TOB0_ptr }, 'i' },
  { { STATE_TOB1_ptr }, 'i' },
  { { STATE_TOB2_ptr }, 'i' },
  { { STATE_TOB3_ptr }, 'i' },
  { { STATE_TOB4_ptr }, 'i' },
  { { STATE_Field_index }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_BMP_INTERSECTION1_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'm' }
};

static xtensa_arg_internal Iclass_iclass_BMP_INTERSECTION1_stateArgs[] = {
  { { STATE_TOB0_ptr }, 'i' },
  { { STATE_TOB1_ptr }, 'i' },
  { { STATE_TOB2_ptr }, 'i' },
  { { STATE_TOB3_ptr }, 'i' },
  { { STATE_TOB4_ptr }, 'i' },
  { { STATE_Field_index }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_LOAD_PKT_args[] = {
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_LOAD_PKT_stateArgs[] = {
  { { STATE_field_val0 }, 'o' },
  { { STATE_field_val1 }, 'o' },
  { { STATE_field_val2 }, 'o' },
  { { STATE_field_val3 }, 'o' },
  { { STATE_field_val4 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_GET_EQID_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper9_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_GET_EQID_stateArgs[] = {
  { { STATE_Field_index }, 'o' },
  { { STATE_field_val0 }, 'i' },
  { { STATE_field_val1 }, 'i' },
  { { STATE_field_val2 }, 'i' },
  { { STATE_field_val3 }, 'i' },
  { { STATE_field_val4 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_T1_LOOKUP_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper9_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_T1_LOOKUP_stateArgs[] = {
  { { STATE_field_val0 }, 'i' },
  { { STATE_field_val1 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_T2_LOOKUP_args[] = {
  { { OPERAND_art }, 'o' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper9_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_T2_LOOKUP_stateArgs[] = {
  { { STATE_Field_index }, 'o' },
  { { STATE_SRC_RIB_T2_ptr }, 'i' },
  { { STATE_DST_RIB_T2_ptr }, 'i' },
  { { STATE_field_val0 }, 'i' },
  { { STATE_field_val1 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_INIT_args[] = {
  { { OPERAND_arr }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_INIT_stateArgs[] = {
  { { STATE_TOB0_ptr }, 'm' },
  { { STATE_TOB1_ptr }, 'm' },
  { { STATE_TOB2_ptr }, 'm' },
  { { STATE_TOB3_ptr }, 'o' },
  { { STATE_TOB4_ptr }, 'o' },
  { { STATE_SRC_RIB_T2_ptr }, 'o' },
  { { STATE_DST_RIB_T2_ptr }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_FF_args[] = {
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper8_imm }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper6_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_FF_stateArgs[] = {
  { { STATE_mya }, 'm' },
  { { STATE_myb }, 'm' },
  { { STATE_myc }, 'm' },
  { { STATE_myd }, 'm' },
  { { STATE_ss }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_GG_args[] = {
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper8_imm }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper6_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_GG_stateArgs[] = {
  { { STATE_mya }, 'm' },
  { { STATE_myb }, 'm' },
  { { STATE_myc }, 'm' },
  { { STATE_myd }, 'm' },
  { { STATE_ss }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_HH_args[] = {
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper8_imm }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper6_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_HH_stateArgs[] = {
  { { STATE_mya }, 'm' },
  { { STATE_myb }, 'm' },
  { { STATE_myc }, 'm' },
  { { STATE_myd }, 'm' },
  { { STATE_ss }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_II_args[] = {
  { { OPERAND_arr }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper8_imm }, 'i' },
  { { OPERAND_CP_Final50e7a063_oper6_imm }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_II_stateArgs[] = {
  { { STATE_mya }, 'm' },
  { { STATE_myb }, 'm' },
  { { STATE_myc }, 'm' },
  { { STATE_myd }, 'm' },
  { { STATE_ss }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_MAC_HASH0_args[] = {
  { { OPERAND_CP_Final50e7a063_oper1_reg }, 'i' },
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_iclass_MAC_HASH0_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_MAC_HASH1_args[] = {
  { { OPERAND_CP_Final50e7a063_oper12_reg }, 'i' },
  { { OPERAND_ars }, 'i' },
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_iclass_MAC_HASH1_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_MAC_HASH2_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_iclass_MAC_HASH3_args[] = {
  { { OPERAND_ars }, 'i' },
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_iclass_IPF_HASH_args[] = {
  { { OPERAND_arr }, 'm' },
  { { OPERAND_CP_Final50e7a063_oper5_reg }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_IPF_HASH_stateArgs[] = {
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_iclass_IPF_HASH_FINAL_args[] = {
  { { OPERAND_arr }, 'm' }
};

static xtensa_arg_internal Iclass_rur_run_stall_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_run_stall_stateArgs[] = {
  { { STATE_run_stall }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_run_stall_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_run_stall_stateArgs[] = {
  { { STATE_run_stall }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_out_interrupt_word_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_out_interrupt_word_stateArgs[] = {
  { { STATE_out_interrupt_word }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_out_interrupt_word_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_out_interrupt_word_stateArgs[] = {
  { { STATE_out_interrupt_word }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_reg_addr_mintc_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_reg_addr_mintc_stateArgs[] = {
  { { STATE_Reg_Addr_mintc }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_reg_addr_mintc_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_reg_addr_mintc_stateArgs[] = {
  { { STATE_Reg_Addr_mintc }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_data_out_mintc_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_data_out_mintc_stateArgs[] = {
  { { STATE_Data_out_mintc }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_data_out_mintc_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_data_out_mintc_stateArgs[] = {
  { { STATE_Data_out_mintc }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_write_mintc_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_write_mintc_stateArgs[] = {
  { { STATE_Write_mintc }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_write_mintc_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_write_mintc_stateArgs[] = {
  { { STATE_Write_mintc }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_read_mintc_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_read_mintc_stateArgs[] = {
  { { STATE_Read_mintc }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_read_mintc_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_read_mintc_stateArgs[] = {
  { { STATE_Read_mintc }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_programming_mode_mintc_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_programming_mode_mintc_stateArgs[] = {
  { { STATE_Programming_mode_mintc }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_programming_mode_mintc_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_programming_mode_mintc_stateArgs[] = {
  { { STATE_Programming_mode_mintc }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_soft_reset_mintc_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_soft_reset_mintc_stateArgs[] = {
  { { STATE_Soft_reset_mintc }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_soft_reset_mintc_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_soft_reset_mintc_stateArgs[] = {
  { { STATE_Soft_reset_mintc }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_weight_red_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_weight_red_stateArgs[] = {
  { { STATE_weight_red }, 'i' }
};

static xtensa_arg_internal Iclass_wur_weight_red_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_weight_red_stateArgs[] = {
  { { STATE_weight_red }, 'o' }
};

static xtensa_arg_internal Iclass_rur_output_rate_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_output_rate_stateArgs[] = {
  { { STATE_output_rate }, 'i' }
};

static xtensa_arg_internal Iclass_wur_output_rate_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_output_rate_stateArgs[] = {
  { { STATE_output_rate }, 'o' }
};

static xtensa_arg_internal Iclass_rur_look_up_max_index_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_look_up_max_index_stateArgs[] = {
  { { STATE_look_up_max_index }, 'i' }
};

static xtensa_arg_internal Iclass_wur_look_up_max_index_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_look_up_max_index_stateArgs[] = {
  { { STATE_look_up_max_index }, 'o' }
};

static xtensa_arg_internal Iclass_rur_crc_s_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_crc_s_stateArgs[] = {
  { { STATE_CRC_S }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_crc_s_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_crc_s_stateArgs[] = {
  { { STATE_CRC_S }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_cnt_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_cnt_stateArgs[] = {
  { { STATE_CNT }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_cnt_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_cnt_stateArgs[] = {
  { { STATE_CNT }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_crc_poly_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_crc_poly_stateArgs[] = {
  { { STATE_CRC_POLY }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_crc_poly_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_crc_poly_stateArgs[] = {
  { { STATE_CRC_POLY }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_crcmode_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_crcmode_stateArgs[] = {
  { { STATE_CRCmode }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_crcmode_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_crcmode_stateArgs[] = {
  { { STATE_CRCmode }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_dcnt_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_dcnt_stateArgs[] = {
  { { STATE_DCNT }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_dcnt_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_dcnt_stateArgs[] = {
  { { STATE_DCNT }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_w0_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_w0_stateArgs[] = {
  { { STATE_w0 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w0_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w0_stateArgs[] = {
  { { STATE_w0 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_w1_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_w1_stateArgs[] = {
  { { STATE_w1 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w1_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w1_stateArgs[] = {
  { { STATE_w1 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_w2_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_w2_stateArgs[] = {
  { { STATE_w2 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w2_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w2_stateArgs[] = {
  { { STATE_w2 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_w3_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_w3_stateArgs[] = {
  { { STATE_w3 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w3_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w3_stateArgs[] = {
  { { STATE_w3 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_w4_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_w4_stateArgs[] = {
  { { STATE_w4 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w4_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w4_stateArgs[] = {
  { { STATE_w4 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_w5_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_w5_stateArgs[] = {
  { { STATE_w5 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w5_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w5_stateArgs[] = {
  { { STATE_w5 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_w6_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_w6_stateArgs[] = {
  { { STATE_w6 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w6_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w6_stateArgs[] = {
  { { STATE_w6 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_w7_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_w7_stateArgs[] = {
  { { STATE_w7 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w7_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w7_stateArgs[] = {
  { { STATE_w7 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_w8_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_w8_stateArgs[] = {
  { { STATE_w8 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w8_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w8_stateArgs[] = {
  { { STATE_w8 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_w9_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_w9_stateArgs[] = {
  { { STATE_w9 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w9_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w9_stateArgs[] = {
  { { STATE_w9 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_w10_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_w10_stateArgs[] = {
  { { STATE_w10 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w10_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w10_stateArgs[] = {
  { { STATE_w10 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_w11_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_w11_stateArgs[] = {
  { { STATE_w11 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w11_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w11_stateArgs[] = {
  { { STATE_w11 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_w12_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_w12_stateArgs[] = {
  { { STATE_w12 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w12_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w12_stateArgs[] = {
  { { STATE_w12 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_w13_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_w13_stateArgs[] = {
  { { STATE_w13 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w13_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w13_stateArgs[] = {
  { { STATE_w13 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_w14_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_w14_stateArgs[] = {
  { { STATE_w14 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w14_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w14_stateArgs[] = {
  { { STATE_w14 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_w15_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_w15_stateArgs[] = {
  { { STATE_w15 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w15_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_w15_stateArgs[] = {
  { { STATE_w15 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_mya_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_mya_stateArgs[] = {
  { { STATE_mya }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_mya_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_mya_stateArgs[] = {
  { { STATE_mya }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_myb_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_myb_stateArgs[] = {
  { { STATE_myb }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_myb_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_myb_stateArgs[] = {
  { { STATE_myb }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_myc_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_myc_stateArgs[] = {
  { { STATE_myc }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_myc_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_myc_stateArgs[] = {
  { { STATE_myc }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_myd_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_myd_stateArgs[] = {
  { { STATE_myd }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_myd_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_myd_stateArgs[] = {
  { { STATE_myd }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_mye_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_mye_stateArgs[] = {
  { { STATE_mye }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_mye_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_mye_stateArgs[] = {
  { { STATE_mye }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_msb_offset_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_msb_offset_stateArgs[] = {
  { { STATE_MSB_OFFSET }, 'i' }
};

static xtensa_arg_internal Iclass_wur_msb_offset_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_msb_offset_stateArgs[] = {
  { { STATE_MSB_OFFSET }, 'o' }
};

static xtensa_arg_internal Iclass_rur_sem_req_out_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_sem_req_out_stateArgs[] = {
  { { STATE_sem_req_out }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_sem_req_out_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_sem_req_out_stateArgs[] = {
  { { STATE_sem_req_out }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_sem_soft_reset_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_sem_soft_reset_stateArgs[] = {
  { { STATE_sem_soft_reset }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_sem_soft_reset_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_sem_soft_reset_stateArgs[] = {
  { { STATE_sem_soft_reset }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_accum_0_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_accum_0_stateArgs[] = {
  { { STATE_ACCUM }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_accum_0_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_accum_0_stateArgs[] = {
  { { STATE_ACCUM }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_accum_1_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_accum_1_stateArgs[] = {
  { { STATE_ACCUM }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_accum_1_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_accum_1_stateArgs[] = {
  { { STATE_ACCUM }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_result_0_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_result_0_stateArgs[] = {
  { { STATE_RESULT }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_result_0_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_result_0_stateArgs[] = {
  { { STATE_RESULT }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_result_1_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_result_1_stateArgs[] = {
  { { STATE_RESULT }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_result_1_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_result_1_stateArgs[] = {
  { { STATE_RESULT }, 'm' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_tob0_ptr_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_tob0_ptr_stateArgs[] = {
  { { STATE_TOB0_ptr }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_tob0_ptr_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_tob0_ptr_stateArgs[] = {
  { { STATE_TOB0_ptr }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_tob1_ptr_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_tob1_ptr_stateArgs[] = {
  { { STATE_TOB1_ptr }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_tob1_ptr_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_tob1_ptr_stateArgs[] = {
  { { STATE_TOB1_ptr }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_tob2_ptr_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_tob2_ptr_stateArgs[] = {
  { { STATE_TOB2_ptr }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_tob2_ptr_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_tob2_ptr_stateArgs[] = {
  { { STATE_TOB2_ptr }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_tob3_ptr_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_tob3_ptr_stateArgs[] = {
  { { STATE_TOB3_ptr }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_tob3_ptr_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_tob3_ptr_stateArgs[] = {
  { { STATE_TOB3_ptr }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_tob4_ptr_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_tob4_ptr_stateArgs[] = {
  { { STATE_TOB4_ptr }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_tob4_ptr_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_tob4_ptr_stateArgs[] = {
  { { STATE_TOB4_ptr }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_dst_rib_t2_ptr_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_dst_rib_t2_ptr_stateArgs[] = {
  { { STATE_DST_RIB_T2_ptr }, 'i' }
};

static xtensa_arg_internal Iclass_wur_dst_rib_t2_ptr_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_dst_rib_t2_ptr_stateArgs[] = {
  { { STATE_DST_RIB_T2_ptr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_src_rib_t2_ptr_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_src_rib_t2_ptr_stateArgs[] = {
  { { STATE_SRC_RIB_T2_ptr }, 'i' }
};

static xtensa_arg_internal Iclass_wur_src_rib_t2_ptr_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_src_rib_t2_ptr_stateArgs[] = {
  { { STATE_SRC_RIB_T2_ptr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_field_val0_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_field_val0_stateArgs[] = {
  { { STATE_field_val0 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_field_val0_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_field_val0_stateArgs[] = {
  { { STATE_field_val0 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_field_val1_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_field_val1_stateArgs[] = {
  { { STATE_field_val1 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_field_val1_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_field_val1_stateArgs[] = {
  { { STATE_field_val1 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_field_val2_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_field_val2_stateArgs[] = {
  { { STATE_field_val2 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_field_val2_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_field_val2_stateArgs[] = {
  { { STATE_field_val2 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_field_val3_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_field_val3_stateArgs[] = {
  { { STATE_field_val3 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_field_val3_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_field_val3_stateArgs[] = {
  { { STATE_field_val3 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_field_val4_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_field_val4_stateArgs[] = {
  { { STATE_field_val4 }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_field_val4_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_field_val4_stateArgs[] = {
  { { STATE_field_val4 }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_field_index_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_field_index_stateArgs[] = {
  { { STATE_Field_index }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_field_index_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_field_index_stateArgs[] = {
  { { STATE_Field_index }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_rur_ss_args[] = {
  { { OPERAND_arr }, 'o' }
};

static xtensa_arg_internal Iclass_rur_ss_stateArgs[] = {
  { { STATE_ss }, 'i' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_arg_internal Iclass_wur_ss_args[] = {
  { { OPERAND_art }, 'i' }
};

static xtensa_arg_internal Iclass_wur_ss_stateArgs[] = {
  { { STATE_ss }, 'o' },
  { { STATE_CPENABLE }, 'i' }
};

static xtensa_iclass_internal iclasses[] = {
  { 0, 0 /* xt_iclass_excw */,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_rfe */,
    3, Iclass_xt_iclass_rfe_stateArgs, 0, 0 },
  { 0, 0 /* xt_iclass_rfde */,
    3, Iclass_xt_iclass_rfde_stateArgs, 0, 0 },
  { 0, 0 /* xt_iclass_syscall */,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_call12_args,
    1, Iclass_xt_iclass_call12_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_call8_args,
    1, Iclass_xt_iclass_call8_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_call4_args,
    1, Iclass_xt_iclass_call4_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_callx12_args,
    1, Iclass_xt_iclass_callx12_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_callx8_args,
    1, Iclass_xt_iclass_callx8_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_callx4_args,
    1, Iclass_xt_iclass_callx4_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_entry_args,
    5, Iclass_xt_iclass_entry_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_movsp_args,
    2, Iclass_xt_iclass_movsp_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rotw_args,
    3, Iclass_xt_iclass_rotw_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_retw_args,
    4, Iclass_xt_iclass_retw_stateArgs, 0, 0 },
  { 0, 0 /* xt_iclass_rfwou */,
    6, Iclass_xt_iclass_rfwou_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_l32e_args,
    2, Iclass_xt_iclass_l32e_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_s32e_args,
    2, Iclass_xt_iclass_s32e_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_windowbase_args,
    3, Iclass_xt_iclass_rsr_windowbase_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_windowbase_args,
    3, Iclass_xt_iclass_wsr_windowbase_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_windowbase_args,
    3, Iclass_xt_iclass_xsr_windowbase_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_windowstart_args,
    3, Iclass_xt_iclass_rsr_windowstart_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_windowstart_args,
    3, Iclass_xt_iclass_wsr_windowstart_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_windowstart_args,
    3, Iclass_xt_iclass_xsr_windowstart_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_add_n_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_addi_n_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_bz6_args,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_ill_n */,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_loadi4_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_mov_n_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_movi_n_args,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_nopn */,
    0, 0, 0, 0 },
  { 1, Iclass_xt_iclass_retn_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_storei4_args,
    0, 0, 0, 0 },
  { 1, Iclass_rur_threadptr_args,
    1, Iclass_rur_threadptr_stateArgs, 0, 0 },
  { 1, Iclass_wur_threadptr_args,
    1, Iclass_wur_threadptr_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_addi_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_addmi_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_addsub_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_bit_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_bsi8_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_bsi8b_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_bsi8u_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_bst8_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_bsz12_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_call0_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_callx0_args,
    0, 0, 0, 0 },
  { 4, Iclass_xt_iclass_exti_args,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_ill */,
    0, 0, 0, 0 },
  { 1, Iclass_xt_iclass_jump_args,
    0, 0, 0, 0 },
  { 1, Iclass_xt_iclass_jumpx_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_l16ui_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_l16si_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_l32i_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_l32r_args,
    2, Iclass_xt_iclass_l32r_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_l8i_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_loop_args,
    3, Iclass_xt_iclass_loop_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_loopz_args,
    3, Iclass_xt_iclass_loopz_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_movi_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_movz_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_neg_args,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_nop */,
    0, 0, 0, 0 },
  { 1, Iclass_xt_iclass_return_args,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_simcall */,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_s16i_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_s32i_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_s8i_args,
    0, 0, 0, 0 },
  { 1, Iclass_xt_iclass_sar_args,
    1, Iclass_xt_iclass_sar_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_sari_args,
    1, Iclass_xt_iclass_sari_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_shifts_args,
    1, Iclass_xt_iclass_shifts_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_shiftst_args,
    1, Iclass_xt_iclass_shiftst_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_shiftt_args,
    1, Iclass_xt_iclass_shiftt_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_slli_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_srai_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_srli_args,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_memw */,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_extw */,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_isync */,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_sync */,
    1, Iclass_xt_iclass_sync_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_rsil_args,
    7, Iclass_xt_iclass_rsil_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_lend_args,
    1, Iclass_xt_iclass_rsr_lend_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_lend_args,
    1, Iclass_xt_iclass_wsr_lend_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_lend_args,
    1, Iclass_xt_iclass_xsr_lend_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_lcount_args,
    1, Iclass_xt_iclass_rsr_lcount_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_lcount_args,
    2, Iclass_xt_iclass_wsr_lcount_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_lcount_args,
    2, Iclass_xt_iclass_xsr_lcount_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_lbeg_args,
    1, Iclass_xt_iclass_rsr_lbeg_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_lbeg_args,
    1, Iclass_xt_iclass_wsr_lbeg_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_lbeg_args,
    1, Iclass_xt_iclass_xsr_lbeg_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_sar_args,
    1, Iclass_xt_iclass_rsr_sar_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_sar_args,
    2, Iclass_xt_iclass_wsr_sar_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_sar_args,
    1, Iclass_xt_iclass_xsr_sar_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_litbase_args,
    2, Iclass_xt_iclass_rsr_litbase_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_litbase_args,
    2, Iclass_xt_iclass_wsr_litbase_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_litbase_args,
    2, Iclass_xt_iclass_xsr_litbase_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_configid0_args,
    2, Iclass_xt_iclass_rsr_configid0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_configid0_args,
    2, Iclass_xt_iclass_wsr_configid0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_configid1_args,
    2, Iclass_xt_iclass_rsr_configid1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_ps_args,
    7, Iclass_xt_iclass_rsr_ps_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_ps_args,
    7, Iclass_xt_iclass_wsr_ps_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_ps_args,
    7, Iclass_xt_iclass_xsr_ps_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_epc1_args,
    3, Iclass_xt_iclass_rsr_epc1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_epc1_args,
    3, Iclass_xt_iclass_wsr_epc1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_epc1_args,
    3, Iclass_xt_iclass_xsr_epc1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_excsave1_args,
    3, Iclass_xt_iclass_rsr_excsave1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_excsave1_args,
    3, Iclass_xt_iclass_wsr_excsave1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_excsave1_args,
    3, Iclass_xt_iclass_xsr_excsave1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_epc2_args,
    3, Iclass_xt_iclass_rsr_epc2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_epc2_args,
    3, Iclass_xt_iclass_wsr_epc2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_epc2_args,
    3, Iclass_xt_iclass_xsr_epc2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_excsave2_args,
    3, Iclass_xt_iclass_rsr_excsave2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_excsave2_args,
    3, Iclass_xt_iclass_wsr_excsave2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_excsave2_args,
    3, Iclass_xt_iclass_xsr_excsave2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_epc3_args,
    3, Iclass_xt_iclass_rsr_epc3_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_epc3_args,
    3, Iclass_xt_iclass_wsr_epc3_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_epc3_args,
    3, Iclass_xt_iclass_xsr_epc3_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_excsave3_args,
    3, Iclass_xt_iclass_rsr_excsave3_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_excsave3_args,
    3, Iclass_xt_iclass_wsr_excsave3_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_excsave3_args,
    3, Iclass_xt_iclass_xsr_excsave3_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_epc4_args,
    3, Iclass_xt_iclass_rsr_epc4_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_epc4_args,
    3, Iclass_xt_iclass_wsr_epc4_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_epc4_args,
    3, Iclass_xt_iclass_xsr_epc4_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_excsave4_args,
    3, Iclass_xt_iclass_rsr_excsave4_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_excsave4_args,
    3, Iclass_xt_iclass_wsr_excsave4_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_excsave4_args,
    3, Iclass_xt_iclass_xsr_excsave4_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_epc5_args,
    3, Iclass_xt_iclass_rsr_epc5_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_epc5_args,
    3, Iclass_xt_iclass_wsr_epc5_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_epc5_args,
    3, Iclass_xt_iclass_xsr_epc5_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_excsave5_args,
    3, Iclass_xt_iclass_rsr_excsave5_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_excsave5_args,
    3, Iclass_xt_iclass_wsr_excsave5_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_excsave5_args,
    3, Iclass_xt_iclass_xsr_excsave5_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_epc6_args,
    3, Iclass_xt_iclass_rsr_epc6_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_epc6_args,
    3, Iclass_xt_iclass_wsr_epc6_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_epc6_args,
    3, Iclass_xt_iclass_xsr_epc6_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_excsave6_args,
    3, Iclass_xt_iclass_rsr_excsave6_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_excsave6_args,
    3, Iclass_xt_iclass_wsr_excsave6_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_excsave6_args,
    3, Iclass_xt_iclass_xsr_excsave6_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_epc7_args,
    3, Iclass_xt_iclass_rsr_epc7_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_epc7_args,
    3, Iclass_xt_iclass_wsr_epc7_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_epc7_args,
    3, Iclass_xt_iclass_xsr_epc7_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_excsave7_args,
    3, Iclass_xt_iclass_rsr_excsave7_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_excsave7_args,
    3, Iclass_xt_iclass_wsr_excsave7_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_excsave7_args,
    3, Iclass_xt_iclass_xsr_excsave7_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_eps2_args,
    3, Iclass_xt_iclass_rsr_eps2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_eps2_args,
    3, Iclass_xt_iclass_wsr_eps2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_eps2_args,
    3, Iclass_xt_iclass_xsr_eps2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_eps3_args,
    3, Iclass_xt_iclass_rsr_eps3_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_eps3_args,
    3, Iclass_xt_iclass_wsr_eps3_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_eps3_args,
    3, Iclass_xt_iclass_xsr_eps3_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_eps4_args,
    3, Iclass_xt_iclass_rsr_eps4_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_eps4_args,
    3, Iclass_xt_iclass_wsr_eps4_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_eps4_args,
    3, Iclass_xt_iclass_xsr_eps4_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_eps5_args,
    3, Iclass_xt_iclass_rsr_eps5_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_eps5_args,
    3, Iclass_xt_iclass_wsr_eps5_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_eps5_args,
    3, Iclass_xt_iclass_xsr_eps5_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_eps6_args,
    3, Iclass_xt_iclass_rsr_eps6_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_eps6_args,
    3, Iclass_xt_iclass_wsr_eps6_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_eps6_args,
    3, Iclass_xt_iclass_xsr_eps6_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_eps7_args,
    3, Iclass_xt_iclass_rsr_eps7_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_eps7_args,
    3, Iclass_xt_iclass_wsr_eps7_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_eps7_args,
    3, Iclass_xt_iclass_xsr_eps7_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_excvaddr_args,
    3, Iclass_xt_iclass_rsr_excvaddr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_excvaddr_args,
    3, Iclass_xt_iclass_wsr_excvaddr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_excvaddr_args,
    3, Iclass_xt_iclass_xsr_excvaddr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_depc_args,
    3, Iclass_xt_iclass_rsr_depc_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_depc_args,
    3, Iclass_xt_iclass_wsr_depc_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_depc_args,
    3, Iclass_xt_iclass_xsr_depc_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_exccause_args,
    4, Iclass_xt_iclass_rsr_exccause_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_exccause_args,
    3, Iclass_xt_iclass_wsr_exccause_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_exccause_args,
    3, Iclass_xt_iclass_xsr_exccause_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_misc0_args,
    3, Iclass_xt_iclass_rsr_misc0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_misc0_args,
    3, Iclass_xt_iclass_wsr_misc0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_misc0_args,
    3, Iclass_xt_iclass_xsr_misc0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_misc1_args,
    3, Iclass_xt_iclass_rsr_misc1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_misc1_args,
    3, Iclass_xt_iclass_wsr_misc1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_misc1_args,
    3, Iclass_xt_iclass_xsr_misc1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_misc2_args,
    3, Iclass_xt_iclass_rsr_misc2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_misc2_args,
    3, Iclass_xt_iclass_wsr_misc2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_misc2_args,
    3, Iclass_xt_iclass_xsr_misc2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_misc3_args,
    3, Iclass_xt_iclass_rsr_misc3_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_misc3_args,
    3, Iclass_xt_iclass_wsr_misc3_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_misc3_args,
    3, Iclass_xt_iclass_xsr_misc3_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_prid_args,
    2, Iclass_xt_iclass_rsr_prid_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_vecbase_args,
    3, Iclass_xt_iclass_rsr_vecbase_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_vecbase_args,
    3, Iclass_xt_iclass_wsr_vecbase_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_vecbase_args,
    3, Iclass_xt_iclass_xsr_vecbase_stateArgs, 0, 0 },
  { 3, Iclass_xt_mul16_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_mul32_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_mac16_aa_args,
    1, Iclass_xt_iclass_mac16_aa_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_mac16_ad_args,
    1, Iclass_xt_iclass_mac16_ad_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_mac16_da_args,
    1, Iclass_xt_iclass_mac16_da_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_mac16_dd_args,
    1, Iclass_xt_iclass_mac16_dd_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_mac16a_aa_args,
    1, Iclass_xt_iclass_mac16a_aa_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_mac16a_ad_args,
    1, Iclass_xt_iclass_mac16a_ad_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_mac16a_da_args,
    1, Iclass_xt_iclass_mac16a_da_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_mac16a_dd_args,
    1, Iclass_xt_iclass_mac16a_dd_stateArgs, 0, 0 },
  { 4, Iclass_xt_iclass_mac16al_da_args,
    1, Iclass_xt_iclass_mac16al_da_stateArgs, 0, 0 },
  { 4, Iclass_xt_iclass_mac16al_dd_args,
    1, Iclass_xt_iclass_mac16al_dd_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_mac16_l_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_rsr_m0_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_wsr_m0_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_xsr_m0_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_rsr_m1_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_wsr_m1_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_xsr_m1_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_rsr_m2_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_wsr_m2_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_xsr_m2_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_rsr_m3_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_wsr_m3_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_xsr_m3_args,
    0, 0, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_acclo_args,
    1, Iclass_xt_iclass_rsr_acclo_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_acclo_args,
    1, Iclass_xt_iclass_wsr_acclo_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_acclo_args,
    1, Iclass_xt_iclass_xsr_acclo_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_acchi_args,
    1, Iclass_xt_iclass_rsr_acchi_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_acchi_args,
    1, Iclass_xt_iclass_wsr_acchi_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_acchi_args,
    1, Iclass_xt_iclass_xsr_acchi_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rfi_args,
    21, Iclass_xt_iclass_rfi_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wait_args,
    3, Iclass_xt_iclass_wait_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_interrupt_args,
    3, Iclass_xt_iclass_rsr_interrupt_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_intset_args,
    4, Iclass_xt_iclass_wsr_intset_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_intclear_args,
    4, Iclass_xt_iclass_wsr_intclear_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_intenable_args,
    3, Iclass_xt_iclass_rsr_intenable_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_intenable_args,
    3, Iclass_xt_iclass_wsr_intenable_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_intenable_args,
    3, Iclass_xt_iclass_xsr_intenable_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_break_args,
    2, Iclass_xt_iclass_break_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_break_n_args,
    2, Iclass_xt_iclass_break_n_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_dbreaka0_args,
    3, Iclass_xt_iclass_rsr_dbreaka0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_dbreaka0_args,
    4, Iclass_xt_iclass_wsr_dbreaka0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_dbreaka0_args,
    4, Iclass_xt_iclass_xsr_dbreaka0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_dbreakc0_args,
    3, Iclass_xt_iclass_rsr_dbreakc0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_dbreakc0_args,
    4, Iclass_xt_iclass_wsr_dbreakc0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_dbreakc0_args,
    4, Iclass_xt_iclass_xsr_dbreakc0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_dbreaka1_args,
    3, Iclass_xt_iclass_rsr_dbreaka1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_dbreaka1_args,
    4, Iclass_xt_iclass_wsr_dbreaka1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_dbreaka1_args,
    4, Iclass_xt_iclass_xsr_dbreaka1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_dbreakc1_args,
    3, Iclass_xt_iclass_rsr_dbreakc1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_dbreakc1_args,
    4, Iclass_xt_iclass_wsr_dbreakc1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_dbreakc1_args,
    4, Iclass_xt_iclass_xsr_dbreakc1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_ibreaka0_args,
    3, Iclass_xt_iclass_rsr_ibreaka0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_ibreaka0_args,
    3, Iclass_xt_iclass_wsr_ibreaka0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_ibreaka0_args,
    3, Iclass_xt_iclass_xsr_ibreaka0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_ibreaka1_args,
    3, Iclass_xt_iclass_rsr_ibreaka1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_ibreaka1_args,
    3, Iclass_xt_iclass_wsr_ibreaka1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_ibreaka1_args,
    3, Iclass_xt_iclass_xsr_ibreaka1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_ibreakenable_args,
    3, Iclass_xt_iclass_rsr_ibreakenable_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_ibreakenable_args,
    3, Iclass_xt_iclass_wsr_ibreakenable_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_ibreakenable_args,
    3, Iclass_xt_iclass_xsr_ibreakenable_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_debugcause_args,
    4, Iclass_xt_iclass_rsr_debugcause_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_debugcause_args,
    4, Iclass_xt_iclass_wsr_debugcause_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_debugcause_args,
    4, Iclass_xt_iclass_xsr_debugcause_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_icount_args,
    3, Iclass_xt_iclass_rsr_icount_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_icount_args,
    4, Iclass_xt_iclass_wsr_icount_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_icount_args,
    4, Iclass_xt_iclass_xsr_icount_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_icountlevel_args,
    3, Iclass_xt_iclass_rsr_icountlevel_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_icountlevel_args,
    3, Iclass_xt_iclass_wsr_icountlevel_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_icountlevel_args,
    3, Iclass_xt_iclass_xsr_icountlevel_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_ddr_args,
    3, Iclass_xt_iclass_rsr_ddr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_ddr_args,
    4, Iclass_xt_iclass_wsr_ddr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_ddr_args,
    4, Iclass_xt_iclass_xsr_ddr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rfdo_args,
    10, Iclass_xt_iclass_rfdo_stateArgs, 0, 0 },
  { 0, 0 /* xt_iclass_rfdd */,
    1, Iclass_xt_iclass_rfdd_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_mmid_args,
    3, Iclass_xt_iclass_wsr_mmid_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_bbool1_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_bbool4_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_bbool8_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_bbranch_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_bmove_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_RSR_BR_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_WSR_BR_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_XSR_BR_args,
    0, 0, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_ccount_args,
    3, Iclass_xt_iclass_rsr_ccount_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_ccount_args,
    4, Iclass_xt_iclass_wsr_ccount_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_ccount_args,
    4, Iclass_xt_iclass_xsr_ccount_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_ccompare0_args,
    3, Iclass_xt_iclass_rsr_ccompare0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_ccompare0_args,
    4, Iclass_xt_iclass_wsr_ccompare0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_ccompare0_args,
    4, Iclass_xt_iclass_xsr_ccompare0_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_ccompare1_args,
    3, Iclass_xt_iclass_rsr_ccompare1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_ccompare1_args,
    4, Iclass_xt_iclass_wsr_ccompare1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_ccompare1_args,
    4, Iclass_xt_iclass_xsr_ccompare1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_ccompare2_args,
    3, Iclass_xt_iclass_rsr_ccompare2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_ccompare2_args,
    4, Iclass_xt_iclass_wsr_ccompare2_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_ccompare2_args,
    4, Iclass_xt_iclass_xsr_ccompare2_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_icache_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_icache_inv_args,
    2, Iclass_xt_iclass_icache_inv_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_licx_args,
    2, Iclass_xt_iclass_licx_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_sicx_args,
    2, Iclass_xt_iclass_sicx_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_dcache_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_dcache_ind_args,
    2, Iclass_xt_iclass_dcache_ind_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_dcache_inv_args,
    2, Iclass_xt_iclass_dcache_inv_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_dpf_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_sdct_args,
    2, Iclass_xt_iclass_sdct_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_ldct_args,
    2, Iclass_xt_iclass_ldct_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_ptevaddr_args,
    4, Iclass_xt_iclass_wsr_ptevaddr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_ptevaddr_args,
    4, Iclass_xt_iclass_rsr_ptevaddr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_ptevaddr_args,
    5, Iclass_xt_iclass_xsr_ptevaddr_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_rasid_args,
    5, Iclass_xt_iclass_rsr_rasid_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_rasid_args,
    6, Iclass_xt_iclass_wsr_rasid_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_rasid_args,
    6, Iclass_xt_iclass_xsr_rasid_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_itlbcfg_args,
    5, Iclass_xt_iclass_rsr_itlbcfg_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_itlbcfg_args,
    6, Iclass_xt_iclass_wsr_itlbcfg_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_itlbcfg_args,
    6, Iclass_xt_iclass_xsr_itlbcfg_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_dtlbcfg_args,
    5, Iclass_xt_iclass_rsr_dtlbcfg_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_dtlbcfg_args,
    6, Iclass_xt_iclass_wsr_dtlbcfg_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_dtlbcfg_args,
    6, Iclass_xt_iclass_xsr_dtlbcfg_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_idtlb_args,
    3, Iclass_xt_iclass_idtlb_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_rdtlb_args,
    2, Iclass_xt_iclass_rdtlb_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_wdtlb_args,
    3, Iclass_xt_iclass_wdtlb_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_iitlb_args,
    2, Iclass_xt_iclass_iitlb_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_ritlb_args,
    2, Iclass_xt_iclass_ritlb_stateArgs, 0, 0 },
  { 2, Iclass_xt_iclass_witlb_args,
    2, Iclass_xt_iclass_witlb_stateArgs, 0, 0 },
  { 0, 0 /* xt_iclass_ldpte */,
    2, Iclass_xt_iclass_ldpte_stateArgs, 0, 0 },
  { 0, 0 /* xt_iclass_hwwitlba */,
    1, Iclass_xt_iclass_hwwitlba_stateArgs, 0, 0 },
  { 0, 0 /* xt_iclass_hwwdtlba */,
    1, Iclass_xt_iclass_hwwdtlba_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_cpenable_args,
    3, Iclass_xt_iclass_rsr_cpenable_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_cpenable_args,
    3, Iclass_xt_iclass_wsr_cpenable_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_cpenable_args,
    3, Iclass_xt_iclass_xsr_cpenable_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_clamp_args,
    0, 0, 0, 0 },
  { 2, Iclass_xt_iclass_nsa_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_sx_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_l32ai_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_s32ri_args,
    0, 0, 0, 0 },
  { 3, Iclass_xt_iclass_s32c1i_args,
    3, Iclass_xt_iclass_s32c1i_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_scompare1_args,
    1, Iclass_xt_iclass_rsr_scompare1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_scompare1_args,
    1, Iclass_xt_iclass_wsr_scompare1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_scompare1_args,
    1, Iclass_xt_iclass_xsr_scompare1_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_rsr_atomctl_args,
    3, Iclass_xt_iclass_rsr_atomctl_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_wsr_atomctl_args,
    4, Iclass_xt_iclass_wsr_atomctl_stateArgs, 0, 0 },
  { 1, Iclass_xt_iclass_xsr_atomctl_args,
    4, Iclass_xt_iclass_xsr_atomctl_stateArgs, 0, 0 },
  { 3, Iclass_xt_iclass_div_args,
    0, 0, 0, 0 },
  { 0, 0 /* xt_iclass_rer */,
    2, Iclass_xt_iclass_rer_stateArgs, 0, 0 },
  { 0, 0 /* xt_iclass_wer */,
    2, Iclass_xt_iclass_wer_stateArgs, 0, 0 },
  { 1, Iclass_rur_expstate_args,
    2, Iclass_rur_expstate_stateArgs, 0, 0 },
  { 1, Iclass_wur_expstate_args,
    2, Iclass_wur_expstate_stateArgs, 0, 0 },
  { 1, Iclass_iclass_READ_IMPWIRE_args,
    1, Iclass_iclass_READ_IMPWIRE_stateArgs, 1, Iclass_iclass_READ_IMPWIRE_intfArgs },
  { 1, Iclass_iclass_SETB_EXPSTATE_args,
    2, Iclass_iclass_SETB_EXPSTATE_stateArgs, 0, 0 },
  { 1, Iclass_iclass_CLRB_EXPSTATE_args,
    2, Iclass_iclass_CLRB_EXPSTATE_stateArgs, 0, 0 },
  { 2, Iclass_iclass_WRMSK_EXPSTATE_args,
    2, Iclass_iclass_WRMSK_EXPSTATE_stateArgs, 0, 0 },
  { 3, Iclass_iclass_st_regfile48_args,
    1, Iclass_iclass_st_regfile48_stateArgs, 0, 0 },
  { 3, Iclass_iclass_ld_regfile48_args,
    1, Iclass_iclass_ld_regfile48_stateArgs, 0, 0 },
  { 2, Iclass_iclass_mv_regfile48_args,
    1, Iclass_iclass_mv_regfile48_stateArgs, 0, 0 },
  { 3, Iclass_iclass_st_regfile32x2_args,
    1, Iclass_iclass_st_regfile32x2_stateArgs, 0, 0 },
  { 3, Iclass_iclass_ld_regfile32x2_args,
    1, Iclass_iclass_ld_regfile32x2_stateArgs, 0, 0 },
  { 2, Iclass_iclass_mv_regfile32x2_args,
    1, Iclass_iclass_mv_regfile32x2_stateArgs, 0, 0 },
  { 1, Iclass_iclass_issue_stall_args,
    2, Iclass_iclass_issue_stall_stateArgs, 0, 0 },
  { 1, Iclass_iclass_remove_stall_args,
    2, Iclass_iclass_remove_stall_stateArgs, 0, 0 },
  { 0, 0 /* iclass_stall_all */,
    2, Iclass_iclass_stall_all_stateArgs, 0, 0 },
  { 0, 0 /* iclass_run_all */,
    2, Iclass_iclass_run_all_stateArgs, 0, 0 },
  { 2, Iclass_iclass_generate_int_args,
    2, Iclass_iclass_generate_int_stateArgs, 0, 0 },
  { 0, 0 /* iclass_remove_int */,
    2, Iclass_iclass_remove_int_stateArgs, 0, 0 },
  { 1, Iclass_iclass_read_int_message_args,
    0, 0, 1, Iclass_iclass_read_int_message_intfArgs },
  { 1, Iclass_iclass_get_interrupting_core_id_args,
    0, 0, 1, Iclass_iclass_get_interrupting_core_id_intfArgs },
  { 3, Iclass_iclass_write_mintc_reg_args,
    6, Iclass_iclass_write_mintc_reg_stateArgs, 0, 0 },
  { 1, Iclass_iclass_read_req_mintc_args,
    5, Iclass_iclass_read_req_mintc_stateArgs, 0, 0 },
  { 1, Iclass_iclass_read_reg_val_mintc_args,
    0, 0, 1, Iclass_iclass_read_reg_val_mintc_intfArgs },
  { 0, 0 /* iclass_deassert_read_write_mintc */,
    4, Iclass_iclass_deassert_read_write_mintc_stateArgs, 0, 0 },
  { 0, 0 /* iclass_assert_soft_reset_mintc */,
    2, Iclass_iclass_assert_soft_reset_mintc_stateArgs, 0, 0 },
  { 0, 0 /* iclass_deassert_soft_reset_mintc */,
    2, Iclass_iclass_deassert_soft_reset_mintc_stateArgs, 0, 0 },
  { 1, Iclass_iclass_read_mintc_ready_args,
    0, 0, 1, Iclass_iclass_read_mintc_ready_intfArgs },
  { 2, Iclass_iclass_calculate_avg_queue_args,
    1, Iclass_iclass_calculate_avg_queue_stateArgs, 0, 0 },
  { 3, Iclass_iclass_get_diff_time_args,
    2, Iclass_iclass_get_diff_time_stateArgs, 0, 0 },
  { 3, Iclass_iclass_CRC16CCITT_args,
    3, Iclass_iclass_CRC16CCITT_stateArgs, 0, 0 },
  { 3, Iclass_iclass_CRCinit_args,
    5, Iclass_iclass_CRCinit_stateArgs, 0, 0 },
  { 3, Iclass_iclass_CRCcont_args,
    4, Iclass_iclass_CRCcont_stateArgs, 0, 0 },
  { 1, Iclass_iclass_SHA1_args,
    22, Iclass_iclass_SHA1_stateArgs, 0, 0 },
  { 2, Iclass_iclass_SHA1_LOAD_args,
    17, Iclass_iclass_SHA1_LOAD_stateArgs, 0, 0 },
  { 1, Iclass_iclass_WORD_SWAP_args,
    0, 0, 0, 0 },
  { 1, Iclass_iclass_HWORD_SWAP_args,
    0, 0, 0, 0 },
  { 3, Iclass_iclass_BYTE_SHUFFLE_args,
    0, 0, 0, 0 },
  { 4, Iclass_iclass_BITEXTU_args,
    1, Iclass_iclass_BITEXTU_stateArgs, 0, 0 },
  { 4, Iclass_iclass_BITEXTS_args,
    1, Iclass_iclass_BITEXTS_stateArgs, 0, 0 },
  { 4, Iclass_iclass_variable_bit_load_args,
    1, Iclass_iclass_variable_bit_load_stateArgs, 0, 0 },
  { 6, Iclass_iclass_variable_bit_and_args,
    1, Iclass_iclass_variable_bit_and_stateArgs, 0, 0 },
  { 4, Iclass_iclass_BITCINS_args,
    1, Iclass_iclass_BITCINS_stateArgs, 0, 0 },
  { 4, Iclass_iclass_BITINS_args,
    1, Iclass_iclass_BITINS_stateArgs, 0, 0 },
  { 4, Iclass_iclass_BITEXTU_LONG_args,
    2, Iclass_iclass_BITEXTU_LONG_stateArgs, 0, 0 },
  { 4, Iclass_iclass_BITEXTS_LONG_args,
    2, Iclass_iclass_BITEXTS_LONG_stateArgs, 0, 0 },
  { 4, Iclass_iclass_BITCINS_LONG_args,
    2, Iclass_iclass_BITCINS_LONG_stateArgs, 0, 0 },
  { 4, Iclass_iclass_BITINS_LONG_args,
    2, Iclass_iclass_BITINS_LONG_stateArgs, 0, 0 },
  { 3, Iclass_iclass_LONG_AND_args,
    1, Iclass_iclass_LONG_AND_stateArgs, 0, 0 },
  { 2, Iclass_iclass_POP_args,
    0, 0, 0, 0 },
  { 2, Iclass_iclass_POP_LONG_args,
    1, Iclass_iclass_POP_LONG_stateArgs, 0, 0 },
  { 3, Iclass_iclass_SET_EQUALS_args,
    0, 0, 0, 0 },
  { 3, Iclass_iclass_SET_EQUALS_IMM_args,
    0, 0, 0, 0 },
  { 3, Iclass_iclass_SET_NOT_EQUALS_args,
    0, 0, 0, 0 },
  { 3, Iclass_iclass_SET_NOT_EQUALS_IMM_args,
    0, 0, 0, 0 },
  { 3, Iclass_iclass_BADDU_args,
    0, 0, 0, 0 },
  { 2, Iclass_iclass_CLZ_args,
    0, 0, 0, 0 },
  { 2, Iclass_iclass_CLO_args,
    0, 0, 0, 0 },
  { 2, Iclass_iclass_BSR_args,
    0, 0, 0, 0 },
  { 2, Iclass_iclass_BSR_LONG_args,
    1, Iclass_iclass_BSR_LONG_stateArgs, 0, 0 },
  { 2, Iclass_iclass_BSF_args,
    0, 0, 0, 0 },
  { 2, Iclass_iclass_BSF_LONG_args,
    1, Iclass_iclass_BSF_LONG_stateArgs, 0, 0 },
  { 2, Iclass_iclass_BITWISE_NOT_args,
    0, 0, 0, 0 },
  { 3, Iclass_iclass_ROL_args,
    0, 0, 0, 0 },
  { 3, Iclass_iclass_ROR_args,
    0, 0, 0, 0 },
  { 3, Iclass_iclass_cond_store_args,
    0, 0, 0, 0 },
  { 4, Iclass_iclass_get_index_args,
    1, Iclass_iclass_get_index_stateArgs, 0, 0 },
  { 5, Iclass_iclass_get_emap_args,
    2, Iclass_iclass_get_emap_stateArgs, 0, 0 },
  { 4, Iclass_iclass_fusion_SLL_OR_args,
    0, 0, 0, 0 },
  { 4, Iclass_iclass_fusion_AND_SRL_args,
    0, 0, 0, 0 },
  { 3, Iclass_iclass_fusion_ANDI_SRL_args,
    0, 0, 0, 0 },
  { 4, Iclass_iclass_fusion_SRL_AND_args,
    0, 0, 0, 0 },
  { 3, Iclass_iclass_fusion_SRL_ANDI_args,
    0, 0, 0, 0 },
  { 3, Iclass_iclass_fusion_SRL_ANDI16_args,
    0, 0, 0, 0 },
  { 3, Iclass_iclass_fusion_ANDI16_SRL_args,
    0, 0, 0, 0 },
  { 2, Iclass_iclass_fusion_L32I_ADD_args,
    0, 0, 0, 0 },
  { 2, Iclass_iclass_fusion_ADDI_S32I_args,
    0, 0, 0, 0 },
  { 2, Iclass_iclass_fusion0_ADDI_S32I_args,
    0, 0, 0, 0 },
  { 2, Iclass_iclass_fusion1_ADDI_S32I_args,
    0, 0, 0, 0 },
  { 3, Iclass_iclass_fusion_SLLI_SUB_args,
    0, 0, 0, 0 },
  { 4, Iclass_iclass_fusion_SLLI_ADD_args,
    0, 0, 0, 0 },
  { 4, Iclass_iclass_fusion_SLLI_XOR_args,
    0, 0, 0, 0 },
  { 2, Iclass_iclass_sem_acquire_args,
    2, Iclass_iclass_sem_acquire_stateArgs, 0, 0 },
  { 0, 0 /* iclass_sem_remove_request */,
    2, Iclass_iclass_sem_remove_request_stateArgs, 0, 0 },
  { 2, Iclass_iclass_sem_release_args,
    2, Iclass_iclass_sem_release_stateArgs, 0, 0 },
  { 3, Iclass_iclass_check_sem_args,
    0, 0, 1, Iclass_iclass_check_sem_intfArgs },
  { 1, Iclass_iclass_read_sem_req_out_args,
    2, Iclass_iclass_read_sem_req_out_stateArgs, 0, 0 },
  { 0, 0 /* iclass_assert_soft_reset_sem */,
    2, Iclass_iclass_assert_soft_reset_sem_stateArgs, 0, 0 },
  { 0, 0 /* iclass_deassert_soft_reset_sem */,
    2, Iclass_iclass_deassert_soft_reset_sem_stateArgs, 0, 0 },
  { 3, Iclass_iclass_li32x2_args,
    1, Iclass_iclass_li32x2_stateArgs, 0, 0 },
  { 3, Iclass_iclass_liu32x2_args,
    1, Iclass_iclass_liu32x2_stateArgs, 0, 0 },
  { 3, Iclass_iclass_si32x2_args,
    1, Iclass_iclass_si32x2_stateArgs, 0, 0 },
  { 3, Iclass_iclass_siu32x2_args,
    1, Iclass_iclass_siu32x2_stateArgs, 0, 0 },
  { 1, Iclass_iclass_zero32x2_args,
    1, Iclass_iclass_zero32x2_stateArgs, 0, 0 },
  { 1, Iclass_iclass_inc32x2_args,
    1, Iclass_iclass_inc32x2_stateArgs, 0, 0 },
  { 1, Iclass_iclass_dec32x2_args,
    1, Iclass_iclass_dec32x2_stateArgs, 0, 0 },
  { 3, Iclass_iclass_add32x2_args,
    1, Iclass_iclass_add32x2_stateArgs, 0, 0 },
  { 3, Iclass_iclass_add32x2_int_args,
    1, Iclass_iclass_add32x2_int_stateArgs, 0, 0 },
  { 3, Iclass_iclass_sub32x2_args,
    1, Iclass_iclass_sub32x2_stateArgs, 0, 0 },
  { 3, Iclass_iclass_sub32x2_int_args,
    1, Iclass_iclass_sub32x2_int_stateArgs, 0, 0 },
  { 3, Iclass_iclass_equals32x2_args,
    1, Iclass_iclass_equals32x2_stateArgs, 0, 0 },
  { 3, Iclass_iclass_equals32x2_int_args,
    1, Iclass_iclass_equals32x2_int_stateArgs, 0, 0 },
  { 3, Iclass_iclass_not_equals32x2_args,
    1, Iclass_iclass_not_equals32x2_stateArgs, 0, 0 },
  { 3, Iclass_iclass_not_equals32x2_int_args,
    1, Iclass_iclass_not_equals32x2_int_stateArgs, 0, 0 },
  { 3, Iclass_iclass_LT32x2_args,
    1, Iclass_iclass_LT32x2_stateArgs, 0, 0 },
  { 3, Iclass_iclass_LTE32x2_args,
    1, Iclass_iclass_LTE32x2_stateArgs, 0, 0 },
  { 3, Iclass_iclass_AND32x2_args,
    1, Iclass_iclass_AND32x2_stateArgs, 0, 0 },
  { 3, Iclass_iclass_OR32x2_args,
    1, Iclass_iclass_OR32x2_stateArgs, 0, 0 },
  { 3, Iclass_iclass_XOR32x2_args,
    1, Iclass_iclass_XOR32x2_stateArgs, 0, 0 },
  { 3, Iclass_iclass_li48_args,
    1, Iclass_iclass_li48_stateArgs, 0, 0 },
  { 3, Iclass_iclass_liu48_args,
    1, Iclass_iclass_liu48_stateArgs, 0, 0 },
  { 3, Iclass_iclass_si48_args,
    1, Iclass_iclass_si48_stateArgs, 0, 0 },
  { 3, Iclass_iclass_siu48_args,
    1, Iclass_iclass_siu48_stateArgs, 0, 0 },
  { 1, Iclass_iclass_zero48_args,
    1, Iclass_iclass_zero48_stateArgs, 0, 0 },
  { 3, Iclass_iclass_equals48_args,
    1, Iclass_iclass_equals48_stateArgs, 0, 0 },
  { 3, Iclass_iclass_equals48_int_args,
    1, Iclass_iclass_equals48_int_stateArgs, 0, 0 },
  { 3, Iclass_iclass_not_equals48_args,
    1, Iclass_iclass_not_equals48_stateArgs, 0, 0 },
  { 3, Iclass_iclass_not_equals48_int_args,
    1, Iclass_iclass_not_equals48_int_stateArgs, 0, 0 },
  { 3, Iclass_iclass_MONTGOMERY_MUL_MOD_args,
    1, Iclass_iclass_MONTGOMERY_MUL_MOD_stateArgs, 0, 0 },
  { 2, Iclass_iclass_MADDGF2_args,
    2, Iclass_iclass_MADDGF2_stateArgs, 0, 0 },
  { 2, Iclass_iclass_MULGF2_args,
    2, Iclass_iclass_MULGF2_stateArgs, 0, 0 },
  { 1, Iclass_iclass_zero32x4_args,
    1, Iclass_iclass_zero32x4_stateArgs, 0, 0 },
  { 2, Iclass_iclass_cvt16x4ur32x4s_args,
    1, Iclass_iclass_cvt16x4ur32x4s_stateArgs, 0, 0 },
  { 2, Iclass_iclass_cvt32x4ur16x4s_args,
    1, Iclass_iclass_cvt32x4ur16x4s_stateArgs, 0, 0 },
  { 3, Iclass_iclass_li32x4_args,
    1, Iclass_iclass_li32x4_stateArgs, 0, 0 },
  { 3, Iclass_iclass_li32x4_16x4_args,
    1, Iclass_iclass_li32x4_16x4_stateArgs, 0, 0 },
  { 3, Iclass_iclass_si32x4_args,
    1, Iclass_iclass_si32x4_stateArgs, 0, 0 },
  { 4, Iclass_iclass_si32x4_16x4_args,
    1, Iclass_iclass_si32x4_16x4_stateArgs, 0, 0 },
  { 2, Iclass_iclass_mv32x4_args,
    1, Iclass_iclass_mv32x4_stateArgs, 0, 0 },
  { 3, Iclass_iclass_li16x4_args,
    1, Iclass_iclass_li16x4_stateArgs, 0, 0 },
  { 3, Iclass_iclass_si16x4_args,
    1, Iclass_iclass_si16x4_stateArgs, 0, 0 },
  { 3, Iclass_iclass_liu32x4_args,
    1, Iclass_iclass_liu32x4_stateArgs, 0, 0 },
  { 3, Iclass_iclass_liu32x4_16x4_args,
    1, Iclass_iclass_liu32x4_16x4_stateArgs, 0, 0 },
  { 3, Iclass_iclass_siu32x4_args,
    1, Iclass_iclass_siu32x4_stateArgs, 0, 0 },
  { 4, Iclass_iclass_siu32x4_16x4_args,
    1, Iclass_iclass_siu32x4_16x4_stateArgs, 0, 0 },
  { 3, Iclass_iclass_liu16x4_args,
    1, Iclass_iclass_liu16x4_stateArgs, 0, 0 },
  { 3, Iclass_iclass_siu16x4_args,
    1, Iclass_iclass_siu16x4_stateArgs, 0, 0 },
  { 2, Iclass_iclass_radd32x4r32_args,
    1, Iclass_iclass_radd32x4r32_stateArgs, 0, 0 },
  { 3, Iclass_iclass_radd32x4r32_cksum_args,
    1, Iclass_iclass_radd32x4r32_cksum_stateArgs, 0, 0 },
  { 3, Iclass_iclass_add32x4_args,
    1, Iclass_iclass_add32x4_stateArgs, 0, 0 },
  { 3, Iclass_iclass_hdr_validation_args,
    1, Iclass_iclass_hdr_validation_stateArgs, 0, 0 },
  { 3, Iclass_iclass_equals32x4_args,
    1, Iclass_iclass_equals32x4_stateArgs, 0, 0 },
  { 3, Iclass_iclass_equals32x4_int_args,
    1, Iclass_iclass_equals32x4_int_stateArgs, 0, 0 },
  { 3, Iclass_iclass_not_equals32x4_args,
    1, Iclass_iclass_not_equals32x4_stateArgs, 0, 0 },
  { 3, Iclass_iclass_not_equals32x4_int_args,
    1, Iclass_iclass_not_equals32x4_int_stateArgs, 0, 0 },
  { 2, Iclass_iclass_BMP_INTERSECTION0_args,
    7, Iclass_iclass_BMP_INTERSECTION0_stateArgs, 0, 0 },
  { 2, Iclass_iclass_BMP_INTERSECTION1_args,
    7, Iclass_iclass_BMP_INTERSECTION1_stateArgs, 0, 0 },
  { 1, Iclass_iclass_LOAD_PKT_args,
    6, Iclass_iclass_LOAD_PKT_stateArgs, 0, 0 },
  { 3, Iclass_iclass_GET_EQID_args,
    7, Iclass_iclass_GET_EQID_stateArgs, 0, 0 },
  { 3, Iclass_iclass_T1_LOOKUP_args,
    3, Iclass_iclass_T1_LOOKUP_stateArgs, 0, 0 },
  { 3, Iclass_iclass_T2_LOOKUP_args,
    6, Iclass_iclass_T2_LOOKUP_stateArgs, 0, 0 },
  { 1, Iclass_iclass_INIT_args,
    8, Iclass_iclass_INIT_stateArgs, 0, 0 },
  { 3, Iclass_iclass_FF_args,
    6, Iclass_iclass_FF_stateArgs, 0, 0 },
  { 3, Iclass_iclass_GG_args,
    6, Iclass_iclass_GG_stateArgs, 0, 0 },
  { 3, Iclass_iclass_HH_args,
    6, Iclass_iclass_HH_stateArgs, 0, 0 },
  { 3, Iclass_iclass_II_args,
    6, Iclass_iclass_II_stateArgs, 0, 0 },
  { 2, Iclass_iclass_MAC_HASH0_args,
    1, Iclass_iclass_MAC_HASH0_stateArgs, 0, 0 },
  { 3, Iclass_iclass_MAC_HASH1_args,
    1, Iclass_iclass_MAC_HASH1_stateArgs, 0, 0 },
  { 2, Iclass_iclass_MAC_HASH2_args,
    0, 0, 0, 0 },
  { 2, Iclass_iclass_MAC_HASH3_args,
    0, 0, 0, 0 },
  { 2, Iclass_iclass_IPF_HASH_args,
    1, Iclass_iclass_IPF_HASH_stateArgs, 0, 0 },
  { 1, Iclass_iclass_IPF_HASH_FINAL_args,
    0, 0, 0, 0 },
  { 1, Iclass_rur_run_stall_args,
    2, Iclass_rur_run_stall_stateArgs, 0, 0 },
  { 1, Iclass_wur_run_stall_args,
    2, Iclass_wur_run_stall_stateArgs, 0, 0 },
  { 1, Iclass_rur_out_interrupt_word_args,
    2, Iclass_rur_out_interrupt_word_stateArgs, 0, 0 },
  { 1, Iclass_wur_out_interrupt_word_args,
    2, Iclass_wur_out_interrupt_word_stateArgs, 0, 0 },
  { 1, Iclass_rur_reg_addr_mintc_args,
    2, Iclass_rur_reg_addr_mintc_stateArgs, 0, 0 },
  { 1, Iclass_wur_reg_addr_mintc_args,
    2, Iclass_wur_reg_addr_mintc_stateArgs, 0, 0 },
  { 1, Iclass_rur_data_out_mintc_args,
    2, Iclass_rur_data_out_mintc_stateArgs, 0, 0 },
  { 1, Iclass_wur_data_out_mintc_args,
    2, Iclass_wur_data_out_mintc_stateArgs, 0, 0 },
  { 1, Iclass_rur_write_mintc_args,
    2, Iclass_rur_write_mintc_stateArgs, 0, 0 },
  { 1, Iclass_wur_write_mintc_args,
    2, Iclass_wur_write_mintc_stateArgs, 0, 0 },
  { 1, Iclass_rur_read_mintc_args,
    2, Iclass_rur_read_mintc_stateArgs, 0, 0 },
  { 1, Iclass_wur_read_mintc_args,
    2, Iclass_wur_read_mintc_stateArgs, 0, 0 },
  { 1, Iclass_rur_programming_mode_mintc_args,
    2, Iclass_rur_programming_mode_mintc_stateArgs, 0, 0 },
  { 1, Iclass_wur_programming_mode_mintc_args,
    2, Iclass_wur_programming_mode_mintc_stateArgs, 0, 0 },
  { 1, Iclass_rur_soft_reset_mintc_args,
    2, Iclass_rur_soft_reset_mintc_stateArgs, 0, 0 },
  { 1, Iclass_wur_soft_reset_mintc_args,
    2, Iclass_wur_soft_reset_mintc_stateArgs, 0, 0 },
  { 1, Iclass_rur_weight_red_args,
    1, Iclass_rur_weight_red_stateArgs, 0, 0 },
  { 1, Iclass_wur_weight_red_args,
    1, Iclass_wur_weight_red_stateArgs, 0, 0 },
  { 1, Iclass_rur_output_rate_args,
    1, Iclass_rur_output_rate_stateArgs, 0, 0 },
  { 1, Iclass_wur_output_rate_args,
    1, Iclass_wur_output_rate_stateArgs, 0, 0 },
  { 1, Iclass_rur_look_up_max_index_args,
    1, Iclass_rur_look_up_max_index_stateArgs, 0, 0 },
  { 1, Iclass_wur_look_up_max_index_args,
    1, Iclass_wur_look_up_max_index_stateArgs, 0, 0 },
  { 1, Iclass_rur_crc_s_args,
    2, Iclass_rur_crc_s_stateArgs, 0, 0 },
  { 1, Iclass_wur_crc_s_args,
    2, Iclass_wur_crc_s_stateArgs, 0, 0 },
  { 1, Iclass_rur_cnt_args,
    2, Iclass_rur_cnt_stateArgs, 0, 0 },
  { 1, Iclass_wur_cnt_args,
    2, Iclass_wur_cnt_stateArgs, 0, 0 },
  { 1, Iclass_rur_crc_poly_args,
    2, Iclass_rur_crc_poly_stateArgs, 0, 0 },
  { 1, Iclass_wur_crc_poly_args,
    2, Iclass_wur_crc_poly_stateArgs, 0, 0 },
  { 1, Iclass_rur_crcmode_args,
    2, Iclass_rur_crcmode_stateArgs, 0, 0 },
  { 1, Iclass_wur_crcmode_args,
    2, Iclass_wur_crcmode_stateArgs, 0, 0 },
  { 1, Iclass_rur_dcnt_args,
    2, Iclass_rur_dcnt_stateArgs, 0, 0 },
  { 1, Iclass_wur_dcnt_args,
    2, Iclass_wur_dcnt_stateArgs, 0, 0 },
  { 1, Iclass_rur_w0_args,
    2, Iclass_rur_w0_stateArgs, 0, 0 },
  { 1, Iclass_wur_w0_args,
    2, Iclass_wur_w0_stateArgs, 0, 0 },
  { 1, Iclass_rur_w1_args,
    2, Iclass_rur_w1_stateArgs, 0, 0 },
  { 1, Iclass_wur_w1_args,
    2, Iclass_wur_w1_stateArgs, 0, 0 },
  { 1, Iclass_rur_w2_args,
    2, Iclass_rur_w2_stateArgs, 0, 0 },
  { 1, Iclass_wur_w2_args,
    2, Iclass_wur_w2_stateArgs, 0, 0 },
  { 1, Iclass_rur_w3_args,
    2, Iclass_rur_w3_stateArgs, 0, 0 },
  { 1, Iclass_wur_w3_args,
    2, Iclass_wur_w3_stateArgs, 0, 0 },
  { 1, Iclass_rur_w4_args,
    2, Iclass_rur_w4_stateArgs, 0, 0 },
  { 1, Iclass_wur_w4_args,
    2, Iclass_wur_w4_stateArgs, 0, 0 },
  { 1, Iclass_rur_w5_args,
    2, Iclass_rur_w5_stateArgs, 0, 0 },
  { 1, Iclass_wur_w5_args,
    2, Iclass_wur_w5_stateArgs, 0, 0 },
  { 1, Iclass_rur_w6_args,
    2, Iclass_rur_w6_stateArgs, 0, 0 },
  { 1, Iclass_wur_w6_args,
    2, Iclass_wur_w6_stateArgs, 0, 0 },
  { 1, Iclass_rur_w7_args,
    2, Iclass_rur_w7_stateArgs, 0, 0 },
  { 1, Iclass_wur_w7_args,
    2, Iclass_wur_w7_stateArgs, 0, 0 },
  { 1, Iclass_rur_w8_args,
    2, Iclass_rur_w8_stateArgs, 0, 0 },
  { 1, Iclass_wur_w8_args,
    2, Iclass_wur_w8_stateArgs, 0, 0 },
  { 1, Iclass_rur_w9_args,
    2, Iclass_rur_w9_stateArgs, 0, 0 },
  { 1, Iclass_wur_w9_args,
    2, Iclass_wur_w9_stateArgs, 0, 0 },
  { 1, Iclass_rur_w10_args,
    2, Iclass_rur_w10_stateArgs, 0, 0 },
  { 1, Iclass_wur_w10_args,
    2, Iclass_wur_w10_stateArgs, 0, 0 },
  { 1, Iclass_rur_w11_args,
    2, Iclass_rur_w11_stateArgs, 0, 0 },
  { 1, Iclass_wur_w11_args,
    2, Iclass_wur_w11_stateArgs, 0, 0 },
  { 1, Iclass_rur_w12_args,
    2, Iclass_rur_w12_stateArgs, 0, 0 },
  { 1, Iclass_wur_w12_args,
    2, Iclass_wur_w12_stateArgs, 0, 0 },
  { 1, Iclass_rur_w13_args,
    2, Iclass_rur_w13_stateArgs, 0, 0 },
  { 1, Iclass_wur_w13_args,
    2, Iclass_wur_w13_stateArgs, 0, 0 },
  { 1, Iclass_rur_w14_args,
    2, Iclass_rur_w14_stateArgs, 0, 0 },
  { 1, Iclass_wur_w14_args,
    2, Iclass_wur_w14_stateArgs, 0, 0 },
  { 1, Iclass_rur_w15_args,
    2, Iclass_rur_w15_stateArgs, 0, 0 },
  { 1, Iclass_wur_w15_args,
    2, Iclass_wur_w15_stateArgs, 0, 0 },
  { 1, Iclass_rur_mya_args,
    2, Iclass_rur_mya_stateArgs, 0, 0 },
  { 1, Iclass_wur_mya_args,
    2, Iclass_wur_mya_stateArgs, 0, 0 },
  { 1, Iclass_rur_myb_args,
    2, Iclass_rur_myb_stateArgs, 0, 0 },
  { 1, Iclass_wur_myb_args,
    2, Iclass_wur_myb_stateArgs, 0, 0 },
  { 1, Iclass_rur_myc_args,
    2, Iclass_rur_myc_stateArgs, 0, 0 },
  { 1, Iclass_wur_myc_args,
    2, Iclass_wur_myc_stateArgs, 0, 0 },
  { 1, Iclass_rur_myd_args,
    2, Iclass_rur_myd_stateArgs, 0, 0 },
  { 1, Iclass_wur_myd_args,
    2, Iclass_wur_myd_stateArgs, 0, 0 },
  { 1, Iclass_rur_mye_args,
    2, Iclass_rur_mye_stateArgs, 0, 0 },
  { 1, Iclass_wur_mye_args,
    2, Iclass_wur_mye_stateArgs, 0, 0 },
  { 1, Iclass_rur_msb_offset_args,
    1, Iclass_rur_msb_offset_stateArgs, 0, 0 },
  { 1, Iclass_wur_msb_offset_args,
    1, Iclass_wur_msb_offset_stateArgs, 0, 0 },
  { 1, Iclass_rur_sem_req_out_args,
    2, Iclass_rur_sem_req_out_stateArgs, 0, 0 },
  { 1, Iclass_wur_sem_req_out_args,
    2, Iclass_wur_sem_req_out_stateArgs, 0, 0 },
  { 1, Iclass_rur_sem_soft_reset_args,
    2, Iclass_rur_sem_soft_reset_stateArgs, 0, 0 },
  { 1, Iclass_wur_sem_soft_reset_args,
    2, Iclass_wur_sem_soft_reset_stateArgs, 0, 0 },
  { 1, Iclass_rur_accum_0_args,
    2, Iclass_rur_accum_0_stateArgs, 0, 0 },
  { 1, Iclass_wur_accum_0_args,
    2, Iclass_wur_accum_0_stateArgs, 0, 0 },
  { 1, Iclass_rur_accum_1_args,
    2, Iclass_rur_accum_1_stateArgs, 0, 0 },
  { 1, Iclass_wur_accum_1_args,
    2, Iclass_wur_accum_1_stateArgs, 0, 0 },
  { 1, Iclass_rur_result_0_args,
    2, Iclass_rur_result_0_stateArgs, 0, 0 },
  { 1, Iclass_wur_result_0_args,
    2, Iclass_wur_result_0_stateArgs, 0, 0 },
  { 1, Iclass_rur_result_1_args,
    2, Iclass_rur_result_1_stateArgs, 0, 0 },
  { 1, Iclass_wur_result_1_args,
    2, Iclass_wur_result_1_stateArgs, 0, 0 },
  { 1, Iclass_rur_tob0_ptr_args,
    2, Iclass_rur_tob0_ptr_stateArgs, 0, 0 },
  { 1, Iclass_wur_tob0_ptr_args,
    2, Iclass_wur_tob0_ptr_stateArgs, 0, 0 },
  { 1, Iclass_rur_tob1_ptr_args,
    2, Iclass_rur_tob1_ptr_stateArgs, 0, 0 },
  { 1, Iclass_wur_tob1_ptr_args,
    2, Iclass_wur_tob1_ptr_stateArgs, 0, 0 },
  { 1, Iclass_rur_tob2_ptr_args,
    2, Iclass_rur_tob2_ptr_stateArgs, 0, 0 },
  { 1, Iclass_wur_tob2_ptr_args,
    2, Iclass_wur_tob2_ptr_stateArgs, 0, 0 },
  { 1, Iclass_rur_tob3_ptr_args,
    2, Iclass_rur_tob3_ptr_stateArgs, 0, 0 },
  { 1, Iclass_wur_tob3_ptr_args,
    2, Iclass_wur_tob3_ptr_stateArgs, 0, 0 },
  { 1, Iclass_rur_tob4_ptr_args,
    2, Iclass_rur_tob4_ptr_stateArgs, 0, 0 },
  { 1, Iclass_wur_tob4_ptr_args,
    2, Iclass_wur_tob4_ptr_stateArgs, 0, 0 },
  { 1, Iclass_rur_dst_rib_t2_ptr_args,
    1, Iclass_rur_dst_rib_t2_ptr_stateArgs, 0, 0 },
  { 1, Iclass_wur_dst_rib_t2_ptr_args,
    1, Iclass_wur_dst_rib_t2_ptr_stateArgs, 0, 0 },
  { 1, Iclass_rur_src_rib_t2_ptr_args,
    1, Iclass_rur_src_rib_t2_ptr_stateArgs, 0, 0 },
  { 1, Iclass_wur_src_rib_t2_ptr_args,
    1, Iclass_wur_src_rib_t2_ptr_stateArgs, 0, 0 },
  { 1, Iclass_rur_field_val0_args,
    2, Iclass_rur_field_val0_stateArgs, 0, 0 },
  { 1, Iclass_wur_field_val0_args,
    2, Iclass_wur_field_val0_stateArgs, 0, 0 },
  { 1, Iclass_rur_field_val1_args,
    2, Iclass_rur_field_val1_stateArgs, 0, 0 },
  { 1, Iclass_wur_field_val1_args,
    2, Iclass_wur_field_val1_stateArgs, 0, 0 },
  { 1, Iclass_rur_field_val2_args,
    2, Iclass_rur_field_val2_stateArgs, 0, 0 },
  { 1, Iclass_wur_field_val2_args,
    2, Iclass_wur_field_val2_stateArgs, 0, 0 },
  { 1, Iclass_rur_field_val3_args,
    2, Iclass_rur_field_val3_stateArgs, 0, 0 },
  { 1, Iclass_wur_field_val3_args,
    2, Iclass_wur_field_val3_stateArgs, 0, 0 },
  { 1, Iclass_rur_field_val4_args,
    2, Iclass_rur_field_val4_stateArgs, 0, 0 },
  { 1, Iclass_wur_field_val4_args,
    2, Iclass_wur_field_val4_stateArgs, 0, 0 },
  { 1, Iclass_rur_field_index_args,
    2, Iclass_rur_field_index_stateArgs, 0, 0 },
  { 1, Iclass_wur_field_index_args,
    2, Iclass_wur_field_index_stateArgs, 0, 0 },
  { 1, Iclass_rur_ss_args,
    2, Iclass_rur_ss_stateArgs, 0, 0 },
  { 1, Iclass_wur_ss_args,
    2, Iclass_wur_ss_stateArgs, 0, 0 }
};

enum xtensa_iclass_id {
  ICLASS_xt_iclass_excw,
  ICLASS_xt_iclass_rfe,
  ICLASS_xt_iclass_rfde,
  ICLASS_xt_iclass_syscall,
  ICLASS_xt_iclass_call12,
  ICLASS_xt_iclass_call8,
  ICLASS_xt_iclass_call4,
  ICLASS_xt_iclass_callx12,
  ICLASS_xt_iclass_callx8,
  ICLASS_xt_iclass_callx4,
  ICLASS_xt_iclass_entry,
  ICLASS_xt_iclass_movsp,
  ICLASS_xt_iclass_rotw,
  ICLASS_xt_iclass_retw,
  ICLASS_xt_iclass_rfwou,
  ICLASS_xt_iclass_l32e,
  ICLASS_xt_iclass_s32e,
  ICLASS_xt_iclass_rsr_windowbase,
  ICLASS_xt_iclass_wsr_windowbase,
  ICLASS_xt_iclass_xsr_windowbase,
  ICLASS_xt_iclass_rsr_windowstart,
  ICLASS_xt_iclass_wsr_windowstart,
  ICLASS_xt_iclass_xsr_windowstart,
  ICLASS_xt_iclass_add_n,
  ICLASS_xt_iclass_addi_n,
  ICLASS_xt_iclass_bz6,
  ICLASS_xt_iclass_ill_n,
  ICLASS_xt_iclass_loadi4,
  ICLASS_xt_iclass_mov_n,
  ICLASS_xt_iclass_movi_n,
  ICLASS_xt_iclass_nopn,
  ICLASS_xt_iclass_retn,
  ICLASS_xt_iclass_storei4,
  ICLASS_rur_threadptr,
  ICLASS_wur_threadptr,
  ICLASS_xt_iclass_addi,
  ICLASS_xt_iclass_addmi,
  ICLASS_xt_iclass_addsub,
  ICLASS_xt_iclass_bit,
  ICLASS_xt_iclass_bsi8,
  ICLASS_xt_iclass_bsi8b,
  ICLASS_xt_iclass_bsi8u,
  ICLASS_xt_iclass_bst8,
  ICLASS_xt_iclass_bsz12,
  ICLASS_xt_iclass_call0,
  ICLASS_xt_iclass_callx0,
  ICLASS_xt_iclass_exti,
  ICLASS_xt_iclass_ill,
  ICLASS_xt_iclass_jump,
  ICLASS_xt_iclass_jumpx,
  ICLASS_xt_iclass_l16ui,
  ICLASS_xt_iclass_l16si,
  ICLASS_xt_iclass_l32i,
  ICLASS_xt_iclass_l32r,
  ICLASS_xt_iclass_l8i,
  ICLASS_xt_iclass_loop,
  ICLASS_xt_iclass_loopz,
  ICLASS_xt_iclass_movi,
  ICLASS_xt_iclass_movz,
  ICLASS_xt_iclass_neg,
  ICLASS_xt_iclass_nop,
  ICLASS_xt_iclass_return,
  ICLASS_xt_iclass_simcall,
  ICLASS_xt_iclass_s16i,
  ICLASS_xt_iclass_s32i,
  ICLASS_xt_iclass_s8i,
  ICLASS_xt_iclass_sar,
  ICLASS_xt_iclass_sari,
  ICLASS_xt_iclass_shifts,
  ICLASS_xt_iclass_shiftst,
  ICLASS_xt_iclass_shiftt,
  ICLASS_xt_iclass_slli,
  ICLASS_xt_iclass_srai,
  ICLASS_xt_iclass_srli,
  ICLASS_xt_iclass_memw,
  ICLASS_xt_iclass_extw,
  ICLASS_xt_iclass_isync,
  ICLASS_xt_iclass_sync,
  ICLASS_xt_iclass_rsil,
  ICLASS_xt_iclass_rsr_lend,
  ICLASS_xt_iclass_wsr_lend,
  ICLASS_xt_iclass_xsr_lend,
  ICLASS_xt_iclass_rsr_lcount,
  ICLASS_xt_iclass_wsr_lcount,
  ICLASS_xt_iclass_xsr_lcount,
  ICLASS_xt_iclass_rsr_lbeg,
  ICLASS_xt_iclass_wsr_lbeg,
  ICLASS_xt_iclass_xsr_lbeg,
  ICLASS_xt_iclass_rsr_sar,
  ICLASS_xt_iclass_wsr_sar,
  ICLASS_xt_iclass_xsr_sar,
  ICLASS_xt_iclass_rsr_litbase,
  ICLASS_xt_iclass_wsr_litbase,
  ICLASS_xt_iclass_xsr_litbase,
  ICLASS_xt_iclass_rsr_configid0,
  ICLASS_xt_iclass_wsr_configid0,
  ICLASS_xt_iclass_rsr_configid1,
  ICLASS_xt_iclass_rsr_ps,
  ICLASS_xt_iclass_wsr_ps,
  ICLASS_xt_iclass_xsr_ps,
  ICLASS_xt_iclass_rsr_epc1,
  ICLASS_xt_iclass_wsr_epc1,
  ICLASS_xt_iclass_xsr_epc1,
  ICLASS_xt_iclass_rsr_excsave1,
  ICLASS_xt_iclass_wsr_excsave1,
  ICLASS_xt_iclass_xsr_excsave1,
  ICLASS_xt_iclass_rsr_epc2,
  ICLASS_xt_iclass_wsr_epc2,
  ICLASS_xt_iclass_xsr_epc2,
  ICLASS_xt_iclass_rsr_excsave2,
  ICLASS_xt_iclass_wsr_excsave2,
  ICLASS_xt_iclass_xsr_excsave2,
  ICLASS_xt_iclass_rsr_epc3,
  ICLASS_xt_iclass_wsr_epc3,
  ICLASS_xt_iclass_xsr_epc3,
  ICLASS_xt_iclass_rsr_excsave3,
  ICLASS_xt_iclass_wsr_excsave3,
  ICLASS_xt_iclass_xsr_excsave3,
  ICLASS_xt_iclass_rsr_epc4,
  ICLASS_xt_iclass_wsr_epc4,
  ICLASS_xt_iclass_xsr_epc4,
  ICLASS_xt_iclass_rsr_excsave4,
  ICLASS_xt_iclass_wsr_excsave4,
  ICLASS_xt_iclass_xsr_excsave4,
  ICLASS_xt_iclass_rsr_epc5,
  ICLASS_xt_iclass_wsr_epc5,
  ICLASS_xt_iclass_xsr_epc5,
  ICLASS_xt_iclass_rsr_excsave5,
  ICLASS_xt_iclass_wsr_excsave5,
  ICLASS_xt_iclass_xsr_excsave5,
  ICLASS_xt_iclass_rsr_epc6,
  ICLASS_xt_iclass_wsr_epc6,
  ICLASS_xt_iclass_xsr_epc6,
  ICLASS_xt_iclass_rsr_excsave6,
  ICLASS_xt_iclass_wsr_excsave6,
  ICLASS_xt_iclass_xsr_excsave6,
  ICLASS_xt_iclass_rsr_epc7,
  ICLASS_xt_iclass_wsr_epc7,
  ICLASS_xt_iclass_xsr_epc7,
  ICLASS_xt_iclass_rsr_excsave7,
  ICLASS_xt_iclass_wsr_excsave7,
  ICLASS_xt_iclass_xsr_excsave7,
  ICLASS_xt_iclass_rsr_eps2,
  ICLASS_xt_iclass_wsr_eps2,
  ICLASS_xt_iclass_xsr_eps2,
  ICLASS_xt_iclass_rsr_eps3,
  ICLASS_xt_iclass_wsr_eps3,
  ICLASS_xt_iclass_xsr_eps3,
  ICLASS_xt_iclass_rsr_eps4,
  ICLASS_xt_iclass_wsr_eps4,
  ICLASS_xt_iclass_xsr_eps4,
  ICLASS_xt_iclass_rsr_eps5,
  ICLASS_xt_iclass_wsr_eps5,
  ICLASS_xt_iclass_xsr_eps5,
  ICLASS_xt_iclass_rsr_eps6,
  ICLASS_xt_iclass_wsr_eps6,
  ICLASS_xt_iclass_xsr_eps6,
  ICLASS_xt_iclass_rsr_eps7,
  ICLASS_xt_iclass_wsr_eps7,
  ICLASS_xt_iclass_xsr_eps7,
  ICLASS_xt_iclass_rsr_excvaddr,
  ICLASS_xt_iclass_wsr_excvaddr,
  ICLASS_xt_iclass_xsr_excvaddr,
  ICLASS_xt_iclass_rsr_depc,
  ICLASS_xt_iclass_wsr_depc,
  ICLASS_xt_iclass_xsr_depc,
  ICLASS_xt_iclass_rsr_exccause,
  ICLASS_xt_iclass_wsr_exccause,
  ICLASS_xt_iclass_xsr_exccause,
  ICLASS_xt_iclass_rsr_misc0,
  ICLASS_xt_iclass_wsr_misc0,
  ICLASS_xt_iclass_xsr_misc0,
  ICLASS_xt_iclass_rsr_misc1,
  ICLASS_xt_iclass_wsr_misc1,
  ICLASS_xt_iclass_xsr_misc1,
  ICLASS_xt_iclass_rsr_misc2,
  ICLASS_xt_iclass_wsr_misc2,
  ICLASS_xt_iclass_xsr_misc2,
  ICLASS_xt_iclass_rsr_misc3,
  ICLASS_xt_iclass_wsr_misc3,
  ICLASS_xt_iclass_xsr_misc3,
  ICLASS_xt_iclass_rsr_prid,
  ICLASS_xt_iclass_rsr_vecbase,
  ICLASS_xt_iclass_wsr_vecbase,
  ICLASS_xt_iclass_xsr_vecbase,
  ICLASS_xt_mul16,
  ICLASS_xt_mul32,
  ICLASS_xt_iclass_mac16_aa,
  ICLASS_xt_iclass_mac16_ad,
  ICLASS_xt_iclass_mac16_da,
  ICLASS_xt_iclass_mac16_dd,
  ICLASS_xt_iclass_mac16a_aa,
  ICLASS_xt_iclass_mac16a_ad,
  ICLASS_xt_iclass_mac16a_da,
  ICLASS_xt_iclass_mac16a_dd,
  ICLASS_xt_iclass_mac16al_da,
  ICLASS_xt_iclass_mac16al_dd,
  ICLASS_xt_iclass_mac16_l,
  ICLASS_xt_iclass_rsr_m0,
  ICLASS_xt_iclass_wsr_m0,
  ICLASS_xt_iclass_xsr_m0,
  ICLASS_xt_iclass_rsr_m1,
  ICLASS_xt_iclass_wsr_m1,
  ICLASS_xt_iclass_xsr_m1,
  ICLASS_xt_iclass_rsr_m2,
  ICLASS_xt_iclass_wsr_m2,
  ICLASS_xt_iclass_xsr_m2,
  ICLASS_xt_iclass_rsr_m3,
  ICLASS_xt_iclass_wsr_m3,
  ICLASS_xt_iclass_xsr_m3,
  ICLASS_xt_iclass_rsr_acclo,
  ICLASS_xt_iclass_wsr_acclo,
  ICLASS_xt_iclass_xsr_acclo,
  ICLASS_xt_iclass_rsr_acchi,
  ICLASS_xt_iclass_wsr_acchi,
  ICLASS_xt_iclass_xsr_acchi,
  ICLASS_xt_iclass_rfi,
  ICLASS_xt_iclass_wait,
  ICLASS_xt_iclass_rsr_interrupt,
  ICLASS_xt_iclass_wsr_intset,
  ICLASS_xt_iclass_wsr_intclear,
  ICLASS_xt_iclass_rsr_intenable,
  ICLASS_xt_iclass_wsr_intenable,
  ICLASS_xt_iclass_xsr_intenable,
  ICLASS_xt_iclass_break,
  ICLASS_xt_iclass_break_n,
  ICLASS_xt_iclass_rsr_dbreaka0,
  ICLASS_xt_iclass_wsr_dbreaka0,
  ICLASS_xt_iclass_xsr_dbreaka0,
  ICLASS_xt_iclass_rsr_dbreakc0,
  ICLASS_xt_iclass_wsr_dbreakc0,
  ICLASS_xt_iclass_xsr_dbreakc0,
  ICLASS_xt_iclass_rsr_dbreaka1,
  ICLASS_xt_iclass_wsr_dbreaka1,
  ICLASS_xt_iclass_xsr_dbreaka1,
  ICLASS_xt_iclass_rsr_dbreakc1,
  ICLASS_xt_iclass_wsr_dbreakc1,
  ICLASS_xt_iclass_xsr_dbreakc1,
  ICLASS_xt_iclass_rsr_ibreaka0,
  ICLASS_xt_iclass_wsr_ibreaka0,
  ICLASS_xt_iclass_xsr_ibreaka0,
  ICLASS_xt_iclass_rsr_ibreaka1,
  ICLASS_xt_iclass_wsr_ibreaka1,
  ICLASS_xt_iclass_xsr_ibreaka1,
  ICLASS_xt_iclass_rsr_ibreakenable,
  ICLASS_xt_iclass_wsr_ibreakenable,
  ICLASS_xt_iclass_xsr_ibreakenable,
  ICLASS_xt_iclass_rsr_debugcause,
  ICLASS_xt_iclass_wsr_debugcause,
  ICLASS_xt_iclass_xsr_debugcause,
  ICLASS_xt_iclass_rsr_icount,
  ICLASS_xt_iclass_wsr_icount,
  ICLASS_xt_iclass_xsr_icount,
  ICLASS_xt_iclass_rsr_icountlevel,
  ICLASS_xt_iclass_wsr_icountlevel,
  ICLASS_xt_iclass_xsr_icountlevel,
  ICLASS_xt_iclass_rsr_ddr,
  ICLASS_xt_iclass_wsr_ddr,
  ICLASS_xt_iclass_xsr_ddr,
  ICLASS_xt_iclass_rfdo,
  ICLASS_xt_iclass_rfdd,
  ICLASS_xt_iclass_wsr_mmid,
  ICLASS_xt_iclass_bbool1,
  ICLASS_xt_iclass_bbool4,
  ICLASS_xt_iclass_bbool8,
  ICLASS_xt_iclass_bbranch,
  ICLASS_xt_iclass_bmove,
  ICLASS_xt_iclass_RSR_BR,
  ICLASS_xt_iclass_WSR_BR,
  ICLASS_xt_iclass_XSR_BR,
  ICLASS_xt_iclass_rsr_ccount,
  ICLASS_xt_iclass_wsr_ccount,
  ICLASS_xt_iclass_xsr_ccount,
  ICLASS_xt_iclass_rsr_ccompare0,
  ICLASS_xt_iclass_wsr_ccompare0,
  ICLASS_xt_iclass_xsr_ccompare0,
  ICLASS_xt_iclass_rsr_ccompare1,
  ICLASS_xt_iclass_wsr_ccompare1,
  ICLASS_xt_iclass_xsr_ccompare1,
  ICLASS_xt_iclass_rsr_ccompare2,
  ICLASS_xt_iclass_wsr_ccompare2,
  ICLASS_xt_iclass_xsr_ccompare2,
  ICLASS_xt_iclass_icache,
  ICLASS_xt_iclass_icache_inv,
  ICLASS_xt_iclass_licx,
  ICLASS_xt_iclass_sicx,
  ICLASS_xt_iclass_dcache,
  ICLASS_xt_iclass_dcache_ind,
  ICLASS_xt_iclass_dcache_inv,
  ICLASS_xt_iclass_dpf,
  ICLASS_xt_iclass_sdct,
  ICLASS_xt_iclass_ldct,
  ICLASS_xt_iclass_wsr_ptevaddr,
  ICLASS_xt_iclass_rsr_ptevaddr,
  ICLASS_xt_iclass_xsr_ptevaddr,
  ICLASS_xt_iclass_rsr_rasid,
  ICLASS_xt_iclass_wsr_rasid,
  ICLASS_xt_iclass_xsr_rasid,
  ICLASS_xt_iclass_rsr_itlbcfg,
  ICLASS_xt_iclass_wsr_itlbcfg,
  ICLASS_xt_iclass_xsr_itlbcfg,
  ICLASS_xt_iclass_rsr_dtlbcfg,
  ICLASS_xt_iclass_wsr_dtlbcfg,
  ICLASS_xt_iclass_xsr_dtlbcfg,
  ICLASS_xt_iclass_idtlb,
  ICLASS_xt_iclass_rdtlb,
  ICLASS_xt_iclass_wdtlb,
  ICLASS_xt_iclass_iitlb,
  ICLASS_xt_iclass_ritlb,
  ICLASS_xt_iclass_witlb,
  ICLASS_xt_iclass_ldpte,
  ICLASS_xt_iclass_hwwitlba,
  ICLASS_xt_iclass_hwwdtlba,
  ICLASS_xt_iclass_rsr_cpenable,
  ICLASS_xt_iclass_wsr_cpenable,
  ICLASS_xt_iclass_xsr_cpenable,
  ICLASS_xt_iclass_clamp,
  ICLASS_xt_iclass_nsa,
  ICLASS_xt_iclass_sx,
  ICLASS_xt_iclass_l32ai,
  ICLASS_xt_iclass_s32ri,
  ICLASS_xt_iclass_s32c1i,
  ICLASS_xt_iclass_rsr_scompare1,
  ICLASS_xt_iclass_wsr_scompare1,
  ICLASS_xt_iclass_xsr_scompare1,
  ICLASS_xt_iclass_rsr_atomctl,
  ICLASS_xt_iclass_wsr_atomctl,
  ICLASS_xt_iclass_xsr_atomctl,
  ICLASS_xt_iclass_div,
  ICLASS_xt_iclass_rer,
  ICLASS_xt_iclass_wer,
  ICLASS_rur_expstate,
  ICLASS_wur_expstate,
  ICLASS_iclass_READ_IMPWIRE,
  ICLASS_iclass_SETB_EXPSTATE,
  ICLASS_iclass_CLRB_EXPSTATE,
  ICLASS_iclass_WRMSK_EXPSTATE,
  ICLASS_iclass_st_regfile48,
  ICLASS_iclass_ld_regfile48,
  ICLASS_iclass_mv_regfile48,
  ICLASS_iclass_st_regfile32x2,
  ICLASS_iclass_ld_regfile32x2,
  ICLASS_iclass_mv_regfile32x2,
  ICLASS_iclass_issue_stall,
  ICLASS_iclass_remove_stall,
  ICLASS_iclass_stall_all,
  ICLASS_iclass_run_all,
  ICLASS_iclass_generate_int,
  ICLASS_iclass_remove_int,
  ICLASS_iclass_read_int_message,
  ICLASS_iclass_get_interrupting_core_id,
  ICLASS_iclass_write_mintc_reg,
  ICLASS_iclass_read_req_mintc,
  ICLASS_iclass_read_reg_val_mintc,
  ICLASS_iclass_deassert_read_write_mintc,
  ICLASS_iclass_assert_soft_reset_mintc,
  ICLASS_iclass_deassert_soft_reset_mintc,
  ICLASS_iclass_read_mintc_ready,
  ICLASS_iclass_calculate_avg_queue,
  ICLASS_iclass_get_diff_time,
  ICLASS_iclass_CRC16CCITT,
  ICLASS_iclass_CRCinit,
  ICLASS_iclass_CRCcont,
  ICLASS_iclass_SHA1,
  ICLASS_iclass_SHA1_LOAD,
  ICLASS_iclass_WORD_SWAP,
  ICLASS_iclass_HWORD_SWAP,
  ICLASS_iclass_BYTE_SHUFFLE,
  ICLASS_iclass_BITEXTU,
  ICLASS_iclass_BITEXTS,
  ICLASS_iclass_variable_bit_load,
  ICLASS_iclass_variable_bit_and,
  ICLASS_iclass_BITCINS,
  ICLASS_iclass_BITINS,
  ICLASS_iclass_BITEXTU_LONG,
  ICLASS_iclass_BITEXTS_LONG,
  ICLASS_iclass_BITCINS_LONG,
  ICLASS_iclass_BITINS_LONG,
  ICLASS_iclass_LONG_AND,
  ICLASS_iclass_POP,
  ICLASS_iclass_POP_LONG,
  ICLASS_iclass_SET_EQUALS,
  ICLASS_iclass_SET_EQUALS_IMM,
  ICLASS_iclass_SET_NOT_EQUALS,
  ICLASS_iclass_SET_NOT_EQUALS_IMM,
  ICLASS_iclass_BADDU,
  ICLASS_iclass_CLZ,
  ICLASS_iclass_CLO,
  ICLASS_iclass_BSR,
  ICLASS_iclass_BSR_LONG,
  ICLASS_iclass_BSF,
  ICLASS_iclass_BSF_LONG,
  ICLASS_iclass_BITWISE_NOT,
  ICLASS_iclass_ROL,
  ICLASS_iclass_ROR,
  ICLASS_iclass_cond_store,
  ICLASS_iclass_get_index,
  ICLASS_iclass_get_emap,
  ICLASS_iclass_fusion_SLL_OR,
  ICLASS_iclass_fusion_AND_SRL,
  ICLASS_iclass_fusion_ANDI_SRL,
  ICLASS_iclass_fusion_SRL_AND,
  ICLASS_iclass_fusion_SRL_ANDI,
  ICLASS_iclass_fusion_SRL_ANDI16,
  ICLASS_iclass_fusion_ANDI16_SRL,
  ICLASS_iclass_fusion_L32I_ADD,
  ICLASS_iclass_fusion_ADDI_S32I,
  ICLASS_iclass_fusion0_ADDI_S32I,
  ICLASS_iclass_fusion1_ADDI_S32I,
  ICLASS_iclass_fusion_SLLI_SUB,
  ICLASS_iclass_fusion_SLLI_ADD,
  ICLASS_iclass_fusion_SLLI_XOR,
  ICLASS_iclass_sem_acquire,
  ICLASS_iclass_sem_remove_request,
  ICLASS_iclass_sem_release,
  ICLASS_iclass_check_sem,
  ICLASS_iclass_read_sem_req_out,
  ICLASS_iclass_assert_soft_reset_sem,
  ICLASS_iclass_deassert_soft_reset_sem,
  ICLASS_iclass_li32x2,
  ICLASS_iclass_liu32x2,
  ICLASS_iclass_si32x2,
  ICLASS_iclass_siu32x2,
  ICLASS_iclass_zero32x2,
  ICLASS_iclass_inc32x2,
  ICLASS_iclass_dec32x2,
  ICLASS_iclass_add32x2,
  ICLASS_iclass_add32x2_int,
  ICLASS_iclass_sub32x2,
  ICLASS_iclass_sub32x2_int,
  ICLASS_iclass_equals32x2,
  ICLASS_iclass_equals32x2_int,
  ICLASS_iclass_not_equals32x2,
  ICLASS_iclass_not_equals32x2_int,
  ICLASS_iclass_LT32x2,
  ICLASS_iclass_LTE32x2,
  ICLASS_iclass_AND32x2,
  ICLASS_iclass_OR32x2,
  ICLASS_iclass_XOR32x2,
  ICLASS_iclass_li48,
  ICLASS_iclass_liu48,
  ICLASS_iclass_si48,
  ICLASS_iclass_siu48,
  ICLASS_iclass_zero48,
  ICLASS_iclass_equals48,
  ICLASS_iclass_equals48_int,
  ICLASS_iclass_not_equals48,
  ICLASS_iclass_not_equals48_int,
  ICLASS_iclass_MONTGOMERY_MUL_MOD,
  ICLASS_iclass_MADDGF2,
  ICLASS_iclass_MULGF2,
  ICLASS_iclass_zero32x4,
  ICLASS_iclass_cvt16x4ur32x4s,
  ICLASS_iclass_cvt32x4ur16x4s,
  ICLASS_iclass_li32x4,
  ICLASS_iclass_li32x4_16x4,
  ICLASS_iclass_si32x4,
  ICLASS_iclass_si32x4_16x4,
  ICLASS_iclass_mv32x4,
  ICLASS_iclass_li16x4,
  ICLASS_iclass_si16x4,
  ICLASS_iclass_liu32x4,
  ICLASS_iclass_liu32x4_16x4,
  ICLASS_iclass_siu32x4,
  ICLASS_iclass_siu32x4_16x4,
  ICLASS_iclass_liu16x4,
  ICLASS_iclass_siu16x4,
  ICLASS_iclass_radd32x4r32,
  ICLASS_iclass_radd32x4r32_cksum,
  ICLASS_iclass_add32x4,
  ICLASS_iclass_hdr_validation,
  ICLASS_iclass_equals32x4,
  ICLASS_iclass_equals32x4_int,
  ICLASS_iclass_not_equals32x4,
  ICLASS_iclass_not_equals32x4_int,
  ICLASS_iclass_BMP_INTERSECTION0,
  ICLASS_iclass_BMP_INTERSECTION1,
  ICLASS_iclass_LOAD_PKT,
  ICLASS_iclass_GET_EQID,
  ICLASS_iclass_T1_LOOKUP,
  ICLASS_iclass_T2_LOOKUP,
  ICLASS_iclass_INIT,
  ICLASS_iclass_FF,
  ICLASS_iclass_GG,
  ICLASS_iclass_HH,
  ICLASS_iclass_II,
  ICLASS_iclass_MAC_HASH0,
  ICLASS_iclass_MAC_HASH1,
  ICLASS_iclass_MAC_HASH2,
  ICLASS_iclass_MAC_HASH3,
  ICLASS_iclass_IPF_HASH,
  ICLASS_iclass_IPF_HASH_FINAL,
  ICLASS_rur_run_stall,
  ICLASS_wur_run_stall,
  ICLASS_rur_out_interrupt_word,
  ICLASS_wur_out_interrupt_word,
  ICLASS_rur_reg_addr_mintc,
  ICLASS_wur_reg_addr_mintc,
  ICLASS_rur_data_out_mintc,
  ICLASS_wur_data_out_mintc,
  ICLASS_rur_write_mintc,
  ICLASS_wur_write_mintc,
  ICLASS_rur_read_mintc,
  ICLASS_wur_read_mintc,
  ICLASS_rur_programming_mode_mintc,
  ICLASS_wur_programming_mode_mintc,
  ICLASS_rur_soft_reset_mintc,
  ICLASS_wur_soft_reset_mintc,
  ICLASS_rur_weight_red,
  ICLASS_wur_weight_red,
  ICLASS_rur_output_rate,
  ICLASS_wur_output_rate,
  ICLASS_rur_look_up_max_index,
  ICLASS_wur_look_up_max_index,
  ICLASS_rur_crc_s,
  ICLASS_wur_crc_s,
  ICLASS_rur_cnt,
  ICLASS_wur_cnt,
  ICLASS_rur_crc_poly,
  ICLASS_wur_crc_poly,
  ICLASS_rur_crcmode,
  ICLASS_wur_crcmode,
  ICLASS_rur_dcnt,
  ICLASS_wur_dcnt,
  ICLASS_rur_w0,
  ICLASS_wur_w0,
  ICLASS_rur_w1,
  ICLASS_wur_w1,
  ICLASS_rur_w2,
  ICLASS_wur_w2,
  ICLASS_rur_w3,
  ICLASS_wur_w3,
  ICLASS_rur_w4,
  ICLASS_wur_w4,
  ICLASS_rur_w5,
  ICLASS_wur_w5,
  ICLASS_rur_w6,
  ICLASS_wur_w6,
  ICLASS_rur_w7,
  ICLASS_wur_w7,
  ICLASS_rur_w8,
  ICLASS_wur_w8,
  ICLASS_rur_w9,
  ICLASS_wur_w9,
  ICLASS_rur_w10,
  ICLASS_wur_w10,
  ICLASS_rur_w11,
  ICLASS_wur_w11,
  ICLASS_rur_w12,
  ICLASS_wur_w12,
  ICLASS_rur_w13,
  ICLASS_wur_w13,
  ICLASS_rur_w14,
  ICLASS_wur_w14,
  ICLASS_rur_w15,
  ICLASS_wur_w15,
  ICLASS_rur_mya,
  ICLASS_wur_mya,
  ICLASS_rur_myb,
  ICLASS_wur_myb,
  ICLASS_rur_myc,
  ICLASS_wur_myc,
  ICLASS_rur_myd,
  ICLASS_wur_myd,
  ICLASS_rur_mye,
  ICLASS_wur_mye,
  ICLASS_rur_msb_offset,
  ICLASS_wur_msb_offset,
  ICLASS_rur_sem_req_out,
  ICLASS_wur_sem_req_out,
  ICLASS_rur_sem_soft_reset,
  ICLASS_wur_sem_soft_reset,
  ICLASS_rur_accum_0,
  ICLASS_wur_accum_0,
  ICLASS_rur_accum_1,
  ICLASS_wur_accum_1,
  ICLASS_rur_result_0,
  ICLASS_wur_result_0,
  ICLASS_rur_result_1,
  ICLASS_wur_result_1,
  ICLASS_rur_tob0_ptr,
  ICLASS_wur_tob0_ptr,
  ICLASS_rur_tob1_ptr,
  ICLASS_wur_tob1_ptr,
  ICLASS_rur_tob2_ptr,
  ICLASS_wur_tob2_ptr,
  ICLASS_rur_tob3_ptr,
  ICLASS_wur_tob3_ptr,
  ICLASS_rur_tob4_ptr,
  ICLASS_wur_tob4_ptr,
  ICLASS_rur_dst_rib_t2_ptr,
  ICLASS_wur_dst_rib_t2_ptr,
  ICLASS_rur_src_rib_t2_ptr,
  ICLASS_wur_src_rib_t2_ptr,
  ICLASS_rur_field_val0,
  ICLASS_wur_field_val0,
  ICLASS_rur_field_val1,
  ICLASS_wur_field_val1,
  ICLASS_rur_field_val2,
  ICLASS_wur_field_val2,
  ICLASS_rur_field_val3,
  ICLASS_wur_field_val3,
  ICLASS_rur_field_val4,
  ICLASS_wur_field_val4,
  ICLASS_rur_field_index,
  ICLASS_wur_field_index,
  ICLASS_rur_ss,
  ICLASS_wur_ss
};


/*  Opcode encodings.  */

static void
Opcode_excw_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2080;
}

static void
Opcode_rfe_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3000;
}

static void
Opcode_rfde_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3200;
}

static void
Opcode_syscall_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5000;
}

static void
Opcode_call12_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x35;
}

static void
Opcode_call8_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x25;
}

static void
Opcode_call4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x15;
}

static void
Opcode_callx12_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf0;
}

static void
Opcode_callx8_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0;
}

static void
Opcode_callx4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd0;
}

static void
Opcode_entry_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36;
}

static void
Opcode_movsp_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1000;
}

static void
Opcode_rotw_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x408000;
}

static void
Opcode_retw_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90;
}

static void
Opcode_retw_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf01d;
}

static void
Opcode_rfwo_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3400;
}

static void
Opcode_rfwu_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3500;
}

static void
Opcode_l32e_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90000;
}

static void
Opcode_s32e_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x490000;
}

static void
Opcode_rsr_windowbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x34800;
}

static void
Opcode_wsr_windowbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x134800;
}

static void
Opcode_xsr_windowbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x614800;
}

static void
Opcode_rsr_windowstart_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x34900;
}

static void
Opcode_wsr_windowstart_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x134900;
}

static void
Opcode_xsr_windowstart_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x614900;
}

static void
Opcode_add_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa;
}

static void
Opcode_addi_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb;
}

static void
Opcode_beqz_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8c;
}

static void
Opcode_bnez_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xcc;
}

static void
Opcode_ill_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf06d;
}

static void
Opcode_l32i_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8;
}

static void
Opcode_mov_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd;
}

static void
Opcode_mov_n_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10824001;
}

static void
Opcode_mov_n_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x402c02;
}

static void
Opcode_movi_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc;
}

static void
Opcode_nop_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf03d;
}

static void
Opcode_ret_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf00d;
}

static void
Opcode_s32i_n_Slot_inst16a_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9;
}

static void
Opcode_rur_threadptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30e70;
}

static void
Opcode_wur_threadptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf3e700;
}

static void
Opcode_addi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc002;
}

static void
Opcode_addi_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1002;
}

static void
Opcode_addmi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd002;
}

static void
Opcode_addmi_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2002;
}

static void
Opcode_add_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x800000;
}

static void
Opcode_add_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8c0000;
}

static void
Opcode_sub_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc00000;
}

static void
Opcode_sub_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x914000;
}

static void
Opcode_addx2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x900000;
}

static void
Opcode_addx2_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8c4000;
}

static void
Opcode_addx4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa00000;
}

static void
Opcode_addx4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8c8000;
}

static void
Opcode_addx8_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb00000;
}

static void
Opcode_addx8_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8d0000;
}

static void
Opcode_subx2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd00000;
}

static void
Opcode_subx2_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x918000;
}

static void
Opcode_subx4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe00000;
}

static void
Opcode_subx4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x91c000;
}

static void
Opcode_subx8_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf00000;
}

static void
Opcode_subx8_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x924000;
}

static void
Opcode_and_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x100000;
}

static void
Opcode_and_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8e0000;
}

static void
Opcode_or_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x200000;
}

static void
Opcode_or_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x908000;
}

static void
Opcode_xor_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x300000;
}

static void
Opcode_xor_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x928000;
}

static void
Opcode_beqi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x26;
}

static void
Opcode_beqi_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3;
}

static void
Opcode_bnei_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x66;
}

static void
Opcode_bnei_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400003;
}

static void
Opcode_bgei_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe6;
}

static void
Opcode_bgei_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x43;
}

static void
Opcode_blti_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa6;
}

static void
Opcode_blti_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x103;
}

static void
Opcode_bbci_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6007;
}

static void
Opcode_bbci_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2;
}

static void
Opcode_bbsi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe007;
}

static void
Opcode_bbsi_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x802;
}

static void
Opcode_bgeui_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf6;
}

static void
Opcode_bgeui_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x83;
}

static void
Opcode_bltui_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb6;
}

static void
Opcode_bltui_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x203;
}

static void
Opcode_beq_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1007;
}

static void
Opcode_beq_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2402;
}

static void
Opcode_bne_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9007;
}

static void
Opcode_bne_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c02;
}

static void
Opcode_bge_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa007;
}

static void
Opcode_bge_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2802;
}

static void
Opcode_blt_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2007;
}

static void
Opcode_blt_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c02;
}

static void
Opcode_bgeu_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb007;
}

static void
Opcode_bgeu_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3002;
}

static void
Opcode_bltu_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3007;
}

static void
Opcode_bltu_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3402;
}

static void
Opcode_bany_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8007;
}

static void
Opcode_bany_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1402;
}

static void
Opcode_bnone_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7;
}

static void
Opcode_bnone_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400402;
}

static void
Opcode_ball_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4007;
}

static void
Opcode_ball_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400002;
}

static void
Opcode_bnall_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc007;
}

static void
Opcode_bnall_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3802;
}

static void
Opcode_bbc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5007;
}

static void
Opcode_bbc_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1802;
}

static void
Opcode_bbs_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd007;
}

static void
Opcode_bbs_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c02;
}

static void
Opcode_beqz_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x16;
}

static void
Opcode_beqz_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x700001;
}

static void
Opcode_bnez_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x56;
}

static void
Opcode_bnez_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7c0001;
}

static void
Opcode_bgez_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd6;
}

static void
Opcode_bgez_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x740001;
}

static void
Opcode_bltz_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x96;
}

static void
Opcode_bltz_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x780001;
}

static void
Opcode_call0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5;
}

static void
Opcode_callx0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc0;
}

static void
Opcode_extui_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40000;
}

static void
Opcode_ill_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0;
}

static void
Opcode_j_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6;
}

static void
Opcode_jx_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0;
}

static void
Opcode_l16ui_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1002;
}

static void
Opcode_l16ui_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x401002;
}

static void
Opcode_l16si_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9002;
}

static void
Opcode_l16si_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400802;
}

static void
Opcode_l32i_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2002;
}

static void
Opcode_l32i_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x402002;
}

static void
Opcode_l32r_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1;
}

static void
Opcode_l32r_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1;
}

static void
Opcode_l8ui_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2;
}

static void
Opcode_l8ui_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400c02;
}

static void
Opcode_loop_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8076;
}

static void
Opcode_loopnez_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9076;
}

static void
Opcode_loopgtz_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa076;
}

static void
Opcode_movi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa002;
}

static void
Opcode_movi_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10040001;
}

static void
Opcode_movi_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x800000;
}

static void
Opcode_moveqz_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x830000;
}

static void
Opcode_moveqz_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8d8000;
}

static void
Opcode_movnez_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x930000;
}

static void
Opcode_movnez_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8f0000;
}

static void
Opcode_movltz_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa30000;
}

static void
Opcode_movltz_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8e8000;
}

static void
Opcode_movgez_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb30000;
}

static void
Opcode_movgez_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8e4000;
}

static void
Opcode_neg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600000;
}

static void
Opcode_neg_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x84402c;
}

static void
Opcode_abs_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600100;
}

static void
Opcode_abs_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x84002c;
}

static void
Opcode_nop_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20f0;
}

static void
Opcode_nop_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10120021;
}

static void
Opcode_nop_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x422442;
}

static void
Opcode_ret_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80;
}

static void
Opcode_simcall_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5100;
}

static void
Opcode_s16i_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5002;
}

static void
Opcode_s16i_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x401402;
}

static void
Opcode_s32i_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6002;
}

static void
Opcode_s32i_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x401802;
}

static void
Opcode_s8i_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4002;
}

static void
Opcode_s8i_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x401c02;
}

static void
Opcode_ssr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400000;
}

static void
Opcode_ssr_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40a442;
}

static void
Opcode_ssl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x401000;
}

static void
Opcode_ssl_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x406442;
}

static void
Opcode_ssa8l_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x402000;
}

static void
Opcode_ssa8l_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x402442;
}

static void
Opcode_ssa8b_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x403000;
}

static void
Opcode_ssa8b_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x402502;
}

static void
Opcode_ssai_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x404000;
}

static void
Opcode_ssai_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x402482;
}

static void
Opcode_sll_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa10000;
}

static void
Opcode_sll_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc3;
}

static void
Opcode_src_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x810000;
}

static void
Opcode_src_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x980000;
}

static void
Opcode_srl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x910000;
}

static void
Opcode_srl_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x85002c;
}

static void
Opcode_sra_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb10000;
}

static void
Opcode_sra_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x84802c;
}

static void
Opcode_slli_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000;
}

static void
Opcode_slli_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x900000;
}

static void
Opcode_srai_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x210000;
}

static void
Opcode_srai_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa00000;
}

static void
Opcode_srli_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x410000;
}

static void
Opcode_srli_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90c000;
}

static void
Opcode_memw_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20c0;
}

static void
Opcode_extw_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20d0;
}

static void
Opcode_isync_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2000;
}

static void
Opcode_rsync_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2010;
}

static void
Opcode_esync_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2020;
}

static void
Opcode_dsync_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2030;
}

static void
Opcode_rsil_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6000;
}

static void
Opcode_rsr_lend_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30100;
}

static void
Opcode_wsr_lend_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x130100;
}

static void
Opcode_xsr_lend_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x610100;
}

static void
Opcode_rsr_lcount_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30200;
}

static void
Opcode_wsr_lcount_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x130200;
}

static void
Opcode_xsr_lcount_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x610200;
}

static void
Opcode_rsr_lbeg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30000;
}

static void
Opcode_wsr_lbeg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x130000;
}

static void
Opcode_xsr_lbeg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x610000;
}

static void
Opcode_rsr_sar_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30300;
}

static void
Opcode_wsr_sar_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x130300;
}

static void
Opcode_xsr_sar_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x610300;
}

static void
Opcode_rsr_litbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30500;
}

static void
Opcode_wsr_litbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x130500;
}

static void
Opcode_xsr_litbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x610500;
}

static void
Opcode_rsr_configid0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3b000;
}

static void
Opcode_wsr_configid0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13b000;
}

static void
Opcode_rsr_configid1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d000;
}

static void
Opcode_rsr_ps_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e600;
}

static void
Opcode_wsr_ps_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13e600;
}

static void
Opcode_xsr_ps_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61e600;
}

static void
Opcode_rsr_epc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3b100;
}

static void
Opcode_wsr_epc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13b100;
}

static void
Opcode_xsr_epc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61b100;
}

static void
Opcode_rsr_excsave1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d100;
}

static void
Opcode_wsr_excsave1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13d100;
}

static void
Opcode_xsr_excsave1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61d100;
}

static void
Opcode_rsr_epc2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3b200;
}

static void
Opcode_wsr_epc2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13b200;
}

static void
Opcode_xsr_epc2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61b200;
}

static void
Opcode_rsr_excsave2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d200;
}

static void
Opcode_wsr_excsave2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13d200;
}

static void
Opcode_xsr_excsave2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61d200;
}

static void
Opcode_rsr_epc3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3b300;
}

static void
Opcode_wsr_epc3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13b300;
}

static void
Opcode_xsr_epc3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61b300;
}

static void
Opcode_rsr_excsave3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d300;
}

static void
Opcode_wsr_excsave3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13d300;
}

static void
Opcode_xsr_excsave3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61d300;
}

static void
Opcode_rsr_epc4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3b400;
}

static void
Opcode_wsr_epc4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13b400;
}

static void
Opcode_xsr_epc4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61b400;
}

static void
Opcode_rsr_excsave4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d400;
}

static void
Opcode_wsr_excsave4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13d400;
}

static void
Opcode_xsr_excsave4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61d400;
}

static void
Opcode_rsr_epc5_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3b500;
}

static void
Opcode_wsr_epc5_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13b500;
}

static void
Opcode_xsr_epc5_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61b500;
}

static void
Opcode_rsr_excsave5_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d500;
}

static void
Opcode_wsr_excsave5_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13d500;
}

static void
Opcode_xsr_excsave5_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61d500;
}

static void
Opcode_rsr_epc6_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3b600;
}

static void
Opcode_wsr_epc6_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13b600;
}

static void
Opcode_xsr_epc6_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61b600;
}

static void
Opcode_rsr_excsave6_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d600;
}

static void
Opcode_wsr_excsave6_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13d600;
}

static void
Opcode_xsr_excsave6_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61d600;
}

static void
Opcode_rsr_epc7_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3b700;
}

static void
Opcode_wsr_epc7_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13b700;
}

static void
Opcode_xsr_epc7_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61b700;
}

static void
Opcode_rsr_excsave7_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d700;
}

static void
Opcode_wsr_excsave7_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13d700;
}

static void
Opcode_xsr_excsave7_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61d700;
}

static void
Opcode_rsr_eps2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c200;
}

static void
Opcode_wsr_eps2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13c200;
}

static void
Opcode_xsr_eps2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61c200;
}

static void
Opcode_rsr_eps3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c300;
}

static void
Opcode_wsr_eps3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13c300;
}

static void
Opcode_xsr_eps3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61c300;
}

static void
Opcode_rsr_eps4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c400;
}

static void
Opcode_wsr_eps4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13c400;
}

static void
Opcode_xsr_eps4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61c400;
}

static void
Opcode_rsr_eps5_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c500;
}

static void
Opcode_wsr_eps5_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13c500;
}

static void
Opcode_xsr_eps5_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61c500;
}

static void
Opcode_rsr_eps6_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c600;
}

static void
Opcode_wsr_eps6_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13c600;
}

static void
Opcode_xsr_eps6_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61c600;
}

static void
Opcode_rsr_eps7_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c700;
}

static void
Opcode_wsr_eps7_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13c700;
}

static void
Opcode_xsr_eps7_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61c700;
}

static void
Opcode_rsr_excvaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3ee00;
}

static void
Opcode_wsr_excvaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13ee00;
}

static void
Opcode_xsr_excvaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61ee00;
}

static void
Opcode_rsr_depc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c000;
}

static void
Opcode_wsr_depc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13c000;
}

static void
Opcode_xsr_depc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61c000;
}

static void
Opcode_rsr_exccause_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e800;
}

static void
Opcode_wsr_exccause_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13e800;
}

static void
Opcode_xsr_exccause_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61e800;
}

static void
Opcode_rsr_misc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3f400;
}

static void
Opcode_wsr_misc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13f400;
}

static void
Opcode_xsr_misc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61f400;
}

static void
Opcode_rsr_misc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3f500;
}

static void
Opcode_wsr_misc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13f500;
}

static void
Opcode_xsr_misc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61f500;
}

static void
Opcode_rsr_misc2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3f600;
}

static void
Opcode_wsr_misc2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13f600;
}

static void
Opcode_xsr_misc2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61f600;
}

static void
Opcode_rsr_misc3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3f700;
}

static void
Opcode_wsr_misc3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13f700;
}

static void
Opcode_xsr_misc3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61f700;
}

static void
Opcode_rsr_prid_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3eb00;
}

static void
Opcode_rsr_vecbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e700;
}

static void
Opcode_wsr_vecbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13e700;
}

static void
Opcode_xsr_vecbase_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61e700;
}

static void
Opcode_mul16u_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc10000;
}

static void
Opcode_mul16u_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8f8000;
}

static void
Opcode_mul16s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd10000;
}

static void
Opcode_mul16s_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8f4000;
}

static void
Opcode_mull_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x820000;
}

static void
Opcode_mull_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8fc000;
}

static void
Opcode_mul_aa_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x740004;
}

static void
Opcode_mul_aa_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x750004;
}

static void
Opcode_mul_aa_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x760004;
}

static void
Opcode_mul_aa_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x770004;
}

static void
Opcode_umul_aa_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x700004;
}

static void
Opcode_umul_aa_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x710004;
}

static void
Opcode_umul_aa_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x720004;
}

static void
Opcode_umul_aa_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x730004;
}

static void
Opcode_mul_ad_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x340004;
}

static void
Opcode_mul_ad_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x350004;
}

static void
Opcode_mul_ad_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x360004;
}

static void
Opcode_mul_ad_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x370004;
}

static void
Opcode_mul_da_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x640004;
}

static void
Opcode_mul_da_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x650004;
}

static void
Opcode_mul_da_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x660004;
}

static void
Opcode_mul_da_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x670004;
}

static void
Opcode_mul_dd_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x240004;
}

static void
Opcode_mul_dd_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x250004;
}

static void
Opcode_mul_dd_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x260004;
}

static void
Opcode_mul_dd_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x270004;
}

static void
Opcode_mula_aa_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x780004;
}

static void
Opcode_mula_aa_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x790004;
}

static void
Opcode_mula_aa_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7a0004;
}

static void
Opcode_mula_aa_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7b0004;
}

static void
Opcode_muls_aa_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7c0004;
}

static void
Opcode_muls_aa_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7d0004;
}

static void
Opcode_muls_aa_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7e0004;
}

static void
Opcode_muls_aa_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7f0004;
}

static void
Opcode_mula_ad_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x380004;
}

static void
Opcode_mula_ad_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x390004;
}

static void
Opcode_mula_ad_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3a0004;
}

static void
Opcode_mula_ad_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3b0004;
}

static void
Opcode_muls_ad_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3c0004;
}

static void
Opcode_muls_ad_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3d0004;
}

static void
Opcode_muls_ad_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e0004;
}

static void
Opcode_muls_ad_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3f0004;
}

static void
Opcode_mula_da_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x680004;
}

static void
Opcode_mula_da_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x690004;
}

static void
Opcode_mula_da_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6a0004;
}

static void
Opcode_mula_da_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6b0004;
}

static void
Opcode_muls_da_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6c0004;
}

static void
Opcode_muls_da_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6d0004;
}

static void
Opcode_muls_da_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6e0004;
}

static void
Opcode_muls_da_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6f0004;
}

static void
Opcode_mula_dd_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x280004;
}

static void
Opcode_mula_dd_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x290004;
}

static void
Opcode_mula_dd_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2a0004;
}

static void
Opcode_mula_dd_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2b0004;
}

static void
Opcode_muls_dd_ll_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2c0004;
}

static void
Opcode_muls_dd_hl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2d0004;
}

static void
Opcode_muls_dd_lh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2e0004;
}

static void
Opcode_muls_dd_hh_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2f0004;
}

static void
Opcode_mula_da_ll_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x580004;
}

static void
Opcode_mula_da_ll_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x480004;
}

static void
Opcode_mula_da_hl_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x590004;
}

static void
Opcode_mula_da_hl_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x490004;
}

static void
Opcode_mula_da_lh_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5a0004;
}

static void
Opcode_mula_da_lh_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4a0004;
}

static void
Opcode_mula_da_hh_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x5b0004;
}

static void
Opcode_mula_da_hh_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4b0004;
}

static void
Opcode_mula_dd_ll_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x180004;
}

static void
Opcode_mula_dd_ll_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x80004;
}

static void
Opcode_mula_dd_hl_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x190004;
}

static void
Opcode_mula_dd_hl_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x90004;
}

static void
Opcode_mula_dd_lh_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a0004;
}

static void
Opcode_mula_dd_lh_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa0004;
}

static void
Opcode_mula_dd_hh_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1b0004;
}

static void
Opcode_mula_dd_hh_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb0004;
}

static void
Opcode_lddec_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x900004;
}

static void
Opcode_ldinc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x800004;
}

static void
Opcode_rsr_m0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x32000;
}

static void
Opcode_wsr_m0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x132000;
}

static void
Opcode_xsr_m0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x612000;
}

static void
Opcode_rsr_m1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x32100;
}

static void
Opcode_wsr_m1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x132100;
}

static void
Opcode_xsr_m1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x612100;
}

static void
Opcode_rsr_m2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x32200;
}

static void
Opcode_wsr_m2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x132200;
}

static void
Opcode_xsr_m2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x612200;
}

static void
Opcode_rsr_m3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x32300;
}

static void
Opcode_wsr_m3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x132300;
}

static void
Opcode_xsr_m3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x612300;
}

static void
Opcode_rsr_acclo_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x31000;
}

static void
Opcode_wsr_acclo_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x131000;
}

static void
Opcode_xsr_acclo_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x611000;
}

static void
Opcode_rsr_acchi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x31100;
}

static void
Opcode_wsr_acchi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x131100;
}

static void
Opcode_xsr_acchi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x611100;
}

static void
Opcode_rfi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3010;
}

static void
Opcode_waiti_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7000;
}

static void
Opcode_rsr_interrupt_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e200;
}

static void
Opcode_wsr_intset_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13e200;
}

static void
Opcode_wsr_intclear_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13e300;
}

static void
Opcode_rsr_intenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e400;
}

static void
Opcode_wsr_intenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13e400;
}

static void
Opcode_xsr_intenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61e400;
}

static void
Opcode_break_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x4000;
}

static void
Opcode_break_n_Slot_inst16b_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf02d;
}

static void
Opcode_rsr_dbreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x39000;
}

static void
Opcode_wsr_dbreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x139000;
}

static void
Opcode_xsr_dbreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x619000;
}

static void
Opcode_rsr_dbreakc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3a000;
}

static void
Opcode_wsr_dbreakc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13a000;
}

static void
Opcode_xsr_dbreakc0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61a000;
}

static void
Opcode_rsr_dbreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x39100;
}

static void
Opcode_wsr_dbreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x139100;
}

static void
Opcode_xsr_dbreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x619100;
}

static void
Opcode_rsr_dbreakc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3a100;
}

static void
Opcode_wsr_dbreakc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13a100;
}

static void
Opcode_xsr_dbreakc1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61a100;
}

static void
Opcode_rsr_ibreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38000;
}

static void
Opcode_wsr_ibreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x138000;
}

static void
Opcode_xsr_ibreaka0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x618000;
}

static void
Opcode_rsr_ibreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x38100;
}

static void
Opcode_wsr_ibreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x138100;
}

static void
Opcode_xsr_ibreaka1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x618100;
}

static void
Opcode_rsr_ibreakenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36000;
}

static void
Opcode_wsr_ibreakenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x136000;
}

static void
Opcode_xsr_ibreakenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x616000;
}

static void
Opcode_rsr_debugcause_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e900;
}

static void
Opcode_wsr_debugcause_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13e900;
}

static void
Opcode_xsr_debugcause_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61e900;
}

static void
Opcode_rsr_icount_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3ec00;
}

static void
Opcode_wsr_icount_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13ec00;
}

static void
Opcode_xsr_icount_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61ec00;
}

static void
Opcode_rsr_icountlevel_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3ed00;
}

static void
Opcode_wsr_icountlevel_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13ed00;
}

static void
Opcode_xsr_icountlevel_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61ed00;
}

static void
Opcode_rsr_ddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36800;
}

static void
Opcode_wsr_ddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x136800;
}

static void
Opcode_xsr_ddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x616800;
}

static void
Opcode_rfdo_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf1e000;
}

static void
Opcode_rfdd_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf1e010;
}

static void
Opcode_wsr_mmid_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x135900;
}

static void
Opcode_andb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x20000;
}

static void
Opcode_andb_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8cc000;
}

static void
Opcode_andbc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x120000;
}

static void
Opcode_andbc_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8d4000;
}

static void
Opcode_orb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x220000;
}

static void
Opcode_orb_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x910000;
}

static void
Opcode_orbc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x320000;
}

static void
Opcode_orbc_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x920000;
}

static void
Opcode_xorb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x420000;
}

static void
Opcode_xorb_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x930000;
}

static void
Opcode_any4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000;
}

static void
Opcode_any4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x422c02;
}

static void
Opcode_all4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x9000;
}

static void
Opcode_all4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x412c02;
}

static void
Opcode_any8_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa000;
}

static void
Opcode_any8_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x482c02;
}

static void
Opcode_all8_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb000;
}

static void
Opcode_all8_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x442c02;
}

static void
Opcode_bf_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x76;
}

static void
Opcode_bf_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x402402;
}

static void
Opcode_bt_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1076;
}

static void
Opcode_bt_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x402802;
}

static void
Opcode_movf_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc30000;
}

static void
Opcode_movf_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8dc000;
}

static void
Opcode_movt_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd30000;
}

static void
Opcode_movt_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8ec000;
}

static void
Opcode_rsr_br_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30400;
}

static void
Opcode_wsr_br_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x130400;
}

static void
Opcode_xsr_br_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x610400;
}

static void
Opcode_rsr_ccount_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3ea00;
}

static void
Opcode_wsr_ccount_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13ea00;
}

static void
Opcode_xsr_ccount_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61ea00;
}

static void
Opcode_rsr_ccompare0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3f000;
}

static void
Opcode_wsr_ccompare0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13f000;
}

static void
Opcode_xsr_ccompare0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61f000;
}

static void
Opcode_rsr_ccompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3f100;
}

static void
Opcode_wsr_ccompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13f100;
}

static void
Opcode_xsr_ccompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61f100;
}

static void
Opcode_rsr_ccompare2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3f200;
}

static void
Opcode_wsr_ccompare2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13f200;
}

static void
Opcode_xsr_ccompare2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61f200;
}

static void
Opcode_ipf_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x70c2;
}

static void
Opcode_ihi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x70e2;
}

static void
Opcode_iii_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x70f2;
}

static void
Opcode_lict_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf10000;
}

static void
Opcode_licw_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf12000;
}

static void
Opcode_sict_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf11000;
}

static void
Opcode_sicw_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf13000;
}

static void
Opcode_dhwb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7042;
}

static void
Opcode_dhwbi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7052;
}

static void
Opcode_diwb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x47082;
}

static void
Opcode_diwbi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x57082;
}

static void
Opcode_dhi_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7062;
}

static void
Opcode_dii_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7072;
}

static void
Opcode_dpfr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7002;
}

static void
Opcode_dpfw_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7012;
}

static void
Opcode_dpfro_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7022;
}

static void
Opcode_dpfwo_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x7032;
}

static void
Opcode_sdct_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf19000;
}

static void
Opcode_ldct_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf18000;
}

static void
Opcode_wsr_ptevaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x135300;
}

static void
Opcode_rsr_ptevaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x35300;
}

static void
Opcode_xsr_ptevaddr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x615300;
}

static void
Opcode_rsr_rasid_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x35a00;
}

static void
Opcode_wsr_rasid_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x135a00;
}

static void
Opcode_xsr_rasid_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x615a00;
}

static void
Opcode_rsr_itlbcfg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x35b00;
}

static void
Opcode_wsr_itlbcfg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x135b00;
}

static void
Opcode_xsr_itlbcfg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x615b00;
}

static void
Opcode_rsr_dtlbcfg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x35c00;
}

static void
Opcode_wsr_dtlbcfg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x135c00;
}

static void
Opcode_xsr_dtlbcfg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x615c00;
}

static void
Opcode_idtlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50c000;
}

static void
Opcode_pdtlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50d000;
}

static void
Opcode_rdtlb0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50b000;
}

static void
Opcode_rdtlb1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50f000;
}

static void
Opcode_wdtlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x50e000;
}

static void
Opcode_iitlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x504000;
}

static void
Opcode_pitlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x505000;
}

static void
Opcode_ritlb0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x503000;
}

static void
Opcode_ritlb1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x507000;
}

static void
Opcode_witlb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x506000;
}

static void
Opcode_ldpte_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf1f000;
}

static void
Opcode_hwwitlba_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x501000;
}

static void
Opcode_hwwdtlba_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x509000;
}

static void
Opcode_rsr_cpenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3e000;
}

static void
Opcode_wsr_cpenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x13e000;
}

static void
Opcode_xsr_cpenable_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x61e000;
}

static void
Opcode_clamps_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x330000;
}

static void
Opcode_nsa_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40e000;
}

static void
Opcode_nsa_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x406c02;
}

static void
Opcode_nsau_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40f000;
}

static void
Opcode_nsau_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40ac02;
}

static void
Opcode_sext_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x230000;
}

static void
Opcode_sext_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x940000;
}

static void
Opcode_l32ai_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xb002;
}

static void
Opcode_s32ri_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf002;
}

static void
Opcode_s32c1i_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe002;
}

static void
Opcode_rsr_scompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x30c00;
}

static void
Opcode_wsr_scompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x130c00;
}

static void
Opcode_xsr_scompare1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x610c00;
}

static void
Opcode_rsr_atomctl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x36300;
}

static void
Opcode_wsr_atomctl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x136300;
}

static void
Opcode_xsr_atomctl_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x616300;
}

static void
Opcode_quou_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc20000;
}

static void
Opcode_quos_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xd20000;
}

static void
Opcode_remu_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe20000;
}

static void
Opcode_rems_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf20000;
}

static void
Opcode_rer_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x406000;
}

static void
Opcode_wer_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x407000;
}

static void
Opcode_rur_expstate_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30e60;
}

static void
Opcode_wur_expstate_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf3e600;
}

static void
Opcode_read_impwire_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe0000;
}

static void
Opcode_setb_expstate_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe1000;
}

static void
Opcode_clrb_expstate_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe1200;
}

static void
Opcode_wrmsk_expstate_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe2000;
}

static void
Opcode_st_regfile48_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x880030;
}

static void
Opcode_ld_regfile48_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x880020;
}

static void
Opcode_mv_regfile48_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x66c800;
}

static void
Opcode_st_regfile32x2_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc00000;
}

static void
Opcode_ld_regfile32x2_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x808001;
}

static void
Opcode_mv_regfile32x2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x668000;
}

static void
Opcode_issue_stall_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x760a90;
}

static void
Opcode_remove_stall_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x760ae0;
}

static void
Opcode_stall_all_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x66c980;
}

static void
Opcode_run_all_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x66c920;
}

static void
Opcode_generate_int_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x960040;
}

static void
Opcode_remove_int_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x66c910;
}

static void
Opcode_read_int_message_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x760aa0;
}

static void
Opcode_get_interrupting_core_id_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x760b00;
}

static void
Opcode_write_mintc_reg_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x560000;
}

static void
Opcode_read_req_mintc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x760ab0;
}

static void
Opcode_read_reg_val_mintc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x760ac0;
}

static void
Opcode_deassert_read_write_mintc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x66c900;
}

static void
Opcode_assert_soft_reset_mintc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x66d000;
}

static void
Opcode_deassert_soft_reset_mintc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x66ca00;
}

static void
Opcode_read_mintc_ready_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10240001;
}

static void
Opcode_calculate_avg_queue_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x960020;
}

static void
Opcode_get_diff_time_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x360000;
}

static void
Opcode_crc16ccitt_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x260000;
}

static void
Opcode_crcinit_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x860000;
}

static void
Opcode_crccont_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x460000;
}

static void
Opcode_sha1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x66c000;
}

static void
Opcode_sha1_load_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12003;
}

static void
Opcode_word_swap_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10020031;
}

static void
Opcode_hword_swap_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10020029;
}

static void
Opcode_byte_shuffle_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10124001;
}

static void
Opcode_bitextu_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10280001;
}

static void
Opcode_bitexts_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10180001;
}

static void
Opcode_variable_bit_load_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400001;
}

static void
Opcode_variable_bit_and_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x3;
}

static void
Opcode_bitcins_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10080001;
}

static void
Opcode_bitins_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10480001;
}

static void
Opcode_bitextu_long_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18300001;
}

static void
Opcode_bitexts_long_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6;
}

static void
Opcode_bitcins_long_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2;
}

static void
Opcode_bitins_long_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10020001;
}

static void
Opcode_long_and_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x403002;
}

static void
Opcode_pop_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10120301;
}

static void
Opcode_pop_long_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10020025;
}

static void
Opcode_pop_long_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x86002c;
}

static void
Opcode_set_equals_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10224001;
}

static void
Opcode_set_equals_imm_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18000001;
}

static void
Opcode_set_not_equals_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10424001;
}

static void
Opcode_set_not_equals_imm_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18100001;
}

static void
Opcode_baddu_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10024001;
}

static void
Opcode_clz_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14020201;
}

static void
Opcode_clo_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12020201;
}

static void
Opcode_bsr_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11020201;
}

static void
Opcode_bsr_long_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10020021;
}

static void
Opcode_bsf_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10820201;
}

static void
Opcode_bsf_long_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x760a00;
}

static void
Opcode_bitwise_not_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10420201;
}

static void
Opcode_rol_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10780001;
}

static void
Opcode_ror_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10780041;
}

static void
Opcode_cond_store_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x92c000;
}

static void
Opcode_get_index_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18600001;
}

static void
Opcode_get_emap_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10000001;
}

static void
Opcode_fusion_sll_or_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x12080001;
}

static void
Opcode_fusion_and_srl_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10880001;
}

static void
Opcode_fusion_andi_srl_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x11080001;
}

static void
Opcode_fusion_srl_and_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10580001;
}

static void
Opcode_fusion_srl_andi_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10680001;
}

static void
Opcode_fusion_srl_andi16_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x8000001;
}

static void
Opcode_fusion_andi16_srl_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1;
}

static void
Opcode_fusion_l32i_add_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x680000;
}

static void
Opcode_fusion_addi_s32i_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x22003;
}

static void
Opcode_fusion0_addi_s32i_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x42003;
}

static void
Opcode_fusion1_addi_s32i_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x82003;
}

static void
Opcode_fusion_slli_sub_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x934000;
}

static void
Opcode_fusion_slli_add_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x14080001;
}

static void
Opcode_fusion_slli_xor_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10380001;
}

static void
Opcode_sem_acquire_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x960080;
}

static void
Opcode_sem_remove_request_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x66c940;
}

static void
Opcode_sem_release_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x960030;
}

static void
Opcode_check_sem_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10140001;
}

static void
Opcode_read_sem_req_out_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x760ad0;
}

static void
Opcode_assert_soft_reset_sem_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x66e000;
}

static void
Opcode_deassert_soft_reset_sem_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x66cc00;
}

static void
Opcode_li32x2_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x800002;
}

static void
Opcode_liu32x2_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x800006;
}

static void
Opcode_si32x2_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400083;
}

static void
Opcode_siu32x2_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400103;
}

static void
Opcode_zero32x2_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18201401;
}

static void
Opcode_inc32x2_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10228001;
}

static void
Opcode_dec32x2_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10128001;
}

static void
Opcode_add32x2_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x19000001;
}

static void
Opcode_add32x2_int_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18500001;
}

static void
Opcode_sub32x2_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18200801;
}

static void
Opcode_sub32x2_int_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18500005;
}

static void
Opcode_equals32x2_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1a000001;
}

static void
Opcode_equals32x2_int_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10028001;
}

static void
Opcode_not_equals32x2_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x1c000001;
}

static void
Opcode_not_equals32x2_int_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10030001;
}

static void
Opcode_lt32x2_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x800001;
}

static void
Opcode_lte32x2_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x801001;
}

static void
Opcode_and32x2_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18200001;
}

static void
Opcode_or32x2_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18400001;
}

static void
Opcode_xor32x2_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18800001;
}

static void
Opcode_li48_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x500053;
}

static void
Opcode_liu48_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x500073;
}

static void
Opcode_si48_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x540053;
}

static void
Opcode_siu48_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x580053;
}

static void
Opcode_zero48_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10120341;
}

static void
Opcode_equals48_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10220301;
}

static void
Opcode_equals48_int_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10120201;
}

static void
Opcode_not_equals48_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10320201;
}

static void
Opcode_not_equals48_int_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10220201;
}

static void
Opcode_montgomery_mul_mod_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x660000;
}

static void
Opcode_maddgf2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xc60000;
}

static void
Opcode_mulgf2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x960010;
}

static void
Opcode_zero32x4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x412442;
}

static void
Opcode_cvt16x4ur32x4s_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18201021;
}

static void
Opcode_cvt32x4ur16x4s_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18201201;
}

static void
Opcode_li32x4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400047;
}

static void
Opcode_li32x4_16x4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x40004b;
}

static void
Opcode_si32x4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x840024;
}

static void
Opcode_si32x4_16x4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x840000;
}

static void
Opcode_mv32x4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x406602;
}

static void
Opcode_li16x4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400043;
}

static void
Opcode_si16x4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x840020;
}

static void
Opcode_liu32x4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x500043;
}

static void
Opcode_liu32x4_16x4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600043;
}

static void
Opcode_siu32x4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x840030;
}

static void
Opcode_siu32x4_16x4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x880000;
}

static void
Opcode_liu16x4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x400053;
}

static void
Opcode_siu16x4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x840028;
}

static void
Opcode_radd32x4r32_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x84c02c;
}

static void
Opcode_radd32x4r32_cksum_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x938200;
}

static void
Opcode_add32x4_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18201001;
}

static void
Opcode_hdr_validation_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x760000;
}

static void
Opcode_equals32x4_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x402602;
}

static void
Opcode_equals32x4_int_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x938000;
}

static void
Opcode_not_equals32x4_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x18202001;
}

static void
Opcode_not_equals32x4_int_Slot_flix64_0_slot1_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x10020201;
}

static void
Opcode_bmp_intersection0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x802003;
}

static void
Opcode_bmp_intersection1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe003;
}

static void
Opcode_load_pkt_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa80000;
}

static void
Opcode_get_eqid_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x2003;
}

static void
Opcode_t1_lookup_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x6003;
}

static void
Opcode_t2_lookup_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa003;
}

static void
Opcode_init_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x880000;
}

static void
Opcode_ff_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x500001;
}

static void
Opcode_gg_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600001;
}

static void
Opcode_hh_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x500201;
}

static void
Opcode_ii_Slot_flix64_0_slot0_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x600201;
}

static void
Opcode_mac_hash0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x760800;
}

static void
Opcode_mac_hash1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x60000;
}

static void
Opcode_mac_hash2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x960000;
}

static void
Opcode_mac_hash3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xa60000;
}

static void
Opcode_ipf_hash_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x760c00;
}

static void
Opcode_ipf_hash_final_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0x760a80;
}

static void
Opcode_rur_run_stall_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30000;
}

static void
Opcode_wur_run_stall_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf30000;
}

static void
Opcode_rur_out_interrupt_word_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30010;
}

static void
Opcode_wur_out_interrupt_word_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf30100;
}

static void
Opcode_rur_reg_addr_mintc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30020;
}

static void
Opcode_wur_reg_addr_mintc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf30200;
}

static void
Opcode_rur_data_out_mintc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30030;
}

static void
Opcode_wur_data_out_mintc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf30300;
}

static void
Opcode_rur_write_mintc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30040;
}

static void
Opcode_wur_write_mintc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf30400;
}

static void
Opcode_rur_read_mintc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30050;
}

static void
Opcode_wur_read_mintc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf30500;
}

static void
Opcode_rur_programming_mode_mintc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30060;
}

static void
Opcode_wur_programming_mode_mintc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf30600;
}

static void
Opcode_rur_soft_reset_mintc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30070;
}

static void
Opcode_wur_soft_reset_mintc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf30700;
}

static void
Opcode_rur_weight_red_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30080;
}

static void
Opcode_wur_weight_red_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf30800;
}

static void
Opcode_rur_output_rate_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30090;
}

static void
Opcode_wur_output_rate_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf30900;
}

static void
Opcode_rur_look_up_max_index_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe300a0;
}

static void
Opcode_wur_look_up_max_index_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf30a00;
}

static void
Opcode_rur_crc_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe300b0;
}

static void
Opcode_wur_crc_s_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf30b00;
}

static void
Opcode_rur_cnt_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe300c0;
}

static void
Opcode_wur_cnt_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf30c00;
}

static void
Opcode_rur_crc_poly_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe300d0;
}

static void
Opcode_wur_crc_poly_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf30d00;
}

static void
Opcode_rur_crcmode_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe300e0;
}

static void
Opcode_wur_crcmode_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf30e00;
}

static void
Opcode_rur_dcnt_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe300f0;
}

static void
Opcode_wur_dcnt_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf30f00;
}

static void
Opcode_rur_w0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30100;
}

static void
Opcode_wur_w0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf31000;
}

static void
Opcode_rur_w1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30110;
}

static void
Opcode_wur_w1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf31100;
}

static void
Opcode_rur_w2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30120;
}

static void
Opcode_wur_w2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf31200;
}

static void
Opcode_rur_w3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30130;
}

static void
Opcode_wur_w3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf31300;
}

static void
Opcode_rur_w4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30140;
}

static void
Opcode_wur_w4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf31400;
}

static void
Opcode_rur_w5_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30150;
}

static void
Opcode_wur_w5_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf31500;
}

static void
Opcode_rur_w6_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30160;
}

static void
Opcode_wur_w6_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf31600;
}

static void
Opcode_rur_w7_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30170;
}

static void
Opcode_wur_w7_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf31700;
}

static void
Opcode_rur_w8_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30180;
}

static void
Opcode_wur_w8_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf31800;
}

static void
Opcode_rur_w9_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30190;
}

static void
Opcode_wur_w9_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf31900;
}

static void
Opcode_rur_w10_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe301a0;
}

static void
Opcode_wur_w10_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf31a00;
}

static void
Opcode_rur_w11_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe301b0;
}

static void
Opcode_wur_w11_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf31b00;
}

static void
Opcode_rur_w12_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe301c0;
}

static void
Opcode_wur_w12_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf31c00;
}

static void
Opcode_rur_w13_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe301d0;
}

static void
Opcode_wur_w13_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf31d00;
}

static void
Opcode_rur_w14_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe301e0;
}

static void
Opcode_wur_w14_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf31e00;
}

static void
Opcode_rur_w15_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe301f0;
}

static void
Opcode_wur_w15_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf31f00;
}

static void
Opcode_rur_mya_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30200;
}

static void
Opcode_wur_mya_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf32000;
}

static void
Opcode_rur_myb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30210;
}

static void
Opcode_wur_myb_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf32100;
}

static void
Opcode_rur_myc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30220;
}

static void
Opcode_wur_myc_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf32200;
}

static void
Opcode_rur_myd_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30230;
}

static void
Opcode_wur_myd_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf32300;
}

static void
Opcode_rur_mye_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30240;
}

static void
Opcode_wur_mye_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf32400;
}

static void
Opcode_rur_msb_offset_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30250;
}

static void
Opcode_wur_msb_offset_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf32500;
}

static void
Opcode_rur_sem_req_out_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30260;
}

static void
Opcode_wur_sem_req_out_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf32600;
}

static void
Opcode_rur_sem_soft_reset_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30270;
}

static void
Opcode_wur_sem_soft_reset_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf32700;
}

static void
Opcode_rur_accum_0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30280;
}

static void
Opcode_wur_accum_0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf32800;
}

static void
Opcode_rur_accum_1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30290;
}

static void
Opcode_wur_accum_1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf32900;
}

static void
Opcode_rur_result_0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe302a0;
}

static void
Opcode_wur_result_0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf32a00;
}

static void
Opcode_rur_result_1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe302b0;
}

static void
Opcode_wur_result_1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf32b00;
}

static void
Opcode_rur_tob0_ptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe302c0;
}

static void
Opcode_wur_tob0_ptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf32c00;
}

static void
Opcode_rur_tob1_ptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe302d0;
}

static void
Opcode_wur_tob1_ptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf32d00;
}

static void
Opcode_rur_tob2_ptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe302e0;
}

static void
Opcode_wur_tob2_ptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf32e00;
}

static void
Opcode_rur_tob3_ptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe302f0;
}

static void
Opcode_wur_tob3_ptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf32f00;
}

static void
Opcode_rur_tob4_ptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30300;
}

static void
Opcode_wur_tob4_ptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf33000;
}

static void
Opcode_rur_dst_rib_t2_ptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30310;
}

static void
Opcode_wur_dst_rib_t2_ptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf33100;
}

static void
Opcode_rur_src_rib_t2_ptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30320;
}

static void
Opcode_wur_src_rib_t2_ptr_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf33200;
}

static void
Opcode_rur_field_val0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30330;
}

static void
Opcode_wur_field_val0_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf33300;
}

static void
Opcode_rur_field_val1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30340;
}

static void
Opcode_wur_field_val1_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf33400;
}

static void
Opcode_rur_field_val2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30350;
}

static void
Opcode_wur_field_val2_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf33500;
}

static void
Opcode_rur_field_val3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30360;
}

static void
Opcode_wur_field_val3_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf33600;
}

static void
Opcode_rur_field_val4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30370;
}

static void
Opcode_wur_field_val4_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf33700;
}

static void
Opcode_rur_field_index_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30380;
}

static void
Opcode_wur_field_index_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf33800;
}

static void
Opcode_rur_ss_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xe30390;
}

static void
Opcode_wur_ss_Slot_inst_encode (xtensa_insnbuf slotbuf)
{
  slotbuf[0] = 0xf33900;
}

static xtensa_opcode_encode_fn Opcode_excw_encode_fns[] = {
  Opcode_excw_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rfe_encode_fns[] = {
  Opcode_rfe_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rfde_encode_fns[] = {
  Opcode_rfde_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_syscall_encode_fns[] = {
  Opcode_syscall_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_call12_encode_fns[] = {
  Opcode_call12_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_call8_encode_fns[] = {
  Opcode_call8_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_call4_encode_fns[] = {
  Opcode_call4_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_callx12_encode_fns[] = {
  Opcode_callx12_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_callx8_encode_fns[] = {
  Opcode_callx8_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_callx4_encode_fns[] = {
  Opcode_callx4_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_entry_encode_fns[] = {
  Opcode_entry_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_movsp_encode_fns[] = {
  Opcode_movsp_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rotw_encode_fns[] = {
  Opcode_rotw_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_retw_encode_fns[] = {
  Opcode_retw_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_retw_n_encode_fns[] = {
  0, 0, Opcode_retw_n_Slot_inst16b_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rfwo_encode_fns[] = {
  Opcode_rfwo_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rfwu_encode_fns[] = {
  Opcode_rfwu_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_l32e_encode_fns[] = {
  Opcode_l32e_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_s32e_encode_fns[] = {
  Opcode_s32e_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_windowbase_encode_fns[] = {
  Opcode_rsr_windowbase_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_windowbase_encode_fns[] = {
  Opcode_wsr_windowbase_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_windowbase_encode_fns[] = {
  Opcode_xsr_windowbase_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_windowstart_encode_fns[] = {
  Opcode_rsr_windowstart_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_windowstart_encode_fns[] = {
  Opcode_wsr_windowstart_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_windowstart_encode_fns[] = {
  Opcode_xsr_windowstart_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_add_n_encode_fns[] = {
  0, Opcode_add_n_Slot_inst16a_encode, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_addi_n_encode_fns[] = {
  0, Opcode_addi_n_Slot_inst16a_encode, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_beqz_n_encode_fns[] = {
  0, 0, Opcode_beqz_n_Slot_inst16b_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bnez_n_encode_fns[] = {
  0, 0, Opcode_bnez_n_Slot_inst16b_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ill_n_encode_fns[] = {
  0, 0, Opcode_ill_n_Slot_inst16b_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_l32i_n_encode_fns[] = {
  0, Opcode_l32i_n_Slot_inst16a_encode, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mov_n_encode_fns[] = {
  0, 0, Opcode_mov_n_Slot_inst16b_encode, Opcode_mov_n_Slot_flix64_0_slot1_encode, Opcode_mov_n_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_movi_n_encode_fns[] = {
  0, 0, Opcode_movi_n_Slot_inst16b_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_nop_n_encode_fns[] = {
  0, 0, Opcode_nop_n_Slot_inst16b_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ret_n_encode_fns[] = {
  0, 0, Opcode_ret_n_Slot_inst16b_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_s32i_n_encode_fns[] = {
  0, Opcode_s32i_n_Slot_inst16a_encode, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_threadptr_encode_fns[] = {
  Opcode_rur_threadptr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_threadptr_encode_fns[] = {
  Opcode_wur_threadptr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_addi_encode_fns[] = {
  Opcode_addi_Slot_inst_encode, 0, 0, 0, Opcode_addi_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_addmi_encode_fns[] = {
  Opcode_addmi_Slot_inst_encode, 0, 0, 0, Opcode_addmi_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_add_encode_fns[] = {
  Opcode_add_Slot_inst_encode, 0, 0, 0, Opcode_add_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_sub_encode_fns[] = {
  Opcode_sub_Slot_inst_encode, 0, 0, 0, Opcode_sub_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_addx2_encode_fns[] = {
  Opcode_addx2_Slot_inst_encode, 0, 0, 0, Opcode_addx2_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_addx4_encode_fns[] = {
  Opcode_addx4_Slot_inst_encode, 0, 0, 0, Opcode_addx4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_addx8_encode_fns[] = {
  Opcode_addx8_Slot_inst_encode, 0, 0, 0, Opcode_addx8_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_subx2_encode_fns[] = {
  Opcode_subx2_Slot_inst_encode, 0, 0, 0, Opcode_subx2_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_subx4_encode_fns[] = {
  Opcode_subx4_Slot_inst_encode, 0, 0, 0, Opcode_subx4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_subx8_encode_fns[] = {
  Opcode_subx8_Slot_inst_encode, 0, 0, 0, Opcode_subx8_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_and_encode_fns[] = {
  Opcode_and_Slot_inst_encode, 0, 0, 0, Opcode_and_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_or_encode_fns[] = {
  Opcode_or_Slot_inst_encode, 0, 0, 0, Opcode_or_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_xor_encode_fns[] = {
  Opcode_xor_Slot_inst_encode, 0, 0, 0, Opcode_xor_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_beqi_encode_fns[] = {
  Opcode_beqi_Slot_inst_encode, 0, 0, 0, Opcode_beqi_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bnei_encode_fns[] = {
  Opcode_bnei_Slot_inst_encode, 0, 0, 0, Opcode_bnei_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bgei_encode_fns[] = {
  Opcode_bgei_Slot_inst_encode, 0, 0, 0, Opcode_bgei_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_blti_encode_fns[] = {
  Opcode_blti_Slot_inst_encode, 0, 0, 0, Opcode_blti_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bbci_encode_fns[] = {
  Opcode_bbci_Slot_inst_encode, 0, 0, 0, Opcode_bbci_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bbsi_encode_fns[] = {
  Opcode_bbsi_Slot_inst_encode, 0, 0, 0, Opcode_bbsi_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bgeui_encode_fns[] = {
  Opcode_bgeui_Slot_inst_encode, 0, 0, 0, Opcode_bgeui_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bltui_encode_fns[] = {
  Opcode_bltui_Slot_inst_encode, 0, 0, 0, Opcode_bltui_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_beq_encode_fns[] = {
  Opcode_beq_Slot_inst_encode, 0, 0, 0, Opcode_beq_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bne_encode_fns[] = {
  Opcode_bne_Slot_inst_encode, 0, 0, 0, Opcode_bne_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bge_encode_fns[] = {
  Opcode_bge_Slot_inst_encode, 0, 0, 0, Opcode_bge_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_blt_encode_fns[] = {
  Opcode_blt_Slot_inst_encode, 0, 0, 0, Opcode_blt_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bgeu_encode_fns[] = {
  Opcode_bgeu_Slot_inst_encode, 0, 0, 0, Opcode_bgeu_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bltu_encode_fns[] = {
  Opcode_bltu_Slot_inst_encode, 0, 0, 0, Opcode_bltu_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bany_encode_fns[] = {
  Opcode_bany_Slot_inst_encode, 0, 0, 0, Opcode_bany_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bnone_encode_fns[] = {
  Opcode_bnone_Slot_inst_encode, 0, 0, 0, Opcode_bnone_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_ball_encode_fns[] = {
  Opcode_ball_Slot_inst_encode, 0, 0, 0, Opcode_ball_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bnall_encode_fns[] = {
  Opcode_bnall_Slot_inst_encode, 0, 0, 0, Opcode_bnall_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bbc_encode_fns[] = {
  Opcode_bbc_Slot_inst_encode, 0, 0, 0, Opcode_bbc_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bbs_encode_fns[] = {
  Opcode_bbs_Slot_inst_encode, 0, 0, 0, Opcode_bbs_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_beqz_encode_fns[] = {
  Opcode_beqz_Slot_inst_encode, 0, 0, 0, Opcode_beqz_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bnez_encode_fns[] = {
  Opcode_bnez_Slot_inst_encode, 0, 0, 0, Opcode_bnez_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bgez_encode_fns[] = {
  Opcode_bgez_Slot_inst_encode, 0, 0, 0, Opcode_bgez_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bltz_encode_fns[] = {
  Opcode_bltz_Slot_inst_encode, 0, 0, 0, Opcode_bltz_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_call0_encode_fns[] = {
  Opcode_call0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_callx0_encode_fns[] = {
  Opcode_callx0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_extui_encode_fns[] = {
  Opcode_extui_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ill_encode_fns[] = {
  Opcode_ill_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_j_encode_fns[] = {
  Opcode_j_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_jx_encode_fns[] = {
  Opcode_jx_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_l16ui_encode_fns[] = {
  Opcode_l16ui_Slot_inst_encode, 0, 0, 0, Opcode_l16ui_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_l16si_encode_fns[] = {
  Opcode_l16si_Slot_inst_encode, 0, 0, 0, Opcode_l16si_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_l32i_encode_fns[] = {
  Opcode_l32i_Slot_inst_encode, 0, 0, 0, Opcode_l32i_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_l32r_encode_fns[] = {
  Opcode_l32r_Slot_inst_encode, 0, 0, 0, Opcode_l32r_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_l8ui_encode_fns[] = {
  Opcode_l8ui_Slot_inst_encode, 0, 0, 0, Opcode_l8ui_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_loop_encode_fns[] = {
  Opcode_loop_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_loopnez_encode_fns[] = {
  Opcode_loopnez_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_loopgtz_encode_fns[] = {
  Opcode_loopgtz_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_movi_encode_fns[] = {
  Opcode_movi_Slot_inst_encode, 0, 0, Opcode_movi_Slot_flix64_0_slot1_encode, Opcode_movi_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_moveqz_encode_fns[] = {
  Opcode_moveqz_Slot_inst_encode, 0, 0, 0, Opcode_moveqz_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_movnez_encode_fns[] = {
  Opcode_movnez_Slot_inst_encode, 0, 0, 0, Opcode_movnez_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_movltz_encode_fns[] = {
  Opcode_movltz_Slot_inst_encode, 0, 0, 0, Opcode_movltz_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_movgez_encode_fns[] = {
  Opcode_movgez_Slot_inst_encode, 0, 0, 0, Opcode_movgez_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_neg_encode_fns[] = {
  Opcode_neg_Slot_inst_encode, 0, 0, 0, Opcode_neg_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_abs_encode_fns[] = {
  Opcode_abs_Slot_inst_encode, 0, 0, 0, Opcode_abs_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_nop_encode_fns[] = {
  Opcode_nop_Slot_inst_encode, 0, 0, Opcode_nop_Slot_flix64_0_slot1_encode, Opcode_nop_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_ret_encode_fns[] = {
  Opcode_ret_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_simcall_encode_fns[] = {
  Opcode_simcall_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_s16i_encode_fns[] = {
  Opcode_s16i_Slot_inst_encode, 0, 0, 0, Opcode_s16i_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_s32i_encode_fns[] = {
  Opcode_s32i_Slot_inst_encode, 0, 0, 0, Opcode_s32i_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_s8i_encode_fns[] = {
  Opcode_s8i_Slot_inst_encode, 0, 0, 0, Opcode_s8i_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_ssr_encode_fns[] = {
  Opcode_ssr_Slot_inst_encode, 0, 0, 0, Opcode_ssr_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_ssl_encode_fns[] = {
  Opcode_ssl_Slot_inst_encode, 0, 0, 0, Opcode_ssl_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_ssa8l_encode_fns[] = {
  Opcode_ssa8l_Slot_inst_encode, 0, 0, 0, Opcode_ssa8l_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_ssa8b_encode_fns[] = {
  Opcode_ssa8b_Slot_inst_encode, 0, 0, 0, Opcode_ssa8b_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_ssai_encode_fns[] = {
  Opcode_ssai_Slot_inst_encode, 0, 0, 0, Opcode_ssai_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_sll_encode_fns[] = {
  Opcode_sll_Slot_inst_encode, 0, 0, 0, Opcode_sll_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_src_encode_fns[] = {
  Opcode_src_Slot_inst_encode, 0, 0, 0, Opcode_src_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_srl_encode_fns[] = {
  Opcode_srl_Slot_inst_encode, 0, 0, 0, Opcode_srl_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_sra_encode_fns[] = {
  Opcode_sra_Slot_inst_encode, 0, 0, 0, Opcode_sra_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_slli_encode_fns[] = {
  Opcode_slli_Slot_inst_encode, 0, 0, 0, Opcode_slli_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_srai_encode_fns[] = {
  Opcode_srai_Slot_inst_encode, 0, 0, 0, Opcode_srai_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_srli_encode_fns[] = {
  Opcode_srli_Slot_inst_encode, 0, 0, 0, Opcode_srli_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_memw_encode_fns[] = {
  Opcode_memw_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_extw_encode_fns[] = {
  Opcode_extw_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_isync_encode_fns[] = {
  Opcode_isync_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsync_encode_fns[] = {
  Opcode_rsync_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_esync_encode_fns[] = {
  Opcode_esync_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_dsync_encode_fns[] = {
  Opcode_dsync_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsil_encode_fns[] = {
  Opcode_rsil_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_lend_encode_fns[] = {
  Opcode_rsr_lend_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_lend_encode_fns[] = {
  Opcode_wsr_lend_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_lend_encode_fns[] = {
  Opcode_xsr_lend_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_lcount_encode_fns[] = {
  Opcode_rsr_lcount_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_lcount_encode_fns[] = {
  Opcode_wsr_lcount_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_lcount_encode_fns[] = {
  Opcode_xsr_lcount_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_lbeg_encode_fns[] = {
  Opcode_rsr_lbeg_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_lbeg_encode_fns[] = {
  Opcode_wsr_lbeg_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_lbeg_encode_fns[] = {
  Opcode_xsr_lbeg_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_sar_encode_fns[] = {
  Opcode_rsr_sar_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_sar_encode_fns[] = {
  Opcode_wsr_sar_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_sar_encode_fns[] = {
  Opcode_xsr_sar_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_litbase_encode_fns[] = {
  Opcode_rsr_litbase_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_litbase_encode_fns[] = {
  Opcode_wsr_litbase_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_litbase_encode_fns[] = {
  Opcode_xsr_litbase_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_configid0_encode_fns[] = {
  Opcode_rsr_configid0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_configid0_encode_fns[] = {
  Opcode_wsr_configid0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_configid1_encode_fns[] = {
  Opcode_rsr_configid1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_ps_encode_fns[] = {
  Opcode_rsr_ps_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_ps_encode_fns[] = {
  Opcode_wsr_ps_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_ps_encode_fns[] = {
  Opcode_xsr_ps_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_epc1_encode_fns[] = {
  Opcode_rsr_epc1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_epc1_encode_fns[] = {
  Opcode_wsr_epc1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_epc1_encode_fns[] = {
  Opcode_xsr_epc1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_excsave1_encode_fns[] = {
  Opcode_rsr_excsave1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_excsave1_encode_fns[] = {
  Opcode_wsr_excsave1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_excsave1_encode_fns[] = {
  Opcode_xsr_excsave1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_epc2_encode_fns[] = {
  Opcode_rsr_epc2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_epc2_encode_fns[] = {
  Opcode_wsr_epc2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_epc2_encode_fns[] = {
  Opcode_xsr_epc2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_excsave2_encode_fns[] = {
  Opcode_rsr_excsave2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_excsave2_encode_fns[] = {
  Opcode_wsr_excsave2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_excsave2_encode_fns[] = {
  Opcode_xsr_excsave2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_epc3_encode_fns[] = {
  Opcode_rsr_epc3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_epc3_encode_fns[] = {
  Opcode_wsr_epc3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_epc3_encode_fns[] = {
  Opcode_xsr_epc3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_excsave3_encode_fns[] = {
  Opcode_rsr_excsave3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_excsave3_encode_fns[] = {
  Opcode_wsr_excsave3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_excsave3_encode_fns[] = {
  Opcode_xsr_excsave3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_epc4_encode_fns[] = {
  Opcode_rsr_epc4_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_epc4_encode_fns[] = {
  Opcode_wsr_epc4_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_epc4_encode_fns[] = {
  Opcode_xsr_epc4_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_excsave4_encode_fns[] = {
  Opcode_rsr_excsave4_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_excsave4_encode_fns[] = {
  Opcode_wsr_excsave4_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_excsave4_encode_fns[] = {
  Opcode_xsr_excsave4_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_epc5_encode_fns[] = {
  Opcode_rsr_epc5_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_epc5_encode_fns[] = {
  Opcode_wsr_epc5_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_epc5_encode_fns[] = {
  Opcode_xsr_epc5_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_excsave5_encode_fns[] = {
  Opcode_rsr_excsave5_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_excsave5_encode_fns[] = {
  Opcode_wsr_excsave5_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_excsave5_encode_fns[] = {
  Opcode_xsr_excsave5_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_epc6_encode_fns[] = {
  Opcode_rsr_epc6_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_epc6_encode_fns[] = {
  Opcode_wsr_epc6_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_epc6_encode_fns[] = {
  Opcode_xsr_epc6_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_excsave6_encode_fns[] = {
  Opcode_rsr_excsave6_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_excsave6_encode_fns[] = {
  Opcode_wsr_excsave6_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_excsave6_encode_fns[] = {
  Opcode_xsr_excsave6_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_epc7_encode_fns[] = {
  Opcode_rsr_epc7_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_epc7_encode_fns[] = {
  Opcode_wsr_epc7_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_epc7_encode_fns[] = {
  Opcode_xsr_epc7_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_excsave7_encode_fns[] = {
  Opcode_rsr_excsave7_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_excsave7_encode_fns[] = {
  Opcode_wsr_excsave7_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_excsave7_encode_fns[] = {
  Opcode_xsr_excsave7_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_eps2_encode_fns[] = {
  Opcode_rsr_eps2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_eps2_encode_fns[] = {
  Opcode_wsr_eps2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_eps2_encode_fns[] = {
  Opcode_xsr_eps2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_eps3_encode_fns[] = {
  Opcode_rsr_eps3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_eps3_encode_fns[] = {
  Opcode_wsr_eps3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_eps3_encode_fns[] = {
  Opcode_xsr_eps3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_eps4_encode_fns[] = {
  Opcode_rsr_eps4_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_eps4_encode_fns[] = {
  Opcode_wsr_eps4_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_eps4_encode_fns[] = {
  Opcode_xsr_eps4_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_eps5_encode_fns[] = {
  Opcode_rsr_eps5_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_eps5_encode_fns[] = {
  Opcode_wsr_eps5_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_eps5_encode_fns[] = {
  Opcode_xsr_eps5_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_eps6_encode_fns[] = {
  Opcode_rsr_eps6_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_eps6_encode_fns[] = {
  Opcode_wsr_eps6_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_eps6_encode_fns[] = {
  Opcode_xsr_eps6_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_eps7_encode_fns[] = {
  Opcode_rsr_eps7_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_eps7_encode_fns[] = {
  Opcode_wsr_eps7_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_eps7_encode_fns[] = {
  Opcode_xsr_eps7_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_excvaddr_encode_fns[] = {
  Opcode_rsr_excvaddr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_excvaddr_encode_fns[] = {
  Opcode_wsr_excvaddr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_excvaddr_encode_fns[] = {
  Opcode_xsr_excvaddr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_depc_encode_fns[] = {
  Opcode_rsr_depc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_depc_encode_fns[] = {
  Opcode_wsr_depc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_depc_encode_fns[] = {
  Opcode_xsr_depc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_exccause_encode_fns[] = {
  Opcode_rsr_exccause_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_exccause_encode_fns[] = {
  Opcode_wsr_exccause_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_exccause_encode_fns[] = {
  Opcode_xsr_exccause_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_misc0_encode_fns[] = {
  Opcode_rsr_misc0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_misc0_encode_fns[] = {
  Opcode_wsr_misc0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_misc0_encode_fns[] = {
  Opcode_xsr_misc0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_misc1_encode_fns[] = {
  Opcode_rsr_misc1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_misc1_encode_fns[] = {
  Opcode_wsr_misc1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_misc1_encode_fns[] = {
  Opcode_xsr_misc1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_misc2_encode_fns[] = {
  Opcode_rsr_misc2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_misc2_encode_fns[] = {
  Opcode_wsr_misc2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_misc2_encode_fns[] = {
  Opcode_xsr_misc2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_misc3_encode_fns[] = {
  Opcode_rsr_misc3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_misc3_encode_fns[] = {
  Opcode_wsr_misc3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_misc3_encode_fns[] = {
  Opcode_xsr_misc3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_prid_encode_fns[] = {
  Opcode_rsr_prid_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_vecbase_encode_fns[] = {
  Opcode_rsr_vecbase_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_vecbase_encode_fns[] = {
  Opcode_wsr_vecbase_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_vecbase_encode_fns[] = {
  Opcode_xsr_vecbase_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mul16u_encode_fns[] = {
  Opcode_mul16u_Slot_inst_encode, 0, 0, 0, Opcode_mul16u_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_mul16s_encode_fns[] = {
  Opcode_mul16s_Slot_inst_encode, 0, 0, 0, Opcode_mul16s_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_mull_encode_fns[] = {
  Opcode_mull_Slot_inst_encode, 0, 0, 0, Opcode_mull_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_mul_aa_ll_encode_fns[] = {
  Opcode_mul_aa_ll_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mul_aa_hl_encode_fns[] = {
  Opcode_mul_aa_hl_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mul_aa_lh_encode_fns[] = {
  Opcode_mul_aa_lh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mul_aa_hh_encode_fns[] = {
  Opcode_mul_aa_hh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_umul_aa_ll_encode_fns[] = {
  Opcode_umul_aa_ll_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_umul_aa_hl_encode_fns[] = {
  Opcode_umul_aa_hl_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_umul_aa_lh_encode_fns[] = {
  Opcode_umul_aa_lh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_umul_aa_hh_encode_fns[] = {
  Opcode_umul_aa_hh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mul_ad_ll_encode_fns[] = {
  Opcode_mul_ad_ll_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mul_ad_hl_encode_fns[] = {
  Opcode_mul_ad_hl_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mul_ad_lh_encode_fns[] = {
  Opcode_mul_ad_lh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mul_ad_hh_encode_fns[] = {
  Opcode_mul_ad_hh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mul_da_ll_encode_fns[] = {
  Opcode_mul_da_ll_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mul_da_hl_encode_fns[] = {
  Opcode_mul_da_hl_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mul_da_lh_encode_fns[] = {
  Opcode_mul_da_lh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mul_da_hh_encode_fns[] = {
  Opcode_mul_da_hh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mul_dd_ll_encode_fns[] = {
  Opcode_mul_dd_ll_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mul_dd_hl_encode_fns[] = {
  Opcode_mul_dd_hl_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mul_dd_lh_encode_fns[] = {
  Opcode_mul_dd_lh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mul_dd_hh_encode_fns[] = {
  Opcode_mul_dd_hh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_aa_ll_encode_fns[] = {
  Opcode_mula_aa_ll_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_aa_hl_encode_fns[] = {
  Opcode_mula_aa_hl_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_aa_lh_encode_fns[] = {
  Opcode_mula_aa_lh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_aa_hh_encode_fns[] = {
  Opcode_mula_aa_hh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_muls_aa_ll_encode_fns[] = {
  Opcode_muls_aa_ll_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_muls_aa_hl_encode_fns[] = {
  Opcode_muls_aa_hl_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_muls_aa_lh_encode_fns[] = {
  Opcode_muls_aa_lh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_muls_aa_hh_encode_fns[] = {
  Opcode_muls_aa_hh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_ad_ll_encode_fns[] = {
  Opcode_mula_ad_ll_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_ad_hl_encode_fns[] = {
  Opcode_mula_ad_hl_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_ad_lh_encode_fns[] = {
  Opcode_mula_ad_lh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_ad_hh_encode_fns[] = {
  Opcode_mula_ad_hh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_muls_ad_ll_encode_fns[] = {
  Opcode_muls_ad_ll_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_muls_ad_hl_encode_fns[] = {
  Opcode_muls_ad_hl_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_muls_ad_lh_encode_fns[] = {
  Opcode_muls_ad_lh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_muls_ad_hh_encode_fns[] = {
  Opcode_muls_ad_hh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_da_ll_encode_fns[] = {
  Opcode_mula_da_ll_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_da_hl_encode_fns[] = {
  Opcode_mula_da_hl_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_da_lh_encode_fns[] = {
  Opcode_mula_da_lh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_da_hh_encode_fns[] = {
  Opcode_mula_da_hh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_muls_da_ll_encode_fns[] = {
  Opcode_muls_da_ll_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_muls_da_hl_encode_fns[] = {
  Opcode_muls_da_hl_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_muls_da_lh_encode_fns[] = {
  Opcode_muls_da_lh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_muls_da_hh_encode_fns[] = {
  Opcode_muls_da_hh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_dd_ll_encode_fns[] = {
  Opcode_mula_dd_ll_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_dd_hl_encode_fns[] = {
  Opcode_mula_dd_hl_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_dd_lh_encode_fns[] = {
  Opcode_mula_dd_lh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_dd_hh_encode_fns[] = {
  Opcode_mula_dd_hh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_muls_dd_ll_encode_fns[] = {
  Opcode_muls_dd_ll_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_muls_dd_hl_encode_fns[] = {
  Opcode_muls_dd_hl_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_muls_dd_lh_encode_fns[] = {
  Opcode_muls_dd_lh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_muls_dd_hh_encode_fns[] = {
  Opcode_muls_dd_hh_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_da_ll_lddec_encode_fns[] = {
  Opcode_mula_da_ll_lddec_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_da_ll_ldinc_encode_fns[] = {
  Opcode_mula_da_ll_ldinc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_da_hl_lddec_encode_fns[] = {
  Opcode_mula_da_hl_lddec_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_da_hl_ldinc_encode_fns[] = {
  Opcode_mula_da_hl_ldinc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_da_lh_lddec_encode_fns[] = {
  Opcode_mula_da_lh_lddec_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_da_lh_ldinc_encode_fns[] = {
  Opcode_mula_da_lh_ldinc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_da_hh_lddec_encode_fns[] = {
  Opcode_mula_da_hh_lddec_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_da_hh_ldinc_encode_fns[] = {
  Opcode_mula_da_hh_ldinc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_dd_ll_lddec_encode_fns[] = {
  Opcode_mula_dd_ll_lddec_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_dd_ll_ldinc_encode_fns[] = {
  Opcode_mula_dd_ll_ldinc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_dd_hl_lddec_encode_fns[] = {
  Opcode_mula_dd_hl_lddec_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_dd_hl_ldinc_encode_fns[] = {
  Opcode_mula_dd_hl_ldinc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_dd_lh_lddec_encode_fns[] = {
  Opcode_mula_dd_lh_lddec_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_dd_lh_ldinc_encode_fns[] = {
  Opcode_mula_dd_lh_ldinc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_dd_hh_lddec_encode_fns[] = {
  Opcode_mula_dd_hh_lddec_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mula_dd_hh_ldinc_encode_fns[] = {
  Opcode_mula_dd_hh_ldinc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_lddec_encode_fns[] = {
  Opcode_lddec_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ldinc_encode_fns[] = {
  Opcode_ldinc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_m0_encode_fns[] = {
  Opcode_rsr_m0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_m0_encode_fns[] = {
  Opcode_wsr_m0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_m0_encode_fns[] = {
  Opcode_xsr_m0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_m1_encode_fns[] = {
  Opcode_rsr_m1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_m1_encode_fns[] = {
  Opcode_wsr_m1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_m1_encode_fns[] = {
  Opcode_xsr_m1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_m2_encode_fns[] = {
  Opcode_rsr_m2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_m2_encode_fns[] = {
  Opcode_wsr_m2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_m2_encode_fns[] = {
  Opcode_xsr_m2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_m3_encode_fns[] = {
  Opcode_rsr_m3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_m3_encode_fns[] = {
  Opcode_wsr_m3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_m3_encode_fns[] = {
  Opcode_xsr_m3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_acclo_encode_fns[] = {
  Opcode_rsr_acclo_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_acclo_encode_fns[] = {
  Opcode_wsr_acclo_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_acclo_encode_fns[] = {
  Opcode_xsr_acclo_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_acchi_encode_fns[] = {
  Opcode_rsr_acchi_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_acchi_encode_fns[] = {
  Opcode_wsr_acchi_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_acchi_encode_fns[] = {
  Opcode_xsr_acchi_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rfi_encode_fns[] = {
  Opcode_rfi_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_waiti_encode_fns[] = {
  Opcode_waiti_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_interrupt_encode_fns[] = {
  Opcode_rsr_interrupt_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_intset_encode_fns[] = {
  Opcode_wsr_intset_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_intclear_encode_fns[] = {
  Opcode_wsr_intclear_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_intenable_encode_fns[] = {
  Opcode_rsr_intenable_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_intenable_encode_fns[] = {
  Opcode_wsr_intenable_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_intenable_encode_fns[] = {
  Opcode_xsr_intenable_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_break_encode_fns[] = {
  Opcode_break_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_break_n_encode_fns[] = {
  0, 0, Opcode_break_n_Slot_inst16b_encode, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_dbreaka0_encode_fns[] = {
  Opcode_rsr_dbreaka0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_dbreaka0_encode_fns[] = {
  Opcode_wsr_dbreaka0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_dbreaka0_encode_fns[] = {
  Opcode_xsr_dbreaka0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_dbreakc0_encode_fns[] = {
  Opcode_rsr_dbreakc0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_dbreakc0_encode_fns[] = {
  Opcode_wsr_dbreakc0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_dbreakc0_encode_fns[] = {
  Opcode_xsr_dbreakc0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_dbreaka1_encode_fns[] = {
  Opcode_rsr_dbreaka1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_dbreaka1_encode_fns[] = {
  Opcode_wsr_dbreaka1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_dbreaka1_encode_fns[] = {
  Opcode_xsr_dbreaka1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_dbreakc1_encode_fns[] = {
  Opcode_rsr_dbreakc1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_dbreakc1_encode_fns[] = {
  Opcode_wsr_dbreakc1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_dbreakc1_encode_fns[] = {
  Opcode_xsr_dbreakc1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_ibreaka0_encode_fns[] = {
  Opcode_rsr_ibreaka0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_ibreaka0_encode_fns[] = {
  Opcode_wsr_ibreaka0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_ibreaka0_encode_fns[] = {
  Opcode_xsr_ibreaka0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_ibreaka1_encode_fns[] = {
  Opcode_rsr_ibreaka1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_ibreaka1_encode_fns[] = {
  Opcode_wsr_ibreaka1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_ibreaka1_encode_fns[] = {
  Opcode_xsr_ibreaka1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_ibreakenable_encode_fns[] = {
  Opcode_rsr_ibreakenable_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_ibreakenable_encode_fns[] = {
  Opcode_wsr_ibreakenable_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_ibreakenable_encode_fns[] = {
  Opcode_xsr_ibreakenable_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_debugcause_encode_fns[] = {
  Opcode_rsr_debugcause_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_debugcause_encode_fns[] = {
  Opcode_wsr_debugcause_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_debugcause_encode_fns[] = {
  Opcode_xsr_debugcause_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_icount_encode_fns[] = {
  Opcode_rsr_icount_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_icount_encode_fns[] = {
  Opcode_wsr_icount_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_icount_encode_fns[] = {
  Opcode_xsr_icount_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_icountlevel_encode_fns[] = {
  Opcode_rsr_icountlevel_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_icountlevel_encode_fns[] = {
  Opcode_wsr_icountlevel_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_icountlevel_encode_fns[] = {
  Opcode_xsr_icountlevel_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_ddr_encode_fns[] = {
  Opcode_rsr_ddr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_ddr_encode_fns[] = {
  Opcode_wsr_ddr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_ddr_encode_fns[] = {
  Opcode_xsr_ddr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rfdo_encode_fns[] = {
  Opcode_rfdo_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rfdd_encode_fns[] = {
  Opcode_rfdd_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_mmid_encode_fns[] = {
  Opcode_wsr_mmid_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_andb_encode_fns[] = {
  Opcode_andb_Slot_inst_encode, 0, 0, 0, Opcode_andb_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_andbc_encode_fns[] = {
  Opcode_andbc_Slot_inst_encode, 0, 0, 0, Opcode_andbc_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_orb_encode_fns[] = {
  Opcode_orb_Slot_inst_encode, 0, 0, 0, Opcode_orb_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_orbc_encode_fns[] = {
  Opcode_orbc_Slot_inst_encode, 0, 0, 0, Opcode_orbc_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_xorb_encode_fns[] = {
  Opcode_xorb_Slot_inst_encode, 0, 0, 0, Opcode_xorb_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_any4_encode_fns[] = {
  Opcode_any4_Slot_inst_encode, 0, 0, 0, Opcode_any4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_all4_encode_fns[] = {
  Opcode_all4_Slot_inst_encode, 0, 0, 0, Opcode_all4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_any8_encode_fns[] = {
  Opcode_any8_Slot_inst_encode, 0, 0, 0, Opcode_any8_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_all8_encode_fns[] = {
  Opcode_all8_Slot_inst_encode, 0, 0, 0, Opcode_all8_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bf_encode_fns[] = {
  Opcode_bf_Slot_inst_encode, 0, 0, 0, Opcode_bf_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_bt_encode_fns[] = {
  Opcode_bt_Slot_inst_encode, 0, 0, 0, Opcode_bt_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_movf_encode_fns[] = {
  Opcode_movf_Slot_inst_encode, 0, 0, 0, Opcode_movf_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_movt_encode_fns[] = {
  Opcode_movt_Slot_inst_encode, 0, 0, 0, Opcode_movt_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_rsr_br_encode_fns[] = {
  Opcode_rsr_br_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_br_encode_fns[] = {
  Opcode_wsr_br_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_br_encode_fns[] = {
  Opcode_xsr_br_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_ccount_encode_fns[] = {
  Opcode_rsr_ccount_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_ccount_encode_fns[] = {
  Opcode_wsr_ccount_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_ccount_encode_fns[] = {
  Opcode_xsr_ccount_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_ccompare0_encode_fns[] = {
  Opcode_rsr_ccompare0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_ccompare0_encode_fns[] = {
  Opcode_wsr_ccompare0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_ccompare0_encode_fns[] = {
  Opcode_xsr_ccompare0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_ccompare1_encode_fns[] = {
  Opcode_rsr_ccompare1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_ccompare1_encode_fns[] = {
  Opcode_wsr_ccompare1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_ccompare1_encode_fns[] = {
  Opcode_xsr_ccompare1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_ccompare2_encode_fns[] = {
  Opcode_rsr_ccompare2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_ccompare2_encode_fns[] = {
  Opcode_wsr_ccompare2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_ccompare2_encode_fns[] = {
  Opcode_xsr_ccompare2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ipf_encode_fns[] = {
  Opcode_ipf_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ihi_encode_fns[] = {
  Opcode_ihi_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_iii_encode_fns[] = {
  Opcode_iii_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_lict_encode_fns[] = {
  Opcode_lict_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_licw_encode_fns[] = {
  Opcode_licw_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_sict_encode_fns[] = {
  Opcode_sict_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_sicw_encode_fns[] = {
  Opcode_sicw_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_dhwb_encode_fns[] = {
  Opcode_dhwb_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_dhwbi_encode_fns[] = {
  Opcode_dhwbi_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_diwb_encode_fns[] = {
  Opcode_diwb_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_diwbi_encode_fns[] = {
  Opcode_diwbi_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_dhi_encode_fns[] = {
  Opcode_dhi_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_dii_encode_fns[] = {
  Opcode_dii_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_dpfr_encode_fns[] = {
  Opcode_dpfr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_dpfw_encode_fns[] = {
  Opcode_dpfw_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_dpfro_encode_fns[] = {
  Opcode_dpfro_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_dpfwo_encode_fns[] = {
  Opcode_dpfwo_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_sdct_encode_fns[] = {
  Opcode_sdct_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ldct_encode_fns[] = {
  Opcode_ldct_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_ptevaddr_encode_fns[] = {
  Opcode_wsr_ptevaddr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_ptevaddr_encode_fns[] = {
  Opcode_rsr_ptevaddr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_ptevaddr_encode_fns[] = {
  Opcode_xsr_ptevaddr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_rasid_encode_fns[] = {
  Opcode_rsr_rasid_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_rasid_encode_fns[] = {
  Opcode_wsr_rasid_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_rasid_encode_fns[] = {
  Opcode_xsr_rasid_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_itlbcfg_encode_fns[] = {
  Opcode_rsr_itlbcfg_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_itlbcfg_encode_fns[] = {
  Opcode_wsr_itlbcfg_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_itlbcfg_encode_fns[] = {
  Opcode_xsr_itlbcfg_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_dtlbcfg_encode_fns[] = {
  Opcode_rsr_dtlbcfg_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_dtlbcfg_encode_fns[] = {
  Opcode_wsr_dtlbcfg_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_dtlbcfg_encode_fns[] = {
  Opcode_xsr_dtlbcfg_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_idtlb_encode_fns[] = {
  Opcode_idtlb_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_pdtlb_encode_fns[] = {
  Opcode_pdtlb_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rdtlb0_encode_fns[] = {
  Opcode_rdtlb0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rdtlb1_encode_fns[] = {
  Opcode_rdtlb1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wdtlb_encode_fns[] = {
  Opcode_wdtlb_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_iitlb_encode_fns[] = {
  Opcode_iitlb_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_pitlb_encode_fns[] = {
  Opcode_pitlb_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ritlb0_encode_fns[] = {
  Opcode_ritlb0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ritlb1_encode_fns[] = {
  Opcode_ritlb1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_witlb_encode_fns[] = {
  Opcode_witlb_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ldpte_encode_fns[] = {
  Opcode_ldpte_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_hwwitlba_encode_fns[] = {
  Opcode_hwwitlba_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_hwwdtlba_encode_fns[] = {
  Opcode_hwwdtlba_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_cpenable_encode_fns[] = {
  Opcode_rsr_cpenable_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_cpenable_encode_fns[] = {
  Opcode_wsr_cpenable_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_cpenable_encode_fns[] = {
  Opcode_xsr_cpenable_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_clamps_encode_fns[] = {
  Opcode_clamps_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_nsa_encode_fns[] = {
  Opcode_nsa_Slot_inst_encode, 0, 0, 0, Opcode_nsa_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_nsau_encode_fns[] = {
  Opcode_nsau_Slot_inst_encode, 0, 0, 0, Opcode_nsau_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_sext_encode_fns[] = {
  Opcode_sext_Slot_inst_encode, 0, 0, 0, Opcode_sext_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_l32ai_encode_fns[] = {
  Opcode_l32ai_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_s32ri_encode_fns[] = {
  Opcode_s32ri_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_s32c1i_encode_fns[] = {
  Opcode_s32c1i_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_scompare1_encode_fns[] = {
  Opcode_rsr_scompare1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_scompare1_encode_fns[] = {
  Opcode_wsr_scompare1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_scompare1_encode_fns[] = {
  Opcode_xsr_scompare1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rsr_atomctl_encode_fns[] = {
  Opcode_rsr_atomctl_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wsr_atomctl_encode_fns[] = {
  Opcode_wsr_atomctl_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_xsr_atomctl_encode_fns[] = {
  Opcode_xsr_atomctl_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_quou_encode_fns[] = {
  Opcode_quou_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_quos_encode_fns[] = {
  Opcode_quos_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_remu_encode_fns[] = {
  Opcode_remu_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rems_encode_fns[] = {
  Opcode_rems_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rer_encode_fns[] = {
  Opcode_rer_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wer_encode_fns[] = {
  Opcode_wer_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_expstate_encode_fns[] = {
  Opcode_rur_expstate_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_expstate_encode_fns[] = {
  Opcode_wur_expstate_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_read_impwire_encode_fns[] = {
  Opcode_read_impwire_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_setb_expstate_encode_fns[] = {
  Opcode_setb_expstate_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_clrb_expstate_encode_fns[] = {
  Opcode_clrb_expstate_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wrmsk_expstate_encode_fns[] = {
  Opcode_wrmsk_expstate_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_st_regfile48_encode_fns[] = {
  0, 0, 0, 0, Opcode_st_regfile48_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_ld_regfile48_encode_fns[] = {
  0, 0, 0, 0, Opcode_ld_regfile48_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_mv_regfile48_encode_fns[] = {
  Opcode_mv_regfile48_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_st_regfile32x2_encode_fns[] = {
  0, 0, 0, 0, Opcode_st_regfile32x2_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_ld_regfile32x2_encode_fns[] = {
  0, 0, 0, 0, Opcode_ld_regfile32x2_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_mv_regfile32x2_encode_fns[] = {
  Opcode_mv_regfile32x2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_issue_stall_encode_fns[] = {
  Opcode_issue_stall_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_remove_stall_encode_fns[] = {
  Opcode_remove_stall_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_stall_all_encode_fns[] = {
  Opcode_stall_all_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_run_all_encode_fns[] = {
  Opcode_run_all_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_generate_int_encode_fns[] = {
  Opcode_generate_int_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_remove_int_encode_fns[] = {
  Opcode_remove_int_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_read_int_message_encode_fns[] = {
  Opcode_read_int_message_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_get_interrupting_core_id_encode_fns[] = {
  Opcode_get_interrupting_core_id_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_write_mintc_reg_encode_fns[] = {
  Opcode_write_mintc_reg_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_read_req_mintc_encode_fns[] = {
  Opcode_read_req_mintc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_read_reg_val_mintc_encode_fns[] = {
  Opcode_read_reg_val_mintc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_deassert_read_write_mintc_encode_fns[] = {
  Opcode_deassert_read_write_mintc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_assert_soft_reset_mintc_encode_fns[] = {
  Opcode_assert_soft_reset_mintc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_deassert_soft_reset_mintc_encode_fns[] = {
  Opcode_deassert_soft_reset_mintc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_read_mintc_ready_encode_fns[] = {
  0, 0, 0, Opcode_read_mintc_ready_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_calculate_avg_queue_encode_fns[] = {
  Opcode_calculate_avg_queue_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_get_diff_time_encode_fns[] = {
  Opcode_get_diff_time_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_crc16ccitt_encode_fns[] = {
  Opcode_crc16ccitt_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_crcinit_encode_fns[] = {
  Opcode_crcinit_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_crccont_encode_fns[] = {
  Opcode_crccont_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_sha1_encode_fns[] = {
  Opcode_sha1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_sha1_load_encode_fns[] = {
  Opcode_sha1_load_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_word_swap_encode_fns[] = {
  0, 0, 0, Opcode_word_swap_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_hword_swap_encode_fns[] = {
  0, 0, 0, Opcode_hword_swap_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_byte_shuffle_encode_fns[] = {
  0, 0, 0, Opcode_byte_shuffle_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bitextu_encode_fns[] = {
  0, 0, 0, Opcode_bitextu_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bitexts_encode_fns[] = {
  0, 0, 0, Opcode_bitexts_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_variable_bit_load_encode_fns[] = {
  0, 0, 0, 0, Opcode_variable_bit_load_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_variable_bit_and_encode_fns[] = {
  0, 0, 0, Opcode_variable_bit_and_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bitcins_encode_fns[] = {
  0, 0, 0, Opcode_bitcins_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bitins_encode_fns[] = {
  0, 0, 0, Opcode_bitins_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bitextu_long_encode_fns[] = {
  0, 0, 0, Opcode_bitextu_long_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bitexts_long_encode_fns[] = {
  0, 0, 0, Opcode_bitexts_long_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bitcins_long_encode_fns[] = {
  0, 0, 0, Opcode_bitcins_long_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bitins_long_encode_fns[] = {
  0, 0, 0, Opcode_bitins_long_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_long_and_encode_fns[] = {
  0, 0, 0, 0, Opcode_long_and_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_pop_encode_fns[] = {
  0, 0, 0, Opcode_pop_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_pop_long_encode_fns[] = {
  0, 0, 0, Opcode_pop_long_Slot_flix64_0_slot1_encode, Opcode_pop_long_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_set_equals_encode_fns[] = {
  0, 0, 0, Opcode_set_equals_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_set_equals_imm_encode_fns[] = {
  0, 0, 0, Opcode_set_equals_imm_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_set_not_equals_encode_fns[] = {
  0, 0, 0, Opcode_set_not_equals_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_set_not_equals_imm_encode_fns[] = {
  0, 0, 0, Opcode_set_not_equals_imm_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_baddu_encode_fns[] = {
  0, 0, 0, Opcode_baddu_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_clz_encode_fns[] = {
  0, 0, 0, Opcode_clz_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_clo_encode_fns[] = {
  0, 0, 0, Opcode_clo_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bsr_encode_fns[] = {
  0, 0, 0, Opcode_bsr_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bsr_long_encode_fns[] = {
  0, 0, 0, Opcode_bsr_long_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bsf_encode_fns[] = {
  0, 0, 0, Opcode_bsf_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bsf_long_encode_fns[] = {
  Opcode_bsf_long_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bitwise_not_encode_fns[] = {
  0, 0, 0, Opcode_bitwise_not_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_rol_encode_fns[] = {
  0, 0, 0, Opcode_rol_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_ror_encode_fns[] = {
  0, 0, 0, Opcode_ror_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_cond_store_encode_fns[] = {
  0, 0, 0, 0, Opcode_cond_store_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_get_index_encode_fns[] = {
  0, 0, 0, Opcode_get_index_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_get_emap_encode_fns[] = {
  0, 0, 0, Opcode_get_emap_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_fusion_sll_or_encode_fns[] = {
  0, 0, 0, Opcode_fusion_sll_or_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_fusion_and_srl_encode_fns[] = {
  0, 0, 0, Opcode_fusion_and_srl_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_fusion_andi_srl_encode_fns[] = {
  0, 0, 0, Opcode_fusion_andi_srl_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_fusion_srl_and_encode_fns[] = {
  0, 0, 0, Opcode_fusion_srl_and_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_fusion_srl_andi_encode_fns[] = {
  0, 0, 0, Opcode_fusion_srl_andi_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_fusion_srl_andi16_encode_fns[] = {
  0, 0, 0, Opcode_fusion_srl_andi16_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_fusion_andi16_srl_encode_fns[] = {
  0, 0, 0, Opcode_fusion_andi16_srl_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_fusion_l32i_add_encode_fns[] = {
  Opcode_fusion_l32i_add_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_fusion_addi_s32i_encode_fns[] = {
  Opcode_fusion_addi_s32i_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_fusion0_addi_s32i_encode_fns[] = {
  Opcode_fusion0_addi_s32i_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_fusion1_addi_s32i_encode_fns[] = {
  Opcode_fusion1_addi_s32i_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_fusion_slli_sub_encode_fns[] = {
  0, 0, 0, 0, Opcode_fusion_slli_sub_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_fusion_slli_add_encode_fns[] = {
  0, 0, 0, Opcode_fusion_slli_add_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_fusion_slli_xor_encode_fns[] = {
  0, 0, 0, Opcode_fusion_slli_xor_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_sem_acquire_encode_fns[] = {
  Opcode_sem_acquire_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_sem_remove_request_encode_fns[] = {
  Opcode_sem_remove_request_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_sem_release_encode_fns[] = {
  Opcode_sem_release_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_check_sem_encode_fns[] = {
  0, 0, 0, Opcode_check_sem_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_read_sem_req_out_encode_fns[] = {
  Opcode_read_sem_req_out_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_assert_soft_reset_sem_encode_fns[] = {
  Opcode_assert_soft_reset_sem_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_deassert_soft_reset_sem_encode_fns[] = {
  Opcode_deassert_soft_reset_sem_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_li32x2_encode_fns[] = {
  0, 0, 0, 0, Opcode_li32x2_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_liu32x2_encode_fns[] = {
  0, 0, 0, 0, Opcode_liu32x2_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_si32x2_encode_fns[] = {
  0, 0, 0, 0, Opcode_si32x2_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_siu32x2_encode_fns[] = {
  0, 0, 0, 0, Opcode_siu32x2_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_zero32x2_encode_fns[] = {
  0, 0, 0, Opcode_zero32x2_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_inc32x2_encode_fns[] = {
  0, 0, 0, Opcode_inc32x2_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_dec32x2_encode_fns[] = {
  0, 0, 0, Opcode_dec32x2_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_add32x2_encode_fns[] = {
  0, 0, 0, Opcode_add32x2_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_add32x2_int_encode_fns[] = {
  0, 0, 0, Opcode_add32x2_int_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_sub32x2_encode_fns[] = {
  0, 0, 0, Opcode_sub32x2_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_sub32x2_int_encode_fns[] = {
  0, 0, 0, Opcode_sub32x2_int_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_equals32x2_encode_fns[] = {
  0, 0, 0, Opcode_equals32x2_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_equals32x2_int_encode_fns[] = {
  0, 0, 0, Opcode_equals32x2_int_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_not_equals32x2_encode_fns[] = {
  0, 0, 0, Opcode_not_equals32x2_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_not_equals32x2_int_encode_fns[] = {
  0, 0, 0, Opcode_not_equals32x2_int_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_lt32x2_encode_fns[] = {
  0, 0, 0, 0, Opcode_lt32x2_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_lte32x2_encode_fns[] = {
  0, 0, 0, 0, Opcode_lte32x2_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_and32x2_encode_fns[] = {
  0, 0, 0, Opcode_and32x2_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_or32x2_encode_fns[] = {
  0, 0, 0, Opcode_or32x2_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_xor32x2_encode_fns[] = {
  0, 0, 0, Opcode_xor32x2_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_li48_encode_fns[] = {
  0, 0, 0, 0, Opcode_li48_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_liu48_encode_fns[] = {
  0, 0, 0, 0, Opcode_liu48_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_si48_encode_fns[] = {
  0, 0, 0, 0, Opcode_si48_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_siu48_encode_fns[] = {
  0, 0, 0, 0, Opcode_siu48_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_zero48_encode_fns[] = {
  0, 0, 0, Opcode_zero48_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_equals48_encode_fns[] = {
  0, 0, 0, Opcode_equals48_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_equals48_int_encode_fns[] = {
  0, 0, 0, Opcode_equals48_int_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_not_equals48_encode_fns[] = {
  0, 0, 0, Opcode_not_equals48_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_not_equals48_int_encode_fns[] = {
  0, 0, 0, Opcode_not_equals48_int_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_montgomery_mul_mod_encode_fns[] = {
  Opcode_montgomery_mul_mod_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_maddgf2_encode_fns[] = {
  Opcode_maddgf2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mulgf2_encode_fns[] = {
  Opcode_mulgf2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_zero32x4_encode_fns[] = {
  0, 0, 0, 0, Opcode_zero32x4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_cvt16x4ur32x4s_encode_fns[] = {
  0, 0, 0, Opcode_cvt16x4ur32x4s_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_cvt32x4ur16x4s_encode_fns[] = {
  0, 0, 0, Opcode_cvt32x4ur16x4s_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_li32x4_encode_fns[] = {
  0, 0, 0, 0, Opcode_li32x4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_li32x4_16x4_encode_fns[] = {
  0, 0, 0, 0, Opcode_li32x4_16x4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_si32x4_encode_fns[] = {
  0, 0, 0, 0, Opcode_si32x4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_si32x4_16x4_encode_fns[] = {
  0, 0, 0, 0, Opcode_si32x4_16x4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_mv32x4_encode_fns[] = {
  0, 0, 0, 0, Opcode_mv32x4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_li16x4_encode_fns[] = {
  0, 0, 0, 0, Opcode_li16x4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_si16x4_encode_fns[] = {
  0, 0, 0, 0, Opcode_si16x4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_liu32x4_encode_fns[] = {
  0, 0, 0, 0, Opcode_liu32x4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_liu32x4_16x4_encode_fns[] = {
  0, 0, 0, 0, Opcode_liu32x4_16x4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_siu32x4_encode_fns[] = {
  0, 0, 0, 0, Opcode_siu32x4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_siu32x4_16x4_encode_fns[] = {
  0, 0, 0, 0, Opcode_siu32x4_16x4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_liu16x4_encode_fns[] = {
  0, 0, 0, 0, Opcode_liu16x4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_siu16x4_encode_fns[] = {
  0, 0, 0, 0, Opcode_siu16x4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_radd32x4r32_encode_fns[] = {
  0, 0, 0, 0, Opcode_radd32x4r32_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_radd32x4r32_cksum_encode_fns[] = {
  0, 0, 0, 0, Opcode_radd32x4r32_cksum_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_add32x4_encode_fns[] = {
  0, 0, 0, Opcode_add32x4_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_hdr_validation_encode_fns[] = {
  Opcode_hdr_validation_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_equals32x4_encode_fns[] = {
  0, 0, 0, 0, Opcode_equals32x4_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_equals32x4_int_encode_fns[] = {
  0, 0, 0, 0, Opcode_equals32x4_int_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_not_equals32x4_encode_fns[] = {
  0, 0, 0, Opcode_not_equals32x4_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_not_equals32x4_int_encode_fns[] = {
  0, 0, 0, Opcode_not_equals32x4_int_Slot_flix64_0_slot1_encode, 0
};

static xtensa_opcode_encode_fn Opcode_bmp_intersection0_encode_fns[] = {
  Opcode_bmp_intersection0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_bmp_intersection1_encode_fns[] = {
  Opcode_bmp_intersection1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_load_pkt_encode_fns[] = {
  Opcode_load_pkt_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_get_eqid_encode_fns[] = {
  Opcode_get_eqid_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_t1_lookup_encode_fns[] = {
  Opcode_t1_lookup_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_t2_lookup_encode_fns[] = {
  Opcode_t2_lookup_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_init_encode_fns[] = {
  Opcode_init_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ff_encode_fns[] = {
  0, 0, 0, 0, Opcode_ff_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_gg_encode_fns[] = {
  0, 0, 0, 0, Opcode_gg_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_hh_encode_fns[] = {
  0, 0, 0, 0, Opcode_hh_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_ii_encode_fns[] = {
  0, 0, 0, 0, Opcode_ii_Slot_flix64_0_slot0_encode
};

static xtensa_opcode_encode_fn Opcode_mac_hash0_encode_fns[] = {
  Opcode_mac_hash0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mac_hash1_encode_fns[] = {
  Opcode_mac_hash1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mac_hash2_encode_fns[] = {
  Opcode_mac_hash2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_mac_hash3_encode_fns[] = {
  Opcode_mac_hash3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ipf_hash_encode_fns[] = {
  Opcode_ipf_hash_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_ipf_hash_final_encode_fns[] = {
  Opcode_ipf_hash_final_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_run_stall_encode_fns[] = {
  Opcode_rur_run_stall_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_run_stall_encode_fns[] = {
  Opcode_wur_run_stall_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_out_interrupt_word_encode_fns[] = {
  Opcode_rur_out_interrupt_word_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_out_interrupt_word_encode_fns[] = {
  Opcode_wur_out_interrupt_word_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_reg_addr_mintc_encode_fns[] = {
  Opcode_rur_reg_addr_mintc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_reg_addr_mintc_encode_fns[] = {
  Opcode_wur_reg_addr_mintc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_data_out_mintc_encode_fns[] = {
  Opcode_rur_data_out_mintc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_data_out_mintc_encode_fns[] = {
  Opcode_wur_data_out_mintc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_write_mintc_encode_fns[] = {
  Opcode_rur_write_mintc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_write_mintc_encode_fns[] = {
  Opcode_wur_write_mintc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_read_mintc_encode_fns[] = {
  Opcode_rur_read_mintc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_read_mintc_encode_fns[] = {
  Opcode_wur_read_mintc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_programming_mode_mintc_encode_fns[] = {
  Opcode_rur_programming_mode_mintc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_programming_mode_mintc_encode_fns[] = {
  Opcode_wur_programming_mode_mintc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_soft_reset_mintc_encode_fns[] = {
  Opcode_rur_soft_reset_mintc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_soft_reset_mintc_encode_fns[] = {
  Opcode_wur_soft_reset_mintc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_weight_red_encode_fns[] = {
  Opcode_rur_weight_red_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_weight_red_encode_fns[] = {
  Opcode_wur_weight_red_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_output_rate_encode_fns[] = {
  Opcode_rur_output_rate_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_output_rate_encode_fns[] = {
  Opcode_wur_output_rate_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_look_up_max_index_encode_fns[] = {
  Opcode_rur_look_up_max_index_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_look_up_max_index_encode_fns[] = {
  Opcode_wur_look_up_max_index_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_crc_s_encode_fns[] = {
  Opcode_rur_crc_s_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_crc_s_encode_fns[] = {
  Opcode_wur_crc_s_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_cnt_encode_fns[] = {
  Opcode_rur_cnt_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_cnt_encode_fns[] = {
  Opcode_wur_cnt_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_crc_poly_encode_fns[] = {
  Opcode_rur_crc_poly_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_crc_poly_encode_fns[] = {
  Opcode_wur_crc_poly_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_crcmode_encode_fns[] = {
  Opcode_rur_crcmode_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_crcmode_encode_fns[] = {
  Opcode_wur_crcmode_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_dcnt_encode_fns[] = {
  Opcode_rur_dcnt_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_dcnt_encode_fns[] = {
  Opcode_wur_dcnt_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_w0_encode_fns[] = {
  Opcode_rur_w0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_w0_encode_fns[] = {
  Opcode_wur_w0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_w1_encode_fns[] = {
  Opcode_rur_w1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_w1_encode_fns[] = {
  Opcode_wur_w1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_w2_encode_fns[] = {
  Opcode_rur_w2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_w2_encode_fns[] = {
  Opcode_wur_w2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_w3_encode_fns[] = {
  Opcode_rur_w3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_w3_encode_fns[] = {
  Opcode_wur_w3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_w4_encode_fns[] = {
  Opcode_rur_w4_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_w4_encode_fns[] = {
  Opcode_wur_w4_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_w5_encode_fns[] = {
  Opcode_rur_w5_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_w5_encode_fns[] = {
  Opcode_wur_w5_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_w6_encode_fns[] = {
  Opcode_rur_w6_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_w6_encode_fns[] = {
  Opcode_wur_w6_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_w7_encode_fns[] = {
  Opcode_rur_w7_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_w7_encode_fns[] = {
  Opcode_wur_w7_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_w8_encode_fns[] = {
  Opcode_rur_w8_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_w8_encode_fns[] = {
  Opcode_wur_w8_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_w9_encode_fns[] = {
  Opcode_rur_w9_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_w9_encode_fns[] = {
  Opcode_wur_w9_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_w10_encode_fns[] = {
  Opcode_rur_w10_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_w10_encode_fns[] = {
  Opcode_wur_w10_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_w11_encode_fns[] = {
  Opcode_rur_w11_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_w11_encode_fns[] = {
  Opcode_wur_w11_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_w12_encode_fns[] = {
  Opcode_rur_w12_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_w12_encode_fns[] = {
  Opcode_wur_w12_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_w13_encode_fns[] = {
  Opcode_rur_w13_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_w13_encode_fns[] = {
  Opcode_wur_w13_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_w14_encode_fns[] = {
  Opcode_rur_w14_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_w14_encode_fns[] = {
  Opcode_wur_w14_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_w15_encode_fns[] = {
  Opcode_rur_w15_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_w15_encode_fns[] = {
  Opcode_wur_w15_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_mya_encode_fns[] = {
  Opcode_rur_mya_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_mya_encode_fns[] = {
  Opcode_wur_mya_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_myb_encode_fns[] = {
  Opcode_rur_myb_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_myb_encode_fns[] = {
  Opcode_wur_myb_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_myc_encode_fns[] = {
  Opcode_rur_myc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_myc_encode_fns[] = {
  Opcode_wur_myc_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_myd_encode_fns[] = {
  Opcode_rur_myd_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_myd_encode_fns[] = {
  Opcode_wur_myd_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_mye_encode_fns[] = {
  Opcode_rur_mye_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_mye_encode_fns[] = {
  Opcode_wur_mye_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_msb_offset_encode_fns[] = {
  Opcode_rur_msb_offset_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_msb_offset_encode_fns[] = {
  Opcode_wur_msb_offset_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_sem_req_out_encode_fns[] = {
  Opcode_rur_sem_req_out_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_sem_req_out_encode_fns[] = {
  Opcode_wur_sem_req_out_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_sem_soft_reset_encode_fns[] = {
  Opcode_rur_sem_soft_reset_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_sem_soft_reset_encode_fns[] = {
  Opcode_wur_sem_soft_reset_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_accum_0_encode_fns[] = {
  Opcode_rur_accum_0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_accum_0_encode_fns[] = {
  Opcode_wur_accum_0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_accum_1_encode_fns[] = {
  Opcode_rur_accum_1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_accum_1_encode_fns[] = {
  Opcode_wur_accum_1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_result_0_encode_fns[] = {
  Opcode_rur_result_0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_result_0_encode_fns[] = {
  Opcode_wur_result_0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_result_1_encode_fns[] = {
  Opcode_rur_result_1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_result_1_encode_fns[] = {
  Opcode_wur_result_1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_tob0_ptr_encode_fns[] = {
  Opcode_rur_tob0_ptr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_tob0_ptr_encode_fns[] = {
  Opcode_wur_tob0_ptr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_tob1_ptr_encode_fns[] = {
  Opcode_rur_tob1_ptr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_tob1_ptr_encode_fns[] = {
  Opcode_wur_tob1_ptr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_tob2_ptr_encode_fns[] = {
  Opcode_rur_tob2_ptr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_tob2_ptr_encode_fns[] = {
  Opcode_wur_tob2_ptr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_tob3_ptr_encode_fns[] = {
  Opcode_rur_tob3_ptr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_tob3_ptr_encode_fns[] = {
  Opcode_wur_tob3_ptr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_tob4_ptr_encode_fns[] = {
  Opcode_rur_tob4_ptr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_tob4_ptr_encode_fns[] = {
  Opcode_wur_tob4_ptr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_dst_rib_t2_ptr_encode_fns[] = {
  Opcode_rur_dst_rib_t2_ptr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_dst_rib_t2_ptr_encode_fns[] = {
  Opcode_wur_dst_rib_t2_ptr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_src_rib_t2_ptr_encode_fns[] = {
  Opcode_rur_src_rib_t2_ptr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_src_rib_t2_ptr_encode_fns[] = {
  Opcode_wur_src_rib_t2_ptr_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_field_val0_encode_fns[] = {
  Opcode_rur_field_val0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_field_val0_encode_fns[] = {
  Opcode_wur_field_val0_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_field_val1_encode_fns[] = {
  Opcode_rur_field_val1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_field_val1_encode_fns[] = {
  Opcode_wur_field_val1_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_field_val2_encode_fns[] = {
  Opcode_rur_field_val2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_field_val2_encode_fns[] = {
  Opcode_wur_field_val2_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_field_val3_encode_fns[] = {
  Opcode_rur_field_val3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_field_val3_encode_fns[] = {
  Opcode_wur_field_val3_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_field_val4_encode_fns[] = {
  Opcode_rur_field_val4_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_field_val4_encode_fns[] = {
  Opcode_wur_field_val4_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_field_index_encode_fns[] = {
  Opcode_rur_field_index_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_field_index_encode_fns[] = {
  Opcode_wur_field_index_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_rur_ss_encode_fns[] = {
  Opcode_rur_ss_Slot_inst_encode, 0, 0, 0, 0
};

static xtensa_opcode_encode_fn Opcode_wur_ss_encode_fns[] = {
  Opcode_wur_ss_Slot_inst_encode, 0, 0, 0, 0
};


/* Opcode table.  */

static xtensa_funcUnit_use Opcode_byte_shuffle_funcUnit_uses[] = {
  { FUNCUNIT_select_byte, 1 },
  { FUNCUNIT_select_byte, 2 },
  { FUNCUNIT_select_byte, 3 },
  { FUNCUNIT_select_byte, 4 }
};

static xtensa_funcUnit_use Opcode_bitextu_funcUnit_uses[] = {
  { FUNCUNIT_e4, 2 },
  { FUNCUNIT_e_final, 3 }
};

static xtensa_funcUnit_use Opcode_bitexts_funcUnit_uses[] = {
  { FUNCUNIT_e4, 2 },
  { FUNCUNIT_e5, 3 },
  { FUNCUNIT_e_final, 3 }
};

static xtensa_funcUnit_use Opcode_variable_bit_load_funcUnit_uses[] = {
  { FUNCUNIT_e4, 4 },
  { FUNCUNIT_e_final, 5 }
};

static xtensa_funcUnit_use Opcode_variable_bit_and_funcUnit_uses[] = {
  { FUNCUNIT_e4, 2 },
  { FUNCUNIT_e_final, 3 },
  { FUNCUNIT_e4, 3 },
  { FUNCUNIT_e_final, 4 }
};

static xtensa_funcUnit_use Opcode_bitcins_funcUnit_uses[] = {
  { FUNCUNIT_e4, 2 },
  { FUNCUNIT_e_final, 3 }
};

static xtensa_funcUnit_use Opcode_bitins_funcUnit_uses[] = {
  { FUNCUNIT_e4, 2 },
  { FUNCUNIT_e_final, 3 },
  { FUNCUNIT_e4, 3 },
  { FUNCUNIT_e_final, 4 }
};

static xtensa_funcUnit_use Opcode_bitextu_long_funcUnit_uses[] = {
  { FUNCUNIT_e4_long, 2 },
  { FUNCUNIT_e_final_long, 3 }
};

static xtensa_funcUnit_use Opcode_bitexts_long_funcUnit_uses[] = {
  { FUNCUNIT_e4_long, 2 },
  { FUNCUNIT_e5_long, 3 },
  { FUNCUNIT_e_final_long, 3 }
};

static xtensa_funcUnit_use Opcode_bitcins_long_funcUnit_uses[] = {
  { FUNCUNIT_e4_long, 2 },
  { FUNCUNIT_e_final_long, 3 }
};

static xtensa_funcUnit_use Opcode_bitins_long_funcUnit_uses[] = {
  { FUNCUNIT_e4_long, 2 },
  { FUNCUNIT_e_final_long, 3 },
  { FUNCUNIT_e4_long, 3 },
  { FUNCUNIT_e_final_long, 4 }
};

static xtensa_funcUnit_use Opcode_get_emap_funcUnit_uses[] = {
  { FUNCUNIT_e4_long, 2 },
  { FUNCUNIT_e_final_long, 3 },
  { FUNCUNIT_inc, 1 }
};

static xtensa_funcUnit_use Opcode_equals32x2_funcUnit_uses[] = {
  { FUNCUNIT_equaltiy, 1 }
};

static xtensa_funcUnit_use Opcode_equals32x2_int_funcUnit_uses[] = {
  { FUNCUNIT_equaltiy, 1 }
};

static xtensa_funcUnit_use Opcode_not_equals32x2_funcUnit_uses[] = {
  { FUNCUNIT_equaltiy, 1 }
};

static xtensa_funcUnit_use Opcode_not_equals32x2_int_funcUnit_uses[] = {
  { FUNCUNIT_equaltiy, 1 }
};

static xtensa_funcUnit_use Opcode_lt32x2_funcUnit_uses[] = {
  { FUNCUNIT_compare, 1 }
};

static xtensa_funcUnit_use Opcode_lte32x2_funcUnit_uses[] = {
  { FUNCUNIT_compare, 1 }
};

static xtensa_funcUnit_use Opcode_equals48_funcUnit_uses[] = {
  { FUNCUNIT_equaltiy48, 1 }
};

static xtensa_funcUnit_use Opcode_equals48_int_funcUnit_uses[] = {
  { FUNCUNIT_equaltiy48, 1 }
};

static xtensa_funcUnit_use Opcode_not_equals48_funcUnit_uses[] = {
  { FUNCUNIT_equaltiy48, 1 }
};

static xtensa_funcUnit_use Opcode_not_equals48_int_funcUnit_uses[] = {
  { FUNCUNIT_equaltiy48, 1 }
};

static xtensa_funcUnit_use Opcode_equals32x4_funcUnit_uses[] = {
  { FUNCUNIT_equaltiy32x4, 1 }
};

static xtensa_funcUnit_use Opcode_equals32x4_int_funcUnit_uses[] = {
  { FUNCUNIT_equaltiy32x4, 1 }
};

static xtensa_funcUnit_use Opcode_not_equals32x4_funcUnit_uses[] = {
  { FUNCUNIT_equaltiy32x4, 1 }
};

static xtensa_funcUnit_use Opcode_not_equals32x4_int_funcUnit_uses[] = {
  { FUNCUNIT_equaltiy32x4, 1 }
};

static xtensa_opcode_internal opcodes[] = {
  { "excw", ICLASS_xt_iclass_excw,
    0,
    Opcode_excw_encode_fns, 0, 0 },
  { "rfe", ICLASS_xt_iclass_rfe,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_rfe_encode_fns, 0, 0 },
  { "rfde", ICLASS_xt_iclass_rfde,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_rfde_encode_fns, 0, 0 },
  { "syscall", ICLASS_xt_iclass_syscall,
    0,
    Opcode_syscall_encode_fns, 0, 0 },
  { "call12", ICLASS_xt_iclass_call12,
    XTENSA_OPCODE_IS_CALL,
    Opcode_call12_encode_fns, 0, 0 },
  { "call8", ICLASS_xt_iclass_call8,
    XTENSA_OPCODE_IS_CALL,
    Opcode_call8_encode_fns, 0, 0 },
  { "call4", ICLASS_xt_iclass_call4,
    XTENSA_OPCODE_IS_CALL,
    Opcode_call4_encode_fns, 0, 0 },
  { "callx12", ICLASS_xt_iclass_callx12,
    XTENSA_OPCODE_IS_CALL,
    Opcode_callx12_encode_fns, 0, 0 },
  { "callx8", ICLASS_xt_iclass_callx8,
    XTENSA_OPCODE_IS_CALL,
    Opcode_callx8_encode_fns, 0, 0 },
  { "callx4", ICLASS_xt_iclass_callx4,
    XTENSA_OPCODE_IS_CALL,
    Opcode_callx4_encode_fns, 0, 0 },
  { "entry", ICLASS_xt_iclass_entry,
    0,
    Opcode_entry_encode_fns, 0, 0 },
  { "movsp", ICLASS_xt_iclass_movsp,
    0,
    Opcode_movsp_encode_fns, 0, 0 },
  { "rotw", ICLASS_xt_iclass_rotw,
    0,
    Opcode_rotw_encode_fns, 0, 0 },
  { "retw", ICLASS_xt_iclass_retw,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_retw_encode_fns, 0, 0 },
  { "retw.n", ICLASS_xt_iclass_retw,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_retw_n_encode_fns, 0, 0 },
  { "rfwo", ICLASS_xt_iclass_rfwou,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_rfwo_encode_fns, 0, 0 },
  { "rfwu", ICLASS_xt_iclass_rfwou,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_rfwu_encode_fns, 0, 0 },
  { "l32e", ICLASS_xt_iclass_l32e,
    0,
    Opcode_l32e_encode_fns, 0, 0 },
  { "s32e", ICLASS_xt_iclass_s32e,
    0,
    Opcode_s32e_encode_fns, 0, 0 },
  { "rsr.windowbase", ICLASS_xt_iclass_rsr_windowbase,
    0,
    Opcode_rsr_windowbase_encode_fns, 0, 0 },
  { "wsr.windowbase", ICLASS_xt_iclass_wsr_windowbase,
    0,
    Opcode_wsr_windowbase_encode_fns, 0, 0 },
  { "xsr.windowbase", ICLASS_xt_iclass_xsr_windowbase,
    0,
    Opcode_xsr_windowbase_encode_fns, 0, 0 },
  { "rsr.windowstart", ICLASS_xt_iclass_rsr_windowstart,
    0,
    Opcode_rsr_windowstart_encode_fns, 0, 0 },
  { "wsr.windowstart", ICLASS_xt_iclass_wsr_windowstart,
    0,
    Opcode_wsr_windowstart_encode_fns, 0, 0 },
  { "xsr.windowstart", ICLASS_xt_iclass_xsr_windowstart,
    0,
    Opcode_xsr_windowstart_encode_fns, 0, 0 },
  { "add.n", ICLASS_xt_iclass_add_n,
    0,
    Opcode_add_n_encode_fns, 0, 0 },
  { "addi.n", ICLASS_xt_iclass_addi_n,
    0,
    Opcode_addi_n_encode_fns, 0, 0 },
  { "beqz.n", ICLASS_xt_iclass_bz6,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_beqz_n_encode_fns, 0, 0 },
  { "bnez.n", ICLASS_xt_iclass_bz6,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bnez_n_encode_fns, 0, 0 },
  { "ill.n", ICLASS_xt_iclass_ill_n,
    0,
    Opcode_ill_n_encode_fns, 0, 0 },
  { "l32i.n", ICLASS_xt_iclass_loadi4,
    0,
    Opcode_l32i_n_encode_fns, 0, 0 },
  { "mov.n", ICLASS_xt_iclass_mov_n,
    0,
    Opcode_mov_n_encode_fns, 0, 0 },
  { "movi.n", ICLASS_xt_iclass_movi_n,
    0,
    Opcode_movi_n_encode_fns, 0, 0 },
  { "nop.n", ICLASS_xt_iclass_nopn,
    0,
    Opcode_nop_n_encode_fns, 0, 0 },
  { "ret.n", ICLASS_xt_iclass_retn,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_ret_n_encode_fns, 0, 0 },
  { "s32i.n", ICLASS_xt_iclass_storei4,
    0,
    Opcode_s32i_n_encode_fns, 0, 0 },
  { "rur.threadptr", ICLASS_rur_threadptr,
    0,
    Opcode_rur_threadptr_encode_fns, 0, 0 },
  { "wur.threadptr", ICLASS_wur_threadptr,
    0,
    Opcode_wur_threadptr_encode_fns, 0, 0 },
  { "addi", ICLASS_xt_iclass_addi,
    0,
    Opcode_addi_encode_fns, 0, 0 },
  { "addmi", ICLASS_xt_iclass_addmi,
    0,
    Opcode_addmi_encode_fns, 0, 0 },
  { "add", ICLASS_xt_iclass_addsub,
    0,
    Opcode_add_encode_fns, 0, 0 },
  { "sub", ICLASS_xt_iclass_addsub,
    0,
    Opcode_sub_encode_fns, 0, 0 },
  { "addx2", ICLASS_xt_iclass_addsub,
    0,
    Opcode_addx2_encode_fns, 0, 0 },
  { "addx4", ICLASS_xt_iclass_addsub,
    0,
    Opcode_addx4_encode_fns, 0, 0 },
  { "addx8", ICLASS_xt_iclass_addsub,
    0,
    Opcode_addx8_encode_fns, 0, 0 },
  { "subx2", ICLASS_xt_iclass_addsub,
    0,
    Opcode_subx2_encode_fns, 0, 0 },
  { "subx4", ICLASS_xt_iclass_addsub,
    0,
    Opcode_subx4_encode_fns, 0, 0 },
  { "subx8", ICLASS_xt_iclass_addsub,
    0,
    Opcode_subx8_encode_fns, 0, 0 },
  { "and", ICLASS_xt_iclass_bit,
    0,
    Opcode_and_encode_fns, 0, 0 },
  { "or", ICLASS_xt_iclass_bit,
    0,
    Opcode_or_encode_fns, 0, 0 },
  { "xor", ICLASS_xt_iclass_bit,
    0,
    Opcode_xor_encode_fns, 0, 0 },
  { "beqi", ICLASS_xt_iclass_bsi8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_beqi_encode_fns, 0, 0 },
  { "bnei", ICLASS_xt_iclass_bsi8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bnei_encode_fns, 0, 0 },
  { "bgei", ICLASS_xt_iclass_bsi8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bgei_encode_fns, 0, 0 },
  { "blti", ICLASS_xt_iclass_bsi8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_blti_encode_fns, 0, 0 },
  { "bbci", ICLASS_xt_iclass_bsi8b,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bbci_encode_fns, 0, 0 },
  { "bbsi", ICLASS_xt_iclass_bsi8b,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bbsi_encode_fns, 0, 0 },
  { "bgeui", ICLASS_xt_iclass_bsi8u,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bgeui_encode_fns, 0, 0 },
  { "bltui", ICLASS_xt_iclass_bsi8u,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bltui_encode_fns, 0, 0 },
  { "beq", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_beq_encode_fns, 0, 0 },
  { "bne", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bne_encode_fns, 0, 0 },
  { "bge", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bge_encode_fns, 0, 0 },
  { "blt", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_blt_encode_fns, 0, 0 },
  { "bgeu", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bgeu_encode_fns, 0, 0 },
  { "bltu", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bltu_encode_fns, 0, 0 },
  { "bany", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bany_encode_fns, 0, 0 },
  { "bnone", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bnone_encode_fns, 0, 0 },
  { "ball", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_ball_encode_fns, 0, 0 },
  { "bnall", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bnall_encode_fns, 0, 0 },
  { "bbc", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bbc_encode_fns, 0, 0 },
  { "bbs", ICLASS_xt_iclass_bst8,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bbs_encode_fns, 0, 0 },
  { "beqz", ICLASS_xt_iclass_bsz12,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_beqz_encode_fns, 0, 0 },
  { "bnez", ICLASS_xt_iclass_bsz12,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bnez_encode_fns, 0, 0 },
  { "bgez", ICLASS_xt_iclass_bsz12,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bgez_encode_fns, 0, 0 },
  { "bltz", ICLASS_xt_iclass_bsz12,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bltz_encode_fns, 0, 0 },
  { "call0", ICLASS_xt_iclass_call0,
    XTENSA_OPCODE_IS_CALL,
    Opcode_call0_encode_fns, 0, 0 },
  { "callx0", ICLASS_xt_iclass_callx0,
    XTENSA_OPCODE_IS_CALL,
    Opcode_callx0_encode_fns, 0, 0 },
  { "extui", ICLASS_xt_iclass_exti,
    0,
    Opcode_extui_encode_fns, 0, 0 },
  { "ill", ICLASS_xt_iclass_ill,
    0,
    Opcode_ill_encode_fns, 0, 0 },
  { "j", ICLASS_xt_iclass_jump,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_j_encode_fns, 0, 0 },
  { "jx", ICLASS_xt_iclass_jumpx,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_jx_encode_fns, 0, 0 },
  { "l16ui", ICLASS_xt_iclass_l16ui,
    0,
    Opcode_l16ui_encode_fns, 0, 0 },
  { "l16si", ICLASS_xt_iclass_l16si,
    0,
    Opcode_l16si_encode_fns, 0, 0 },
  { "l32i", ICLASS_xt_iclass_l32i,
    0,
    Opcode_l32i_encode_fns, 0, 0 },
  { "l32r", ICLASS_xt_iclass_l32r,
    0,
    Opcode_l32r_encode_fns, 0, 0 },
  { "l8ui", ICLASS_xt_iclass_l8i,
    0,
    Opcode_l8ui_encode_fns, 0, 0 },
  { "loop", ICLASS_xt_iclass_loop,
    XTENSA_OPCODE_IS_LOOP,
    Opcode_loop_encode_fns, 0, 0 },
  { "loopnez", ICLASS_xt_iclass_loopz,
    XTENSA_OPCODE_IS_LOOP,
    Opcode_loopnez_encode_fns, 0, 0 },
  { "loopgtz", ICLASS_xt_iclass_loopz,
    XTENSA_OPCODE_IS_LOOP,
    Opcode_loopgtz_encode_fns, 0, 0 },
  { "movi", ICLASS_xt_iclass_movi,
    0,
    Opcode_movi_encode_fns, 0, 0 },
  { "moveqz", ICLASS_xt_iclass_movz,
    0,
    Opcode_moveqz_encode_fns, 0, 0 },
  { "movnez", ICLASS_xt_iclass_movz,
    0,
    Opcode_movnez_encode_fns, 0, 0 },
  { "movltz", ICLASS_xt_iclass_movz,
    0,
    Opcode_movltz_encode_fns, 0, 0 },
  { "movgez", ICLASS_xt_iclass_movz,
    0,
    Opcode_movgez_encode_fns, 0, 0 },
  { "neg", ICLASS_xt_iclass_neg,
    0,
    Opcode_neg_encode_fns, 0, 0 },
  { "abs", ICLASS_xt_iclass_neg,
    0,
    Opcode_abs_encode_fns, 0, 0 },
  { "nop", ICLASS_xt_iclass_nop,
    0,
    Opcode_nop_encode_fns, 0, 0 },
  { "ret", ICLASS_xt_iclass_return,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_ret_encode_fns, 0, 0 },
  { "simcall", ICLASS_xt_iclass_simcall,
    0,
    Opcode_simcall_encode_fns, 0, 0 },
  { "s16i", ICLASS_xt_iclass_s16i,
    0,
    Opcode_s16i_encode_fns, 0, 0 },
  { "s32i", ICLASS_xt_iclass_s32i,
    0,
    Opcode_s32i_encode_fns, 0, 0 },
  { "s8i", ICLASS_xt_iclass_s8i,
    0,
    Opcode_s8i_encode_fns, 0, 0 },
  { "ssr", ICLASS_xt_iclass_sar,
    0,
    Opcode_ssr_encode_fns, 0, 0 },
  { "ssl", ICLASS_xt_iclass_sar,
    0,
    Opcode_ssl_encode_fns, 0, 0 },
  { "ssa8l", ICLASS_xt_iclass_sar,
    0,
    Opcode_ssa8l_encode_fns, 0, 0 },
  { "ssa8b", ICLASS_xt_iclass_sar,
    0,
    Opcode_ssa8b_encode_fns, 0, 0 },
  { "ssai", ICLASS_xt_iclass_sari,
    0,
    Opcode_ssai_encode_fns, 0, 0 },
  { "sll", ICLASS_xt_iclass_shifts,
    0,
    Opcode_sll_encode_fns, 0, 0 },
  { "src", ICLASS_xt_iclass_shiftst,
    0,
    Opcode_src_encode_fns, 0, 0 },
  { "srl", ICLASS_xt_iclass_shiftt,
    0,
    Opcode_srl_encode_fns, 0, 0 },
  { "sra", ICLASS_xt_iclass_shiftt,
    0,
    Opcode_sra_encode_fns, 0, 0 },
  { "slli", ICLASS_xt_iclass_slli,
    0,
    Opcode_slli_encode_fns, 0, 0 },
  { "srai", ICLASS_xt_iclass_srai,
    0,
    Opcode_srai_encode_fns, 0, 0 },
  { "srli", ICLASS_xt_iclass_srli,
    0,
    Opcode_srli_encode_fns, 0, 0 },
  { "memw", ICLASS_xt_iclass_memw,
    0,
    Opcode_memw_encode_fns, 0, 0 },
  { "extw", ICLASS_xt_iclass_extw,
    0,
    Opcode_extw_encode_fns, 0, 0 },
  { "isync", ICLASS_xt_iclass_isync,
    0,
    Opcode_isync_encode_fns, 0, 0 },
  { "rsync", ICLASS_xt_iclass_sync,
    0,
    Opcode_rsync_encode_fns, 0, 0 },
  { "esync", ICLASS_xt_iclass_sync,
    0,
    Opcode_esync_encode_fns, 0, 0 },
  { "dsync", ICLASS_xt_iclass_sync,
    0,
    Opcode_dsync_encode_fns, 0, 0 },
  { "rsil", ICLASS_xt_iclass_rsil,
    0,
    Opcode_rsil_encode_fns, 0, 0 },
  { "rsr.lend", ICLASS_xt_iclass_rsr_lend,
    0,
    Opcode_rsr_lend_encode_fns, 0, 0 },
  { "wsr.lend", ICLASS_xt_iclass_wsr_lend,
    0,
    Opcode_wsr_lend_encode_fns, 0, 0 },
  { "xsr.lend", ICLASS_xt_iclass_xsr_lend,
    0,
    Opcode_xsr_lend_encode_fns, 0, 0 },
  { "rsr.lcount", ICLASS_xt_iclass_rsr_lcount,
    0,
    Opcode_rsr_lcount_encode_fns, 0, 0 },
  { "wsr.lcount", ICLASS_xt_iclass_wsr_lcount,
    0,
    Opcode_wsr_lcount_encode_fns, 0, 0 },
  { "xsr.lcount", ICLASS_xt_iclass_xsr_lcount,
    0,
    Opcode_xsr_lcount_encode_fns, 0, 0 },
  { "rsr.lbeg", ICLASS_xt_iclass_rsr_lbeg,
    0,
    Opcode_rsr_lbeg_encode_fns, 0, 0 },
  { "wsr.lbeg", ICLASS_xt_iclass_wsr_lbeg,
    0,
    Opcode_wsr_lbeg_encode_fns, 0, 0 },
  { "xsr.lbeg", ICLASS_xt_iclass_xsr_lbeg,
    0,
    Opcode_xsr_lbeg_encode_fns, 0, 0 },
  { "rsr.sar", ICLASS_xt_iclass_rsr_sar,
    0,
    Opcode_rsr_sar_encode_fns, 0, 0 },
  { "wsr.sar", ICLASS_xt_iclass_wsr_sar,
    0,
    Opcode_wsr_sar_encode_fns, 0, 0 },
  { "xsr.sar", ICLASS_xt_iclass_xsr_sar,
    0,
    Opcode_xsr_sar_encode_fns, 0, 0 },
  { "rsr.litbase", ICLASS_xt_iclass_rsr_litbase,
    0,
    Opcode_rsr_litbase_encode_fns, 0, 0 },
  { "wsr.litbase", ICLASS_xt_iclass_wsr_litbase,
    0,
    Opcode_wsr_litbase_encode_fns, 0, 0 },
  { "xsr.litbase", ICLASS_xt_iclass_xsr_litbase,
    0,
    Opcode_xsr_litbase_encode_fns, 0, 0 },
  { "rsr.configid0", ICLASS_xt_iclass_rsr_configid0,
    0,
    Opcode_rsr_configid0_encode_fns, 0, 0 },
  { "wsr.configid0", ICLASS_xt_iclass_wsr_configid0,
    0,
    Opcode_wsr_configid0_encode_fns, 0, 0 },
  { "rsr.configid1", ICLASS_xt_iclass_rsr_configid1,
    0,
    Opcode_rsr_configid1_encode_fns, 0, 0 },
  { "rsr.ps", ICLASS_xt_iclass_rsr_ps,
    0,
    Opcode_rsr_ps_encode_fns, 0, 0 },
  { "wsr.ps", ICLASS_xt_iclass_wsr_ps,
    0,
    Opcode_wsr_ps_encode_fns, 0, 0 },
  { "xsr.ps", ICLASS_xt_iclass_xsr_ps,
    0,
    Opcode_xsr_ps_encode_fns, 0, 0 },
  { "rsr.epc1", ICLASS_xt_iclass_rsr_epc1,
    0,
    Opcode_rsr_epc1_encode_fns, 0, 0 },
  { "wsr.epc1", ICLASS_xt_iclass_wsr_epc1,
    0,
    Opcode_wsr_epc1_encode_fns, 0, 0 },
  { "xsr.epc1", ICLASS_xt_iclass_xsr_epc1,
    0,
    Opcode_xsr_epc1_encode_fns, 0, 0 },
  { "rsr.excsave1", ICLASS_xt_iclass_rsr_excsave1,
    0,
    Opcode_rsr_excsave1_encode_fns, 0, 0 },
  { "wsr.excsave1", ICLASS_xt_iclass_wsr_excsave1,
    0,
    Opcode_wsr_excsave1_encode_fns, 0, 0 },
  { "xsr.excsave1", ICLASS_xt_iclass_xsr_excsave1,
    0,
    Opcode_xsr_excsave1_encode_fns, 0, 0 },
  { "rsr.epc2", ICLASS_xt_iclass_rsr_epc2,
    0,
    Opcode_rsr_epc2_encode_fns, 0, 0 },
  { "wsr.epc2", ICLASS_xt_iclass_wsr_epc2,
    0,
    Opcode_wsr_epc2_encode_fns, 0, 0 },
  { "xsr.epc2", ICLASS_xt_iclass_xsr_epc2,
    0,
    Opcode_xsr_epc2_encode_fns, 0, 0 },
  { "rsr.excsave2", ICLASS_xt_iclass_rsr_excsave2,
    0,
    Opcode_rsr_excsave2_encode_fns, 0, 0 },
  { "wsr.excsave2", ICLASS_xt_iclass_wsr_excsave2,
    0,
    Opcode_wsr_excsave2_encode_fns, 0, 0 },
  { "xsr.excsave2", ICLASS_xt_iclass_xsr_excsave2,
    0,
    Opcode_xsr_excsave2_encode_fns, 0, 0 },
  { "rsr.epc3", ICLASS_xt_iclass_rsr_epc3,
    0,
    Opcode_rsr_epc3_encode_fns, 0, 0 },
  { "wsr.epc3", ICLASS_xt_iclass_wsr_epc3,
    0,
    Opcode_wsr_epc3_encode_fns, 0, 0 },
  { "xsr.epc3", ICLASS_xt_iclass_xsr_epc3,
    0,
    Opcode_xsr_epc3_encode_fns, 0, 0 },
  { "rsr.excsave3", ICLASS_xt_iclass_rsr_excsave3,
    0,
    Opcode_rsr_excsave3_encode_fns, 0, 0 },
  { "wsr.excsave3", ICLASS_xt_iclass_wsr_excsave3,
    0,
    Opcode_wsr_excsave3_encode_fns, 0, 0 },
  { "xsr.excsave3", ICLASS_xt_iclass_xsr_excsave3,
    0,
    Opcode_xsr_excsave3_encode_fns, 0, 0 },
  { "rsr.epc4", ICLASS_xt_iclass_rsr_epc4,
    0,
    Opcode_rsr_epc4_encode_fns, 0, 0 },
  { "wsr.epc4", ICLASS_xt_iclass_wsr_epc4,
    0,
    Opcode_wsr_epc4_encode_fns, 0, 0 },
  { "xsr.epc4", ICLASS_xt_iclass_xsr_epc4,
    0,
    Opcode_xsr_epc4_encode_fns, 0, 0 },
  { "rsr.excsave4", ICLASS_xt_iclass_rsr_excsave4,
    0,
    Opcode_rsr_excsave4_encode_fns, 0, 0 },
  { "wsr.excsave4", ICLASS_xt_iclass_wsr_excsave4,
    0,
    Opcode_wsr_excsave4_encode_fns, 0, 0 },
  { "xsr.excsave4", ICLASS_xt_iclass_xsr_excsave4,
    0,
    Opcode_xsr_excsave4_encode_fns, 0, 0 },
  { "rsr.epc5", ICLASS_xt_iclass_rsr_epc5,
    0,
    Opcode_rsr_epc5_encode_fns, 0, 0 },
  { "wsr.epc5", ICLASS_xt_iclass_wsr_epc5,
    0,
    Opcode_wsr_epc5_encode_fns, 0, 0 },
  { "xsr.epc5", ICLASS_xt_iclass_xsr_epc5,
    0,
    Opcode_xsr_epc5_encode_fns, 0, 0 },
  { "rsr.excsave5", ICLASS_xt_iclass_rsr_excsave5,
    0,
    Opcode_rsr_excsave5_encode_fns, 0, 0 },
  { "wsr.excsave5", ICLASS_xt_iclass_wsr_excsave5,
    0,
    Opcode_wsr_excsave5_encode_fns, 0, 0 },
  { "xsr.excsave5", ICLASS_xt_iclass_xsr_excsave5,
    0,
    Opcode_xsr_excsave5_encode_fns, 0, 0 },
  { "rsr.epc6", ICLASS_xt_iclass_rsr_epc6,
    0,
    Opcode_rsr_epc6_encode_fns, 0, 0 },
  { "wsr.epc6", ICLASS_xt_iclass_wsr_epc6,
    0,
    Opcode_wsr_epc6_encode_fns, 0, 0 },
  { "xsr.epc6", ICLASS_xt_iclass_xsr_epc6,
    0,
    Opcode_xsr_epc6_encode_fns, 0, 0 },
  { "rsr.excsave6", ICLASS_xt_iclass_rsr_excsave6,
    0,
    Opcode_rsr_excsave6_encode_fns, 0, 0 },
  { "wsr.excsave6", ICLASS_xt_iclass_wsr_excsave6,
    0,
    Opcode_wsr_excsave6_encode_fns, 0, 0 },
  { "xsr.excsave6", ICLASS_xt_iclass_xsr_excsave6,
    0,
    Opcode_xsr_excsave6_encode_fns, 0, 0 },
  { "rsr.epc7", ICLASS_xt_iclass_rsr_epc7,
    0,
    Opcode_rsr_epc7_encode_fns, 0, 0 },
  { "wsr.epc7", ICLASS_xt_iclass_wsr_epc7,
    0,
    Opcode_wsr_epc7_encode_fns, 0, 0 },
  { "xsr.epc7", ICLASS_xt_iclass_xsr_epc7,
    0,
    Opcode_xsr_epc7_encode_fns, 0, 0 },
  { "rsr.excsave7", ICLASS_xt_iclass_rsr_excsave7,
    0,
    Opcode_rsr_excsave7_encode_fns, 0, 0 },
  { "wsr.excsave7", ICLASS_xt_iclass_wsr_excsave7,
    0,
    Opcode_wsr_excsave7_encode_fns, 0, 0 },
  { "xsr.excsave7", ICLASS_xt_iclass_xsr_excsave7,
    0,
    Opcode_xsr_excsave7_encode_fns, 0, 0 },
  { "rsr.eps2", ICLASS_xt_iclass_rsr_eps2,
    0,
    Opcode_rsr_eps2_encode_fns, 0, 0 },
  { "wsr.eps2", ICLASS_xt_iclass_wsr_eps2,
    0,
    Opcode_wsr_eps2_encode_fns, 0, 0 },
  { "xsr.eps2", ICLASS_xt_iclass_xsr_eps2,
    0,
    Opcode_xsr_eps2_encode_fns, 0, 0 },
  { "rsr.eps3", ICLASS_xt_iclass_rsr_eps3,
    0,
    Opcode_rsr_eps3_encode_fns, 0, 0 },
  { "wsr.eps3", ICLASS_xt_iclass_wsr_eps3,
    0,
    Opcode_wsr_eps3_encode_fns, 0, 0 },
  { "xsr.eps3", ICLASS_xt_iclass_xsr_eps3,
    0,
    Opcode_xsr_eps3_encode_fns, 0, 0 },
  { "rsr.eps4", ICLASS_xt_iclass_rsr_eps4,
    0,
    Opcode_rsr_eps4_encode_fns, 0, 0 },
  { "wsr.eps4", ICLASS_xt_iclass_wsr_eps4,
    0,
    Opcode_wsr_eps4_encode_fns, 0, 0 },
  { "xsr.eps4", ICLASS_xt_iclass_xsr_eps4,
    0,
    Opcode_xsr_eps4_encode_fns, 0, 0 },
  { "rsr.eps5", ICLASS_xt_iclass_rsr_eps5,
    0,
    Opcode_rsr_eps5_encode_fns, 0, 0 },
  { "wsr.eps5", ICLASS_xt_iclass_wsr_eps5,
    0,
    Opcode_wsr_eps5_encode_fns, 0, 0 },
  { "xsr.eps5", ICLASS_xt_iclass_xsr_eps5,
    0,
    Opcode_xsr_eps5_encode_fns, 0, 0 },
  { "rsr.eps6", ICLASS_xt_iclass_rsr_eps6,
    0,
    Opcode_rsr_eps6_encode_fns, 0, 0 },
  { "wsr.eps6", ICLASS_xt_iclass_wsr_eps6,
    0,
    Opcode_wsr_eps6_encode_fns, 0, 0 },
  { "xsr.eps6", ICLASS_xt_iclass_xsr_eps6,
    0,
    Opcode_xsr_eps6_encode_fns, 0, 0 },
  { "rsr.eps7", ICLASS_xt_iclass_rsr_eps7,
    0,
    Opcode_rsr_eps7_encode_fns, 0, 0 },
  { "wsr.eps7", ICLASS_xt_iclass_wsr_eps7,
    0,
    Opcode_wsr_eps7_encode_fns, 0, 0 },
  { "xsr.eps7", ICLASS_xt_iclass_xsr_eps7,
    0,
    Opcode_xsr_eps7_encode_fns, 0, 0 },
  { "rsr.excvaddr", ICLASS_xt_iclass_rsr_excvaddr,
    0,
    Opcode_rsr_excvaddr_encode_fns, 0, 0 },
  { "wsr.excvaddr", ICLASS_xt_iclass_wsr_excvaddr,
    0,
    Opcode_wsr_excvaddr_encode_fns, 0, 0 },
  { "xsr.excvaddr", ICLASS_xt_iclass_xsr_excvaddr,
    0,
    Opcode_xsr_excvaddr_encode_fns, 0, 0 },
  { "rsr.depc", ICLASS_xt_iclass_rsr_depc,
    0,
    Opcode_rsr_depc_encode_fns, 0, 0 },
  { "wsr.depc", ICLASS_xt_iclass_wsr_depc,
    0,
    Opcode_wsr_depc_encode_fns, 0, 0 },
  { "xsr.depc", ICLASS_xt_iclass_xsr_depc,
    0,
    Opcode_xsr_depc_encode_fns, 0, 0 },
  { "rsr.exccause", ICLASS_xt_iclass_rsr_exccause,
    0,
    Opcode_rsr_exccause_encode_fns, 0, 0 },
  { "wsr.exccause", ICLASS_xt_iclass_wsr_exccause,
    0,
    Opcode_wsr_exccause_encode_fns, 0, 0 },
  { "xsr.exccause", ICLASS_xt_iclass_xsr_exccause,
    0,
    Opcode_xsr_exccause_encode_fns, 0, 0 },
  { "rsr.misc0", ICLASS_xt_iclass_rsr_misc0,
    0,
    Opcode_rsr_misc0_encode_fns, 0, 0 },
  { "wsr.misc0", ICLASS_xt_iclass_wsr_misc0,
    0,
    Opcode_wsr_misc0_encode_fns, 0, 0 },
  { "xsr.misc0", ICLASS_xt_iclass_xsr_misc0,
    0,
    Opcode_xsr_misc0_encode_fns, 0, 0 },
  { "rsr.misc1", ICLASS_xt_iclass_rsr_misc1,
    0,
    Opcode_rsr_misc1_encode_fns, 0, 0 },
  { "wsr.misc1", ICLASS_xt_iclass_wsr_misc1,
    0,
    Opcode_wsr_misc1_encode_fns, 0, 0 },
  { "xsr.misc1", ICLASS_xt_iclass_xsr_misc1,
    0,
    Opcode_xsr_misc1_encode_fns, 0, 0 },
  { "rsr.misc2", ICLASS_xt_iclass_rsr_misc2,
    0,
    Opcode_rsr_misc2_encode_fns, 0, 0 },
  { "wsr.misc2", ICLASS_xt_iclass_wsr_misc2,
    0,
    Opcode_wsr_misc2_encode_fns, 0, 0 },
  { "xsr.misc2", ICLASS_xt_iclass_xsr_misc2,
    0,
    Opcode_xsr_misc2_encode_fns, 0, 0 },
  { "rsr.misc3", ICLASS_xt_iclass_rsr_misc3,
    0,
    Opcode_rsr_misc3_encode_fns, 0, 0 },
  { "wsr.misc3", ICLASS_xt_iclass_wsr_misc3,
    0,
    Opcode_wsr_misc3_encode_fns, 0, 0 },
  { "xsr.misc3", ICLASS_xt_iclass_xsr_misc3,
    0,
    Opcode_xsr_misc3_encode_fns, 0, 0 },
  { "rsr.prid", ICLASS_xt_iclass_rsr_prid,
    0,
    Opcode_rsr_prid_encode_fns, 0, 0 },
  { "rsr.vecbase", ICLASS_xt_iclass_rsr_vecbase,
    0,
    Opcode_rsr_vecbase_encode_fns, 0, 0 },
  { "wsr.vecbase", ICLASS_xt_iclass_wsr_vecbase,
    0,
    Opcode_wsr_vecbase_encode_fns, 0, 0 },
  { "xsr.vecbase", ICLASS_xt_iclass_xsr_vecbase,
    0,
    Opcode_xsr_vecbase_encode_fns, 0, 0 },
  { "mul16u", ICLASS_xt_mul16,
    0,
    Opcode_mul16u_encode_fns, 0, 0 },
  { "mul16s", ICLASS_xt_mul16,
    0,
    Opcode_mul16s_encode_fns, 0, 0 },
  { "mull", ICLASS_xt_mul32,
    0,
    Opcode_mull_encode_fns, 0, 0 },
  { "mul.aa.ll", ICLASS_xt_iclass_mac16_aa,
    0,
    Opcode_mul_aa_ll_encode_fns, 0, 0 },
  { "mul.aa.hl", ICLASS_xt_iclass_mac16_aa,
    0,
    Opcode_mul_aa_hl_encode_fns, 0, 0 },
  { "mul.aa.lh", ICLASS_xt_iclass_mac16_aa,
    0,
    Opcode_mul_aa_lh_encode_fns, 0, 0 },
  { "mul.aa.hh", ICLASS_xt_iclass_mac16_aa,
    0,
    Opcode_mul_aa_hh_encode_fns, 0, 0 },
  { "umul.aa.ll", ICLASS_xt_iclass_mac16_aa,
    0,
    Opcode_umul_aa_ll_encode_fns, 0, 0 },
  { "umul.aa.hl", ICLASS_xt_iclass_mac16_aa,
    0,
    Opcode_umul_aa_hl_encode_fns, 0, 0 },
  { "umul.aa.lh", ICLASS_xt_iclass_mac16_aa,
    0,
    Opcode_umul_aa_lh_encode_fns, 0, 0 },
  { "umul.aa.hh", ICLASS_xt_iclass_mac16_aa,
    0,
    Opcode_umul_aa_hh_encode_fns, 0, 0 },
  { "mul.ad.ll", ICLASS_xt_iclass_mac16_ad,
    0,
    Opcode_mul_ad_ll_encode_fns, 0, 0 },
  { "mul.ad.hl", ICLASS_xt_iclass_mac16_ad,
    0,
    Opcode_mul_ad_hl_encode_fns, 0, 0 },
  { "mul.ad.lh", ICLASS_xt_iclass_mac16_ad,
    0,
    Opcode_mul_ad_lh_encode_fns, 0, 0 },
  { "mul.ad.hh", ICLASS_xt_iclass_mac16_ad,
    0,
    Opcode_mul_ad_hh_encode_fns, 0, 0 },
  { "mul.da.ll", ICLASS_xt_iclass_mac16_da,
    0,
    Opcode_mul_da_ll_encode_fns, 0, 0 },
  { "mul.da.hl", ICLASS_xt_iclass_mac16_da,
    0,
    Opcode_mul_da_hl_encode_fns, 0, 0 },
  { "mul.da.lh", ICLASS_xt_iclass_mac16_da,
    0,
    Opcode_mul_da_lh_encode_fns, 0, 0 },
  { "mul.da.hh", ICLASS_xt_iclass_mac16_da,
    0,
    Opcode_mul_da_hh_encode_fns, 0, 0 },
  { "mul.dd.ll", ICLASS_xt_iclass_mac16_dd,
    0,
    Opcode_mul_dd_ll_encode_fns, 0, 0 },
  { "mul.dd.hl", ICLASS_xt_iclass_mac16_dd,
    0,
    Opcode_mul_dd_hl_encode_fns, 0, 0 },
  { "mul.dd.lh", ICLASS_xt_iclass_mac16_dd,
    0,
    Opcode_mul_dd_lh_encode_fns, 0, 0 },
  { "mul.dd.hh", ICLASS_xt_iclass_mac16_dd,
    0,
    Opcode_mul_dd_hh_encode_fns, 0, 0 },
  { "mula.aa.ll", ICLASS_xt_iclass_mac16a_aa,
    0,
    Opcode_mula_aa_ll_encode_fns, 0, 0 },
  { "mula.aa.hl", ICLASS_xt_iclass_mac16a_aa,
    0,
    Opcode_mula_aa_hl_encode_fns, 0, 0 },
  { "mula.aa.lh", ICLASS_xt_iclass_mac16a_aa,
    0,
    Opcode_mula_aa_lh_encode_fns, 0, 0 },
  { "mula.aa.hh", ICLASS_xt_iclass_mac16a_aa,
    0,
    Opcode_mula_aa_hh_encode_fns, 0, 0 },
  { "muls.aa.ll", ICLASS_xt_iclass_mac16a_aa,
    0,
    Opcode_muls_aa_ll_encode_fns, 0, 0 },
  { "muls.aa.hl", ICLASS_xt_iclass_mac16a_aa,
    0,
    Opcode_muls_aa_hl_encode_fns, 0, 0 },
  { "muls.aa.lh", ICLASS_xt_iclass_mac16a_aa,
    0,
    Opcode_muls_aa_lh_encode_fns, 0, 0 },
  { "muls.aa.hh", ICLASS_xt_iclass_mac16a_aa,
    0,
    Opcode_muls_aa_hh_encode_fns, 0, 0 },
  { "mula.ad.ll", ICLASS_xt_iclass_mac16a_ad,
    0,
    Opcode_mula_ad_ll_encode_fns, 0, 0 },
  { "mula.ad.hl", ICLASS_xt_iclass_mac16a_ad,
    0,
    Opcode_mula_ad_hl_encode_fns, 0, 0 },
  { "mula.ad.lh", ICLASS_xt_iclass_mac16a_ad,
    0,
    Opcode_mula_ad_lh_encode_fns, 0, 0 },
  { "mula.ad.hh", ICLASS_xt_iclass_mac16a_ad,
    0,
    Opcode_mula_ad_hh_encode_fns, 0, 0 },
  { "muls.ad.ll", ICLASS_xt_iclass_mac16a_ad,
    0,
    Opcode_muls_ad_ll_encode_fns, 0, 0 },
  { "muls.ad.hl", ICLASS_xt_iclass_mac16a_ad,
    0,
    Opcode_muls_ad_hl_encode_fns, 0, 0 },
  { "muls.ad.lh", ICLASS_xt_iclass_mac16a_ad,
    0,
    Opcode_muls_ad_lh_encode_fns, 0, 0 },
  { "muls.ad.hh", ICLASS_xt_iclass_mac16a_ad,
    0,
    Opcode_muls_ad_hh_encode_fns, 0, 0 },
  { "mula.da.ll", ICLASS_xt_iclass_mac16a_da,
    0,
    Opcode_mula_da_ll_encode_fns, 0, 0 },
  { "mula.da.hl", ICLASS_xt_iclass_mac16a_da,
    0,
    Opcode_mula_da_hl_encode_fns, 0, 0 },
  { "mula.da.lh", ICLASS_xt_iclass_mac16a_da,
    0,
    Opcode_mula_da_lh_encode_fns, 0, 0 },
  { "mula.da.hh", ICLASS_xt_iclass_mac16a_da,
    0,
    Opcode_mula_da_hh_encode_fns, 0, 0 },
  { "muls.da.ll", ICLASS_xt_iclass_mac16a_da,
    0,
    Opcode_muls_da_ll_encode_fns, 0, 0 },
  { "muls.da.hl", ICLASS_xt_iclass_mac16a_da,
    0,
    Opcode_muls_da_hl_encode_fns, 0, 0 },
  { "muls.da.lh", ICLASS_xt_iclass_mac16a_da,
    0,
    Opcode_muls_da_lh_encode_fns, 0, 0 },
  { "muls.da.hh", ICLASS_xt_iclass_mac16a_da,
    0,
    Opcode_muls_da_hh_encode_fns, 0, 0 },
  { "mula.dd.ll", ICLASS_xt_iclass_mac16a_dd,
    0,
    Opcode_mula_dd_ll_encode_fns, 0, 0 },
  { "mula.dd.hl", ICLASS_xt_iclass_mac16a_dd,
    0,
    Opcode_mula_dd_hl_encode_fns, 0, 0 },
  { "mula.dd.lh", ICLASS_xt_iclass_mac16a_dd,
    0,
    Opcode_mula_dd_lh_encode_fns, 0, 0 },
  { "mula.dd.hh", ICLASS_xt_iclass_mac16a_dd,
    0,
    Opcode_mula_dd_hh_encode_fns, 0, 0 },
  { "muls.dd.ll", ICLASS_xt_iclass_mac16a_dd,
    0,
    Opcode_muls_dd_ll_encode_fns, 0, 0 },
  { "muls.dd.hl", ICLASS_xt_iclass_mac16a_dd,
    0,
    Opcode_muls_dd_hl_encode_fns, 0, 0 },
  { "muls.dd.lh", ICLASS_xt_iclass_mac16a_dd,
    0,
    Opcode_muls_dd_lh_encode_fns, 0, 0 },
  { "muls.dd.hh", ICLASS_xt_iclass_mac16a_dd,
    0,
    Opcode_muls_dd_hh_encode_fns, 0, 0 },
  { "mula.da.ll.lddec", ICLASS_xt_iclass_mac16al_da,
    0,
    Opcode_mula_da_ll_lddec_encode_fns, 0, 0 },
  { "mula.da.ll.ldinc", ICLASS_xt_iclass_mac16al_da,
    0,
    Opcode_mula_da_ll_ldinc_encode_fns, 0, 0 },
  { "mula.da.hl.lddec", ICLASS_xt_iclass_mac16al_da,
    0,
    Opcode_mula_da_hl_lddec_encode_fns, 0, 0 },
  { "mula.da.hl.ldinc", ICLASS_xt_iclass_mac16al_da,
    0,
    Opcode_mula_da_hl_ldinc_encode_fns, 0, 0 },
  { "mula.da.lh.lddec", ICLASS_xt_iclass_mac16al_da,
    0,
    Opcode_mula_da_lh_lddec_encode_fns, 0, 0 },
  { "mula.da.lh.ldinc", ICLASS_xt_iclass_mac16al_da,
    0,
    Opcode_mula_da_lh_ldinc_encode_fns, 0, 0 },
  { "mula.da.hh.lddec", ICLASS_xt_iclass_mac16al_da,
    0,
    Opcode_mula_da_hh_lddec_encode_fns, 0, 0 },
  { "mula.da.hh.ldinc", ICLASS_xt_iclass_mac16al_da,
    0,
    Opcode_mula_da_hh_ldinc_encode_fns, 0, 0 },
  { "mula.dd.ll.lddec", ICLASS_xt_iclass_mac16al_dd,
    0,
    Opcode_mula_dd_ll_lddec_encode_fns, 0, 0 },
  { "mula.dd.ll.ldinc", ICLASS_xt_iclass_mac16al_dd,
    0,
    Opcode_mula_dd_ll_ldinc_encode_fns, 0, 0 },
  { "mula.dd.hl.lddec", ICLASS_xt_iclass_mac16al_dd,
    0,
    Opcode_mula_dd_hl_lddec_encode_fns, 0, 0 },
  { "mula.dd.hl.ldinc", ICLASS_xt_iclass_mac16al_dd,
    0,
    Opcode_mula_dd_hl_ldinc_encode_fns, 0, 0 },
  { "mula.dd.lh.lddec", ICLASS_xt_iclass_mac16al_dd,
    0,
    Opcode_mula_dd_lh_lddec_encode_fns, 0, 0 },
  { "mula.dd.lh.ldinc", ICLASS_xt_iclass_mac16al_dd,
    0,
    Opcode_mula_dd_lh_ldinc_encode_fns, 0, 0 },
  { "mula.dd.hh.lddec", ICLASS_xt_iclass_mac16al_dd,
    0,
    Opcode_mula_dd_hh_lddec_encode_fns, 0, 0 },
  { "mula.dd.hh.ldinc", ICLASS_xt_iclass_mac16al_dd,
    0,
    Opcode_mula_dd_hh_ldinc_encode_fns, 0, 0 },
  { "lddec", ICLASS_xt_iclass_mac16_l,
    0,
    Opcode_lddec_encode_fns, 0, 0 },
  { "ldinc", ICLASS_xt_iclass_mac16_l,
    0,
    Opcode_ldinc_encode_fns, 0, 0 },
  { "rsr.m0", ICLASS_xt_iclass_rsr_m0,
    0,
    Opcode_rsr_m0_encode_fns, 0, 0 },
  { "wsr.m0", ICLASS_xt_iclass_wsr_m0,
    0,
    Opcode_wsr_m0_encode_fns, 0, 0 },
  { "xsr.m0", ICLASS_xt_iclass_xsr_m0,
    0,
    Opcode_xsr_m0_encode_fns, 0, 0 },
  { "rsr.m1", ICLASS_xt_iclass_rsr_m1,
    0,
    Opcode_rsr_m1_encode_fns, 0, 0 },
  { "wsr.m1", ICLASS_xt_iclass_wsr_m1,
    0,
    Opcode_wsr_m1_encode_fns, 0, 0 },
  { "xsr.m1", ICLASS_xt_iclass_xsr_m1,
    0,
    Opcode_xsr_m1_encode_fns, 0, 0 },
  { "rsr.m2", ICLASS_xt_iclass_rsr_m2,
    0,
    Opcode_rsr_m2_encode_fns, 0, 0 },
  { "wsr.m2", ICLASS_xt_iclass_wsr_m2,
    0,
    Opcode_wsr_m2_encode_fns, 0, 0 },
  { "xsr.m2", ICLASS_xt_iclass_xsr_m2,
    0,
    Opcode_xsr_m2_encode_fns, 0, 0 },
  { "rsr.m3", ICLASS_xt_iclass_rsr_m3,
    0,
    Opcode_rsr_m3_encode_fns, 0, 0 },
  { "wsr.m3", ICLASS_xt_iclass_wsr_m3,
    0,
    Opcode_wsr_m3_encode_fns, 0, 0 },
  { "xsr.m3", ICLASS_xt_iclass_xsr_m3,
    0,
    Opcode_xsr_m3_encode_fns, 0, 0 },
  { "rsr.acclo", ICLASS_xt_iclass_rsr_acclo,
    0,
    Opcode_rsr_acclo_encode_fns, 0, 0 },
  { "wsr.acclo", ICLASS_xt_iclass_wsr_acclo,
    0,
    Opcode_wsr_acclo_encode_fns, 0, 0 },
  { "xsr.acclo", ICLASS_xt_iclass_xsr_acclo,
    0,
    Opcode_xsr_acclo_encode_fns, 0, 0 },
  { "rsr.acchi", ICLASS_xt_iclass_rsr_acchi,
    0,
    Opcode_rsr_acchi_encode_fns, 0, 0 },
  { "wsr.acchi", ICLASS_xt_iclass_wsr_acchi,
    0,
    Opcode_wsr_acchi_encode_fns, 0, 0 },
  { "xsr.acchi", ICLASS_xt_iclass_xsr_acchi,
    0,
    Opcode_xsr_acchi_encode_fns, 0, 0 },
  { "rfi", ICLASS_xt_iclass_rfi,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_rfi_encode_fns, 0, 0 },
  { "waiti", ICLASS_xt_iclass_wait,
    0,
    Opcode_waiti_encode_fns, 0, 0 },
  { "rsr.interrupt", ICLASS_xt_iclass_rsr_interrupt,
    0,
    Opcode_rsr_interrupt_encode_fns, 0, 0 },
  { "wsr.intset", ICLASS_xt_iclass_wsr_intset,
    0,
    Opcode_wsr_intset_encode_fns, 0, 0 },
  { "wsr.intclear", ICLASS_xt_iclass_wsr_intclear,
    0,
    Opcode_wsr_intclear_encode_fns, 0, 0 },
  { "rsr.intenable", ICLASS_xt_iclass_rsr_intenable,
    0,
    Opcode_rsr_intenable_encode_fns, 0, 0 },
  { "wsr.intenable", ICLASS_xt_iclass_wsr_intenable,
    0,
    Opcode_wsr_intenable_encode_fns, 0, 0 },
  { "xsr.intenable", ICLASS_xt_iclass_xsr_intenable,
    0,
    Opcode_xsr_intenable_encode_fns, 0, 0 },
  { "break", ICLASS_xt_iclass_break,
    0,
    Opcode_break_encode_fns, 0, 0 },
  { "break.n", ICLASS_xt_iclass_break_n,
    0,
    Opcode_break_n_encode_fns, 0, 0 },
  { "rsr.dbreaka0", ICLASS_xt_iclass_rsr_dbreaka0,
    0,
    Opcode_rsr_dbreaka0_encode_fns, 0, 0 },
  { "wsr.dbreaka0", ICLASS_xt_iclass_wsr_dbreaka0,
    0,
    Opcode_wsr_dbreaka0_encode_fns, 0, 0 },
  { "xsr.dbreaka0", ICLASS_xt_iclass_xsr_dbreaka0,
    0,
    Opcode_xsr_dbreaka0_encode_fns, 0, 0 },
  { "rsr.dbreakc0", ICLASS_xt_iclass_rsr_dbreakc0,
    0,
    Opcode_rsr_dbreakc0_encode_fns, 0, 0 },
  { "wsr.dbreakc0", ICLASS_xt_iclass_wsr_dbreakc0,
    0,
    Opcode_wsr_dbreakc0_encode_fns, 0, 0 },
  { "xsr.dbreakc0", ICLASS_xt_iclass_xsr_dbreakc0,
    0,
    Opcode_xsr_dbreakc0_encode_fns, 0, 0 },
  { "rsr.dbreaka1", ICLASS_xt_iclass_rsr_dbreaka1,
    0,
    Opcode_rsr_dbreaka1_encode_fns, 0, 0 },
  { "wsr.dbreaka1", ICLASS_xt_iclass_wsr_dbreaka1,
    0,
    Opcode_wsr_dbreaka1_encode_fns, 0, 0 },
  { "xsr.dbreaka1", ICLASS_xt_iclass_xsr_dbreaka1,
    0,
    Opcode_xsr_dbreaka1_encode_fns, 0, 0 },
  { "rsr.dbreakc1", ICLASS_xt_iclass_rsr_dbreakc1,
    0,
    Opcode_rsr_dbreakc1_encode_fns, 0, 0 },
  { "wsr.dbreakc1", ICLASS_xt_iclass_wsr_dbreakc1,
    0,
    Opcode_wsr_dbreakc1_encode_fns, 0, 0 },
  { "xsr.dbreakc1", ICLASS_xt_iclass_xsr_dbreakc1,
    0,
    Opcode_xsr_dbreakc1_encode_fns, 0, 0 },
  { "rsr.ibreaka0", ICLASS_xt_iclass_rsr_ibreaka0,
    0,
    Opcode_rsr_ibreaka0_encode_fns, 0, 0 },
  { "wsr.ibreaka0", ICLASS_xt_iclass_wsr_ibreaka0,
    0,
    Opcode_wsr_ibreaka0_encode_fns, 0, 0 },
  { "xsr.ibreaka0", ICLASS_xt_iclass_xsr_ibreaka0,
    0,
    Opcode_xsr_ibreaka0_encode_fns, 0, 0 },
  { "rsr.ibreaka1", ICLASS_xt_iclass_rsr_ibreaka1,
    0,
    Opcode_rsr_ibreaka1_encode_fns, 0, 0 },
  { "wsr.ibreaka1", ICLASS_xt_iclass_wsr_ibreaka1,
    0,
    Opcode_wsr_ibreaka1_encode_fns, 0, 0 },
  { "xsr.ibreaka1", ICLASS_xt_iclass_xsr_ibreaka1,
    0,
    Opcode_xsr_ibreaka1_encode_fns, 0, 0 },
  { "rsr.ibreakenable", ICLASS_xt_iclass_rsr_ibreakenable,
    0,
    Opcode_rsr_ibreakenable_encode_fns, 0, 0 },
  { "wsr.ibreakenable", ICLASS_xt_iclass_wsr_ibreakenable,
    0,
    Opcode_wsr_ibreakenable_encode_fns, 0, 0 },
  { "xsr.ibreakenable", ICLASS_xt_iclass_xsr_ibreakenable,
    0,
    Opcode_xsr_ibreakenable_encode_fns, 0, 0 },
  { "rsr.debugcause", ICLASS_xt_iclass_rsr_debugcause,
    0,
    Opcode_rsr_debugcause_encode_fns, 0, 0 },
  { "wsr.debugcause", ICLASS_xt_iclass_wsr_debugcause,
    0,
    Opcode_wsr_debugcause_encode_fns, 0, 0 },
  { "xsr.debugcause", ICLASS_xt_iclass_xsr_debugcause,
    0,
    Opcode_xsr_debugcause_encode_fns, 0, 0 },
  { "rsr.icount", ICLASS_xt_iclass_rsr_icount,
    0,
    Opcode_rsr_icount_encode_fns, 0, 0 },
  { "wsr.icount", ICLASS_xt_iclass_wsr_icount,
    0,
    Opcode_wsr_icount_encode_fns, 0, 0 },
  { "xsr.icount", ICLASS_xt_iclass_xsr_icount,
    0,
    Opcode_xsr_icount_encode_fns, 0, 0 },
  { "rsr.icountlevel", ICLASS_xt_iclass_rsr_icountlevel,
    0,
    Opcode_rsr_icountlevel_encode_fns, 0, 0 },
  { "wsr.icountlevel", ICLASS_xt_iclass_wsr_icountlevel,
    0,
    Opcode_wsr_icountlevel_encode_fns, 0, 0 },
  { "xsr.icountlevel", ICLASS_xt_iclass_xsr_icountlevel,
    0,
    Opcode_xsr_icountlevel_encode_fns, 0, 0 },
  { "rsr.ddr", ICLASS_xt_iclass_rsr_ddr,
    0,
    Opcode_rsr_ddr_encode_fns, 0, 0 },
  { "wsr.ddr", ICLASS_xt_iclass_wsr_ddr,
    0,
    Opcode_wsr_ddr_encode_fns, 0, 0 },
  { "xsr.ddr", ICLASS_xt_iclass_xsr_ddr,
    0,
    Opcode_xsr_ddr_encode_fns, 0, 0 },
  { "rfdo", ICLASS_xt_iclass_rfdo,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_rfdo_encode_fns, 0, 0 },
  { "rfdd", ICLASS_xt_iclass_rfdd,
    XTENSA_OPCODE_IS_JUMP,
    Opcode_rfdd_encode_fns, 0, 0 },
  { "wsr.mmid", ICLASS_xt_iclass_wsr_mmid,
    0,
    Opcode_wsr_mmid_encode_fns, 0, 0 },
  { "andb", ICLASS_xt_iclass_bbool1,
    0,
    Opcode_andb_encode_fns, 0, 0 },
  { "andbc", ICLASS_xt_iclass_bbool1,
    0,
    Opcode_andbc_encode_fns, 0, 0 },
  { "orb", ICLASS_xt_iclass_bbool1,
    0,
    Opcode_orb_encode_fns, 0, 0 },
  { "orbc", ICLASS_xt_iclass_bbool1,
    0,
    Opcode_orbc_encode_fns, 0, 0 },
  { "xorb", ICLASS_xt_iclass_bbool1,
    0,
    Opcode_xorb_encode_fns, 0, 0 },
  { "any4", ICLASS_xt_iclass_bbool4,
    0,
    Opcode_any4_encode_fns, 0, 0 },
  { "all4", ICLASS_xt_iclass_bbool4,
    0,
    Opcode_all4_encode_fns, 0, 0 },
  { "any8", ICLASS_xt_iclass_bbool8,
    0,
    Opcode_any8_encode_fns, 0, 0 },
  { "all8", ICLASS_xt_iclass_bbool8,
    0,
    Opcode_all8_encode_fns, 0, 0 },
  { "bf", ICLASS_xt_iclass_bbranch,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bf_encode_fns, 0, 0 },
  { "bt", ICLASS_xt_iclass_bbranch,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_bt_encode_fns, 0, 0 },
  { "movf", ICLASS_xt_iclass_bmove,
    0,
    Opcode_movf_encode_fns, 0, 0 },
  { "movt", ICLASS_xt_iclass_bmove,
    0,
    Opcode_movt_encode_fns, 0, 0 },
  { "rsr.br", ICLASS_xt_iclass_RSR_BR,
    0,
    Opcode_rsr_br_encode_fns, 0, 0 },
  { "wsr.br", ICLASS_xt_iclass_WSR_BR,
    0,
    Opcode_wsr_br_encode_fns, 0, 0 },
  { "xsr.br", ICLASS_xt_iclass_XSR_BR,
    0,
    Opcode_xsr_br_encode_fns, 0, 0 },
  { "rsr.ccount", ICLASS_xt_iclass_rsr_ccount,
    0,
    Opcode_rsr_ccount_encode_fns, 0, 0 },
  { "wsr.ccount", ICLASS_xt_iclass_wsr_ccount,
    0,
    Opcode_wsr_ccount_encode_fns, 0, 0 },
  { "xsr.ccount", ICLASS_xt_iclass_xsr_ccount,
    0,
    Opcode_xsr_ccount_encode_fns, 0, 0 },
  { "rsr.ccompare0", ICLASS_xt_iclass_rsr_ccompare0,
    0,
    Opcode_rsr_ccompare0_encode_fns, 0, 0 },
  { "wsr.ccompare0", ICLASS_xt_iclass_wsr_ccompare0,
    0,
    Opcode_wsr_ccompare0_encode_fns, 0, 0 },
  { "xsr.ccompare0", ICLASS_xt_iclass_xsr_ccompare0,
    0,
    Opcode_xsr_ccompare0_encode_fns, 0, 0 },
  { "rsr.ccompare1", ICLASS_xt_iclass_rsr_ccompare1,
    0,
    Opcode_rsr_ccompare1_encode_fns, 0, 0 },
  { "wsr.ccompare1", ICLASS_xt_iclass_wsr_ccompare1,
    0,
    Opcode_wsr_ccompare1_encode_fns, 0, 0 },
  { "xsr.ccompare1", ICLASS_xt_iclass_xsr_ccompare1,
    0,
    Opcode_xsr_ccompare1_encode_fns, 0, 0 },
  { "rsr.ccompare2", ICLASS_xt_iclass_rsr_ccompare2,
    0,
    Opcode_rsr_ccompare2_encode_fns, 0, 0 },
  { "wsr.ccompare2", ICLASS_xt_iclass_wsr_ccompare2,
    0,
    Opcode_wsr_ccompare2_encode_fns, 0, 0 },
  { "xsr.ccompare2", ICLASS_xt_iclass_xsr_ccompare2,
    0,
    Opcode_xsr_ccompare2_encode_fns, 0, 0 },
  { "ipf", ICLASS_xt_iclass_icache,
    0,
    Opcode_ipf_encode_fns, 0, 0 },
  { "ihi", ICLASS_xt_iclass_icache,
    0,
    Opcode_ihi_encode_fns, 0, 0 },
  { "iii", ICLASS_xt_iclass_icache_inv,
    0,
    Opcode_iii_encode_fns, 0, 0 },
  { "lict", ICLASS_xt_iclass_licx,
    0,
    Opcode_lict_encode_fns, 0, 0 },
  { "licw", ICLASS_xt_iclass_licx,
    0,
    Opcode_licw_encode_fns, 0, 0 },
  { "sict", ICLASS_xt_iclass_sicx,
    0,
    Opcode_sict_encode_fns, 0, 0 },
  { "sicw", ICLASS_xt_iclass_sicx,
    0,
    Opcode_sicw_encode_fns, 0, 0 },
  { "dhwb", ICLASS_xt_iclass_dcache,
    0,
    Opcode_dhwb_encode_fns, 0, 0 },
  { "dhwbi", ICLASS_xt_iclass_dcache,
    0,
    Opcode_dhwbi_encode_fns, 0, 0 },
  { "diwb", ICLASS_xt_iclass_dcache_ind,
    0,
    Opcode_diwb_encode_fns, 0, 0 },
  { "diwbi", ICLASS_xt_iclass_dcache_ind,
    0,
    Opcode_diwbi_encode_fns, 0, 0 },
  { "dhi", ICLASS_xt_iclass_dcache_inv,
    0,
    Opcode_dhi_encode_fns, 0, 0 },
  { "dii", ICLASS_xt_iclass_dcache_inv,
    0,
    Opcode_dii_encode_fns, 0, 0 },
  { "dpfr", ICLASS_xt_iclass_dpf,
    0,
    Opcode_dpfr_encode_fns, 0, 0 },
  { "dpfw", ICLASS_xt_iclass_dpf,
    0,
    Opcode_dpfw_encode_fns, 0, 0 },
  { "dpfro", ICLASS_xt_iclass_dpf,
    0,
    Opcode_dpfro_encode_fns, 0, 0 },
  { "dpfwo", ICLASS_xt_iclass_dpf,
    0,
    Opcode_dpfwo_encode_fns, 0, 0 },
  { "sdct", ICLASS_xt_iclass_sdct,
    0,
    Opcode_sdct_encode_fns, 0, 0 },
  { "ldct", ICLASS_xt_iclass_ldct,
    0,
    Opcode_ldct_encode_fns, 0, 0 },
  { "wsr.ptevaddr", ICLASS_xt_iclass_wsr_ptevaddr,
    0,
    Opcode_wsr_ptevaddr_encode_fns, 0, 0 },
  { "rsr.ptevaddr", ICLASS_xt_iclass_rsr_ptevaddr,
    0,
    Opcode_rsr_ptevaddr_encode_fns, 0, 0 },
  { "xsr.ptevaddr", ICLASS_xt_iclass_xsr_ptevaddr,
    0,
    Opcode_xsr_ptevaddr_encode_fns, 0, 0 },
  { "rsr.rasid", ICLASS_xt_iclass_rsr_rasid,
    0,
    Opcode_rsr_rasid_encode_fns, 0, 0 },
  { "wsr.rasid", ICLASS_xt_iclass_wsr_rasid,
    0,
    Opcode_wsr_rasid_encode_fns, 0, 0 },
  { "xsr.rasid", ICLASS_xt_iclass_xsr_rasid,
    0,
    Opcode_xsr_rasid_encode_fns, 0, 0 },
  { "rsr.itlbcfg", ICLASS_xt_iclass_rsr_itlbcfg,
    0,
    Opcode_rsr_itlbcfg_encode_fns, 0, 0 },
  { "wsr.itlbcfg", ICLASS_xt_iclass_wsr_itlbcfg,
    0,
    Opcode_wsr_itlbcfg_encode_fns, 0, 0 },
  { "xsr.itlbcfg", ICLASS_xt_iclass_xsr_itlbcfg,
    0,
    Opcode_xsr_itlbcfg_encode_fns, 0, 0 },
  { "rsr.dtlbcfg", ICLASS_xt_iclass_rsr_dtlbcfg,
    0,
    Opcode_rsr_dtlbcfg_encode_fns, 0, 0 },
  { "wsr.dtlbcfg", ICLASS_xt_iclass_wsr_dtlbcfg,
    0,
    Opcode_wsr_dtlbcfg_encode_fns, 0, 0 },
  { "xsr.dtlbcfg", ICLASS_xt_iclass_xsr_dtlbcfg,
    0,
    Opcode_xsr_dtlbcfg_encode_fns, 0, 0 },
  { "idtlb", ICLASS_xt_iclass_idtlb,
    0,
    Opcode_idtlb_encode_fns, 0, 0 },
  { "pdtlb", ICLASS_xt_iclass_rdtlb,
    0,
    Opcode_pdtlb_encode_fns, 0, 0 },
  { "rdtlb0", ICLASS_xt_iclass_rdtlb,
    0,
    Opcode_rdtlb0_encode_fns, 0, 0 },
  { "rdtlb1", ICLASS_xt_iclass_rdtlb,
    0,
    Opcode_rdtlb1_encode_fns, 0, 0 },
  { "wdtlb", ICLASS_xt_iclass_wdtlb,
    0,
    Opcode_wdtlb_encode_fns, 0, 0 },
  { "iitlb", ICLASS_xt_iclass_iitlb,
    0,
    Opcode_iitlb_encode_fns, 0, 0 },
  { "pitlb", ICLASS_xt_iclass_ritlb,
    0,
    Opcode_pitlb_encode_fns, 0, 0 },
  { "ritlb0", ICLASS_xt_iclass_ritlb,
    0,
    Opcode_ritlb0_encode_fns, 0, 0 },
  { "ritlb1", ICLASS_xt_iclass_ritlb,
    0,
    Opcode_ritlb1_encode_fns, 0, 0 },
  { "witlb", ICLASS_xt_iclass_witlb,
    0,
    Opcode_witlb_encode_fns, 0, 0 },
  { "ldpte", ICLASS_xt_iclass_ldpte,
    0,
    Opcode_ldpte_encode_fns, 0, 0 },
  { "hwwitlba", ICLASS_xt_iclass_hwwitlba,
    XTENSA_OPCODE_IS_BRANCH,
    Opcode_hwwitlba_encode_fns, 0, 0 },
  { "hwwdtlba", ICLASS_xt_iclass_hwwdtlba,
    0,
    Opcode_hwwdtlba_encode_fns, 0, 0 },
  { "rsr.cpenable", ICLASS_xt_iclass_rsr_cpenable,
    0,
    Opcode_rsr_cpenable_encode_fns, 0, 0 },
  { "wsr.cpenable", ICLASS_xt_iclass_wsr_cpenable,
    0,
    Opcode_wsr_cpenable_encode_fns, 0, 0 },
  { "xsr.cpenable", ICLASS_xt_iclass_xsr_cpenable,
    0,
    Opcode_xsr_cpenable_encode_fns, 0, 0 },
  { "clamps", ICLASS_xt_iclass_clamp,
    0,
    Opcode_clamps_encode_fns, 0, 0 },
  { "nsa", ICLASS_xt_iclass_nsa,
    0,
    Opcode_nsa_encode_fns, 0, 0 },
  { "nsau", ICLASS_xt_iclass_nsa,
    0,
    Opcode_nsau_encode_fns, 0, 0 },
  { "sext", ICLASS_xt_iclass_sx,
    0,
    Opcode_sext_encode_fns, 0, 0 },
  { "l32ai", ICLASS_xt_iclass_l32ai,
    0,
    Opcode_l32ai_encode_fns, 0, 0 },
  { "s32ri", ICLASS_xt_iclass_s32ri,
    0,
    Opcode_s32ri_encode_fns, 0, 0 },
  { "s32c1i", ICLASS_xt_iclass_s32c1i,
    0,
    Opcode_s32c1i_encode_fns, 0, 0 },
  { "rsr.scompare1", ICLASS_xt_iclass_rsr_scompare1,
    0,
    Opcode_rsr_scompare1_encode_fns, 0, 0 },
  { "wsr.scompare1", ICLASS_xt_iclass_wsr_scompare1,
    0,
    Opcode_wsr_scompare1_encode_fns, 0, 0 },
  { "xsr.scompare1", ICLASS_xt_iclass_xsr_scompare1,
    0,
    Opcode_xsr_scompare1_encode_fns, 0, 0 },
  { "rsr.atomctl", ICLASS_xt_iclass_rsr_atomctl,
    0,
    Opcode_rsr_atomctl_encode_fns, 0, 0 },
  { "wsr.atomctl", ICLASS_xt_iclass_wsr_atomctl,
    0,
    Opcode_wsr_atomctl_encode_fns, 0, 0 },
  { "xsr.atomctl", ICLASS_xt_iclass_xsr_atomctl,
    0,
    Opcode_xsr_atomctl_encode_fns, 0, 0 },
  { "quou", ICLASS_xt_iclass_div,
    0,
    Opcode_quou_encode_fns, 0, 0 },
  { "quos", ICLASS_xt_iclass_div,
    0,
    Opcode_quos_encode_fns, 0, 0 },
  { "remu", ICLASS_xt_iclass_div,
    0,
    Opcode_remu_encode_fns, 0, 0 },
  { "rems", ICLASS_xt_iclass_div,
    0,
    Opcode_rems_encode_fns, 0, 0 },
  { "rer", ICLASS_xt_iclass_rer,
    0,
    Opcode_rer_encode_fns, 0, 0 },
  { "wer", ICLASS_xt_iclass_wer,
    0,
    Opcode_wer_encode_fns, 0, 0 },
  { "rur.expstate", ICLASS_rur_expstate,
    0,
    Opcode_rur_expstate_encode_fns, 0, 0 },
  { "wur.expstate", ICLASS_wur_expstate,
    0,
    Opcode_wur_expstate_encode_fns, 0, 0 },
  { "read_impwire", ICLASS_iclass_READ_IMPWIRE,
    0,
    Opcode_read_impwire_encode_fns, 0, 0 },
  { "setb_expstate", ICLASS_iclass_SETB_EXPSTATE,
    0,
    Opcode_setb_expstate_encode_fns, 0, 0 },
  { "clrb_expstate", ICLASS_iclass_CLRB_EXPSTATE,
    0,
    Opcode_clrb_expstate_encode_fns, 0, 0 },
  { "wrmsk_expstate", ICLASS_iclass_WRMSK_EXPSTATE,
    0,
    Opcode_wrmsk_expstate_encode_fns, 0, 0 },
  { "st.regfile48", ICLASS_iclass_st_regfile48,
    0,
    Opcode_st_regfile48_encode_fns, 0, 0 },
  { "ld.regfile48", ICLASS_iclass_ld_regfile48,
    0,
    Opcode_ld_regfile48_encode_fns, 0, 0 },
  { "mv.regfile48", ICLASS_iclass_mv_regfile48,
    0,
    Opcode_mv_regfile48_encode_fns, 0, 0 },
  { "st.regfile32x2", ICLASS_iclass_st_regfile32x2,
    0,
    Opcode_st_regfile32x2_encode_fns, 0, 0 },
  { "ld.regfile32x2", ICLASS_iclass_ld_regfile32x2,
    0,
    Opcode_ld_regfile32x2_encode_fns, 0, 0 },
  { "mv.regfile32x2", ICLASS_iclass_mv_regfile32x2,
    0,
    Opcode_mv_regfile32x2_encode_fns, 0, 0 },
  { "issue_stall", ICLASS_iclass_issue_stall,
    0,
    Opcode_issue_stall_encode_fns, 0, 0 },
  { "remove_stall", ICLASS_iclass_remove_stall,
    0,
    Opcode_remove_stall_encode_fns, 0, 0 },
  { "stall_all", ICLASS_iclass_stall_all,
    0,
    Opcode_stall_all_encode_fns, 0, 0 },
  { "run_all", ICLASS_iclass_run_all,
    0,
    Opcode_run_all_encode_fns, 0, 0 },
  { "generate_int", ICLASS_iclass_generate_int,
    0,
    Opcode_generate_int_encode_fns, 0, 0 },
  { "remove_int", ICLASS_iclass_remove_int,
    0,
    Opcode_remove_int_encode_fns, 0, 0 },
  { "read_int_message", ICLASS_iclass_read_int_message,
    0,
    Opcode_read_int_message_encode_fns, 0, 0 },
  { "get_interrupting_core_id", ICLASS_iclass_get_interrupting_core_id,
    0,
    Opcode_get_interrupting_core_id_encode_fns, 0, 0 },
  { "write_mintc_reg", ICLASS_iclass_write_mintc_reg,
    0,
    Opcode_write_mintc_reg_encode_fns, 0, 0 },
  { "read_req_mintc", ICLASS_iclass_read_req_mintc,
    0,
    Opcode_read_req_mintc_encode_fns, 0, 0 },
  { "read_reg_val_mintc", ICLASS_iclass_read_reg_val_mintc,
    0,
    Opcode_read_reg_val_mintc_encode_fns, 0, 0 },
  { "deassert_read_write_mintc", ICLASS_iclass_deassert_read_write_mintc,
    0,
    Opcode_deassert_read_write_mintc_encode_fns, 0, 0 },
  { "assert_soft_reset_mintc", ICLASS_iclass_assert_soft_reset_mintc,
    0,
    Opcode_assert_soft_reset_mintc_encode_fns, 0, 0 },
  { "deassert_soft_reset_mintc", ICLASS_iclass_deassert_soft_reset_mintc,
    0,
    Opcode_deassert_soft_reset_mintc_encode_fns, 0, 0 },
  { "read_mintc_ready", ICLASS_iclass_read_mintc_ready,
    0,
    Opcode_read_mintc_ready_encode_fns, 0, 0 },
  { "calculate_avg_queue", ICLASS_iclass_calculate_avg_queue,
    0,
    Opcode_calculate_avg_queue_encode_fns, 0, 0 },
  { "get_diff_time", ICLASS_iclass_get_diff_time,
    0,
    Opcode_get_diff_time_encode_fns, 0, 0 },
  { "crc16ccitt", ICLASS_iclass_CRC16CCITT,
    0,
    Opcode_crc16ccitt_encode_fns, 0, 0 },
  { "crcinit", ICLASS_iclass_CRCinit,
    0,
    Opcode_crcinit_encode_fns, 0, 0 },
  { "crccont", ICLASS_iclass_CRCcont,
    0,
    Opcode_crccont_encode_fns, 0, 0 },
  { "sha1", ICLASS_iclass_SHA1,
    0,
    Opcode_sha1_encode_fns, 0, 0 },
  { "sha1_load", ICLASS_iclass_SHA1_LOAD,
    0,
    Opcode_sha1_load_encode_fns, 0, 0 },
  { "word_swap", ICLASS_iclass_WORD_SWAP,
    0,
    Opcode_word_swap_encode_fns, 0, 0 },
  { "hword_swap", ICLASS_iclass_HWORD_SWAP,
    0,
    Opcode_hword_swap_encode_fns, 0, 0 },
  { "byte_shuffle", ICLASS_iclass_BYTE_SHUFFLE,
    0,
    Opcode_byte_shuffle_encode_fns, 4, Opcode_byte_shuffle_funcUnit_uses },
  { "bitextu", ICLASS_iclass_BITEXTU,
    0,
    Opcode_bitextu_encode_fns, 2, Opcode_bitextu_funcUnit_uses },
  { "bitexts", ICLASS_iclass_BITEXTS,
    0,
    Opcode_bitexts_encode_fns, 3, Opcode_bitexts_funcUnit_uses },
  { "variable_bit_load", ICLASS_iclass_variable_bit_load,
    0,
    Opcode_variable_bit_load_encode_fns, 2, Opcode_variable_bit_load_funcUnit_uses },
  { "variable_bit_and", ICLASS_iclass_variable_bit_and,
    0,
    Opcode_variable_bit_and_encode_fns, 4, Opcode_variable_bit_and_funcUnit_uses },
  { "bitcins", ICLASS_iclass_BITCINS,
    0,
    Opcode_bitcins_encode_fns, 2, Opcode_bitcins_funcUnit_uses },
  { "bitins", ICLASS_iclass_BITINS,
    0,
    Opcode_bitins_encode_fns, 4, Opcode_bitins_funcUnit_uses },
  { "bitextu_long", ICLASS_iclass_BITEXTU_LONG,
    0,
    Opcode_bitextu_long_encode_fns, 2, Opcode_bitextu_long_funcUnit_uses },
  { "bitexts_long", ICLASS_iclass_BITEXTS_LONG,
    0,
    Opcode_bitexts_long_encode_fns, 3, Opcode_bitexts_long_funcUnit_uses },
  { "bitcins_long", ICLASS_iclass_BITCINS_LONG,
    0,
    Opcode_bitcins_long_encode_fns, 2, Opcode_bitcins_long_funcUnit_uses },
  { "bitins_long", ICLASS_iclass_BITINS_LONG,
    0,
    Opcode_bitins_long_encode_fns, 4, Opcode_bitins_long_funcUnit_uses },
  { "long_and", ICLASS_iclass_LONG_AND,
    0,
    Opcode_long_and_encode_fns, 0, 0 },
  { "pop", ICLASS_iclass_POP,
    0,
    Opcode_pop_encode_fns, 0, 0 },
  { "pop_long", ICLASS_iclass_POP_LONG,
    0,
    Opcode_pop_long_encode_fns, 0, 0 },
  { "set_equals", ICLASS_iclass_SET_EQUALS,
    0,
    Opcode_set_equals_encode_fns, 0, 0 },
  { "set_equals_imm", ICLASS_iclass_SET_EQUALS_IMM,
    0,
    Opcode_set_equals_imm_encode_fns, 0, 0 },
  { "set_not_equals", ICLASS_iclass_SET_NOT_EQUALS,
    0,
    Opcode_set_not_equals_encode_fns, 0, 0 },
  { "set_not_equals_imm", ICLASS_iclass_SET_NOT_EQUALS_IMM,
    0,
    Opcode_set_not_equals_imm_encode_fns, 0, 0 },
  { "baddu", ICLASS_iclass_BADDU,
    0,
    Opcode_baddu_encode_fns, 0, 0 },
  { "clz", ICLASS_iclass_CLZ,
    0,
    Opcode_clz_encode_fns, 0, 0 },
  { "clo", ICLASS_iclass_CLO,
    0,
    Opcode_clo_encode_fns, 0, 0 },
  { "bsr", ICLASS_iclass_BSR,
    0,
    Opcode_bsr_encode_fns, 0, 0 },
  { "bsr_long", ICLASS_iclass_BSR_LONG,
    0,
    Opcode_bsr_long_encode_fns, 0, 0 },
  { "bsf", ICLASS_iclass_BSF,
    0,
    Opcode_bsf_encode_fns, 0, 0 },
  { "bsf_long", ICLASS_iclass_BSF_LONG,
    0,
    Opcode_bsf_long_encode_fns, 0, 0 },
  { "bitwise_not", ICLASS_iclass_BITWISE_NOT,
    0,
    Opcode_bitwise_not_encode_fns, 0, 0 },
  { "rol", ICLASS_iclass_ROL,
    0,
    Opcode_rol_encode_fns, 0, 0 },
  { "ror", ICLASS_iclass_ROR,
    0,
    Opcode_ror_encode_fns, 0, 0 },
  { "cond_store", ICLASS_iclass_cond_store,
    0,
    Opcode_cond_store_encode_fns, 0, 0 },
  { "get_index", ICLASS_iclass_get_index,
    0,
    Opcode_get_index_encode_fns, 0, 0 },
  { "get_emap", ICLASS_iclass_get_emap,
    0,
    Opcode_get_emap_encode_fns, 3, Opcode_get_emap_funcUnit_uses },
  { "fusion.sll.or", ICLASS_iclass_fusion_SLL_OR,
    0,
    Opcode_fusion_sll_or_encode_fns, 0, 0 },
  { "fusion.and.srl", ICLASS_iclass_fusion_AND_SRL,
    0,
    Opcode_fusion_and_srl_encode_fns, 0, 0 },
  { "fusion.andi.srl", ICLASS_iclass_fusion_ANDI_SRL,
    0,
    Opcode_fusion_andi_srl_encode_fns, 0, 0 },
  { "fusion.srl.and", ICLASS_iclass_fusion_SRL_AND,
    0,
    Opcode_fusion_srl_and_encode_fns, 0, 0 },
  { "fusion.srl.andi", ICLASS_iclass_fusion_SRL_ANDI,
    0,
    Opcode_fusion_srl_andi_encode_fns, 0, 0 },
  { "fusion.srl.andi16", ICLASS_iclass_fusion_SRL_ANDI16,
    0,
    Opcode_fusion_srl_andi16_encode_fns, 0, 0 },
  { "fusion.andi16.srl", ICLASS_iclass_fusion_ANDI16_SRL,
    0,
    Opcode_fusion_andi16_srl_encode_fns, 0, 0 },
  { "fusion.l32i.add", ICLASS_iclass_fusion_L32I_ADD,
    0,
    Opcode_fusion_l32i_add_encode_fns, 0, 0 },
  { "fusion.addi.s32i", ICLASS_iclass_fusion_ADDI_S32I,
    0,
    Opcode_fusion_addi_s32i_encode_fns, 0, 0 },
  { "fusion0.addi.s32i", ICLASS_iclass_fusion0_ADDI_S32I,
    0,
    Opcode_fusion0_addi_s32i_encode_fns, 0, 0 },
  { "fusion1.addi.s32i", ICLASS_iclass_fusion1_ADDI_S32I,
    0,
    Opcode_fusion1_addi_s32i_encode_fns, 0, 0 },
  { "fusion.slli.sub", ICLASS_iclass_fusion_SLLI_SUB,
    0,
    Opcode_fusion_slli_sub_encode_fns, 0, 0 },
  { "fusion.slli.add", ICLASS_iclass_fusion_SLLI_ADD,
    0,
    Opcode_fusion_slli_add_encode_fns, 0, 0 },
  { "fusion.slli.xor", ICLASS_iclass_fusion_SLLI_XOR,
    0,
    Opcode_fusion_slli_xor_encode_fns, 0, 0 },
  { "sem_acquire", ICLASS_iclass_sem_acquire,
    0,
    Opcode_sem_acquire_encode_fns, 0, 0 },
  { "sem_remove_request", ICLASS_iclass_sem_remove_request,
    0,
    Opcode_sem_remove_request_encode_fns, 0, 0 },
  { "sem_release", ICLASS_iclass_sem_release,
    0,
    Opcode_sem_release_encode_fns, 0, 0 },
  { "check_sem", ICLASS_iclass_check_sem,
    0,
    Opcode_check_sem_encode_fns, 0, 0 },
  { "read_sem_req_out", ICLASS_iclass_read_sem_req_out,
    0,
    Opcode_read_sem_req_out_encode_fns, 0, 0 },
  { "assert_soft_reset_sem", ICLASS_iclass_assert_soft_reset_sem,
    0,
    Opcode_assert_soft_reset_sem_encode_fns, 0, 0 },
  { "deassert_soft_reset_sem", ICLASS_iclass_deassert_soft_reset_sem,
    0,
    Opcode_deassert_soft_reset_sem_encode_fns, 0, 0 },
  { "li32x2", ICLASS_iclass_li32x2,
    0,
    Opcode_li32x2_encode_fns, 0, 0 },
  { "liu32x2", ICLASS_iclass_liu32x2,
    0,
    Opcode_liu32x2_encode_fns, 0, 0 },
  { "si32x2", ICLASS_iclass_si32x2,
    0,
    Opcode_si32x2_encode_fns, 0, 0 },
  { "siu32x2", ICLASS_iclass_siu32x2,
    0,
    Opcode_siu32x2_encode_fns, 0, 0 },
  { "zero32x2", ICLASS_iclass_zero32x2,
    0,
    Opcode_zero32x2_encode_fns, 0, 0 },
  { "inc32x2", ICLASS_iclass_inc32x2,
    0,
    Opcode_inc32x2_encode_fns, 0, 0 },
  { "dec32x2", ICLASS_iclass_dec32x2,
    0,
    Opcode_dec32x2_encode_fns, 0, 0 },
  { "add32x2", ICLASS_iclass_add32x2,
    0,
    Opcode_add32x2_encode_fns, 0, 0 },
  { "add32x2_int", ICLASS_iclass_add32x2_int,
    0,
    Opcode_add32x2_int_encode_fns, 0, 0 },
  { "sub32x2", ICLASS_iclass_sub32x2,
    0,
    Opcode_sub32x2_encode_fns, 0, 0 },
  { "sub32x2_int", ICLASS_iclass_sub32x2_int,
    0,
    Opcode_sub32x2_int_encode_fns, 0, 0 },
  { "equals32x2", ICLASS_iclass_equals32x2,
    0,
    Opcode_equals32x2_encode_fns, 1, Opcode_equals32x2_funcUnit_uses },
  { "equals32x2_int", ICLASS_iclass_equals32x2_int,
    0,
    Opcode_equals32x2_int_encode_fns, 1, Opcode_equals32x2_int_funcUnit_uses },
  { "not_equals32x2", ICLASS_iclass_not_equals32x2,
    0,
    Opcode_not_equals32x2_encode_fns, 1, Opcode_not_equals32x2_funcUnit_uses },
  { "not_equals32x2_int", ICLASS_iclass_not_equals32x2_int,
    0,
    Opcode_not_equals32x2_int_encode_fns, 1, Opcode_not_equals32x2_int_funcUnit_uses },
  { "lt32x2", ICLASS_iclass_LT32x2,
    0,
    Opcode_lt32x2_encode_fns, 1, Opcode_lt32x2_funcUnit_uses },
  { "lte32x2", ICLASS_iclass_LTE32x2,
    0,
    Opcode_lte32x2_encode_fns, 1, Opcode_lte32x2_funcUnit_uses },
  { "and32x2", ICLASS_iclass_AND32x2,
    0,
    Opcode_and32x2_encode_fns, 0, 0 },
  { "or32x2", ICLASS_iclass_OR32x2,
    0,
    Opcode_or32x2_encode_fns, 0, 0 },
  { "xor32x2", ICLASS_iclass_XOR32x2,
    0,
    Opcode_xor32x2_encode_fns, 0, 0 },
  { "li48", ICLASS_iclass_li48,
    0,
    Opcode_li48_encode_fns, 0, 0 },
  { "liu48", ICLASS_iclass_liu48,
    0,
    Opcode_liu48_encode_fns, 0, 0 },
  { "si48", ICLASS_iclass_si48,
    0,
    Opcode_si48_encode_fns, 0, 0 },
  { "siu48", ICLASS_iclass_siu48,
    0,
    Opcode_siu48_encode_fns, 0, 0 },
  { "zero48", ICLASS_iclass_zero48,
    0,
    Opcode_zero48_encode_fns, 0, 0 },
  { "equals48", ICLASS_iclass_equals48,
    0,
    Opcode_equals48_encode_fns, 1, Opcode_equals48_funcUnit_uses },
  { "equals48_int", ICLASS_iclass_equals48_int,
    0,
    Opcode_equals48_int_encode_fns, 1, Opcode_equals48_int_funcUnit_uses },
  { "not_equals48", ICLASS_iclass_not_equals48,
    0,
    Opcode_not_equals48_encode_fns, 1, Opcode_not_equals48_funcUnit_uses },
  { "not_equals48_int", ICLASS_iclass_not_equals48_int,
    0,
    Opcode_not_equals48_int_encode_fns, 1, Opcode_not_equals48_int_funcUnit_uses },
  { "montgomery_mul_mod", ICLASS_iclass_MONTGOMERY_MUL_MOD,
    0,
    Opcode_montgomery_mul_mod_encode_fns, 0, 0 },
  { "maddgf2", ICLASS_iclass_MADDGF2,
    0,
    Opcode_maddgf2_encode_fns, 0, 0 },
  { "mulgf2", ICLASS_iclass_MULGF2,
    0,
    Opcode_mulgf2_encode_fns, 0, 0 },
  { "zero32x4", ICLASS_iclass_zero32x4,
    0,
    Opcode_zero32x4_encode_fns, 0, 0 },
  { "cvt16x4ur32x4s", ICLASS_iclass_cvt16x4ur32x4s,
    0,
    Opcode_cvt16x4ur32x4s_encode_fns, 0, 0 },
  { "cvt32x4ur16x4s", ICLASS_iclass_cvt32x4ur16x4s,
    0,
    Opcode_cvt32x4ur16x4s_encode_fns, 0, 0 },
  { "li32x4", ICLASS_iclass_li32x4,
    0,
    Opcode_li32x4_encode_fns, 0, 0 },
  { "li32x4_16x4", ICLASS_iclass_li32x4_16x4,
    0,
    Opcode_li32x4_16x4_encode_fns, 0, 0 },
  { "si32x4", ICLASS_iclass_si32x4,
    0,
    Opcode_si32x4_encode_fns, 0, 0 },
  { "si32x4_16x4", ICLASS_iclass_si32x4_16x4,
    0,
    Opcode_si32x4_16x4_encode_fns, 0, 0 },
  { "mv32x4", ICLASS_iclass_mv32x4,
    0,
    Opcode_mv32x4_encode_fns, 0, 0 },
  { "li16x4", ICLASS_iclass_li16x4,
    0,
    Opcode_li16x4_encode_fns, 0, 0 },
  { "si16x4", ICLASS_iclass_si16x4,
    0,
    Opcode_si16x4_encode_fns, 0, 0 },
  { "liu32x4", ICLASS_iclass_liu32x4,
    0,
    Opcode_liu32x4_encode_fns, 0, 0 },
  { "liu32x4_16x4", ICLASS_iclass_liu32x4_16x4,
    0,
    Opcode_liu32x4_16x4_encode_fns, 0, 0 },
  { "siu32x4", ICLASS_iclass_siu32x4,
    0,
    Opcode_siu32x4_encode_fns, 0, 0 },
  { "siu32x4_16x4", ICLASS_iclass_siu32x4_16x4,
    0,
    Opcode_siu32x4_16x4_encode_fns, 0, 0 },
  { "liu16x4", ICLASS_iclass_liu16x4,
    0,
    Opcode_liu16x4_encode_fns, 0, 0 },
  { "siu16x4", ICLASS_iclass_siu16x4,
    0,
    Opcode_siu16x4_encode_fns, 0, 0 },
  { "radd32x4r32", ICLASS_iclass_radd32x4r32,
    0,
    Opcode_radd32x4r32_encode_fns, 0, 0 },
  { "radd32x4r32_cksum", ICLASS_iclass_radd32x4r32_cksum,
    0,
    Opcode_radd32x4r32_cksum_encode_fns, 0, 0 },
  { "add32x4", ICLASS_iclass_add32x4,
    0,
    Opcode_add32x4_encode_fns, 0, 0 },
  { "hdr_validation", ICLASS_iclass_hdr_validation,
    0,
    Opcode_hdr_validation_encode_fns, 0, 0 },
  { "equals32x4", ICLASS_iclass_equals32x4,
    0,
    Opcode_equals32x4_encode_fns, 1, Opcode_equals32x4_funcUnit_uses },
  { "equals32x4_int", ICLASS_iclass_equals32x4_int,
    0,
    Opcode_equals32x4_int_encode_fns, 1, Opcode_equals32x4_int_funcUnit_uses },
  { "not_equals32x4", ICLASS_iclass_not_equals32x4,
    0,
    Opcode_not_equals32x4_encode_fns, 1, Opcode_not_equals32x4_funcUnit_uses },
  { "not_equals32x4_int", ICLASS_iclass_not_equals32x4_int,
    0,
    Opcode_not_equals32x4_int_encode_fns, 1, Opcode_not_equals32x4_int_funcUnit_uses },
  { "bmp_intersection0", ICLASS_iclass_BMP_INTERSECTION0,
    0,
    Opcode_bmp_intersection0_encode_fns, 0, 0 },
  { "bmp_intersection1", ICLASS_iclass_BMP_INTERSECTION1,
    0,
    Opcode_bmp_intersection1_encode_fns, 0, 0 },
  { "load_pkt", ICLASS_iclass_LOAD_PKT,
    0,
    Opcode_load_pkt_encode_fns, 0, 0 },
  { "get_eqid", ICLASS_iclass_GET_EQID,
    0,
    Opcode_get_eqid_encode_fns, 0, 0 },
  { "t1_lookup", ICLASS_iclass_T1_LOOKUP,
    0,
    Opcode_t1_lookup_encode_fns, 0, 0 },
  { "t2_lookup", ICLASS_iclass_T2_LOOKUP,
    0,
    Opcode_t2_lookup_encode_fns, 0, 0 },
  { "init", ICLASS_iclass_INIT,
    0,
    Opcode_init_encode_fns, 0, 0 },
  { "ff", ICLASS_iclass_FF,
    0,
    Opcode_ff_encode_fns, 0, 0 },
  { "gg", ICLASS_iclass_GG,
    0,
    Opcode_gg_encode_fns, 0, 0 },
  { "hh", ICLASS_iclass_HH,
    0,
    Opcode_hh_encode_fns, 0, 0 },
  { "ii", ICLASS_iclass_II,
    0,
    Opcode_ii_encode_fns, 0, 0 },
  { "mac_hash0", ICLASS_iclass_MAC_HASH0,
    0,
    Opcode_mac_hash0_encode_fns, 0, 0 },
  { "mac_hash1", ICLASS_iclass_MAC_HASH1,
    0,
    Opcode_mac_hash1_encode_fns, 0, 0 },
  { "mac_hash2", ICLASS_iclass_MAC_HASH2,
    0,
    Opcode_mac_hash2_encode_fns, 0, 0 },
  { "mac_hash3", ICLASS_iclass_MAC_HASH3,
    0,
    Opcode_mac_hash3_encode_fns, 0, 0 },
  { "ipf_hash", ICLASS_iclass_IPF_HASH,
    0,
    Opcode_ipf_hash_encode_fns, 0, 0 },
  { "ipf_hash_final", ICLASS_iclass_IPF_HASH_FINAL,
    0,
    Opcode_ipf_hash_final_encode_fns, 0, 0 },
  { "rur.run_stall", ICLASS_rur_run_stall,
    0,
    Opcode_rur_run_stall_encode_fns, 0, 0 },
  { "wur.run_stall", ICLASS_wur_run_stall,
    0,
    Opcode_wur_run_stall_encode_fns, 0, 0 },
  { "rur.out_interrupt_word", ICLASS_rur_out_interrupt_word,
    0,
    Opcode_rur_out_interrupt_word_encode_fns, 0, 0 },
  { "wur.out_interrupt_word", ICLASS_wur_out_interrupt_word,
    0,
    Opcode_wur_out_interrupt_word_encode_fns, 0, 0 },
  { "rur.reg_addr_mintc", ICLASS_rur_reg_addr_mintc,
    0,
    Opcode_rur_reg_addr_mintc_encode_fns, 0, 0 },
  { "wur.reg_addr_mintc", ICLASS_wur_reg_addr_mintc,
    0,
    Opcode_wur_reg_addr_mintc_encode_fns, 0, 0 },
  { "rur.data_out_mintc", ICLASS_rur_data_out_mintc,
    0,
    Opcode_rur_data_out_mintc_encode_fns, 0, 0 },
  { "wur.data_out_mintc", ICLASS_wur_data_out_mintc,
    0,
    Opcode_wur_data_out_mintc_encode_fns, 0, 0 },
  { "rur.write_mintc", ICLASS_rur_write_mintc,
    0,
    Opcode_rur_write_mintc_encode_fns, 0, 0 },
  { "wur.write_mintc", ICLASS_wur_write_mintc,
    0,
    Opcode_wur_write_mintc_encode_fns, 0, 0 },
  { "rur.read_mintc", ICLASS_rur_read_mintc,
    0,
    Opcode_rur_read_mintc_encode_fns, 0, 0 },
  { "wur.read_mintc", ICLASS_wur_read_mintc,
    0,
    Opcode_wur_read_mintc_encode_fns, 0, 0 },
  { "rur.programming_mode_mintc", ICLASS_rur_programming_mode_mintc,
    0,
    Opcode_rur_programming_mode_mintc_encode_fns, 0, 0 },
  { "wur.programming_mode_mintc", ICLASS_wur_programming_mode_mintc,
    0,
    Opcode_wur_programming_mode_mintc_encode_fns, 0, 0 },
  { "rur.soft_reset_mintc", ICLASS_rur_soft_reset_mintc,
    0,
    Opcode_rur_soft_reset_mintc_encode_fns, 0, 0 },
  { "wur.soft_reset_mintc", ICLASS_wur_soft_reset_mintc,
    0,
    Opcode_wur_soft_reset_mintc_encode_fns, 0, 0 },
  { "rur.weight_red", ICLASS_rur_weight_red,
    0,
    Opcode_rur_weight_red_encode_fns, 0, 0 },
  { "wur.weight_red", ICLASS_wur_weight_red,
    0,
    Opcode_wur_weight_red_encode_fns, 0, 0 },
  { "rur.output_rate", ICLASS_rur_output_rate,
    0,
    Opcode_rur_output_rate_encode_fns, 0, 0 },
  { "wur.output_rate", ICLASS_wur_output_rate,
    0,
    Opcode_wur_output_rate_encode_fns, 0, 0 },
  { "rur.look_up_max_index", ICLASS_rur_look_up_max_index,
    0,
    Opcode_rur_look_up_max_index_encode_fns, 0, 0 },
  { "wur.look_up_max_index", ICLASS_wur_look_up_max_index,
    0,
    Opcode_wur_look_up_max_index_encode_fns, 0, 0 },
  { "rur.crc_s", ICLASS_rur_crc_s,
    0,
    Opcode_rur_crc_s_encode_fns, 0, 0 },
  { "wur.crc_s", ICLASS_wur_crc_s,
    0,
    Opcode_wur_crc_s_encode_fns, 0, 0 },
  { "rur.cnt", ICLASS_rur_cnt,
    0,
    Opcode_rur_cnt_encode_fns, 0, 0 },
  { "wur.cnt", ICLASS_wur_cnt,
    0,
    Opcode_wur_cnt_encode_fns, 0, 0 },
  { "rur.crc_poly", ICLASS_rur_crc_poly,
    0,
    Opcode_rur_crc_poly_encode_fns, 0, 0 },
  { "wur.crc_poly", ICLASS_wur_crc_poly,
    0,
    Opcode_wur_crc_poly_encode_fns, 0, 0 },
  { "rur.crcmode", ICLASS_rur_crcmode,
    0,
    Opcode_rur_crcmode_encode_fns, 0, 0 },
  { "wur.crcmode", ICLASS_wur_crcmode,
    0,
    Opcode_wur_crcmode_encode_fns, 0, 0 },
  { "rur.dcnt", ICLASS_rur_dcnt,
    0,
    Opcode_rur_dcnt_encode_fns, 0, 0 },
  { "wur.dcnt", ICLASS_wur_dcnt,
    0,
    Opcode_wur_dcnt_encode_fns, 0, 0 },
  { "rur.w0", ICLASS_rur_w0,
    0,
    Opcode_rur_w0_encode_fns, 0, 0 },
  { "wur.w0", ICLASS_wur_w0,
    0,
    Opcode_wur_w0_encode_fns, 0, 0 },
  { "rur.w1", ICLASS_rur_w1,
    0,
    Opcode_rur_w1_encode_fns, 0, 0 },
  { "wur.w1", ICLASS_wur_w1,
    0,
    Opcode_wur_w1_encode_fns, 0, 0 },
  { "rur.w2", ICLASS_rur_w2,
    0,
    Opcode_rur_w2_encode_fns, 0, 0 },
  { "wur.w2", ICLASS_wur_w2,
    0,
    Opcode_wur_w2_encode_fns, 0, 0 },
  { "rur.w3", ICLASS_rur_w3,
    0,
    Opcode_rur_w3_encode_fns, 0, 0 },
  { "wur.w3", ICLASS_wur_w3,
    0,
    Opcode_wur_w3_encode_fns, 0, 0 },
  { "rur.w4", ICLASS_rur_w4,
    0,
    Opcode_rur_w4_encode_fns, 0, 0 },
  { "wur.w4", ICLASS_wur_w4,
    0,
    Opcode_wur_w4_encode_fns, 0, 0 },
  { "rur.w5", ICLASS_rur_w5,
    0,
    Opcode_rur_w5_encode_fns, 0, 0 },
  { "wur.w5", ICLASS_wur_w5,
    0,
    Opcode_wur_w5_encode_fns, 0, 0 },
  { "rur.w6", ICLASS_rur_w6,
    0,
    Opcode_rur_w6_encode_fns, 0, 0 },
  { "wur.w6", ICLASS_wur_w6,
    0,
    Opcode_wur_w6_encode_fns, 0, 0 },
  { "rur.w7", ICLASS_rur_w7,
    0,
    Opcode_rur_w7_encode_fns, 0, 0 },
  { "wur.w7", ICLASS_wur_w7,
    0,
    Opcode_wur_w7_encode_fns, 0, 0 },
  { "rur.w8", ICLASS_rur_w8,
    0,
    Opcode_rur_w8_encode_fns, 0, 0 },
  { "wur.w8", ICLASS_wur_w8,
    0,
    Opcode_wur_w8_encode_fns, 0, 0 },
  { "rur.w9", ICLASS_rur_w9,
    0,
    Opcode_rur_w9_encode_fns, 0, 0 },
  { "wur.w9", ICLASS_wur_w9,
    0,
    Opcode_wur_w9_encode_fns, 0, 0 },
  { "rur.w10", ICLASS_rur_w10,
    0,
    Opcode_rur_w10_encode_fns, 0, 0 },
  { "wur.w10", ICLASS_wur_w10,
    0,
    Opcode_wur_w10_encode_fns, 0, 0 },
  { "rur.w11", ICLASS_rur_w11,
    0,
    Opcode_rur_w11_encode_fns, 0, 0 },
  { "wur.w11", ICLASS_wur_w11,
    0,
    Opcode_wur_w11_encode_fns, 0, 0 },
  { "rur.w12", ICLASS_rur_w12,
    0,
    Opcode_rur_w12_encode_fns, 0, 0 },
  { "wur.w12", ICLASS_wur_w12,
    0,
    Opcode_wur_w12_encode_fns, 0, 0 },
  { "rur.w13", ICLASS_rur_w13,
    0,
    Opcode_rur_w13_encode_fns, 0, 0 },
  { "wur.w13", ICLASS_wur_w13,
    0,
    Opcode_wur_w13_encode_fns, 0, 0 },
  { "rur.w14", ICLASS_rur_w14,
    0,
    Opcode_rur_w14_encode_fns, 0, 0 },
  { "wur.w14", ICLASS_wur_w14,
    0,
    Opcode_wur_w14_encode_fns, 0, 0 },
  { "rur.w15", ICLASS_rur_w15,
    0,
    Opcode_rur_w15_encode_fns, 0, 0 },
  { "wur.w15", ICLASS_wur_w15,
    0,
    Opcode_wur_w15_encode_fns, 0, 0 },
  { "rur.mya", ICLASS_rur_mya,
    0,
    Opcode_rur_mya_encode_fns, 0, 0 },
  { "wur.mya", ICLASS_wur_mya,
    0,
    Opcode_wur_mya_encode_fns, 0, 0 },
  { "rur.myb", ICLASS_rur_myb,
    0,
    Opcode_rur_myb_encode_fns, 0, 0 },
  { "wur.myb", ICLASS_wur_myb,
    0,
    Opcode_wur_myb_encode_fns, 0, 0 },
  { "rur.myc", ICLASS_rur_myc,
    0,
    Opcode_rur_myc_encode_fns, 0, 0 },
  { "wur.myc", ICLASS_wur_myc,
    0,
    Opcode_wur_myc_encode_fns, 0, 0 },
  { "rur.myd", ICLASS_rur_myd,
    0,
    Opcode_rur_myd_encode_fns, 0, 0 },
  { "wur.myd", ICLASS_wur_myd,
    0,
    Opcode_wur_myd_encode_fns, 0, 0 },
  { "rur.mye", ICLASS_rur_mye,
    0,
    Opcode_rur_mye_encode_fns, 0, 0 },
  { "wur.mye", ICLASS_wur_mye,
    0,
    Opcode_wur_mye_encode_fns, 0, 0 },
  { "rur.msb_offset", ICLASS_rur_msb_offset,
    0,
    Opcode_rur_msb_offset_encode_fns, 0, 0 },
  { "wur.msb_offset", ICLASS_wur_msb_offset,
    0,
    Opcode_wur_msb_offset_encode_fns, 0, 0 },
  { "rur.sem_req_out", ICLASS_rur_sem_req_out,
    0,
    Opcode_rur_sem_req_out_encode_fns, 0, 0 },
  { "wur.sem_req_out", ICLASS_wur_sem_req_out,
    0,
    Opcode_wur_sem_req_out_encode_fns, 0, 0 },
  { "rur.sem_soft_reset", ICLASS_rur_sem_soft_reset,
    0,
    Opcode_rur_sem_soft_reset_encode_fns, 0, 0 },
  { "wur.sem_soft_reset", ICLASS_wur_sem_soft_reset,
    0,
    Opcode_wur_sem_soft_reset_encode_fns, 0, 0 },
  { "rur.accum_0", ICLASS_rur_accum_0,
    0,
    Opcode_rur_accum_0_encode_fns, 0, 0 },
  { "wur.accum_0", ICLASS_wur_accum_0,
    0,
    Opcode_wur_accum_0_encode_fns, 0, 0 },
  { "rur.accum_1", ICLASS_rur_accum_1,
    0,
    Opcode_rur_accum_1_encode_fns, 0, 0 },
  { "wur.accum_1", ICLASS_wur_accum_1,
    0,
    Opcode_wur_accum_1_encode_fns, 0, 0 },
  { "rur.result_0", ICLASS_rur_result_0,
    0,
    Opcode_rur_result_0_encode_fns, 0, 0 },
  { "wur.result_0", ICLASS_wur_result_0,
    0,
    Opcode_wur_result_0_encode_fns, 0, 0 },
  { "rur.result_1", ICLASS_rur_result_1,
    0,
    Opcode_rur_result_1_encode_fns, 0, 0 },
  { "wur.result_1", ICLASS_wur_result_1,
    0,
    Opcode_wur_result_1_encode_fns, 0, 0 },
  { "rur.tob0_ptr", ICLASS_rur_tob0_ptr,
    0,
    Opcode_rur_tob0_ptr_encode_fns, 0, 0 },
  { "wur.tob0_ptr", ICLASS_wur_tob0_ptr,
    0,
    Opcode_wur_tob0_ptr_encode_fns, 0, 0 },
  { "rur.tob1_ptr", ICLASS_rur_tob1_ptr,
    0,
    Opcode_rur_tob1_ptr_encode_fns, 0, 0 },
  { "wur.tob1_ptr", ICLASS_wur_tob1_ptr,
    0,
    Opcode_wur_tob1_ptr_encode_fns, 0, 0 },
  { "rur.tob2_ptr", ICLASS_rur_tob2_ptr,
    0,
    Opcode_rur_tob2_ptr_encode_fns, 0, 0 },
  { "wur.tob2_ptr", ICLASS_wur_tob2_ptr,
    0,
    Opcode_wur_tob2_ptr_encode_fns, 0, 0 },
  { "rur.tob3_ptr", ICLASS_rur_tob3_ptr,
    0,
    Opcode_rur_tob3_ptr_encode_fns, 0, 0 },
  { "wur.tob3_ptr", ICLASS_wur_tob3_ptr,
    0,
    Opcode_wur_tob3_ptr_encode_fns, 0, 0 },
  { "rur.tob4_ptr", ICLASS_rur_tob4_ptr,
    0,
    Opcode_rur_tob4_ptr_encode_fns, 0, 0 },
  { "wur.tob4_ptr", ICLASS_wur_tob4_ptr,
    0,
    Opcode_wur_tob4_ptr_encode_fns, 0, 0 },
  { "rur.dst_rib_t2_ptr", ICLASS_rur_dst_rib_t2_ptr,
    0,
    Opcode_rur_dst_rib_t2_ptr_encode_fns, 0, 0 },
  { "wur.dst_rib_t2_ptr", ICLASS_wur_dst_rib_t2_ptr,
    0,
    Opcode_wur_dst_rib_t2_ptr_encode_fns, 0, 0 },
  { "rur.src_rib_t2_ptr", ICLASS_rur_src_rib_t2_ptr,
    0,
    Opcode_rur_src_rib_t2_ptr_encode_fns, 0, 0 },
  { "wur.src_rib_t2_ptr", ICLASS_wur_src_rib_t2_ptr,
    0,
    Opcode_wur_src_rib_t2_ptr_encode_fns, 0, 0 },
  { "rur.field_val0", ICLASS_rur_field_val0,
    0,
    Opcode_rur_field_val0_encode_fns, 0, 0 },
  { "wur.field_val0", ICLASS_wur_field_val0,
    0,
    Opcode_wur_field_val0_encode_fns, 0, 0 },
  { "rur.field_val1", ICLASS_rur_field_val1,
    0,
    Opcode_rur_field_val1_encode_fns, 0, 0 },
  { "wur.field_val1", ICLASS_wur_field_val1,
    0,
    Opcode_wur_field_val1_encode_fns, 0, 0 },
  { "rur.field_val2", ICLASS_rur_field_val2,
    0,
    Opcode_rur_field_val2_encode_fns, 0, 0 },
  { "wur.field_val2", ICLASS_wur_field_val2,
    0,
    Opcode_wur_field_val2_encode_fns, 0, 0 },
  { "rur.field_val3", ICLASS_rur_field_val3,
    0,
    Opcode_rur_field_val3_encode_fns, 0, 0 },
  { "wur.field_val3", ICLASS_wur_field_val3,
    0,
    Opcode_wur_field_val3_encode_fns, 0, 0 },
  { "rur.field_val4", ICLASS_rur_field_val4,
    0,
    Opcode_rur_field_val4_encode_fns, 0, 0 },
  { "wur.field_val4", ICLASS_wur_field_val4,
    0,
    Opcode_wur_field_val4_encode_fns, 0, 0 },
  { "rur.field_index", ICLASS_rur_field_index,
    0,
    Opcode_rur_field_index_encode_fns, 0, 0 },
  { "wur.field_index", ICLASS_wur_field_index,
    0,
    Opcode_wur_field_index_encode_fns, 0, 0 },
  { "rur.ss", ICLASS_rur_ss,
    0,
    Opcode_rur_ss_encode_fns, 0, 0 },
  { "wur.ss", ICLASS_wur_ss,
    0,
    Opcode_wur_ss_encode_fns, 0, 0 }
};

enum xtensa_opcode_id {
  OPCODE_EXCW,
  OPCODE_RFE,
  OPCODE_RFDE,
  OPCODE_SYSCALL,
  OPCODE_CALL12,
  OPCODE_CALL8,
  OPCODE_CALL4,
  OPCODE_CALLX12,
  OPCODE_CALLX8,
  OPCODE_CALLX4,
  OPCODE_ENTRY,
  OPCODE_MOVSP,
  OPCODE_ROTW,
  OPCODE_RETW,
  OPCODE_RETW_N,
  OPCODE_RFWO,
  OPCODE_RFWU,
  OPCODE_L32E,
  OPCODE_S32E,
  OPCODE_RSR_WINDOWBASE,
  OPCODE_WSR_WINDOWBASE,
  OPCODE_XSR_WINDOWBASE,
  OPCODE_RSR_WINDOWSTART,
  OPCODE_WSR_WINDOWSTART,
  OPCODE_XSR_WINDOWSTART,
  OPCODE_ADD_N,
  OPCODE_ADDI_N,
  OPCODE_BEQZ_N,
  OPCODE_BNEZ_N,
  OPCODE_ILL_N,
  OPCODE_L32I_N,
  OPCODE_MOV_N,
  OPCODE_MOVI_N,
  OPCODE_NOP_N,
  OPCODE_RET_N,
  OPCODE_S32I_N,
  OPCODE_RUR_THREADPTR,
  OPCODE_WUR_THREADPTR,
  OPCODE_ADDI,
  OPCODE_ADDMI,
  OPCODE_ADD,
  OPCODE_SUB,
  OPCODE_ADDX2,
  OPCODE_ADDX4,
  OPCODE_ADDX8,
  OPCODE_SUBX2,
  OPCODE_SUBX4,
  OPCODE_SUBX8,
  OPCODE_AND,
  OPCODE_OR,
  OPCODE_XOR,
  OPCODE_BEQI,
  OPCODE_BNEI,
  OPCODE_BGEI,
  OPCODE_BLTI,
  OPCODE_BBCI,
  OPCODE_BBSI,
  OPCODE_BGEUI,
  OPCODE_BLTUI,
  OPCODE_BEQ,
  OPCODE_BNE,
  OPCODE_BGE,
  OPCODE_BLT,
  OPCODE_BGEU,
  OPCODE_BLTU,
  OPCODE_BANY,
  OPCODE_BNONE,
  OPCODE_BALL,
  OPCODE_BNALL,
  OPCODE_BBC,
  OPCODE_BBS,
  OPCODE_BEQZ,
  OPCODE_BNEZ,
  OPCODE_BGEZ,
  OPCODE_BLTZ,
  OPCODE_CALL0,
  OPCODE_CALLX0,
  OPCODE_EXTUI,
  OPCODE_ILL,
  OPCODE_J,
  OPCODE_JX,
  OPCODE_L16UI,
  OPCODE_L16SI,
  OPCODE_L32I,
  OPCODE_L32R,
  OPCODE_L8UI,
  OPCODE_LOOP,
  OPCODE_LOOPNEZ,
  OPCODE_LOOPGTZ,
  OPCODE_MOVI,
  OPCODE_MOVEQZ,
  OPCODE_MOVNEZ,
  OPCODE_MOVLTZ,
  OPCODE_MOVGEZ,
  OPCODE_NEG,
  OPCODE_ABS,
  OPCODE_NOP,
  OPCODE_RET,
  OPCODE_SIMCALL,
  OPCODE_S16I,
  OPCODE_S32I,
  OPCODE_S8I,
  OPCODE_SSR,
  OPCODE_SSL,
  OPCODE_SSA8L,
  OPCODE_SSA8B,
  OPCODE_SSAI,
  OPCODE_SLL,
  OPCODE_SRC,
  OPCODE_SRL,
  OPCODE_SRA,
  OPCODE_SLLI,
  OPCODE_SRAI,
  OPCODE_SRLI,
  OPCODE_MEMW,
  OPCODE_EXTW,
  OPCODE_ISYNC,
  OPCODE_RSYNC,
  OPCODE_ESYNC,
  OPCODE_DSYNC,
  OPCODE_RSIL,
  OPCODE_RSR_LEND,
  OPCODE_WSR_LEND,
  OPCODE_XSR_LEND,
  OPCODE_RSR_LCOUNT,
  OPCODE_WSR_LCOUNT,
  OPCODE_XSR_LCOUNT,
  OPCODE_RSR_LBEG,
  OPCODE_WSR_LBEG,
  OPCODE_XSR_LBEG,
  OPCODE_RSR_SAR,
  OPCODE_WSR_SAR,
  OPCODE_XSR_SAR,
  OPCODE_RSR_LITBASE,
  OPCODE_WSR_LITBASE,
  OPCODE_XSR_LITBASE,
  OPCODE_RSR_CONFIGID0,
  OPCODE_WSR_CONFIGID0,
  OPCODE_RSR_CONFIGID1,
  OPCODE_RSR_PS,
  OPCODE_WSR_PS,
  OPCODE_XSR_PS,
  OPCODE_RSR_EPC1,
  OPCODE_WSR_EPC1,
  OPCODE_XSR_EPC1,
  OPCODE_RSR_EXCSAVE1,
  OPCODE_WSR_EXCSAVE1,
  OPCODE_XSR_EXCSAVE1,
  OPCODE_RSR_EPC2,
  OPCODE_WSR_EPC2,
  OPCODE_XSR_EPC2,
  OPCODE_RSR_EXCSAVE2,
  OPCODE_WSR_EXCSAVE2,
  OPCODE_XSR_EXCSAVE2,
  OPCODE_RSR_EPC3,
  OPCODE_WSR_EPC3,
  OPCODE_XSR_EPC3,
  OPCODE_RSR_EXCSAVE3,
  OPCODE_WSR_EXCSAVE3,
  OPCODE_XSR_EXCSAVE3,
  OPCODE_RSR_EPC4,
  OPCODE_WSR_EPC4,
  OPCODE_XSR_EPC4,
  OPCODE_RSR_EXCSAVE4,
  OPCODE_WSR_EXCSAVE4,
  OPCODE_XSR_EXCSAVE4,
  OPCODE_RSR_EPC5,
  OPCODE_WSR_EPC5,
  OPCODE_XSR_EPC5,
  OPCODE_RSR_EXCSAVE5,
  OPCODE_WSR_EXCSAVE5,
  OPCODE_XSR_EXCSAVE5,
  OPCODE_RSR_EPC6,
  OPCODE_WSR_EPC6,
  OPCODE_XSR_EPC6,
  OPCODE_RSR_EXCSAVE6,
  OPCODE_WSR_EXCSAVE6,
  OPCODE_XSR_EXCSAVE6,
  OPCODE_RSR_EPC7,
  OPCODE_WSR_EPC7,
  OPCODE_XSR_EPC7,
  OPCODE_RSR_EXCSAVE7,
  OPCODE_WSR_EXCSAVE7,
  OPCODE_XSR_EXCSAVE7,
  OPCODE_RSR_EPS2,
  OPCODE_WSR_EPS2,
  OPCODE_XSR_EPS2,
  OPCODE_RSR_EPS3,
  OPCODE_WSR_EPS3,
  OPCODE_XSR_EPS3,
  OPCODE_RSR_EPS4,
  OPCODE_WSR_EPS4,
  OPCODE_XSR_EPS4,
  OPCODE_RSR_EPS5,
  OPCODE_WSR_EPS5,
  OPCODE_XSR_EPS5,
  OPCODE_RSR_EPS6,
  OPCODE_WSR_EPS6,
  OPCODE_XSR_EPS6,
  OPCODE_RSR_EPS7,
  OPCODE_WSR_EPS7,
  OPCODE_XSR_EPS7,
  OPCODE_RSR_EXCVADDR,
  OPCODE_WSR_EXCVADDR,
  OPCODE_XSR_EXCVADDR,
  OPCODE_RSR_DEPC,
  OPCODE_WSR_DEPC,
  OPCODE_XSR_DEPC,
  OPCODE_RSR_EXCCAUSE,
  OPCODE_WSR_EXCCAUSE,
  OPCODE_XSR_EXCCAUSE,
  OPCODE_RSR_MISC0,
  OPCODE_WSR_MISC0,
  OPCODE_XSR_MISC0,
  OPCODE_RSR_MISC1,
  OPCODE_WSR_MISC1,
  OPCODE_XSR_MISC1,
  OPCODE_RSR_MISC2,
  OPCODE_WSR_MISC2,
  OPCODE_XSR_MISC2,
  OPCODE_RSR_MISC3,
  OPCODE_WSR_MISC3,
  OPCODE_XSR_MISC3,
  OPCODE_RSR_PRID,
  OPCODE_RSR_VECBASE,
  OPCODE_WSR_VECBASE,
  OPCODE_XSR_VECBASE,
  OPCODE_MUL16U,
  OPCODE_MUL16S,
  OPCODE_MULL,
  OPCODE_MUL_AA_LL,
  OPCODE_MUL_AA_HL,
  OPCODE_MUL_AA_LH,
  OPCODE_MUL_AA_HH,
  OPCODE_UMUL_AA_LL,
  OPCODE_UMUL_AA_HL,
  OPCODE_UMUL_AA_LH,
  OPCODE_UMUL_AA_HH,
  OPCODE_MUL_AD_LL,
  OPCODE_MUL_AD_HL,
  OPCODE_MUL_AD_LH,
  OPCODE_MUL_AD_HH,
  OPCODE_MUL_DA_LL,
  OPCODE_MUL_DA_HL,
  OPCODE_MUL_DA_LH,
  OPCODE_MUL_DA_HH,
  OPCODE_MUL_DD_LL,
  OPCODE_MUL_DD_HL,
  OPCODE_MUL_DD_LH,
  OPCODE_MUL_DD_HH,
  OPCODE_MULA_AA_LL,
  OPCODE_MULA_AA_HL,
  OPCODE_MULA_AA_LH,
  OPCODE_MULA_AA_HH,
  OPCODE_MULS_AA_LL,
  OPCODE_MULS_AA_HL,
  OPCODE_MULS_AA_LH,
  OPCODE_MULS_AA_HH,
  OPCODE_MULA_AD_LL,
  OPCODE_MULA_AD_HL,
  OPCODE_MULA_AD_LH,
  OPCODE_MULA_AD_HH,
  OPCODE_MULS_AD_LL,
  OPCODE_MULS_AD_HL,
  OPCODE_MULS_AD_LH,
  OPCODE_MULS_AD_HH,
  OPCODE_MULA_DA_LL,
  OPCODE_MULA_DA_HL,
  OPCODE_MULA_DA_LH,
  OPCODE_MULA_DA_HH,
  OPCODE_MULS_DA_LL,
  OPCODE_MULS_DA_HL,
  OPCODE_MULS_DA_LH,
  OPCODE_MULS_DA_HH,
  OPCODE_MULA_DD_LL,
  OPCODE_MULA_DD_HL,
  OPCODE_MULA_DD_LH,
  OPCODE_MULA_DD_HH,
  OPCODE_MULS_DD_LL,
  OPCODE_MULS_DD_HL,
  OPCODE_MULS_DD_LH,
  OPCODE_MULS_DD_HH,
  OPCODE_MULA_DA_LL_LDDEC,
  OPCODE_MULA_DA_LL_LDINC,
  OPCODE_MULA_DA_HL_LDDEC,
  OPCODE_MULA_DA_HL_LDINC,
  OPCODE_MULA_DA_LH_LDDEC,
  OPCODE_MULA_DA_LH_LDINC,
  OPCODE_MULA_DA_HH_LDDEC,
  OPCODE_MULA_DA_HH_LDINC,
  OPCODE_MULA_DD_LL_LDDEC,
  OPCODE_MULA_DD_LL_LDINC,
  OPCODE_MULA_DD_HL_LDDEC,
  OPCODE_MULA_DD_HL_LDINC,
  OPCODE_MULA_DD_LH_LDDEC,
  OPCODE_MULA_DD_LH_LDINC,
  OPCODE_MULA_DD_HH_LDDEC,
  OPCODE_MULA_DD_HH_LDINC,
  OPCODE_LDDEC,
  OPCODE_LDINC,
  OPCODE_RSR_M0,
  OPCODE_WSR_M0,
  OPCODE_XSR_M0,
  OPCODE_RSR_M1,
  OPCODE_WSR_M1,
  OPCODE_XSR_M1,
  OPCODE_RSR_M2,
  OPCODE_WSR_M2,
  OPCODE_XSR_M2,
  OPCODE_RSR_M3,
  OPCODE_WSR_M3,
  OPCODE_XSR_M3,
  OPCODE_RSR_ACCLO,
  OPCODE_WSR_ACCLO,
  OPCODE_XSR_ACCLO,
  OPCODE_RSR_ACCHI,
  OPCODE_WSR_ACCHI,
  OPCODE_XSR_ACCHI,
  OPCODE_RFI,
  OPCODE_WAITI,
  OPCODE_RSR_INTERRUPT,
  OPCODE_WSR_INTSET,
  OPCODE_WSR_INTCLEAR,
  OPCODE_RSR_INTENABLE,
  OPCODE_WSR_INTENABLE,
  OPCODE_XSR_INTENABLE,
  OPCODE_BREAK,
  OPCODE_BREAK_N,
  OPCODE_RSR_DBREAKA0,
  OPCODE_WSR_DBREAKA0,
  OPCODE_XSR_DBREAKA0,
  OPCODE_RSR_DBREAKC0,
  OPCODE_WSR_DBREAKC0,
  OPCODE_XSR_DBREAKC0,
  OPCODE_RSR_DBREAKA1,
  OPCODE_WSR_DBREAKA1,
  OPCODE_XSR_DBREAKA1,
  OPCODE_RSR_DBREAKC1,
  OPCODE_WSR_DBREAKC1,
  OPCODE_XSR_DBREAKC1,
  OPCODE_RSR_IBREAKA0,
  OPCODE_WSR_IBREAKA0,
  OPCODE_XSR_IBREAKA0,
  OPCODE_RSR_IBREAKA1,
  OPCODE_WSR_IBREAKA1,
  OPCODE_XSR_IBREAKA1,
  OPCODE_RSR_IBREAKENABLE,
  OPCODE_WSR_IBREAKENABLE,
  OPCODE_XSR_IBREAKENABLE,
  OPCODE_RSR_DEBUGCAUSE,
  OPCODE_WSR_DEBUGCAUSE,
  OPCODE_XSR_DEBUGCAUSE,
  OPCODE_RSR_ICOUNT,
  OPCODE_WSR_ICOUNT,
  OPCODE_XSR_ICOUNT,
  OPCODE_RSR_ICOUNTLEVEL,
  OPCODE_WSR_ICOUNTLEVEL,
  OPCODE_XSR_ICOUNTLEVEL,
  OPCODE_RSR_DDR,
  OPCODE_WSR_DDR,
  OPCODE_XSR_DDR,
  OPCODE_RFDO,
  OPCODE_RFDD,
  OPCODE_WSR_MMID,
  OPCODE_ANDB,
  OPCODE_ANDBC,
  OPCODE_ORB,
  OPCODE_ORBC,
  OPCODE_XORB,
  OPCODE_ANY4,
  OPCODE_ALL4,
  OPCODE_ANY8,
  OPCODE_ALL8,
  OPCODE_BF,
  OPCODE_BT,
  OPCODE_MOVF,
  OPCODE_MOVT,
  OPCODE_RSR_BR,
  OPCODE_WSR_BR,
  OPCODE_XSR_BR,
  OPCODE_RSR_CCOUNT,
  OPCODE_WSR_CCOUNT,
  OPCODE_XSR_CCOUNT,
  OPCODE_RSR_CCOMPARE0,
  OPCODE_WSR_CCOMPARE0,
  OPCODE_XSR_CCOMPARE0,
  OPCODE_RSR_CCOMPARE1,
  OPCODE_WSR_CCOMPARE1,
  OPCODE_XSR_CCOMPARE1,
  OPCODE_RSR_CCOMPARE2,
  OPCODE_WSR_CCOMPARE2,
  OPCODE_XSR_CCOMPARE2,
  OPCODE_IPF,
  OPCODE_IHI,
  OPCODE_III,
  OPCODE_LICT,
  OPCODE_LICW,
  OPCODE_SICT,
  OPCODE_SICW,
  OPCODE_DHWB,
  OPCODE_DHWBI,
  OPCODE_DIWB,
  OPCODE_DIWBI,
  OPCODE_DHI,
  OPCODE_DII,
  OPCODE_DPFR,
  OPCODE_DPFW,
  OPCODE_DPFRO,
  OPCODE_DPFWO,
  OPCODE_SDCT,
  OPCODE_LDCT,
  OPCODE_WSR_PTEVADDR,
  OPCODE_RSR_PTEVADDR,
  OPCODE_XSR_PTEVADDR,
  OPCODE_RSR_RASID,
  OPCODE_WSR_RASID,
  OPCODE_XSR_RASID,
  OPCODE_RSR_ITLBCFG,
  OPCODE_WSR_ITLBCFG,
  OPCODE_XSR_ITLBCFG,
  OPCODE_RSR_DTLBCFG,
  OPCODE_WSR_DTLBCFG,
  OPCODE_XSR_DTLBCFG,
  OPCODE_IDTLB,
  OPCODE_PDTLB,
  OPCODE_RDTLB0,
  OPCODE_RDTLB1,
  OPCODE_WDTLB,
  OPCODE_IITLB,
  OPCODE_PITLB,
  OPCODE_RITLB0,
  OPCODE_RITLB1,
  OPCODE_WITLB,
  OPCODE_LDPTE,
  OPCODE_HWWITLBA,
  OPCODE_HWWDTLBA,
  OPCODE_RSR_CPENABLE,
  OPCODE_WSR_CPENABLE,
  OPCODE_XSR_CPENABLE,
  OPCODE_CLAMPS,
  OPCODE_NSA,
  OPCODE_NSAU,
  OPCODE_SEXT,
  OPCODE_L32AI,
  OPCODE_S32RI,
  OPCODE_S32C1I,
  OPCODE_RSR_SCOMPARE1,
  OPCODE_WSR_SCOMPARE1,
  OPCODE_XSR_SCOMPARE1,
  OPCODE_RSR_ATOMCTL,
  OPCODE_WSR_ATOMCTL,
  OPCODE_XSR_ATOMCTL,
  OPCODE_QUOU,
  OPCODE_QUOS,
  OPCODE_REMU,
  OPCODE_REMS,
  OPCODE_RER,
  OPCODE_WER,
  OPCODE_RUR_EXPSTATE,
  OPCODE_WUR_EXPSTATE,
  OPCODE_READ_IMPWIRE,
  OPCODE_SETB_EXPSTATE,
  OPCODE_CLRB_EXPSTATE,
  OPCODE_WRMSK_EXPSTATE,
  OPCODE_st_regfile48,
  OPCODE_ld_regfile48,
  OPCODE_mv_regfile48,
  OPCODE_st_regfile32x2,
  OPCODE_ld_regfile32x2,
  OPCODE_mv_regfile32x2,
  OPCODE_issue_stall,
  OPCODE_remove_stall,
  OPCODE_stall_all,
  OPCODE_run_all,
  OPCODE_generate_int,
  OPCODE_remove_int,
  OPCODE_read_int_message,
  OPCODE_get_interrupting_core_id,
  OPCODE_write_mintc_reg,
  OPCODE_read_req_mintc,
  OPCODE_read_reg_val_mintc,
  OPCODE_deassert_read_write_mintc,
  OPCODE_assert_soft_reset_mintc,
  OPCODE_deassert_soft_reset_mintc,
  OPCODE_read_mintc_ready,
  OPCODE_calculate_avg_queue,
  OPCODE_get_diff_time,
  OPCODE_CRC16CCITT,
  OPCODE_CRCinit,
  OPCODE_CRCcont,
  OPCODE_SHA1,
  OPCODE_SHA1_LOAD,
  OPCODE_WORD_SWAP,
  OPCODE_HWORD_SWAP,
  OPCODE_BYTE_SHUFFLE,
  OPCODE_BITEXTU,
  OPCODE_BITEXTS,
  OPCODE_variable_bit_load,
  OPCODE_variable_bit_and,
  OPCODE_BITCINS,
  OPCODE_BITINS,
  OPCODE_BITEXTU_LONG,
  OPCODE_BITEXTS_LONG,
  OPCODE_BITCINS_LONG,
  OPCODE_BITINS_LONG,
  OPCODE_LONG_AND,
  OPCODE_POP,
  OPCODE_POP_LONG,
  OPCODE_SET_EQUALS,
  OPCODE_SET_EQUALS_IMM,
  OPCODE_SET_NOT_EQUALS,
  OPCODE_SET_NOT_EQUALS_IMM,
  OPCODE_BADDU,
  OPCODE_CLZ,
  OPCODE_CLO,
  OPCODE_BSR,
  OPCODE_BSR_LONG,
  OPCODE_BSF,
  OPCODE_BSF_LONG,
  OPCODE_BITWISE_NOT,
  OPCODE_ROL,
  OPCODE_ROR,
  OPCODE_cond_store,
  OPCODE_get_index,
  OPCODE_get_emap,
  OPCODE_fusion_SLL_OR,
  OPCODE_fusion_AND_SRL,
  OPCODE_fusion_ANDI_SRL,
  OPCODE_fusion_SRL_AND,
  OPCODE_fusion_SRL_ANDI,
  OPCODE_fusion_SRL_ANDI16,
  OPCODE_fusion_ANDI16_SRL,
  OPCODE_fusion_L32I_ADD,
  OPCODE_fusion_ADDI_S32I,
  OPCODE_fusion0_ADDI_S32I,
  OPCODE_fusion1_ADDI_S32I,
  OPCODE_fusion_SLLI_SUB,
  OPCODE_fusion_SLLI_ADD,
  OPCODE_fusion_SLLI_XOR,
  OPCODE_sem_acquire,
  OPCODE_sem_remove_request,
  OPCODE_sem_release,
  OPCODE_check_sem,
  OPCODE_read_sem_req_out,
  OPCODE_assert_soft_reset_sem,
  OPCODE_deassert_soft_reset_sem,
  OPCODE_li32x2,
  OPCODE_liu32x2,
  OPCODE_si32x2,
  OPCODE_siu32x2,
  OPCODE_zero32x2,
  OPCODE_inc32x2,
  OPCODE_dec32x2,
  OPCODE_add32x2,
  OPCODE_add32x2_int,
  OPCODE_sub32x2,
  OPCODE_sub32x2_int,
  OPCODE_equals32x2,
  OPCODE_equals32x2_int,
  OPCODE_not_equals32x2,
  OPCODE_not_equals32x2_int,
  OPCODE_LT32x2,
  OPCODE_LTE32x2,
  OPCODE_AND32x2,
  OPCODE_OR32x2,
  OPCODE_XOR32x2,
  OPCODE_li48,
  OPCODE_liu48,
  OPCODE_si48,
  OPCODE_siu48,
  OPCODE_zero48,
  OPCODE_equals48,
  OPCODE_equals48_int,
  OPCODE_not_equals48,
  OPCODE_not_equals48_int,
  OPCODE_MONTGOMERY_MUL_MOD,
  OPCODE_MADDGF2,
  OPCODE_MULGF2,
  OPCODE_zero32x4,
  OPCODE_cvt16x4ur32x4s,
  OPCODE_cvt32x4ur16x4s,
  OPCODE_li32x4,
  OPCODE_li32x4_16x4,
  OPCODE_si32x4,
  OPCODE_si32x4_16x4,
  OPCODE_mv32x4,
  OPCODE_li16x4,
  OPCODE_si16x4,
  OPCODE_liu32x4,
  OPCODE_liu32x4_16x4,
  OPCODE_siu32x4,
  OPCODE_siu32x4_16x4,
  OPCODE_liu16x4,
  OPCODE_siu16x4,
  OPCODE_radd32x4r32,
  OPCODE_radd32x4r32_cksum,
  OPCODE_add32x4,
  OPCODE_hdr_validation,
  OPCODE_equals32x4,
  OPCODE_equals32x4_int,
  OPCODE_not_equals32x4,
  OPCODE_not_equals32x4_int,
  OPCODE_BMP_INTERSECTION0,
  OPCODE_BMP_INTERSECTION1,
  OPCODE_LOAD_PKT,
  OPCODE_GET_EQID,
  OPCODE_T1_LOOKUP,
  OPCODE_T2_LOOKUP,
  OPCODE_INIT,
  OPCODE_FF,
  OPCODE_GG,
  OPCODE_HH,
  OPCODE_II,
  OPCODE_MAC_HASH0,
  OPCODE_MAC_HASH1,
  OPCODE_MAC_HASH2,
  OPCODE_MAC_HASH3,
  OPCODE_IPF_HASH,
  OPCODE_IPF_HASH_FINAL,
  OPCODE_RUR_run_stall,
  OPCODE_WUR_run_stall,
  OPCODE_RUR_out_interrupt_word,
  OPCODE_WUR_out_interrupt_word,
  OPCODE_RUR_Reg_Addr_mintc,
  OPCODE_WUR_Reg_Addr_mintc,
  OPCODE_RUR_Data_out_mintc,
  OPCODE_WUR_Data_out_mintc,
  OPCODE_RUR_Write_mintc,
  OPCODE_WUR_Write_mintc,
  OPCODE_RUR_Read_mintc,
  OPCODE_WUR_Read_mintc,
  OPCODE_RUR_Programming_mode_mintc,
  OPCODE_WUR_Programming_mode_mintc,
  OPCODE_RUR_Soft_reset_mintc,
  OPCODE_WUR_Soft_reset_mintc,
  OPCODE_RUR_weight_red,
  OPCODE_WUR_weight_red,
  OPCODE_RUR_output_rate,
  OPCODE_WUR_output_rate,
  OPCODE_RUR_look_up_max_index,
  OPCODE_WUR_look_up_max_index,
  OPCODE_RUR_CRC_S,
  OPCODE_WUR_CRC_S,
  OPCODE_RUR_CNT,
  OPCODE_WUR_CNT,
  OPCODE_RUR_CRC_POLY,
  OPCODE_WUR_CRC_POLY,
  OPCODE_RUR_CRCmode,
  OPCODE_WUR_CRCmode,
  OPCODE_RUR_DCNT,
  OPCODE_WUR_DCNT,
  OPCODE_RUR_w0,
  OPCODE_WUR_w0,
  OPCODE_RUR_w1,
  OPCODE_WUR_w1,
  OPCODE_RUR_w2,
  OPCODE_WUR_w2,
  OPCODE_RUR_w3,
  OPCODE_WUR_w3,
  OPCODE_RUR_w4,
  OPCODE_WUR_w4,
  OPCODE_RUR_w5,
  OPCODE_WUR_w5,
  OPCODE_RUR_w6,
  OPCODE_WUR_w6,
  OPCODE_RUR_w7,
  OPCODE_WUR_w7,
  OPCODE_RUR_w8,
  OPCODE_WUR_w8,
  OPCODE_RUR_w9,
  OPCODE_WUR_w9,
  OPCODE_RUR_w10,
  OPCODE_WUR_w10,
  OPCODE_RUR_w11,
  OPCODE_WUR_w11,
  OPCODE_RUR_w12,
  OPCODE_WUR_w12,
  OPCODE_RUR_w13,
  OPCODE_WUR_w13,
  OPCODE_RUR_w14,
  OPCODE_WUR_w14,
  OPCODE_RUR_w15,
  OPCODE_WUR_w15,
  OPCODE_RUR_mya,
  OPCODE_WUR_mya,
  OPCODE_RUR_myb,
  OPCODE_WUR_myb,
  OPCODE_RUR_myc,
  OPCODE_WUR_myc,
  OPCODE_RUR_myd,
  OPCODE_WUR_myd,
  OPCODE_RUR_mye,
  OPCODE_WUR_mye,
  OPCODE_RUR_MSB_OFFSET,
  OPCODE_WUR_MSB_OFFSET,
  OPCODE_RUR_sem_req_out,
  OPCODE_WUR_sem_req_out,
  OPCODE_RUR_sem_soft_reset,
  OPCODE_WUR_sem_soft_reset,
  OPCODE_RUR_ACCUM_0,
  OPCODE_WUR_ACCUM_0,
  OPCODE_RUR_ACCUM_1,
  OPCODE_WUR_ACCUM_1,
  OPCODE_RUR_RESULT_0,
  OPCODE_WUR_RESULT_0,
  OPCODE_RUR_RESULT_1,
  OPCODE_WUR_RESULT_1,
  OPCODE_RUR_TOB0_ptr,
  OPCODE_WUR_TOB0_ptr,
  OPCODE_RUR_TOB1_ptr,
  OPCODE_WUR_TOB1_ptr,
  OPCODE_RUR_TOB2_ptr,
  OPCODE_WUR_TOB2_ptr,
  OPCODE_RUR_TOB3_ptr,
  OPCODE_WUR_TOB3_ptr,
  OPCODE_RUR_TOB4_ptr,
  OPCODE_WUR_TOB4_ptr,
  OPCODE_RUR_DST_RIB_T2_ptr,
  OPCODE_WUR_DST_RIB_T2_ptr,
  OPCODE_RUR_SRC_RIB_T2_ptr,
  OPCODE_WUR_SRC_RIB_T2_ptr,
  OPCODE_RUR_field_val0,
  OPCODE_WUR_field_val0,
  OPCODE_RUR_field_val1,
  OPCODE_WUR_field_val1,
  OPCODE_RUR_field_val2,
  OPCODE_WUR_field_val2,
  OPCODE_RUR_field_val3,
  OPCODE_WUR_field_val3,
  OPCODE_RUR_field_val4,
  OPCODE_WUR_field_val4,
  OPCODE_RUR_Field_index,
  OPCODE_WUR_Field_index,
  OPCODE_RUR_ss,
  OPCODE_WUR_ss
};


/* Slot-specific opcode decode functions.  */

static int
Slot_inst_decode (const xtensa_insnbuf insn)
{
  if (Field_cp_final50e7a063_fld7765_Slot_inst_get (insn) == 3 &&
      Field_sa4_Slot_inst_get (insn) == 0 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 4 &&
      Field_op0_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld8157inst_Slot_inst_get (insn) == 0)
    return OPCODE_fusion_L32I_ADD;
  if (Field_cp_final50e7a063_fld7765_Slot_inst_get (insn) == 4 &&
      Field_sa4_Slot_inst_get (insn) == 0 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 4 &&
      Field_op0_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld8173inst_Slot_inst_get (insn) == 0)
    return OPCODE_INIT;
  if (Field_cp_final50e7a063_fld7765_Slot_inst_get (insn) == 5 &&
      Field_sa4_Slot_inst_get (insn) == 0 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 4 &&
      Field_op0_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld8172inst_Slot_inst_get (insn) == 0)
    return OPCODE_LOAD_PKT;
  if (Field_cp_final50e7a063_fld7893inst_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7841_Slot_inst_get (insn) == 1 &&
      Field_bbi4_Slot_inst_get (insn) == 0 &&
      Field_op0_Slot_inst_get (insn) == 3)
    return OPCODE_GET_EQID;
  if (Field_cp_final50e7a063_fld7894_Slot_inst_get (insn) == 1 &&
      Field_cp_final50e7a063_fld7841_Slot_inst_get (insn) == 1 &&
      Field_bbi4_Slot_inst_get (insn) == 0 &&
      Field_op0_Slot_inst_get (insn) == 3 &&
      Field_cp_final50e7a063_fld8169inst_Slot_inst_get (insn) == 0)
    return OPCODE_BMP_INTERSECTION0;
  if (Field_cp_final50e7a063_fld7896inst_Slot_inst_get (insn) == 1 &&
      Field_cp_final50e7a063_fld7841_Slot_inst_get (insn) == 1 &&
      Field_bbi4_Slot_inst_get (insn) == 0 &&
      Field_op0_Slot_inst_get (insn) == 3)
    return OPCODE_T1_LOOKUP;
  if (Field_cp_final50e7a063_fld7897inst_Slot_inst_get (insn) == 2 &&
      Field_cp_final50e7a063_fld7841_Slot_inst_get (insn) == 1 &&
      Field_bbi4_Slot_inst_get (insn) == 0 &&
      Field_op0_Slot_inst_get (insn) == 3)
    return OPCODE_T2_LOOKUP;
  if (Field_cp_final50e7a063_fld7898inst_Slot_inst_get (insn) == 3 &&
      Field_cp_final50e7a063_fld7841_Slot_inst_get (insn) == 1 &&
      Field_bbi4_Slot_inst_get (insn) == 0 &&
      Field_op0_Slot_inst_get (insn) == 3 &&
      Field_cp_final50e7a063_fld8171inst_Slot_inst_get (insn) == 0)
    return OPCODE_BMP_INTERSECTION1;
  if (Field_cp_final50e7a063_fld7899inst_Slot_inst_get (insn) == 1 &&
      Field_cp_final50e7a063_fld7841_Slot_inst_get (insn) == 1 &&
      Field_bbi4_Slot_inst_get (insn) == 0 &&
      Field_op0_Slot_inst_get (insn) == 3 &&
      Field_cp_final50e7a063_fld8156inst_Slot_inst_get (insn) == 0)
    return OPCODE_SHA1_LOAD;
  if (Field_cp_final50e7a063_fld7901inst_Slot_inst_get (insn) == 1 &&
      Field_cp_final50e7a063_fld7841_Slot_inst_get (insn) == 1 &&
      Field_bbi4_Slot_inst_get (insn) == 0 &&
      Field_op0_Slot_inst_get (insn) == 3 &&
      Field_cp_final50e7a063_fld8158inst_Slot_inst_get (insn) == 0)
    return OPCODE_fusion_ADDI_S32I;
  if (Field_cp_final50e7a063_fld7902inst_Slot_inst_get (insn) == 1 &&
      Field_cp_final50e7a063_fld7841_Slot_inst_get (insn) == 1 &&
      Field_bbi4_Slot_inst_get (insn) == 0 &&
      Field_op0_Slot_inst_get (insn) == 3 &&
      Field_cp_final50e7a063_fld8160inst_Slot_inst_get (insn) == 0)
    return OPCODE_fusion0_ADDI_S32I;
  if (Field_cp_final50e7a063_fld7904inst_Slot_inst_get (insn) == 1 &&
      Field_cp_final50e7a063_fld7841_Slot_inst_get (insn) == 1 &&
      Field_bbi4_Slot_inst_get (insn) == 0 &&
      Field_op0_Slot_inst_get (insn) == 3 &&
      Field_cp_final50e7a063_fld8162inst_Slot_inst_get (insn) == 0)
    return OPCODE_fusion1_ADDI_S32I;
  if (Field_cp_final50e7a063_fld7906inst_Slot_inst_get (insn) == 0 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_MAC_HASH1;
  if (Field_cp_final50e7a063_fld7907inst_Slot_inst_get (insn) == 2 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_CRC16CCITT;
  if (Field_cp_final50e7a063_fld7908inst_Slot_inst_get (insn) == 3 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_get_diff_time;
  if (Field_cp_final50e7a063_fld7909inst_Slot_inst_get (insn) == 4 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_CRCcont;
  if (Field_cp_final50e7a063_fld7910inst_Slot_inst_get (insn) == 5 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_write_mintc_reg;
  if (Field_cp_final50e7a063_fld7911inst_Slot_inst_get (insn) == 12 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_MONTGOMERY_MUL_MOD;
  if (Field_cp_final50e7a063_fld7912inst_Slot_inst_get (insn) == 26 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_mv_regfile32x2;
  if (Field_cp_final50e7a063_fld7913inst_Slot_inst_get (insn) == 216 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_SHA1;
  if (Field_cp_final50e7a063_fld7915inst_Slot_inst_get (insn) == 1736 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_mv_regfile48;
  if (Field_cp_final50e7a063_fld7917inst_Slot_inst_get (insn) == 27792 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_deassert_read_write_mintc;
  if (Field_cp_final50e7a063_fld7919inst_Slot_inst_get (insn) == 27793 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_remove_int;
  if (Field_cp_final50e7a063_fld7920inst_Slot_inst_get (insn) == 13897 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld8151inst_Slot_inst_get (insn) == 0)
    return OPCODE_run_all;
  if (Field_cp_final50e7a063_fld7922inst_Slot_inst_get (insn) == 6949 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld8165inst_Slot_inst_get (insn) == 0)
    return OPCODE_sem_remove_request;
  if (Field_cp_final50e7a063_fld7924inst_Slot_inst_get (insn) == 3475 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld8150inst_Slot_inst_get (insn) == 0)
    return OPCODE_stall_all;
  if (Field_cp_final50e7a063_fld7926inst_Slot_inst_get (insn) == 869 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld8155inst_Slot_inst_get (insn) == 0)
    return OPCODE_deassert_soft_reset_mintc;
  if (Field_cp_final50e7a063_fld7928inst_Slot_inst_get (insn) == 435 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld8167inst_Slot_inst_get (insn) == 0)
    return OPCODE_deassert_soft_reset_sem;
  if (Field_cp_final50e7a063_fld7930inst_Slot_inst_get (insn) == 109 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld8154inst_Slot_inst_get (insn) == 0)
    return OPCODE_assert_soft_reset_mintc;
  if (Field_cp_final50e7a063_fld7931inst_Slot_inst_get (insn) == 55 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld8166inst_Slot_inst_get (insn) == 0)
    return OPCODE_assert_soft_reset_sem;
  if (Field_cp_final50e7a063_fld7933inst_Slot_inst_get (insn) == 14 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_hdr_validation;
  if (Field_cp_final50e7a063_fld7934inst_Slot_inst_get (insn) == 60 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_MAC_HASH0;
  if (Field_cp_final50e7a063_fld7935inst_Slot_inst_get (insn) == 244 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_BSF_LONG;
  if (Field_cp_final50e7a063_fld7937inst_Slot_inst_get (insn) == 1960 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_IPF_HASH_FINAL;
  if (Field_cp_final50e7a063_fld7939inst_Slot_inst_get (insn) == 1961 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_issue_stall;
  if (Field_cp_final50e7a063_fld7940inst_Slot_inst_get (insn) == 1962 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_read_int_message;
  if (Field_cp_final50e7a063_fld7941inst_Slot_inst_get (insn) == 1963 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_read_req_mintc;
  if (Field_cp_final50e7a063_fld7942inst_Slot_inst_get (insn) == 1964 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_read_reg_val_mintc;
  if (Field_cp_final50e7a063_fld7943inst_Slot_inst_get (insn) == 1965 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_read_sem_req_out;
  if (Field_cp_final50e7a063_fld7944inst_Slot_inst_get (insn) == 983 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld8149inst_Slot_inst_get (insn) == 0)
    return OPCODE_remove_stall;
  if (Field_cp_final50e7a063_fld7946inst_Slot_inst_get (insn) == 123 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld8153inst_Slot_inst_get (insn) == 0)
    return OPCODE_get_interrupting_core_id;
  if (Field_cp_final50e7a063_fld7948inst_Slot_inst_get (insn) == 31 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld8175inst_Slot_inst_get (insn) == 0)
    return OPCODE_IPF_HASH;
  if (Field_cp_final50e7a063_fld7949inst_Slot_inst_get (insn) == 8 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_CRCinit;
  if (Field_cp_final50e7a063_fld7950inst_Slot_inst_get (insn) == 144 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_MAC_HASH2;
  if (Field_cp_final50e7a063_fld7951inst_Slot_inst_get (insn) == 145 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_MULGF2;
  if (Field_cp_final50e7a063_fld7952inst_Slot_inst_get (insn) == 146 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_calculate_avg_queue;
  if (Field_cp_final50e7a063_fld7953inst_Slot_inst_get (insn) == 147 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0)
    return OPCODE_sem_release;
  if (Field_cp_final50e7a063_fld7954inst_Slot_inst_get (insn) == 37 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld8152inst_Slot_inst_get (insn) == 0)
    return OPCODE_generate_int;
  if (Field_cp_final50e7a063_fld7955inst_Slot_inst_get (insn) == 19 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld8164inst_Slot_inst_get (insn) == 0)
    return OPCODE_sem_acquire;
  if (Field_cp_final50e7a063_fld7956inst_Slot_inst_get (insn) == 5 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld8174inst_Slot_inst_get (insn) == 0)
    return OPCODE_MAC_HASH3;
  if (Field_cp_final50e7a063_fld7957inst_Slot_inst_get (insn) == 3 &&
      Field_sae4_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld7763_Slot_inst_get (insn) == 3 &&
      Field_op0_Slot_inst_get (insn) == 0 &&
      Field_cp_final50e7a063_fld8168inst_Slot_inst_get (insn) == 0)
    return OPCODE_MADDGF2;
  if (Field_op0_Slot_inst_get (insn) == 0)
    {
      if (Field_op1_Slot_inst_get (insn) == 0)
	{
	  if (Field_op2_Slot_inst_get (insn) == 0)
	    {
	      if (Field_r_Slot_inst_get (insn) == 0)
		{
		  if (Field_m_Slot_inst_get (insn) == 0 &&
		      Field_s_Slot_inst_get (insn) == 0 &&
		      Field_n_Slot_inst_get (insn) == 0)
		    return OPCODE_ILL;
		  if (Field_m_Slot_inst_get (insn) == 2)
		    {
		      if (Field_n_Slot_inst_get (insn) == 0)
			return OPCODE_RET;
		      if (Field_n_Slot_inst_get (insn) == 1)
			return OPCODE_RETW;
		      if (Field_n_Slot_inst_get (insn) == 2)
			return OPCODE_JX;
		    }
		  if (Field_m_Slot_inst_get (insn) == 3)
		    {
		      if (Field_n_Slot_inst_get (insn) == 0)
			return OPCODE_CALLX0;
		      if (Field_n_Slot_inst_get (insn) == 1)
			return OPCODE_CALLX4;
		      if (Field_n_Slot_inst_get (insn) == 2)
			return OPCODE_CALLX8;
		      if (Field_n_Slot_inst_get (insn) == 3)
			return OPCODE_CALLX12;
		    }
		}
	      if (Field_r_Slot_inst_get (insn) == 1)
		return OPCODE_MOVSP;
	      if (Field_r_Slot_inst_get (insn) == 2)
		{
		  if (Field_s_Slot_inst_get (insn) == 0)
		    {
		      if (Field_t_Slot_inst_get (insn) == 0)
			return OPCODE_ISYNC;
		      if (Field_t_Slot_inst_get (insn) == 1)
			return OPCODE_RSYNC;
		      if (Field_t_Slot_inst_get (insn) == 2)
			return OPCODE_ESYNC;
		      if (Field_t_Slot_inst_get (insn) == 3)
			return OPCODE_DSYNC;
		      if (Field_t_Slot_inst_get (insn) == 8)
			return OPCODE_EXCW;
		      if (Field_t_Slot_inst_get (insn) == 12)
			return OPCODE_MEMW;
		      if (Field_t_Slot_inst_get (insn) == 13)
			return OPCODE_EXTW;
		      if (Field_t_Slot_inst_get (insn) == 15)
			return OPCODE_NOP;
		    }
		}
	      if (Field_r_Slot_inst_get (insn) == 3)
		{
		  if (Field_t_Slot_inst_get (insn) == 0)
		    {
		      if (Field_s_Slot_inst_get (insn) == 0)
			return OPCODE_RFE;
		      if (Field_s_Slot_inst_get (insn) == 2)
			return OPCODE_RFDE;
		      if (Field_s_Slot_inst_get (insn) == 4)
			return OPCODE_RFWO;
		      if (Field_s_Slot_inst_get (insn) == 5)
			return OPCODE_RFWU;
		    }
		  if (Field_t_Slot_inst_get (insn) == 1)
		    return OPCODE_RFI;
		}
	      if (Field_r_Slot_inst_get (insn) == 4)
		return OPCODE_BREAK;
	      if (Field_r_Slot_inst_get (insn) == 5)
		{
		  if (Field_s_Slot_inst_get (insn) == 0 &&
		      Field_t_Slot_inst_get (insn) == 0)
		    return OPCODE_SYSCALL;
		  if (Field_s_Slot_inst_get (insn) == 1 &&
		      Field_t_Slot_inst_get (insn) == 0)
		    return OPCODE_SIMCALL;
		}
	      if (Field_r_Slot_inst_get (insn) == 6)
		return OPCODE_RSIL;
	      if (Field_r_Slot_inst_get (insn) == 7 &&
		  Field_t_Slot_inst_get (insn) == 0)
		return OPCODE_WAITI;
	      if (Field_r_Slot_inst_get (insn) == 8)
		return OPCODE_ANY4;
	      if (Field_r_Slot_inst_get (insn) == 9)
		return OPCODE_ALL4;
	      if (Field_r_Slot_inst_get (insn) == 10)
		return OPCODE_ANY8;
	      if (Field_r_Slot_inst_get (insn) == 11)
		return OPCODE_ALL8;
	    }
	  if (Field_op2_Slot_inst_get (insn) == 1)
	    return OPCODE_AND;
	  if (Field_op2_Slot_inst_get (insn) == 2)
	    return OPCODE_OR;
	  if (Field_op2_Slot_inst_get (insn) == 3)
	    return OPCODE_XOR;
	  if (Field_op2_Slot_inst_get (insn) == 4)
	    {
	      if (Field_r_Slot_inst_get (insn) == 0 &&
		  Field_t_Slot_inst_get (insn) == 0)
		return OPCODE_SSR;
	      if (Field_r_Slot_inst_get (insn) == 1 &&
		  Field_t_Slot_inst_get (insn) == 0)
		return OPCODE_SSL;
	      if (Field_r_Slot_inst_get (insn) == 2 &&
		  Field_t_Slot_inst_get (insn) == 0)
		return OPCODE_SSA8L;
	      if (Field_r_Slot_inst_get (insn) == 3 &&
		  Field_t_Slot_inst_get (insn) == 0)
		return OPCODE_SSA8B;
	      if (Field_r_Slot_inst_get (insn) == 4 &&
		  Field_thi3_Slot_inst_get (insn) == 0)
		return OPCODE_SSAI;
	      if (Field_r_Slot_inst_get (insn) == 6)
		return OPCODE_RER;
	      if (Field_r_Slot_inst_get (insn) == 7)
		return OPCODE_WER;
	      if (Field_r_Slot_inst_get (insn) == 8 &&
		  Field_s_Slot_inst_get (insn) == 0)
		return OPCODE_ROTW;
	      if (Field_r_Slot_inst_get (insn) == 14)
		return OPCODE_NSA;
	      if (Field_r_Slot_inst_get (insn) == 15)
		return OPCODE_NSAU;
	    }
	  if (Field_op2_Slot_inst_get (insn) == 5)
	    {
	      if (Field_r_Slot_inst_get (insn) == 1)
		return OPCODE_HWWITLBA;
	      if (Field_r_Slot_inst_get (insn) == 3)
		return OPCODE_RITLB0;
	      if (Field_r_Slot_inst_get (insn) == 4 &&
		  Field_t_Slot_inst_get (insn) == 0)
		return OPCODE_IITLB;
	      if (Field_r_Slot_inst_get (insn) == 5)
		return OPCODE_PITLB;
	      if (Field_r_Slot_inst_get (insn) == 6)
		return OPCODE_WITLB;
	      if (Field_r_Slot_inst_get (insn) == 7)
		return OPCODE_RITLB1;
	      if (Field_r_Slot_inst_get (insn) == 9)
		return OPCODE_HWWDTLBA;
	      if (Field_r_Slot_inst_get (insn) == 11)
		return OPCODE_RDTLB0;
	      if (Field_r_Slot_inst_get (insn) == 12 &&
		  Field_t_Slot_inst_get (insn) == 0)
		return OPCODE_IDTLB;
	      if (Field_r_Slot_inst_get (insn) == 13)
		return OPCODE_PDTLB;
	      if (Field_r_Slot_inst_get (insn) == 14)
		return OPCODE_WDTLB;
	      if (Field_r_Slot_inst_get (insn) == 15)
		return OPCODE_RDTLB1;
	    }
	  if (Field_op2_Slot_inst_get (insn) == 6)
	    {
	      if (Field_s_Slot_inst_get (insn) == 0)
		return OPCODE_NEG;
	      if (Field_s_Slot_inst_get (insn) == 1)
		return OPCODE_ABS;
	    }
	  if (Field_op2_Slot_inst_get (insn) == 8)
	    return OPCODE_ADD;
	  if (Field_op2_Slot_inst_get (insn) == 9)
	    return OPCODE_ADDX2;
	  if (Field_op2_Slot_inst_get (insn) == 10)
	    return OPCODE_ADDX4;
	  if (Field_op2_Slot_inst_get (insn) == 11)
	    return OPCODE_ADDX8;
	  if (Field_op2_Slot_inst_get (insn) == 12)
	    return OPCODE_SUB;
	  if (Field_op2_Slot_inst_get (insn) == 13)
	    return OPCODE_SUBX2;
	  if (Field_op2_Slot_inst_get (insn) == 14)
	    return OPCODE_SUBX4;
	  if (Field_op2_Slot_inst_get (insn) == 15)
	    return OPCODE_SUBX8;
	}
      if (Field_op1_Slot_inst_get (insn) == 1)
	{
	  if ((Field_op2_Slot_inst_get (insn) == 0 ||
	       Field_op2_Slot_inst_get (insn) == 1))
	    return OPCODE_SLLI;
	  if ((Field_op2_Slot_inst_get (insn) == 2 ||
	       Field_op2_Slot_inst_get (insn) == 3))
	    return OPCODE_SRAI;
	  if (Field_op2_Slot_inst_get (insn) == 4)
	    return OPCODE_SRLI;
	  if (Field_op2_Slot_inst_get (insn) == 6)
	    {
	      if (Field_sr_Slot_inst_get (insn) == 0)
		return OPCODE_XSR_LBEG;
	      if (Field_sr_Slot_inst_get (insn) == 1)
		return OPCODE_XSR_LEND;
	      if (Field_sr_Slot_inst_get (insn) == 2)
		return OPCODE_XSR_LCOUNT;
	      if (Field_sr_Slot_inst_get (insn) == 3)
		return OPCODE_XSR_SAR;
	      if (Field_sr_Slot_inst_get (insn) == 4)
		return OPCODE_XSR_BR;
	      if (Field_sr_Slot_inst_get (insn) == 5)
		return OPCODE_XSR_LITBASE;
	      if (Field_sr_Slot_inst_get (insn) == 12)
		return OPCODE_XSR_SCOMPARE1;
	      if (Field_sr_Slot_inst_get (insn) == 16)
		return OPCODE_XSR_ACCLO;
	      if (Field_sr_Slot_inst_get (insn) == 17)
		return OPCODE_XSR_ACCHI;
	      if (Field_sr_Slot_inst_get (insn) == 32)
		return OPCODE_XSR_M0;
	      if (Field_sr_Slot_inst_get (insn) == 33)
		return OPCODE_XSR_M1;
	      if (Field_sr_Slot_inst_get (insn) == 34)
		return OPCODE_XSR_M2;
	      if (Field_sr_Slot_inst_get (insn) == 35)
		return OPCODE_XSR_M3;
	      if (Field_sr_Slot_inst_get (insn) == 72)
		return OPCODE_XSR_WINDOWBASE;
	      if (Field_sr_Slot_inst_get (insn) == 73)
		return OPCODE_XSR_WINDOWSTART;
	      if (Field_sr_Slot_inst_get (insn) == 83)
		return OPCODE_XSR_PTEVADDR;
	      if (Field_sr_Slot_inst_get (insn) == 90)
		return OPCODE_XSR_RASID;
	      if (Field_sr_Slot_inst_get (insn) == 91)
		return OPCODE_XSR_ITLBCFG;
	      if (Field_sr_Slot_inst_get (insn) == 92)
		return OPCODE_XSR_DTLBCFG;
	      if (Field_sr_Slot_inst_get (insn) == 96)
		return OPCODE_XSR_IBREAKENABLE;
	      if (Field_sr_Slot_inst_get (insn) == 99)
		return OPCODE_XSR_ATOMCTL;
	      if (Field_sr_Slot_inst_get (insn) == 104)
		return OPCODE_XSR_DDR;
	      if (Field_sr_Slot_inst_get (insn) == 128)
		return OPCODE_XSR_IBREAKA0;
	      if (Field_sr_Slot_inst_get (insn) == 129)
		return OPCODE_XSR_IBREAKA1;
	      if (Field_sr_Slot_inst_get (insn) == 144)
		return OPCODE_XSR_DBREAKA0;
	      if (Field_sr_Slot_inst_get (insn) == 145)
		return OPCODE_XSR_DBREAKA1;
	      if (Field_sr_Slot_inst_get (insn) == 160)
		return OPCODE_XSR_DBREAKC0;
	      if (Field_sr_Slot_inst_get (insn) == 161)
		return OPCODE_XSR_DBREAKC1;
	      if (Field_sr_Slot_inst_get (insn) == 177)
		return OPCODE_XSR_EPC1;
	      if (Field_sr_Slot_inst_get (insn) == 178)
		return OPCODE_XSR_EPC2;
	      if (Field_sr_Slot_inst_get (insn) == 179)
		return OPCODE_XSR_EPC3;
	      if (Field_sr_Slot_inst_get (insn) == 180)
		return OPCODE_XSR_EPC4;
	      if (Field_sr_Slot_inst_get (insn) == 181)
		return OPCODE_XSR_EPC5;
	      if (Field_sr_Slot_inst_get (insn) == 182)
		return OPCODE_XSR_EPC6;
	      if (Field_sr_Slot_inst_get (insn) == 183)
		return OPCODE_XSR_EPC7;
	      if (Field_sr_Slot_inst_get (insn) == 192)
		return OPCODE_XSR_DEPC;
	      if (Field_sr_Slot_inst_get (insn) == 194)
		return OPCODE_XSR_EPS2;
	      if (Field_sr_Slot_inst_get (insn) == 195)
		return OPCODE_XSR_EPS3;
	      if (Field_sr_Slot_inst_get (insn) == 196)
		return OPCODE_XSR_EPS4;
	      if (Field_sr_Slot_inst_get (insn) == 197)
		return OPCODE_XSR_EPS5;
	      if (Field_sr_Slot_inst_get (insn) == 198)
		return OPCODE_XSR_EPS6;
	      if (Field_sr_Slot_inst_get (insn) == 199)
		return OPCODE_XSR_EPS7;
	      if (Field_sr_Slot_inst_get (insn) == 209)
		return OPCODE_XSR_EXCSAVE1;
	      if (Field_sr_Slot_inst_get (insn) == 210)
		return OPCODE_XSR_EXCSAVE2;
	      if (Field_sr_Slot_inst_get (insn) == 211)
		return OPCODE_XSR_EXCSAVE3;
	      if (Field_sr_Slot_inst_get (insn) == 212)
		return OPCODE_XSR_EXCSAVE4;
	      if (Field_sr_Slot_inst_get (insn) == 213)
		return OPCODE_XSR_EXCSAVE5;
	      if (Field_sr_Slot_inst_get (insn) == 214)
		return OPCODE_XSR_EXCSAVE6;
	      if (Field_sr_Slot_inst_get (insn) == 215)
		return OPCODE_XSR_EXCSAVE7;
	      if (Field_sr_Slot_inst_get (insn) == 224)
		return OPCODE_XSR_CPENABLE;
	      if (Field_sr_Slot_inst_get (insn) == 228)
		return OPCODE_XSR_INTENABLE;
	      if (Field_sr_Slot_inst_get (insn) == 230)
		return OPCODE_XSR_PS;
	      if (Field_sr_Slot_inst_get (insn) == 231)
		return OPCODE_XSR_VECBASE;
	      if (Field_sr_Slot_inst_get (insn) == 232)
		return OPCODE_XSR_EXCCAUSE;
	      if (Field_sr_Slot_inst_get (insn) == 233)
		return OPCODE_XSR_DEBUGCAUSE;
	      if (Field_sr_Slot_inst_get (insn) == 234)
		return OPCODE_XSR_CCOUNT;
	      if (Field_sr_Slot_inst_get (insn) == 236)
		return OPCODE_XSR_ICOUNT;
	      if (Field_sr_Slot_inst_get (insn) == 237)
		return OPCODE_XSR_ICOUNTLEVEL;
	      if (Field_sr_Slot_inst_get (insn) == 238)
		return OPCODE_XSR_EXCVADDR;
	      if (Field_sr_Slot_inst_get (insn) == 240)
		return OPCODE_XSR_CCOMPARE0;
	      if (Field_sr_Slot_inst_get (insn) == 241)
		return OPCODE_XSR_CCOMPARE1;
	      if (Field_sr_Slot_inst_get (insn) == 242)
		return OPCODE_XSR_CCOMPARE2;
	      if (Field_sr_Slot_inst_get (insn) == 244)
		return OPCODE_XSR_MISC0;
	      if (Field_sr_Slot_inst_get (insn) == 245)
		return OPCODE_XSR_MISC1;
	      if (Field_sr_Slot_inst_get (insn) == 246)
		return OPCODE_XSR_MISC2;
	      if (Field_sr_Slot_inst_get (insn) == 247)
		return OPCODE_XSR_MISC3;
	    }
	  if (Field_op2_Slot_inst_get (insn) == 8)
	    return OPCODE_SRC;
	  if (Field_op2_Slot_inst_get (insn) == 9 &&
	      Field_s_Slot_inst_get (insn) == 0)
	    return OPCODE_SRL;
	  if (Field_op2_Slot_inst_get (insn) == 10 &&
	      Field_t_Slot_inst_get (insn) == 0)
	    return OPCODE_SLL;
	  if (Field_op2_Slot_inst_get (insn) == 11 &&
	      Field_s_Slot_inst_get (insn) == 0)
	    return OPCODE_SRA;
	  if (Field_op2_Slot_inst_get (insn) == 12)
	    return OPCODE_MUL16U;
	  if (Field_op2_Slot_inst_get (insn) == 13)
	    return OPCODE_MUL16S;
	  if (Field_op2_Slot_inst_get (insn) == 15)
	    {
	      if (Field_r_Slot_inst_get (insn) == 0)
		return OPCODE_LICT;
	      if (Field_r_Slot_inst_get (insn) == 1)
		return OPCODE_SICT;
	      if (Field_r_Slot_inst_get (insn) == 2)
		return OPCODE_LICW;
	      if (Field_r_Slot_inst_get (insn) == 3)
		return OPCODE_SICW;
	      if (Field_r_Slot_inst_get (insn) == 8)
		return OPCODE_LDCT;
	      if (Field_r_Slot_inst_get (insn) == 9)
		return OPCODE_SDCT;
	      if (Field_r_Slot_inst_get (insn) == 14 &&
		  Field_t_Slot_inst_get (insn) == 0)
		return OPCODE_RFDO;
	      if (Field_r_Slot_inst_get (insn) == 14 &&
		  Field_t_Slot_inst_get (insn) == 1)
		return OPCODE_RFDD;
	      if (Field_r_Slot_inst_get (insn) == 15)
		return OPCODE_LDPTE;
	    }
	}
      if (Field_op1_Slot_inst_get (insn) == 2)
	{
	  if (Field_op2_Slot_inst_get (insn) == 0)
	    return OPCODE_ANDB;
	  if (Field_op2_Slot_inst_get (insn) == 1)
	    return OPCODE_ANDBC;
	  if (Field_op2_Slot_inst_get (insn) == 2)
	    return OPCODE_ORB;
	  if (Field_op2_Slot_inst_get (insn) == 3)
	    return OPCODE_ORBC;
	  if (Field_op2_Slot_inst_get (insn) == 4)
	    return OPCODE_XORB;
	  if (Field_op2_Slot_inst_get (insn) == 8)
	    return OPCODE_MULL;
	  if (Field_op2_Slot_inst_get (insn) == 12)
	    return OPCODE_QUOU;
	  if (Field_op2_Slot_inst_get (insn) == 13)
	    return OPCODE_QUOS;
	  if (Field_op2_Slot_inst_get (insn) == 14)
	    return OPCODE_REMU;
	  if (Field_op2_Slot_inst_get (insn) == 15)
	    return OPCODE_REMS;
	}
      if (Field_op1_Slot_inst_get (insn) == 3)
	{
	  if (Field_op2_Slot_inst_get (insn) == 0)
	    {
	      if (Field_sr_Slot_inst_get (insn) == 0)
		return OPCODE_RSR_LBEG;
	      if (Field_sr_Slot_inst_get (insn) == 1)
		return OPCODE_RSR_LEND;
	      if (Field_sr_Slot_inst_get (insn) == 2)
		return OPCODE_RSR_LCOUNT;
	      if (Field_sr_Slot_inst_get (insn) == 3)
		return OPCODE_RSR_SAR;
	      if (Field_sr_Slot_inst_get (insn) == 4)
		return OPCODE_RSR_BR;
	      if (Field_sr_Slot_inst_get (insn) == 5)
		return OPCODE_RSR_LITBASE;
	      if (Field_sr_Slot_inst_get (insn) == 12)
		return OPCODE_RSR_SCOMPARE1;
	      if (Field_sr_Slot_inst_get (insn) == 16)
		return OPCODE_RSR_ACCLO;
	      if (Field_sr_Slot_inst_get (insn) == 17)
		return OPCODE_RSR_ACCHI;
	      if (Field_sr_Slot_inst_get (insn) == 32)
		return OPCODE_RSR_M0;
	      if (Field_sr_Slot_inst_get (insn) == 33)
		return OPCODE_RSR_M1;
	      if (Field_sr_Slot_inst_get (insn) == 34)
		return OPCODE_RSR_M2;
	      if (Field_sr_Slot_inst_get (insn) == 35)
		return OPCODE_RSR_M3;
	      if (Field_sr_Slot_inst_get (insn) == 72)
		return OPCODE_RSR_WINDOWBASE;
	      if (Field_sr_Slot_inst_get (insn) == 73)
		return OPCODE_RSR_WINDOWSTART;
	      if (Field_sr_Slot_inst_get (insn) == 83)
		return OPCODE_RSR_PTEVADDR;
	      if (Field_sr_Slot_inst_get (insn) == 90)
		return OPCODE_RSR_RASID;
	      if (Field_sr_Slot_inst_get (insn) == 91)
		return OPCODE_RSR_ITLBCFG;
	      if (Field_sr_Slot_inst_get (insn) == 92)
		return OPCODE_RSR_DTLBCFG;
	      if (Field_sr_Slot_inst_get (insn) == 96)
		return OPCODE_RSR_IBREAKENABLE;
	      if (Field_sr_Slot_inst_get (insn) == 99)
		return OPCODE_RSR_ATOMCTL;
	      if (Field_sr_Slot_inst_get (insn) == 104)
		return OPCODE_RSR_DDR;
	      if (Field_sr_Slot_inst_get (insn) == 128)
		return OPCODE_RSR_IBREAKA0;
	      if (Field_sr_Slot_inst_get (insn) == 129)
		return OPCODE_RSR_IBREAKA1;
	      if (Field_sr_Slot_inst_get (insn) == 144)
		return OPCODE_RSR_DBREAKA0;
	      if (Field_sr_Slot_inst_get (insn) == 145)
		return OPCODE_RSR_DBREAKA1;
	      if (Field_sr_Slot_inst_get (insn) == 160)
		return OPCODE_RSR_DBREAKC0;
	      if (Field_sr_Slot_inst_get (insn) == 161)
		return OPCODE_RSR_DBREAKC1;
	      if (Field_sr_Slot_inst_get (insn) == 176)
		return OPCODE_RSR_CONFIGID0;
	      if (Field_sr_Slot_inst_get (insn) == 177)
		return OPCODE_RSR_EPC1;
	      if (Field_sr_Slot_inst_get (insn) == 178)
		return OPCODE_RSR_EPC2;
	      if (Field_sr_Slot_inst_get (insn) == 179)
		return OPCODE_RSR_EPC3;
	      if (Field_sr_Slot_inst_get (insn) == 180)
		return OPCODE_RSR_EPC4;
	      if (Field_sr_Slot_inst_get (insn) == 181)
		return OPCODE_RSR_EPC5;
	      if (Field_sr_Slot_inst_get (insn) == 182)
		return OPCODE_RSR_EPC6;
	      if (Field_sr_Slot_inst_get (insn) == 183)
		return OPCODE_RSR_EPC7;
	      if (Field_sr_Slot_inst_get (insn) == 192)
		return OPCODE_RSR_DEPC;
	      if (Field_sr_Slot_inst_get (insn) == 194)
		return OPCODE_RSR_EPS2;
	      if (Field_sr_Slot_inst_get (insn) == 195)
		return OPCODE_RSR_EPS3;
	      if (Field_sr_Slot_inst_get (insn) == 196)
		return OPCODE_RSR_EPS4;
	      if (Field_sr_Slot_inst_get (insn) == 197)
		return OPCODE_RSR_EPS5;
	      if (Field_sr_Slot_inst_get (insn) == 198)
		return OPCODE_RSR_EPS6;
	      if (Field_sr_Slot_inst_get (insn) == 199)
		return OPCODE_RSR_EPS7;
	      if (Field_sr_Slot_inst_get (insn) == 208)
		return OPCODE_RSR_CONFIGID1;
	      if (Field_sr_Slot_inst_get (insn) == 209)
		return OPCODE_RSR_EXCSAVE1;
	      if (Field_sr_Slot_inst_get (insn) == 210)
		return OPCODE_RSR_EXCSAVE2;
	      if (Field_sr_Slot_inst_get (insn) == 211)
		return OPCODE_RSR_EXCSAVE3;
	      if (Field_sr_Slot_inst_get (insn) == 212)
		return OPCODE_RSR_EXCSAVE4;
	      if (Field_sr_Slot_inst_get (insn) == 213)
		return OPCODE_RSR_EXCSAVE5;
	      if (Field_sr_Slot_inst_get (insn) == 214)
		return OPCODE_RSR_EXCSAVE6;
	      if (Field_sr_Slot_inst_get (insn) == 215)
		return OPCODE_RSR_EXCSAVE7;
	      if (Field_sr_Slot_inst_get (insn) == 224)
		return OPCODE_RSR_CPENABLE;
	      if (Field_sr_Slot_inst_get (insn) == 226)
		return OPCODE_RSR_INTERRUPT;
	      if (Field_sr_Slot_inst_get (insn) == 228)
		return OPCODE_RSR_INTENABLE;
	      if (Field_sr_Slot_inst_get (insn) == 230)
		return OPCODE_RSR_PS;
	      if (Field_sr_Slot_inst_get (insn) == 231)
		return OPCODE_RSR_VECBASE;
	      if (Field_sr_Slot_inst_get (insn) == 232)
		return OPCODE_RSR_EXCCAUSE;
	      if (Field_sr_Slot_inst_get (insn) == 233)
		return OPCODE_RSR_DEBUGCAUSE;
	      if (Field_sr_Slot_inst_get (insn) == 234)
		return OPCODE_RSR_CCOUNT;
	      if (Field_sr_Slot_inst_get (insn) == 235)
		return OPCODE_RSR_PRID;
	      if (Field_sr_Slot_inst_get (insn) == 236)
		return OPCODE_RSR_ICOUNT;
	      if (Field_sr_Slot_inst_get (insn) == 237)
		return OPCODE_RSR_ICOUNTLEVEL;
	      if (Field_sr_Slot_inst_get (insn) == 238)
		return OPCODE_RSR_EXCVADDR;
	      if (Field_sr_Slot_inst_get (insn) == 240)
		return OPCODE_RSR_CCOMPARE0;
	      if (Field_sr_Slot_inst_get (insn) == 241)
		return OPCODE_RSR_CCOMPARE1;
	      if (Field_sr_Slot_inst_get (insn) == 242)
		return OPCODE_RSR_CCOMPARE2;
	      if (Field_sr_Slot_inst_get (insn) == 244)
		return OPCODE_RSR_MISC0;
	      if (Field_sr_Slot_inst_get (insn) == 245)
		return OPCODE_RSR_MISC1;
	      if (Field_sr_Slot_inst_get (insn) == 246)
		return OPCODE_RSR_MISC2;
	      if (Field_sr_Slot_inst_get (insn) == 247)
		return OPCODE_RSR_MISC3;
	    }
	  if (Field_op2_Slot_inst_get (insn) == 1)
	    {
	      if (Field_sr_Slot_inst_get (insn) == 0)
		return OPCODE_WSR_LBEG;
	      if (Field_sr_Slot_inst_get (insn) == 1)
		return OPCODE_WSR_LEND;
	      if (Field_sr_Slot_inst_get (insn) == 2)
		return OPCODE_WSR_LCOUNT;
	      if (Field_sr_Slot_inst_get (insn) == 3)
		return OPCODE_WSR_SAR;
	      if (Field_sr_Slot_inst_get (insn) == 4)
		return OPCODE_WSR_BR;
	      if (Field_sr_Slot_inst_get (insn) == 5)
		return OPCODE_WSR_LITBASE;
	      if (Field_sr_Slot_inst_get (insn) == 12)
		return OPCODE_WSR_SCOMPARE1;
	      if (Field_sr_Slot_inst_get (insn) == 16)
		return OPCODE_WSR_ACCLO;
	      if (Field_sr_Slot_inst_get (insn) == 17)
		return OPCODE_WSR_ACCHI;
	      if (Field_sr_Slot_inst_get (insn) == 32)
		return OPCODE_WSR_M0;
	      if (Field_sr_Slot_inst_get (insn) == 33)
		return OPCODE_WSR_M1;
	      if (Field_sr_Slot_inst_get (insn) == 34)
		return OPCODE_WSR_M2;
	      if (Field_sr_Slot_inst_get (insn) == 35)
		return OPCODE_WSR_M3;
	      if (Field_sr_Slot_inst_get (insn) == 72)
		return OPCODE_WSR_WINDOWBASE;
	      if (Field_sr_Slot_inst_get (insn) == 73)
		return OPCODE_WSR_WINDOWSTART;
	      if (Field_sr_Slot_inst_get (insn) == 83)
		return OPCODE_WSR_PTEVADDR;
	      if (Field_sr_Slot_inst_get (insn) == 89)
		return OPCODE_WSR_MMID;
	      if (Field_sr_Slot_inst_get (insn) == 90)
		return OPCODE_WSR_RASID;
	      if (Field_sr_Slot_inst_get (insn) == 91)
		return OPCODE_WSR_ITLBCFG;
	      if (Field_sr_Slot_inst_get (insn) == 92)
		return OPCODE_WSR_DTLBCFG;
	      if (Field_sr_Slot_inst_get (insn) == 96)
		return OPCODE_WSR_IBREAKENABLE;
	      if (Field_sr_Slot_inst_get (insn) == 99)
		return OPCODE_WSR_ATOMCTL;
	      if (Field_sr_Slot_inst_get (insn) == 104)
		return OPCODE_WSR_DDR;
	      if (Field_sr_Slot_inst_get (insn) == 128)
		return OPCODE_WSR_IBREAKA0;
	      if (Field_sr_Slot_inst_get (insn) == 129)
		return OPCODE_WSR_IBREAKA1;
	      if (Field_sr_Slot_inst_get (insn) == 144)
		return OPCODE_WSR_DBREAKA0;
	      if (Field_sr_Slot_inst_get (insn) == 145)
		return OPCODE_WSR_DBREAKA1;
	      if (Field_sr_Slot_inst_get (insn) == 160)
		return OPCODE_WSR_DBREAKC0;
	      if (Field_sr_Slot_inst_get (insn) == 161)
		return OPCODE_WSR_DBREAKC1;
	      if (Field_sr_Slot_inst_get (insn) == 176)
		return OPCODE_WSR_CONFIGID0;
	      if (Field_sr_Slot_inst_get (insn) == 177)
		return OPCODE_WSR_EPC1;
	      if (Field_sr_Slot_inst_get (insn) == 178)
		return OPCODE_WSR_EPC2;
	      if (Field_sr_Slot_inst_get (insn) == 179)
		return OPCODE_WSR_EPC3;
	      if (Field_sr_Slot_inst_get (insn) == 180)
		return OPCODE_WSR_EPC4;
	      if (Field_sr_Slot_inst_get (insn) == 181)
		return OPCODE_WSR_EPC5;
	      if (Field_sr_Slot_inst_get (insn) == 182)
		return OPCODE_WSR_EPC6;
	      if (Field_sr_Slot_inst_get (insn) == 183)
		return OPCODE_WSR_EPC7;
	      if (Field_sr_Slot_inst_get (insn) == 192)
		return OPCODE_WSR_DEPC;
	      if (Field_sr_Slot_inst_get (insn) == 194)
		return OPCODE_WSR_EPS2;
	      if (Field_sr_Slot_inst_get (insn) == 195)
		return OPCODE_WSR_EPS3;
	      if (Field_sr_Slot_inst_get (insn) == 196)
		return OPCODE_WSR_EPS4;
	      if (Field_sr_Slot_inst_get (insn) == 197)
		return OPCODE_WSR_EPS5;
	      if (Field_sr_Slot_inst_get (insn) == 198)
		return OPCODE_WSR_EPS6;
	      if (Field_sr_Slot_inst_get (insn) == 199)
		return OPCODE_WSR_EPS7;
	      if (Field_sr_Slot_inst_get (insn) == 209)
		return OPCODE_WSR_EXCSAVE1;
	      if (Field_sr_Slot_inst_get (insn) == 210)
		return OPCODE_WSR_EXCSAVE2;
	      if (Field_sr_Slot_inst_get (insn) == 211)
		return OPCODE_WSR_EXCSAVE3;
	      if (Field_sr_Slot_inst_get (insn) == 212)
		return OPCODE_WSR_EXCSAVE4;
	      if (Field_sr_Slot_inst_get (insn) == 213)
		return OPCODE_WSR_EXCSAVE5;
	      if (Field_sr_Slot_inst_get (insn) == 214)
		return OPCODE_WSR_EXCSAVE6;
	      if (Field_sr_Slot_inst_get (insn) == 215)
		return OPCODE_WSR_EXCSAVE7;
	      if (Field_sr_Slot_inst_get (insn) == 224)
		return OPCODE_WSR_CPENABLE;
	      if (Field_sr_Slot_inst_get (insn) == 226)
		return OPCODE_WSR_INTSET;
	      if (Field_sr_Slot_inst_get (insn) == 227)
		return OPCODE_WSR_INTCLEAR;
	      if (Field_sr_Slot_inst_get (insn) == 228)
		return OPCODE_WSR_INTENABLE;
	      if (Field_sr_Slot_inst_get (insn) == 230)
		return OPCODE_WSR_PS;
	      if (Field_sr_Slot_inst_get (insn) == 231)
		return OPCODE_WSR_VECBASE;
	      if (Field_sr_Slot_inst_get (insn) == 232)
		return OPCODE_WSR_EXCCAUSE;
	      if (Field_sr_Slot_inst_get (insn) == 233)
		return OPCODE_WSR_DEBUGCAUSE;
	      if (Field_sr_Slot_inst_get (insn) == 234)
		return OPCODE_WSR_CCOUNT;
	      if (Field_sr_Slot_inst_get (insn) == 236)
		return OPCODE_WSR_ICOUNT;
	      if (Field_sr_Slot_inst_get (insn) == 237)
		return OPCODE_WSR_ICOUNTLEVEL;
	      if (Field_sr_Slot_inst_get (insn) == 238)
		return OPCODE_WSR_EXCVADDR;
	      if (Field_sr_Slot_inst_get (insn) == 240)
		return OPCODE_WSR_CCOMPARE0;
	      if (Field_sr_Slot_inst_get (insn) == 241)
		return OPCODE_WSR_CCOMPARE1;
	      if (Field_sr_Slot_inst_get (insn) == 242)
		return OPCODE_WSR_CCOMPARE2;
	      if (Field_sr_Slot_inst_get (insn) == 244)
		return OPCODE_WSR_MISC0;
	      if (Field_sr_Slot_inst_get (insn) == 245)
		return OPCODE_WSR_MISC1;
	      if (Field_sr_Slot_inst_get (insn) == 246)
		return OPCODE_WSR_MISC2;
	      if (Field_sr_Slot_inst_get (insn) == 247)
		return OPCODE_WSR_MISC3;
	    }
	  if (Field_op2_Slot_inst_get (insn) == 2)
	    return OPCODE_SEXT;
	  if (Field_op2_Slot_inst_get (insn) == 3)
	    return OPCODE_CLAMPS;
	  if (Field_op2_Slot_inst_get (insn) == 8)
	    return OPCODE_MOVEQZ;
	  if (Field_op2_Slot_inst_get (insn) == 9)
	    return OPCODE_MOVNEZ;
	  if (Field_op2_Slot_inst_get (insn) == 10)
	    return OPCODE_MOVLTZ;
	  if (Field_op2_Slot_inst_get (insn) == 11)
	    return OPCODE_MOVGEZ;
	  if (Field_op2_Slot_inst_get (insn) == 12)
	    return OPCODE_MOVF;
	  if (Field_op2_Slot_inst_get (insn) == 13)
	    return OPCODE_MOVT;
	  if (Field_op2_Slot_inst_get (insn) == 14)
	    {
	      if (Field_st_Slot_inst_get (insn) == 0)
		return OPCODE_RUR_run_stall;
	      if (Field_st_Slot_inst_get (insn) == 1)
		return OPCODE_RUR_out_interrupt_word;
	      if (Field_st_Slot_inst_get (insn) == 2)
		return OPCODE_RUR_Reg_Addr_mintc;
	      if (Field_st_Slot_inst_get (insn) == 3)
		return OPCODE_RUR_Data_out_mintc;
	      if (Field_st_Slot_inst_get (insn) == 4)
		return OPCODE_RUR_Write_mintc;
	      if (Field_st_Slot_inst_get (insn) == 5)
		return OPCODE_RUR_Read_mintc;
	      if (Field_st_Slot_inst_get (insn) == 6)
		return OPCODE_RUR_Programming_mode_mintc;
	      if (Field_st_Slot_inst_get (insn) == 7)
		return OPCODE_RUR_Soft_reset_mintc;
	      if (Field_st_Slot_inst_get (insn) == 8)
		return OPCODE_RUR_weight_red;
	      if (Field_st_Slot_inst_get (insn) == 9)
		return OPCODE_RUR_output_rate;
	      if (Field_st_Slot_inst_get (insn) == 10)
		return OPCODE_RUR_look_up_max_index;
	      if (Field_st_Slot_inst_get (insn) == 11)
		return OPCODE_RUR_CRC_S;
	      if (Field_st_Slot_inst_get (insn) == 12)
		return OPCODE_RUR_CNT;
	      if (Field_st_Slot_inst_get (insn) == 13)
		return OPCODE_RUR_CRC_POLY;
	      if (Field_st_Slot_inst_get (insn) == 14)
		return OPCODE_RUR_CRCmode;
	      if (Field_st_Slot_inst_get (insn) == 15)
		return OPCODE_RUR_DCNT;
	      if (Field_st_Slot_inst_get (insn) == 16)
		return OPCODE_RUR_w0;
	      if (Field_st_Slot_inst_get (insn) == 17)
		return OPCODE_RUR_w1;
	      if (Field_st_Slot_inst_get (insn) == 18)
		return OPCODE_RUR_w2;
	      if (Field_st_Slot_inst_get (insn) == 19)
		return OPCODE_RUR_w3;
	      if (Field_st_Slot_inst_get (insn) == 20)
		return OPCODE_RUR_w4;
	      if (Field_st_Slot_inst_get (insn) == 21)
		return OPCODE_RUR_w5;
	      if (Field_st_Slot_inst_get (insn) == 22)
		return OPCODE_RUR_w6;
	      if (Field_st_Slot_inst_get (insn) == 23)
		return OPCODE_RUR_w7;
	      if (Field_st_Slot_inst_get (insn) == 24)
		return OPCODE_RUR_w8;
	      if (Field_st_Slot_inst_get (insn) == 25)
		return OPCODE_RUR_w9;
	      if (Field_st_Slot_inst_get (insn) == 26)
		return OPCODE_RUR_w10;
	      if (Field_st_Slot_inst_get (insn) == 27)
		return OPCODE_RUR_w11;
	      if (Field_st_Slot_inst_get (insn) == 28)
		return OPCODE_RUR_w12;
	      if (Field_st_Slot_inst_get (insn) == 29)
		return OPCODE_RUR_w13;
	      if (Field_st_Slot_inst_get (insn) == 30)
		return OPCODE_RUR_w14;
	      if (Field_st_Slot_inst_get (insn) == 31)
		return OPCODE_RUR_w15;
	      if (Field_st_Slot_inst_get (insn) == 32)
		return OPCODE_RUR_mya;
	      if (Field_st_Slot_inst_get (insn) == 33)
		return OPCODE_RUR_myb;
	      if (Field_st_Slot_inst_get (insn) == 34)
		return OPCODE_RUR_myc;
	      if (Field_st_Slot_inst_get (insn) == 35)
		return OPCODE_RUR_myd;
	      if (Field_st_Slot_inst_get (insn) == 36)
		return OPCODE_RUR_mye;
	      if (Field_st_Slot_inst_get (insn) == 37)
		return OPCODE_RUR_MSB_OFFSET;
	      if (Field_st_Slot_inst_get (insn) == 38)
		return OPCODE_RUR_sem_req_out;
	      if (Field_st_Slot_inst_get (insn) == 39)
		return OPCODE_RUR_sem_soft_reset;
	      if (Field_st_Slot_inst_get (insn) == 40)
		return OPCODE_RUR_ACCUM_0;
	      if (Field_st_Slot_inst_get (insn) == 41)
		return OPCODE_RUR_ACCUM_1;
	      if (Field_st_Slot_inst_get (insn) == 42)
		return OPCODE_RUR_RESULT_0;
	      if (Field_st_Slot_inst_get (insn) == 43)
		return OPCODE_RUR_RESULT_1;
	      if (Field_st_Slot_inst_get (insn) == 44)
		return OPCODE_RUR_TOB0_ptr;
	      if (Field_st_Slot_inst_get (insn) == 45)
		return OPCODE_RUR_TOB1_ptr;
	      if (Field_st_Slot_inst_get (insn) == 46)
		return OPCODE_RUR_TOB2_ptr;
	      if (Field_st_Slot_inst_get (insn) == 47)
		return OPCODE_RUR_TOB3_ptr;
	      if (Field_st_Slot_inst_get (insn) == 48)
		return OPCODE_RUR_TOB4_ptr;
	      if (Field_st_Slot_inst_get (insn) == 49)
		return OPCODE_RUR_DST_RIB_T2_ptr;
	      if (Field_st_Slot_inst_get (insn) == 50)
		return OPCODE_RUR_SRC_RIB_T2_ptr;
	      if (Field_st_Slot_inst_get (insn) == 51)
		return OPCODE_RUR_field_val0;
	      if (Field_st_Slot_inst_get (insn) == 52)
		return OPCODE_RUR_field_val1;
	      if (Field_st_Slot_inst_get (insn) == 53)
		return OPCODE_RUR_field_val2;
	      if (Field_st_Slot_inst_get (insn) == 54)
		return OPCODE_RUR_field_val3;
	      if (Field_st_Slot_inst_get (insn) == 55)
		return OPCODE_RUR_field_val4;
	      if (Field_st_Slot_inst_get (insn) == 56)
		return OPCODE_RUR_Field_index;
	      if (Field_st_Slot_inst_get (insn) == 57)
		return OPCODE_RUR_ss;
	      if (Field_st_Slot_inst_get (insn) == 230)
		return OPCODE_RUR_EXPSTATE;
	      if (Field_st_Slot_inst_get (insn) == 231)
		return OPCODE_RUR_THREADPTR;
	    }
	  if (Field_op2_Slot_inst_get (insn) == 15)
	    {
	      if (Field_sr_Slot_inst_get (insn) == 0)
		return OPCODE_WUR_run_stall;
	      if (Field_sr_Slot_inst_get (insn) == 1)
		return OPCODE_WUR_out_interrupt_word;
	      if (Field_sr_Slot_inst_get (insn) == 2)
		return OPCODE_WUR_Reg_Addr_mintc;
	      if (Field_sr_Slot_inst_get (insn) == 3)
		return OPCODE_WUR_Data_out_mintc;
	      if (Field_sr_Slot_inst_get (insn) == 4)
		return OPCODE_WUR_Write_mintc;
	      if (Field_sr_Slot_inst_get (insn) == 5)
		return OPCODE_WUR_Read_mintc;
	      if (Field_sr_Slot_inst_get (insn) == 6)
		return OPCODE_WUR_Programming_mode_mintc;
	      if (Field_sr_Slot_inst_get (insn) == 7)
		return OPCODE_WUR_Soft_reset_mintc;
	      if (Field_sr_Slot_inst_get (insn) == 8)
		return OPCODE_WUR_weight_red;
	      if (Field_sr_Slot_inst_get (insn) == 9)
		return OPCODE_WUR_output_rate;
	      if (Field_sr_Slot_inst_get (insn) == 10)
		return OPCODE_WUR_look_up_max_index;
	      if (Field_sr_Slot_inst_get (insn) == 11)
		return OPCODE_WUR_CRC_S;
	      if (Field_sr_Slot_inst_get (insn) == 12)
		return OPCODE_WUR_CNT;
	      if (Field_sr_Slot_inst_get (insn) == 13)
		return OPCODE_WUR_CRC_POLY;
	      if (Field_sr_Slot_inst_get (insn) == 14)
		return OPCODE_WUR_CRCmode;
	      if (Field_sr_Slot_inst_get (insn) == 15)
		return OPCODE_WUR_DCNT;
	      if (Field_sr_Slot_inst_get (insn) == 16)
		return OPCODE_WUR_w0;
	      if (Field_sr_Slot_inst_get (insn) == 17)
		return OPCODE_WUR_w1;
	      if (Field_sr_Slot_inst_get (insn) == 18)
		return OPCODE_WUR_w2;
	      if (Field_sr_Slot_inst_get (insn) == 19)
		return OPCODE_WUR_w3;
	      if (Field_sr_Slot_inst_get (insn) == 20)
		return OPCODE_WUR_w4;
	      if (Field_sr_Slot_inst_get (insn) == 21)
		return OPCODE_WUR_w5;
	      if (Field_sr_Slot_inst_get (insn) == 22)
		return OPCODE_WUR_w6;
	      if (Field_sr_Slot_inst_get (insn) == 23)
		return OPCODE_WUR_w7;
	      if (Field_sr_Slot_inst_get (insn) == 24)
		return OPCODE_WUR_w8;
	      if (Field_sr_Slot_inst_get (insn) == 25)
		return OPCODE_WUR_w9;
	      if (Field_sr_Slot_inst_get (insn) == 26)
		return OPCODE_WUR_w10;
	      if (Field_sr_Slot_inst_get (insn) == 27)
		return OPCODE_WUR_w11;
	      if (Field_sr_Slot_inst_get (insn) == 28)
		return OPCODE_WUR_w12;
	      if (Field_sr_Slot_inst_get (insn) == 29)
		return OPCODE_WUR_w13;
	      if (Field_sr_Slot_inst_get (insn) == 30)
		return OPCODE_WUR_w14;
	      if (Field_sr_Slot_inst_get (insn) == 31)
		return OPCODE_WUR_w15;
	      if (Field_sr_Slot_inst_get (insn) == 32)
		return OPCODE_WUR_mya;
	      if (Field_sr_Slot_inst_get (insn) == 33)
		return OPCODE_WUR_myb;
	      if (Field_sr_Slot_inst_get (insn) == 34)
		return OPCODE_WUR_myc;
	      if (Field_sr_Slot_inst_get (insn) == 35)
		return OPCODE_WUR_myd;
	      if (Field_sr_Slot_inst_get (insn) == 36)
		return OPCODE_WUR_mye;
	      if (Field_sr_Slot_inst_get (insn) == 37)
		return OPCODE_WUR_MSB_OFFSET;
	      if (Field_sr_Slot_inst_get (insn) == 38)
		return OPCODE_WUR_sem_req_out;
	      if (Field_sr_Slot_inst_get (insn) == 39)
		return OPCODE_WUR_sem_soft_reset;
	      if (Field_sr_Slot_inst_get (insn) == 40)
		return OPCODE_WUR_ACCUM_0;
	      if (Field_sr_Slot_inst_get (insn) == 41)
		return OPCODE_WUR_ACCUM_1;
	      if (Field_sr_Slot_inst_get (insn) == 42)
		return OPCODE_WUR_RESULT_0;
	      if (Field_sr_Slot_inst_get (insn) == 43)
		return OPCODE_WUR_RESULT_1;
	      if (Field_sr_Slot_inst_get (insn) == 44)
		return OPCODE_WUR_TOB0_ptr;
	      if (Field_sr_Slot_inst_get (insn) == 45)
		return OPCODE_WUR_TOB1_ptr;
	      if (Field_sr_Slot_inst_get (insn) == 46)
		return OPCODE_WUR_TOB2_ptr;
	      if (Field_sr_Slot_inst_get (insn) == 47)
		return OPCODE_WUR_TOB3_ptr;
	      if (Field_sr_Slot_inst_get (insn) == 48)
		return OPCODE_WUR_TOB4_ptr;
	      if (Field_sr_Slot_inst_get (insn) == 49)
		return OPCODE_WUR_DST_RIB_T2_ptr;
	      if (Field_sr_Slot_inst_get (insn) == 50)
		return OPCODE_WUR_SRC_RIB_T2_ptr;
	      if (Field_sr_Slot_inst_get (insn) == 51)
		return OPCODE_WUR_field_val0;
	      if (Field_sr_Slot_inst_get (insn) == 52)
		return OPCODE_WUR_field_val1;
	      if (Field_sr_Slot_inst_get (insn) == 53)
		return OPCODE_WUR_field_val2;
	      if (Field_sr_Slot_inst_get (insn) == 54)
		return OPCODE_WUR_field_val3;
	      if (Field_sr_Slot_inst_get (insn) == 55)
		return OPCODE_WUR_field_val4;
	      if (Field_sr_Slot_inst_get (insn) == 56)
		return OPCODE_WUR_Field_index;
	      if (Field_sr_Slot_inst_get (insn) == 57)
		return OPCODE_WUR_ss;
	      if (Field_sr_Slot_inst_get (insn) == 230)
		return OPCODE_WUR_EXPSTATE;
	      if (Field_sr_Slot_inst_get (insn) == 231)
		return OPCODE_WUR_THREADPTR;
	    }
	}
      if ((Field_op1_Slot_inst_get (insn) == 4 ||
	   Field_op1_Slot_inst_get (insn) == 5))
	return OPCODE_EXTUI;
      if (Field_op1_Slot_inst_get (insn) == 9)
	{
	  if (Field_op2_Slot_inst_get (insn) == 0)
	    return OPCODE_L32E;
	  if (Field_op2_Slot_inst_get (insn) == 4)
	    return OPCODE_S32E;
	}
      if (Field_r_Slot_inst_get (insn) == 0 &&
	  Field_s_Slot_inst_get (insn) == 0 &&
	  Field_op2_Slot_inst_get (insn) == 0 &&
	  Field_op1_Slot_inst_get (insn) == 14)
	return OPCODE_READ_IMPWIRE;
      if (Field_r_Slot_inst_get (insn) == 1 &&
	  Field_s3to1_Slot_inst_get (insn) == 0 &&
	  Field_op2_Slot_inst_get (insn) == 0 &&
	  Field_op1_Slot_inst_get (insn) == 14)
	return OPCODE_SETB_EXPSTATE;
      if (Field_r_Slot_inst_get (insn) == 1 &&
	  Field_s3to1_Slot_inst_get (insn) == 1 &&
	  Field_op2_Slot_inst_get (insn) == 0 &&
	  Field_op1_Slot_inst_get (insn) == 14)
	return OPCODE_CLRB_EXPSTATE;
      if (Field_r_Slot_inst_get (insn) == 2 &&
	  Field_op2_Slot_inst_get (insn) == 0 &&
	  Field_op1_Slot_inst_get (insn) == 14)
	return OPCODE_WRMSK_EXPSTATE;
    }
  if (Field_op0_Slot_inst_get (insn) == 1)
    return OPCODE_L32R;
  if (Field_op0_Slot_inst_get (insn) == 2)
    {
      if (Field_r_Slot_inst_get (insn) == 0)
	return OPCODE_L8UI;
      if (Field_r_Slot_inst_get (insn) == 1)
	return OPCODE_L16UI;
      if (Field_r_Slot_inst_get (insn) == 2)
	return OPCODE_L32I;
      if (Field_r_Slot_inst_get (insn) == 4)
	return OPCODE_S8I;
      if (Field_r_Slot_inst_get (insn) == 5)
	return OPCODE_S16I;
      if (Field_r_Slot_inst_get (insn) == 6)
	return OPCODE_S32I;
      if (Field_r_Slot_inst_get (insn) == 7)
	{
	  if (Field_t_Slot_inst_get (insn) == 0)
	    return OPCODE_DPFR;
	  if (Field_t_Slot_inst_get (insn) == 1)
	    return OPCODE_DPFW;
	  if (Field_t_Slot_inst_get (insn) == 2)
	    return OPCODE_DPFRO;
	  if (Field_t_Slot_inst_get (insn) == 3)
	    return OPCODE_DPFWO;
	  if (Field_t_Slot_inst_get (insn) == 4)
	    return OPCODE_DHWB;
	  if (Field_t_Slot_inst_get (insn) == 5)
	    return OPCODE_DHWBI;
	  if (Field_t_Slot_inst_get (insn) == 6)
	    return OPCODE_DHI;
	  if (Field_t_Slot_inst_get (insn) == 7)
	    return OPCODE_DII;
	  if (Field_t_Slot_inst_get (insn) == 8)
	    {
	      if (Field_op1_Slot_inst_get (insn) == 4)
		return OPCODE_DIWB;
	      if (Field_op1_Slot_inst_get (insn) == 5)
		return OPCODE_DIWBI;
	    }
	  if (Field_t_Slot_inst_get (insn) == 12)
	    return OPCODE_IPF;
	  if (Field_t_Slot_inst_get (insn) == 14)
	    return OPCODE_IHI;
	  if (Field_t_Slot_inst_get (insn) == 15)
	    return OPCODE_III;
	}
      if (Field_r_Slot_inst_get (insn) == 9)
	return OPCODE_L16SI;
      if (Field_r_Slot_inst_get (insn) == 10)
	return OPCODE_MOVI;
      if (Field_r_Slot_inst_get (insn) == 11)
	return OPCODE_L32AI;
      if (Field_r_Slot_inst_get (insn) == 12)
	return OPCODE_ADDI;
      if (Field_r_Slot_inst_get (insn) == 13)
	return OPCODE_ADDMI;
      if (Field_r_Slot_inst_get (insn) == 14)
	return OPCODE_S32C1I;
      if (Field_r_Slot_inst_get (insn) == 15)
	return OPCODE_S32RI;
    }
  if (Field_op0_Slot_inst_get (insn) == 4)
    {
      if (Field_op2_Slot_inst_get (insn) == 0)
	{
	  if (Field_op1_Slot_inst_get (insn) == 8 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DD_LL_LDINC;
	  if (Field_op1_Slot_inst_get (insn) == 9 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DD_HL_LDINC;
	  if (Field_op1_Slot_inst_get (insn) == 10 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DD_LH_LDINC;
	  if (Field_op1_Slot_inst_get (insn) == 11 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DD_HH_LDINC;
	}
      if (Field_op2_Slot_inst_get (insn) == 1)
	{
	  if (Field_op1_Slot_inst_get (insn) == 8 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DD_LL_LDDEC;
	  if (Field_op1_Slot_inst_get (insn) == 9 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DD_HL_LDDEC;
	  if (Field_op1_Slot_inst_get (insn) == 10 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DD_LH_LDDEC;
	  if (Field_op1_Slot_inst_get (insn) == 11 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DD_HH_LDDEC;
	}
      if (Field_op2_Slot_inst_get (insn) == 2)
	{
	  if (Field_op1_Slot_inst_get (insn) == 4 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MUL_DD_LL;
	  if (Field_op1_Slot_inst_get (insn) == 5 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MUL_DD_HL;
	  if (Field_op1_Slot_inst_get (insn) == 6 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MUL_DD_LH;
	  if (Field_op1_Slot_inst_get (insn) == 7 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MUL_DD_HH;
	  if (Field_op1_Slot_inst_get (insn) == 8 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DD_LL;
	  if (Field_op1_Slot_inst_get (insn) == 9 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DD_HL;
	  if (Field_op1_Slot_inst_get (insn) == 10 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DD_LH;
	  if (Field_op1_Slot_inst_get (insn) == 11 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DD_HH;
	  if (Field_op1_Slot_inst_get (insn) == 12 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MULS_DD_LL;
	  if (Field_op1_Slot_inst_get (insn) == 13 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MULS_DD_HL;
	  if (Field_op1_Slot_inst_get (insn) == 14 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MULS_DD_LH;
	  if (Field_op1_Slot_inst_get (insn) == 15 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MULS_DD_HH;
	}
      if (Field_op2_Slot_inst_get (insn) == 3)
	{
	  if (Field_op1_Slot_inst_get (insn) == 4 &&
	      Field_r_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MUL_AD_LL;
	  if (Field_op1_Slot_inst_get (insn) == 5 &&
	      Field_r_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MUL_AD_HL;
	  if (Field_op1_Slot_inst_get (insn) == 6 &&
	      Field_r_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MUL_AD_LH;
	  if (Field_op1_Slot_inst_get (insn) == 7 &&
	      Field_r_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MUL_AD_HH;
	  if (Field_op1_Slot_inst_get (insn) == 8 &&
	      Field_r_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_AD_LL;
	  if (Field_op1_Slot_inst_get (insn) == 9 &&
	      Field_r_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_AD_HL;
	  if (Field_op1_Slot_inst_get (insn) == 10 &&
	      Field_r_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_AD_LH;
	  if (Field_op1_Slot_inst_get (insn) == 11 &&
	      Field_r_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_AD_HH;
	  if (Field_op1_Slot_inst_get (insn) == 12 &&
	      Field_r_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MULS_AD_LL;
	  if (Field_op1_Slot_inst_get (insn) == 13 &&
	      Field_r_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MULS_AD_HL;
	  if (Field_op1_Slot_inst_get (insn) == 14 &&
	      Field_r_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MULS_AD_LH;
	  if (Field_op1_Slot_inst_get (insn) == 15 &&
	      Field_r_Slot_inst_get (insn) == 0 &&
	      Field_t3_Slot_inst_get (insn) == 0 &&
	      Field_tlo_Slot_inst_get (insn) == 0)
	    return OPCODE_MULS_AD_HH;
	}
      if (Field_op2_Slot_inst_get (insn) == 4)
	{
	  if (Field_op1_Slot_inst_get (insn) == 8 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DA_LL_LDINC;
	  if (Field_op1_Slot_inst_get (insn) == 9 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DA_HL_LDINC;
	  if (Field_op1_Slot_inst_get (insn) == 10 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DA_LH_LDINC;
	  if (Field_op1_Slot_inst_get (insn) == 11 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DA_HH_LDINC;
	}
      if (Field_op2_Slot_inst_get (insn) == 5)
	{
	  if (Field_op1_Slot_inst_get (insn) == 8 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DA_LL_LDDEC;
	  if (Field_op1_Slot_inst_get (insn) == 9 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DA_HL_LDDEC;
	  if (Field_op1_Slot_inst_get (insn) == 10 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DA_LH_LDDEC;
	  if (Field_op1_Slot_inst_get (insn) == 11 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DA_HH_LDDEC;
	}
      if (Field_op2_Slot_inst_get (insn) == 6)
	{
	  if (Field_op1_Slot_inst_get (insn) == 4 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MUL_DA_LL;
	  if (Field_op1_Slot_inst_get (insn) == 5 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MUL_DA_HL;
	  if (Field_op1_Slot_inst_get (insn) == 6 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MUL_DA_LH;
	  if (Field_op1_Slot_inst_get (insn) == 7 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MUL_DA_HH;
	  if (Field_op1_Slot_inst_get (insn) == 8 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DA_LL;
	  if (Field_op1_Slot_inst_get (insn) == 9 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DA_HL;
	  if (Field_op1_Slot_inst_get (insn) == 10 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DA_LH;
	  if (Field_op1_Slot_inst_get (insn) == 11 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_DA_HH;
	  if (Field_op1_Slot_inst_get (insn) == 12 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULS_DA_LL;
	  if (Field_op1_Slot_inst_get (insn) == 13 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULS_DA_HL;
	  if (Field_op1_Slot_inst_get (insn) == 14 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULS_DA_LH;
	  if (Field_op1_Slot_inst_get (insn) == 15 &&
	      Field_s_Slot_inst_get (insn) == 0 &&
	      Field_w_Slot_inst_get (insn) == 0 &&
	      Field_r3_Slot_inst_get (insn) == 0)
	    return OPCODE_MULS_DA_HH;
	}
      if (Field_op2_Slot_inst_get (insn) == 7)
	{
	  if (Field_op1_Slot_inst_get (insn) == 0 &&
	      Field_r_Slot_inst_get (insn) == 0)
	    return OPCODE_UMUL_AA_LL;
	  if (Field_op1_Slot_inst_get (insn) == 1 &&
	      Field_r_Slot_inst_get (insn) == 0)
	    return OPCODE_UMUL_AA_HL;
	  if (Field_op1_Slot_inst_get (insn) == 2 &&
	      Field_r_Slot_inst_get (insn) == 0)
	    return OPCODE_UMUL_AA_LH;
	  if (Field_op1_Slot_inst_get (insn) == 3 &&
	      Field_r_Slot_inst_get (insn) == 0)
	    return OPCODE_UMUL_AA_HH;
	  if (Field_op1_Slot_inst_get (insn) == 4 &&
	      Field_r_Slot_inst_get (insn) == 0)
	    return OPCODE_MUL_AA_LL;
	  if (Field_op1_Slot_inst_get (insn) == 5 &&
	      Field_r_Slot_inst_get (insn) == 0)
	    return OPCODE_MUL_AA_HL;
	  if (Field_op1_Slot_inst_get (insn) == 6 &&
	      Field_r_Slot_inst_get (insn) == 0)
	    return OPCODE_MUL_AA_LH;
	  if (Field_op1_Slot_inst_get (insn) == 7 &&
	      Field_r_Slot_inst_get (insn) == 0)
	    return OPCODE_MUL_AA_HH;
	  if (Field_op1_Slot_inst_get (insn) == 8 &&
	      Field_r_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_AA_LL;
	  if (Field_op1_Slot_inst_get (insn) == 9 &&
	      Field_r_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_AA_HL;
	  if (Field_op1_Slot_inst_get (insn) == 10 &&
	      Field_r_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_AA_LH;
	  if (Field_op1_Slot_inst_get (insn) == 11 &&
	      Field_r_Slot_inst_get (insn) == 0)
	    return OPCODE_MULA_AA_HH;
	  if (Field_op1_Slot_inst_get (insn) == 12 &&
	      Field_r_Slot_inst_get (insn) == 0)
	    return OPCODE_MULS_AA_LL;
	  if (Field_op1_Slot_inst_get (insn) == 13 &&
	      Field_r_Slot_inst_get (insn) == 0)
	    return OPCODE_MULS_AA_HL;
	  if (Field_op1_Slot_inst_get (insn) == 14 &&
	      Field_r_Slot_inst_get (insn) == 0)
	    return OPCODE_MULS_AA_LH;
	  if (Field_op1_Slot_inst_get (insn) == 15 &&
	      Field_r_Slot_inst_get (insn) == 0)
	    return OPCODE_MULS_AA_HH;
	}
      if (Field_op2_Slot_inst_get (insn) == 8)
	{
	  if (Field_op1_Slot_inst_get (insn) == 0 &&
	      Field_t_Slot_inst_get (insn) == 0 &&
	      Field_rhi_Slot_inst_get (insn) == 0)
	    return OPCODE_LDINC;
	}
      if (Field_op2_Slot_inst_get (insn) == 9)
	{
	  if (Field_op1_Slot_inst_get (insn) == 0 &&
	      Field_t_Slot_inst_get (insn) == 0 &&
	      Field_rhi_Slot_inst_get (insn) == 0)
	    return OPCODE_LDDEC;
	}
    }
  if (Field_op0_Slot_inst_get (insn) == 5)
    {
      if (Field_n_Slot_inst_get (insn) == 0)
	return OPCODE_CALL0;
      if (Field_n_Slot_inst_get (insn) == 1)
	return OPCODE_CALL4;
      if (Field_n_Slot_inst_get (insn) == 2)
	return OPCODE_CALL8;
      if (Field_n_Slot_inst_get (insn) == 3)
	return OPCODE_CALL12;
    }
  if (Field_op0_Slot_inst_get (insn) == 6)
    {
      if (Field_n_Slot_inst_get (insn) == 0)
	return OPCODE_J;
      if (Field_n_Slot_inst_get (insn) == 1)
	{
	  if (Field_m_Slot_inst_get (insn) == 0)
	    return OPCODE_BEQZ;
	  if (Field_m_Slot_inst_get (insn) == 1)
	    return OPCODE_BNEZ;
	  if (Field_m_Slot_inst_get (insn) == 2)
	    return OPCODE_BLTZ;
	  if (Field_m_Slot_inst_get (insn) == 3)
	    return OPCODE_BGEZ;
	}
      if (Field_n_Slot_inst_get (insn) == 2)
	{
	  if (Field_m_Slot_inst_get (insn) == 0)
	    return OPCODE_BEQI;
	  if (Field_m_Slot_inst_get (insn) == 1)
	    return OPCODE_BNEI;
	  if (Field_m_Slot_inst_get (insn) == 2)
	    return OPCODE_BLTI;
	  if (Field_m_Slot_inst_get (insn) == 3)
	    return OPCODE_BGEI;
	}
      if (Field_n_Slot_inst_get (insn) == 3)
	{
	  if (Field_m_Slot_inst_get (insn) == 0)
	    return OPCODE_ENTRY;
	  if (Field_m_Slot_inst_get (insn) == 1)
	    {
	      if (Field_r_Slot_inst_get (insn) == 0)
		return OPCODE_BF;
	      if (Field_r_Slot_inst_get (insn) == 1)
		return OPCODE_BT;
	      if (Field_r_Slot_inst_get (insn) == 8)
		return OPCODE_LOOP;
	      if (Field_r_Slot_inst_get (insn) == 9)
		return OPCODE_LOOPNEZ;
	      if (Field_r_Slot_inst_get (insn) == 10)
		return OPCODE_LOOPGTZ;
	    }
	  if (Field_m_Slot_inst_get (insn) == 2)
	    return OPCODE_BLTUI;
	  if (Field_m_Slot_inst_get (insn) == 3)
	    return OPCODE_BGEUI;
	}
    }
  if (Field_op0_Slot_inst_get (insn) == 7)
    {
      if (Field_r_Slot_inst_get (insn) == 0)
	return OPCODE_BNONE;
      if (Field_r_Slot_inst_get (insn) == 1)
	return OPCODE_BEQ;
      if (Field_r_Slot_inst_get (insn) == 2)
	return OPCODE_BLT;
      if (Field_r_Slot_inst_get (insn) == 3)
	return OPCODE_BLTU;
      if (Field_r_Slot_inst_get (insn) == 4)
	return OPCODE_BALL;
      if (Field_r_Slot_inst_get (insn) == 5)
	return OPCODE_BBC;
      if ((Field_r_Slot_inst_get (insn) == 6 ||
	   Field_r_Slot_inst_get (insn) == 7))
	return OPCODE_BBCI;
      if (Field_r_Slot_inst_get (insn) == 8)
	return OPCODE_BANY;
      if (Field_r_Slot_inst_get (insn) == 9)
	return OPCODE_BNE;
      if (Field_r_Slot_inst_get (insn) == 10)
	return OPCODE_BGE;
      if (Field_r_Slot_inst_get (insn) == 11)
	return OPCODE_BGEU;
      if (Field_r_Slot_inst_get (insn) == 12)
	return OPCODE_BNALL;
      if (Field_r_Slot_inst_get (insn) == 13)
	return OPCODE_BBS;
      if ((Field_r_Slot_inst_get (insn) == 14 ||
	   Field_r_Slot_inst_get (insn) == 15))
	return OPCODE_BBSI;
    }
  return XTENSA_UNDEFINED;
}

static int
Slot_inst16b_decode (const xtensa_insnbuf insn)
{
  if (Field_op0_Slot_inst16b_get (insn) == 12)
    {
      if (Field_i_Slot_inst16b_get (insn) == 0)
	return OPCODE_MOVI_N;
      if (Field_i_Slot_inst16b_get (insn) == 1)
	{
	  if (Field_z_Slot_inst16b_get (insn) == 0)
	    return OPCODE_BEQZ_N;
	  if (Field_z_Slot_inst16b_get (insn) == 1)
	    return OPCODE_BNEZ_N;
	}
    }
  if (Field_op0_Slot_inst16b_get (insn) == 13)
    {
      if (Field_r_Slot_inst16b_get (insn) == 0)
	return OPCODE_MOV_N;
      if (Field_r_Slot_inst16b_get (insn) == 15)
	{
	  if (Field_t_Slot_inst16b_get (insn) == 0)
	    return OPCODE_RET_N;
	  if (Field_t_Slot_inst16b_get (insn) == 1)
	    return OPCODE_RETW_N;
	  if (Field_t_Slot_inst16b_get (insn) == 2)
	    return OPCODE_BREAK_N;
	  if (Field_t_Slot_inst16b_get (insn) == 3 &&
	      Field_s_Slot_inst16b_get (insn) == 0)
	    return OPCODE_NOP_N;
	  if (Field_t_Slot_inst16b_get (insn) == 6 &&
	      Field_s_Slot_inst16b_get (insn) == 0)
	    return OPCODE_ILL_N;
	}
    }
  return XTENSA_UNDEFINED;
}

static int
Slot_inst16a_decode (const xtensa_insnbuf insn)
{
  if (Field_op0_Slot_inst16a_get (insn) == 8)
    return OPCODE_L32I_N;
  if (Field_op0_Slot_inst16a_get (insn) == 9)
    return OPCODE_S32I_N;
  if (Field_op0_Slot_inst16a_get (insn) == 10)
    return OPCODE_ADD_N;
  if (Field_op0_Slot_inst16a_get (insn) == 11)
    return OPCODE_ADDI_N;
  return XTENSA_UNDEFINED;
}

static int
Slot_flix64_0_slot1_decode (const xtensa_insnbuf insn)
{
  if (Field_cp_final50e7a063_fld7860_Slot_flix64_0_slot1_get (insn) == 25 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8210flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_add32x2;
  if (Field_cp_final50e7a063_fld7958flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1)
    return OPCODE_fusion_ANDI16_SRL;
  if (Field_cp_final50e7a063_fld7958flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1)
    return OPCODE_fusion_SRL_ANDI16;
  if (Field_cp_final50e7a063_fld7959flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 16 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1)
    return OPCODE_get_emap;
  if (Field_cp_final50e7a063_fld7960flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 544 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1)
    return OPCODE_BITINS_LONG;
  if (Field_cp_final50e7a063_fld7962flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 8456 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8181_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_BSR_LONG;
  if (Field_cp_final50e7a063_fld7964flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 8457 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8181_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_POP_LONG;
  if (Field_cp_final50e7a063_fld7965flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 4229 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8187flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_HWORD_SWAP;
  if (Field_cp_final50e7a063_fld7967flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 2115 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8186flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_WORD_SWAP;
  if (Field_cp_final50e7a063_fld7968flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 1313 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8180flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_NOP;
  if (Field_cp_final50e7a063_fld7969flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 32785 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1)
    return OPCODE_not_equals32x4_int;
  if (Field_cp_final50e7a063_fld7971flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 65826 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1)
    return OPCODE_equals48_int;
  if (Field_cp_final50e7a063_fld7973flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 131654 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8191flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_POP;
  if (Field_cp_final50e7a063_fld7975flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 131655 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8216flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_zero48;
  if (Field_cp_final50e7a063_fld7976flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 66082 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1)
    return OPCODE_not_equals48_int;
  if (Field_cp_final50e7a063_fld7977flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 66083 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_r_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_equals48;
  if (Field_cp_final50e7a063_fld7978flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 33169 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8217flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_not_equals48;
  if (Field_cp_final50e7a063_fld7979flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 8337 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8202flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_BITWISE_NOT;
  if (Field_cp_final50e7a063_fld7981flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 4241 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8201flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_BSF;
  if (Field_cp_final50e7a063_fld7982_Slot_flix64_0_slot1_get (insn) == 49 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8215flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_XOR32x2;
  if (Field_cp_final50e7a063_fld7983flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 2193 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8199flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_BSR;
  if (Field_cp_final50e7a063_fld7984flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 1169 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8197flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_CLO;
  if (Field_cp_final50e7a063_fld7985_Slot_flix64_0_slot1_get (insn) == 13 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8211flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_equals32x2;
  if (Field_cp_final50e7a063_fld7986flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 657 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8195flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_CLZ;
  if (Field_cp_final50e7a063_fld7987_Slot_flix64_0_slot1_get (insn) == 7 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8212flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_not_equals32x2;
  if (Field_cp_final50e7a063_fld7988flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 2057 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8177_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_BADDU;
  if (Field_cp_final50e7a063_fld7990flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 2121 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8177_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_BYTE_SHUFFLE;
  if (Field_cp_final50e7a063_fld7991flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 1097 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8192flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_SET_EQUALS;
  if (Field_cp_final50e7a063_fld7993flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 585 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8193flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_SET_NOT_EQUALS;
  if (Field_cp_final50e7a063_fld7995flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 329 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8176flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_MOV_N;
  if (Field_cp_final50e7a063_fld7997flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 261 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8179flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_equals32x2_int;
  if (Field_cp_final50e7a063_fld7999flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 293 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8209flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_dec32x2;
  if (Field_cp_final50e7a063_fld8000flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 165 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8208flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_inc32x2;
  if (Field_cp_final50e7a063_fld8002flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 35 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8213flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_not_equals32x2_int;
  if (Field_cp_final50e7a063_fld8004flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 33 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8179flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_MOVI;
  if (Field_cp_final50e7a063_fld8006flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 37 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8205flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_check_sem;
  if (Field_cp_final50e7a063_fld8007flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 21 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8182flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_read_mintc_ready;
  if (Field_cp_final50e7a063_fld8009flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 513 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1)
    return OPCODE_BITCINS;
  if (Field_cp_final50e7a063_fld8009flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 515 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1)
    return OPCODE_BITEXTS;
  if (Field_cp_final50e7a063_fld8009flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 517 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1)
    return OPCODE_BITEXTU;
  if (Field_cp_final50e7a063_fld8009flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 519 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1)
    return OPCODE_fusion_SLLI_XOR;
  if (Field_cp_final50e7a063_fld8009flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 521 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1)
    return OPCODE_BITINS;
  if (Field_cp_final50e7a063_fld8009flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 523 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1)
    return OPCODE_fusion_SRL_AND;
  if (Field_cp_final50e7a063_fld8009flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 525 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1)
    return OPCODE_fusion_SRL_ANDI;
  if (Field_cp_final50e7a063_fld8010flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 1054 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8203flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_ROL;
  if (Field_cp_final50e7a063_fld8011flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 1055 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8203flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_ROR;
  if (Field_cp_final50e7a063_fld8012flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 67 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8178_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_fusion_AND_SRL;
  if (Field_cp_final50e7a063_fld8014flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 35 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8200_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_fusion_ANDI_SRL;
  if (Field_cp_final50e7a063_fld8015flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 19 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8198_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_fusion_SLL_OR;
  if (Field_cp_final50e7a063_fld8016flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 11 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8196_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_fusion_SLLI_ADD;
  if (Field_cp_final50e7a063_fld8017flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 384 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1)
    return OPCODE_SET_EQUALS_IMM;
  if (Field_cp_final50e7a063_fld8017flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 385 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1)
    return OPCODE_SET_NOT_EQUALS_IMM;
  if (Field_cp_final50e7a063_fld8017flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 387 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8188flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_BITEXTU_LONG;
  if (Field_cp_final50e7a063_fld8017flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 388 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8019_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_OR32x2;
  if (Field_cp_final50e7a063_fld8018flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 3088 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1)
    return OPCODE_AND32x2;
  if (Field_cp_final50e7a063_fld8020flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 3089 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1)
    return OPCODE_sub32x2;
  if (Field_cp_final50e7a063_fld8021flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 12360 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8221flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_add32x4;
  if (Field_cp_final50e7a063_fld8024flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 12361 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8219flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_cvt16x4ur32x4s;
  if (Field_cp_final50e7a063_fld8025flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 6181 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8220flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_cvt32x4ur16x4s;
  if (Field_cp_final50e7a063_fld8026flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 3091 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8206flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_zero32x2;
  if (Field_cp_final50e7a063_fld8027flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 773 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8222flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_not_equals32x4;
  if (Field_cp_final50e7a063_fld8029flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 778 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld7966_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_add32x2_int;
  if (Field_cp_final50e7a063_fld8030_Slot_flix64_0_slot1_get (insn) == 0 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 2 &&
      Field_cp_final50e7a063_fld8190flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_BITCINS_LONG;
  if (Field_cp_final50e7a063_fld8030_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 2 &&
      Field_cp_final50e7a063_fld8189flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_BITEXTS_LONG;
  if (Field_cp_final50e7a063_fld8031flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 779 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld7966_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_sub32x2_int;
  if (Field_cp_final50e7a063_fld8032flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 195 &&
      Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 1 &&
      Field_cp_final50e7a063_fld8204flix64_0_slot1_Slot_flix64_0_slot1_get (insn) == 0)
    return OPCODE_get_index;
  if (Field_op0_s6_Slot_flix64_0_slot1_get (insn) == 3)
    return OPCODE_variable_bit_and;
  return XTENSA_UNDEFINED;
}

static int
Slot_flix64_0_slot0_decode (const xtensa_insnbuf insn)
{
  if (Field_cp_final50e7a063_fld7861_Slot_flix64_0_slot0_get (insn) == 0 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_MOVI;
  if (Field_cp_final50e7a063_fld7861_Slot_flix64_0_slot0_get (insn) == 5 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4 &&
      Field_cp_final50e7a063_fld7884_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_SEXT;
  if (Field_cp_final50e7a063_fld7861_Slot_flix64_0_slot0_get (insn) == 28 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 1)
    return OPCODE_BEQZ;
  if (Field_cp_final50e7a063_fld7861_Slot_flix64_0_slot0_get (insn) == 29 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 1)
    return OPCODE_BGEZ;
  if (Field_cp_final50e7a063_fld7861_Slot_flix64_0_slot0_get (insn) == 30 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 1)
    return OPCODE_BLTZ;
  if (Field_cp_final50e7a063_fld7861_Slot_flix64_0_slot0_get (insn) == 31 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 1)
    return OPCODE_BNEZ;
  if (Field_cp_final50e7a063_fld8035flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 1)
    return OPCODE_L32R;
  if (Field_cp_final50e7a063_fld8035flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 1 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4 &&
      Field_cp_final50e7a063_fld8242flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_st_regfile32x2;
  if (Field_cp_final50e7a063_fld8036flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 4 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 1)
    return OPCODE_variable_bit_load;
  if (Field_cp_final50e7a063_fld8037flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 10 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 1)
    return OPCODE_FF;
  if (Field_cp_final50e7a063_fld8038flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 11 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 1)
    return OPCODE_HH;
  if (Field_cp_final50e7a063_fld8039flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 12 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 1)
    return OPCODE_GG;
  if (Field_cp_final50e7a063_fld8040flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 13 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 1)
    return OPCODE_II;
  if (Field_cp_final50e7a063_fld8041flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_BBCI;
  if (Field_cp_final50e7a063_fld8043flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 1 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_BBSI;
  if (Field_cp_final50e7a063_fld8044flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 4 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_ADDI;
  if (Field_cp_final50e7a063_fld8045flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 5 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_BANY;
  if (Field_cp_final50e7a063_fld8046flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 6 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_BBC;
  if (Field_cp_final50e7a063_fld8047flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 7 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_BBS;
  if (Field_cp_final50e7a063_fld8048flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 8 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_ADDMI;
  if (Field_cp_final50e7a063_fld8049flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 9 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_BEQ;
  if (Field_cp_final50e7a063_fld8050flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 10 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_BGE;
  if (Field_cp_final50e7a063_fld8051flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 11 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_BLT;
  if (Field_cp_final50e7a063_fld8052flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 12 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_BGEU;
  if (Field_cp_final50e7a063_fld8053flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 13 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_BLTU;
  if (Field_cp_final50e7a063_fld8054flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 14 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_BNALL;
  if (Field_cp_final50e7a063_fld8055flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 15 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_BNE;
  if (Field_cp_final50e7a063_fld8056flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 16 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_BALL;
  if (Field_cp_final50e7a063_fld8057flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 17 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_BNONE;
  if (Field_cp_final50e7a063_fld8058flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 18 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_L16SI;
  if (Field_cp_final50e7a063_fld8059flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 19 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_L8UI;
  if (Field_cp_final50e7a063_fld8060flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 20 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_L16UI;
  if (Field_cp_final50e7a063_fld8061flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 21 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_S16I;
  if (Field_cp_final50e7a063_fld8062flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 22 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_S32I;
  if (Field_cp_final50e7a063_fld8063flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 23 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_S8I;
  if (Field_cp_final50e7a063_fld8064flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 24 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_L32I;
  if (Field_cp_final50e7a063_fld8065flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 400 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2)
    return OPCODE_BF;
  if (Field_cp_final50e7a063_fld8067flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 4241 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_cp_final50e7a063_fld8227_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_SSA8L;
  if (Field_cp_final50e7a063_fld8068flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 4497 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_cp_final50e7a063_fld8227_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_SSL;
  if (Field_cp_final50e7a063_fld8069flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 2449 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_cp_final50e7a063_fld8233flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_SSR;
  if (Field_cp_final50e7a063_fld8071flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 1425 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_cp_final50e7a063_fld8256flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_zero32x4;
  if (Field_cp_final50e7a063_fld8073flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 913 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_cp_final50e7a063_fld8226flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_NOP;
  if (Field_cp_final50e7a063_fld8075flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 201 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_imm8_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_SSAI;
  if (Field_cp_final50e7a063_fld8077flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 101 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_cp_final50e7a063_fld8232flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_SSA8B;
  if (Field_cp_final50e7a063_fld8079flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 83 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_cp_final50e7a063_fld8260flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_equals32x4;
  if (Field_cp_final50e7a063_fld8081flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 115 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_cp_final50e7a063_fld8257flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_mv32x4;
  if (Field_cp_final50e7a063_fld8082flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 26 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_t_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_BT;
  if (Field_cp_final50e7a063_fld8083flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 1035 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_cp_final50e7a063_fld8224flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_MOV_N;
  if (Field_cp_final50e7a063_fld8085flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 1051 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_cp_final50e7a063_fld8224flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_NSA;
  if (Field_cp_final50e7a063_fld8086flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 539 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_cp_final50e7a063_fld8239flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_NSAU;
  if (Field_cp_final50e7a063_fld8088flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 283 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_cp_final50e7a063_fld8234flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_ALL4;
  if (Field_cp_final50e7a063_fld8090flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 155 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_cp_final50e7a063_fld8237flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_ANY4;
  if (Field_cp_final50e7a063_fld8092flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 91 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_cp_final50e7a063_fld8235flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_ALL8;
  if (Field_cp_final50e7a063_fld8093flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 59 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_cp_final50e7a063_fld8238flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_ANY8;
  if (Field_cp_final50e7a063_fld8095flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 7 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_cp_final50e7a063_fld8245flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_LONG_AND;
  if (Field_cp_final50e7a063_fld8097flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3)
    return OPCODE_BEQI;
  if (Field_cp_final50e7a063_fld8098flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 1 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3)
    return OPCODE_BGEI;
  if (Field_cp_final50e7a063_fld8099flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3)
    return OPCODE_BGEUI;
  if (Field_cp_final50e7a063_fld8100flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 3 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3 &&
      Field_imm8_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_SLL;
  if (Field_cp_final50e7a063_fld8101flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 1 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3 &&
      Field_cp_final50e7a063_fld8225flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_BLTI;
  if (Field_cp_final50e7a063_fld8103flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 1 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3 &&
      Field_cp_final50e7a063_fld7865_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_BLTUI;
  if (Field_cp_final50e7a063_fld8104flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 8 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3 &&
      Field_cp_final50e7a063_fld7885_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_BNEI;
  if (Field_cp_final50e7a063_fld8105flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 264 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3)
    return OPCODE_li16x4;
  if (Field_cp_final50e7a063_fld8106flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 265 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3)
    return OPCODE_li32x4;
  if (Field_cp_final50e7a063_fld8107flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 133 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3 &&
      Field_s8_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_li32x4_16x4;
  if (Field_cp_final50e7a063_fld8109flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 67 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3 &&
      Field_s4_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_liu16x4;
  if (Field_cp_final50e7a063_fld8111flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 82 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3 &&
      Field_s4_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_liu32x4;
  if (Field_cp_final50e7a063_fld8112flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 645 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3)
    return OPCODE_li48;
  if (Field_cp_final50e7a063_fld8114flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 647 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3)
    return OPCODE_liu48;
  if (Field_cp_final50e7a063_fld8115flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 339 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3 &&
      Field_cp_final50e7a063_fld7887_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_si48;
  if (Field_cp_final50e7a063_fld8116flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 179 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3 &&
      Field_cp_final50e7a063_fld8254flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_siu48;
  if (Field_cp_final50e7a063_fld8117_Slot_flix64_0_slot0_get (insn) == 3 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4 &&
      Field_cp_final50e7a063_fld8230flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_SRC;
  if (Field_cp_final50e7a063_fld8118flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 25 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3 &&
      Field_cp_final50e7a063_fld8258flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_liu32x4_16x4;
  if (Field_cp_final50e7a063_fld8119_Slot_flix64_0_slot0_get (insn) == 1 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4 &&
      Field_cp_final50e7a063_fld8229flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_SRAI;
  if (Field_cp_final50e7a063_fld8120flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 5 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3 &&
      Field_cp_final50e7a063_fld8227_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_si32x2;
  if (Field_cp_final50e7a063_fld8122flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 3 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 3 &&
      Field_cp_final50e7a063_fld8249flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_siu32x2;
  if (Field_cp_final50e7a063_fld8124flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 2 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_si32x4_16x4;
  if (Field_cp_final50e7a063_fld8125flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 24 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_si16x4;
  if (Field_cp_final50e7a063_fld8126flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 25 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_si32x4;
  if (Field_cp_final50e7a063_fld8127flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 26 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_siu16x4;
  if (Field_cp_final50e7a063_fld8128flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 267 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_ABS;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 48 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_ADD;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 49 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_ADDX2;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 50 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_ADDX4;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 51 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_ANDB;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 52 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_ADDX8;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 53 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_ANDBC;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 54 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_MOVEQZ;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 55 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_MOVF;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 56 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_AND;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 57 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_MOVGEZ;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 58 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_MOVLTZ;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 59 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_MOVT;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 60 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_MOVNEZ;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 61 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_MUL16S;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 62 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_MUL16U;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 63 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_MULL;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 66 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_OR;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 67 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_SRLI;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 68 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_ORB;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 69 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_SUB;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 70 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_SUBX2;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 71 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_SUBX4;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 72 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_ORBC;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 73 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_SUBX8;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 74 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_XOR;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 75 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_cond_store;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 76 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_XORB;
  if (Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get (insn) == 77 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_fusion_SLLI_SUB;
  if (Field_cp_final50e7a063_fld8130flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 283 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_NEG;
  if (Field_cp_final50e7a063_fld8131flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 299 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_SRA;
  if (Field_cp_final50e7a063_fld8132flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 315 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4 &&
      Field_cp_final50e7a063_fld7885_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_radd32x4r32;
  if (Field_cp_final50e7a063_fld8133flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 91 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4 &&
      Field_cp_final50e7a063_fld8231flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_SRL;
  if (Field_cp_final50e7a063_fld8135flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 59 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4 &&
      Field_cp_final50e7a063_fld8247flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_POP_LONG;
  if (Field_cp_final50e7a063_fld8137flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 7 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4 &&
      Field_s4_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_siu32x4;
  if (Field_cp_final50e7a063_fld8139flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 4 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_siu32x4_16x4;
  if (Field_cp_final50e7a063_fld8140flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 10 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4 &&
      Field_cp_final50e7a063_fld8240flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_ld_regfile48;
  if (Field_cp_final50e7a063_fld8141flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 11 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4 &&
      Field_cp_final50e7a063_fld8244flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_st_regfile48;
  if (Field_cp_final50e7a063_fld8142flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 32 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4)
    return OPCODE_SLLI;
  if (Field_cp_final50e7a063_fld8143flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 78 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4 &&
      Field_cp_final50e7a063_fld7881_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_equals32x4_int;
  if (Field_cp_final50e7a063_fld8144flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 79 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 4 &&
      Field_cp_final50e7a063_fld7881_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_radd32x4r32_cksum;
  if (Field_cp_final50e7a063_fld8145flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 5 &&
      Field_cp_final50e7a063_fld8251flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_LT32x2;
  if (Field_cp_final50e7a063_fld8146_Slot_flix64_0_slot0_get (insn) == 1 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 5 &&
      Field_cp_final50e7a063_fld8243flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_ld_regfile32x2;
  if (Field_cp_final50e7a063_fld8148flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 1 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 5 &&
      Field_cp_final50e7a063_fld8253flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_LTE32x2;
  if (Field_s8_Slot_flix64_0_slot0_get (insn) == 0 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 6 &&
      Field_cp_final50e7a063_fld8248flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_li32x2;
  if (Field_s8_Slot_flix64_0_slot0_get (insn) == 1 &&
      Field_op0_s7_Slot_flix64_0_slot0_get (insn) == 6 &&
      Field_cp_final50e7a063_fld8248flix64_0_slot0_Slot_flix64_0_slot0_get (insn) == 0)
    return OPCODE_liu32x2;
  return XTENSA_UNDEFINED;
}


/* Instruction slots.  */

static void
Slot_x24_Format_inst_0_get (const xtensa_insnbuf insn,
			    xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[0] = (insn[0] & 0xffffff);
}

static void
Slot_x24_Format_inst_0_set (xtensa_insnbuf insn,
			    const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xffffff) | (slotbuf[0] & 0xffffff);
}

static void
Slot_x16a_Format_inst16a_0_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[0] = (insn[0] & 0xffff);
}

static void
Slot_x16a_Format_inst16a_0_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xffff) | (slotbuf[0] & 0xffff);
}

static void
Slot_x16b_Format_inst16b_0_get (const xtensa_insnbuf insn,
				xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[0] = (insn[0] & 0xffff);
}

static void
Slot_x16b_Format_inst16b_0_set (xtensa_insnbuf insn,
				const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xffff) | (slotbuf[0] & 0xffff);
}

static void
Slot_flix64_0_Format_flix64_0_slot1_28_get (const xtensa_insnbuf insn,
					   xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[0] = ((insn[0] & 0xf0000000) >> 28);
  slotbuf[0] = (slotbuf[0] & ~0x1ffffff0) | ((insn[1] & 0x1ffffff) << 4);
}

static void
Slot_flix64_0_Format_flix64_0_slot1_28_set (xtensa_insnbuf insn,
					   const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xf0000000) | ((slotbuf[0] & 0xf) << 28);
  insn[1] = (insn[1] & ~0x1ffffff) | ((slotbuf[0] & 0x1ffffff0) >> 4);
}

static void
Slot_flix64_0_Format_flix64_0_slot0_4_get (const xtensa_insnbuf insn,
					   xtensa_insnbuf slotbuf)
{
  slotbuf[1] = 0;
  slotbuf[0] = ((insn[0] & 0xffffff0) >> 4);
}

static void
Slot_flix64_0_Format_flix64_0_slot0_4_set (xtensa_insnbuf insn,
					   const xtensa_insnbuf slotbuf)
{
  insn[0] = (insn[0] & ~0xffffff0) | ((slotbuf[0] & 0xffffff) << 4);
}

static xtensa_get_field_fn
Slot_inst_get_field_fns[] = {
  Field_t_Slot_inst_get,
  Field_bbi4_Slot_inst_get,
  Field_bbi_Slot_inst_get,
  Field_imm12_Slot_inst_get,
  Field_imm8_Slot_inst_get,
  Field_s_Slot_inst_get,
  Field_imm12b_Slot_inst_get,
  Field_imm16_Slot_inst_get,
  Field_m_Slot_inst_get,
  Field_n_Slot_inst_get,
  Field_offset_Slot_inst_get,
  Field_op0_Slot_inst_get,
  Field_op1_Slot_inst_get,
  Field_op2_Slot_inst_get,
  Field_r_Slot_inst_get,
  Field_sa4_Slot_inst_get,
  Field_sae4_Slot_inst_get,
  Field_sae_Slot_inst_get,
  Field_sal_Slot_inst_get,
  Field_sargt_Slot_inst_get,
  Field_sas4_Slot_inst_get,
  Field_sas_Slot_inst_get,
  Field_sr_Slot_inst_get,
  Field_st_Slot_inst_get,
  Field_thi3_Slot_inst_get,
  Field_imm4_Slot_inst_get,
  Field_mn_Slot_inst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r3_Slot_inst_get,
  Field_rbit2_Slot_inst_get,
  Field_rhi_Slot_inst_get,
  Field_t3_Slot_inst_get,
  Field_tbit2_Slot_inst_get,
  Field_tlo_Slot_inst_get,
  Field_w_Slot_inst_get,
  Field_y_Slot_inst_get,
  Field_x_Slot_inst_get,
  Field_t2_Slot_inst_get,
  Field_s2_Slot_inst_get,
  Field_r2_Slot_inst_get,
  Field_t4_Slot_inst_get,
  Field_s4_Slot_inst_get,
  Field_r4_Slot_inst_get,
  Field_t8_Slot_inst_get,
  Field_s8_Slot_inst_get,
  Field_r8_Slot_inst_get,
  Field_xt_wbr15_imm_Slot_inst_get,
  Field_xt_wbr18_imm_Slot_inst_get,
  Field_bitindex_Slot_inst_get,
  Field_s3to1_Slot_inst_get,
  Field_cp_final50e7a063_fld7763_Slot_inst_get,
  Field_cp_final50e7a063_fld7765_Slot_inst_get,
  Field_cp_final50e7a063_fld7841_Slot_inst_get,
  Field_cp_final50e7a063_fld7855_Slot_inst_get,
  Field_cp_final50e7a063_fld7861_Slot_inst_get,
  Field_cp_final50e7a063_fld7862_Slot_inst_get,
  Field_cp_final50e7a063_fld7865_Slot_inst_get,
  Field_cp_final50e7a063_fld7866_Slot_inst_get,
  Field_cp_final50e7a063_fld7867_Slot_inst_get,
  Field_cp_final50e7a063_fld7869_Slot_inst_get,
  Field_cp_final50e7a063_fld7870_Slot_inst_get,
  Field_cp_final50e7a063_fld7872_Slot_inst_get,
  Field_cp_final50e7a063_fld7873_Slot_inst_get,
  Field_cp_final50e7a063_fld7874_Slot_inst_get,
  Field_cp_final50e7a063_fld7893inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7894_Slot_inst_get,
  Field_cp_final50e7a063_fld7896inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7897inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7898inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7899inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7901inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7902inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7904inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7906inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7907inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7908inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7909inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7910inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7911inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7912inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7913inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7915inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7917inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7919inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7920inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7922inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7924inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7926inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7928inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7930inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7931inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7933inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7934inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7935inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7937inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7939inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7940inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7941inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7942inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7943inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7944inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7946inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7948inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7949inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7950inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7951inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7952inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7953inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7954inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7955inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7956inst_Slot_inst_get,
  Field_cp_final50e7a063_fld7957inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8149inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8150inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8151inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8152inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8153inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8154inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8155inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8156inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8157inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8158inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8160inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8162inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8164inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8165inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8166inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8167inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8168inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8169inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8171inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8172inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8173inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8174inst_Slot_inst_get,
  Field_cp_final50e7a063_fld8175inst_Slot_inst_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_mr0_get,
  Implicit_Field_mr1_get,
  Implicit_Field_mr2_get,
  Implicit_Field_mr3_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_inst_set_field_fns[] = {
  Field_t_Slot_inst_set,
  Field_bbi4_Slot_inst_set,
  Field_bbi_Slot_inst_set,
  Field_imm12_Slot_inst_set,
  Field_imm8_Slot_inst_set,
  Field_s_Slot_inst_set,
  Field_imm12b_Slot_inst_set,
  Field_imm16_Slot_inst_set,
  Field_m_Slot_inst_set,
  Field_n_Slot_inst_set,
  Field_offset_Slot_inst_set,
  Field_op0_Slot_inst_set,
  Field_op1_Slot_inst_set,
  Field_op2_Slot_inst_set,
  Field_r_Slot_inst_set,
  Field_sa4_Slot_inst_set,
  Field_sae4_Slot_inst_set,
  Field_sae_Slot_inst_set,
  Field_sal_Slot_inst_set,
  Field_sargt_Slot_inst_set,
  Field_sas4_Slot_inst_set,
  Field_sas_Slot_inst_set,
  Field_sr_Slot_inst_set,
  Field_st_Slot_inst_set,
  Field_thi3_Slot_inst_set,
  Field_imm4_Slot_inst_set,
  Field_mn_Slot_inst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r3_Slot_inst_set,
  Field_rbit2_Slot_inst_set,
  Field_rhi_Slot_inst_set,
  Field_t3_Slot_inst_set,
  Field_tbit2_Slot_inst_set,
  Field_tlo_Slot_inst_set,
  Field_w_Slot_inst_set,
  Field_y_Slot_inst_set,
  Field_x_Slot_inst_set,
  Field_t2_Slot_inst_set,
  Field_s2_Slot_inst_set,
  Field_r2_Slot_inst_set,
  Field_t4_Slot_inst_set,
  Field_s4_Slot_inst_set,
  Field_r4_Slot_inst_set,
  Field_t8_Slot_inst_set,
  Field_s8_Slot_inst_set,
  Field_r8_Slot_inst_set,
  Field_xt_wbr15_imm_Slot_inst_set,
  Field_xt_wbr18_imm_Slot_inst_set,
  Field_bitindex_Slot_inst_set,
  Field_s3to1_Slot_inst_set,
  Field_cp_final50e7a063_fld7763_Slot_inst_set,
  Field_cp_final50e7a063_fld7765_Slot_inst_set,
  Field_cp_final50e7a063_fld7841_Slot_inst_set,
  Field_cp_final50e7a063_fld7855_Slot_inst_set,
  Field_cp_final50e7a063_fld7861_Slot_inst_set,
  Field_cp_final50e7a063_fld7862_Slot_inst_set,
  Field_cp_final50e7a063_fld7865_Slot_inst_set,
  Field_cp_final50e7a063_fld7866_Slot_inst_set,
  Field_cp_final50e7a063_fld7867_Slot_inst_set,
  Field_cp_final50e7a063_fld7869_Slot_inst_set,
  Field_cp_final50e7a063_fld7870_Slot_inst_set,
  Field_cp_final50e7a063_fld7872_Slot_inst_set,
  Field_cp_final50e7a063_fld7873_Slot_inst_set,
  Field_cp_final50e7a063_fld7874_Slot_inst_set,
  Field_cp_final50e7a063_fld7893inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7894_Slot_inst_set,
  Field_cp_final50e7a063_fld7896inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7897inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7898inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7899inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7901inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7902inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7904inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7906inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7907inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7908inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7909inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7910inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7911inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7912inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7913inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7915inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7917inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7919inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7920inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7922inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7924inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7926inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7928inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7930inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7931inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7933inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7934inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7935inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7937inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7939inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7940inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7941inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7942inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7943inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7944inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7946inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7948inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7949inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7950inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7951inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7952inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7953inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7954inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7955inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7956inst_Slot_inst_set,
  Field_cp_final50e7a063_fld7957inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8149inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8150inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8151inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8152inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8153inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8154inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8155inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8156inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8157inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8158inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8160inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8162inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8164inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8165inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8166inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8167inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8168inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8169inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8171inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8172inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8173inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8174inst_Slot_inst_set,
  Field_cp_final50e7a063_fld8175inst_Slot_inst_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_inst16a_get_field_fns[] = {
  Field_t_Slot_inst16a_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_inst16a_get,
  0,
  0,
  0,
  0,
  0,
  Field_op0_Slot_inst16a_get,
  0,
  0,
  Field_r_Slot_inst16a_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_sr_Slot_inst16a_get,
  Field_st_Slot_inst16a_get,
  0,
  Field_imm4_Slot_inst16a_get,
  0,
  Field_i_Slot_inst16a_get,
  Field_imm6lo_Slot_inst16a_get,
  Field_imm6hi_Slot_inst16a_get,
  Field_imm7lo_Slot_inst16a_get,
  Field_imm7hi_Slot_inst16a_get,
  Field_z_Slot_inst16a_get,
  Field_imm6_Slot_inst16a_get,
  Field_imm7_Slot_inst16a_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_t2_Slot_inst16a_get,
  Field_s2_Slot_inst16a_get,
  Field_r2_Slot_inst16a_get,
  Field_t4_Slot_inst16a_get,
  Field_s4_Slot_inst16a_get,
  Field_r4_Slot_inst16a_get,
  Field_t8_Slot_inst16a_get,
  Field_s8_Slot_inst16a_get,
  Field_r8_Slot_inst16a_get,
  0,
  0,
  Field_bitindex_Slot_inst16a_get,
  Field_s3to1_Slot_inst16a_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_mr0_get,
  Implicit_Field_mr1_get,
  Implicit_Field_mr2_get,
  Implicit_Field_mr3_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_inst16a_set_field_fns[] = {
  Field_t_Slot_inst16a_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_inst16a_set,
  0,
  0,
  0,
  0,
  0,
  Field_op0_Slot_inst16a_set,
  0,
  0,
  Field_r_Slot_inst16a_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_sr_Slot_inst16a_set,
  Field_st_Slot_inst16a_set,
  0,
  Field_imm4_Slot_inst16a_set,
  0,
  Field_i_Slot_inst16a_set,
  Field_imm6lo_Slot_inst16a_set,
  Field_imm6hi_Slot_inst16a_set,
  Field_imm7lo_Slot_inst16a_set,
  Field_imm7hi_Slot_inst16a_set,
  Field_z_Slot_inst16a_set,
  Field_imm6_Slot_inst16a_set,
  Field_imm7_Slot_inst16a_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_t2_Slot_inst16a_set,
  Field_s2_Slot_inst16a_set,
  Field_r2_Slot_inst16a_set,
  Field_t4_Slot_inst16a_set,
  Field_s4_Slot_inst16a_set,
  Field_r4_Slot_inst16a_set,
  Field_t8_Slot_inst16a_set,
  Field_s8_Slot_inst16a_set,
  Field_r8_Slot_inst16a_set,
  0,
  0,
  Field_bitindex_Slot_inst16a_set,
  Field_s3to1_Slot_inst16a_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_inst16b_get_field_fns[] = {
  Field_t_Slot_inst16b_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_inst16b_get,
  0,
  0,
  0,
  0,
  0,
  Field_op0_Slot_inst16b_get,
  0,
  0,
  Field_r_Slot_inst16b_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_sr_Slot_inst16b_get,
  Field_st_Slot_inst16b_get,
  0,
  Field_imm4_Slot_inst16b_get,
  0,
  Field_i_Slot_inst16b_get,
  Field_imm6lo_Slot_inst16b_get,
  Field_imm6hi_Slot_inst16b_get,
  Field_imm7lo_Slot_inst16b_get,
  Field_imm7hi_Slot_inst16b_get,
  Field_z_Slot_inst16b_get,
  Field_imm6_Slot_inst16b_get,
  Field_imm7_Slot_inst16b_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_t2_Slot_inst16b_get,
  Field_s2_Slot_inst16b_get,
  Field_r2_Slot_inst16b_get,
  Field_t4_Slot_inst16b_get,
  Field_s4_Slot_inst16b_get,
  Field_r4_Slot_inst16b_get,
  Field_t8_Slot_inst16b_get,
  Field_s8_Slot_inst16b_get,
  Field_r8_Slot_inst16b_get,
  0,
  0,
  Field_bitindex_Slot_inst16b_get,
  Field_s3to1_Slot_inst16b_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_mr0_get,
  Implicit_Field_mr1_get,
  Implicit_Field_mr2_get,
  Implicit_Field_mr3_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_inst16b_set_field_fns[] = {
  Field_t_Slot_inst16b_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_inst16b_set,
  0,
  0,
  0,
  0,
  0,
  Field_op0_Slot_inst16b_set,
  0,
  0,
  Field_r_Slot_inst16b_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_sr_Slot_inst16b_set,
  Field_st_Slot_inst16b_set,
  0,
  Field_imm4_Slot_inst16b_set,
  0,
  Field_i_Slot_inst16b_set,
  Field_imm6lo_Slot_inst16b_set,
  Field_imm6hi_Slot_inst16b_set,
  Field_imm7lo_Slot_inst16b_set,
  Field_imm7hi_Slot_inst16b_set,
  Field_z_Slot_inst16b_set,
  Field_imm6_Slot_inst16b_set,
  Field_imm7_Slot_inst16b_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_t2_Slot_inst16b_set,
  Field_s2_Slot_inst16b_set,
  Field_r2_Slot_inst16b_set,
  Field_t4_Slot_inst16b_set,
  Field_s4_Slot_inst16b_set,
  Field_r4_Slot_inst16b_set,
  Field_t8_Slot_inst16b_set,
  Field_s8_Slot_inst16b_set,
  Field_r8_Slot_inst16b_set,
  0,
  0,
  Field_bitindex_Slot_inst16b_set,
  Field_s3to1_Slot_inst16b_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_flix64_0_slot1_get_field_fns[] = {
  Field_t_Slot_flix64_0_slot1_get,
  0,
  0,
  0,
  0,
  Field_s_Slot_flix64_0_slot1_get,
  Field_imm12b_Slot_flix64_0_slot1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_flix64_0_slot1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_cp_final50e7a063_fld7861_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7862_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7865_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7866_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7867_Slot_flix64_0_slot1_get,
  0,
  0,
  0,
  Field_cp_final50e7a063_fld7873_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7874_Slot_flix64_0_slot1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_op0_s6_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7853_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7856_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7858_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7859_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7860_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7863_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7864_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7871_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7875_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7876_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7958flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7959flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7960flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7962flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7964flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7965flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7966_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7967flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7968flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7969flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7971flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7973flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7975flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7976flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7977flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7978flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7979flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7981flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7982_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7983flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7984flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7985_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7986flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7987_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7988flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7990flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7991flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7993flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7995flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7997flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld7999flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8000flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8002flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8004flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8006flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8007flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8009flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8010flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8011flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8012flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8014flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8015flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8016flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8017flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8018flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8019_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8020flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8021flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8024flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8025flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8026flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8027flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8029flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8030_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8031flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8032flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8176flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8177_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8178_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8179flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8180flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8181_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8182flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8186flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8187flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8188flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8189flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8190flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8191flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8192flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8193flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8195flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8196_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8197flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8198_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8199flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8200_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8201flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8202flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8203flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8204flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8205flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8206flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8208flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8209flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8210flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8211flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8212flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8213flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8215flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8216flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8217flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8219flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8220flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8221flix64_0_slot1_Slot_flix64_0_slot1_get,
  Field_cp_final50e7a063_fld8222flix64_0_slot1_Slot_flix64_0_slot1_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_mr0_get,
  Implicit_Field_mr1_get,
  Implicit_Field_mr2_get,
  Implicit_Field_mr3_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_flix64_0_slot1_set_field_fns[] = {
  Field_t_Slot_flix64_0_slot1_set,
  0,
  0,
  0,
  0,
  Field_s_Slot_flix64_0_slot1_set,
  Field_imm12b_Slot_flix64_0_slot1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_flix64_0_slot1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_cp_final50e7a063_fld7861_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7862_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7865_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7866_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7867_Slot_flix64_0_slot1_set,
  0,
  0,
  0,
  Field_cp_final50e7a063_fld7873_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7874_Slot_flix64_0_slot1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_op0_s6_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7853_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7856_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7858_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7859_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7860_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7863_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7864_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7871_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7875_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7876_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7958flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7959flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7960flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7962flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7964flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7965flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7966_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7967flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7968flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7969flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7971flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7973flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7975flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7976flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7977flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7978flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7979flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7981flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7982_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7983flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7984flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7985_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7986flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7987_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7988flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7990flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7991flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7993flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7995flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7997flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld7999flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8000flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8002flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8004flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8006flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8007flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8009flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8010flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8011flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8012flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8014flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8015flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8016flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8017flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8018flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8019_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8020flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8021flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8024flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8025flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8026flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8027flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8029flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8030_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8031flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8032flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8176flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8177_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8178_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8179flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8180flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8181_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8182flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8186flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8187flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8188flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8189flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8190flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8191flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8192flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8193flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8195flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8196_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8197flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8198_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8199flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8200_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8201flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8202flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8203flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8204flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8205flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8206flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8208flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8209flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8210flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8211flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8212flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8213flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8215flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8216flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8217flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8219flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8220flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8221flix64_0_slot1_Slot_flix64_0_slot1_set,
  Field_cp_final50e7a063_fld8222flix64_0_slot1_Slot_flix64_0_slot1_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_get_field_fn
Slot_flix64_0_slot0_get_field_fns[] = {
  Field_t_Slot_flix64_0_slot0_get,
  0,
  Field_bbi_Slot_flix64_0_slot0_get,
  Field_imm12_Slot_flix64_0_slot0_get,
  Field_imm8_Slot_flix64_0_slot0_get,
  Field_s_Slot_flix64_0_slot0_get,
  Field_imm12b_Slot_flix64_0_slot0_get,
  Field_imm16_Slot_flix64_0_slot0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_flix64_0_slot0_get,
  0,
  0,
  0,
  Field_sal_Slot_flix64_0_slot0_get,
  Field_sargt_Slot_flix64_0_slot0_get,
  0,
  Field_sas_Slot_flix64_0_slot0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_s4_Slot_flix64_0_slot0_get,
  0,
  0,
  Field_s8_Slot_flix64_0_slot0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_cp_final50e7a063_fld7861_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld7862_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld7865_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld7866_Slot_flix64_0_slot0_get,
  0,
  0,
  0,
  Field_cp_final50e7a063_fld7872_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld7873_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld7874_Slot_flix64_0_slot0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_cp_final50e7a063_fld7863_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld7864_Slot_flix64_0_slot0_get,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_op0_s7_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld7854_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld7881_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld7857_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld7884_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld7885_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld7887_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld7868_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8035flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8036flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8037flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8038flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8039flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8040flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8041flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8043flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8044flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8045flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8046flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8047flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8048flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8049flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8050flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8051flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8052flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8053flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8054flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8055flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8056flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8057flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8058flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8059flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8060flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8061flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8062flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8063flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8064flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8065flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8067flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8068flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8069flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8071flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8073flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8075flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8077flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8079flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8081flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8082flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8083flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8085flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8086flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8088flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8090flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8092flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8093flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8095flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8097flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8098flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8099flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8100flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8101flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8103flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8104flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8105flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8106flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8107flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8109flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8111flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8112flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8114flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8115flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8116flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8117_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8118flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8119_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8120flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8122flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8124flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8125flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8126flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8127flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8128flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8130flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8131flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8132flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8133flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8135flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8137flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8139flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8140flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8141flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8142flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8143flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8144flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8145flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8146_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8148flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8224flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8225flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8226flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8227_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8229flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8230flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8231flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8232flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8233flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8234flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8235flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8237flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8238flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8239flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8240flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8242flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8243flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8244flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8245flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8247flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8248flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8249flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8251flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8253flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8254flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8256flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8257flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8258flix64_0_slot0_Slot_flix64_0_slot0_get,
  Field_cp_final50e7a063_fld8260flix64_0_slot0_Slot_flix64_0_slot0_get,
  Implicit_Field_ar0_get,
  Implicit_Field_ar4_get,
  Implicit_Field_ar8_get,
  Implicit_Field_ar12_get,
  Implicit_Field_mr0_get,
  Implicit_Field_mr1_get,
  Implicit_Field_mr2_get,
  Implicit_Field_mr3_get,
  Implicit_Field_bt16_get,
  Implicit_Field_bs16_get,
  Implicit_Field_br16_get,
  Implicit_Field_brall_get
};

static xtensa_set_field_fn
Slot_flix64_0_slot0_set_field_fns[] = {
  Field_t_Slot_flix64_0_slot0_set,
  0,
  Field_bbi_Slot_flix64_0_slot0_set,
  Field_imm12_Slot_flix64_0_slot0_set,
  Field_imm8_Slot_flix64_0_slot0_set,
  Field_s_Slot_flix64_0_slot0_set,
  Field_imm12b_Slot_flix64_0_slot0_set,
  Field_imm16_Slot_flix64_0_slot0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_r_Slot_flix64_0_slot0_set,
  0,
  0,
  0,
  Field_sal_Slot_flix64_0_slot0_set,
  Field_sargt_Slot_flix64_0_slot0_set,
  0,
  Field_sas_Slot_flix64_0_slot0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_s4_Slot_flix64_0_slot0_set,
  0,
  0,
  Field_s8_Slot_flix64_0_slot0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_cp_final50e7a063_fld7861_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld7862_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld7865_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld7866_Slot_flix64_0_slot0_set,
  0,
  0,
  0,
  Field_cp_final50e7a063_fld7872_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld7873_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld7874_Slot_flix64_0_slot0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_cp_final50e7a063_fld7863_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld7864_Slot_flix64_0_slot0_set,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  Field_op0_s7_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld7854_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld7881_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld7857_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld7884_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld7885_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld7887_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld7868_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8035flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8036flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8037flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8038flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8039flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8040flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8041flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8043flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8044flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8045flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8046flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8047flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8048flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8049flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8050flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8051flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8052flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8053flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8054flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8055flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8056flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8057flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8058flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8059flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8060flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8061flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8062flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8063flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8064flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8065flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8067flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8068flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8069flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8071flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8073flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8075flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8077flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8079flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8081flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8082flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8083flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8085flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8086flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8088flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8090flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8092flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8093flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8095flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8097flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8098flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8099flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8100flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8101flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8103flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8104flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8105flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8106flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8107flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8109flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8111flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8112flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8114flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8115flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8116flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8117_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8118flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8119_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8120flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8122flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8124flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8125flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8126flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8127flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8128flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8129_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8130flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8131flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8132flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8133flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8135flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8137flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8139flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8140flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8141flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8142flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8143flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8144flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8145flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8146_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8148flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8224flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8225flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8226flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8227_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8229flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8230flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8231flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8232flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8233flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8234flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8235flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8237flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8238flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8239flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8240flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8242flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8243flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8244flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8245flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8247flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8248flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8249flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8251flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8253flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8254flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8256flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8257flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8258flix64_0_slot0_Slot_flix64_0_slot0_set,
  Field_cp_final50e7a063_fld8260flix64_0_slot0_Slot_flix64_0_slot0_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set,
  Implicit_Field_set
};

static xtensa_slot_internal slots[] = {
  { "Inst", "x24", 0,
    Slot_x24_Format_inst_0_get, Slot_x24_Format_inst_0_set,
    Slot_inst_get_field_fns, Slot_inst_set_field_fns,
    Slot_inst_decode, "nop" },
  { "Inst16a", "x16a", 0,
    Slot_x16a_Format_inst16a_0_get, Slot_x16a_Format_inst16a_0_set,
    Slot_inst16a_get_field_fns, Slot_inst16a_set_field_fns,
    Slot_inst16a_decode, "" },
  { "Inst16b", "x16b", 0,
    Slot_x16b_Format_inst16b_0_get, Slot_x16b_Format_inst16b_0_set,
    Slot_inst16b_get_field_fns, Slot_inst16b_set_field_fns,
    Slot_inst16b_decode, "nop.n" },
  { "flix64_0_slot1", "flix64_0", 1,
    Slot_flix64_0_Format_flix64_0_slot1_28_get, Slot_flix64_0_Format_flix64_0_slot1_28_set,
    Slot_flix64_0_slot1_get_field_fns, Slot_flix64_0_slot1_set_field_fns,
    Slot_flix64_0_slot1_decode, "nop" },
  { "flix64_0_slot0", "flix64_0", 0,
    Slot_flix64_0_Format_flix64_0_slot0_4_get, Slot_flix64_0_Format_flix64_0_slot0_4_set,
    Slot_flix64_0_slot0_get_field_fns, Slot_flix64_0_slot0_set_field_fns,
    Slot_flix64_0_slot0_decode, "nop" }
};


/* Instruction formats.  */

static void
Format_x24_encode (xtensa_insnbuf insn)
{
  insn[0] = 0;
  insn[1] = 0;
}

static void
Format_x16a_encode (xtensa_insnbuf insn)
{
  insn[0] = 0x8;
  insn[1] = 0;
}

static void
Format_x16b_encode (xtensa_insnbuf insn)
{
  insn[0] = 0xc;
  insn[1] = 0;
}

static void
Format_flix64_0_encode (xtensa_insnbuf insn)
{
  insn[0] = 0xf;
  insn[1] = 0;
}

static int Format_x24_slots[] = { 0 };

static int Format_x16a_slots[] = { 1 };

static int Format_x16b_slots[] = { 2 };

static int Format_flix64_0_slots[] = { 4, 3 };

static xtensa_format_internal formats[] = {
  { "x24", 3, Format_x24_encode, 1, Format_x24_slots },
  { "x16a", 2, Format_x16a_encode, 1, Format_x16a_slots },
  { "x16b", 2, Format_x16b_encode, 1, Format_x16b_slots },
  { "flix64_0", 8, Format_flix64_0_encode, 2, Format_flix64_0_slots }
};


static int
format_decoder (const xtensa_insnbuf insn)
{
  if ((insn[0] & 0x8) == 0 && (insn[1] & 0) == 0)
    return 0; /* x24 */
  if ((insn[0] & 0xc) == 0x8 && (insn[1] & 0) == 0)
    return 1; /* x16a */
  if ((insn[0] & 0xe) == 0xc && (insn[1] & 0) == 0)
    return 2; /* x16b */
  if ((insn[0] & 0xf) == 0xf && (insn[1] & 0xfe000000) == 0)
    return 3; /* flix64_0 */
  return -1;
}

static int length_table[16] = {
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  3,
  2,
  2,
  2,
  2,
  2,
  2,
  -1,
  8
};

static int
length_decoder (const unsigned char *insn)
{
  int op0 = insn[0] & 0xf;
  return length_table[op0];
}


/* Top-level ISA structure.  */

xtensa_isa_internal xtensa_modules = {
  0 /* little-endian */,
  8 /* insn_size */, 0,
  4, formats, format_decoder, length_decoder,
  5, slots,
  388 /* num_fields */,
  466, operands,
  608, iclasses,
  735, opcodes, 0,
  10, regfiles,
  NUM_STATES, states, 0,
  NUM_SYSREGS, sysregs, 0,
  { MAX_SPECIAL_REG, MAX_USER_REG }, { 0, 0 },
  5, interfaces, 0,
  16, funcUnits, 0
};
