ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"ADC_SAR_1_theACLK.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.ADC_SAR_1_theACLK_Start,"ax",%progbits
  19              		.align	2
  20              		.global	ADC_SAR_1_theACLK_Start
  21              		.thumb
  22              		.thumb_func
  23              		.type	ADC_SAR_1_theACLK_Start, %function
  24              	ADC_SAR_1_theACLK_Start:
  25              	.LFB0:
  26              		.file 1 ".\\Generated_Source\\PSoC5\\ADC_SAR_1_theACLK.c"
   1:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * File Name: ADC_SAR_1_theACLK.c
   3:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Version 2.10
   4:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
   5:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Description:
   6:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
   8:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Note:
   9:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  10:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
  16:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  17:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #include "ADC_SAR_1_theACLK.h"
  19:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  20:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  27:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  29:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  30:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
  31:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_Start
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 2


  32:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
  33:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  34:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
  35:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  "Start on Reset" option is enabled in the DWR.
  37:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  38:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
  39:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
  40:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  41:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
  42:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
  43:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  44:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
  45:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** void ADC_SAR_1_theACLK_Start(void) 
  46:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
  27              		.loc 1 46 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 00AF     		add	r7, sp, #0
  36              		.cfi_def_cfa_register 7
  47:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     /* Set the bit to enable the clock. */
  48:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     ADC_SAR_1_theACLK_CLKEN |= ADC_SAR_1_theACLK_CLKEN_MASK;
  37              		.loc 1 48 0
  38 0004 094A     		ldr	r2, .L2
  39 0006 094B     		ldr	r3, .L2
  40 0008 1B78     		ldrb	r3, [r3]
  41 000a DBB2     		uxtb	r3, r3
  42 000c 43F00803 		orr	r3, r3, #8
  43 0010 DBB2     		uxtb	r3, r3
  44 0012 1370     		strb	r3, [r2]
  49:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 	ADC_SAR_1_theACLK_CLKSTBY |= ADC_SAR_1_theACLK_CLKSTBY_MASK;
  45              		.loc 1 49 0
  46 0014 064A     		ldr	r2, .L2+4
  47 0016 064B     		ldr	r3, .L2+4
  48 0018 1B78     		ldrb	r3, [r3]
  49 001a DBB2     		uxtb	r3, r3
  50 001c 43F00803 		orr	r3, r3, #8
  51 0020 DBB2     		uxtb	r3, r3
  52 0022 1370     		strb	r3, [r2]
  50:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
  53              		.loc 1 50 0
  54 0024 BD46     		mov	sp, r7
  55              		.cfi_def_cfa_register 13
  56              		@ sp needed
  57 0026 5DF8047B 		ldr	r7, [sp], #4
  58              		.cfi_restore 7
  59              		.cfi_def_cfa_offset 0
  60 002a 7047     		bx	lr
  61              	.L3:
  62              		.align	2
  63              	.L2:
  64 002c A2430040 		.word	1073759138
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 3


  65 0030 B2430040 		.word	1073759154
  66              		.cfi_endproc
  67              	.LFE0:
  68              		.size	ADC_SAR_1_theACLK_Start, .-ADC_SAR_1_theACLK_Start
  69              		.section	.text.ADC_SAR_1_theACLK_Stop,"ax",%progbits
  70              		.align	2
  71              		.global	ADC_SAR_1_theACLK_Stop
  72              		.thumb
  73              		.thumb_func
  74              		.type	ADC_SAR_1_theACLK_Stop, %function
  75              	ADC_SAR_1_theACLK_Stop:
  76              	.LFB1:
  51:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  52:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  53:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
  54:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_Stop
  55:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
  56:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  57:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
  58:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Stops the clock and returns immediately. This API does not require the
  59:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  source clock to be running but may return before the hardware is actually
  60:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  disabled. If the settings of the clock are changed after calling this
  61:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  glitch, use the StopBlock function.
  63:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  64:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
  65:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
  66:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  67:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
  68:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
  69:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  70:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
  71:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** void ADC_SAR_1_theACLK_Stop(void) 
  72:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
  77              		.loc 1 72 0
  78              		.cfi_startproc
  79              		@ args = 0, pretend = 0, frame = 0
  80              		@ frame_needed = 1, uses_anonymous_args = 0
  81              		@ link register save eliminated.
  82 0000 80B4     		push	{r7}
  83              		.cfi_def_cfa_offset 4
  84              		.cfi_offset 7, -4
  85 0002 00AF     		add	r7, sp, #0
  86              		.cfi_def_cfa_register 7
  73:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     /* Clear the bit to disable the clock. */
  74:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     ADC_SAR_1_theACLK_CLKEN &= (uint8)(~ADC_SAR_1_theACLK_CLKEN_MASK);
  87              		.loc 1 74 0
  88 0004 094A     		ldr	r2, .L5
  89 0006 094B     		ldr	r3, .L5
  90 0008 1B78     		ldrb	r3, [r3]
  91 000a DBB2     		uxtb	r3, r3
  92 000c 23F00803 		bic	r3, r3, #8
  93 0010 DBB2     		uxtb	r3, r3
  94 0012 1370     		strb	r3, [r2]
  75:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 	ADC_SAR_1_theACLK_CLKSTBY &= (uint8)(~ADC_SAR_1_theACLK_CLKSTBY_MASK);
  95              		.loc 1 75 0
  96 0014 064A     		ldr	r2, .L5+4
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 4


  97 0016 064B     		ldr	r3, .L5+4
  98 0018 1B78     		ldrb	r3, [r3]
  99 001a DBB2     		uxtb	r3, r3
 100 001c 23F00803 		bic	r3, r3, #8
 101 0020 DBB2     		uxtb	r3, r3
 102 0022 1370     		strb	r3, [r2]
  76:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 103              		.loc 1 76 0
 104 0024 BD46     		mov	sp, r7
 105              		.cfi_def_cfa_register 13
 106              		@ sp needed
 107 0026 5DF8047B 		ldr	r7, [sp], #4
 108              		.cfi_restore 7
 109              		.cfi_def_cfa_offset 0
 110 002a 7047     		bx	lr
 111              	.L6:
 112              		.align	2
 113              	.L5:
 114 002c A2430040 		.word	1073759138
 115 0030 B2430040 		.word	1073759154
 116              		.cfi_endproc
 117              	.LFE1:
 118              		.size	ADC_SAR_1_theACLK_Stop, .-ADC_SAR_1_theACLK_Stop
 119              		.section	.text.ADC_SAR_1_theACLK_StopBlock,"ax",%progbits
 120              		.align	2
 121              		.global	ADC_SAR_1_theACLK_StopBlock
 122              		.thumb
 123              		.thumb_func
 124              		.type	ADC_SAR_1_theACLK_StopBlock, %function
 125              	ADC_SAR_1_theACLK_StopBlock:
 126              	.LFB2:
  77:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  78:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  79:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  81:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
  82:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
  83:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_StopBlock
  84:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
  85:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  86:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
  87:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Note that the source clock must be running or this API will never return as
  91:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  a stopped clock cannot be disabled.
  92:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  93:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
  94:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
  95:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  96:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
  97:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
  98:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
  99:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
 100:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** void ADC_SAR_1_theACLK_StopBlock(void) 
 101:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 127              		.loc 1 101 0
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 5


 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 8
 130              		@ frame_needed = 1, uses_anonymous_args = 0
 131              		@ link register save eliminated.
 132 0000 80B4     		push	{r7}
 133              		.cfi_def_cfa_offset 4
 134              		.cfi_offset 7, -4
 135 0002 83B0     		sub	sp, sp, #12
 136              		.cfi_def_cfa_offset 16
 137 0004 00AF     		add	r7, sp, #0
 138              		.cfi_def_cfa_register 7
 102:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     if ((ADC_SAR_1_theACLK_CLKEN & ADC_SAR_1_theACLK_CLKEN_MASK) != 0u)
 139              		.loc 1 102 0
 140 0006 224B     		ldr	r3, .L10
 141 0008 1B78     		ldrb	r3, [r3]
 142 000a DBB2     		uxtb	r3, r3
 143 000c 03F00803 		and	r3, r3, #8
 144 0010 002B     		cmp	r3, #0
 145 0012 37D0     		beq	.L7
 146              	.LBB2:
 103:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     {
 104:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 105:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         uint16 oldDivider;
 106:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 107:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CLK_DIST_LD = 0u;
 147              		.loc 1 107 0
 148 0014 1F4B     		ldr	r3, .L10+4
 149 0016 0022     		movs	r2, #0
 150 0018 1A70     		strb	r2, [r3]
 108:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 109:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         /* Clear all the mask bits except ours. */
 110:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #if defined(ADC_SAR_1_theACLK__CFG3)
 111:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CLK_DIST_AMASK = ADC_SAR_1_theACLK_CLKEN_MASK;
 112:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CLK_DIST_DMASK = 0x00u;
 113:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #else
 114:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CLK_DIST_DMASK = ADC_SAR_1_theACLK_CLKEN_MASK;
 151              		.loc 1 114 0
 152 001a 1F4B     		ldr	r3, .L10+8
 153 001c 0822     		movs	r2, #8
 154 001e 1A70     		strb	r2, [r3]
 115:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CLK_DIST_AMASK = 0x00u;
 155              		.loc 1 115 0
 156 0020 1E4B     		ldr	r3, .L10+12
 157 0022 0022     		movs	r2, #0
 158 0024 1A70     		strb	r2, [r3]
 116:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #endif /* ADC_SAR_1_theACLK__CFG3 */
 117:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 118:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         /* Clear mask of bus clock. */
 119:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 159              		.loc 1 119 0
 160 0026 1E4A     		ldr	r2, .L10+16
 161 0028 1D4B     		ldr	r3, .L10+16
 162 002a 1B78     		ldrb	r3, [r3]
 163 002c DBB2     		uxtb	r3, r3
 164 002e 03F07F03 		and	r3, r3, #127
 165 0032 DBB2     		uxtb	r3, r3
 166 0034 1370     		strb	r3, [r2]
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 6


 120:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 121:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         oldDivider = CY_GET_REG16(ADC_SAR_1_theACLK_DIV_PTR);
 167              		.loc 1 121 0
 168 0036 1B4B     		ldr	r3, .L10+20
 169 0038 1B88     		ldrh	r3, [r3]	@ movhi
 170 003a FB80     		strh	r3, [r7, #6]	@ movhi
 122:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 171              		.loc 1 122 0
 172 003c 1A4A     		ldr	r2, .L10+24
 173 003e FB88     		ldrh	r3, [r7, #6]	@ movhi
 174 0040 1380     		strh	r3, [r2]	@ movhi
 123:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 175              		.loc 1 123 0
 176 0042 144B     		ldr	r3, .L10+4
 177 0044 0722     		movs	r2, #7
 178 0046 1A70     		strb	r2, [r3]
 124:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 125:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         /* Wait for clock to be disabled */
 126:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 179              		.loc 1 126 0
 180 0048 00BF     		nop
 181              	.L9:
 182              		.loc 1 126 0 is_stmt 0 discriminator 1
 183 004a 124B     		ldr	r3, .L10+4
 184 004c 1B78     		ldrb	r3, [r3]
 185 004e DBB2     		uxtb	r3, r3
 186 0050 03F00103 		and	r3, r3, #1
 187 0054 002B     		cmp	r3, #0
 188 0056 F8D1     		bne	.L9
 127:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 129:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         /* Clear the bit to disable the clock. */
 130:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_CLKEN &= (uint8)(~ADC_SAR_1_theACLK_CLKEN_MASK);
 189              		.loc 1 130 0 is_stmt 1
 190 0058 0D4A     		ldr	r2, .L10
 191 005a 0D4B     		ldr	r3, .L10
 192 005c 1B78     		ldrb	r3, [r3]
 193 005e DBB2     		uxtb	r3, r3
 194 0060 23F00803 		bic	r3, r3, #8
 195 0064 DBB2     		uxtb	r3, r3
 196 0066 1370     		strb	r3, [r2]
 131:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_CLKSTBY &= (uint8)(~ADC_SAR_1_theACLK_CLKSTBY_MASK);
 197              		.loc 1 131 0
 198 0068 104A     		ldr	r2, .L10+28
 199 006a 104B     		ldr	r3, .L10+28
 200 006c 1B78     		ldrb	r3, [r3]
 201 006e DBB2     		uxtb	r3, r3
 202 0070 23F00803 		bic	r3, r3, #8
 203 0074 DBB2     		uxtb	r3, r3
 204 0076 1370     		strb	r3, [r2]
 132:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 133:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 134:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         /* Clear the disable bit */
 135:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CLK_DIST_LD = 0x00u;
 205              		.loc 1 135 0
 206 0078 064B     		ldr	r3, .L10+4
 207 007a 0022     		movs	r2, #0
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 7


 208 007c 1A70     		strb	r2, [r3]
 136:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         CY_SET_REG16(ADC_SAR_1_theACLK_DIV_PTR, oldDivider);
 209              		.loc 1 136 0
 210 007e 094A     		ldr	r2, .L10+20
 211 0080 FB88     		ldrh	r3, [r7, #6]	@ movhi
 212 0082 1380     		strh	r3, [r2]	@ movhi
 213              	.L7:
 214              	.LBE2:
 137:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     }
 139:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 215              		.loc 1 139 0
 216 0084 0C37     		adds	r7, r7, #12
 217              		.cfi_def_cfa_offset 4
 218 0086 BD46     		mov	sp, r7
 219              		.cfi_def_cfa_register 13
 220              		@ sp needed
 221 0088 5DF8047B 		ldr	r7, [sp], #4
 222              		.cfi_restore 7
 223              		.cfi_def_cfa_offset 0
 224 008c 7047     		bx	lr
 225              	.L11:
 226 008e 00BF     		.align	2
 227              	.L10:
 228 0090 A2430040 		.word	1073759138
 229 0094 01400040 		.word	1073758209
 230 0098 10400040 		.word	1073758224
 231 009c 14400040 		.word	1073758228
 232 00a0 08400040 		.word	1073758216
 233 00a4 8C400040 		.word	1073758348
 234 00a8 02400040 		.word	1073758210
 235 00ac B2430040 		.word	1073759154
 236              		.cfi_endproc
 237              	.LFE2:
 238              		.size	ADC_SAR_1_theACLK_StopBlock, .-ADC_SAR_1_theACLK_StopBlock
 239              		.section	.text.ADC_SAR_1_theACLK_StandbyPower,"ax",%progbits
 240              		.align	2
 241              		.global	ADC_SAR_1_theACLK_StandbyPower
 242              		.thumb
 243              		.thumb_func
 244              		.type	ADC_SAR_1_theACLK_StandbyPower, %function
 245              	ADC_SAR_1_theACLK_StandbyPower:
 246              	.LFB3:
 140:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 142:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 143:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
 144:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_StandbyPower
 145:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
 146:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 147:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
 148:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Sets whether the clock is active in standby mode.
 149:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 150:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
 151:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 153:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 8


 154:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
 155:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 156:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
 157:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** void ADC_SAR_1_theACLK_StandbyPower(uint8 state) 
 158:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 247              		.loc 1 158 0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 8
 250              		@ frame_needed = 1, uses_anonymous_args = 0
 251              		@ link register save eliminated.
 252 0000 80B4     		push	{r7}
 253              		.cfi_def_cfa_offset 4
 254              		.cfi_offset 7, -4
 255 0002 83B0     		sub	sp, sp, #12
 256              		.cfi_def_cfa_offset 16
 257 0004 00AF     		add	r7, sp, #0
 258              		.cfi_def_cfa_register 7
 259 0006 0346     		mov	r3, r0
 260 0008 FB71     		strb	r3, [r7, #7]
 159:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     if(state == 0u)
 261              		.loc 1 159 0
 262 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 263 000c 002B     		cmp	r3, #0
 264 000e 08D1     		bne	.L13
 160:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     {
 161:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_CLKSTBY &= (uint8)(~ADC_SAR_1_theACLK_CLKSTBY_MASK);
 265              		.loc 1 161 0
 266 0010 0A4A     		ldr	r2, .L15
 267 0012 0A4B     		ldr	r3, .L15
 268 0014 1B78     		ldrb	r3, [r3]
 269 0016 DBB2     		uxtb	r3, r3
 270 0018 23F00803 		bic	r3, r3, #8
 271 001c DBB2     		uxtb	r3, r3
 272 001e 1370     		strb	r3, [r2]
 273 0020 07E0     		b	.L12
 274              	.L13:
 162:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     }
 163:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     else
 164:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     {
 165:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_CLKSTBY |= ADC_SAR_1_theACLK_CLKSTBY_MASK;
 275              		.loc 1 165 0
 276 0022 064A     		ldr	r2, .L15
 277 0024 054B     		ldr	r3, .L15
 278 0026 1B78     		ldrb	r3, [r3]
 279 0028 DBB2     		uxtb	r3, r3
 280 002a 43F00803 		orr	r3, r3, #8
 281 002e DBB2     		uxtb	r3, r3
 282 0030 1370     		strb	r3, [r2]
 283              	.L12:
 166:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     }
 167:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 284              		.loc 1 167 0
 285 0032 0C37     		adds	r7, r7, #12
 286              		.cfi_def_cfa_offset 4
 287 0034 BD46     		mov	sp, r7
 288              		.cfi_def_cfa_register 13
 289              		@ sp needed
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 9


 290 0036 5DF8047B 		ldr	r7, [sp], #4
 291              		.cfi_restore 7
 292              		.cfi_def_cfa_offset 0
 293 003a 7047     		bx	lr
 294              	.L16:
 295              		.align	2
 296              	.L15:
 297 003c B2430040 		.word	1073759154
 298              		.cfi_endproc
 299              	.LFE3:
 300              		.size	ADC_SAR_1_theACLK_StandbyPower, .-ADC_SAR_1_theACLK_StandbyPower
 301              		.section	.text.ADC_SAR_1_theACLK_SetDividerRegister,"ax",%progbits
 302              		.align	2
 303              		.global	ADC_SAR_1_theACLK_SetDividerRegister
 304              		.thumb
 305              		.thumb_func
 306              		.type	ADC_SAR_1_theACLK_SetDividerRegister, %function
 307              	ADC_SAR_1_theACLK_SetDividerRegister:
 308              	.LFB4:
 168:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 169:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 170:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
 171:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_SetDividerRegister
 172:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
 173:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 174:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
 175:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 180:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
 181:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   cycle.
 188:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 189:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
 190:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
 191:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 192:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
 193:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** void ADC_SAR_1_theACLK_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                                 
 195:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 309              		.loc 1 195 0
 310              		.cfi_startproc
 311              		@ args = 0, pretend = 0, frame = 16
 312              		@ frame_needed = 1, uses_anonymous_args = 0
 313 0000 80B5     		push	{r7, lr}
 314              		.cfi_def_cfa_offset 8
 315              		.cfi_offset 7, -8
 316              		.cfi_offset 14, -4
 317 0002 84B0     		sub	sp, sp, #16
 318              		.cfi_def_cfa_offset 24
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 10


 319 0004 00AF     		add	r7, sp, #0
 320              		.cfi_def_cfa_register 7
 321 0006 0346     		mov	r3, r0
 322 0008 0A46     		mov	r2, r1
 323 000a FB80     		strh	r3, [r7, #6]	@ movhi
 324 000c 1346     		mov	r3, r2
 325 000e 7B71     		strb	r3, [r7, #5]
 196:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     uint8 enabled;
 197:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 198:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     uint8 currSrc = ADC_SAR_1_theACLK_GetSourceRegister();
 326              		.loc 1 198 0
 327 0010 FFF7FEFF 		bl	ADC_SAR_1_theACLK_GetSourceRegister
 328 0014 0346     		mov	r3, r0
 329 0016 FB73     		strb	r3, [r7, #15]
 199:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     uint16 oldDivider = ADC_SAR_1_theACLK_GetDividerRegister();
 330              		.loc 1 199 0
 331 0018 FFF7FEFF 		bl	ADC_SAR_1_theACLK_GetDividerRegister
 332 001c 0346     		mov	r3, r0
 333 001e BB81     		strh	r3, [r7, #12]	@ movhi
 200:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 201:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     if (clkDivider != oldDivider)
 334              		.loc 1 201 0
 335 0020 FA88     		ldrh	r2, [r7, #6]
 336 0022 BB89     		ldrh	r3, [r7, #12]
 337 0024 9A42     		cmp	r2, r3
 338 0026 00F08780 		beq	.L17
 202:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     {
 203:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         enabled = ADC_SAR_1_theACLK_CLKEN & ADC_SAR_1_theACLK_CLKEN_MASK;
 339              		.loc 1 203 0
 340 002a 454B     		ldr	r3, .L30
 341 002c 1B78     		ldrb	r3, [r3]
 342 002e DBB2     		uxtb	r3, r3
 343 0030 03F00803 		and	r3, r3, #8
 344 0034 FB72     		strb	r3, [r7, #11]
 204:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 205:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 345              		.loc 1 205 0
 346 0036 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 347 0038 002B     		cmp	r3, #0
 348 003a 20D1     		bne	.L19
 349              		.loc 1 205 0 is_stmt 0 discriminator 1
 350 003c BB89     		ldrh	r3, [r7, #12]
 351 003e 002B     		cmp	r3, #0
 352 0040 02D0     		beq	.L20
 353              		.loc 1 205 0 discriminator 2
 354 0042 FB88     		ldrh	r3, [r7, #6]
 355 0044 002B     		cmp	r3, #0
 356 0046 1AD1     		bne	.L19
 357              	.L20:
 206:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         {
 207:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             if (oldDivider == 0u)
 358              		.loc 1 208 0 is_stmt 1
 359 0048 BB89     		ldrh	r3, [r7, #12]
 360 004a 002B     		cmp	r3, #0
 361 004c 0BD1     		bne	.L21
 209:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             {
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 11


 210:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* divider is ignored while SSS is set.                                     */
 213:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CY_SET_REG16(ADC_SAR_1_theACLK_DIV_PTR, clkDivider);
 362              		.loc 1 213 0
 363 004e 3D4A     		ldr	r2, .L30+4
 364 0050 FB88     		ldrh	r3, [r7, #6]	@ movhi
 365 0052 1380     		strh	r3, [r2]	@ movhi
 214:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 ADC_SAR_1_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 366              		.loc 1 214 0
 367 0054 3C4A     		ldr	r2, .L30+8
 368 0056 3C4B     		ldr	r3, .L30+8
 369 0058 1B78     		ldrb	r3, [r3]
 370 005a DBB2     		uxtb	r3, r3
 371 005c 23F04003 		bic	r3, r3, #64
 372 0060 DBB2     		uxtb	r3, r3
 373 0062 1370     		strb	r3, [r2]
 208:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             {
 374              		.loc 1 208 0
 375 0064 68E0     		b	.L17
 376              	.L21:
 215:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             }
 216:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             else
 217:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             {
 218:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* it without bothering with the shadow load.                               */
 220:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 ADC_SAR_1_theACLK_MOD_SRC |= CYCLK_SSS;
 377              		.loc 1 220 0
 378 0066 384A     		ldr	r2, .L30+8
 379 0068 374B     		ldr	r3, .L30+8
 380 006a 1B78     		ldrb	r3, [r3]
 381 006c DBB2     		uxtb	r3, r3
 382 006e 43F04003 		orr	r3, r3, #64
 383 0072 DBB2     		uxtb	r3, r3
 384 0074 1370     		strb	r3, [r2]
 221:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CY_SET_REG16(ADC_SAR_1_theACLK_DIV_PTR, clkDivider);
 385              		.loc 1 221 0
 386 0076 334A     		ldr	r2, .L30+4
 387 0078 FB88     		ldrh	r3, [r7, #6]	@ movhi
 388 007a 1380     		strh	r3, [r2]	@ movhi
 208:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             {
 389              		.loc 1 208 0
 390 007c 5CE0     		b	.L17
 391              	.L19:
 222:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             }
 223:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         }
 224:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         else
 225:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         {
 226:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 			
 227:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             if (enabled != 0u)
 392              		.loc 1 227 0
 393 007e FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 394 0080 002B     		cmp	r3, #0
 395 0082 33D0     		beq	.L23
 228:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             {
 229:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CLK_DIST_LD = 0x00u;
 396              		.loc 1 229 0
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 12


 397 0084 314B     		ldr	r3, .L30+12
 398 0086 0022     		movs	r2, #0
 399 0088 1A70     		strb	r2, [r3]
 230:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 231:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* Clear all the mask bits except ours. */
 232:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #if defined(ADC_SAR_1_theACLK__CFG3)
 233:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CLK_DIST_AMASK = ADC_SAR_1_theACLK_CLKEN_MASK;
 234:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CLK_DIST_DMASK = 0x00u;
 235:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #else
 236:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CLK_DIST_DMASK = ADC_SAR_1_theACLK_CLKEN_MASK;
 400              		.loc 1 236 0
 401 008a 314B     		ldr	r3, .L30+16
 402 008c 0822     		movs	r2, #8
 403 008e 1A70     		strb	r2, [r3]
 237:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CLK_DIST_AMASK = 0x00u;
 404              		.loc 1 237 0
 405 0090 304B     		ldr	r3, .L30+20
 406 0092 0022     		movs	r2, #0
 407 0094 1A70     		strb	r2, [r3]
 238:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #endif /* ADC_SAR_1_theACLK__CFG3 */
 239:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* Clear mask of bus clock. */
 240:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 408              		.loc 1 240 0
 409 0096 304A     		ldr	r2, .L30+24
 410 0098 2F4B     		ldr	r3, .L30+24
 411 009a 1B78     		ldrb	r3, [r3]
 412 009c DBB2     		uxtb	r3, r3
 413 009e 03F07F03 		and	r3, r3, #127
 414 00a2 DBB2     		uxtb	r3, r3
 415 00a4 1370     		strb	r3, [r2]
 241:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 242:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 if (((ADC_SAR_1_theACLK_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 416              		.loc 1 243 0
 417 00a6 284B     		ldr	r3, .L30+8
 418 00a8 1B78     		ldrb	r3, [r3]
 419 00aa DBB2     		uxtb	r3, r3
 420 00ac 03F00803 		and	r3, r3, #8
 421 00b0 002B     		cmp	r3, #0
 422 00b2 02D0     		beq	.L24
 423              		.loc 1 243 0 is_stmt 0 discriminator 1
 424 00b4 FB88     		ldrh	r3, [r7, #6]
 425 00b6 002B     		cmp	r3, #0
 426 00b8 18D1     		bne	.L23
 427              	.L24:
 244:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 {
 245:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 246:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 428              		.loc 1 246 0 is_stmt 1
 429 00ba 284A     		ldr	r2, .L30+28
 430 00bc BB89     		ldrh	r3, [r7, #12]	@ movhi
 431 00be 1380     		strh	r3, [r2]	@ movhi
 247:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 432              		.loc 1 247 0
 433 00c0 224B     		ldr	r3, .L30+12
 434 00c2 0722     		movs	r2, #7
 435 00c4 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 13


 248:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 249:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                     /* Wait for clock to be disabled */
 250:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 436              		.loc 1 250 0
 437 00c6 00BF     		nop
 438              	.L25:
 439              		.loc 1 250 0 is_stmt 0 discriminator 1
 440 00c8 204B     		ldr	r3, .L30+12
 441 00ca 1B78     		ldrb	r3, [r3]
 442 00cc DBB2     		uxtb	r3, r3
 443 00ce 03F00103 		and	r3, r3, #1
 444 00d2 002B     		cmp	r3, #0
 445 00d4 F8D1     		bne	.L25
 251:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 253:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                     ADC_SAR_1_theACLK_CLKEN &= (uint8)(~ADC_SAR_1_theACLK_CLKEN_MASK);
 446              		.loc 1 253 0 is_stmt 1
 447 00d6 1A4A     		ldr	r2, .L30
 448 00d8 194B     		ldr	r3, .L30
 449 00da 1B78     		ldrb	r3, [r3]
 450 00dc DBB2     		uxtb	r3, r3
 451 00de 23F00803 		bic	r3, r3, #8
 452 00e2 DBB2     		uxtb	r3, r3
 453 00e4 1370     		strb	r3, [r2]
 254:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 255:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 256:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                     /* Clear the disable bit */
 257:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                     CLK_DIST_LD = 0x00u;
 454              		.loc 1 257 0
 455 00e6 194B     		ldr	r3, .L30+12
 456 00e8 0022     		movs	r2, #0
 457 00ea 1A70     		strb	r2, [r3]
 458              	.L23:
 258:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 }
 260:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             }
 261:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 262:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             /* Load divide value. */
 263:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             if ((ADC_SAR_1_theACLK_CLKEN & ADC_SAR_1_theACLK_CLKEN_MASK) != 0u)
 459              		.loc 1 263 0
 460 00ec 144B     		ldr	r3, .L30
 461 00ee 1B78     		ldrb	r3, [r3]
 462 00f0 DBB2     		uxtb	r3, r3
 463 00f2 03F00803 		and	r3, r3, #8
 464 00f6 002B     		cmp	r3, #0
 465 00f8 13D0     		beq	.L26
 264:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             {
 265:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 466              		.loc 1 266 0
 467 00fa 184A     		ldr	r2, .L30+28
 468 00fc FB88     		ldrh	r3, [r7, #6]	@ movhi
 469 00fe 1380     		strh	r3, [r2]	@ movhi
 267:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 268:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 470              		.loc 1 268 0
 471 0100 124A     		ldr	r2, .L30+12
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 14


 472 0102 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 473 0104 002B     		cmp	r3, #0
 474 0106 01D0     		beq	.L27
 475              		.loc 1 268 0 is_stmt 0 discriminator 1
 476 0108 0323     		movs	r3, #3
 477 010a 00E0     		b	.L28
 478              	.L27:
 479              		.loc 1 268 0 discriminator 2
 480 010c 0123     		movs	r3, #1
 481              	.L28:
 482              		.loc 1 268 0 discriminator 4
 483 010e 1370     		strb	r3, [r2]
 269:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 484              		.loc 1 269 0 is_stmt 1 discriminator 4
 485 0110 00BF     		nop
 486              	.L29:
 487              		.loc 1 269 0 is_stmt 0 discriminator 1
 488 0112 0E4B     		ldr	r3, .L30+12
 489 0114 1B78     		ldrb	r3, [r3]
 490 0116 DBB2     		uxtb	r3, r3
 491 0118 03F00103 		and	r3, r3, #1
 492 011c 002B     		cmp	r3, #0
 493 011e F8D1     		bne	.L29
 494 0120 0AE0     		b	.L17
 495              	.L26:
 270:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             }
 271:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             else
 272:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             {
 273:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 /* If the clock is disabled, set the divider directly */
 274:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****                 CY_SET_REG16(ADC_SAR_1_theACLK_DIV_PTR, clkDivider);
 496              		.loc 1 274 0 is_stmt 1
 497 0122 084A     		ldr	r2, .L30+4
 498 0124 FB88     		ldrh	r3, [r7, #6]	@ movhi
 499 0126 1380     		strh	r3, [r2]	@ movhi
 275:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 				ADC_SAR_1_theACLK_CLKEN |= enabled;
 500              		.loc 1 275 0
 501 0128 0549     		ldr	r1, .L30
 502 012a 054B     		ldr	r3, .L30
 503 012c 1B78     		ldrb	r3, [r3]
 504 012e DAB2     		uxtb	r2, r3
 505 0130 FB7A     		ldrb	r3, [r7, #11]
 506 0132 1343     		orrs	r3, r3, r2
 507 0134 DBB2     		uxtb	r3, r3
 508 0136 0B70     		strb	r3, [r1]
 509              	.L17:
 276:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             }
 277:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         }
 278:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     }
 279:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 510              		.loc 1 279 0
 511 0138 1037     		adds	r7, r7, #16
 512              		.cfi_def_cfa_offset 8
 513 013a BD46     		mov	sp, r7
 514              		.cfi_def_cfa_register 13
 515              		@ sp needed
 516 013c 80BD     		pop	{r7, pc}
 517              	.L31:
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 15


 518 013e 00BF     		.align	2
 519              	.L30:
 520 0140 A2430040 		.word	1073759138
 521 0144 8C400040 		.word	1073758348
 522 0148 8E400040 		.word	1073758350
 523 014c 01400040 		.word	1073758209
 524 0150 10400040 		.word	1073758224
 525 0154 14400040 		.word	1073758228
 526 0158 08400040 		.word	1073758216
 527 015c 02400040 		.word	1073758210
 528              		.cfi_endproc
 529              	.LFE4:
 530              		.size	ADC_SAR_1_theACLK_SetDividerRegister, .-ADC_SAR_1_theACLK_SetDividerRegister
 531              		.section	.text.ADC_SAR_1_theACLK_GetDividerRegister,"ax",%progbits
 532              		.align	2
 533              		.global	ADC_SAR_1_theACLK_GetDividerRegister
 534              		.thumb
 535              		.thumb_func
 536              		.type	ADC_SAR_1_theACLK_GetDividerRegister, %function
 537              	ADC_SAR_1_theACLK_GetDividerRegister:
 538              	.LFB5:
 280:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 281:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 282:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
 283:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_GetDividerRegister
 284:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
 285:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 286:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
 287:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Gets the clock divider register value.
 288:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 289:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
 290:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
 291:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 292:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
 293:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  divide by 2, the return value will be 1.
 295:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 296:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
 297:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** uint16 ADC_SAR_1_theACLK_GetDividerRegister(void) 
 298:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 539              		.loc 1 298 0
 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 0
 542              		@ frame_needed = 1, uses_anonymous_args = 0
 543              		@ link register save eliminated.
 544 0000 80B4     		push	{r7}
 545              		.cfi_def_cfa_offset 4
 546              		.cfi_offset 7, -4
 547 0002 00AF     		add	r7, sp, #0
 548              		.cfi_def_cfa_register 7
 299:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     return CY_GET_REG16(ADC_SAR_1_theACLK_DIV_PTR);
 549              		.loc 1 299 0
 550 0004 034B     		ldr	r3, .L34
 551 0006 1B88     		ldrh	r3, [r3]	@ movhi
 552 0008 9BB2     		uxth	r3, r3
 300:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 553              		.loc 1 300 0
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 16


 554 000a 1846     		mov	r0, r3
 555 000c BD46     		mov	sp, r7
 556              		.cfi_def_cfa_register 13
 557              		@ sp needed
 558 000e 5DF8047B 		ldr	r7, [sp], #4
 559              		.cfi_restore 7
 560              		.cfi_def_cfa_offset 0
 561 0012 7047     		bx	lr
 562              	.L35:
 563              		.align	2
 564              	.L34:
 565 0014 8C400040 		.word	1073758348
 566              		.cfi_endproc
 567              	.LFE5:
 568              		.size	ADC_SAR_1_theACLK_GetDividerRegister, .-ADC_SAR_1_theACLK_GetDividerRegister
 569              		.section	.text.ADC_SAR_1_theACLK_SetModeRegister,"ax",%progbits
 570              		.align	2
 571              		.global	ADC_SAR_1_theACLK_SetModeRegister
 572              		.thumb
 573              		.thumb_func
 574              		.type	ADC_SAR_1_theACLK_SetModeRegister, %function
 575              	ADC_SAR_1_theACLK_SetModeRegister:
 576              	.LFB6:
 301:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 302:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 303:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
 304:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_SetModeRegister
 305:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
 306:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 307:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
 308:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  disabled before changing the mode.
 312:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 313:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
 314:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 occur when the divider count reaches half of the divide
 318:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 value.
 319:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 is asserted for approximately half of its period. When
 321:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 322:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 source clock.
 323:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 be enabled for all synchronous clocks.
 325:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 328:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
 329:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
 330:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 331:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
 332:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** void ADC_SAR_1_theACLK_SetModeRegister(uint8 modeBitMask) 
 333:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 577              		.loc 1 333 0
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 17


 578              		.cfi_startproc
 579              		@ args = 0, pretend = 0, frame = 8
 580              		@ frame_needed = 1, uses_anonymous_args = 0
 581              		@ link register save eliminated.
 582 0000 80B4     		push	{r7}
 583              		.cfi_def_cfa_offset 4
 584              		.cfi_offset 7, -4
 585 0002 83B0     		sub	sp, sp, #12
 586              		.cfi_def_cfa_offset 16
 587 0004 00AF     		add	r7, sp, #0
 588              		.cfi_def_cfa_register 7
 589 0006 0346     		mov	r3, r0
 590 0008 FB71     		strb	r3, [r7, #7]
 334:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     ADC_SAR_1_theACLK_MOD_SRC |= modeBitMask & (uint8)ADC_SAR_1_theACLK_MODE_MASK;
 591              		.loc 1 334 0
 592 000a 094B     		ldr	r3, .L37
 593 000c 084A     		ldr	r2, .L37
 594 000e 1278     		ldrb	r2, [r2]
 595 0010 D2B2     		uxtb	r2, r2
 596 0012 D1B2     		uxtb	r1, r2
 597 0014 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 598 0016 22F00702 		bic	r2, r2, #7
 599 001a D2B2     		uxtb	r2, r2
 600 001c 0A43     		orrs	r2, r2, r1
 601 001e D2B2     		uxtb	r2, r2
 602 0020 D2B2     		uxtb	r2, r2
 603 0022 1A70     		strb	r2, [r3]
 335:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 604              		.loc 1 335 0
 605 0024 0C37     		adds	r7, r7, #12
 606              		.cfi_def_cfa_offset 4
 607 0026 BD46     		mov	sp, r7
 608              		.cfi_def_cfa_register 13
 609              		@ sp needed
 610 0028 5DF8047B 		ldr	r7, [sp], #4
 611              		.cfi_restore 7
 612              		.cfi_def_cfa_offset 0
 613 002c 7047     		bx	lr
 614              	.L38:
 615 002e 00BF     		.align	2
 616              	.L37:
 617 0030 8E400040 		.word	1073758350
 618              		.cfi_endproc
 619              	.LFE6:
 620              		.size	ADC_SAR_1_theACLK_SetModeRegister, .-ADC_SAR_1_theACLK_SetModeRegister
 621              		.section	.text.ADC_SAR_1_theACLK_ClearModeRegister,"ax",%progbits
 622              		.align	2
 623              		.global	ADC_SAR_1_theACLK_ClearModeRegister
 624              		.thumb
 625              		.thumb_func
 626              		.type	ADC_SAR_1_theACLK_ClearModeRegister, %function
 627              	ADC_SAR_1_theACLK_ClearModeRegister:
 628              	.LFB7:
 336:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 337:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 338:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
 339:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_ClearModeRegister
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 18


 340:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
 341:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 342:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
 343:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Clears flags that control the operating mode of the clock. This function
 344:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  disabled before changing the mode.
 347:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 348:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
 349:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 occur when the divider count reaches half of the divide
 353:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 value.
 354:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 is asserted for approximately half of its period. When
 356:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 357:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 source clock.
 358:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *                 be enabled for all synchronous clocks.
 360:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 363:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
 364:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
 365:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 366:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
 367:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** void ADC_SAR_1_theACLK_ClearModeRegister(uint8 modeBitMask) 
 368:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 629              		.loc 1 368 0
 630              		.cfi_startproc
 631              		@ args = 0, pretend = 0, frame = 8
 632              		@ frame_needed = 1, uses_anonymous_args = 0
 633              		@ link register save eliminated.
 634 0000 80B4     		push	{r7}
 635              		.cfi_def_cfa_offset 4
 636              		.cfi_offset 7, -4
 637 0002 83B0     		sub	sp, sp, #12
 638              		.cfi_def_cfa_offset 16
 639 0004 00AF     		add	r7, sp, #0
 640              		.cfi_def_cfa_register 7
 641 0006 0346     		mov	r3, r0
 642 0008 FB71     		strb	r3, [r7, #7]
 369:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     ADC_SAR_1_theACLK_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(ADC_SAR_1_theACLK_MODE_MA
 643              		.loc 1 369 0
 644 000a 0949     		ldr	r1, .L40
 645 000c 084B     		ldr	r3, .L40
 646 000e 1B78     		ldrb	r3, [r3]
 647 0010 DAB2     		uxtb	r2, r3
 648 0012 FB79     		ldrb	r3, [r7, #7]
 649 0014 DB43     		mvns	r3, r3
 650 0016 DBB2     		uxtb	r3, r3
 651 0018 43F00703 		orr	r3, r3, #7
 652 001c DBB2     		uxtb	r3, r3
 653 001e 1340     		ands	r3, r3, r2
 654 0020 DBB2     		uxtb	r3, r3
 655 0022 0B70     		strb	r3, [r1]
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 19


 370:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 656              		.loc 1 370 0
 657 0024 0C37     		adds	r7, r7, #12
 658              		.cfi_def_cfa_offset 4
 659 0026 BD46     		mov	sp, r7
 660              		.cfi_def_cfa_register 13
 661              		@ sp needed
 662 0028 5DF8047B 		ldr	r7, [sp], #4
 663              		.cfi_restore 7
 664              		.cfi_def_cfa_offset 0
 665 002c 7047     		bx	lr
 666              	.L41:
 667 002e 00BF     		.align	2
 668              	.L40:
 669 0030 8E400040 		.word	1073758350
 670              		.cfi_endproc
 671              	.LFE7:
 672              		.size	ADC_SAR_1_theACLK_ClearModeRegister, .-ADC_SAR_1_theACLK_ClearModeRegister
 673              		.section	.text.ADC_SAR_1_theACLK_GetModeRegister,"ax",%progbits
 674              		.align	2
 675              		.global	ADC_SAR_1_theACLK_GetModeRegister
 676              		.thumb
 677              		.thumb_func
 678              		.type	ADC_SAR_1_theACLK_GetModeRegister, %function
 679              	ADC_SAR_1_theACLK_GetModeRegister:
 680              	.LFB8:
 371:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 372:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 373:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
 374:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_GetModeRegister
 375:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
 376:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 377:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
 378:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Gets the clock mode register value.
 379:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 380:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
 381:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
 382:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 383:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
 384:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 387:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
 388:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** uint8 ADC_SAR_1_theACLK_GetModeRegister(void) 
 389:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 681              		.loc 1 389 0
 682              		.cfi_startproc
 683              		@ args = 0, pretend = 0, frame = 0
 684              		@ frame_needed = 1, uses_anonymous_args = 0
 685              		@ link register save eliminated.
 686 0000 80B4     		push	{r7}
 687              		.cfi_def_cfa_offset 4
 688              		.cfi_offset 7, -4
 689 0002 00AF     		add	r7, sp, #0
 690              		.cfi_def_cfa_register 7
 390:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     return ADC_SAR_1_theACLK_MOD_SRC & (uint8)(ADC_SAR_1_theACLK_MODE_MASK);
 691              		.loc 1 390 0
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 20


 692 0004 054B     		ldr	r3, .L44
 693 0006 1B78     		ldrb	r3, [r3]
 694 0008 DBB2     		uxtb	r3, r3
 695 000a 23F00703 		bic	r3, r3, #7
 696 000e DBB2     		uxtb	r3, r3
 391:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 697              		.loc 1 391 0
 698 0010 1846     		mov	r0, r3
 699 0012 BD46     		mov	sp, r7
 700              		.cfi_def_cfa_register 13
 701              		@ sp needed
 702 0014 5DF8047B 		ldr	r7, [sp], #4
 703              		.cfi_restore 7
 704              		.cfi_def_cfa_offset 0
 705 0018 7047     		bx	lr
 706              	.L45:
 707 001a 00BF     		.align	2
 708              	.L44:
 709 001c 8E400040 		.word	1073758350
 710              		.cfi_endproc
 711              	.LFE8:
 712              		.size	ADC_SAR_1_theACLK_GetModeRegister, .-ADC_SAR_1_theACLK_GetModeRegister
 713              		.section	.text.ADC_SAR_1_theACLK_SetSourceRegister,"ax",%progbits
 714              		.align	2
 715              		.global	ADC_SAR_1_theACLK_SetSourceRegister
 716              		.thumb
 717              		.thumb_func
 718              		.type	ADC_SAR_1_theACLK_SetSourceRegister, %function
 719              	ADC_SAR_1_theACLK_SetSourceRegister:
 720              	.LFB9:
 392:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 393:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 394:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
 395:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_SetSourceRegister
 396:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
 397:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 398:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
 399:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  changing the source. The old and new clock sources must be running.
 401:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 402:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
 403:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   following input sources:
 405:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SRC_SEL_IMO
 407:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SRC_SEL_XTALM
 408:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SRC_SEL_ILO
 409:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SRC_SEL_PLL
 410:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SRC_SEL_XTALK
 411:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *   See the Technical Reference Manual for details on clock sources.
 414:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 415:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
 416:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
 417:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 418:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 21


 419:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** void ADC_SAR_1_theACLK_SetSourceRegister(uint8 clkSource) 
 420:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 721              		.loc 1 420 0
 722              		.cfi_startproc
 723              		@ args = 0, pretend = 0, frame = 16
 724              		@ frame_needed = 1, uses_anonymous_args = 0
 725 0000 80B5     		push	{r7, lr}
 726              		.cfi_def_cfa_offset 8
 727              		.cfi_offset 7, -8
 728              		.cfi_offset 14, -4
 729 0002 84B0     		sub	sp, sp, #16
 730              		.cfi_def_cfa_offset 24
 731 0004 00AF     		add	r7, sp, #0
 732              		.cfi_def_cfa_register 7
 733 0006 0346     		mov	r3, r0
 734 0008 FB71     		strb	r3, [r7, #7]
 421:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     uint16 currDiv = ADC_SAR_1_theACLK_GetDividerRegister();
 735              		.loc 1 421 0
 736 000a FFF7FEFF 		bl	ADC_SAR_1_theACLK_GetDividerRegister
 737 000e 0346     		mov	r3, r0
 738 0010 FB81     		strh	r3, [r7, #14]	@ movhi
 422:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     uint8 oldSrc = ADC_SAR_1_theACLK_GetSourceRegister();
 739              		.loc 1 422 0
 740 0012 FFF7FEFF 		bl	ADC_SAR_1_theACLK_GetSourceRegister
 741 0016 0346     		mov	r3, r0
 742 0018 7B73     		strb	r3, [r7, #13]
 423:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 424:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 743              		.loc 1 424 0
 744 001a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 745 001c 002B     		cmp	r3, #0
 746 001e 1BD0     		beq	.L47
 747              		.loc 1 424 0 is_stmt 0 discriminator 1
 748 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 749 0022 002B     		cmp	r3, #0
 750 0024 18D1     		bne	.L47
 425:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 751              		.loc 1 425 0 is_stmt 1
 752 0026 FB89     		ldrh	r3, [r7, #14]
 753 0028 002B     		cmp	r3, #0
 754 002a 15D1     		bne	.L47
 426:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     {
 427:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         /* then set the source so we are consistent.                                */
 429:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_MOD_SRC |= CYCLK_SSS;
 755              		.loc 1 429 0
 756 002c 224A     		ldr	r2, .L50
 757 002e 224B     		ldr	r3, .L50
 758 0030 1B78     		ldrb	r3, [r3]
 759 0032 DBB2     		uxtb	r3, r3
 760 0034 43F04003 		orr	r3, r3, #64
 761 0038 DBB2     		uxtb	r3, r3
 762 003a 1370     		strb	r3, [r2]
 430:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_MOD_SRC =
 763              		.loc 1 430 0
 764 003c 1E4B     		ldr	r3, .L50
 431:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             (ADC_SAR_1_theACLK_MOD_SRC & (uint8)(~ADC_SAR_1_theACLK_SRC_SEL_MSK)) | clkSource;
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 22


 765              		.loc 1 431 0
 766 003e 1E4A     		ldr	r2, .L50
 767 0040 1278     		ldrb	r2, [r2]
 768 0042 D2B2     		uxtb	r2, r2
 430:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_MOD_SRC =
 769              		.loc 1 430 0
 770 0044 D2B2     		uxtb	r2, r2
 771 0046 22F00702 		bic	r2, r2, #7
 772 004a D1B2     		uxtb	r1, r2
 773 004c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 774 004e 0A43     		orrs	r2, r2, r1
 775 0050 D2B2     		uxtb	r2, r2
 776 0052 D2B2     		uxtb	r2, r2
 777 0054 1A70     		strb	r2, [r3]
 778 0056 2BE0     		b	.L46
 779              	.L47:
 432:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     }
 433:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 780              		.loc 1 433 0
 781 0058 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 782 005a 002B     		cmp	r3, #0
 783 005c 1BD1     		bne	.L49
 784              		.loc 1 433 0 is_stmt 0 discriminator 1
 785 005e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 786 0060 002B     		cmp	r3, #0
 787 0062 18D0     		beq	.L49
 434:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 788              		.loc 1 434 0 is_stmt 1
 789 0064 FB89     		ldrh	r3, [r7, #14]
 790 0066 002B     		cmp	r3, #0
 791 0068 15D1     		bne	.L49
 435:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     {
 436:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         /* lock when we clear SSS.                                                  */
 438:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_MOD_SRC =
 792              		.loc 1 438 0
 793 006a 134B     		ldr	r3, .L50
 439:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             (ADC_SAR_1_theACLK_MOD_SRC & (uint8)(~ADC_SAR_1_theACLK_SRC_SEL_MSK)) | clkSource;
 794              		.loc 1 439 0
 795 006c 124A     		ldr	r2, .L50
 796 006e 1278     		ldrb	r2, [r2]
 797 0070 D2B2     		uxtb	r2, r2
 438:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             (ADC_SAR_1_theACLK_MOD_SRC & (uint8)(~ADC_SAR_1_theACLK_SRC_SEL_MSK)) | clkSource;
 798              		.loc 1 438 0
 799 0072 D2B2     		uxtb	r2, r2
 800 0074 22F00702 		bic	r2, r2, #7
 801 0078 D1B2     		uxtb	r1, r2
 802 007a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 803 007c 0A43     		orrs	r2, r2, r1
 804 007e D2B2     		uxtb	r2, r2
 805 0080 D2B2     		uxtb	r2, r2
 806 0082 1A70     		strb	r2, [r3]
 440:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 807              		.loc 1 440 0
 808 0084 0C4A     		ldr	r2, .L50
 809 0086 0C4B     		ldr	r3, .L50
 810 0088 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 23


 811 008a DBB2     		uxtb	r3, r3
 812 008c 23F04003 		bic	r3, r3, #64
 813 0090 DBB2     		uxtb	r3, r3
 814 0092 1370     		strb	r3, [r2]
 815 0094 0CE0     		b	.L46
 816              	.L49:
 441:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     }
 442:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     else
 443:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     {
 444:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****         ADC_SAR_1_theACLK_MOD_SRC =
 817              		.loc 1 444 0
 818 0096 084B     		ldr	r3, .L50
 445:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             (ADC_SAR_1_theACLK_MOD_SRC & (uint8)(~ADC_SAR_1_theACLK_SRC_SEL_MSK)) | clkSource;
 819              		.loc 1 445 0
 820 0098 074A     		ldr	r2, .L50
 821 009a 1278     		ldrb	r2, [r2]
 822 009c D2B2     		uxtb	r2, r2
 444:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****             (ADC_SAR_1_theACLK_MOD_SRC & (uint8)(~ADC_SAR_1_theACLK_SRC_SEL_MSK)) | clkSource;
 823              		.loc 1 444 0
 824 009e D2B2     		uxtb	r2, r2
 825 00a0 22F00702 		bic	r2, r2, #7
 826 00a4 D1B2     		uxtb	r1, r2
 827 00a6 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 828 00a8 0A43     		orrs	r2, r2, r1
 829 00aa D2B2     		uxtb	r2, r2
 830 00ac D2B2     		uxtb	r2, r2
 831 00ae 1A70     		strb	r2, [r3]
 832              	.L46:
 446:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     }
 447:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 833              		.loc 1 447 0
 834 00b0 1037     		adds	r7, r7, #16
 835              		.cfi_def_cfa_offset 8
 836 00b2 BD46     		mov	sp, r7
 837              		.cfi_def_cfa_register 13
 838              		@ sp needed
 839 00b4 80BD     		pop	{r7, pc}
 840              	.L51:
 841 00b6 00BF     		.align	2
 842              	.L50:
 843 00b8 8E400040 		.word	1073758350
 844              		.cfi_endproc
 845              	.LFE9:
 846              		.size	ADC_SAR_1_theACLK_SetSourceRegister, .-ADC_SAR_1_theACLK_SetSourceRegister
 847              		.section	.text.ADC_SAR_1_theACLK_GetSourceRegister,"ax",%progbits
 848              		.align	2
 849              		.global	ADC_SAR_1_theACLK_GetSourceRegister
 850              		.thumb
 851              		.thumb_func
 852              		.type	ADC_SAR_1_theACLK_GetSourceRegister, %function
 853              	ADC_SAR_1_theACLK_GetSourceRegister:
 854              	.LFB10:
 448:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 449:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** 
 450:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** /*******************************************************************************
 451:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Function Name: ADC_SAR_1_theACLK_GetSourceRegister
 452:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** ********************************************************************************
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 24


 453:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 454:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Summary:
 455:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  Gets the input source of the clock.
 456:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 457:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Parameters:
 458:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  None
 459:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 460:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** * Returns:
 461:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *
 463:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** *******************************************************************************/
 464:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** uint8 ADC_SAR_1_theACLK_GetSourceRegister(void) 
 465:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** {
 855              		.loc 1 465 0
 856              		.cfi_startproc
 857              		@ args = 0, pretend = 0, frame = 0
 858              		@ frame_needed = 1, uses_anonymous_args = 0
 859              		@ link register save eliminated.
 860 0000 80B4     		push	{r7}
 861              		.cfi_def_cfa_offset 4
 862              		.cfi_offset 7, -4
 863 0002 00AF     		add	r7, sp, #0
 864              		.cfi_def_cfa_register 7
 466:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c ****     return ADC_SAR_1_theACLK_MOD_SRC & ADC_SAR_1_theACLK_SRC_SEL_MSK;
 865              		.loc 1 466 0
 866 0004 054B     		ldr	r3, .L54
 867 0006 1B78     		ldrb	r3, [r3]
 868 0008 DBB2     		uxtb	r3, r3
 869 000a 03F00703 		and	r3, r3, #7
 870 000e DBB2     		uxtb	r3, r3
 467:.\Generated_Source\PSoC5/ADC_SAR_1_theACLK.c **** }
 871              		.loc 1 467 0
 872 0010 1846     		mov	r0, r3
 873 0012 BD46     		mov	sp, r7
 874              		.cfi_def_cfa_register 13
 875              		@ sp needed
 876 0014 5DF8047B 		ldr	r7, [sp], #4
 877              		.cfi_restore 7
 878              		.cfi_def_cfa_offset 0
 879 0018 7047     		bx	lr
 880              	.L55:
 881 001a 00BF     		.align	2
 882              	.L54:
 883 001c 8E400040 		.word	1073758350
 884              		.cfi_endproc
 885              	.LFE10:
 886              		.size	ADC_SAR_1_theACLK_GetSourceRegister, .-ADC_SAR_1_theACLK_GetSourceRegister
 887              		.text
 888              	.Letext0:
 889              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 890              		.section	.debug_info,"",%progbits
 891              	.Ldebug_info0:
 892 0000 57020000 		.4byte	0x257
 893 0004 0400     		.2byte	0x4
 894 0006 00000000 		.4byte	.Ldebug_abbrev0
 895 000a 04       		.byte	0x4
 896 000b 01       		.uleb128 0x1
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 25


 897 000c 2E010000 		.4byte	.LASF37
 898 0010 01       		.byte	0x1
 899 0011 00000000 		.4byte	.LASF38
 900 0015 26030000 		.4byte	.LASF39
 901 0019 00000000 		.4byte	.Ldebug_ranges0+0
 902 001d 00000000 		.4byte	0
 903 0021 00000000 		.4byte	.Ldebug_line0
 904 0025 02       		.uleb128 0x2
 905 0026 01       		.byte	0x1
 906 0027 06       		.byte	0x6
 907 0028 DC010000 		.4byte	.LASF0
 908 002c 02       		.uleb128 0x2
 909 002d 01       		.byte	0x1
 910 002e 08       		.byte	0x8
 911 002f C2010000 		.4byte	.LASF1
 912 0033 02       		.uleb128 0x2
 913 0034 02       		.byte	0x2
 914 0035 05       		.byte	0x5
 915 0036 76000000 		.4byte	.LASF2
 916 003a 02       		.uleb128 0x2
 917 003b 02       		.byte	0x2
 918 003c 07       		.byte	0x7
 919 003d 28020000 		.4byte	.LASF3
 920 0041 02       		.uleb128 0x2
 921 0042 04       		.byte	0x4
 922 0043 05       		.byte	0x5
 923 0044 40020000 		.4byte	.LASF4
 924 0048 02       		.uleb128 0x2
 925 0049 04       		.byte	0x4
 926 004a 07       		.byte	0x7
 927 004b 9A020000 		.4byte	.LASF5
 928 004f 02       		.uleb128 0x2
 929 0050 08       		.byte	0x8
 930 0051 05       		.byte	0x5
 931 0052 20010000 		.4byte	.LASF6
 932 0056 02       		.uleb128 0x2
 933 0057 08       		.byte	0x8
 934 0058 07       		.byte	0x7
 935 0059 E8010000 		.4byte	.LASF7
 936 005d 03       		.uleb128 0x3
 937 005e 04       		.byte	0x4
 938 005f 05       		.byte	0x5
 939 0060 696E7400 		.ascii	"int\000"
 940 0064 02       		.uleb128 0x2
 941 0065 04       		.byte	0x4
 942 0066 07       		.byte	0x7
 943 0067 1B020000 		.4byte	.LASF8
 944 006b 04       		.uleb128 0x4
 945 006c E5000000 		.4byte	.LASF9
 946 0070 02       		.byte	0x2
 947 0071 C2       		.byte	0xc2
 948 0072 2C000000 		.4byte	0x2c
 949 0076 04       		.uleb128 0x4
 950 0077 CF000000 		.4byte	.LASF10
 951 007b 02       		.byte	0x2
 952 007c C3       		.byte	0xc3
 953 007d 3A000000 		.4byte	0x3a
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 26


 954 0081 02       		.uleb128 0x2
 955 0082 04       		.byte	0x4
 956 0083 04       		.byte	0x4
 957 0084 F6000000 		.4byte	.LASF11
 958 0088 02       		.uleb128 0x2
 959 0089 08       		.byte	0x8
 960 008a 04       		.byte	0x4
 961 008b D1020000 		.4byte	.LASF12
 962 008f 02       		.uleb128 0x2
 963 0090 01       		.byte	0x1
 964 0091 08       		.byte	0x8
 965 0092 3B020000 		.4byte	.LASF13
 966 0096 05       		.uleb128 0x5
 967 0097 95020000 		.4byte	.LASF14
 968 009b 02       		.byte	0x2
 969 009c 6C01     		.2byte	0x16c
 970 009e A2000000 		.4byte	0xa2
 971 00a2 06       		.uleb128 0x6
 972 00a3 6B000000 		.4byte	0x6b
 973 00a7 05       		.uleb128 0x5
 974 00a8 70000000 		.4byte	.LASF15
 975 00ac 02       		.byte	0x2
 976 00ad 6D01     		.2byte	0x16d
 977 00af B3000000 		.4byte	0xb3
 978 00b3 06       		.uleb128 0x6
 979 00b4 76000000 		.4byte	0x76
 980 00b8 07       		.uleb128 0x7
 981 00b9 7D020000 		.4byte	.LASF16
 982 00bd 01       		.byte	0x1
 983 00be 2D       		.byte	0x2d
 984 00bf 00000000 		.4byte	.LFB0
 985 00c3 34000000 		.4byte	.LFE0-.LFB0
 986 00c7 01       		.uleb128 0x1
 987 00c8 9C       		.byte	0x9c
 988 00c9 07       		.uleb128 0x7
 989 00ca 66020000 		.4byte	.LASF17
 990 00ce 01       		.byte	0x1
 991 00cf 47       		.byte	0x47
 992 00d0 00000000 		.4byte	.LFB1
 993 00d4 34000000 		.4byte	.LFE1-.LFB1
 994 00d8 01       		.uleb128 0x1
 995 00d9 9C       		.byte	0x9c
 996 00da 08       		.uleb128 0x8
 997 00db FF010000 		.4byte	.LASF18
 998 00df 01       		.byte	0x1
 999 00e0 64       		.byte	0x64
 1000 00e1 00000000 		.4byte	.LFB2
 1001 00e5 B0000000 		.4byte	.LFE2-.LFB2
 1002 00e9 01       		.uleb128 0x1
 1003 00ea 9C       		.byte	0x9c
 1004 00eb 08010000 		.4byte	0x108
 1005 00ef 09       		.uleb128 0x9
 1006 00f0 14000000 		.4byte	.LBB2
 1007 00f4 70000000 		.4byte	.LBE2-.LBB2
 1008 00f8 0A       		.uleb128 0xa
 1009 00f9 5B020000 		.4byte	.LASF24
 1010 00fd 01       		.byte	0x1
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 27


 1011 00fe 69       		.byte	0x69
 1012 00ff 76000000 		.4byte	0x76
 1013 0103 02       		.uleb128 0x2
 1014 0104 91       		.byte	0x91
 1015 0105 76       		.sleb128 -10
 1016 0106 00       		.byte	0
 1017 0107 00       		.byte	0
 1018 0108 08       		.uleb128 0x8
 1019 0109 51000000 		.4byte	.LASF19
 1020 010d 01       		.byte	0x1
 1021 010e 9D       		.byte	0x9d
 1022 010f 00000000 		.4byte	.LFB3
 1023 0113 40000000 		.4byte	.LFE3-.LFB3
 1024 0117 01       		.uleb128 0x1
 1025 0118 9C       		.byte	0x9c
 1026 0119 2C010000 		.4byte	0x12c
 1027 011d 0B       		.uleb128 0xb
 1028 011e BC010000 		.4byte	.LASF21
 1029 0122 01       		.byte	0x1
 1030 0123 9D       		.byte	0x9d
 1031 0124 6B000000 		.4byte	0x6b
 1032 0128 02       		.uleb128 0x2
 1033 0129 91       		.byte	0x91
 1034 012a 77       		.sleb128 -9
 1035 012b 00       		.byte	0
 1036 012c 0C       		.uleb128 0xc
 1037 012d 88000000 		.4byte	.LASF20
 1038 0131 01       		.byte	0x1
 1039 0132 C1       		.byte	0xc1
 1040 0133 00000000 		.4byte	.LFB4
 1041 0137 60010000 		.4byte	.LFE4-.LFB4
 1042 013b 01       		.uleb128 0x1
 1043 013c 9C       		.byte	0x9c
 1044 013d 88010000 		.4byte	0x188
 1045 0141 0B       		.uleb128 0xb
 1046 0142 EB000000 		.4byte	.LASF22
 1047 0146 01       		.byte	0x1
 1048 0147 C1       		.byte	0xc1
 1049 0148 76000000 		.4byte	0x76
 1050 014c 02       		.uleb128 0x2
 1051 014d 91       		.byte	0x91
 1052 014e 6E       		.sleb128 -18
 1053 014f 0B       		.uleb128 0xb
 1054 0150 D6000000 		.4byte	.LASF23
 1055 0154 01       		.byte	0x1
 1056 0155 C1       		.byte	0xc1
 1057 0156 6B000000 		.4byte	0x6b
 1058 015a 02       		.uleb128 0x2
 1059 015b 91       		.byte	0x91
 1060 015c 6D       		.sleb128 -19
 1061 015d 0A       		.uleb128 0xa
 1062 015e 1E030000 		.4byte	.LASF25
 1063 0162 01       		.byte	0x1
 1064 0163 C4       		.byte	0xc4
 1065 0164 6B000000 		.4byte	0x6b
 1066 0168 02       		.uleb128 0x2
 1067 0169 91       		.byte	0x91
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 28


 1068 016a 73       		.sleb128 -13
 1069 016b 0A       		.uleb128 0xa
 1070 016c 53020000 		.4byte	.LASF26
 1071 0170 01       		.byte	0x1
 1072 0171 C6       		.byte	0xc6
 1073 0172 6B000000 		.4byte	0x6b
 1074 0176 02       		.uleb128 0x2
 1075 0177 91       		.byte	0x91
 1076 0178 77       		.sleb128 -9
 1077 0179 0A       		.uleb128 0xa
 1078 017a 5B020000 		.4byte	.LASF24
 1079 017e 01       		.byte	0x1
 1080 017f C7       		.byte	0xc7
 1081 0180 76000000 		.4byte	0x76
 1082 0184 02       		.uleb128 0x2
 1083 0185 91       		.byte	0x91
 1084 0186 74       		.sleb128 -12
 1085 0187 00       		.byte	0
 1086 0188 0D       		.uleb128 0xd
 1087 0189 AC020000 		.4byte	.LASF30
 1088 018d 01       		.byte	0x1
 1089 018e 2901     		.2byte	0x129
 1090 0190 76000000 		.4byte	0x76
 1091 0194 00000000 		.4byte	.LFB5
 1092 0198 18000000 		.4byte	.LFE5-.LFB5
 1093 019c 01       		.uleb128 0x1
 1094 019d 9C       		.byte	0x9c
 1095 019e 0E       		.uleb128 0xe
 1096 019f D8020000 		.4byte	.LASF27
 1097 01a3 01       		.byte	0x1
 1098 01a4 4C01     		.2byte	0x14c
 1099 01a6 00000000 		.4byte	.LFB6
 1100 01aa 34000000 		.4byte	.LFE6-.LFB6
 1101 01ae 01       		.uleb128 0x1
 1102 01af 9C       		.byte	0x9c
 1103 01b0 C4010000 		.4byte	0x1c4
 1104 01b4 0F       		.uleb128 0xf
 1105 01b5 D0010000 		.4byte	.LASF28
 1106 01b9 01       		.byte	0x1
 1107 01ba 4C01     		.2byte	0x14c
 1108 01bc 6B000000 		.4byte	0x6b
 1109 01c0 02       		.uleb128 0x2
 1110 01c1 91       		.byte	0x91
 1111 01c2 77       		.sleb128 -9
 1112 01c3 00       		.byte	0
 1113 01c4 0E       		.uleb128 0xe
 1114 01c5 2D000000 		.4byte	.LASF29
 1115 01c9 01       		.byte	0x1
 1116 01ca 6F01     		.2byte	0x16f
 1117 01cc 00000000 		.4byte	.LFB7
 1118 01d0 34000000 		.4byte	.LFE7-.LFB7
 1119 01d4 01       		.uleb128 0x1
 1120 01d5 9C       		.byte	0x9c
 1121 01d6 EA010000 		.4byte	0x1ea
 1122 01da 0F       		.uleb128 0xf
 1123 01db D0010000 		.4byte	.LASF28
 1124 01df 01       		.byte	0x1
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 29


 1125 01e0 6F01     		.2byte	0x16f
 1126 01e2 6B000000 		.4byte	0x6b
 1127 01e6 02       		.uleb128 0x2
 1128 01e7 91       		.byte	0x91
 1129 01e8 77       		.sleb128 -9
 1130 01e9 00       		.byte	0
 1131 01ea 0D       		.uleb128 0xd
 1132 01eb AD000000 		.4byte	.LASF31
 1133 01ef 01       		.byte	0x1
 1134 01f0 8401     		.2byte	0x184
 1135 01f2 6B000000 		.4byte	0x6b
 1136 01f6 00000000 		.4byte	.LFB8
 1137 01fa 20000000 		.4byte	.LFE8-.LFB8
 1138 01fe 01       		.uleb128 0x1
 1139 01ff 9C       		.byte	0x9c
 1140 0200 10       		.uleb128 0x10
 1141 0201 FC000000 		.4byte	.LASF32
 1142 0205 01       		.byte	0x1
 1143 0206 A301     		.2byte	0x1a3
 1144 0208 00000000 		.4byte	.LFB9
 1145 020c BC000000 		.4byte	.LFE9-.LFB9
 1146 0210 01       		.uleb128 0x1
 1147 0211 9C       		.byte	0x9c
 1148 0212 44020000 		.4byte	0x244
 1149 0216 0F       		.uleb128 0xf
 1150 0217 49020000 		.4byte	.LASF33
 1151 021b 01       		.byte	0x1
 1152 021c A301     		.2byte	0x1a3
 1153 021e 6B000000 		.4byte	0x6b
 1154 0222 02       		.uleb128 0x2
 1155 0223 91       		.byte	0x91
 1156 0224 6F       		.sleb128 -17
 1157 0225 11       		.uleb128 0x11
 1158 0226 80000000 		.4byte	.LASF34
 1159 022a 01       		.byte	0x1
 1160 022b A501     		.2byte	0x1a5
 1161 022d 76000000 		.4byte	0x76
 1162 0231 02       		.uleb128 0x2
 1163 0232 91       		.byte	0x91
 1164 0233 76       		.sleb128 -10
 1165 0234 11       		.uleb128 0x11
 1166 0235 DE000000 		.4byte	.LASF35
 1167 0239 01       		.byte	0x1
 1168 023a A601     		.2byte	0x1a6
 1169 023c 6B000000 		.4byte	0x6b
 1170 0240 02       		.uleb128 0x2
 1171 0241 91       		.byte	0x91
 1172 0242 75       		.sleb128 -11
 1173 0243 00       		.byte	0
 1174 0244 0D       		.uleb128 0xd
 1175 0245 FA020000 		.4byte	.LASF36
 1176 0249 01       		.byte	0x1
 1177 024a D001     		.2byte	0x1d0
 1178 024c 6B000000 		.4byte	0x6b
 1179 0250 00000000 		.4byte	.LFB10
 1180 0254 20000000 		.4byte	.LFE10-.LFB10
 1181 0258 01       		.uleb128 0x1
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 30


 1182 0259 9C       		.byte	0x9c
 1183 025a 00       		.byte	0
 1184              		.section	.debug_abbrev,"",%progbits
 1185              	.Ldebug_abbrev0:
 1186 0000 01       		.uleb128 0x1
 1187 0001 11       		.uleb128 0x11
 1188 0002 01       		.byte	0x1
 1189 0003 25       		.uleb128 0x25
 1190 0004 0E       		.uleb128 0xe
 1191 0005 13       		.uleb128 0x13
 1192 0006 0B       		.uleb128 0xb
 1193 0007 03       		.uleb128 0x3
 1194 0008 0E       		.uleb128 0xe
 1195 0009 1B       		.uleb128 0x1b
 1196 000a 0E       		.uleb128 0xe
 1197 000b 55       		.uleb128 0x55
 1198 000c 17       		.uleb128 0x17
 1199 000d 11       		.uleb128 0x11
 1200 000e 01       		.uleb128 0x1
 1201 000f 10       		.uleb128 0x10
 1202 0010 17       		.uleb128 0x17
 1203 0011 00       		.byte	0
 1204 0012 00       		.byte	0
 1205 0013 02       		.uleb128 0x2
 1206 0014 24       		.uleb128 0x24
 1207 0015 00       		.byte	0
 1208 0016 0B       		.uleb128 0xb
 1209 0017 0B       		.uleb128 0xb
 1210 0018 3E       		.uleb128 0x3e
 1211 0019 0B       		.uleb128 0xb
 1212 001a 03       		.uleb128 0x3
 1213 001b 0E       		.uleb128 0xe
 1214 001c 00       		.byte	0
 1215 001d 00       		.byte	0
 1216 001e 03       		.uleb128 0x3
 1217 001f 24       		.uleb128 0x24
 1218 0020 00       		.byte	0
 1219 0021 0B       		.uleb128 0xb
 1220 0022 0B       		.uleb128 0xb
 1221 0023 3E       		.uleb128 0x3e
 1222 0024 0B       		.uleb128 0xb
 1223 0025 03       		.uleb128 0x3
 1224 0026 08       		.uleb128 0x8
 1225 0027 00       		.byte	0
 1226 0028 00       		.byte	0
 1227 0029 04       		.uleb128 0x4
 1228 002a 16       		.uleb128 0x16
 1229 002b 00       		.byte	0
 1230 002c 03       		.uleb128 0x3
 1231 002d 0E       		.uleb128 0xe
 1232 002e 3A       		.uleb128 0x3a
 1233 002f 0B       		.uleb128 0xb
 1234 0030 3B       		.uleb128 0x3b
 1235 0031 0B       		.uleb128 0xb
 1236 0032 49       		.uleb128 0x49
 1237 0033 13       		.uleb128 0x13
 1238 0034 00       		.byte	0
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 31


 1239 0035 00       		.byte	0
 1240 0036 05       		.uleb128 0x5
 1241 0037 16       		.uleb128 0x16
 1242 0038 00       		.byte	0
 1243 0039 03       		.uleb128 0x3
 1244 003a 0E       		.uleb128 0xe
 1245 003b 3A       		.uleb128 0x3a
 1246 003c 0B       		.uleb128 0xb
 1247 003d 3B       		.uleb128 0x3b
 1248 003e 05       		.uleb128 0x5
 1249 003f 49       		.uleb128 0x49
 1250 0040 13       		.uleb128 0x13
 1251 0041 00       		.byte	0
 1252 0042 00       		.byte	0
 1253 0043 06       		.uleb128 0x6
 1254 0044 35       		.uleb128 0x35
 1255 0045 00       		.byte	0
 1256 0046 49       		.uleb128 0x49
 1257 0047 13       		.uleb128 0x13
 1258 0048 00       		.byte	0
 1259 0049 00       		.byte	0
 1260 004a 07       		.uleb128 0x7
 1261 004b 2E       		.uleb128 0x2e
 1262 004c 00       		.byte	0
 1263 004d 3F       		.uleb128 0x3f
 1264 004e 19       		.uleb128 0x19
 1265 004f 03       		.uleb128 0x3
 1266 0050 0E       		.uleb128 0xe
 1267 0051 3A       		.uleb128 0x3a
 1268 0052 0B       		.uleb128 0xb
 1269 0053 3B       		.uleb128 0x3b
 1270 0054 0B       		.uleb128 0xb
 1271 0055 27       		.uleb128 0x27
 1272 0056 19       		.uleb128 0x19
 1273 0057 11       		.uleb128 0x11
 1274 0058 01       		.uleb128 0x1
 1275 0059 12       		.uleb128 0x12
 1276 005a 06       		.uleb128 0x6
 1277 005b 40       		.uleb128 0x40
 1278 005c 18       		.uleb128 0x18
 1279 005d 9742     		.uleb128 0x2117
 1280 005f 19       		.uleb128 0x19
 1281 0060 00       		.byte	0
 1282 0061 00       		.byte	0
 1283 0062 08       		.uleb128 0x8
 1284 0063 2E       		.uleb128 0x2e
 1285 0064 01       		.byte	0x1
 1286 0065 3F       		.uleb128 0x3f
 1287 0066 19       		.uleb128 0x19
 1288 0067 03       		.uleb128 0x3
 1289 0068 0E       		.uleb128 0xe
 1290 0069 3A       		.uleb128 0x3a
 1291 006a 0B       		.uleb128 0xb
 1292 006b 3B       		.uleb128 0x3b
 1293 006c 0B       		.uleb128 0xb
 1294 006d 27       		.uleb128 0x27
 1295 006e 19       		.uleb128 0x19
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 32


 1296 006f 11       		.uleb128 0x11
 1297 0070 01       		.uleb128 0x1
 1298 0071 12       		.uleb128 0x12
 1299 0072 06       		.uleb128 0x6
 1300 0073 40       		.uleb128 0x40
 1301 0074 18       		.uleb128 0x18
 1302 0075 9742     		.uleb128 0x2117
 1303 0077 19       		.uleb128 0x19
 1304 0078 01       		.uleb128 0x1
 1305 0079 13       		.uleb128 0x13
 1306 007a 00       		.byte	0
 1307 007b 00       		.byte	0
 1308 007c 09       		.uleb128 0x9
 1309 007d 0B       		.uleb128 0xb
 1310 007e 01       		.byte	0x1
 1311 007f 11       		.uleb128 0x11
 1312 0080 01       		.uleb128 0x1
 1313 0081 12       		.uleb128 0x12
 1314 0082 06       		.uleb128 0x6
 1315 0083 00       		.byte	0
 1316 0084 00       		.byte	0
 1317 0085 0A       		.uleb128 0xa
 1318 0086 34       		.uleb128 0x34
 1319 0087 00       		.byte	0
 1320 0088 03       		.uleb128 0x3
 1321 0089 0E       		.uleb128 0xe
 1322 008a 3A       		.uleb128 0x3a
 1323 008b 0B       		.uleb128 0xb
 1324 008c 3B       		.uleb128 0x3b
 1325 008d 0B       		.uleb128 0xb
 1326 008e 49       		.uleb128 0x49
 1327 008f 13       		.uleb128 0x13
 1328 0090 02       		.uleb128 0x2
 1329 0091 18       		.uleb128 0x18
 1330 0092 00       		.byte	0
 1331 0093 00       		.byte	0
 1332 0094 0B       		.uleb128 0xb
 1333 0095 05       		.uleb128 0x5
 1334 0096 00       		.byte	0
 1335 0097 03       		.uleb128 0x3
 1336 0098 0E       		.uleb128 0xe
 1337 0099 3A       		.uleb128 0x3a
 1338 009a 0B       		.uleb128 0xb
 1339 009b 3B       		.uleb128 0x3b
 1340 009c 0B       		.uleb128 0xb
 1341 009d 49       		.uleb128 0x49
 1342 009e 13       		.uleb128 0x13
 1343 009f 02       		.uleb128 0x2
 1344 00a0 18       		.uleb128 0x18
 1345 00a1 00       		.byte	0
 1346 00a2 00       		.byte	0
 1347 00a3 0C       		.uleb128 0xc
 1348 00a4 2E       		.uleb128 0x2e
 1349 00a5 01       		.byte	0x1
 1350 00a6 3F       		.uleb128 0x3f
 1351 00a7 19       		.uleb128 0x19
 1352 00a8 03       		.uleb128 0x3
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 33


 1353 00a9 0E       		.uleb128 0xe
 1354 00aa 3A       		.uleb128 0x3a
 1355 00ab 0B       		.uleb128 0xb
 1356 00ac 3B       		.uleb128 0x3b
 1357 00ad 0B       		.uleb128 0xb
 1358 00ae 27       		.uleb128 0x27
 1359 00af 19       		.uleb128 0x19
 1360 00b0 11       		.uleb128 0x11
 1361 00b1 01       		.uleb128 0x1
 1362 00b2 12       		.uleb128 0x12
 1363 00b3 06       		.uleb128 0x6
 1364 00b4 40       		.uleb128 0x40
 1365 00b5 18       		.uleb128 0x18
 1366 00b6 9642     		.uleb128 0x2116
 1367 00b8 19       		.uleb128 0x19
 1368 00b9 01       		.uleb128 0x1
 1369 00ba 13       		.uleb128 0x13
 1370 00bb 00       		.byte	0
 1371 00bc 00       		.byte	0
 1372 00bd 0D       		.uleb128 0xd
 1373 00be 2E       		.uleb128 0x2e
 1374 00bf 00       		.byte	0
 1375 00c0 3F       		.uleb128 0x3f
 1376 00c1 19       		.uleb128 0x19
 1377 00c2 03       		.uleb128 0x3
 1378 00c3 0E       		.uleb128 0xe
 1379 00c4 3A       		.uleb128 0x3a
 1380 00c5 0B       		.uleb128 0xb
 1381 00c6 3B       		.uleb128 0x3b
 1382 00c7 05       		.uleb128 0x5
 1383 00c8 27       		.uleb128 0x27
 1384 00c9 19       		.uleb128 0x19
 1385 00ca 49       		.uleb128 0x49
 1386 00cb 13       		.uleb128 0x13
 1387 00cc 11       		.uleb128 0x11
 1388 00cd 01       		.uleb128 0x1
 1389 00ce 12       		.uleb128 0x12
 1390 00cf 06       		.uleb128 0x6
 1391 00d0 40       		.uleb128 0x40
 1392 00d1 18       		.uleb128 0x18
 1393 00d2 9742     		.uleb128 0x2117
 1394 00d4 19       		.uleb128 0x19
 1395 00d5 00       		.byte	0
 1396 00d6 00       		.byte	0
 1397 00d7 0E       		.uleb128 0xe
 1398 00d8 2E       		.uleb128 0x2e
 1399 00d9 01       		.byte	0x1
 1400 00da 3F       		.uleb128 0x3f
 1401 00db 19       		.uleb128 0x19
 1402 00dc 03       		.uleb128 0x3
 1403 00dd 0E       		.uleb128 0xe
 1404 00de 3A       		.uleb128 0x3a
 1405 00df 0B       		.uleb128 0xb
 1406 00e0 3B       		.uleb128 0x3b
 1407 00e1 05       		.uleb128 0x5
 1408 00e2 27       		.uleb128 0x27
 1409 00e3 19       		.uleb128 0x19
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 34


 1410 00e4 11       		.uleb128 0x11
 1411 00e5 01       		.uleb128 0x1
 1412 00e6 12       		.uleb128 0x12
 1413 00e7 06       		.uleb128 0x6
 1414 00e8 40       		.uleb128 0x40
 1415 00e9 18       		.uleb128 0x18
 1416 00ea 9742     		.uleb128 0x2117
 1417 00ec 19       		.uleb128 0x19
 1418 00ed 01       		.uleb128 0x1
 1419 00ee 13       		.uleb128 0x13
 1420 00ef 00       		.byte	0
 1421 00f0 00       		.byte	0
 1422 00f1 0F       		.uleb128 0xf
 1423 00f2 05       		.uleb128 0x5
 1424 00f3 00       		.byte	0
 1425 00f4 03       		.uleb128 0x3
 1426 00f5 0E       		.uleb128 0xe
 1427 00f6 3A       		.uleb128 0x3a
 1428 00f7 0B       		.uleb128 0xb
 1429 00f8 3B       		.uleb128 0x3b
 1430 00f9 05       		.uleb128 0x5
 1431 00fa 49       		.uleb128 0x49
 1432 00fb 13       		.uleb128 0x13
 1433 00fc 02       		.uleb128 0x2
 1434 00fd 18       		.uleb128 0x18
 1435 00fe 00       		.byte	0
 1436 00ff 00       		.byte	0
 1437 0100 10       		.uleb128 0x10
 1438 0101 2E       		.uleb128 0x2e
 1439 0102 01       		.byte	0x1
 1440 0103 3F       		.uleb128 0x3f
 1441 0104 19       		.uleb128 0x19
 1442 0105 03       		.uleb128 0x3
 1443 0106 0E       		.uleb128 0xe
 1444 0107 3A       		.uleb128 0x3a
 1445 0108 0B       		.uleb128 0xb
 1446 0109 3B       		.uleb128 0x3b
 1447 010a 05       		.uleb128 0x5
 1448 010b 27       		.uleb128 0x27
 1449 010c 19       		.uleb128 0x19
 1450 010d 11       		.uleb128 0x11
 1451 010e 01       		.uleb128 0x1
 1452 010f 12       		.uleb128 0x12
 1453 0110 06       		.uleb128 0x6
 1454 0111 40       		.uleb128 0x40
 1455 0112 18       		.uleb128 0x18
 1456 0113 9642     		.uleb128 0x2116
 1457 0115 19       		.uleb128 0x19
 1458 0116 01       		.uleb128 0x1
 1459 0117 13       		.uleb128 0x13
 1460 0118 00       		.byte	0
 1461 0119 00       		.byte	0
 1462 011a 11       		.uleb128 0x11
 1463 011b 34       		.uleb128 0x34
 1464 011c 00       		.byte	0
 1465 011d 03       		.uleb128 0x3
 1466 011e 0E       		.uleb128 0xe
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 35


 1467 011f 3A       		.uleb128 0x3a
 1468 0120 0B       		.uleb128 0xb
 1469 0121 3B       		.uleb128 0x3b
 1470 0122 05       		.uleb128 0x5
 1471 0123 49       		.uleb128 0x49
 1472 0124 13       		.uleb128 0x13
 1473 0125 02       		.uleb128 0x2
 1474 0126 18       		.uleb128 0x18
 1475 0127 00       		.byte	0
 1476 0128 00       		.byte	0
 1477 0129 00       		.byte	0
 1478              		.section	.debug_aranges,"",%progbits
 1479 0000 6C000000 		.4byte	0x6c
 1480 0004 0200     		.2byte	0x2
 1481 0006 00000000 		.4byte	.Ldebug_info0
 1482 000a 04       		.byte	0x4
 1483 000b 00       		.byte	0
 1484 000c 0000     		.2byte	0
 1485 000e 0000     		.2byte	0
 1486 0010 00000000 		.4byte	.LFB0
 1487 0014 34000000 		.4byte	.LFE0-.LFB0
 1488 0018 00000000 		.4byte	.LFB1
 1489 001c 34000000 		.4byte	.LFE1-.LFB1
 1490 0020 00000000 		.4byte	.LFB2
 1491 0024 B0000000 		.4byte	.LFE2-.LFB2
 1492 0028 00000000 		.4byte	.LFB3
 1493 002c 40000000 		.4byte	.LFE3-.LFB3
 1494 0030 00000000 		.4byte	.LFB4
 1495 0034 60010000 		.4byte	.LFE4-.LFB4
 1496 0038 00000000 		.4byte	.LFB5
 1497 003c 18000000 		.4byte	.LFE5-.LFB5
 1498 0040 00000000 		.4byte	.LFB6
 1499 0044 34000000 		.4byte	.LFE6-.LFB6
 1500 0048 00000000 		.4byte	.LFB7
 1501 004c 34000000 		.4byte	.LFE7-.LFB7
 1502 0050 00000000 		.4byte	.LFB8
 1503 0054 20000000 		.4byte	.LFE8-.LFB8
 1504 0058 00000000 		.4byte	.LFB9
 1505 005c BC000000 		.4byte	.LFE9-.LFB9
 1506 0060 00000000 		.4byte	.LFB10
 1507 0064 20000000 		.4byte	.LFE10-.LFB10
 1508 0068 00000000 		.4byte	0
 1509 006c 00000000 		.4byte	0
 1510              		.section	.debug_ranges,"",%progbits
 1511              	.Ldebug_ranges0:
 1512 0000 00000000 		.4byte	.LFB0
 1513 0004 34000000 		.4byte	.LFE0
 1514 0008 00000000 		.4byte	.LFB1
 1515 000c 34000000 		.4byte	.LFE1
 1516 0010 00000000 		.4byte	.LFB2
 1517 0014 B0000000 		.4byte	.LFE2
 1518 0018 00000000 		.4byte	.LFB3
 1519 001c 40000000 		.4byte	.LFE3
 1520 0020 00000000 		.4byte	.LFB4
 1521 0024 60010000 		.4byte	.LFE4
 1522 0028 00000000 		.4byte	.LFB5
 1523 002c 18000000 		.4byte	.LFE5
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 36


 1524 0030 00000000 		.4byte	.LFB6
 1525 0034 34000000 		.4byte	.LFE6
 1526 0038 00000000 		.4byte	.LFB7
 1527 003c 34000000 		.4byte	.LFE7
 1528 0040 00000000 		.4byte	.LFB8
 1529 0044 20000000 		.4byte	.LFE8
 1530 0048 00000000 		.4byte	.LFB9
 1531 004c BC000000 		.4byte	.LFE9
 1532 0050 00000000 		.4byte	.LFB10
 1533 0054 20000000 		.4byte	.LFE10
 1534 0058 00000000 		.4byte	0
 1535 005c 00000000 		.4byte	0
 1536              		.section	.debug_line,"",%progbits
 1537              	.Ldebug_line0:
 1538 0000 C1010000 		.section	.debug_str,"MS",%progbits,1
 1538      02006700 
 1538      00000201 
 1538      FB0E0D00 
 1538      01010101 
 1539              	.LASF38:
 1540 0000 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\ADC_SAR_1_theACLK.c\000"
 1540      6E657261 
 1540      7465645F 
 1540      536F7572 
 1540      63655C50 
 1541              	.LASF29:
 1542 002d 4144435F 		.ascii	"ADC_SAR_1_theACLK_ClearModeRegister\000"
 1542      5341525F 
 1542      315F7468 
 1542      6541434C 
 1542      4B5F436C 
 1543              	.LASF19:
 1544 0051 4144435F 		.ascii	"ADC_SAR_1_theACLK_StandbyPower\000"
 1544      5341525F 
 1544      315F7468 
 1544      6541434C 
 1544      4B5F5374 
 1545              	.LASF15:
 1546 0070 72656731 		.ascii	"reg16\000"
 1546      3600
 1547              	.LASF2:
 1548 0076 73686F72 		.ascii	"short int\000"
 1548      7420696E 
 1548      7400
 1549              	.LASF34:
 1550 0080 63757272 		.ascii	"currDiv\000"
 1550      44697600 
 1551              	.LASF20:
 1552 0088 4144435F 		.ascii	"ADC_SAR_1_theACLK_SetDividerRegister\000"
 1552      5341525F 
 1552      315F7468 
 1552      6541434C 
 1552      4B5F5365 
 1553              	.LASF31:
 1554 00ad 4144435F 		.ascii	"ADC_SAR_1_theACLK_GetModeRegister\000"
 1554      5341525F 
 1554      315F7468 
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 37


 1554      6541434C 
 1554      4B5F4765 
 1555              	.LASF10:
 1556 00cf 75696E74 		.ascii	"uint16\000"
 1556      313600
 1557              	.LASF23:
 1558 00d6 72657374 		.ascii	"restart\000"
 1558      61727400 
 1559              	.LASF35:
 1560 00de 6F6C6453 		.ascii	"oldSrc\000"
 1560      726300
 1561              	.LASF9:
 1562 00e5 75696E74 		.ascii	"uint8\000"
 1562      3800
 1563              	.LASF22:
 1564 00eb 636C6B44 		.ascii	"clkDivider\000"
 1564      69766964 
 1564      657200
 1565              	.LASF11:
 1566 00f6 666C6F61 		.ascii	"float\000"
 1566      7400
 1567              	.LASF32:
 1568 00fc 4144435F 		.ascii	"ADC_SAR_1_theACLK_SetSourceRegister\000"
 1568      5341525F 
 1568      315F7468 
 1568      6541434C 
 1568      4B5F5365 
 1569              	.LASF6:
 1570 0120 6C6F6E67 		.ascii	"long long int\000"
 1570      206C6F6E 
 1570      6720696E 
 1570      7400
 1571              	.LASF37:
 1572 012e 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 1572      4320342E 
 1572      392E3320 
 1572      32303135 
 1572      30333033 
 1573 0161 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 1573      20726576 
 1573      6973696F 
 1573      6E203232 
 1573      31323230 
 1574 0194 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 1574      66756E63 
 1574      74696F6E 
 1574      2D736563 
 1574      74696F6E 
 1575              	.LASF21:
 1576 01bc 73746174 		.ascii	"state\000"
 1576      6500
 1577              	.LASF1:
 1578 01c2 756E7369 		.ascii	"unsigned char\000"
 1578      676E6564 
 1578      20636861 
 1578      7200
 1579              	.LASF28:
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 38


 1580 01d0 6D6F6465 		.ascii	"modeBitMask\000"
 1580      4269744D 
 1580      61736B00 
 1581              	.LASF0:
 1582 01dc 7369676E 		.ascii	"signed char\000"
 1582      65642063 
 1582      68617200 
 1583              	.LASF7:
 1584 01e8 6C6F6E67 		.ascii	"long long unsigned int\000"
 1584      206C6F6E 
 1584      6720756E 
 1584      7369676E 
 1584      65642069 
 1585              	.LASF18:
 1586 01ff 4144435F 		.ascii	"ADC_SAR_1_theACLK_StopBlock\000"
 1586      5341525F 
 1586      315F7468 
 1586      6541434C 
 1586      4B5F5374 
 1587              	.LASF8:
 1588 021b 756E7369 		.ascii	"unsigned int\000"
 1588      676E6564 
 1588      20696E74 
 1588      00
 1589              	.LASF3:
 1590 0228 73686F72 		.ascii	"short unsigned int\000"
 1590      7420756E 
 1590      7369676E 
 1590      65642069 
 1590      6E7400
 1591              	.LASF13:
 1592 023b 63686172 		.ascii	"char\000"
 1592      00
 1593              	.LASF4:
 1594 0240 6C6F6E67 		.ascii	"long int\000"
 1594      20696E74 
 1594      00
 1595              	.LASF33:
 1596 0249 636C6B53 		.ascii	"clkSource\000"
 1596      6F757263 
 1596      6500
 1597              	.LASF26:
 1598 0253 63757272 		.ascii	"currSrc\000"
 1598      53726300 
 1599              	.LASF24:
 1600 025b 6F6C6444 		.ascii	"oldDivider\000"
 1600      69766964 
 1600      657200
 1601              	.LASF17:
 1602 0266 4144435F 		.ascii	"ADC_SAR_1_theACLK_Stop\000"
 1602      5341525F 
 1602      315F7468 
 1602      6541434C 
 1602      4B5F5374 
 1603              	.LASF16:
 1604 027d 4144435F 		.ascii	"ADC_SAR_1_theACLK_Start\000"
 1604      5341525F 
ARM GAS  C:\Users\Shiguruy\AppData\Local\Temp\ccosmtff.s 			page 39


 1604      315F7468 
 1604      6541434C 
 1604      4B5F5374 
 1605              	.LASF14:
 1606 0295 72656738 		.ascii	"reg8\000"
 1606      00
 1607              	.LASF5:
 1608 029a 6C6F6E67 		.ascii	"long unsigned int\000"
 1608      20756E73 
 1608      69676E65 
 1608      6420696E 
 1608      7400
 1609              	.LASF30:
 1610 02ac 4144435F 		.ascii	"ADC_SAR_1_theACLK_GetDividerRegister\000"
 1610      5341525F 
 1610      315F7468 
 1610      6541434C 
 1610      4B5F4765 
 1611              	.LASF12:
 1612 02d1 646F7562 		.ascii	"double\000"
 1612      6C6500
 1613              	.LASF27:
 1614 02d8 4144435F 		.ascii	"ADC_SAR_1_theACLK_SetModeRegister\000"
 1614      5341525F 
 1614      315F7468 
 1614      6541434C 
 1614      4B5F5365 
 1615              	.LASF36:
 1616 02fa 4144435F 		.ascii	"ADC_SAR_1_theACLK_GetSourceRegister\000"
 1616      5341525F 
 1616      315F7468 
 1616      6541434C 
 1616      4B5F4765 
 1617              	.LASF25:
 1618 031e 656E6162 		.ascii	"enabled\000"
 1618      6C656400 
 1619              	.LASF39:
 1620 0326 433A5C57 		.ascii	"C:\\Workspace\\PSoC_Creator\\QDExample01\\QDExample"
 1620      6F726B73 
 1620      70616365 
 1620      5C50536F 
 1620      435F4372 
 1621 0355 30312E63 		.ascii	"01.cydsn\000"
 1621      7964736E 
 1621      00
 1622              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
