INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/Board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Board
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sources_1/new/regfile_Usr_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile_implementation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile_implementation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regfile_User_Sys_State.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regfile_User_Sys_State
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/3.regFile/regFile.srcs/sim_1/new/tb_regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regFile
