$date
	Wed Apr 24 14:00:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module phase_counter_tb $end
$var wire 1 ! phase_fetch $end
$var wire 1 " phase_execute $end
$var wire 1 # phase_commit $end
$var reg 1 $ clk $end
$var reg 1 % rstn $end
$scope module DUT $end
$var wire 1 $ clk $end
$var wire 1 % rstn $end
$var wire 1 ! phase_fetch $end
$var wire 1 " phase_execute $end
$var wire 1 # phase_commit $end
$var reg 2 & phase [1:0] $end
$upscope $end
$upscope $end
$scope module program_counter_tb $end
$var wire 32 ' pc [31:0] $end
$var reg 1 ( clk $end
$var reg 32 ) offset [31:0] $end
$var reg 1 * offset_en $end
$var reg 1 + phase_commit $end
$var reg 1 , phase_execute $end
$var reg 1 - rstn $end
$scope module DUT $end
$var wire 1 ( clk $end
$var wire 32 . offset [31:0] $end
$var wire 1 * offset_en $end
$var wire 1 + phase_commit $end
$var wire 1 , phase_execute $end
$var wire 1 - rstn $end
$var reg 32 / pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 /
b0 .
0-
0,
0+
0*
b0 )
0(
b100000 '
b0 &
0%
0$
0#
0"
1!
$end
#1000
0!
1"
b1 &
1(
1$
1-
1%
#2000
0(
0$
#3000
b100100 '
b100100 /
0"
1#
b10 &
1(
1$
1,
#4000
0(
0$
#5000
1!
0#
b0 &
1(
1$
1+
0,
#6000
0(
0$
#7000
0!
1"
b1 &
1(
1$
0+
#8000
0(
0$
#9000
0"
1#
b10 &
1(
1$
b110111 )
b110111 .
1*
#10000
0(
0$
#11000
b101000 '
b101000 /
1!
0#
b0 &
1(
1$
1,
#12000
0(
0$
#13000
b1011011 '
b1011011 /
0!
1"
b1 &
1(
1$
1+
0,
#14000
0(
0$
#15000
0"
1#
b10 &
1(
1$
0+
#16000
0(
0$
#17000
1!
0#
b0 &
1(
1$
#18000
0(
0$
#19000
0!
1"
b1 &
1(
1$
#20000
0(
0$
#21000
0"
1#
b10 &
1(
1$
#22000
0(
0$
#23000
1!
0#
b0 &
1(
1$
#24000
0(
0$
#25000
0!
1"
b1 &
1(
1$
