m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/sim/core/sim_FT
vcv32e40p_aligner
Z1 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z2 !s110 1603886749
!i10b 1
!s100 L7V?l^<FGc0ijcJ08_Lo;3
IXT=9SN@[dzACUb6;c=hn13
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 cv32e40p_aligner_sv_unit
S1
R0
Z4 w1603880311
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_aligner.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_aligner.sv
Z5 L0 23
Z6 OL;L;10.7c;67
r1
!s85 0
31
Z7 !s108 1603886749.000000
Z8 !s107 /home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/../bhv/cv32e40p_core_log.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_random_interrupt_generator.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_gnt_stall.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_rvalid_stall.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_random_stall.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/dp_ram.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/mm_ram.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_top.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/include/perturbation_defines.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/../bhv/cv32e40p_wrapper.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/../bhv/cv32e40p_sim_clock_gate.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_core.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_sleep_unit.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_prefetch_controller.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_obi_interface.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_controller.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_apu_disp.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_popcnt.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_ff_one.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_alu.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_alu_div.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_ex_stage.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_int_controller.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_mult.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_hwloop_regs.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_prefetch_buffer.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_fifo.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_compressed_decoder.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_decoder.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_aligner.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_load_store_unit.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_register_file_ff.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_cs_registers.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_if_stage.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/../bhv/include/cv32e40p_tracer_pkg.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/include/cv32e40p_pkg.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/fpnew/src/fpnew_pkg.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv|
Z9 !s90 -work|work|-pedanticerrors|-suppress|2577|-suppress|2583|-f|/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/cv32e40p_manifest.flist|/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/include/perturbation_defines.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_top.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/mm_ram.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/dp_ram.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_random_stall.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_rvalid_stall.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_gnt_stall.sv|/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_random_interrupt_generator.sv|
!i113 0
Z10 o-suppress 2577 -suppress 2583 -work work -pedanticerrors -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 !s92 -suppress 2577 -suppress 2583 -work work -pedanticerrors +incdir+/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/include +incdir+/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/../bhv +incdir+/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/../bhv/include +incdir+/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/../sva -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z12 tCvgOpt 0
vcv32e40p_alu
R1
Z13 DXx4 work 9 fpnew_pkg 0 22 M=Ja8B9zW0ijC;hlzo3T:3
Z14 DXx4 work 12 cv32e40p_pkg 0 22 MTn;TdjjhU=FXC2FM7ml^1
R2
!i10b 1
!s100 j;9`io<@c9GVXg3ajTSfi3
I__mJnoNIAYliaN30hjZ^R1
R3
!s105 cv32e40p_alu_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_alu.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_alu.sv
Z15 L0 28
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_alu_div
R1
R2
!i10b 1
!s100 92X86?:oeV;[9zHFo1Sn=3
I7`eTE2XWj21LDSdW0RH`I0
R3
!s105 cv32e40p_alu_div_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_alu_div.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_alu_div.sv
Z16 L0 26
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
Xcv32e40p_apu_core_pkg
R1
R2
!i10b 1
!s100 bSa9m:^9z51=hiSPKFYll1
I4o[_hQ8jbUOK92`k5b^]@3
V4o[_hQ8jbUOK92`k5b^]@3
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv
L0 22
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_apu_disp
R1
R2
!i10b 1
!s100 E[SDY?2TQ=oS>I=8Ag2RG1
IM7?X^J6Poz=I6]FTXUcmT1
R3
!s105 cv32e40p_apu_disp_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_apu_disp.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_apu_disp.sv
Z17 L0 25
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_clock_gate
R1
Z18 !s110 1603886750
!i10b 1
!s100 91`=6Wa1W_Mf[J7OY6J8g0
Img_XbQPceSi4KQ26LWUI=0
R3
!s105 cv32e40p_sim_clock_gate_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/../bhv/cv32e40p_sim_clock_gate.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/../bhv/cv32e40p_sim_clock_gate.sv
Z19 L0 15
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_compressed_decoder
R1
R13
R14
R2
!i10b 1
!s100 TBc:eDZ`@9am;YYJ_lnS41
I8R2m_Y[W@h>2jBZ]mEm[U2
R3
!s105 cv32e40p_compressed_decoder_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_compressed_decoder.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_compressed_decoder.sv
Z20 L0 27
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_controller
R1
R13
R14
R18
!i10b 1
!s100 ki5SWBQ>AE`MT5;6mW>3F1
Iohgd^zaW1F1BQV706SRLm3
R3
!s105 cv32e40p_controller_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_controller.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_controller.sv
Z21 L0 31
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_core
R1
Z22 DXx4 work 21 cv32e40p_apu_core_pkg 0 22 4o[_hQ8jbUOK92`k5b^]@3
R13
R14
R18
!i10b 1
!s100 i:TiK74=T^XkaJUG_S[LN1
I<9M?D0]n2oHg^@fSj5Be60
R3
!s105 cv32e40p_core_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_core.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_core.sv
R21
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_core_log
R1
R18
!i10b 1
!s100 >LBFQL6TKQnz4z]m^c>F>3
I[5fLTz4`WO_ieTl3kT4dc2
R3
Z23 !s105 cv32e40p_wrapper_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/../bhv/cv32e40p_core_log.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/../bhv/cv32e40p_core_log.sv
L0 39
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_cs_registers
R1
R13
R14
R2
!i10b 1
!s100 I4h3^N3TlPiId=:odUR[O2
I01GoLWRVj@73TQHl9TAj13
R3
!s105 cv32e40p_cs_registers_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_cs_registers.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_cs_registers.sv
Z24 L0 30
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_decoder
R1
R13
R14
R22
R2
!i10b 1
!s100 47E[<ld0^YG:5X5ld72az2
IDkf9S3G3B^O]HbF@=:jh>3
R3
!s105 cv32e40p_decoder_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_decoder.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_decoder.sv
R15
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_ex_stage
R1
R13
R14
R22
R2
!i10b 1
!s100 P9[`2W1lBkNSgzoEgLX4K1
I30Z0Q:BARi9XK4E=3La3`3
R3
!s105 cv32e40p_ex_stage_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_ex_stage.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_ex_stage.sv
L0 32
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_ff_one
R1
R2
!i10b 1
!s100 jU;8zk@h^BA9WokzoI5U@3
Ij:G94n8iA=FL@5<El2FFG1
R3
!s105 cv32e40p_ff_one_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_ff_one.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_ff_one.sv
R17
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_fifo
R1
R2
!i10b 1
!s100 `[HXhZXD@zhP6I86ToMF[1
I:BQR?inAUV?mn4JC7^<Yo2
R3
!s105 cv32e40p_fifo_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_fifo.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_fifo.sv
R19
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_hwloop_regs
R1
R2
!i10b 1
!s100 dClGZWnL^cR`^bnzh`G8o1
I]:@l@Mk];3Tj20Mk?0=Nk0
R3
!s105 cv32e40p_hwloop_regs_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_hwloop_regs.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_hwloop_regs.sv
R17
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_id_stage
R1
R13
R14
R22
R2
!i10b 1
!s100 7B>OCzE0L7SMRBJ:h4FY20
IUz8fFQ<^LVBZ]?dPI:?_h2
R3
!s105 cv32e40p_id_stage_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv
R24
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_if_stage
R1
R13
R14
R2
!i10b 1
!s100 66ZG@9oLU^AC>BW4BS_EL2
I5<nDo^3k`nYWWgiQEO_[b2
R3
!s105 cv32e40p_if_stage_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_if_stage.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_if_stage.sv
R15
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_int_controller
R1
R13
R14
R2
!i10b 1
!s100 GC4KVcL315LCOU<^c9l<h3
I=ZYF@JaZad0AJGAJ@kOGf1
R3
!s105 cv32e40p_int_controller_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_int_controller.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_int_controller.sv
L0 24
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_load_store_unit
R1
R2
!i10b 1
!s100 CPPa^9I840h<[fZ91>k[P3
IiP7HLmfUG1h3O]NnABL<R0
R3
!s105 cv32e40p_load_store_unit_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_load_store_unit.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_load_store_unit.sv
R16
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_mult
R1
R13
R14
R2
!i10b 1
!s100 l>:L^8bnY[<He]XeOVEgS0
IY;lmOn2`0@DI?kRJfYDln3
R3
!s105 cv32e40p_mult_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_mult.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_mult.sv
R16
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_obi_interface
R1
R18
!i10b 1
!s100 kzzHW[_V]mN;Q37T;7bOE3
IBi=Rd[U3l3ZU10=lNz<dG2
R3
!s105 cv32e40p_obi_interface_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_obi_interface.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_obi_interface.sv
L0 38
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
Xcv32e40p_pkg
R1
R13
R2
!i10b 1
!s100 8XJSW@]P6;gTTzbJ^Y`lE0
IMTn;TdjjhU=FXC2FM7ml^1
VMTn;TdjjhU=FXC2FM7ml^1
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/include/cv32e40p_pkg.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/include/cv32e40p_pkg.sv
R16
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_popcnt
R1
R2
!i10b 1
!s100 @z9bZI8X;74i2T`LND_HE2
I7az]34KbH?<2Q6UkGnV7L3
R3
!s105 cv32e40p_popcnt_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_popcnt.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_popcnt.sv
R17
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_prefetch_buffer
R1
R2
!i10b 1
!s100 <a]IolQPRHY5Yd^zRR2@?1
Id9[GTm:?i;QCXl]eOoC8D3
R3
!s105 cv32e40p_prefetch_buffer_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_prefetch_buffer.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_prefetch_buffer.sv
R20
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_prefetch_controller
R1
R18
!i10b 1
!s100 f65g2><65A_=oTJzPgYo01
IZ^UM:7dAQfg;jo3<8QfTj3
R3
!s105 cv32e40p_prefetch_controller_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_prefetch_controller.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_prefetch_controller.sv
L0 40
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_register_file
R1
R2
!i10b 1
!s100 I0aU]C7a=Y8NM2ea@N;k^3
IgZKiMcSaDVdBdjeJnP8<]0
R3
!s105 cv32e40p_register_file_ff_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_register_file_ff.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_register_file_ff.sv
R24
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_sleep_unit
R1
R13
R14
R18
!i10b 1
!s100 I0@7__YG;Y?c1`z`2E1[W3
Iac`aT^`BEBI6ga;SWK9_W0
R3
!s105 cv32e40p_sleep_unit_sv_unit
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_sleep_unit.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_sleep_unit.sv
L0 56
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_tb_wrapper
R1
R18
!i10b 1
!s100 4=WcRoT]Oo8o[5nAKCBH91
IXZ>9eG=8G^30FEMSd9F2;1
R3
!s105 cv32e40p_tb_wrapper_sv_unit
S1
R0
Z25 w1603355848
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv
L0 16
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
Xcv32e40p_tracer_pkg
R1
R13
R14
R2
!i10b 1
!s100 0ejJ;>M`GiUOEgU;3Q`6V1
IGA82?Vm`6Y[RiZR5FMH0U1
VGA82?Vm`6Y[RiZR5FMH0U1
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/../bhv/include/cv32e40p_tracer_pkg.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/../bhv/include/cv32e40p_tracer_pkg.sv
Z26 L0 12
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vcv32e40p_wrapper
R1
R22
R18
!i10b 1
!s100 RC8?lEA2JbN;89jPVkVfK0
ILaTB4D0BEo0A>hIkHdY`z3
R3
R23
S1
R0
R4
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/../bhv/cv32e40p_wrapper.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/../bhv/cv32e40p_wrapper.sv
R15
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vdp_ram
R1
R18
!i10b 1
!s100 oT`H6[Ck]bbme3K6QkgGW0
IlLmKPRS9J8k06?W8ZHb6e3
R3
!s105 dp_ram_sv_unit
S1
R0
R25
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/dp_ram.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/dp_ram.sv
R26
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
Xfpnew_pkg
R1
R2
!i10b 1
!s100 3JEO8do>;JBo3ZQB@EzDz2
IM=Ja8B9zW0ijC;hlzo3T:3
VM=Ja8B9zW0ijC;hlzo3T:3
S1
R0
w1603880314
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/fpnew/src/fpnew_pkg.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/fpnew/src/fpnew_pkg.sv
L0 14
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vmm_ram
R1
DXx6 mtiUvm 7 uvm_pkg 0 22 3zPkj@YUcM=M^m3zCLh<H1
R18
!i10b 1
!s100 a:HLNSK;C:ED^B2JAo5<10
Io`bj2oJ?4j4n=`n24ba880
R3
!s105 mm_ram_sv_unit
S1
R0
R25
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/mm_ram.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/mm_ram.sv
Z27 L0 18
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
Xperturbation_defines
R1
R18
!i10b 1
!s100 hDlLjn^Emc^jQ3jU9I]MG1
IYYXc[h0FfFo826dQEbPKX2
VYYXc[h0FfFo826dQEbPKX2
S1
R0
R25
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/include/perturbation_defines.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/include/perturbation_defines.sv
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vriscv_gnt_stall
R1
Z28 DXx4 work 20 perturbation_defines 0 22 YYXc[h0FfFo826dQEbPKX2
R18
!i10b 1
!s100 N0:nS^j0;b7GlSk3VXO6m2
I@=UAPf_9Kz:OA7GoJOZVW3
R3
!s105 riscv_gnt_stall_sv_unit
S1
R0
R25
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_gnt_stall.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_gnt_stall.sv
R24
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vriscv_random_interrupt_generator
R1
R28
DXx4 work 40 riscv_random_interrupt_generator_sv_unit 0 22 dzR?6X;MXa0A^Ah=8<iNG2
R3
r1
!s85 0
!i10b 1
!s100 _JCcDdUY7MZ_V_H4_ULCO1
I[=h9Yf_f:=9VBB:HlPMVK0
!s105 riscv_random_interrupt_generator_sv_unit
S1
R0
R25
Z29 8/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_random_interrupt_generator.sv
Z30 F/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_random_interrupt_generator.sv
L0 29
R6
31
R7
R8
R9
!i113 0
R10
R11
R12
Xriscv_random_interrupt_generator_sv_unit
R1
R28
VdzR?6X;MXa0A^Ah=8<iNG2
r1
!s85 0
!i10b 1
!s100 WzAYWNDPUc`gT5T2lFeMT1
IdzR?6X;MXa0A^Ah=8<iNG2
!i103 1
S1
R0
R25
R29
R30
R20
R6
31
R7
R8
R9
!i113 0
R10
R11
R12
vriscv_random_stall
R1
R28
DXx4 work 26 riscv_random_stall_sv_unit 0 22 IEnC:NP8?[Q3SYJiE^^W`3
R3
r1
!s85 0
!i10b 1
!s100 ]5hDaA3f::gf`QkI4=Rb73
ICQZ3]4Z5cHAT1d@XLDhYQ1
!s105 riscv_random_stall_sv_unit
S1
R0
R25
Z31 8/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_random_stall.sv
Z32 F/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_random_stall.sv
R15
R6
31
R7
R8
R9
!i113 0
R10
R11
R12
Xriscv_random_stall_sv_unit
R1
R28
VIEnC:NP8?[Q3SYJiE^^W`3
r1
!s85 0
!i10b 1
!s100 68V`7noCTWVWY<inihUhH3
IIEnC:NP8?[Q3SYJiE^^W`3
!i103 1
S1
R0
R25
R31
R32
R16
R6
31
R7
R8
R9
!i113 0
R10
R11
R12
vriscv_rvalid_stall
R1
R28
R18
!i10b 1
!s100 [bz3UI]Z`[g:Jf:zD``P<3
I`[ohSag:NeI`WgR[KoBC>2
R3
!s105 riscv_rvalid_stall_sv_unit
S1
R0
R25
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_rvalid_stall.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_rvalid_stall.sv
R24
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
vtb_top
R1
R18
!i10b 1
!s100 RM>Lf@8]60c:Kkm78BJg^1
I@ClIW0O=k0mF:S`=O`>Uj0
R3
!s105 tb_top_sv_unit
S1
R0
R25
8/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_top.sv
F/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_top.sv
R27
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R12
Ttb_top_vopt
R18
VeBY]=W@]TBZOTO;jOFC4d2
04 6 4 work tb_top fast 0
o-work work -debugdb -fsmdebug -pedanticerrors +acc
R12
ntb_top_vopt
OL;O;10.7c;67
