# Assembler and Simular for uPower ISA
An assembler to generate binaries for uPower ISA and simulate execution on a siulator built using Python
# MIPS and uPower processors
Integrating Verilog modules to build datapaths for MIPS and uPower ISAs

Team (alphabetical):
Niranjan S Yadiyala (181CO136)
Rajath C Aralikatti (181CO241)
Shruthan R (181CO250)
Varun NR (181CO134)

