debug mode
Warning: this is an empty file (no tokens found): not even a CR present! (but not an error using the token stream unparsing) 
Enter final code gen...
tool version = vitis
---------------------
-----STREAMING_UPDATE
---------------------
----------------------------
-----FINISH STREAMING_UPDATE
----------------------------
    Enter getKernelMap...
    Enter data parser...
-- Kernel: SgFunctionDeclaration:void kernel_bicg(merlin_uint_64 [7995... A,merlin_uint_512 [25] s,merlin_uint_512 [26] q,merlin_uint_512 [25] p,merlin_uint_512 [26] r) {...}
-- Kernel call: SgFunctionCallExp:kernel_bicg(__m_A,__m_s,__m_q,__m_p,__m_r)
-- Kernel pragma: SgPragmaDeclaration:#pragma ACCEL kernel
-- Port: SgFunctionDeclaration:void kernel_bicg(merlin_uint_64 [7995... A,merlin_uint_512 [25] s,merlin_uint_512 [26] q,merlin_uint_512 [25] p,merlin_uint_512 [26] r) {...}

 ************* 
Data Parser Output (Kernels):
--kernel (kernel_bicg): device=fpga return_type=void 

 ************* 
Data Parser Output (Ports):
--kernel (kernel_bicg): 
  port (A): VARIABLE=A actual_name=A bank=nullptr bitwidth=64 data_size_in_byte=4*410*390 data_type=struct merlin_uint_64 depth=410,390 formal_name=A io=RW max_depth=410,390 org_bitwidth=32 org_name=A orig_data_type=float port_idx=0 port_type=array read_length=79950 read_offset=0 read_valid=1 volatile=no write_valid=0 
  port (p): VARIABLE=p actual_name=p bank=nullptr bitwidth=512 data_size_in_byte=4*390 data_type=struct merlin_uint_512 depth=390 formal_name=p io=RO max_depth=390 org_bitwidth=32 org_name=p orig_data_type=float port_idx=3 port_type=array read_length=25 read_offset=0 read_valid=1 volatile=no write_valid=0 
  port (q): VARIABLE=q actual_name=q bank=nullptr bitwidth=512 data_size_in_byte=4*410 data_type=struct merlin_uint_512 depth=410 formal_name=q io=RW max_depth=410 org_bitwidth=32 org_name=q orig_data_type=float port_idx=2 port_type=array read_length=26 read_offset=0 read_valid=1 volatile=no write_length=26 write_offset=0 write_valid=1 
  port (r): VARIABLE=r actual_name=r bank=nullptr bitwidth=512 data_size_in_byte=4*410 data_type=struct merlin_uint_512 depth=410 formal_name=r io=RO max_depth=410 org_bitwidth=32 org_name=r orig_data_type=float port_idx=4 port_type=array read_length=26 read_offset=0 read_valid=1 volatile=no write_valid=0 
  port (s): VARIABLE=s actual_name=s bank=nullptr bitwidth=512 data_size_in_byte=4*390 data_type=struct merlin_uint_512 depth=390 formal_name=s io=RW max_depth=390 org_bitwidth=32 org_name=s orig_data_type=float port_idx=1 port_type=array read_length=25 read_offset=0 read_valid=1 volatile=no write_length=25 write_offset=0 write_valid=1 

    Enter post process...
[MARS-PARALLEL-MSG] Enable xilinx flow mode.
    Enter set_unique_function_name_top...
    Legalizing_kernel_name from : kernel_bicg to kernel_bicg
checking func_name: kernel_bicg
checking func_name: memcpy_wide_bus_read_float_512
checking func_name: merlin_get_range_512
checking func_name: memcpy_wide_bus_read_float_2d_390_64
checking func_name: merlin_get_range_64
checking func_name: memcpy_wide_bus_write_float_512
checking func_name: merlin_set_range_512
Enter replace memcpy with for loop in function
    Enter shorten_function_name_top...
		Enter check_and_short_function_name
Enter adding loop label
Data transfer generation for OpenCL
    Enter opencl code generation...
    Enter merlin parameter head generation...
    Enter merlin kernel buffer head generation...
one kernel = void kernel_bicg(merlin_uint_64 [7995... A,merlin_uint_512 [25] s,merlin_uint_512 [26] q,merlin_uint_512 [25] p,merlin_uint_512 [26] r) {...}
    Enter merlin kernel buffer file generation...
    Legalizing_kernel_name from : kernel_bicg to kernel_bicg
    Enter merlin wrapper generation...
    Enter merlin task generation...
    Enter insert hls interface pragma...
rw = 0, bitwidth = 64, name = merlin_gmem_kernel_bicg_64_0
bundle for A is merlin_gmem_kernel_bicg_64_0
rw = 0, bitwidth = 512, name = merlin_gmem_kernel_bicg_512_0
bundle for p is merlin_gmem_kernel_bicg_512_0
bundle for q is merlin_gmem_kernel_bicg_512_q
rw = 0, bitwidth = 512, name = merlin_gmem_kernel_bicg_512_1
bundle for r is merlin_gmem_kernel_bicg_512_1
bundle for s is merlin_gmem_kernel_bicg_512_s
Enter generate_kernel_file_list.
    Legalizing_kernel_name from : kernel_bicg to kernel_bicg
    Legalizing_kernel_name from : kernel_bicg to kernel_bicg
    legalizing kernel...
    Legalizing_kernel_name from : kernel_bicg to kernel_bicg
mars_opt __dummy__.c __merlinwrapper_kernel_bicg.c __merlinkernel_kernel_bicg.c  -e c -p final_code_gen -a cstd=c99 -a cxxstd=c++11 -a impl_tool=sdaccel -a mode=opencl -a naive= -a effort=standard -a volatile_flag= -a tool_version=vitis -a explicit_bundle= -a extern_c= -a pcie_transfer_opt= -a pure_kernel=off -a debug_mode=debug   -I /opt/merlin/sources/merlin-compiler/trunk/source-opt/include/apint_include -I/home/spouget/iccad_24/autodse_without_tree_reduction/bicg_MEDIUM/_done/work_dir/output/fast/0 -I/home/spouget/iccad_24/autodse_without_tree_reduction/bicg_MEDIUM/_done/work_dir/output/fast/0/bicg_MEDIUM/ -I/opt/merlin/sources/merlin-compiler/trunk//mars-gen/lib/merlin -I /opt/merlin/sources/merlin-compiler/trunk/mars-gen/lib/merlin -a cflags=" -D__SYNTHESIS__  -D_MARS_COMPILER_FLOW_ "
