
*** Running vivado
    with args -log testbench_RD_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench_RD_0_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source testbench_RD_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.945 ; gain = 86.324
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top testbench_RD_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26960
WARNING: [Synth 8-2611] redeclaration of ansi port w_max is not allowed [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:54]
CRITICAL WARNING: [Synth 8-976] w_max has already been declared [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:54]
CRITICAL WARNING: [Synth 8-2654] second declaration of w_max ignored [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:54]
INFO: [Synth 8-994] w_max is declared here [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:42]
WARNING: [Synth 8-2611] redeclaration of ansi port w_mid is not allowed [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:61]
CRITICAL WARNING: [Synth 8-976] w_mid has already been declared [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:61]
CRITICAL WARNING: [Synth 8-2654] second declaration of w_mid ignored [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:61]
INFO: [Synth 8-994] w_mid is declared here [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port w_min is not allowed [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:62]
CRITICAL WARNING: [Synth 8-976] w_min has already been declared [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:62]
CRITICAL WARNING: [Synth 8-2654] second declaration of w_min ignored [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:62]
INFO: [Synth 8-994] w_min is declared here [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:44]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testbench_RD_0_0' [d:/intelight/intelight/intelight.gen/sources_1/bd/testbench/ip/testbench_RD_0_0/synth/testbench_RD_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'RD' [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:12]
INFO: [Synth 8-6157] synthesizing module 'analyzer' [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:40]
INFO: [Synth 8-6157] synthesizing module 'max4to1_2bit' [D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v:14]
INFO: [Synth 8-6155] done synthesizing module 'max4to1_2bit' (1#1) [D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v:14]
INFO: [Synth 8-6157] synthesizing module 'reg_2bit' [D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v:52]
INFO: [Synth 8-6155] done synthesizing module 'reg_2bit' (2#1) [D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v:52]
INFO: [Synth 8-6157] synthesizing module 'min4to2_2bit' [D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v:24]
INFO: [Synth 8-6157] synthesizing module 'comp_2bit' [D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v:39]
INFO: [Synth 8-6155] done synthesizing module 'comp_2bit' (3#1) [D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v:39]
INFO: [Synth 8-6157] synthesizing module 'min2to1_2bit' [D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v:47]
INFO: [Synth 8-6155] done synthesizing module 'min2to1_2bit' (4#1) [D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v:47]
INFO: [Synth 8-6155] done synthesizing module 'min4to2_2bit' (5#1) [D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v:24]
INFO: [Synth 8-6157] synthesizing module 'reg_32bit' [D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reg_32bit' (6#1) [D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v:11]
INFO: [Synth 8-6157] synthesizing module 'mux4to1_2bit' [D:/intelight/intelight/intelight.srcs/sources_1/new/mux_file.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mux4to1_2bit' (7#1) [D:/intelight/intelight/intelight.srcs/sources_1/new/mux_file.v:41]
INFO: [Synth 8-6155] done synthesizing module 'analyzer' (8#1) [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:40]
WARNING: [Synth 8-7071] port 'w_max' of module 'analyzer' is unconnected for instance 'analyzer0' [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:25]
WARNING: [Synth 8-7071] port 'w_mid' of module 'analyzer' is unconnected for instance 'analyzer0' [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:25]
WARNING: [Synth 8-7071] port 'w_min' of module 'analyzer' is unconnected for instance 'analyzer0' [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:25]
WARNING: [Synth 8-7023] instance 'analyzer0' of module 'analyzer' has 8 connections declared, but only 5 given [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:25]
INFO: [Synth 8-6157] synthesizing module 'mux4to1_32bit' [D:/intelight/intelight/intelight.srcs/sources_1/new/mux_file.v:52]
INFO: [Synth 8-6155] done synthesizing module 'mux4to1_32bit' (9#1) [D:/intelight/intelight/intelight.srcs/sources_1/new/mux_file.v:52]
INFO: [Synth 8-6157] synthesizing module 'enabler_32bit' [D:/intelight/intelight/intelight.srcs/sources_1/new/enable_file.v:37]
INFO: [Synth 8-6155] done synthesizing module 'enabler_32bit' (10#1) [D:/intelight/intelight/intelight.srcs/sources_1/new/enable_file.v:37]
INFO: [Synth 8-6155] done synthesizing module 'RD' (11#1) [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:12]
INFO: [Synth 8-6155] done synthesizing module 'testbench_RD_0_0' (12#1) [d:/intelight/intelight/intelight.gen/sources_1/bd/testbench/ip/testbench_RD_0_0/synth/testbench_RD_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1744.902 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1744.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 12    
	   4 Input    2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |    32|
|2     |LUT4  |     6|
|3     |LUT5  |     3|
|4     |LUT6  |    45|
|5     |MUXF7 |     1|
|6     |FDRE  |    16|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 1744.902 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 1744.902 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 1744.902 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1744.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1744.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ceb061a9
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 9 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 1744.902 ; gain = 267.004
INFO: [Common 17-1381] The checkpoint 'D:/intelight/intelight/intelight.runs/testbench_RD_0_0_synth_1/testbench_RD_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/intelight/intelight/intelight.runs/testbench_RD_0_0_synth_1/testbench_RD_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file testbench_RD_0_0_utilization_synth.rpt -pb testbench_RD_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 01:20:04 2022...
