// Seed: 1477190484
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_7;
  assign id_2 = 1;
  wire id_8;
endmodule
module module_1 (
    input  wire id_0,
    input  wor  id_1,
    input  tri  id_2,
    input  wor  id_3,
    output wand id_4
);
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6
  );
  wire id_7;
endmodule
