// Seed: 812115554
module module_0;
  assign id_1 = id_1;
  assign module_2.id_5 = 0;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1
);
  assign id_3 = id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0
);
  assign id_2 = -1;
  module_0 modCall_1 ();
  wire id_3, id_4, id_5;
  assign id_2 = id_3;
  wand id_6, id_7 = id_0, id_8;
  `define pp_9 0
  tri1 id_10 = -1'b0 + -1;
endmodule
module module_3 (
    output supply1 id_0,
    input wire id_1,
    input wire id_2,
    id_18,
    input tri0 id_3,
    input tri1 id_4,
    input tri id_5,
    output wire id_6,
    input wire id_7,
    output wire id_8,
    output wor id_9,
    output supply1 id_10,
    input tri id_11,
    output wand id_12,
    output wire id_13,
    output supply1 id_14,
    input supply1 id_15,
    output supply0 id_16
);
  wire #(-1 - (1), 1) id_19;
  module_0 modCall_1 ();
endmodule
