<!DOCTYPE html>
<html lang="zh-CN">
<head>
<!-- 2023-03-24 02:36 -->
<meta charset="utf-8" />
<meta name="viewport" content="width=device-width, initial-scale=1" />
<title>RISC-V 大杂烩</title>
<meta name="author" content="thebesttv" />
<meta name="generator" content="Org Mode" />
<!-- Google tag (gtag.js) -->
<script async src="https://www.googletagmanager.com/gtag/js?id=G-21YM95T3BQ"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'G-21YM95T3BQ');
</script>
<!-- favicon -->
<link rel="icon" type="image/x-icon" href="../../favicon.ico">
<!-- CSS -->
<link rel="stylesheet" type="text/css" href="https://unpkg.com/latex.css/style.css">
<link rel="stylesheet" type="text/css" href="../../css/org-default.css">
<link rel="stylesheet" type="text/css" href="../../css/style.css">
<!-- pagefind -->
<link rel="stylesheet" type="text/css" href="../../_pagefind/pagefind-ui.css">
<script src="../../_pagefind/pagefind-ui.js" type="text/javascript"></script>
<script>
  window.addEventListener('DOMContentLoaded', (event) => {
      new PagefindUI({element: "#search", showImages: false, resetStyles: false});
  });
</script>
</head>
<body>
<div id="preamble" class="status">
<nav class="org-center">
<a href="../../index.html">Home</a>
<div id="search"></div>
<hr>
</nav>
</div>
<div id="content" class="content">
<header>
<h1 class="title">RISC-V 大杂烩</h1>
</header><nav id="table-of-contents" role="doc-toc">
<h2>&#30446;&#24405;</h2>
<div id="text-table-of-contents" role="doc-toc">
<ul>
<li><a href="#org1e362c9">1. Roadmap</a></li>
<li><a href="#orgb23d5cf">2. 板子</a>
<ul>
<li><a href="#org59b86db">2.1. 单片机</a></li>
</ul>
</li>
<li><a href="#orga501ccd">3. ASM</a></li>
<li><a href="#orgb56cc3a">4. Verilog</a></li>
<li><a href="#org713c905">5. 杂七杂八</a></li>
<li><a href="#orgfa01d33">6. OpenMIPS</a></li>
<li><a href="#org2d9b9e4">7. Core</a></li>
<li><a href="#orgbf8a340">8. Chisel</a></li>
<li><a href="#org809b516">9. OS</a></li>
<li><a href="#org213746c">10. Simulator</a></li>
</ul>
</div>
</nav>
<hr style="width: 80%;">
<p>
曾经雄心勃勃想学RISC-V, 然后研究生学了其他的 = =
</p>

<p>
这里是之前记录RISC-V各种资源的笔记.
</p>

<ul class="org-ul">
<li><a href="https://ysyx.oscc.cc/">一生一芯计划 - 从零开始创造属于你的RISC-V处理器</a></li>
</ul>

<div id="outline-container-org1e362c9" class="outline-2">
<h2 id="org1e362c9"><span class="section-number-2">1.</span> <a href="#org1e362c9">Roadmap</a></h2>
<div class="outline-text-2" id="text-1">
<p>
曾经的总目标: 从零开始用Verilog实现一个可以运行Linux的CPU
</p>
<ul class="org-ul">
<li>Verilog</li>
<li>最简单,支持RV32I的CPU</li>
<li>添加流水线</li>
<li>添加特权模式</li>
<li>MMU啥的</li>
</ul>
</div>
</div>

<div id="outline-container-orgb23d5cf" class="outline-2">
<h2 id="orgb23d5cf"><span class="section-number-2">2.</span> <a href="#orgb23d5cf">板子</a></h2>
<div class="outline-text-2" id="text-2">
<ul class="org-ul">
<li>哪吒</li>
<li>LicheeRV D1</li>
<li><a href="https://www.iceasy.com/3261/1022722251.shtml">VisionFive</a></li>
</ul>
</div>

<div id="outline-container-org59b86db" class="outline-3">
<h3 id="org59b86db"><span class="section-number-3">2.1.</span> <a href="#org59b86db">单片机</a></h3>
<div class="outline-text-3" id="text-2-1">
<ul class="org-ul">
<li>ESP32C3</li>
<li>沁恒有不少更便宜的</li>
</ul>
</div>
</div>
</div>

<div id="outline-container-orga501ccd" class="outline-2">
<h2 id="orga501ccd"><span class="section-number-2">3.</span> <a href="#orga501ccd">ASM</a></h2>
<div class="outline-text-2" id="text-3">
<ul class="org-ul">
<li><a href="https://passlab.github.io/ITSC3181/resources/RISC-VAssemblyProgramming.html">RISC-V Assembly Programming</a></li>
<li><a href="https://www.youtube.com/watch?v=bEUMLh2lasE">Learn Risc-V Assembly Programming - Lesson1 : For absolute beginners!</a></li>
</ul>
</div>
</div>

<div id="outline-container-orgb56cc3a" class="outline-2">
<h2 id="orgb56cc3a"><span class="section-number-2">4.</span> <a href="#orgb56cc3a">Verilog</a></h2>
<div class="outline-text-2" id="text-4">
<ul class="org-ul">
<li><a href="https://www.amazon.com/dp/0983497303">Verilog by Example: A Concise Introduction for FPGA Design</a></li>
<li><a href="http://www.asic-world.com/verilog/index.html">ASIC-world Verilog page</a></li>
<li><a href="https://hdlbits.01xz.net/wiki/Main_Page">HDLBits&#x2014;Verilog Practice</a></li>
</ul>
</div>
</div>

<div id="outline-container-org713c905" class="outline-2">
<h2 id="org713c905"><span class="section-number-2">5.</span> <a href="#org713c905">杂七杂八</a></h2>
<div class="outline-text-2" id="text-5">
<ul class="org-ul">
<li><a href="https://shakti.org.in/docs/risc-v-asm-manual.pdf">RISC-V ASSEMBLY LANGUAGE Programmer Manual Part I</a> 看起来不错的汇编教程</li>
<li><a href="https://www.arch.cs.titech.ac.jp/wk/rvcore/doku.php">RVCore Project, Arch Lab, Tokyo Tech</a></li>
<li><a href="https://www.arch.cs.titech.ac.jp/wk/rvsoc/doku.php">RVSoC Project, a portable and Linux capable RISC-V computer system
on an FPGA</a></li>

<li><p>
<a href="https://book.douban.com/subject/25960657/">自己动手写CPU</a>: 从易到难实现了一个 MIPS CPU,感觉是本不错的书,但是MIPS
架构,不会优先考虑
</p>

<p>
看了一半评价: 代码风格比较糟糕&#x2026; 不过确实让我入门了一下Verilog = =
</p>
<ul class="org-ul">
<li><a href="https://github.com/zach0zhang/Single_instruction_cycle_OpenMIPS">Single instruction cycle OpenMIPS</a>: 通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），
简化成单指令周期实现的处理器</li>
</ul></li>
<li><a href="https://book.douban.com/subject/25780703/">CPU自制入门</a>: 可能和上一本类似,但上一本优先考虑</li>

<li><a href="https://github.com/juiceRv/JuiceVm">JuiceVm</a> 可以在 ESP32 上跑的Linux虚拟机, 我震惊</li>
</ul>

<p>
<a href="https://opencores.org/">OpenCores</a>: The reference community for Free and Open Source gateware
IP cores
</p>

<p>
<a href="https://club.rt-thread.org/ask/article/2327.html">在 Picorv32 / 蜂鸟 E203 软核上运行 RT-Thread</a>: 用荔枝糖跑蜂鸟
</p>

<p>
<a href="https://github.com/riscvarchive/educational-materials">Educational materials for RISC-V</a>: archived
</p>

<p>
<a href="https://www.chisel-lang.org/">Chisel/FIRRTL Hardware Compiler Framework</a>: 可以用来实现 RISC-V 核的语言
</p>

<p>
<a href="https://github.com/BrunoLevy/learn-fpga">Learning FPGA, yosys, nextpnr, and RISC-V</a>: 或许可以拿来学FPGA, 包括了多个1k行以内的RISC-V核,最小的只有400行
</p>

<p>
<a href="https://diveintosystems.org">Dive Into Systems</a>: 组原的开源教材
</p>

<p>
<a href="https://github.com/lmxyy/Computer-Architecture-Task-2">Lmxyy - Computer Architecture Task 2</a>: Implement a Risc-v CPU using
hardware description language(HDL), and then download the CPU on FPGA.
Using C++ to simulate the memory via the USB-UART protocol.
</p>

<p>
<a href="https://domipheus.com/blog/post/">Domipheus Labs &#x2014; Designing a RISC-V CPU in VHDL</a>
</p>

<p>
<a href="https://twitter.com/sylefeb/status/1507104033902837766">ICEBreaker上跑的双核RISC-V</a>
</p>

<p>
<a href="https://f4pga-examples.readthedocs.io/en/latest/">F4PGA - open source FPGA toolchain</a>
</p>

<p>
<a href="https://www.reddit.com/r/RISCV/comments/ues63l/first_project_%CE%BClisp_repl_over_serial/">First Project: μLisp REPL over serial?</a>
</p>
</div>
</div>

<div id="outline-container-orgfa01d33" class="outline-2">
<h2 id="orgfa01d33"><span class="section-number-2">6.</span> <a href="#orgfa01d33">OpenMIPS</a></h2>
<div class="outline-text-2" id="text-6">
<ul class="org-ul">
<li><a href="https://github.com/GundamBox/DIY_OpenMIPS">DIY OPenMIPS</a>: 比较可贵的事每篇都有实作心得 (虽然只到Ch9)</li>
</ul>
</div>
</div>

<div id="outline-container-org2d9b9e4" class="outline-2">
<h2 id="org2d9b9e4"><span class="section-number-2">7.</span> <a href="#org2d9b9e4">Core</a></h2>
<div class="outline-text-2" id="text-7">
<ul class="org-ul">
<li>UltraEmbedded 的三个核,从易到难
<ul class="org-ul">
<li><a href="https://github.com/ultraembedded/core_uriscv">uriscv - Another tiny RISC-V implementation</a></li>
<li><a href="https://github.com/ultraembedded/riscv">RISC-V Core</a></li>
<li><a href="https://github.com/ultraembedded/biriscv">biRISC-V - 32-bit dual issue RISC-V CPU</a></li>
</ul></li>
<li><a href="https://github.com/riscvarchive/riscv-cores-list">List of RISC-V Cores</a>: archived</li>
<li><a href="https://github.com/OSCPU/NutShell">果壳</a>: 感觉doc不是很全面</li>
<li><a href="https://github.com/openhwgroup/cva6">The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux</a>
<ul class="org-ul">
<li><a href="https://sazczmh.github.io/sazc-tech-notes/cva6-analysis-notes/cva6-jia-gou-gai-shu/">cva6架构概述</a></li>
<li><a href="http://parallel.princeton.edu/openpiton/">OpenPiton</a>: An Open Source Manycore Research Framework, 不知道是啥玩意</li>
</ul></li>
<li><a href="https://github.com/SpinalHDL/VexRiscv">VexRiscV &#x2014; A FPGA friendly 32 bit RISC-V CPU implementation</a></li>
<li><a href="https://boom-core.org/">RISC-V BOOM &#x2014; The Berkeley Out-of-Order RISC-V Processor</a>: 是
out-of-order 的,感觉太高端了</li>
<li><a href="https://github.com/OpenXiangShan/XiangShan">香山 &#x2014; 高性能开源RISC-V处理器</a>: 太高端了</li>
<li><a href="https://github.com/darklife/darkriscv">DarkRISCV &#x2014; opensouce RISC-V cpu core implemented in Verilog from
scratch in one night!</a>: 感觉不是很靠谱,不如蜂鸟</li>
<li><a href="https://github.com/PeterAaser/RISCV-FiveStage">RISCV-FiveStage</a>: Chisel</li>
<li><a href="https://github.com/ucb-bar/riscv-mini">Simple RISC-V 3-stage Pipeline in Chisel</a></li>
<li><a href="https://github.com/BrunoLevy/learn-fpga/blob/master/FemtoRV/README.md">FemtoRV</a></li>
<li><a href="https://github.com/liangkangnan/tinyriscv">tinyriscv</a>
<a href="https://liangkangnan.gitee.io/2020/04/29/%E4%BB%8E%E9%9B%B6%E5%BC%80%E5%A7%8B%E5%86%99RISC-V%E5%A4%84%E7%90%86%E5%99%A8/">《从零开始写RISC-V处理器》</a> 的配套代码</li>
</ul>
</div>
</div>

<div id="outline-container-orgbf8a340" class="outline-2">
<h2 id="orgbf8a340"><span class="section-number-2">8.</span> <a href="#orgbf8a340">Chisel</a></h2>
<div class="outline-text-2" id="text-8">
<ul class="org-ul">
<li><a href="https://github.com/freechipsproject/chisel-bootcamp">chisel-bootcamp</a>: chisel 教程</li>
<li><a href="https://news.ycombinator.com/item?id=19010109">一些链接</a></li>
</ul>
</div>
</div>

<div id="outline-container-org809b516" class="outline-2">
<h2 id="org809b516"><span class="section-number-2">9.</span> <a href="#org809b516">OS</a></h2>
<div class="outline-text-2" id="text-9">
<ul class="org-ul">
<li><a href="https://github.com/chyyuu/os_kernel_lab">OS kernel labs based on Rust/C Lang &amp; RISC-V 64/X86-32</a>: 从零开始用
Rust 语言写一个基于 RISC-V 架构的 类 Unix 内核</li>
<li><a href="https://github.com/mit-pdos/xv6-riscv">Xv6 for RISC-V</a></li>
</ul>
</div>
</div>

<div id="outline-container-org213746c" class="outline-2">
<h2 id="org213746c"><span class="section-number-2">10.</span> <a href="#org213746c">Simulator</a></h2>
<div class="outline-text-2" id="text-10">
<ul class="org-ul">
<li><a href="https://github.com/mortbopet/Ripes">Ripes</a> A graphical processor simulator and assembly editor for the RISC-V ISA</li>
</ul>
</div>
</div>
</div>
<div id="postamble" class="status">
<hr><table class="postamble">
  <tr><td class="org-right">Author</td><td class="org-left">thebesttv</td></tr>
  <tr><td class="org-right">Created</td><td class="org-left">2023-01-18 10:02</td></tr>
  <tr><td class="org-right">Modified</td><td class="org-left">2023-01-28 09:51</td></tr>
  <tr><td class="org-right">Generated</td><td class="org-left">2023-03-24 02:36</td></tr>
  <tr><td class="org-right">Version</td><td class="org-left"><a href="https://www.gnu.org/software/emacs/">Emacs</a> 28.2 (<a href="https://orgmode.org">Org</a> mode 9.5.5)</td></tr>
  <tr><td class="org-right">Raw</td><td class="org-left"><a href="https://raw.githubusercontent.com/thebesttv/thebesttv.github.io/main/content/collections/risc-v.org">risc-v.org</a></td></tr>
</table>
</div>
</body>
</html>
