verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../pwm_ultrasound_pulser.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../pwm_ultrasound_pulser.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../pwm_ultrasound_pulser.gen/sources_1/bd/design_1/ipshared/7698" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_start_delay_0/sim/design_1_xlslice_start_delay_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_fire_0/sim/design_1_xlslice_fire_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" \
"../../../bd/design_1/ip/design_1_auto_cc_1/sim/design_1_auto_cc_1.v" \
"../../../bd/design_1/ip/design_1_auto_cc_2/sim/design_1_auto_cc_2.v" \
"../../../bd/design_1/ip/design_1_auto_cc_3/sim/design_1_auto_cc_3.v" \
"../../../bd/design_1/ip/design_1_auto_cc_4/sim/design_1_auto_cc_4.v" \
"../../../bd/design_1/ip/design_1_auto_cc_5/sim/design_1_auto_cc_5.v" \

verilog xil_defaultlib "glbl.v"

nosort
