Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4a23f85df8ef4da39657b59f4b1a68f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab8_1_1_behav xil_defaultlib.lab8_1_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_1/lab8_1_1.srcs/sources_1/new/lab8_1_1.v:25]
ERROR: [VRFC 10-2063] Module <clk_wiz_0_clk_wiz_0_clk_wiz> not found while processing module instance <inst> [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_1_1/lab8_1_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v:28]
ERROR: [VRFC 10-2063] Module <Counter> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
