URL: http://vlsicad.cs.ucla.edu/~abk/papers/conference/c34.ps
Refering-URL: http://vlsicad.cs.ucla.edu/~abk/publications.html
Root-URL: http://www.cs.ucla.edu
Title: Run SERT-C .0004 .0006 .0008 .0010 .0012 Time 1-Stein .0025 .0046 .0074 .011 .020 Table
Author: (sec) BB-SORT-C . . SERT . . . . . 
Keyword: References  
Address: BB-SORT .015 .13  
Affiliation: (sec)  
Note: Number of  Delay IC2  Delay IC2  Cost IC2  Number of  Delay IC2  Delay IC2  Cost IC2  5 Conclusions 6 Acknowledgements  6  
Pubnum: SERT-C IC1  IC3 4.6 7.8 11.2 13.5 15.7 1-Stein IC1  IC3 27.5 34.1 42.9 48.1 54.1 SORT-C IC1  IC3  SERT IC1  IC3 1.1 1.7 2.4 3.1 3.9 1-Stein IC1  IC3 15.1 19.0 27.3 30.3 35.1 SORT IC1  IC3  
Phone: 5 6 7 8 9  4.9 7.9 11.4 13.4 15.8  22.8 28.6 36.2 40.8 45.9  16.1 15.8 15.8 15.3 15.5  5 6 7 8 9  1.3 1.6 2.4 3.2 3.9  13.1 16.6 24.1 26.8 31.0  10.6 12.0 13.6 14.4 16.2  1.3 14.4 61.8  
Web: Pins  Pins  
Date: 4.2 6.2 8.3 10.5 11.2  11.7 15.4 20.1 22.9 26.1  11.1 11.5 12.4 11.8 12.2  17.5 17.1 16.5 16.2 16.1  0.46 5.6 36.3  1.5 2.0 2.6 2.9 3.5  7.9 10.4 15.4 16.9 19.8  4.9 6.2 8.3 9.9 10.2  11.3 13.4 15.2 16.4 17.6  
Abstract: The counter-example in Section 3.3 showing that BB-SORT is not always optimal was carefully constructed by hand; even then, BB-SORT was only 0.06% above optimal. Thus, we believe that BB-SORT is within one percent of optimal in essentially all cases. In Table 3 we compare SERT and 1-Steiner with the "SORT" trees of BB-SORT. It appears that the SERT constructions are very nearly optimal: the worst case occurs for IC2 and IC3 for jN j = 9, where SERT delays are only 3.9% above those of BB-SORT. Two main theoretical results show that the BB-SORT-C branch-and-bound method can be used to find Steiner trees that are optimal for any linear combination of sink Elmore delays. Our first result is a generalization of Hanan's theorem [11] to Elmore delay. We then establish a new decomposition theorem for optimal Elmore-delay trees. When the objective is to minimize the maximum Elmore delay in a net, we give a counterexample for which our BB-SORT does not return the optimal tree. Nevertheless, we believe that BB-SORT will almost always return a tree well within one percent of optimal. BB-SORT-C and BB-SORT may be used for routing small nets; a more far-reaching implication of our results lies in delineating the achievable space of performance-driven routing solutions. Our simulations for the SERT-C heuristic of [2] indicate that it is within 5% of optimal on average for 5-pin nets and within 16% on average for 9-pin nets. The "generic" SERT constructions appear to be even closer to optimal (within 1.5% for jN j =5 and 4% for jN j=9). We are grateful to Mr. Ashok Vittal of UC Santa Barbara for helpful comments on an earlier draft. Part of this work was performed during a sabbatical visit to UC Berkeley; support from NSF MIP-9117328 and the hospitality of Professor Ernest S. Kuh and his research group is gratefully acknowledged. [1] C. J. Alpert, T. C. Hu, J. H. Huang and A. B. Kahng, "A Direct Combination of the Prim and Dijkstra Constructions for Improved Performance-Driven Global Routing", technical report CSD-920051, UCLA Department of Computer Science, 1992. [2] K.D. Boese, A. B. Kahng and G. Robins, "High-Performance Routing Trees with Identified Critical Sinks", Proc. ACM/IEEE Design Automation Conf., June 1993, pp. 182-187. [3] K. D. Boese, A. B. Kahng, B. A. McCoy and G. Robins, "Fidelity and Near-Optimality of Elmore-Based Routing Constructions", Proc. IEEE Intl. Conf. on Computers and Processors, October 1993, pp. 81-84. [4] K.D. Boese, A. B. Kahng, B. A. McCoy and G. Robins, "Near-Optimal Critical Sink Routing Tree Constructions", technical report TR-930027, UCLA CS Department, 1993. [5] J. P. Cohoon and L. J. Randall, "Critical Net Routing", Proc. IEEE Intl. Conf. on Computer Design, 1991, pp. 174-177. [6] J. Cong, A. B. Kahng, G. Robins, M. Sarrafzadeh, and C. K. Wong, "Provably Good Performance-Driven Global Routing", IEEE Trans. on CAD 11(6), June 1992, pp. 739-752. [7] J. Cong, K.-S. Leung and D. Zhou, "Performance-Driven Interconnect Design Based on Distributed RC Delay Model", Proc. ACM/IEEE Design Automation Conf., 1993, pp. 606-611. [8] W. E. Donath, R. J. Norman, B. K. Agrawal, S. E. Bello, S. Y. Han, J. M. Kurtzberg, P. Lowy and R. I. McMillan, "Timing Driven Placement Using Complete Path Delays", Proc. ACM/IEEE Design Automation Conf., 1990, pp. 84-89. [9] A. E. Dunlop, V. D. Agrawal, D. N. Deutsh, M. F. Jukl, P. Kozak and M. Wiesel, "Chip Layout Optimization Using Critical Path Weighting", Proc. ACM/IEEE Design Automation Conf., 1984, pp. 133-136. [10] W. C. Elmore, "The Transient Response of Damped Linear Network with Particular Regard to Wideband Amplifiers", J. Applied Physics 19 (1948), pp. 55-63. [11] M. Hanan, "On Steiner's Problem with Rectilinear Distance", SIAM J. Appl. Math., 14 (1966), pp. 255-265. [12] A. B. Kahng and G. Robins, "A New Class of Iterative Steiner Tree Heuristics with Good Performance", IEEE Transactions on CAD 11(7), July 1992, pp. 893-902. [13] S. Kim, R. M. Owens and M. J. Irwin, "Experiments with a Performance Driven Module Generator", Proc. ACM/IEEE Design Automation Conf., 1992, pp. 687-690. [14] A. Prim, "Shortest Connecting Networks and Some Generalizations", Bell System Tech. J. 36 (1957), pp. 1389-1401. [15] S. K. Rao, P. Sadayappan, F. K. Hwang and P. W. Shor, "The Rectilinear Steiner Arborescence Problem", Algorithmica 7 (1992), pp. 277-288. [16] J. Rubinstein, P. Penfield, and M. A. Horowitz, "Signal Delay in RC Tree Networks", IEEE Trans. on CAD 2(3) (1983), pp. 202-211. [17] S. Sutanthavibul and E. Shragowitz, "Adaptive Timing-Driven Layout for High Speed VLSI", Proc. ACM/IEEE Design Automation Conf., 1990, pp. 90-95. [18] R. S. Tsay, "Exact Zero Skew", Proc. IEEE Intl. Conference on Computer-Aided Design, 1991, pp. 336-339. [19] J. Vlach, J. A. Barby, A. Vannelli, T. Talkhan and C. J. Shi, "Group Delay as an Estimate of Delay in Logic", IEEE Transactions on Computer-Aided Design, 10(7), 1991, pp. 949-953. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> C. J. Alpert, T. C. Hu, J. H. Huang and A. B. Kahng, </author> <title> "A Direct Combination of the Prim and Dijkstra Constructions for Improved Performance-Driven Global Routing", </title> <type> technical report CSD-920051, </type> <institution> UCLA Department of Computer Science, </institution> <year> 1992. </year>
Reference: [2] <author> K.D. Boese, A. B. Kahng and G. Robins, </author> <title> "High-Performance Routing Trees with Identified Critical Sinks", </title> <booktitle> Proc. ACM/IEEE Design Automation Conf., </booktitle> <month> June </month> <year> 1993, </year> <pages> pp. 182-187. </pages>
Reference: [3] <author> K. D. Boese, A. B. Kahng, B. A. McCoy and G. Robins, </author> <title> "Fidelity and Near-Optimality of Elmore-Based Routing Constructions", </title> <booktitle> Proc. IEEE Intl. Conf. on Computers and Processors, </booktitle> <month> October </month> <year> 1993, </year> <pages> pp. 81-84. </pages>
Reference: [4] <author> K.D. Boese, A. B. Kahng, B. A. McCoy and G. Robins, </author> <title> "Near-Optimal Critical Sink Routing Tree Constructions", </title> <type> technical report TR-930027, </type> <institution> UCLA CS Department, </institution> <year> 1993. </year>
Reference: [5] <author> J. P. Cohoon and L. J. Randall, </author> <title> "Critical Net Routing", </title> <booktitle> Proc. IEEE Intl. Conf. on Computer Design, </booktitle> <year> 1991, </year> <pages> pp. 174-177. </pages>
Reference: [6] <author> J. Cong, A. B. Kahng, G. Robins, M. Sarrafzadeh, and C. K. Wong, </author> <title> "Provably Good Performance-Driven Global Routing", </title> <journal> IEEE Trans. on CAD 11(6), </journal> <month> June </month> <year> 1992, </year> <pages> pp. 739-752. </pages>
Reference: [7] <author> J. Cong, K.-S. Leung and D. Zhou, </author> <title> "Performance-Driven Interconnect Design Based on Distributed RC Delay Model", </title> <booktitle> Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1993, </year> <pages> pp. 606-611. </pages>
Reference: [8] <author> W. E. Donath, R. J. Norman, B. K. Agrawal, S. E. Bello, S. Y. Han, J. M. Kurtzberg, P. Lowy and R. I. McMillan, </author> <title> "Timing Driven Placement Using Complete Path Delays", </title> <booktitle> Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1990, </year> <pages> pp. 84-89. </pages>
Reference: [9] <author> A. E. Dunlop, V. D. Agrawal, D. N. Deutsh, M. F. Jukl, P. Kozak and M. Wiesel, </author> <title> "Chip Layout Optimization Using Critical Path Weighting", </title> <booktitle> Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1984, </year> <pages> pp. 133-136. </pages>
Reference: [10] <author> W. C. </author> <title> Elmore, "The Transient Response of Damped Linear Network with Particular Regard to Wideband Amplifiers", </title> <editor> J. </editor> <booktitle> Applied Physics 19 (1948), </booktitle> <pages> pp. 55-63. </pages>
Reference: [11] <author> M. Hanan, </author> <title> "On Steiner's Problem with Rectilinear Distance", </title> <journal> SIAM J. Appl. Math., </journal> <volume> 14 (1966), </volume> <pages> pp. 255-265. </pages>
Reference: [12] <author> A. B. Kahng and G. Robins, </author> <title> "A New Class of Iterative Steiner Tree Heuristics with Good Performance", </title> <journal> IEEE Transactions on CAD 11(7), </journal> <month> July </month> <year> 1992, </year> <pages> pp. 893-902. </pages>
Reference: [13] <author> S. Kim, R. M. Owens and M. J. Irwin, </author> <title> "Experiments with a Performance Driven Module Generator", </title> <booktitle> Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1992, </year> <pages> pp. 687-690. </pages>
Reference: [14] <author> A. Prim, </author> <title> "Shortest Connecting Networks and Some Generalizations", </title> <journal> Bell System Tech. J. </journal> <volume> 36 (1957), </volume> <pages> pp. 1389-1401. </pages>
Reference: [15] <author> S. K. Rao, P. Sadayappan, F. K. Hwang and P. W. Shor, </author> <title> "The Rectilinear Steiner Arborescence Problem", </title> <booktitle> Algorithmica 7 (1992), </booktitle> <pages> pp. 277-288. </pages>
Reference: [16] <author> J. Rubinstein, P. Penfield, and M. A. Horowitz, </author> <title> "Signal Delay in RC Tree Networks", </title> <journal> IEEE Trans. on CAD 2(3) (1983), </journal> <pages> pp. 202-211. </pages>
Reference: [17] <author> S. Sutanthavibul and E. Shragowitz, </author> <title> "Adaptive Timing-Driven Layout for High Speed VLSI", </title> <booktitle> Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1990, </year> <pages> pp. 90-95. </pages>
Reference: [18] <author> R. S. Tsay, </author> <title> "Exact Zero Skew", </title> <booktitle> Proc. IEEE Intl. Conference on Computer-Aided Design, </booktitle> <year> 1991, </year> <pages> pp. 336-339. </pages>

References-found: 18

