Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Dec 16 08:50:02 2023
| Host         : billionaire-he-will-be running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (260)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (264)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (260)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (264)
--------------------------------
 There are 264 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.252        0.000                      0                  550        0.042        0.000                      0                  550        2.000        0.000                       0                   270  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         34.252        0.000                      0                  550        0.202        0.000                      0                  550       19.500        0.000                       0                   266  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       34.265        0.000                      0                  550        0.202        0.000                      0                  550       19.500        0.000                       0                   266  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         34.252        0.000                      0                  550        0.042        0.000                      0                  550  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       34.252        0.000                      0                  550        0.042        0.000                      0                  550  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.853ns (17.229%)  route 4.098ns (82.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.088     4.020    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.629    39.069    
                         clock uncertainty           -0.160    38.908    
    SLICE_X105Y56        FDRE (Setup_fdre_C_R)       -0.637    38.271    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.853ns (17.229%)  route 4.098ns (82.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.088     4.020    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.629    39.069    
                         clock uncertainty           -0.160    38.908    
    SLICE_X105Y56        FDRE (Setup_fdre_C_R)       -0.637    38.271    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.853ns (17.229%)  route 4.098ns (82.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.088     4.020    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.629    39.069    
                         clock uncertainty           -0.160    38.908    
    SLICE_X105Y56        FDRE (Setup_fdre_C_R)       -0.637    38.271    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.853ns (17.229%)  route 4.098ns (82.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.088     4.020    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.629    39.069    
                         clock uncertainty           -0.160    38.908    
    SLICE_X105Y56        FDRE (Setup_fdre_C_R)       -0.637    38.271    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.275ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.853ns (17.401%)  route 4.049ns (82.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.039     3.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.160    38.882    
    SLICE_X105Y57        FDRE (Setup_fdre_C_R)       -0.637    38.245    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                 34.275    

Slack (MET) :             34.275ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.853ns (17.401%)  route 4.049ns (82.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.039     3.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.160    38.882    
    SLICE_X105Y57        FDRE (Setup_fdre_C_R)       -0.637    38.245    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                 34.275    

Slack (MET) :             34.275ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.853ns (17.401%)  route 4.049ns (82.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.039     3.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.160    38.882    
    SLICE_X105Y57        FDRE (Setup_fdre_C_R)       -0.637    38.245    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                 34.275    

Slack (MET) :             34.275ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.853ns (17.401%)  route 4.049ns (82.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.039     3.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.160    38.882    
    SLICE_X105Y57        FDRE (Setup_fdre_C_R)       -0.637    38.245    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                 34.275    

Slack (MET) :             34.563ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.853ns (18.489%)  route 3.760ns (81.511%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          0.750     3.682    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.160    38.882    
    SLICE_X105Y58        FDRE (Setup_fdre_C_R)       -0.637    38.245    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                          -3.682    
  -------------------------------------------------------------------
                         slack                                 34.563    

Slack (MET) :             34.563ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.853ns (18.489%)  route 3.760ns (81.511%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          0.750     3.682    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.160    38.882    
    SLICE_X105Y58        FDRE (Setup_fdre_C_R)       -0.637    38.245    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                          -3.682    
  -------------------------------------------------------------------
                         slack                                 34.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.408%)  route 0.131ns (38.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.606    -0.625    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y60        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/Q
                         net (fo=5, routed)           0.131    -0.330    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/oBlue[0]
    SLICE_X102Y59        LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[3]_i_2_n_0
    SLICE_X102Y59        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.877    -0.863    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y59        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X102Y59        FDRE (Hold_fdre_C_D)         0.121    -0.487    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.604    -0.627    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y63        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.338    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/oGreen[3]
    SLICE_X102Y63        LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.293    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[3]_i_2_n_0
    SLICE_X102Y63        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.873    -0.867    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y63        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
                         clock pessimism              0.239    -0.627    
    SLICE_X102Y63        FDRE (Hold_fdre_C_D)         0.121    -0.506    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.267%)  route 0.133ns (41.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.633    -0.598    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X106Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/Q
                         net (fo=30, routed)          0.133    -0.324    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/Q[1]
    SLICE_X107Y61        LUT6 (Prop_lut6_I4_O)        0.045    -0.279 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.279    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst_n_0
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.903    -0.837    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X107Y61        FDRE (Hold_fdre_C_D)         0.092    -0.493    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.631    -0.600    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X107Y63        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/Debounce_Switch_5/inst/r_State_reg/Q
                         net (fo=13, routed)          0.146    -0.313    design_1_i/Debounce_Switch_5/inst/o_Switch
    SLICE_X107Y63        LUT6 (Prop_lut6_I5_O)        0.045    -0.268 r  design_1_i/Debounce_Switch_5/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/Debounce_Switch_5/inst/r_State_i_1_n_0
    SLICE_X107Y63        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.900    -0.840    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X107Y63        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/C
                         clock pessimism              0.239    -0.600    
    SLICE_X107Y63        FDRE (Hold_fdre_C_D)         0.092    -0.508    design_1_i/Debounce_Switch_5/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.606    -0.625    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/Q
                         net (fo=5, routed)           0.168    -0.316    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/oGreen[0]
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.042    -0.274 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[0]_i_1_n_0
    SLICE_X103Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.876    -0.864    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/C
                         clock pessimism              0.238    -0.625    
    SLICE_X103Y61        FDRE (Hold_fdre_C_D)         0.105    -0.520    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.606    -0.625    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X100Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/Q
                         net (fo=4, routed)           0.175    -0.286    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/Q[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I3_O)        0.043    -0.243 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[2]_i_1_n_0
    SLICE_X100Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.876    -0.864    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X100Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[2]/C
                         clock pessimism              0.238    -0.625    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.494    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.310%)  route 0.181ns (49.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.633    -0.598    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[7]/Q
                         net (fo=6, routed)           0.181    -0.277    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg_n_0_[7]
    SLICE_X107Y61        LUT2 (Prop_lut2_I0_O)        0.042    -0.235 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current[8]_i_1_n_0
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.903    -0.837    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[8]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X107Y61        FDRE (Hold_fdre_C_D)         0.107    -0.491    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.190ns (49.507%)  route 0.194ns (50.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.635    -0.596    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X109Y54        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/Q
                         net (fo=11, routed)          0.194    -0.262    design_1_i/VGA_timings_0/inst/cntV/Q[2]
    SLICE_X109Y53        LUT5 (Prop_lut5_I3_O)        0.049    -0.213 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[4]
    SLICE_X109Y53        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.905    -0.835    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X109Y53        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X109Y53        FDRE (Hold_fdre_C_D)         0.107    -0.473    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.628    -0.603    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X109Y68        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.117    -0.345    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]
    SLICE_X109Y68        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.237    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X109Y68        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.896    -0.844    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X109Y68        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X109Y68        FDRE (Hold_fdre_C_D)         0.105    -0.498    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.607    -0.624    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.366    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[11]
    SLICE_X105Y58        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.258 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.258    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1__0_n_4
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.878    -0.862    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.237    -0.624    
    SLICE_X105Y58        FDRE (Hold_fdre_C_D)         0.105    -0.519    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y65    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y67    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y67    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y68    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y68    design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y68    design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y68    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y69    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y66    design_1_i/Debounce_Switch_2/inst/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y66    design_1_i/Debounce_Switch_2/inst/r_Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y66    design_1_i/Debounce_Switch_2/inst/r_Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y66    design_1_i/Debounce_Switch_2/inst/r_Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y66    design_1_i/Debounce_Switch_4/inst/r_Count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y62    design_1_i/Debounce_Switch_4/inst/r_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y62    design_1_i/Debounce_Switch_4/inst/r_Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y62    design_1_i/Debounce_Switch_4/inst/r_Count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y61    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y61    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y69    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y69    design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y69    design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y69    design_1_i/Debounce_Switch_1/inst/r_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y65    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y65    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y67    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y67    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y67    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y67    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.265ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.853ns (17.229%)  route 4.098ns (82.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.088     4.020    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.629    39.069    
                         clock uncertainty           -0.147    38.921    
    SLICE_X105Y56        FDRE (Setup_fdre_C_R)       -0.637    38.284    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 34.265    

Slack (MET) :             34.265ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.853ns (17.229%)  route 4.098ns (82.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.088     4.020    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.629    39.069    
                         clock uncertainty           -0.147    38.921    
    SLICE_X105Y56        FDRE (Setup_fdre_C_R)       -0.637    38.284    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 34.265    

Slack (MET) :             34.265ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.853ns (17.229%)  route 4.098ns (82.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.088     4.020    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.629    39.069    
                         clock uncertainty           -0.147    38.921    
    SLICE_X105Y56        FDRE (Setup_fdre_C_R)       -0.637    38.284    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 34.265    

Slack (MET) :             34.265ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.853ns (17.229%)  route 4.098ns (82.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.088     4.020    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.629    39.069    
                         clock uncertainty           -0.147    38.921    
    SLICE_X105Y56        FDRE (Setup_fdre_C_R)       -0.637    38.284    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 34.265    

Slack (MET) :             34.288ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.853ns (17.401%)  route 4.049ns (82.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.039     3.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.147    38.895    
    SLICE_X105Y57        FDRE (Setup_fdre_C_R)       -0.637    38.258    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.258    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                 34.288    

Slack (MET) :             34.288ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.853ns (17.401%)  route 4.049ns (82.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.039     3.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.147    38.895    
    SLICE_X105Y57        FDRE (Setup_fdre_C_R)       -0.637    38.258    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.258    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                 34.288    

Slack (MET) :             34.288ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.853ns (17.401%)  route 4.049ns (82.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.039     3.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.147    38.895    
    SLICE_X105Y57        FDRE (Setup_fdre_C_R)       -0.637    38.258    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.258    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                 34.288    

Slack (MET) :             34.288ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.853ns (17.401%)  route 4.049ns (82.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.039     3.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.147    38.895    
    SLICE_X105Y57        FDRE (Setup_fdre_C_R)       -0.637    38.258    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.258    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                 34.288    

Slack (MET) :             34.576ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.853ns (18.489%)  route 3.760ns (81.511%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          0.750     3.682    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.147    38.895    
    SLICE_X105Y58        FDRE (Setup_fdre_C_R)       -0.637    38.258    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.258    
                         arrival time                          -3.682    
  -------------------------------------------------------------------
                         slack                                 34.576    

Slack (MET) :             34.576ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.853ns (18.489%)  route 3.760ns (81.511%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          0.750     3.682    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.147    38.895    
    SLICE_X105Y58        FDRE (Setup_fdre_C_R)       -0.637    38.258    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.258    
                         arrival time                          -3.682    
  -------------------------------------------------------------------
                         slack                                 34.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.408%)  route 0.131ns (38.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.606    -0.625    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y60        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/Q
                         net (fo=5, routed)           0.131    -0.330    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/oBlue[0]
    SLICE_X102Y59        LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[3]_i_2_n_0
    SLICE_X102Y59        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.877    -0.863    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y59        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X102Y59        FDRE (Hold_fdre_C_D)         0.121    -0.487    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.604    -0.627    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y63        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.338    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/oGreen[3]
    SLICE_X102Y63        LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.293    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[3]_i_2_n_0
    SLICE_X102Y63        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.873    -0.867    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y63        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
                         clock pessimism              0.239    -0.627    
    SLICE_X102Y63        FDRE (Hold_fdre_C_D)         0.121    -0.506    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.267%)  route 0.133ns (41.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.633    -0.598    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X106Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/Q
                         net (fo=30, routed)          0.133    -0.324    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/Q[1]
    SLICE_X107Y61        LUT6 (Prop_lut6_I4_O)        0.045    -0.279 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.279    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst_n_0
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.903    -0.837    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X107Y61        FDRE (Hold_fdre_C_D)         0.092    -0.493    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.631    -0.600    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X107Y63        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/Debounce_Switch_5/inst/r_State_reg/Q
                         net (fo=13, routed)          0.146    -0.313    design_1_i/Debounce_Switch_5/inst/o_Switch
    SLICE_X107Y63        LUT6 (Prop_lut6_I5_O)        0.045    -0.268 r  design_1_i/Debounce_Switch_5/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/Debounce_Switch_5/inst/r_State_i_1_n_0
    SLICE_X107Y63        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.900    -0.840    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X107Y63        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/C
                         clock pessimism              0.239    -0.600    
    SLICE_X107Y63        FDRE (Hold_fdre_C_D)         0.092    -0.508    design_1_i/Debounce_Switch_5/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.606    -0.625    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/Q
                         net (fo=5, routed)           0.168    -0.316    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/oGreen[0]
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.042    -0.274 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[0]_i_1_n_0
    SLICE_X103Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.876    -0.864    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/C
                         clock pessimism              0.238    -0.625    
    SLICE_X103Y61        FDRE (Hold_fdre_C_D)         0.105    -0.520    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.606    -0.625    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X100Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/Q
                         net (fo=4, routed)           0.175    -0.286    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/Q[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I3_O)        0.043    -0.243 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[2]_i_1_n_0
    SLICE_X100Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.876    -0.864    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X100Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[2]/C
                         clock pessimism              0.238    -0.625    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.494    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.310%)  route 0.181ns (49.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.633    -0.598    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[7]/Q
                         net (fo=6, routed)           0.181    -0.277    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg_n_0_[7]
    SLICE_X107Y61        LUT2 (Prop_lut2_I0_O)        0.042    -0.235 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current[8]_i_1_n_0
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.903    -0.837    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[8]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X107Y61        FDRE (Hold_fdre_C_D)         0.107    -0.491    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.190ns (49.507%)  route 0.194ns (50.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.635    -0.596    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X109Y54        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/Q
                         net (fo=11, routed)          0.194    -0.262    design_1_i/VGA_timings_0/inst/cntV/Q[2]
    SLICE_X109Y53        LUT5 (Prop_lut5_I3_O)        0.049    -0.213 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[4]
    SLICE_X109Y53        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.905    -0.835    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X109Y53        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X109Y53        FDRE (Hold_fdre_C_D)         0.107    -0.473    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.628    -0.603    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X109Y68        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.117    -0.345    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]
    SLICE_X109Y68        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.237    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X109Y68        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.896    -0.844    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X109Y68        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X109Y68        FDRE (Hold_fdre_C_D)         0.105    -0.498    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.607    -0.624    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.366    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[11]
    SLICE_X105Y58        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.258 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.258    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1__0_n_4
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.878    -0.862    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.237    -0.624    
    SLICE_X105Y58        FDRE (Hold_fdre_C_D)         0.105    -0.519    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y65    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y67    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y67    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y68    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y68    design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y68    design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y68    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y69    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y66    design_1_i/Debounce_Switch_2/inst/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y66    design_1_i/Debounce_Switch_2/inst/r_Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y66    design_1_i/Debounce_Switch_2/inst/r_Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y66    design_1_i/Debounce_Switch_2/inst/r_Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y66    design_1_i/Debounce_Switch_4/inst/r_Count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y62    design_1_i/Debounce_Switch_4/inst/r_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y62    design_1_i/Debounce_Switch_4/inst/r_Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y62    design_1_i/Debounce_Switch_4/inst/r_Count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y61    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y61    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y69    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y69    design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y69    design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y69    design_1_i/Debounce_Switch_1/inst/r_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y65    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y65    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y67    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y67    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y67    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y67    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.853ns (17.229%)  route 4.098ns (82.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.088     4.020    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.629    39.069    
                         clock uncertainty           -0.160    38.908    
    SLICE_X105Y56        FDRE (Setup_fdre_C_R)       -0.637    38.271    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.853ns (17.229%)  route 4.098ns (82.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.088     4.020    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.629    39.069    
                         clock uncertainty           -0.160    38.908    
    SLICE_X105Y56        FDRE (Setup_fdre_C_R)       -0.637    38.271    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.853ns (17.229%)  route 4.098ns (82.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.088     4.020    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.629    39.069    
                         clock uncertainty           -0.160    38.908    
    SLICE_X105Y56        FDRE (Setup_fdre_C_R)       -0.637    38.271    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.853ns (17.229%)  route 4.098ns (82.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.088     4.020    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.629    39.069    
                         clock uncertainty           -0.160    38.908    
    SLICE_X105Y56        FDRE (Setup_fdre_C_R)       -0.637    38.271    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.275ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.853ns (17.401%)  route 4.049ns (82.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.039     3.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.160    38.882    
    SLICE_X105Y57        FDRE (Setup_fdre_C_R)       -0.637    38.245    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                 34.275    

Slack (MET) :             34.275ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.853ns (17.401%)  route 4.049ns (82.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.039     3.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.160    38.882    
    SLICE_X105Y57        FDRE (Setup_fdre_C_R)       -0.637    38.245    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                 34.275    

Slack (MET) :             34.275ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.853ns (17.401%)  route 4.049ns (82.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.039     3.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.160    38.882    
    SLICE_X105Y57        FDRE (Setup_fdre_C_R)       -0.637    38.245    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                 34.275    

Slack (MET) :             34.275ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.853ns (17.401%)  route 4.049ns (82.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.039     3.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.160    38.882    
    SLICE_X105Y57        FDRE (Setup_fdre_C_R)       -0.637    38.245    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                 34.275    

Slack (MET) :             34.563ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.853ns (18.489%)  route 3.760ns (81.511%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          0.750     3.682    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.160    38.882    
    SLICE_X105Y58        FDRE (Setup_fdre_C_R)       -0.637    38.245    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                          -3.682    
  -------------------------------------------------------------------
                         slack                                 34.563    

Slack (MET) :             34.563ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.853ns (18.489%)  route 3.760ns (81.511%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          0.750     3.682    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.160    38.882    
    SLICE_X105Y58        FDRE (Setup_fdre_C_R)       -0.637    38.245    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                          -3.682    
  -------------------------------------------------------------------
                         slack                                 34.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.408%)  route 0.131ns (38.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.606    -0.625    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y60        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/Q
                         net (fo=5, routed)           0.131    -0.330    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/oBlue[0]
    SLICE_X102Y59        LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[3]_i_2_n_0
    SLICE_X102Y59        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.877    -0.863    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y59        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.160    -0.448    
    SLICE_X102Y59        FDRE (Hold_fdre_C_D)         0.121    -0.327    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.604    -0.627    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y63        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.338    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/oGreen[3]
    SLICE_X102Y63        LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.293    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[3]_i_2_n_0
    SLICE_X102Y63        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.873    -0.867    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y63        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
                         clock pessimism              0.239    -0.627    
                         clock uncertainty            0.160    -0.467    
    SLICE_X102Y63        FDRE (Hold_fdre_C_D)         0.121    -0.346    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.267%)  route 0.133ns (41.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.633    -0.598    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X106Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/Q
                         net (fo=30, routed)          0.133    -0.324    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/Q[1]
    SLICE_X107Y61        LUT6 (Prop_lut6_I4_O)        0.045    -0.279 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.279    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst_n_0
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.903    -0.837    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.160    -0.425    
    SLICE_X107Y61        FDRE (Hold_fdre_C_D)         0.092    -0.333    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.631    -0.600    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X107Y63        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/Debounce_Switch_5/inst/r_State_reg/Q
                         net (fo=13, routed)          0.146    -0.313    design_1_i/Debounce_Switch_5/inst/o_Switch
    SLICE_X107Y63        LUT6 (Prop_lut6_I5_O)        0.045    -0.268 r  design_1_i/Debounce_Switch_5/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/Debounce_Switch_5/inst/r_State_i_1_n_0
    SLICE_X107Y63        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.900    -0.840    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X107Y63        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X107Y63        FDRE (Hold_fdre_C_D)         0.092    -0.348    design_1_i/Debounce_Switch_5/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.606    -0.625    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/Q
                         net (fo=5, routed)           0.168    -0.316    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/oGreen[0]
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.042    -0.274 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[0]_i_1_n_0
    SLICE_X103Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.876    -0.864    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/C
                         clock pessimism              0.238    -0.625    
                         clock uncertainty            0.160    -0.465    
    SLICE_X103Y61        FDRE (Hold_fdre_C_D)         0.105    -0.360    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.606    -0.625    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X100Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/Q
                         net (fo=4, routed)           0.175    -0.286    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/Q[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I3_O)        0.043    -0.243 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[2]_i_1_n_0
    SLICE_X100Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.876    -0.864    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X100Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[2]/C
                         clock pessimism              0.238    -0.625    
                         clock uncertainty            0.160    -0.465    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.334    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.310%)  route 0.181ns (49.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.633    -0.598    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[7]/Q
                         net (fo=6, routed)           0.181    -0.277    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg_n_0_[7]
    SLICE_X107Y61        LUT2 (Prop_lut2_I0_O)        0.042    -0.235 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current[8]_i_1_n_0
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.903    -0.837    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[8]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.160    -0.438    
    SLICE_X107Y61        FDRE (Hold_fdre_C_D)         0.107    -0.331    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[8]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.190ns (49.507%)  route 0.194ns (50.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.635    -0.596    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X109Y54        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/Q
                         net (fo=11, routed)          0.194    -0.262    design_1_i/VGA_timings_0/inst/cntV/Q[2]
    SLICE_X109Y53        LUT5 (Prop_lut5_I3_O)        0.049    -0.213 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[4]
    SLICE_X109Y53        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.905    -0.835    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X109Y53        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.160    -0.420    
    SLICE_X109Y53        FDRE (Hold_fdre_C_D)         0.107    -0.313    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.628    -0.603    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X109Y68        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.117    -0.345    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]
    SLICE_X109Y68        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.237    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X109Y68        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.896    -0.844    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X109Y68        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.160    -0.443    
    SLICE_X109Y68        FDRE (Hold_fdre_C_D)         0.105    -0.338    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.607    -0.624    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.366    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[11]
    SLICE_X105Y58        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.258 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.258    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1__0_n_4
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.878    -0.862    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.237    -0.624    
                         clock uncertainty            0.160    -0.464    
    SLICE_X105Y58        FDRE (Hold_fdre_C_D)         0.105    -0.359    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.853ns (17.229%)  route 4.098ns (82.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.088     4.020    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.629    39.069    
                         clock uncertainty           -0.160    38.908    
    SLICE_X105Y56        FDRE (Setup_fdre_C_R)       -0.637    38.271    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.853ns (17.229%)  route 4.098ns (82.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.088     4.020    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.629    39.069    
                         clock uncertainty           -0.160    38.908    
    SLICE_X105Y56        FDRE (Setup_fdre_C_R)       -0.637    38.271    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.853ns (17.229%)  route 4.098ns (82.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.088     4.020    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.629    39.069    
                         clock uncertainty           -0.160    38.908    
    SLICE_X105Y56        FDRE (Setup_fdre_C_R)       -0.637    38.271    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.252ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.853ns (17.229%)  route 4.098ns (82.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.088     4.020    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.629    39.069    
                         clock uncertainty           -0.160    38.908    
    SLICE_X105Y56        FDRE (Setup_fdre_C_R)       -0.637    38.271    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 34.252    

Slack (MET) :             34.275ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.853ns (17.401%)  route 4.049ns (82.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.039     3.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.160    38.882    
    SLICE_X105Y57        FDRE (Setup_fdre_C_R)       -0.637    38.245    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                 34.275    

Slack (MET) :             34.275ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.853ns (17.401%)  route 4.049ns (82.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.039     3.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.160    38.882    
    SLICE_X105Y57        FDRE (Setup_fdre_C_R)       -0.637    38.245    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                 34.275    

Slack (MET) :             34.275ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.853ns (17.401%)  route 4.049ns (82.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.039     3.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.160    38.882    
    SLICE_X105Y57        FDRE (Setup_fdre_C_R)       -0.637    38.245    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                 34.275    

Slack (MET) :             34.275ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.853ns (17.401%)  route 4.049ns (82.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          1.039     3.971    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.160    38.882    
    SLICE_X105Y57        FDRE (Setup_fdre_C_R)       -0.637    38.245    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                 34.275    

Slack (MET) :             34.563ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.853ns (18.489%)  route 3.760ns (81.511%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          0.750     3.682    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.160    38.882    
    SLICE_X105Y58        FDRE (Setup_fdre_C_R)       -0.637    38.245    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                          -3.682    
  -------------------------------------------------------------------
                         slack                                 34.563    

Slack (MET) :             34.563ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.853ns (18.489%)  route 3.760ns (81.511%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.785    -0.931    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y56        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.962     0.487    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X104Y57        LUT4 (Prop_lut4_I1_O)        0.124     0.611 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7/O
                         net (fo=2, routed)           0.691     1.302    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_7_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=5, routed)           1.357     2.783    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I4_O)        0.149     2.932 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0/O
                         net (fo=19, routed)          0.750     3.682    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1__0_n_0
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         1.608    38.439    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.604    39.043    
                         clock uncertainty           -0.160    38.882    
    SLICE_X105Y58        FDRE (Setup_fdre_C_R)       -0.637    38.245    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                          -3.682    
  -------------------------------------------------------------------
                         slack                                 34.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.408%)  route 0.131ns (38.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.606    -0.625    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y60        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/Q
                         net (fo=5, routed)           0.131    -0.330    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/oBlue[0]
    SLICE_X102Y59        LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[3]_i_2_n_0
    SLICE_X102Y59        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.877    -0.863    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y59        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.160    -0.448    
    SLICE_X102Y59        FDRE (Hold_fdre_C_D)         0.121    -0.327    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.604    -0.627    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y63        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/Q
                         net (fo=2, routed)           0.126    -0.338    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/oGreen[3]
    SLICE_X102Y63        LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.293    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[3]_i_2_n_0
    SLICE_X102Y63        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.873    -0.867    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X102Y63        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
                         clock pessimism              0.239    -0.627    
                         clock uncertainty            0.160    -0.467    
    SLICE_X102Y63        FDRE (Hold_fdre_C_D)         0.121    -0.346    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.267%)  route 0.133ns (41.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.633    -0.598    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X106Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/Q
                         net (fo=30, routed)          0.133    -0.324    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/Q[1]
    SLICE_X107Y61        LUT6 (Prop_lut6_I4_O)        0.045    -0.279 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.279    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst_n_0
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.903    -0.837    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.160    -0.425    
    SLICE_X107Y61        FDRE (Hold_fdre_C_D)         0.092    -0.333    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_5/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_5/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.631    -0.600    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X107Y63        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/Debounce_Switch_5/inst/r_State_reg/Q
                         net (fo=13, routed)          0.146    -0.313    design_1_i/Debounce_Switch_5/inst/o_Switch
    SLICE_X107Y63        LUT6 (Prop_lut6_I5_O)        0.045    -0.268 r  design_1_i/Debounce_Switch_5/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/Debounce_Switch_5/inst/r_State_i_1_n_0
    SLICE_X107Y63        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.900    -0.840    design_1_i/Debounce_Switch_5/inst/i_Clk
    SLICE_X107Y63        FDRE                                         r  design_1_i/Debounce_Switch_5/inst/r_State_reg/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X107Y63        FDRE (Hold_fdre_C_D)         0.092    -0.348    design_1_i/Debounce_Switch_5/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.606    -0.625    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/Q
                         net (fo=5, routed)           0.168    -0.316    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/oGreen[0]
    SLICE_X103Y61        LUT3 (Prop_lut3_I0_O)        0.042    -0.274 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[0]_i_1_n_0
    SLICE_X103Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.876    -0.864    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]/C
                         clock pessimism              0.238    -0.625    
                         clock uncertainty            0.160    -0.465    
    SLICE_X103Y61        FDRE (Hold_fdre_C_D)         0.105    -0.360    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.606    -0.625    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X100Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/Q
                         net (fo=4, routed)           0.175    -0.286    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/Q[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I3_O)        0.043    -0.243 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[2]_i_1_n_0
    SLICE_X100Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.876    -0.864    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X100Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[2]/C
                         clock pessimism              0.238    -0.625    
                         clock uncertainty            0.160    -0.465    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.334    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.310%)  route 0.181ns (49.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.633    -0.598    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[7]/Q
                         net (fo=6, routed)           0.181    -0.277    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg_n_0_[7]
    SLICE_X107Y61        LUT2 (Prop_lut2_I0_O)        0.042    -0.235 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current[8]_i_1_n_0
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.903    -0.837    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y61        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[8]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.160    -0.438    
    SLICE_X107Y61        FDRE (Hold_fdre_C_D)         0.107    -0.331    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[8]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.190ns (49.507%)  route 0.194ns (50.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.635    -0.596    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X109Y54        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/Q
                         net (fo=11, routed)          0.194    -0.262    design_1_i/VGA_timings_0/inst/cntV/Q[2]
    SLICE_X109Y53        LUT5 (Prop_lut5_I3_O)        0.049    -0.213 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[4]
    SLICE_X109Y53        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.905    -0.835    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X109Y53        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.160    -0.420    
    SLICE_X109Y53        FDRE (Hold_fdre_C_D)         0.107    -0.313    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.628    -0.603    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X109Y68        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.117    -0.345    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]
    SLICE_X109Y68        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.237    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X109Y68        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.896    -0.844    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X109Y68        FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.160    -0.443    
    SLICE_X109Y68        FDRE (Hold_fdre_C_D)         0.105    -0.338    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.607    -0.624    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.366    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[11]
    SLICE_X105Y58        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.258 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.258    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]_i_1__0_n_4
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=264, routed)         0.878    -0.862    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X105Y58        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.237    -0.624    
                         clock uncertainty            0.160    -0.464    
    SLICE_X105Y58        FDRE (Hold_fdre_C_D)         0.105    -0.359    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.101    





