// Seed: 1838472634
module module_0 (
    output supply1 id_0
    , id_11,
    input tri id_1,
    input uwire id_2,
    output supply1 id_3,
    input wand id_4,
    input uwire id_5,
    output uwire id_6,
    input wire id_7,
    input tri0 id_8,
    output wire id_9
);
  wire id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input wand id_2,
    input wand id_3,
    input wire id_4,
    output uwire id_5,
    output uwire id_6,
    output tri0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input tri1 id_10,
    output wire id_11,
    output tri1 id_12,
    output tri0 id_13,
    output supply0 id_14,
    input tri1 id_15,
    output tri0 id_16,
    input tri id_17,
    input wor id_18,
    output tri1 id_19
);
  assign id_16 = id_10;
  module_0(
      id_5, id_1, id_2, id_13, id_4, id_2, id_6, id_9, id_2, id_16
  );
endmodule
