{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666036694787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666036694787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 15:58:14 2022 " "Processing started: Mon Oct 17 15:58:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666036694787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666036694787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666036694787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666036695307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666036695307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab4/topost/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab4/topost/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "S:/Documents/CPET343/Lab4/toPost/src/rising_edge_synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666036701584 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "S:/Documents/CPET343/Lab4/toPost/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666036701584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666036701584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab4/topost/src/seven_seg/src/seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab4/topost/src/seven_seg/src/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-beh " "Found design unit 1: seven_seg-beh" {  } { { "../../src/seven_seg/src/seven_seg.vhd" "" { Text "S:/Documents/CPET343/Lab4/toPost/src/seven_seg/src/seven_seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666036701594 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "../../src/seven_seg/src/seven_seg.vhd" "" { Text "S:/Documents/CPET343/Lab4/toPost/src/seven_seg/src/seven_seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666036701594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666036701594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab4/topost/src/generic_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab4/topost/src/generic_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_add_sub-beh " "Found design unit 1: generic_add_sub-beh" {  } { { "../../src/generic_add_sub.vhd" "" { Text "S:/Documents/CPET343/Lab4/toPost/src/generic_add_sub.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666036701604 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_add_sub " "Found entity 1: generic_add_sub" {  } { { "../../src/generic_add_sub.vhd" "" { Text "S:/Documents/CPET343/Lab4/toPost/src/generic_add_sub.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666036701604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666036701604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab4/topost/src/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab4/topost/src/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-beh " "Found design unit 1: synchronizer-beh" {  } { { "../../src/synchronizer.vhd" "" { Text "S:/Documents/CPET343/Lab4/toPost/src/synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666036701614 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../../src/synchronizer.vhd" "" { Text "S:/Documents/CPET343/Lab4/toPost/src/synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666036701614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666036701614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab4/topost/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab4/topost/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-beh " "Found design unit 1: top-beh" {  } { { "../../src/top.vhd" "" { Text "S:/Documents/CPET343/Lab4/toPost/src/top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666036701624 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../src/top.vhd" "" { Text "S:/Documents/CPET343/Lab4/toPost/src/top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666036701624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666036701624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666036701664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_add_sub generic_add_sub:plus_one " "Elaborating entity \"generic_add_sub\" for hierarchy \"generic_add_sub:plus_one\"" {  } { { "../../src/top.vhd" "plus_one" { Text "S:/Documents/CPET343/Lab4/toPost/src/top.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666036701724 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cin_guard generic_add_sub.vhd(26) " "VHDL Signal Declaration warning at generic_add_sub.vhd(26): used explicit default value for signal \"cin_guard\" because signal was never assigned a value" {  } { { "../../src/generic_add_sub.vhd" "" { Text "S:/Documents/CPET343/Lab4/toPost/src/generic_add_sub.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1666036701724 "|top|generic_add_sub:plus_one"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin_guard generic_add_sub.vhd(33) " "VHDL Process Statement warning at generic_add_sub.vhd(33): signal \"cin_guard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/generic_add_sub.vhd" "" { Text "S:/Documents/CPET343/Lab4/toPost/src/generic_add_sub.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666036701724 "|top|generic_add_sub:plus_one"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin generic_add_sub.vhd(33) " "VHDL Process Statement warning at generic_add_sub.vhd(33): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/generic_add_sub.vhd" "" { Text "S:/Documents/CPET343/Lab4/toPost/src/generic_add_sub.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666036701724 "|top|generic_add_sub:plus_one"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin_guard generic_add_sub.vhd(34) " "VHDL Process Statement warning at generic_add_sub.vhd(34): signal \"cin_guard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/generic_add_sub.vhd" "" { Text "S:/Documents/CPET343/Lab4/toPost/src/generic_add_sub.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666036701724 "|top|generic_add_sub:plus_one"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin generic_add_sub.vhd(34) " "VHDL Process Statement warning at generic_add_sub.vhd(34): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/generic_add_sub.vhd" "" { Text "S:/Documents/CPET343/Lab4/toPost/src/generic_add_sub.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666036701724 "|top|generic_add_sub:plus_one"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:display_result " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:display_result\"" {  } { { "../../src/top.vhd" "display_result" { Text "S:/Documents/CPET343/Lab4/toPost/src/top.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666036701803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_synchronizer rising_edge_synchronizer:sync_add " "Elaborating entity \"rising_edge_synchronizer\" for hierarchy \"rising_edge_synchronizer:sync_add\"" {  } { { "../../src/top.vhd" "sync_add" { Text "S:/Documents/CPET343/Lab4/toPost/src/top.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666036701863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:sync_a " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:sync_a\"" {  } { { "../../src/top.vhd" "sync_a" { Text "S:/Documents/CPET343/Lab4/toPost/src/top.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666036701924 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666036702833 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666036703932 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666036703932 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666036704232 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666036704232 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666036704232 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666036704232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666036704342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 15:58:24 2022 " "Processing ended: Mon Oct 17 15:58:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666036704342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666036704342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666036704342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666036704342 ""}
