<RadiantSimulationProject version="2.0" name="test" language="1" simType="Active-HDL" path="." stage="0">
    <Source worklib="work" type="VERILOG" path="VGAController/VSync_Counter.v" include="none"/>
    <Source worklib="work" type="VERILOG" path="VGAController/HSync_Counter.v" include="none"/>
    <Source worklib="work" type="VERILOG" path="VGAController/Controller.v" include="none"/>
    <Source worklib="work" type="VERILOG" path="SimulationSource/VGATest.v" include="none"/>
    <Source worklib="work" type="VERILOG" path="MapController.v" include="none"/>
    <SimLib value="ovi_ice40up"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule name="VGA_Test" language="VERILOG" instance=""/>
</RadiantSimulationProject>
