
SPI_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000010a4  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001238  08001238  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001238  08001238  00020020  2**0
                  CONTENTS
  4 .ARM          00000000  08001238  08001238  00020020  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001238  08001238  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001238  08001238  00011238  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800123c  0800123c  0001123c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  08001240  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000020  08001260  00020020  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000003c  08001260  0002003c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000272b  00000000  00000000  00020093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000a28  00000000  00000000  000227be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000210  00000000  00000000  000231e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000017c  00000000  00000000  000233f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000e4af  00000000  00000000  00023574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002b86  00000000  00000000  00031a23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000520ba  00000000  00000000  000345a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000075c  00000000  00000000  00086664  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  00086dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000020 	.word	0x20000020
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001220 	.word	0x08001220

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000024 	.word	0x20000024
 80001d0:	08001220 	.word	0x08001220

080001d4 <GPIO_Config>:
 * 			0x0		or		GPIO_PUPD_None
 * 			0x1		or		GPIO_PullUp
 * 			0x2		or		GPIO_PullDown
 */
void GPIO_Config(GPIO_Config_t *GPIO_Config, GPIO_TypeDef *Port, uint8_t Pin, uint8_t Mode, uint8_t OType, uint8_t OSpeed, uint8_t PUPD)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b085      	sub	sp, #20
 80001d8:	af00      	add	r7, sp, #0
 80001da:	60f8      	str	r0, [r7, #12]
 80001dc:	60b9      	str	r1, [r7, #8]
 80001de:	4611      	mov	r1, r2
 80001e0:	461a      	mov	r2, r3
 80001e2:	460b      	mov	r3, r1
 80001e4:	71fb      	strb	r3, [r7, #7]
 80001e6:	4613      	mov	r3, r2
 80001e8:	71bb      	strb	r3, [r7, #6]
	GPIO_Config->GPIO_Pin = Pin;
 80001ea:	68fb      	ldr	r3, [r7, #12]
 80001ec:	79fa      	ldrb	r2, [r7, #7]
 80001ee:	701a      	strb	r2, [r3, #0]
	GPIO_Config->GPIO_Port = Port;
 80001f0:	68fb      	ldr	r3, [r7, #12]
 80001f2:	68ba      	ldr	r2, [r7, #8]
 80001f4:	609a      	str	r2, [r3, #8]
	GPIO_Config->GPIO_MODE = Mode;
 80001f6:	68fb      	ldr	r3, [r7, #12]
 80001f8:	79ba      	ldrb	r2, [r7, #6]
 80001fa:	705a      	strb	r2, [r3, #1]
	GPIO_Config->GPIO_OTYPE = OType;
 80001fc:	68fb      	ldr	r3, [r7, #12]
 80001fe:	7e3a      	ldrb	r2, [r7, #24]
 8000200:	709a      	strb	r2, [r3, #2]
	GPIO_Config->GPIO_OSPEED = OSpeed;
 8000202:	68fb      	ldr	r3, [r7, #12]
 8000204:	7f3a      	ldrb	r2, [r7, #28]
 8000206:	70da      	strb	r2, [r3, #3]
	GPIO_Config->GPIO_PUPD = PUPD;
 8000208:	68fb      	ldr	r3, [r7, #12]
 800020a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800020e:	711a      	strb	r2, [r3, #4]
}
 8000210:	bf00      	nop
 8000212:	3714      	adds	r7, #20
 8000214:	46bd      	mov	sp, r7
 8000216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021a:	4770      	bx	lr

0800021c <GPIO_PeriphClck>:
 * @param	GPIOx: Defines the specific GPIO port, where x can range from A - E, or H.
 *
 * @param	state: Specifies whether to enable or disable the peripheral.
 */
void GPIO_PeriphClck(GPIO_TypeDef *GPIOx, FunctionalState state)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
 8000222:	6078      	str	r0, [r7, #4]
 8000224:	460b      	mov	r3, r1
 8000226:	70fb      	strb	r3, [r7, #3]
	if(state == ENABLE)
 8000228:	78fb      	ldrb	r3, [r7, #3]
 800022a:	2b01      	cmp	r3, #1
 800022c:	d135      	bne.n	800029a <GPIO_PeriphClck+0x7e>
	{
		if(GPIOx == GPIOA)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	4a36      	ldr	r2, [pc, #216]	; (800030c <GPIO_PeriphClck+0xf0>)
 8000232:	4293      	cmp	r3, r2
 8000234:	d104      	bne.n	8000240 <GPIO_PeriphClck+0x24>
		{
			RCC_AHB1Cmd(GPIOA_Enable, ENABLE);
 8000236:	2101      	movs	r1, #1
 8000238:	2001      	movs	r0, #1
 800023a:	f000 f9dd 	bl	80005f8 <RCC_AHB1Cmd>
			RCC_AHB1Cmd(GPIOH_Enable, DISABLE);
		}

	}

}
 800023e:	e061      	b.n	8000304 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOB)
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	4a33      	ldr	r2, [pc, #204]	; (8000310 <GPIO_PeriphClck+0xf4>)
 8000244:	4293      	cmp	r3, r2
 8000246:	d104      	bne.n	8000252 <GPIO_PeriphClck+0x36>
			RCC_AHB1Cmd(GPIOB_Enable, ENABLE);
 8000248:	2101      	movs	r1, #1
 800024a:	2002      	movs	r0, #2
 800024c:	f000 f9d4 	bl	80005f8 <RCC_AHB1Cmd>
}
 8000250:	e058      	b.n	8000304 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOC)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	4a2f      	ldr	r2, [pc, #188]	; (8000314 <GPIO_PeriphClck+0xf8>)
 8000256:	4293      	cmp	r3, r2
 8000258:	d104      	bne.n	8000264 <GPIO_PeriphClck+0x48>
			RCC_AHB1Cmd(GPIOC_Enable, ENABLE);
 800025a:	2101      	movs	r1, #1
 800025c:	2004      	movs	r0, #4
 800025e:	f000 f9cb 	bl	80005f8 <RCC_AHB1Cmd>
}
 8000262:	e04f      	b.n	8000304 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOD)
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	4a2c      	ldr	r2, [pc, #176]	; (8000318 <GPIO_PeriphClck+0xfc>)
 8000268:	4293      	cmp	r3, r2
 800026a:	d104      	bne.n	8000276 <GPIO_PeriphClck+0x5a>
			RCC_AHB1Cmd(GPIOD_Enable, ENABLE);
 800026c:	2101      	movs	r1, #1
 800026e:	2008      	movs	r0, #8
 8000270:	f000 f9c2 	bl	80005f8 <RCC_AHB1Cmd>
}
 8000274:	e046      	b.n	8000304 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOE)
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	4a28      	ldr	r2, [pc, #160]	; (800031c <GPIO_PeriphClck+0x100>)
 800027a:	4293      	cmp	r3, r2
 800027c:	d104      	bne.n	8000288 <GPIO_PeriphClck+0x6c>
			RCC_AHB1Cmd(GPIOE_Enable, ENABLE);
 800027e:	2101      	movs	r1, #1
 8000280:	2010      	movs	r0, #16
 8000282:	f000 f9b9 	bl	80005f8 <RCC_AHB1Cmd>
}
 8000286:	e03d      	b.n	8000304 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOH)
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	4a25      	ldr	r2, [pc, #148]	; (8000320 <GPIO_PeriphClck+0x104>)
 800028c:	4293      	cmp	r3, r2
 800028e:	d139      	bne.n	8000304 <GPIO_PeriphClck+0xe8>
			RCC_AHB1Cmd(GPIOH_Enable, ENABLE);
 8000290:	2101      	movs	r1, #1
 8000292:	2080      	movs	r0, #128	; 0x80
 8000294:	f000 f9b0 	bl	80005f8 <RCC_AHB1Cmd>
}
 8000298:	e034      	b.n	8000304 <GPIO_PeriphClck+0xe8>
		if(GPIOx == GPIOA)
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	4a1b      	ldr	r2, [pc, #108]	; (800030c <GPIO_PeriphClck+0xf0>)
 800029e:	4293      	cmp	r3, r2
 80002a0:	d104      	bne.n	80002ac <GPIO_PeriphClck+0x90>
			RCC_AHB1Cmd(GPIOA_Enable, DISABLE);
 80002a2:	2100      	movs	r1, #0
 80002a4:	2001      	movs	r0, #1
 80002a6:	f000 f9a7 	bl	80005f8 <RCC_AHB1Cmd>
}
 80002aa:	e02b      	b.n	8000304 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOB)
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	4a18      	ldr	r2, [pc, #96]	; (8000310 <GPIO_PeriphClck+0xf4>)
 80002b0:	4293      	cmp	r3, r2
 80002b2:	d104      	bne.n	80002be <GPIO_PeriphClck+0xa2>
			RCC_AHB1Cmd(GPIOB_Enable, DISABLE);
 80002b4:	2100      	movs	r1, #0
 80002b6:	2002      	movs	r0, #2
 80002b8:	f000 f99e 	bl	80005f8 <RCC_AHB1Cmd>
}
 80002bc:	e022      	b.n	8000304 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOC)
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	4a14      	ldr	r2, [pc, #80]	; (8000314 <GPIO_PeriphClck+0xf8>)
 80002c2:	4293      	cmp	r3, r2
 80002c4:	d104      	bne.n	80002d0 <GPIO_PeriphClck+0xb4>
			RCC_AHB1Cmd(GPIOC_Enable, DISABLE);
 80002c6:	2100      	movs	r1, #0
 80002c8:	2004      	movs	r0, #4
 80002ca:	f000 f995 	bl	80005f8 <RCC_AHB1Cmd>
}
 80002ce:	e019      	b.n	8000304 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOD)
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	4a11      	ldr	r2, [pc, #68]	; (8000318 <GPIO_PeriphClck+0xfc>)
 80002d4:	4293      	cmp	r3, r2
 80002d6:	d104      	bne.n	80002e2 <GPIO_PeriphClck+0xc6>
			RCC_AHB1Cmd(GPIOD_Enable, DISABLE);
 80002d8:	2100      	movs	r1, #0
 80002da:	2008      	movs	r0, #8
 80002dc:	f000 f98c 	bl	80005f8 <RCC_AHB1Cmd>
}
 80002e0:	e010      	b.n	8000304 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOE)
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	4a0d      	ldr	r2, [pc, #52]	; (800031c <GPIO_PeriphClck+0x100>)
 80002e6:	4293      	cmp	r3, r2
 80002e8:	d104      	bne.n	80002f4 <GPIO_PeriphClck+0xd8>
			RCC_AHB1Cmd(GPIOE_Enable, DISABLE);
 80002ea:	2100      	movs	r1, #0
 80002ec:	2010      	movs	r0, #16
 80002ee:	f000 f983 	bl	80005f8 <RCC_AHB1Cmd>
}
 80002f2:	e007      	b.n	8000304 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOH)
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	4a0a      	ldr	r2, [pc, #40]	; (8000320 <GPIO_PeriphClck+0x104>)
 80002f8:	4293      	cmp	r3, r2
 80002fa:	d103      	bne.n	8000304 <GPIO_PeriphClck+0xe8>
			RCC_AHB1Cmd(GPIOH_Enable, DISABLE);
 80002fc:	2100      	movs	r1, #0
 80002fe:	2080      	movs	r0, #128	; 0x80
 8000300:	f000 f97a 	bl	80005f8 <RCC_AHB1Cmd>
}
 8000304:	bf00      	nop
 8000306:	3708      	adds	r7, #8
 8000308:	46bd      	mov	sp, r7
 800030a:	bd80      	pop	{r7, pc}
 800030c:	40020000 	.word	0x40020000
 8000310:	40020400 	.word	0x40020400
 8000314:	40020800 	.word	0x40020800
 8000318:	40020c00 	.word	0x40020c00
 800031c:	40021000 	.word	0x40021000
 8000320:	40021c00 	.word	0x40021c00

08000324 <GPIO_AlternateFunctionConfig>:
 * @param	alt_function: This will take in the alternate function value that the user wishes to use.
 * 			The specific alternate function values and their functions are present in the data sheet.
 * 			The inputs for this function are AF0 - AF15;
 */
void GPIO_AlternateFunctionConfig(GPIO_Config_t *GPIO_Config, AFR_Config_t alt_function)
{
 8000324:	b480      	push	{r7}
 8000326:	b085      	sub	sp, #20
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
 800032c:	460b      	mov	r3, r1
 800032e:	70fb      	strb	r3, [r7, #3]
	uint8_t pin = GPIO_Config->GPIO_Pin;
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	781b      	ldrb	r3, [r3, #0]
 8000334:	73fb      	strb	r3, [r7, #15]
	uint8_t alt_function_array = pin/8;
 8000336:	7bfb      	ldrb	r3, [r7, #15]
 8000338:	08db      	lsrs	r3, r3, #3
 800033a:	73bb      	strb	r3, [r7, #14]

	if(alt_function_array == 1)
 800033c:	7bbb      	ldrb	r3, [r7, #14]
 800033e:	2b01      	cmp	r3, #1
 8000340:	d102      	bne.n	8000348 <GPIO_AlternateFunctionConfig+0x24>
	{
		pin -= 8;
 8000342:	7bfb      	ldrb	r3, [r7, #15]
 8000344:	3b08      	subs	r3, #8
 8000346:	73fb      	strb	r3, [r7, #15]
	}

	GPIO_Config->GPIO_Port->AFR[alt_function_array] &= ~(AF15 << (pin * 4));
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	689b      	ldr	r3, [r3, #8]
 800034c:	7bba      	ldrb	r2, [r7, #14]
 800034e:	3208      	adds	r2, #8
 8000350:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000354:	7bfb      	ldrb	r3, [r7, #15]
 8000356:	009b      	lsls	r3, r3, #2
 8000358:	220f      	movs	r2, #15
 800035a:	fa02 f303 	lsl.w	r3, r2, r3
 800035e:	43db      	mvns	r3, r3
 8000360:	4618      	mov	r0, r3
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	689b      	ldr	r3, [r3, #8]
 8000366:	7bba      	ldrb	r2, [r7, #14]
 8000368:	4001      	ands	r1, r0
 800036a:	3208      	adds	r2, #8
 800036c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	GPIO_Config->GPIO_Port->AFR[alt_function_array] |= (alt_function << (pin * 4));
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	689b      	ldr	r3, [r3, #8]
 8000374:	7bba      	ldrb	r2, [r7, #14]
 8000376:	3208      	adds	r2, #8
 8000378:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800037c:	78fa      	ldrb	r2, [r7, #3]
 800037e:	7bfb      	ldrb	r3, [r7, #15]
 8000380:	009b      	lsls	r3, r3, #2
 8000382:	fa02 f303 	lsl.w	r3, r2, r3
 8000386:	4618      	mov	r0, r3
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	689b      	ldr	r3, [r3, #8]
 800038c:	7bba      	ldrb	r2, [r7, #14]
 800038e:	4301      	orrs	r1, r0
 8000390:	3208      	adds	r2, #8
 8000392:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000396:	bf00      	nop
 8000398:	3714      	adds	r7, #20
 800039a:	46bd      	mov	sp, r7
 800039c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a0:	4770      	bx	lr
	...

080003a4 <GPIO_Init>:
 *
 * @param	GPIO_Config: pointer to the GPIO_Config_t data structure that contains the
 * 			configuration parameters for the specific GPIO pin.
 */
void GPIO_Init(GPIO_Config_t *GPIO_Config, AFR_Config_t alt_function)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b084      	sub	sp, #16
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
 80003ac:	460b      	mov	r3, r1
 80003ae:	70fb      	strb	r3, [r7, #3]
	uint8_t pin = GPIO_Config->GPIO_Pin;
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	781b      	ldrb	r3, [r3, #0]
 80003b4:	73fb      	strb	r3, [r7, #15]
	uint32_t temp_variable;

	GPIO_PeriphClck(GPIO_Config->GPIO_Port, ENABLE);
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	689b      	ldr	r3, [r3, #8]
 80003ba:	2101      	movs	r1, #1
 80003bc:	4618      	mov	r0, r3
 80003be:	f7ff ff2d 	bl	800021c <GPIO_PeriphClck>

	if(GPIO_Config->GPIO_Pin == AllPins)
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	781b      	ldrb	r3, [r3, #0]
 80003c6:	2b10      	cmp	r3, #16
 80003c8:	f040 8094 	bne.w	80004f4 <GPIO_Init+0x150>
	{
		if(GPIO_Config->GPIO_Port == GPIOA)
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	689b      	ldr	r3, [r3, #8]
 80003d0:	4a88      	ldr	r2, [pc, #544]	; (80005f4 <GPIO_Init+0x250>)
 80003d2:	4293      	cmp	r3, r2
 80003d4:	d112      	bne.n	80003fc <GPIO_Init+0x58>
		{
			/*Use the lock configuration to lock PA13 and PA14*/
			GPIO_Config->GPIO_Port->LCKR = LCKR_1_Pin13_Pin14;
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	689b      	ldr	r3, [r3, #8]
 80003da:	f44f 32b0 	mov.w	r2, #90112	; 0x16000
 80003de:	61da      	str	r2, [r3, #28]
			GPIO_Config->GPIO_Port->LCKR = LCKR_0_Pin13_Pin14;
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	689b      	ldr	r3, [r3, #8]
 80003e4:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 80003e8:	61da      	str	r2, [r3, #28]
			GPIO_Config->GPIO_Port->LCKR = LCKR_1_Pin13_Pin14;
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	689b      	ldr	r3, [r3, #8]
 80003ee:	f44f 32b0 	mov.w	r2, #90112	; 0x16000
 80003f2:	61da      	str	r2, [r3, #28]
			temp_variable = GPIO_Config->GPIO_Port->LCKR;
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	689b      	ldr	r3, [r3, #8]
 80003f8:	69db      	ldr	r3, [r3, #28]
 80003fa:	60bb      	str	r3, [r7, #8]
		}

		/*Used to set each pin is AllPins is set by user*/
		for(pin = 0; pin < 16; pin++)
 80003fc:	2300      	movs	r3, #0
 80003fe:	73fb      	strb	r3, [r7, #15]
 8000400:	e074      	b.n	80004ec <GPIO_Init+0x148>
		{
			GPIO_Config->GPIO_Port->MODER &= ~(GPIO_Mode_Reset << (pin * 2));
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	689b      	ldr	r3, [r3, #8]
 8000406:	681a      	ldr	r2, [r3, #0]
 8000408:	7bfb      	ldrb	r3, [r7, #15]
 800040a:	005b      	lsls	r3, r3, #1
 800040c:	2103      	movs	r1, #3
 800040e:	fa01 f303 	lsl.w	r3, r1, r3
 8000412:	43db      	mvns	r3, r3
 8000414:	4619      	mov	r1, r3
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	689b      	ldr	r3, [r3, #8]
 800041a:	400a      	ands	r2, r1
 800041c:	601a      	str	r2, [r3, #0]
			GPIO_Config->GPIO_Port->MODER |= ((GPIO_Config->GPIO_MODE) << (pin * 2));
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	689b      	ldr	r3, [r3, #8]
 8000422:	681a      	ldr	r2, [r3, #0]
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	785b      	ldrb	r3, [r3, #1]
 8000428:	4619      	mov	r1, r3
 800042a:	7bfb      	ldrb	r3, [r7, #15]
 800042c:	005b      	lsls	r3, r3, #1
 800042e:	fa01 f303 	lsl.w	r3, r1, r3
 8000432:	4619      	mov	r1, r3
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	689b      	ldr	r3, [r3, #8]
 8000438:	430a      	orrs	r2, r1
 800043a:	601a      	str	r2, [r3, #0]

			GPIO_Config->GPIO_Port->OTYPER &= ~(GPIO_OType_Reset << pin);
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	689b      	ldr	r3, [r3, #8]
 8000440:	685a      	ldr	r2, [r3, #4]
 8000442:	7bfb      	ldrb	r3, [r7, #15]
 8000444:	2101      	movs	r1, #1
 8000446:	fa01 f303 	lsl.w	r3, r1, r3
 800044a:	43db      	mvns	r3, r3
 800044c:	4619      	mov	r1, r3
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	689b      	ldr	r3, [r3, #8]
 8000452:	400a      	ands	r2, r1
 8000454:	605a      	str	r2, [r3, #4]
			GPIO_Config->GPIO_Port->OTYPER |= ((GPIO_Config->GPIO_OTYPE) << pin);
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	689b      	ldr	r3, [r3, #8]
 800045a:	685a      	ldr	r2, [r3, #4]
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	789b      	ldrb	r3, [r3, #2]
 8000460:	4619      	mov	r1, r3
 8000462:	7bfb      	ldrb	r3, [r7, #15]
 8000464:	fa01 f303 	lsl.w	r3, r1, r3
 8000468:	4619      	mov	r1, r3
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	689b      	ldr	r3, [r3, #8]
 800046e:	430a      	orrs	r2, r1
 8000470:	605a      	str	r2, [r3, #4]

			GPIO_Config->GPIO_Port->OSPEEDR &= ~(GPIO_OSpeed_Reset << (pin * 2));
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	689b      	ldr	r3, [r3, #8]
 8000476:	689a      	ldr	r2, [r3, #8]
 8000478:	7bfb      	ldrb	r3, [r7, #15]
 800047a:	005b      	lsls	r3, r3, #1
 800047c:	2101      	movs	r1, #1
 800047e:	fa01 f303 	lsl.w	r3, r1, r3
 8000482:	43db      	mvns	r3, r3
 8000484:	4619      	mov	r1, r3
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	689b      	ldr	r3, [r3, #8]
 800048a:	400a      	ands	r2, r1
 800048c:	609a      	str	r2, [r3, #8]
			GPIO_Config->GPIO_Port->OSPEEDR |= ((GPIO_Config->GPIO_OSPEED) << (pin * 2));
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	689b      	ldr	r3, [r3, #8]
 8000492:	689a      	ldr	r2, [r3, #8]
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	78db      	ldrb	r3, [r3, #3]
 8000498:	4619      	mov	r1, r3
 800049a:	7bfb      	ldrb	r3, [r7, #15]
 800049c:	005b      	lsls	r3, r3, #1
 800049e:	fa01 f303 	lsl.w	r3, r1, r3
 80004a2:	4619      	mov	r1, r3
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	689b      	ldr	r3, [r3, #8]
 80004a8:	430a      	orrs	r2, r1
 80004aa:	609a      	str	r2, [r3, #8]

			GPIO_Config->GPIO_Port->PUPDR &= ~(GPIO_PUPD_Reset << (pin * 2));
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	689b      	ldr	r3, [r3, #8]
 80004b0:	68da      	ldr	r2, [r3, #12]
 80004b2:	7bfb      	ldrb	r3, [r7, #15]
 80004b4:	005b      	lsls	r3, r3, #1
 80004b6:	2103      	movs	r1, #3
 80004b8:	fa01 f303 	lsl.w	r3, r1, r3
 80004bc:	43db      	mvns	r3, r3
 80004be:	4619      	mov	r1, r3
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	689b      	ldr	r3, [r3, #8]
 80004c4:	400a      	ands	r2, r1
 80004c6:	60da      	str	r2, [r3, #12]
			GPIO_Config->GPIO_Port->PUPDR |= ((GPIO_Config->GPIO_PUPD) << (pin * 2));
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	689b      	ldr	r3, [r3, #8]
 80004cc:	68da      	ldr	r2, [r3, #12]
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	791b      	ldrb	r3, [r3, #4]
 80004d2:	4619      	mov	r1, r3
 80004d4:	7bfb      	ldrb	r3, [r7, #15]
 80004d6:	005b      	lsls	r3, r3, #1
 80004d8:	fa01 f303 	lsl.w	r3, r1, r3
 80004dc:	4619      	mov	r1, r3
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	689b      	ldr	r3, [r3, #8]
 80004e2:	430a      	orrs	r2, r1
 80004e4:	60da      	str	r2, [r3, #12]
		for(pin = 0; pin < 16; pin++)
 80004e6:	7bfb      	ldrb	r3, [r7, #15]
 80004e8:	3301      	adds	r3, #1
 80004ea:	73fb      	strb	r3, [r7, #15]
 80004ec:	7bfb      	ldrb	r3, [r7, #15]
 80004ee:	2b0f      	cmp	r3, #15
 80004f0:	d987      	bls.n	8000402 <GPIO_Init+0x5e>

		GPIO_Config->GPIO_Port->PUPDR &= ~(GPIO_PUPD_Reset << (pin * 2));
		GPIO_Config->GPIO_Port->PUPDR |= ((GPIO_Config->GPIO_PUPD) << (pin * 2));
	}

}
 80004f2:	e07a      	b.n	80005ea <GPIO_Init+0x246>
		GPIO_Config->GPIO_Port->MODER &= ~(GPIO_Mode_Reset << (pin * 2));
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	689b      	ldr	r3, [r3, #8]
 80004f8:	681a      	ldr	r2, [r3, #0]
 80004fa:	7bfb      	ldrb	r3, [r7, #15]
 80004fc:	005b      	lsls	r3, r3, #1
 80004fe:	2103      	movs	r1, #3
 8000500:	fa01 f303 	lsl.w	r3, r1, r3
 8000504:	43db      	mvns	r3, r3
 8000506:	4619      	mov	r1, r3
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	689b      	ldr	r3, [r3, #8]
 800050c:	400a      	ands	r2, r1
 800050e:	601a      	str	r2, [r3, #0]
		GPIO_Config->GPIO_Port->MODER |= ((GPIO_Config->GPIO_MODE) << (pin * 2));
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	689b      	ldr	r3, [r3, #8]
 8000514:	681a      	ldr	r2, [r3, #0]
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	785b      	ldrb	r3, [r3, #1]
 800051a:	4619      	mov	r1, r3
 800051c:	7bfb      	ldrb	r3, [r7, #15]
 800051e:	005b      	lsls	r3, r3, #1
 8000520:	fa01 f303 	lsl.w	r3, r1, r3
 8000524:	4619      	mov	r1, r3
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	689b      	ldr	r3, [r3, #8]
 800052a:	430a      	orrs	r2, r1
 800052c:	601a      	str	r2, [r3, #0]
		if(GPIO_Config->GPIO_MODE == GPIO_AF)
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	785b      	ldrb	r3, [r3, #1]
 8000532:	2b02      	cmp	r3, #2
 8000534:	d104      	bne.n	8000540 <GPIO_Init+0x19c>
			GPIO_AlternateFunctionConfig(GPIO_Config, alt_function);
 8000536:	78fb      	ldrb	r3, [r7, #3]
 8000538:	4619      	mov	r1, r3
 800053a:	6878      	ldr	r0, [r7, #4]
 800053c:	f7ff fef2 	bl	8000324 <GPIO_AlternateFunctionConfig>
		GPIO_Config->GPIO_Port->OTYPER &= ~(GPIO_OType_Reset << pin);
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	689b      	ldr	r3, [r3, #8]
 8000544:	685a      	ldr	r2, [r3, #4]
 8000546:	7bfb      	ldrb	r3, [r7, #15]
 8000548:	2101      	movs	r1, #1
 800054a:	fa01 f303 	lsl.w	r3, r1, r3
 800054e:	43db      	mvns	r3, r3
 8000550:	4619      	mov	r1, r3
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	689b      	ldr	r3, [r3, #8]
 8000556:	400a      	ands	r2, r1
 8000558:	605a      	str	r2, [r3, #4]
		GPIO_Config->GPIO_Port->OTYPER |= ((GPIO_Config->GPIO_OTYPE) << pin);
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	689b      	ldr	r3, [r3, #8]
 800055e:	685a      	ldr	r2, [r3, #4]
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	789b      	ldrb	r3, [r3, #2]
 8000564:	4619      	mov	r1, r3
 8000566:	7bfb      	ldrb	r3, [r7, #15]
 8000568:	fa01 f303 	lsl.w	r3, r1, r3
 800056c:	4619      	mov	r1, r3
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	689b      	ldr	r3, [r3, #8]
 8000572:	430a      	orrs	r2, r1
 8000574:	605a      	str	r2, [r3, #4]
		GPIO_Config->GPIO_Port->OSPEEDR &= ~(GPIO_OSpeed_Reset << (pin * 2));
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	689b      	ldr	r3, [r3, #8]
 800057a:	689a      	ldr	r2, [r3, #8]
 800057c:	7bfb      	ldrb	r3, [r7, #15]
 800057e:	005b      	lsls	r3, r3, #1
 8000580:	2101      	movs	r1, #1
 8000582:	fa01 f303 	lsl.w	r3, r1, r3
 8000586:	43db      	mvns	r3, r3
 8000588:	4619      	mov	r1, r3
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	689b      	ldr	r3, [r3, #8]
 800058e:	400a      	ands	r2, r1
 8000590:	609a      	str	r2, [r3, #8]
		GPIO_Config->GPIO_Port->OSPEEDR |= ((GPIO_Config->GPIO_OSPEED) << (pin * 2));
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	689b      	ldr	r3, [r3, #8]
 8000596:	689a      	ldr	r2, [r3, #8]
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	78db      	ldrb	r3, [r3, #3]
 800059c:	4619      	mov	r1, r3
 800059e:	7bfb      	ldrb	r3, [r7, #15]
 80005a0:	005b      	lsls	r3, r3, #1
 80005a2:	fa01 f303 	lsl.w	r3, r1, r3
 80005a6:	4619      	mov	r1, r3
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	689b      	ldr	r3, [r3, #8]
 80005ac:	430a      	orrs	r2, r1
 80005ae:	609a      	str	r2, [r3, #8]
		GPIO_Config->GPIO_Port->PUPDR &= ~(GPIO_PUPD_Reset << (pin * 2));
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	689b      	ldr	r3, [r3, #8]
 80005b4:	68da      	ldr	r2, [r3, #12]
 80005b6:	7bfb      	ldrb	r3, [r7, #15]
 80005b8:	005b      	lsls	r3, r3, #1
 80005ba:	2103      	movs	r1, #3
 80005bc:	fa01 f303 	lsl.w	r3, r1, r3
 80005c0:	43db      	mvns	r3, r3
 80005c2:	4619      	mov	r1, r3
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	689b      	ldr	r3, [r3, #8]
 80005c8:	400a      	ands	r2, r1
 80005ca:	60da      	str	r2, [r3, #12]
		GPIO_Config->GPIO_Port->PUPDR |= ((GPIO_Config->GPIO_PUPD) << (pin * 2));
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	689b      	ldr	r3, [r3, #8]
 80005d0:	68da      	ldr	r2, [r3, #12]
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	791b      	ldrb	r3, [r3, #4]
 80005d6:	4619      	mov	r1, r3
 80005d8:	7bfb      	ldrb	r3, [r7, #15]
 80005da:	005b      	lsls	r3, r3, #1
 80005dc:	fa01 f303 	lsl.w	r3, r1, r3
 80005e0:	4619      	mov	r1, r3
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	689b      	ldr	r3, [r3, #8]
 80005e6:	430a      	orrs	r2, r1
 80005e8:	60da      	str	r2, [r3, #12]
}
 80005ea:	bf00      	nop
 80005ec:	3710      	adds	r7, #16
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	40020000 	.word	0x40020000

080005f8 <RCC_AHB1Cmd>:
 * @param	AHB1_Periph: Specific peripheral selected by the user (GPIOx, SPIx, I2Cx etc)
 *
 * @param	State: Specifies whether to enable or disable the peripheral.
 */
void RCC_AHB1Cmd(uint32_t AHB1_Periph, FunctionalState State)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b083      	sub	sp, #12
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
 8000600:	460b      	mov	r3, r1
 8000602:	70fb      	strb	r3, [r7, #3]
	if(State == ENABLE)
 8000604:	78fb      	ldrb	r3, [r7, #3]
 8000606:	2b01      	cmp	r3, #1
 8000608:	d106      	bne.n	8000618 <RCC_AHB1Cmd+0x20>
	{
		RCC->AHB1ENR |= AHB1_Periph;
 800060a:	4b0a      	ldr	r3, [pc, #40]	; (8000634 <RCC_AHB1Cmd+0x3c>)
 800060c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800060e:	4909      	ldr	r1, [pc, #36]	; (8000634 <RCC_AHB1Cmd+0x3c>)
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	4313      	orrs	r3, r2
 8000614:	630b      	str	r3, [r1, #48]	; 0x30

	else
	{
		RCC->AHB1ENR &= ~AHB1_Periph;
	}
}
 8000616:	e006      	b.n	8000626 <RCC_AHB1Cmd+0x2e>
		RCC->AHB1ENR &= ~AHB1_Periph;
 8000618:	4b06      	ldr	r3, [pc, #24]	; (8000634 <RCC_AHB1Cmd+0x3c>)
 800061a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	43db      	mvns	r3, r3
 8000620:	4904      	ldr	r1, [pc, #16]	; (8000634 <RCC_AHB1Cmd+0x3c>)
 8000622:	4013      	ands	r3, r2
 8000624:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000626:	bf00      	nop
 8000628:	370c      	adds	r7, #12
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	40023800 	.word	0x40023800

08000638 <RCC_APB1Cmd>:
 * @param	APB1_Periph: Specific peripheral selected by the user (GPIOx, SPIx, I2Cx etc)
 *
 * @param	State: Specifies whether to enable or disable the peripheral.
 */
void RCC_APB1Cmd(uint32_t APB1_Periph, FunctionalState State)
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
 8000640:	460b      	mov	r3, r1
 8000642:	70fb      	strb	r3, [r7, #3]
	if(State == ENABLE)
 8000644:	78fb      	ldrb	r3, [r7, #3]
 8000646:	2b01      	cmp	r3, #1
 8000648:	d106      	bne.n	8000658 <RCC_APB1Cmd+0x20>
	{
		RCC->APB1ENR |= APB1_Periph;
 800064a:	4b0a      	ldr	r3, [pc, #40]	; (8000674 <RCC_APB1Cmd+0x3c>)
 800064c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800064e:	4909      	ldr	r1, [pc, #36]	; (8000674 <RCC_APB1Cmd+0x3c>)
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	4313      	orrs	r3, r2
 8000654:	640b      	str	r3, [r1, #64]	; 0x40

	else
	{
		RCC->APB1ENR &= ~APB1_Periph;
	}
}
 8000656:	e006      	b.n	8000666 <RCC_APB1Cmd+0x2e>
		RCC->APB1ENR &= ~APB1_Periph;
 8000658:	4b06      	ldr	r3, [pc, #24]	; (8000674 <RCC_APB1Cmd+0x3c>)
 800065a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	43db      	mvns	r3, r3
 8000660:	4904      	ldr	r1, [pc, #16]	; (8000674 <RCC_APB1Cmd+0x3c>)
 8000662:	4013      	ands	r3, r2
 8000664:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000666:	bf00      	nop
 8000668:	370c      	adds	r7, #12
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	40023800 	.word	0x40023800

08000678 <RCC_APB2Cmd>:
 * @param	APB2_Periph: Specific peripheral selected by the user (GPIOx, SPIx, I2Cx etc)
 *
 * @param	State: Specifies whether to enable or disable the peripheral.
 */
void RCC_APB2Cmd(uint32_t APB2_Periph, FunctionalState State)
{
 8000678:	b480      	push	{r7}
 800067a:	b083      	sub	sp, #12
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
 8000680:	460b      	mov	r3, r1
 8000682:	70fb      	strb	r3, [r7, #3]
	if(State == ENABLE)
 8000684:	78fb      	ldrb	r3, [r7, #3]
 8000686:	2b01      	cmp	r3, #1
 8000688:	d106      	bne.n	8000698 <RCC_APB2Cmd+0x20>
	{
		RCC->APB2ENR |= APB2_Periph;
 800068a:	4b0a      	ldr	r3, [pc, #40]	; (80006b4 <RCC_APB2Cmd+0x3c>)
 800068c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800068e:	4909      	ldr	r1, [pc, #36]	; (80006b4 <RCC_APB2Cmd+0x3c>)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	4313      	orrs	r3, r2
 8000694:	644b      	str	r3, [r1, #68]	; 0x44

	else
	{
		RCC->APB2ENR &= ~APB2_Periph;
	}
}
 8000696:	e006      	b.n	80006a6 <RCC_APB2Cmd+0x2e>
		RCC->APB2ENR &= ~APB2_Periph;
 8000698:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <RCC_APB2Cmd+0x3c>)
 800069a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	43db      	mvns	r3, r3
 80006a0:	4904      	ldr	r1, [pc, #16]	; (80006b4 <RCC_APB2Cmd+0x3c>)
 80006a2:	4013      	ands	r3, r2
 80006a4:	644b      	str	r3, [r1, #68]	; 0x44
}
 80006a6:	bf00      	nop
 80006a8:	370c      	adds	r7, #12
 80006aa:	46bd      	mov	sp, r7
 80006ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop
 80006b4:	40023800 	.word	0x40023800

080006b8 <RCC_GetClockFreq>:
 *
 * @param	ClockSource: Points to the ClockSource data structure which contains the varibales to hold
 * 			the frequencies of the SYSCLCK, HCLCK, PCLCK1, PCLCK2.
 */
void RCC_GetClockFreq(RCC_ClockFrequency_t *ClockSource)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b08b      	sub	sp, #44	; 0x2c
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
	uint32_t pll_Value = 0, plln = 0, pllm = 2, pllp = 2, pll_src = 0, pll_fvco = 0;
 80006c0:	2300      	movs	r3, #0
 80006c2:	623b      	str	r3, [r7, #32]
 80006c4:	2300      	movs	r3, #0
 80006c6:	61fb      	str	r3, [r7, #28]
 80006c8:	2302      	movs	r3, #2
 80006ca:	61bb      	str	r3, [r7, #24]
 80006cc:	2302      	movs	r3, #2
 80006ce:	617b      	str	r3, [r7, #20]
 80006d0:	2300      	movs	r3, #0
 80006d2:	627b      	str	r3, [r7, #36]	; 0x24
 80006d4:	2300      	movs	r3, #0
 80006d6:	613b      	str	r3, [r7, #16]

	uint32_t temp_variable, prescaler;

	/*Determine the clock source for the SYSCLCK*/
	if(((RCC->CFGR & RCC_CFGR_SWS_Mask) >> 2) == 0x0)
 80006d8:	4b43      	ldr	r3, [pc, #268]	; (80007e8 <RCC_GetClockFreq+0x130>)
 80006da:	689b      	ldr	r3, [r3, #8]
 80006dc:	089b      	lsrs	r3, r3, #2
 80006de:	f003 0303 	and.w	r3, r3, #3
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d103      	bne.n	80006ee <RCC_GetClockFreq+0x36>
	{
		ClockSource->SYSCLCK = HSI_Value;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	4a40      	ldr	r2, [pc, #256]	; (80007ec <RCC_GetClockFreq+0x134>)
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	e03f      	b.n	800076e <RCC_GetClockFreq+0xb6>
	}

	else if(((RCC->CFGR & RCC_CFGR_SWS_Mask) >> 2) == 0x1)
 80006ee:	4b3e      	ldr	r3, [pc, #248]	; (80007e8 <RCC_GetClockFreq+0x130>)
 80006f0:	689b      	ldr	r3, [r3, #8]
 80006f2:	089b      	lsrs	r3, r3, #2
 80006f4:	f003 0303 	and.w	r3, r3, #3
 80006f8:	2b01      	cmp	r3, #1
 80006fa:	d103      	bne.n	8000704 <RCC_GetClockFreq+0x4c>
	{
		ClockSource->SYSCLCK = HSE_Value;
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	4a3c      	ldr	r2, [pc, #240]	; (80007f0 <RCC_GetClockFreq+0x138>)
 8000700:	601a      	str	r2, [r3, #0]
 8000702:	e034      	b.n	800076e <RCC_GetClockFreq+0xb6>
	}

	else if(((RCC->CFGR & RCC_CFGR_SWS_Mask) >> 2) == 0x2)
 8000704:	4b38      	ldr	r3, [pc, #224]	; (80007e8 <RCC_GetClockFreq+0x130>)
 8000706:	689b      	ldr	r3, [r3, #8]
 8000708:	089b      	lsrs	r3, r3, #2
 800070a:	f003 0303 	and.w	r3, r3, #3
 800070e:	2b02      	cmp	r3, #2
 8000710:	d12d      	bne.n	800076e <RCC_GetClockFreq+0xb6>
	{
		/*Determine the input source of the PLL*/
		if(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC_Mask)
 8000712:	4b35      	ldr	r3, [pc, #212]	; (80007e8 <RCC_GetClockFreq+0x130>)
 8000714:	685b      	ldr	r3, [r3, #4]
 8000716:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800071a:	2b00      	cmp	r3, #0
 800071c:	d002      	beq.n	8000724 <RCC_GetClockFreq+0x6c>
		{
			pll_src = HSE_Value;
 800071e:	4b34      	ldr	r3, [pc, #208]	; (80007f0 <RCC_GetClockFreq+0x138>)
 8000720:	627b      	str	r3, [r7, #36]	; 0x24
 8000722:	e001      	b.n	8000728 <RCC_GetClockFreq+0x70>
		}

		else
		{
			pll_src = HSI_Value;
 8000724:	4b31      	ldr	r3, [pc, #196]	; (80007ec <RCC_GetClockFreq+0x134>)
 8000726:	627b      	str	r3, [r7, #36]	; 0x24
		}

		plln = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN_Mask) >> 6);
 8000728:	4b2f      	ldr	r3, [pc, #188]	; (80007e8 <RCC_GetClockFreq+0x130>)
 800072a:	685b      	ldr	r3, [r3, #4]
 800072c:	099b      	lsrs	r3, r3, #6
 800072e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000732:	61fb      	str	r3, [r7, #28]
		pllm = (RCC->PLLCFGR & RCC_PLLCFGR_PLLM_Mask);
 8000734:	4b2c      	ldr	r3, [pc, #176]	; (80007e8 <RCC_GetClockFreq+0x130>)
 8000736:	685b      	ldr	r3, [r3, #4]
 8000738:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800073c:	61bb      	str	r3, [r7, #24]
		pll_fvco = (pll_src/pllm) * plln;
 800073e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000740:	69bb      	ldr	r3, [r7, #24]
 8000742:	fbb2 f2f3 	udiv	r2, r2, r3
 8000746:	69fb      	ldr	r3, [r7, #28]
 8000748:	fb02 f303 	mul.w	r3, r2, r3
 800074c:	613b      	str	r3, [r7, #16]
		pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP_Mask) >> 16) * 2) + 2);
 800074e:	4b26      	ldr	r3, [pc, #152]	; (80007e8 <RCC_GetClockFreq+0x130>)
 8000750:	685b      	ldr	r3, [r3, #4]
 8000752:	0c1b      	lsrs	r3, r3, #16
 8000754:	f003 0303 	and.w	r3, r3, #3
 8000758:	3301      	adds	r3, #1
 800075a:	005b      	lsls	r3, r3, #1
 800075c:	617b      	str	r3, [r7, #20]
		pll_Value = pll_fvco/pllp;
 800075e:	693a      	ldr	r2, [r7, #16]
 8000760:	697b      	ldr	r3, [r7, #20]
 8000762:	fbb2 f3f3 	udiv	r3, r2, r3
 8000766:	623b      	str	r3, [r7, #32]

		ClockSource->SYSCLCK = pll_Value;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	6a3a      	ldr	r2, [r7, #32]
 800076c:	601a      	str	r2, [r3, #0]
	}

	/*Determine the frequency of the HCLCK*/
	temp_variable = ((RCC->CFGR & RCC_CFGR_HPRE_Mask) >> 4);
 800076e:	4b1e      	ldr	r3, [pc, #120]	; (80007e8 <RCC_GetClockFreq+0x130>)
 8000770:	689b      	ldr	r3, [r3, #8]
 8000772:	091b      	lsrs	r3, r3, #4
 8000774:	f003 030f 	and.w	r3, r3, #15
 8000778:	60fb      	str	r3, [r7, #12]
	prescaler = prescalerTable[temp_variable];
 800077a:	4a1e      	ldr	r2, [pc, #120]	; (80007f4 <RCC_GetClockFreq+0x13c>)
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000782:	b29b      	uxth	r3, r3
 8000784:	60bb      	str	r3, [r7, #8]
	ClockSource->HCLCK = (ClockSource->SYSCLCK) >> prescaler;
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	681a      	ldr	r2, [r3, #0]
 800078a:	68bb      	ldr	r3, [r7, #8]
 800078c:	40da      	lsrs	r2, r3
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	605a      	str	r2, [r3, #4]

	/*Determine the frequency of the PCLCK1*/
	temp_variable = ((RCC->CFGR & RCC_CFGR_PPRE1_Mask) >> 10);
 8000792:	4b15      	ldr	r3, [pc, #84]	; (80007e8 <RCC_GetClockFreq+0x130>)
 8000794:	689b      	ldr	r3, [r3, #8]
 8000796:	0a9b      	lsrs	r3, r3, #10
 8000798:	f003 0307 	and.w	r3, r3, #7
 800079c:	60fb      	str	r3, [r7, #12]
	prescaler = prescalerTable[temp_variable];
 800079e:	4a15      	ldr	r2, [pc, #84]	; (80007f4 <RCC_GetClockFreq+0x13c>)
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007a6:	b29b      	uxth	r3, r3
 80007a8:	60bb      	str	r3, [r7, #8]
	ClockSource->PCLCK1 = (ClockSource->HCLCK) >> prescaler;
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	685a      	ldr	r2, [r3, #4]
 80007ae:	68bb      	ldr	r3, [r7, #8]
 80007b0:	40da      	lsrs	r2, r3
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	609a      	str	r2, [r3, #8]

	/*Determine frequency of PCLCK2*/
	temp_variable = ((RCC->CFGR & RCC_CFGR_PPRE2_Mask) >> 13);
 80007b6:	4b0c      	ldr	r3, [pc, #48]	; (80007e8 <RCC_GetClockFreq+0x130>)
 80007b8:	689b      	ldr	r3, [r3, #8]
 80007ba:	0b5b      	lsrs	r3, r3, #13
 80007bc:	f003 0307 	and.w	r3, r3, #7
 80007c0:	60fb      	str	r3, [r7, #12]
	prescaler = prescalerTable[temp_variable];
 80007c2:	4a0c      	ldr	r2, [pc, #48]	; (80007f4 <RCC_GetClockFreq+0x13c>)
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007ca:	b29b      	uxth	r3, r3
 80007cc:	60bb      	str	r3, [r7, #8]
	ClockSource->PCLCK2 = (ClockSource->HCLCK) >> prescaler;
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	685a      	ldr	r2, [r3, #4]
 80007d2:	68bb      	ldr	r3, [r7, #8]
 80007d4:	40da      	lsrs	r2, r3
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	60da      	str	r2, [r3, #12]

}
 80007da:	bf00      	nop
 80007dc:	372c      	adds	r7, #44	; 0x2c
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	40023800 	.word	0x40023800
 80007ec:	00f42400 	.word	0x00f42400
 80007f0:	007a1200 	.word	0x007a1200
 80007f4:	20000000 	.word	0x20000000

080007f8 <Check_Flag>:
 * brief	A helper function that keeps track of specific flags in the status register.
 *
 * @retval	Returns status of the flag which is defined in an enumeration.
 */
static Flag_Status Check_Flag(SPI_Handle_t *SPI_Handle, uint32_t flag)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
 8000800:	6039      	str	r1, [r7, #0]
	if(SPI_Handle->SPIx->SR & flag)
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	689a      	ldr	r2, [r3, #8]
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	4013      	ands	r3, r2
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <Check_Flag+0x1c>
	{
		return Flag_Set;
 8000810:	2301      	movs	r3, #1
 8000812:	e000      	b.n	8000816 <Check_Flag+0x1e>
	}

	else
	{
		return Flag_Unset;
 8000814:	2300      	movs	r3, #0
	}
}
 8000816:	4618      	mov	r0, r3
 8000818:	370c      	adds	r7, #12
 800081a:	46bd      	mov	sp, r7
 800081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000820:	4770      	bx	lr

08000822 <Disable_SPI>:

static void Disable_SPI(SPI_Handle_t *SPI_Handle)
{
 8000822:	b580      	push	{r7, lr}
 8000824:	b082      	sub	sp, #8
 8000826:	af00      	add	r7, sp, #0
 8000828:	6078      	str	r0, [r7, #4]
		//while(!Check_Flag(SPI_Handle, SR_RXNE_Flag));
		//PrintData(UART, "RXNE Flag is raised.\n\r");
		while(!(Check_Flag(SPI_Handle, SR_TXE_Flag)));
 800082a:	bf00      	nop
 800082c:	2102      	movs	r1, #2
 800082e:	6878      	ldr	r0, [r7, #4]
 8000830:	f7ff ffe2 	bl	80007f8 <Check_Flag>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d0f8      	beq.n	800082c <Disable_SPI+0xa>
		//PrintData(UART, "TXE Flag is raised.\n\r");
		while(Check_Flag(SPI_Handle, SR_BSY_Flag));
 800083a:	bf00      	nop
 800083c:	2180      	movs	r1, #128	; 0x80
 800083e:	6878      	ldr	r0, [r7, #4]
 8000840:	f7ff ffda 	bl	80007f8 <Check_Flag>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d1f8      	bne.n	800083c <Disable_SPI+0x1a>
		//PrintData(UART, "BUSY Flag is Cleared.\n\r");

		SPI_Handle->SPIx->CR1 &= ~CR1_SPE_Enable;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	681a      	ldr	r2, [r3, #0]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000858:	601a      	str	r2, [r3, #0]
}
 800085a:	bf00      	nop
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}

08000862 <Config_SPI_Periph>:

/*
 * @brief	Helper function used to enable the SPI GPIO pins
 */
static void Config_SPI_Periph(GPIO_TypeDef *GPIOx, uint8_t pin, AFR_Config_t alt_function)
{
 8000862:	b580      	push	{r7, lr}
 8000864:	b08a      	sub	sp, #40	; 0x28
 8000866:	af04      	add	r7, sp, #16
 8000868:	6078      	str	r0, [r7, #4]
 800086a:	460b      	mov	r3, r1
 800086c:	70fb      	strb	r3, [r7, #3]
 800086e:	4613      	mov	r3, r2
 8000870:	70bb      	strb	r3, [r7, #2]
	GPIO_Config_t SPI_Periph;
	GPIO_Config(&SPI_Periph, GPIOx, pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000872:	78fa      	ldrb	r2, [r7, #3]
 8000874:	f107 000c 	add.w	r0, r7, #12
 8000878:	2300      	movs	r3, #0
 800087a:	9302      	str	r3, [sp, #8]
 800087c:	2300      	movs	r3, #0
 800087e:	9301      	str	r3, [sp, #4]
 8000880:	2300      	movs	r3, #0
 8000882:	9300      	str	r3, [sp, #0]
 8000884:	2302      	movs	r3, #2
 8000886:	6879      	ldr	r1, [r7, #4]
 8000888:	f7ff fca4 	bl	80001d4 <GPIO_Config>
	GPIO_Init(&SPI_Periph, alt_function);
 800088c:	78ba      	ldrb	r2, [r7, #2]
 800088e:	f107 030c 	add.w	r3, r7, #12
 8000892:	4611      	mov	r1, r2
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff fd85 	bl	80003a4 <GPIO_Init>
}
 800089a:	bf00      	nop
 800089c:	3718      	adds	r7, #24
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
	...

080008a4 <Enable_SPI_Periph>:
 * @brief	Helper function to initialize the SPI peripheral based on specified pins
 *
 * @note	Sets the specific port and alternate function for the specified SPI
 */
static void Enable_SPI_Periph(SPI_Handle_t *SPI_Handle)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
	//Initialize varibales for pins
	uint8_t nss_pin, sck_pin, mosi_pin, miso_pin;
	nss_pin = SPI_Handle->SPI_Config.pin_nss;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	7a1b      	ldrb	r3, [r3, #8]
 80008b0:	73fb      	strb	r3, [r7, #15]
	sck_pin = SPI_Handle->SPI_Config.pin_sck;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	7adb      	ldrb	r3, [r3, #11]
 80008b6:	73bb      	strb	r3, [r7, #14]
	mosi_pin = SPI_Handle->SPI_Config.pin_mosi;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	7a5b      	ldrb	r3, [r3, #9]
 80008bc:	737b      	strb	r3, [r7, #13]
	miso_pin = SPI_Handle->SPI_Config.pin_miso;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	7a9b      	ldrb	r3, [r3, #10]
 80008c2:	733b      	strb	r3, [r7, #12]

	if(SPI_Handle->SPIx == SPI1)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4a92      	ldr	r2, [pc, #584]	; (8000b14 <Enable_SPI_Periph+0x270>)
 80008ca:	4293      	cmp	r3, r2
 80008cc:	d14b      	bne.n	8000966 <Enable_SPI_Periph+0xc2>
	{
		//Check is ssm is set - if not, enable the specified nss pin
		if(!SPI_Handle->SPI_Config.ssm)
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	7b1b      	ldrb	r3, [r3, #12]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d108      	bne.n	80008e8 <Enable_SPI_Periph+0x44>
		{
			//Init slave select pin
			Config_SPI_Periph(GPIOA, nss_pin, AF5);
 80008d6:	7bfb      	ldrb	r3, [r7, #15]
 80008d8:	2205      	movs	r2, #5
 80008da:	4619      	mov	r1, r3
 80008dc:	488e      	ldr	r0, [pc, #568]	; (8000b18 <Enable_SPI_Periph+0x274>)
 80008de:	f7ff ffc0 	bl	8000862 <Config_SPI_Periph>
			SPI_Handle->GPIOx = GPIOA;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	4a8c      	ldr	r2, [pc, #560]	; (8000b18 <Enable_SPI_Periph+0x274>)
 80008e6:	605a      	str	r2, [r3, #4]
		}

		//Init serial clock
		switch(sck_pin)
 80008e8:	7bbb      	ldrb	r3, [r7, #14]
 80008ea:	2b03      	cmp	r3, #3
 80008ec:	d008      	beq.n	8000900 <Enable_SPI_Periph+0x5c>
 80008ee:	2b05      	cmp	r3, #5
 80008f0:	d10d      	bne.n	800090e <Enable_SPI_Periph+0x6a>
		{
		case Pin5:
			Config_SPI_Periph(GPIOA, sck_pin, AF5);
 80008f2:	7bbb      	ldrb	r3, [r7, #14]
 80008f4:	2205      	movs	r2, #5
 80008f6:	4619      	mov	r1, r3
 80008f8:	4887      	ldr	r0, [pc, #540]	; (8000b18 <Enable_SPI_Periph+0x274>)
 80008fa:	f7ff ffb2 	bl	8000862 <Config_SPI_Periph>
			break;
 80008fe:	e006      	b.n	800090e <Enable_SPI_Periph+0x6a>
		case Pin3:
			Config_SPI_Periph(GPIOB, sck_pin, AF5);
 8000900:	7bbb      	ldrb	r3, [r7, #14]
 8000902:	2205      	movs	r2, #5
 8000904:	4619      	mov	r1, r3
 8000906:	4885      	ldr	r0, [pc, #532]	; (8000b1c <Enable_SPI_Periph+0x278>)
 8000908:	f7ff ffab 	bl	8000862 <Config_SPI_Periph>
			break;
 800090c:	bf00      	nop
		}

		//Init mosi pin
		switch(miso_pin)
 800090e:	7b3b      	ldrb	r3, [r7, #12]
 8000910:	2b04      	cmp	r3, #4
 8000912:	d008      	beq.n	8000926 <Enable_SPI_Periph+0x82>
 8000914:	2b06      	cmp	r3, #6
 8000916:	d10d      	bne.n	8000934 <Enable_SPI_Periph+0x90>
		{
		case Pin6:
			Config_SPI_Periph(GPIOA, mosi_pin, AF5);
 8000918:	7b7b      	ldrb	r3, [r7, #13]
 800091a:	2205      	movs	r2, #5
 800091c:	4619      	mov	r1, r3
 800091e:	487e      	ldr	r0, [pc, #504]	; (8000b18 <Enable_SPI_Periph+0x274>)
 8000920:	f7ff ff9f 	bl	8000862 <Config_SPI_Periph>
			break;
 8000924:	e006      	b.n	8000934 <Enable_SPI_Periph+0x90>
		case Pin4:
			Config_SPI_Periph(GPIOB, mosi_pin, AF5);
 8000926:	7b7b      	ldrb	r3, [r7, #13]
 8000928:	2205      	movs	r2, #5
 800092a:	4619      	mov	r1, r3
 800092c:	487b      	ldr	r0, [pc, #492]	; (8000b1c <Enable_SPI_Periph+0x278>)
 800092e:	f7ff ff98 	bl	8000862 <Config_SPI_Periph>
			break;
 8000932:	bf00      	nop

		}

		//Init miso pin
		switch(mosi_pin)
 8000934:	7b7b      	ldrb	r3, [r7, #13]
 8000936:	2b05      	cmp	r3, #5
 8000938:	d008      	beq.n	800094c <Enable_SPI_Periph+0xa8>
 800093a:	2b07      	cmp	r3, #7
 800093c:	d10d      	bne.n	800095a <Enable_SPI_Periph+0xb6>
		{
		case Pin7:
			Config_SPI_Periph(GPIOA, miso_pin, AF5);
 800093e:	7b3b      	ldrb	r3, [r7, #12]
 8000940:	2205      	movs	r2, #5
 8000942:	4619      	mov	r1, r3
 8000944:	4874      	ldr	r0, [pc, #464]	; (8000b18 <Enable_SPI_Periph+0x274>)
 8000946:	f7ff ff8c 	bl	8000862 <Config_SPI_Periph>
			break;
 800094a:	e006      	b.n	800095a <Enable_SPI_Periph+0xb6>
		case Pin5:
			Config_SPI_Periph(GPIOB, miso_pin, AF5);
 800094c:	7b3b      	ldrb	r3, [r7, #12]
 800094e:	2205      	movs	r2, #5
 8000950:	4619      	mov	r1, r3
 8000952:	4872      	ldr	r0, [pc, #456]	; (8000b1c <Enable_SPI_Periph+0x278>)
 8000954:	f7ff ff85 	bl	8000862 <Config_SPI_Periph>
			break;
 8000958:	bf00      	nop
		}

		//Enable Clock Access to SPI1
		RCC_APB2Cmd(SPI1_Enable, ENABLE);
 800095a:	2101      	movs	r1, #1
 800095c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000960:	f7ff fe8a 	bl	8000678 <RCC_APB2Cmd>
		Config_SPI_Periph(GPIOE, mosi_pin, AF5);

		//Enable Clock Access to SPI4
		RCC_APB2Cmd(SPI4_Enable, ENABLE);
	}
}
 8000964:	e0d2      	b.n	8000b0c <Enable_SPI_Periph+0x268>
	else if(SPI_Handle->SPIx == SPI2)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4a6d      	ldr	r2, [pc, #436]	; (8000b20 <Enable_SPI_Periph+0x27c>)
 800096c:	4293      	cmp	r3, r2
 800096e:	d14b      	bne.n	8000a08 <Enable_SPI_Periph+0x164>
		if(SPI_Handle->SPI_Config.ssm)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	7b1b      	ldrb	r3, [r3, #12]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d008      	beq.n	800098a <Enable_SPI_Periph+0xe6>
			Config_SPI_Periph(GPIOB, nss_pin, AF5);
 8000978:	7bfb      	ldrb	r3, [r7, #15]
 800097a:	2205      	movs	r2, #5
 800097c:	4619      	mov	r1, r3
 800097e:	4867      	ldr	r0, [pc, #412]	; (8000b1c <Enable_SPI_Periph+0x278>)
 8000980:	f7ff ff6f 	bl	8000862 <Config_SPI_Periph>
			SPI_Handle->GPIOx = GPIOB;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	4a65      	ldr	r2, [pc, #404]	; (8000b1c <Enable_SPI_Periph+0x278>)
 8000988:	605a      	str	r2, [r3, #4]
		switch(sck_pin)
 800098a:	7bbb      	ldrb	r3, [r7, #14]
 800098c:	2b03      	cmp	r3, #3
 800098e:	d106      	bne.n	800099e <Enable_SPI_Periph+0xfa>
			Config_SPI_Periph(GPIOD, sck_pin, AF5);
 8000990:	7bbb      	ldrb	r3, [r7, #14]
 8000992:	2205      	movs	r2, #5
 8000994:	4619      	mov	r1, r3
 8000996:	4863      	ldr	r0, [pc, #396]	; (8000b24 <Enable_SPI_Periph+0x280>)
 8000998:	f7ff ff63 	bl	8000862 <Config_SPI_Periph>
			break;
 800099c:	e006      	b.n	80009ac <Enable_SPI_Periph+0x108>
			Config_SPI_Periph(GPIOB, sck_pin, AF5);
 800099e:	7bbb      	ldrb	r3, [r7, #14]
 80009a0:	2205      	movs	r2, #5
 80009a2:	4619      	mov	r1, r3
 80009a4:	485d      	ldr	r0, [pc, #372]	; (8000b1c <Enable_SPI_Periph+0x278>)
 80009a6:	f7ff ff5c 	bl	8000862 <Config_SPI_Periph>
			break;
 80009aa:	bf00      	nop
		switch(mosi_pin)
 80009ac:	7b7b      	ldrb	r3, [r7, #13]
 80009ae:	2b03      	cmp	r3, #3
 80009b0:	d002      	beq.n	80009b8 <Enable_SPI_Periph+0x114>
 80009b2:	2b0f      	cmp	r3, #15
 80009b4:	d007      	beq.n	80009c6 <Enable_SPI_Periph+0x122>
 80009b6:	e00d      	b.n	80009d4 <Enable_SPI_Periph+0x130>
			Config_SPI_Periph(GPIOC, mosi_pin, AF5);
 80009b8:	7b7b      	ldrb	r3, [r7, #13]
 80009ba:	2205      	movs	r2, #5
 80009bc:	4619      	mov	r1, r3
 80009be:	485a      	ldr	r0, [pc, #360]	; (8000b28 <Enable_SPI_Periph+0x284>)
 80009c0:	f7ff ff4f 	bl	8000862 <Config_SPI_Periph>
			break;
 80009c4:	e006      	b.n	80009d4 <Enable_SPI_Periph+0x130>
			Config_SPI_Periph(GPIOB, mosi_pin, AF5);
 80009c6:	7b7b      	ldrb	r3, [r7, #13]
 80009c8:	2205      	movs	r2, #5
 80009ca:	4619      	mov	r1, r3
 80009cc:	4853      	ldr	r0, [pc, #332]	; (8000b1c <Enable_SPI_Periph+0x278>)
 80009ce:	f7ff ff48 	bl	8000862 <Config_SPI_Periph>
			break;
 80009d2:	bf00      	nop
		switch(miso_pin)
 80009d4:	7b3b      	ldrb	r3, [r7, #12]
 80009d6:	2b02      	cmp	r3, #2
 80009d8:	d002      	beq.n	80009e0 <Enable_SPI_Periph+0x13c>
 80009da:	2b0e      	cmp	r3, #14
 80009dc:	d007      	beq.n	80009ee <Enable_SPI_Periph+0x14a>
 80009de:	e00d      	b.n	80009fc <Enable_SPI_Periph+0x158>
			Config_SPI_Periph(GPIOC, miso_pin, AF5);
 80009e0:	7b3b      	ldrb	r3, [r7, #12]
 80009e2:	2205      	movs	r2, #5
 80009e4:	4619      	mov	r1, r3
 80009e6:	4850      	ldr	r0, [pc, #320]	; (8000b28 <Enable_SPI_Periph+0x284>)
 80009e8:	f7ff ff3b 	bl	8000862 <Config_SPI_Periph>
			break;
 80009ec:	e006      	b.n	80009fc <Enable_SPI_Periph+0x158>
			Config_SPI_Periph(GPIOB, miso_pin, AF5);
 80009ee:	7b3b      	ldrb	r3, [r7, #12]
 80009f0:	2205      	movs	r2, #5
 80009f2:	4619      	mov	r1, r3
 80009f4:	4849      	ldr	r0, [pc, #292]	; (8000b1c <Enable_SPI_Periph+0x278>)
 80009f6:	f7ff ff34 	bl	8000862 <Config_SPI_Periph>
			break;
 80009fa:	bf00      	nop
		RCC_APB1Cmd(SPI2_Enable, ENABLE);
 80009fc:	2101      	movs	r1, #1
 80009fe:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000a02:	f7ff fe19 	bl	8000638 <RCC_APB1Cmd>
}
 8000a06:	e081      	b.n	8000b0c <Enable_SPI_Periph+0x268>
	else if(SPI_Handle->SPIx == SPI3)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a47      	ldr	r2, [pc, #284]	; (8000b2c <Enable_SPI_Periph+0x288>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d158      	bne.n	8000ac4 <Enable_SPI_Periph+0x220>
		if(SPI_Handle->SPI_Config.ssm)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	7b1b      	ldrb	r3, [r3, #12]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d008      	beq.n	8000a2c <Enable_SPI_Periph+0x188>
			Config_SPI_Periph(GPIOA, nss_pin, AF6);
 8000a1a:	7bfb      	ldrb	r3, [r7, #15]
 8000a1c:	2206      	movs	r2, #6
 8000a1e:	4619      	mov	r1, r3
 8000a20:	483d      	ldr	r0, [pc, #244]	; (8000b18 <Enable_SPI_Periph+0x274>)
 8000a22:	f7ff ff1e 	bl	8000862 <Config_SPI_Periph>
			SPI_Handle->GPIOx = GPIOA;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	4a3b      	ldr	r2, [pc, #236]	; (8000b18 <Enable_SPI_Periph+0x274>)
 8000a2a:	605a      	str	r2, [r3, #4]
		switch(sck_pin)
 8000a2c:	7bbb      	ldrb	r3, [r7, #14]
 8000a2e:	2b03      	cmp	r3, #3
 8000a30:	d002      	beq.n	8000a38 <Enable_SPI_Periph+0x194>
 8000a32:	2b0a      	cmp	r3, #10
 8000a34:	d007      	beq.n	8000a46 <Enable_SPI_Periph+0x1a2>
 8000a36:	e00d      	b.n	8000a54 <Enable_SPI_Periph+0x1b0>
			Config_SPI_Periph(GPIOB, sck_pin, AF6);
 8000a38:	7bbb      	ldrb	r3, [r7, #14]
 8000a3a:	2206      	movs	r2, #6
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	4837      	ldr	r0, [pc, #220]	; (8000b1c <Enable_SPI_Periph+0x278>)
 8000a40:	f7ff ff0f 	bl	8000862 <Config_SPI_Periph>
			break;
 8000a44:	e006      	b.n	8000a54 <Enable_SPI_Periph+0x1b0>
			Config_SPI_Periph(GPIOC, sck_pin, AF6);
 8000a46:	7bbb      	ldrb	r3, [r7, #14]
 8000a48:	2206      	movs	r2, #6
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4836      	ldr	r0, [pc, #216]	; (8000b28 <Enable_SPI_Periph+0x284>)
 8000a4e:	f7ff ff08 	bl	8000862 <Config_SPI_Periph>
			break;
 8000a52:	bf00      	nop
		switch(mosi_pin)
 8000a54:	7b7b      	ldrb	r3, [r7, #13]
 8000a56:	2b0c      	cmp	r3, #12
 8000a58:	d006      	beq.n	8000a68 <Enable_SPI_Periph+0x1c4>
 8000a5a:	2b0c      	cmp	r3, #12
 8000a5c:	dc19      	bgt.n	8000a92 <Enable_SPI_Periph+0x1ee>
 8000a5e:	2b05      	cmp	r3, #5
 8000a60:	d010      	beq.n	8000a84 <Enable_SPI_Periph+0x1e0>
 8000a62:	2b06      	cmp	r3, #6
 8000a64:	d007      	beq.n	8000a76 <Enable_SPI_Periph+0x1d2>
 8000a66:	e014      	b.n	8000a92 <Enable_SPI_Periph+0x1ee>
			Config_SPI_Periph(GPIOC, mosi_pin, AF6);
 8000a68:	7b7b      	ldrb	r3, [r7, #13]
 8000a6a:	2206      	movs	r2, #6
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	482e      	ldr	r0, [pc, #184]	; (8000b28 <Enable_SPI_Periph+0x284>)
 8000a70:	f7ff fef7 	bl	8000862 <Config_SPI_Periph>
			break;
 8000a74:	e00d      	b.n	8000a92 <Enable_SPI_Periph+0x1ee>
			Config_SPI_Periph(GPIOD, mosi_pin, AF5);
 8000a76:	7b7b      	ldrb	r3, [r7, #13]
 8000a78:	2205      	movs	r2, #5
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4829      	ldr	r0, [pc, #164]	; (8000b24 <Enable_SPI_Periph+0x280>)
 8000a7e:	f7ff fef0 	bl	8000862 <Config_SPI_Periph>
			break;
 8000a82:	e006      	b.n	8000a92 <Enable_SPI_Periph+0x1ee>
			Config_SPI_Periph(GPIOB, mosi_pin, AF6);
 8000a84:	7b7b      	ldrb	r3, [r7, #13]
 8000a86:	2206      	movs	r2, #6
 8000a88:	4619      	mov	r1, r3
 8000a8a:	4824      	ldr	r0, [pc, #144]	; (8000b1c <Enable_SPI_Periph+0x278>)
 8000a8c:	f7ff fee9 	bl	8000862 <Config_SPI_Periph>
			break;
 8000a90:	bf00      	nop
		switch(miso_pin)
 8000a92:	7b3b      	ldrb	r3, [r7, #12]
 8000a94:	2b04      	cmp	r3, #4
 8000a96:	d008      	beq.n	8000aaa <Enable_SPI_Periph+0x206>
 8000a98:	2b0b      	cmp	r3, #11
 8000a9a:	d10d      	bne.n	8000ab8 <Enable_SPI_Periph+0x214>
			Config_SPI_Periph(GPIOC, miso_pin, AF6);
 8000a9c:	7b3b      	ldrb	r3, [r7, #12]
 8000a9e:	2206      	movs	r2, #6
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4821      	ldr	r0, [pc, #132]	; (8000b28 <Enable_SPI_Periph+0x284>)
 8000aa4:	f7ff fedd 	bl	8000862 <Config_SPI_Periph>
			break;
 8000aa8:	e006      	b.n	8000ab8 <Enable_SPI_Periph+0x214>
			Config_SPI_Periph(GPIOB, miso_pin, AF6);
 8000aaa:	7b3b      	ldrb	r3, [r7, #12]
 8000aac:	2206      	movs	r2, #6
 8000aae:	4619      	mov	r1, r3
 8000ab0:	481a      	ldr	r0, [pc, #104]	; (8000b1c <Enable_SPI_Periph+0x278>)
 8000ab2:	f7ff fed6 	bl	8000862 <Config_SPI_Periph>
			break;
 8000ab6:	bf00      	nop
		RCC_APB1Cmd(SPI3_Enable, ENABLE);
 8000ab8:	2101      	movs	r1, #1
 8000aba:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000abe:	f7ff fdbb 	bl	8000638 <RCC_APB1Cmd>
}
 8000ac2:	e023      	b.n	8000b0c <Enable_SPI_Periph+0x268>
		if(SPI_Handle->SPI_Config.ssm)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	7b1b      	ldrb	r3, [r3, #12]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d008      	beq.n	8000ade <Enable_SPI_Periph+0x23a>
			Config_SPI_Periph(GPIOE, nss_pin, AF5);
 8000acc:	7bfb      	ldrb	r3, [r7, #15]
 8000ace:	2205      	movs	r2, #5
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4817      	ldr	r0, [pc, #92]	; (8000b30 <Enable_SPI_Periph+0x28c>)
 8000ad4:	f7ff fec5 	bl	8000862 <Config_SPI_Periph>
			SPI_Handle->GPIOx = GPIOE;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	4a15      	ldr	r2, [pc, #84]	; (8000b30 <Enable_SPI_Periph+0x28c>)
 8000adc:	605a      	str	r2, [r3, #4]
		Config_SPI_Periph(GPIOE, sck_pin, AF5);
 8000ade:	7bbb      	ldrb	r3, [r7, #14]
 8000ae0:	2205      	movs	r2, #5
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4812      	ldr	r0, [pc, #72]	; (8000b30 <Enable_SPI_Periph+0x28c>)
 8000ae6:	f7ff febc 	bl	8000862 <Config_SPI_Periph>
		Config_SPI_Periph(GPIOE, miso_pin, AF5);
 8000aea:	7b3b      	ldrb	r3, [r7, #12]
 8000aec:	2205      	movs	r2, #5
 8000aee:	4619      	mov	r1, r3
 8000af0:	480f      	ldr	r0, [pc, #60]	; (8000b30 <Enable_SPI_Periph+0x28c>)
 8000af2:	f7ff feb6 	bl	8000862 <Config_SPI_Periph>
		Config_SPI_Periph(GPIOE, mosi_pin, AF5);
 8000af6:	7b7b      	ldrb	r3, [r7, #13]
 8000af8:	2205      	movs	r2, #5
 8000afa:	4619      	mov	r1, r3
 8000afc:	480c      	ldr	r0, [pc, #48]	; (8000b30 <Enable_SPI_Periph+0x28c>)
 8000afe:	f7ff feb0 	bl	8000862 <Config_SPI_Periph>
		RCC_APB2Cmd(SPI4_Enable, ENABLE);
 8000b02:	2101      	movs	r1, #1
 8000b04:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000b08:	f7ff fdb6 	bl	8000678 <RCC_APB2Cmd>
}
 8000b0c:	bf00      	nop
 8000b0e:	3710      	adds	r7, #16
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	40013000 	.word	0x40013000
 8000b18:	40020000 	.word	0x40020000
 8000b1c:	40020400 	.word	0x40020400
 8000b20:	40003800 	.word	0x40003800
 8000b24:	40020c00 	.word	0x40020c00
 8000b28:	40020800 	.word	0x40020800
 8000b2c:	40003c00 	.word	0x40003c00
 8000b30:	40021000 	.word	0x40021000

08000b34 <SPI_Init>:
 * 			selected. The soecified nss GPIO pin, will not be activated. If SSM = 0, the GPIO pins will be active,
 * 			and the SSOE bit will need to be set to determine whether the user wants the MCU to act as a master or have
 * 			multimaster capability.
 */
void SPI_Init(SPI_Handle_t *SPI_Handle)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]

	//Enable specified pins and clock access to specified SPI
	Enable_SPI_Periph(SPI_Handle);
 8000b3c:	6878      	ldr	r0, [r7, #4]
 8000b3e:	f7ff feb1 	bl	80008a4 <Enable_SPI_Periph>

	//Check if software slave management is enabled
	if(SPI_Handle->SPI_Config.ssm)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	7b1b      	ldrb	r3, [r3, #12]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d008      	beq.n	8000b5c <SPI_Init+0x28>
	{
		//Enable ssm bit in CR1
		SPI_Handle->SPIx->CR1 |= CR1_SSM_Enable;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000b58:	601a      	str	r2, [r3, #0]
 8000b5a:	e00b      	b.n	8000b74 <SPI_Init+0x40>
	}

	else
	{
		//if SSM is disabled check for SSOE flag
		if(SPI_Handle->SPI_Config.ssoe)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	7b5b      	ldrb	r3, [r3, #13]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d007      	beq.n	8000b74 <SPI_Init+0x40>
		{
			//Enable SSOE flag
			SPI_Handle->SPIx->CR2 |= CR2_SSOE_Enable;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	685a      	ldr	r2, [r3, #4]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f042 0204 	orr.w	r2, r2, #4
 8000b72:	605a      	str	r2, [r3, #4]
		}
	}

	//Set Baud rate control
	SPI_Handle->SPIx->CR1 |= (SPI_Handle->SPI_Config.clock_divisor << CR1_BR_Pos);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	6819      	ldr	r1, [r3, #0]
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	691b      	ldr	r3, [r3, #16]
 8000b7e:	00da      	lsls	r2, r3, #3
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	430a      	orrs	r2, r1
 8000b86:	601a      	str	r2, [r3, #0]

	//Set CPOL and CPHA
	SPI_Handle->SPIx->CR1 |= ((SPI_Handle->SPI_Config.cpol) << CR1_CPOL_Pos);
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	681a      	ldr	r2, [r3, #0]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	7d9b      	ldrb	r3, [r3, #22]
 8000b92:	005b      	lsls	r3, r3, #1
 8000b94:	4619      	mov	r1, r3
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	430a      	orrs	r2, r1
 8000b9c:	601a      	str	r2, [r3, #0]
	SPI_Handle->SPIx->CR1 |= ((SPI_Handle->SPI_Config.cpha) << CR1_CPHA_Pos);
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	7ddb      	ldrb	r3, [r3, #23]
 8000ba8:	4619      	mov	r1, r3
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	430a      	orrs	r2, r1
 8000bb0:	601a      	str	r2, [r3, #0]

	//Set to master or slave
	SPI_Handle->SPIx->CR1 |= ((SPI_Handle->SPI_Config.spi_bus_direction) << CR1_MSTR_Pos);
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	7e1b      	ldrb	r3, [r3, #24]
 8000bbc:	009b      	lsls	r3, r3, #2
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	430a      	orrs	r2, r1
 8000bc6:	601a      	str	r2, [r3, #0]

	//Set the data frame & LSB first
	SPI_Handle->SPIx->CR1 |= ((SPI_Handle->SPI_Config.lsbfirst) << CR1_LSBFIRST_Pos);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	681a      	ldr	r2, [r3, #0]
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	7d5b      	ldrb	r3, [r3, #21]
 8000bd2:	01db      	lsls	r3, r3, #7
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	430a      	orrs	r2, r1
 8000bdc:	601a      	str	r2, [r3, #0]
	SPI_Handle->SPIx->CR1 |= ((SPI_Handle->SPI_Config.data_frame) << CR1_DFF_Pos);
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	681a      	ldr	r2, [r3, #0]
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	7d1b      	ldrb	r3, [r3, #20]
 8000be8:	02db      	lsls	r3, r3, #11
 8000bea:	4619      	mov	r1, r3
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	430a      	orrs	r2, r1
 8000bf2:	601a      	str	r2, [r3, #0]

	//SPI_Handle->SPIx->CR1 |= CR1_BIDIMODE_Enable;
	//SPI_Handle->SPIx->CR1 |= CR1_BIDIOE_Flag;
}
 8000bf4:	bf00      	nop
 8000bf6:	3708      	adds	r7, #8
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <SPI_Transmit>:

void SPI_Transmit(SPI_Handle_t *SPI_Handle, uint8_t *pTxBuffer, uint8_t num_of_bytes)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	60f8      	str	r0, [r7, #12]
 8000c04:	60b9      	str	r1, [r7, #8]
 8000c06:	4613      	mov	r3, r2
 8000c08:	71fb      	strb	r3, [r7, #7]
	//Enable SPI peripheral
	SPI_Handle->SPIx->CR1 |= CR1_SPE_Enable;
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	681a      	ldr	r2, [r3, #0]
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000c18:	601a      	str	r2, [r3, #0]

	while(num_of_bytes > 0)
 8000c1a:	e016      	b.n	8000c4a <SPI_Transmit+0x4e>
	{
		//Ensure the TxE flag is set
		while(!(Check_Flag(SPI_Handle, SR_TXE_Flag)));
 8000c1c:	bf00      	nop
 8000c1e:	2102      	movs	r1, #2
 8000c20:	68f8      	ldr	r0, [r7, #12]
 8000c22:	f7ff fde9 	bl	80007f8 <Check_Flag>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d0f8      	beq.n	8000c1e <SPI_Transmit+0x22>

		if(SPI_Handle->SPI_Config.data_frame == Data_8_Bits)
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	7d1b      	ldrb	r3, [r3, #20]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d10a      	bne.n	8000c4a <SPI_Transmit+0x4e>
		{
			SPI_Handle->SPIx->DR = *(pTxBuffer);
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	781a      	ldrb	r2, [r3, #0]
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	60da      	str	r2, [r3, #12]
			num_of_bytes--;
 8000c3e:	79fb      	ldrb	r3, [r7, #7]
 8000c40:	3b01      	subs	r3, #1
 8000c42:	71fb      	strb	r3, [r7, #7]
			pTxBuffer++;
 8000c44:	68bb      	ldr	r3, [r7, #8]
 8000c46:	3301      	adds	r3, #1
 8000c48:	60bb      	str	r3, [r7, #8]
	while(num_of_bytes > 0)
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d1e5      	bne.n	8000c1c <SPI_Transmit+0x20>
		}
	}
	Disable_SPI(SPI_Handle);
 8000c50:	68f8      	ldr	r0, [r7, #12]
 8000c52:	f7ff fde6 	bl	8000822 <Disable_SPI>
}
 8000c56:	bf00      	nop
 8000c58:	3710      	adds	r7, #16
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}

08000c5e <SPI_Recieve>:

void SPI_Recieve(SPI_Handle_t *SPI_Handle, uint8_t *pRxBuffer, uint8_t num_of_bytes, uint8_t reg_address)
{
 8000c5e:	b580      	push	{r7, lr}
 8000c60:	b086      	sub	sp, #24
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	60f8      	str	r0, [r7, #12]
 8000c66:	60b9      	str	r1, [r7, #8]
 8000c68:	4611      	mov	r1, r2
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	460b      	mov	r3, r1
 8000c6e:	71fb      	strb	r3, [r7, #7]
 8000c70:	4613      	mov	r3, r2
 8000c72:	71bb      	strb	r3, [r7, #6]
	uint8_t dumm_value = 0x00;
 8000c74:	2300      	movs	r3, #0
 8000c76:	75fb      	strb	r3, [r7, #23]

	//Enable SPI peripheral
	SPI_Handle->SPIx->CR1 |= CR1_SPE_Enable;
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000c86:	601a      	str	r2, [r3, #0]

	//Send the address to read data from
	SPI_Handle->SPIx->DR = reg_address | 0x80;
 8000c88:	79bb      	ldrb	r3, [r7, #6]
 8000c8a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000c8e:	b2da      	uxtb	r2, r3
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	60da      	str	r2, [r3, #12]


	while(num_of_bytes > 0)
 8000c96:	e01f      	b.n	8000cd8 <SPI_Recieve+0x7a>
	{
		//Check TXE flag and send dummy value
		while(!(Check_Flag(SPI_Handle, SR_TXE_Flag)));
 8000c98:	bf00      	nop
 8000c9a:	2102      	movs	r1, #2
 8000c9c:	68f8      	ldr	r0, [r7, #12]
 8000c9e:	f7ff fdab 	bl	80007f8 <Check_Flag>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d0f8      	beq.n	8000c9a <SPI_Recieve+0x3c>
		SPI_Handle->SPIx->DR = dumm_value;
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	7dfa      	ldrb	r2, [r7, #23]
 8000cae:	60da      	str	r2, [r3, #12]

		//Ensure the RXNE flag is set
		while(!(Check_Flag(SPI_Handle, SR_RXNE_Flag)));
 8000cb0:	bf00      	nop
 8000cb2:	2101      	movs	r1, #1
 8000cb4:	68f8      	ldr	r0, [r7, #12]
 8000cb6:	f7ff fd9f 	bl	80007f8 <Check_Flag>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d0f8      	beq.n	8000cb2 <SPI_Recieve+0x54>
		*(pRxBuffer) = SPI_Handle->SPIx->DR;
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	68db      	ldr	r3, [r3, #12]
 8000cc6:	b2da      	uxtb	r2, r3
 8000cc8:	68bb      	ldr	r3, [r7, #8]
 8000cca:	701a      	strb	r2, [r3, #0]
		num_of_bytes--;
 8000ccc:	79fb      	ldrb	r3, [r7, #7]
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	71fb      	strb	r3, [r7, #7]
		pRxBuffer++;
 8000cd2:	68bb      	ldr	r3, [r7, #8]
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	60bb      	str	r3, [r7, #8]
	while(num_of_bytes > 0)
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d1dc      	bne.n	8000c98 <SPI_Recieve+0x3a>
	}

	Disable_SPI(SPI_Handle);
 8000cde:	68f8      	ldr	r0, [r7, #12]
 8000ce0:	f7ff fd9f 	bl	8000822 <Disable_SPI>
}
 8000ce4:	bf00      	nop
 8000ce6:	3718      	adds	r7, #24
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}

08000cec <UART_Config>:
 *
 * @param	baudrate: Allows the user to input their desired baud-rate for the UART peripheral.
 *
 */
void UART_Config(UART_Config_t *UART_Config, USART_TypeDef *UARTx, uint16_t mode, uint32_t baudrate)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b085      	sub	sp, #20
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	60f8      	str	r0, [r7, #12]
 8000cf4:	60b9      	str	r1, [r7, #8]
 8000cf6:	603b      	str	r3, [r7, #0]
 8000cf8:	4613      	mov	r3, r2
 8000cfa:	80fb      	strh	r3, [r7, #6]
	UART_Config->UARTx = UARTx;
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	68ba      	ldr	r2, [r7, #8]
 8000d00:	611a      	str	r2, [r3, #16]
	UART_Config->Mode = mode;
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	88fa      	ldrh	r2, [r7, #6]
 8000d06:	819a      	strh	r2, [r3, #12]
	UART_Config->BaudRate = baudrate;
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	683a      	ldr	r2, [r7, #0]
 8000d0c:	609a      	str	r2, [r3, #8]
	UART_Config->World_Length = UART_WORDLEN_8BITS;
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	2200      	movs	r2, #0
 8000d12:	805a      	strh	r2, [r3, #2]
	UART_Config->Parity = UART_PARITY_DISABLED;
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	2200      	movs	r2, #0
 8000d18:	80da      	strh	r2, [r3, #6]
	UART_Config->oversampling = UART_OVERSAMPLING_16;
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	809a      	strh	r2, [r3, #4]
	UART_Config->Stop_Bits = UART_STOPBITS_1;
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	2200      	movs	r2, #0
 8000d24:	801a      	strh	r2, [r3, #0]
}
 8000d26:	bf00      	nop
 8000d28:	3714      	adds	r7, #20
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr

08000d32 <Select_UART_Periph>:
 *
 * @param	alt_function: Defines the alternate function value to input into the Alternate function register.
 *
 */
void Select_UART_Periph(GPIO_TypeDef *GPIOx, uint8_t pin, AFR_Config_t alt_function)
{
 8000d32:	b580      	push	{r7, lr}
 8000d34:	b08c      	sub	sp, #48	; 0x30
 8000d36:	af04      	add	r7, sp, #16
 8000d38:	6078      	str	r0, [r7, #4]
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	70fb      	strb	r3, [r7, #3]
 8000d3e:	4613      	mov	r3, r2
 8000d40:	70bb      	strb	r3, [r7, #2]
	GPIO_Config_t GPIOx_UARTx_Tx, GPIOx_UARTx_Rx;

	GPIO_Config(&GPIOx_UARTx_Tx, GPIOx, pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000d42:	78fa      	ldrb	r2, [r7, #3]
 8000d44:	f107 0014 	add.w	r0, r7, #20
 8000d48:	2300      	movs	r3, #0
 8000d4a:	9302      	str	r3, [sp, #8]
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	9301      	str	r3, [sp, #4]
 8000d50:	2300      	movs	r3, #0
 8000d52:	9300      	str	r3, [sp, #0]
 8000d54:	2302      	movs	r3, #2
 8000d56:	6879      	ldr	r1, [r7, #4]
 8000d58:	f7ff fa3c 	bl	80001d4 <GPIO_Config>
	GPIO_Init(&GPIOx_UARTx_Tx, alt_function);
 8000d5c:	78ba      	ldrb	r2, [r7, #2]
 8000d5e:	f107 0314 	add.w	r3, r7, #20
 8000d62:	4611      	mov	r1, r2
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff fb1d 	bl	80003a4 <GPIO_Init>

	GPIO_Config(&GPIOx_UARTx_Rx, GPIOx, (pin + 1), GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000d6a:	78fb      	ldrb	r3, [r7, #3]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	b2da      	uxtb	r2, r3
 8000d70:	f107 0008 	add.w	r0, r7, #8
 8000d74:	2300      	movs	r3, #0
 8000d76:	9302      	str	r3, [sp, #8]
 8000d78:	2300      	movs	r3, #0
 8000d7a:	9301      	str	r3, [sp, #4]
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	9300      	str	r3, [sp, #0]
 8000d80:	2302      	movs	r3, #2
 8000d82:	6879      	ldr	r1, [r7, #4]
 8000d84:	f7ff fa26 	bl	80001d4 <GPIO_Config>
	GPIO_Init(&GPIOx_UARTx_Rx, alt_function);
 8000d88:	78ba      	ldrb	r2, [r7, #2]
 8000d8a:	f107 0308 	add.w	r3, r7, #8
 8000d8e:	4611      	mov	r1, r2
 8000d90:	4618      	mov	r0, r3
 8000d92:	f7ff fb07 	bl	80003a4 <GPIO_Init>
}
 8000d96:	bf00      	nop
 8000d98:	3720      	adds	r7, #32
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
	...

08000da0 <Enable_UART_Periph>:
 * 			based on the peripheral selected by the user.
 *
 * @param	UARTx: Defines which UART peripheral the user chooses, this can be: USART1, USART2 or USART6.
 */
void Enable_UART_Periph(USART_TypeDef *UARTx)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
	if(UARTx == USART2)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	4a1c      	ldr	r2, [pc, #112]	; (8000e1c <Enable_UART_Periph+0x7c>)
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d10f      	bne.n	8000dd0 <Enable_UART_Periph+0x30>
	{

		Select_UART_Periph(GPIOA, Pin2, AF7);
 8000db0:	2207      	movs	r2, #7
 8000db2:	2102      	movs	r1, #2
 8000db4:	481a      	ldr	r0, [pc, #104]	; (8000e20 <Enable_UART_Periph+0x80>)
 8000db6:	f7ff ffbc 	bl	8000d32 <Select_UART_Periph>
		Select_UART_Periph(GPIOD, Pin5, AF7);
 8000dba:	2207      	movs	r2, #7
 8000dbc:	2105      	movs	r1, #5
 8000dbe:	4819      	ldr	r0, [pc, #100]	; (8000e24 <Enable_UART_Periph+0x84>)
 8000dc0:	f7ff ffb7 	bl	8000d32 <Select_UART_Periph>

		RCC_APB1Cmd(USART2_Enable, ENABLE);
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000dca:	f7ff fc35 	bl	8000638 <RCC_APB1Cmd>
		Select_UART_Periph(GPIOC, Pin6, AF7);

		RCC_APB2Cmd(USART6_Enable, ENABLE);

	}
}
 8000dce:	e020      	b.n	8000e12 <Enable_UART_Periph+0x72>
	else if(UARTx == USART1)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	4a15      	ldr	r2, [pc, #84]	; (8000e28 <Enable_UART_Periph+0x88>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d10e      	bne.n	8000df6 <Enable_UART_Periph+0x56>
		Select_UART_Periph(GPIOA, Pin9, AF7);
 8000dd8:	2207      	movs	r2, #7
 8000dda:	2109      	movs	r1, #9
 8000ddc:	4810      	ldr	r0, [pc, #64]	; (8000e20 <Enable_UART_Periph+0x80>)
 8000dde:	f7ff ffa8 	bl	8000d32 <Select_UART_Periph>
		Select_UART_Periph(GPIOB, Pin6, AF7);
 8000de2:	2207      	movs	r2, #7
 8000de4:	2106      	movs	r1, #6
 8000de6:	4811      	ldr	r0, [pc, #68]	; (8000e2c <Enable_UART_Periph+0x8c>)
 8000de8:	f7ff ffa3 	bl	8000d32 <Select_UART_Periph>
		RCC_APB2Cmd(USART1_Enable, ENABLE);
 8000dec:	2101      	movs	r1, #1
 8000dee:	2010      	movs	r0, #16
 8000df0:	f7ff fc42 	bl	8000678 <RCC_APB2Cmd>
}
 8000df4:	e00d      	b.n	8000e12 <Enable_UART_Periph+0x72>
		Select_UART_Periph(GPIOA, Pin11, AF8);
 8000df6:	2208      	movs	r2, #8
 8000df8:	210b      	movs	r1, #11
 8000dfa:	4809      	ldr	r0, [pc, #36]	; (8000e20 <Enable_UART_Periph+0x80>)
 8000dfc:	f7ff ff99 	bl	8000d32 <Select_UART_Periph>
		Select_UART_Periph(GPIOC, Pin6, AF7);
 8000e00:	2207      	movs	r2, #7
 8000e02:	2106      	movs	r1, #6
 8000e04:	480a      	ldr	r0, [pc, #40]	; (8000e30 <Enable_UART_Periph+0x90>)
 8000e06:	f7ff ff94 	bl	8000d32 <Select_UART_Periph>
		RCC_APB2Cmd(USART6_Enable, ENABLE);
 8000e0a:	2101      	movs	r1, #1
 8000e0c:	2020      	movs	r0, #32
 8000e0e:	f7ff fc33 	bl	8000678 <RCC_APB2Cmd>
}
 8000e12:	bf00      	nop
 8000e14:	3708      	adds	r7, #8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	40004400 	.word	0x40004400
 8000e20:	40020000 	.word	0x40020000
 8000e24:	40020c00 	.word	0x40020c00
 8000e28:	40011000 	.word	0x40011000
 8000e2c:	40020400 	.word	0x40020400
 8000e30:	40020800 	.word	0x40020800

08000e34 <Set_BaudRate>:
 *@param	ClockSource: Defines the specific clock source for the MCU which includes SYSCLK,
 *			HCLK, PCLK1, PCLK2.
 *
 */
void Set_BaudRate(RCC_ClockFrequency_t *ClockSource, UART_Config_t *UART_Config)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b08a      	sub	sp, #40	; 0x28
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	6039      	str	r1, [r7, #0]
	RCC_GetClockFreq(ClockSource);
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f7ff fc3a 	bl	80006b8 <RCC_GetClockFreq>

	uint32_t periph_clk, over8, usartdiv, baudrate;
	uint32_t mantissa_value, fraction_value, tempvariable = 0;
 8000e44:	2300      	movs	r3, #0
 8000e46:	623b      	str	r3, [r7, #32]

	over8 = (UART_Config->UARTx->CR1) & (UART_CR1_OVER8_Mask);
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	691b      	ldr	r3, [r3, #16]
 8000e4c:	68db      	ldr	r3, [r3, #12]
 8000e4e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000e52:	61fb      	str	r3, [r7, #28]
	baudrate = UART_Config->BaudRate;
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	689b      	ldr	r3, [r3, #8]
 8000e58:	61bb      	str	r3, [r7, #24]

	if(UART_Config->UARTx == USART2)
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	691b      	ldr	r3, [r3, #16]
 8000e5e:	4a32      	ldr	r2, [pc, #200]	; (8000f28 <Set_BaudRate+0xf4>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d103      	bne.n	8000e6c <Set_BaudRate+0x38>
	{
		periph_clk = ClockSource->PCLCK1;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	627b      	str	r3, [r7, #36]	; 0x24
 8000e6a:	e002      	b.n	8000e72 <Set_BaudRate+0x3e>
	}

	else
	{
		periph_clk = ClockSource->PCLCK2;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	68db      	ldr	r3, [r3, #12]
 8000e70:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/*Over-sampling by 16*/
	if(over8 == 0)
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d125      	bne.n	8000ec4 <Set_BaudRate+0x90>
	{
		usartdiv = (periph_clk * 100)/(16 * baudrate);
 8000e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e7a:	2264      	movs	r2, #100	; 0x64
 8000e7c:	fb03 f202 	mul.w	r2, r3, r2
 8000e80:	69bb      	ldr	r3, [r7, #24]
 8000e82:	011b      	lsls	r3, r3, #4
 8000e84:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e88:	617b      	str	r3, [r7, #20]
		mantissa_value = usartdiv/100;
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	4a27      	ldr	r2, [pc, #156]	; (8000f2c <Set_BaudRate+0xf8>)
 8000e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8000e92:	095b      	lsrs	r3, r3, #5
 8000e94:	613b      	str	r3, [r7, #16]
		tempvariable |= mantissa_value << 4;
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	011b      	lsls	r3, r3, #4
 8000e9a:	6a3a      	ldr	r2, [r7, #32]
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	623b      	str	r3, [r7, #32]

		fraction_value = (((usartdiv - (mantissa_value * 100)) * 16) + 50)/100;
 8000ea0:	693b      	ldr	r3, [r7, #16]
 8000ea2:	2264      	movs	r2, #100	; 0x64
 8000ea4:	fb02 f303 	mul.w	r3, r2, r3
 8000ea8:	697a      	ldr	r2, [r7, #20]
 8000eaa:	1ad3      	subs	r3, r2, r3
 8000eac:	011b      	lsls	r3, r3, #4
 8000eae:	3332      	adds	r3, #50	; 0x32
 8000eb0:	4a1e      	ldr	r2, [pc, #120]	; (8000f2c <Set_BaudRate+0xf8>)
 8000eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8000eb6:	095b      	lsrs	r3, r3, #5
 8000eb8:	60fb      	str	r3, [r7, #12]
		tempvariable |= fraction_value;
 8000eba:	6a3a      	ldr	r2, [r7, #32]
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	4313      	orrs	r3, r2
 8000ec0:	623b      	str	r3, [r7, #32]
 8000ec2:	e024      	b.n	8000f0e <Set_BaudRate+0xda>
	}

	/*Over-sampling by 8*/
	else
	{
		usartdiv = ((periph_clk * 100)/(8 * baudrate));
 8000ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec6:	2264      	movs	r2, #100	; 0x64
 8000ec8:	fb03 f202 	mul.w	r2, r3, r2
 8000ecc:	69bb      	ldr	r3, [r7, #24]
 8000ece:	00db      	lsls	r3, r3, #3
 8000ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ed4:	617b      	str	r3, [r7, #20]
		mantissa_value = usartdiv/100;
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	4a14      	ldr	r2, [pc, #80]	; (8000f2c <Set_BaudRate+0xf8>)
 8000eda:	fba2 2303 	umull	r2, r3, r2, r3
 8000ede:	095b      	lsrs	r3, r3, #5
 8000ee0:	613b      	str	r3, [r7, #16]
		tempvariable |= (mantissa_value << 4);
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	011b      	lsls	r3, r3, #4
 8000ee6:	6a3a      	ldr	r2, [r7, #32]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	623b      	str	r3, [r7, #32]
		fraction_value = (((usartdiv - (mantissa_value * 100)) * 8) + 50)/100;
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	2264      	movs	r2, #100	; 0x64
 8000ef0:	fb02 f303 	mul.w	r3, r2, r3
 8000ef4:	697a      	ldr	r2, [r7, #20]
 8000ef6:	1ad3      	subs	r3, r2, r3
 8000ef8:	00db      	lsls	r3, r3, #3
 8000efa:	3332      	adds	r3, #50	; 0x32
 8000efc:	4a0b      	ldr	r2, [pc, #44]	; (8000f2c <Set_BaudRate+0xf8>)
 8000efe:	fba2 2303 	umull	r2, r3, r2, r3
 8000f02:	095b      	lsrs	r3, r3, #5
 8000f04:	60fb      	str	r3, [r7, #12]
		tempvariable |= fraction_value;
 8000f06:	6a3a      	ldr	r2, [r7, #32]
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	623b      	str	r3, [r7, #32]
	}

	UART_Config->UARTx->BRR |= tempvariable;
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	691b      	ldr	r3, [r3, #16]
 8000f12:	6899      	ldr	r1, [r3, #8]
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	691b      	ldr	r3, [r3, #16]
 8000f18:	6a3a      	ldr	r2, [r7, #32]
 8000f1a:	430a      	orrs	r2, r1
 8000f1c:	609a      	str	r2, [r3, #8]
}
 8000f1e:	bf00      	nop
 8000f20:	3728      	adds	r7, #40	; 0x28
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40004400 	.word	0x40004400
 8000f2c:	51eb851f 	.word	0x51eb851f

08000f30 <UART_Init>:
 *
 * @param	UART_Config_t: This points to the UART_Config_t data structure that holds all of the information for the
 * 			specific UART peripheral.
 */
void UART_Init(UART_Config_t *UART_Config)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
	RCC_ClockFrequency_t Clock_Source;

	Enable_UART_Periph(UART_Config->UARTx);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	691b      	ldr	r3, [r3, #16]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff ff2f 	bl	8000da0 <Enable_UART_Periph>

	/**Configuring UART**/

	/*Select the Word-Length (8 bits/9 bits)*/
	UART_Config->UARTx->CR1 &= ~UART_WORDLEN_9BITS;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	691b      	ldr	r3, [r3, #16]
 8000f46:	68da      	ldr	r2, [r3, #12]
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	691b      	ldr	r3, [r3, #16]
 8000f4c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000f50:	60da      	str	r2, [r3, #12]
	UART_Config->UARTx->CR1 |= UART_Config->World_Length;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	691b      	ldr	r3, [r3, #16]
 8000f56:	68da      	ldr	r2, [r3, #12]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	885b      	ldrh	r3, [r3, #2]
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	691b      	ldr	r3, [r3, #16]
 8000f62:	430a      	orrs	r2, r1
 8000f64:	60da      	str	r2, [r3, #12]

	/*Select over-sampling (8 or 16)*/
	UART_Config->UARTx->CR1 &= ~UART_OVERSAMPLING_8;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	691b      	ldr	r3, [r3, #16]
 8000f6a:	68da      	ldr	r2, [r3, #12]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	691b      	ldr	r3, [r3, #16]
 8000f70:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000f74:	60da      	str	r2, [r3, #12]
	UART_Config->UARTx->CR1 |= UART_Config->oversampling;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	691b      	ldr	r3, [r3, #16]
 8000f7a:	68da      	ldr	r2, [r3, #12]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	889b      	ldrh	r3, [r3, #4]
 8000f80:	4619      	mov	r1, r3
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	691b      	ldr	r3, [r3, #16]
 8000f86:	430a      	orrs	r2, r1
 8000f88:	60da      	str	r2, [r3, #12]

	/*Select transmission direction (Tx, Rx or Tx & Rx)*/
	UART_Config->UARTx->CR1 &= ~UART_MODE_TXRX;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	691b      	ldr	r3, [r3, #16]
 8000f8e:	68da      	ldr	r2, [r3, #12]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	691b      	ldr	r3, [r3, #16]
 8000f94:	f022 020c 	bic.w	r2, r2, #12
 8000f98:	60da      	str	r2, [r3, #12]
	UART_Config->UARTx->CR1 |= UART_Config->Mode;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	691b      	ldr	r3, [r3, #16]
 8000f9e:	68da      	ldr	r2, [r3, #12]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	899b      	ldrh	r3, [r3, #12]
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	691b      	ldr	r3, [r3, #16]
 8000faa:	430a      	orrs	r2, r1
 8000fac:	60da      	str	r2, [r3, #12]

	/*Select parity (odd or even)*/
	UART_Config->UARTx->CR1 &= ~UART_PARITY_ODD;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	691b      	ldr	r3, [r3, #16]
 8000fb2:	68da      	ldr	r2, [r3, #12]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	691b      	ldr	r3, [r3, #16]
 8000fb8:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8000fbc:	60da      	str	r2, [r3, #12]
	UART_Config->UARTx->CR1 |= UART_Config->Parity;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	691b      	ldr	r3, [r3, #16]
 8000fc2:	68da      	ldr	r2, [r3, #12]
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	88db      	ldrh	r3, [r3, #6]
 8000fc8:	4619      	mov	r1, r3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	691b      	ldr	r3, [r3, #16]
 8000fce:	430a      	orrs	r2, r1
 8000fd0:	60da      	str	r2, [r3, #12]

	/*Select number of stop bits (0.5, 1, 1.5, 2)*/
	UART_Config->UARTx->CR2 &= ~UART_STOPBITS_1_5;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	691b      	ldr	r3, [r3, #16]
 8000fd6:	691a      	ldr	r2, [r3, #16]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	691b      	ldr	r3, [r3, #16]
 8000fdc:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000fe0:	611a      	str	r2, [r3, #16]
	UART_Config->UARTx->CR2 |= UART_Config->Stop_Bits;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	691b      	ldr	r3, [r3, #16]
 8000fe6:	691a      	ldr	r2, [r3, #16]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	881b      	ldrh	r3, [r3, #0]
 8000fec:	4619      	mov	r1, r3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	691b      	ldr	r3, [r3, #16]
 8000ff2:	430a      	orrs	r2, r1
 8000ff4:	611a      	str	r2, [r3, #16]

	/*Calculate and set baud-rate*/
	Set_BaudRate(&Clock_Source, UART_Config);
 8000ff6:	f107 0308 	add.w	r3, r7, #8
 8000ffa:	6879      	ldr	r1, [r7, #4]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff ff19 	bl	8000e34 <Set_BaudRate>

	/*Enable UART*/
	UART_Config->UARTx->CR1 |= UART_CR1_Enable;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	691b      	ldr	r3, [r3, #16]
 8001006:	68da      	ldr	r2, [r3, #12]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	691b      	ldr	r3, [r3, #16]
 800100c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001010:	60da      	str	r2, [r3, #12]

}
 8001012:	bf00      	nop
 8001014:	3718      	adds	r7, #24
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}

0800101a <WriteByte>:
 * 			specific UART peripheral.
 *
 * @param	data: This specifies the data the user wishes to transmit.
 */
void WriteByte(UART_Config_t *UART_Config, uint16_t data)
{
 800101a:	b480      	push	{r7}
 800101c:	b083      	sub	sp, #12
 800101e:	af00      	add	r7, sp, #0
 8001020:	6078      	str	r0, [r7, #4]
 8001022:	460b      	mov	r3, r1
 8001024:	807b      	strh	r3, [r7, #2]
	while(!(UART_Config->UARTx->SR) && (UART_SR_TXE_Mask)){}
 8001026:	bf00      	nop
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	691b      	ldr	r3, [r3, #16]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d0fa      	beq.n	8001028 <WriteByte+0xe>

	//Word length is 9 bits
	if(UART_Config->UARTx->CR1 & UART_WORDLEN_9BITS)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	691b      	ldr	r3, [r3, #16]
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800103c:	2b00      	cmp	r3, #0
 800103e:	d01a      	beq.n	8001076 <WriteByte+0x5c>
	{
		//If parity is enabled 8 bits of data are sent with the 9th bit being the parity bit
		if((UART_Config->UARTx->CR1 & UART_PARITY_EVEN) || (UART_Config->UARTx->CR1 & UART_PARITY_ODD))
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	691b      	ldr	r3, [r3, #16]
 8001044:	68db      	ldr	r3, [r3, #12]
 8001046:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800104a:	2b00      	cmp	r3, #0
 800104c:	d106      	bne.n	800105c <WriteByte+0x42>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	691b      	ldr	r3, [r3, #16]
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001058:	2b00      	cmp	r3, #0
 800105a:	d005      	beq.n	8001068 <WriteByte+0x4e>
		{
			UART_Config->UARTx->DR = ((uint8_t)data);
 800105c:	887b      	ldrh	r3, [r7, #2]
 800105e:	b2da      	uxtb	r2, r3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	691b      	ldr	r3, [r3, #16]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	e021      	b.n	80010ac <WriteByte+0x92>
		}

		//If parity is disabled then all 9 bits of data will be read as information
		else
		{
			UART_Config->UARTx->DR = (data & 0x1FF);
 8001068:	887a      	ldrh	r2, [r7, #2]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	691b      	ldr	r3, [r3, #16]
 800106e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001072:	605a      	str	r2, [r3, #4]
		else
		{
			UART_Config->UARTx->DR = ((uint8_t)data);
		}
	}
}
 8001074:	e01a      	b.n	80010ac <WriteByte+0x92>
		if((UART_Config->UARTx->CR1 & UART_PARITY_EVEN) || (UART_Config->UARTx->CR1 & UART_PARITY_ODD))
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	691b      	ldr	r3, [r3, #16]
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001080:	2b00      	cmp	r3, #0
 8001082:	d106      	bne.n	8001092 <WriteByte+0x78>
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	691b      	ldr	r3, [r3, #16]
 8001088:	68db      	ldr	r3, [r3, #12]
 800108a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800108e:	2b00      	cmp	r3, #0
 8001090:	d006      	beq.n	80010a0 <WriteByte+0x86>
			UART_Config->UARTx->DR = (data & 0x7F);
 8001092:	887a      	ldrh	r2, [r7, #2]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	691b      	ldr	r3, [r3, #16]
 8001098:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	e005      	b.n	80010ac <WriteByte+0x92>
			UART_Config->UARTx->DR = ((uint8_t)data);
 80010a0:	887b      	ldrh	r3, [r7, #2]
 80010a2:	b2da      	uxtb	r2, r3
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	691b      	ldr	r3, [r3, #16]
 80010a8:	605a      	str	r2, [r3, #4]
}
 80010aa:	e7ff      	b.n	80010ac <WriteByte+0x92>
 80010ac:	bf00      	nop
 80010ae:	370c      	adds	r7, #12
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr

080010b8 <main>:
#include "stm32f401_spi.h"


int main()
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b094      	sub	sp, #80	; 0x50
 80010bc:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI_Example;
	UART_Config_t Debug;

	uint8_t data_transmit[4] = {0x74, 0x40, 0x75, 0x80};
 80010be:	4b2e      	ldr	r3, [pc, #184]	; (8001178 <main+0xc0>)
 80010c0:	60fb      	str	r3, [r7, #12]
	uint8_t data_recieve[5];

	UART_Config(&Debug, USART2, UART_MODE_TX, 115200);
 80010c2:	f107 0010 	add.w	r0, r7, #16
 80010c6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80010ca:	2208      	movs	r2, #8
 80010cc:	492b      	ldr	r1, [pc, #172]	; (800117c <main+0xc4>)
 80010ce:	f7ff fe0d 	bl	8000cec <UART_Config>
	UART_Init(&Debug);
 80010d2:	f107 0310 	add.w	r3, r7, #16
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff ff2a 	bl	8000f30 <UART_Init>

	SPI_Example.SPI_Config.ssm = SSM_Disable;
 80010dc:	2300      	movs	r3, #0
 80010de:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	SPI_Example.SPI_Config.ssoe = SSOE_Enable;
 80010e2:	2301      	movs	r3, #1
 80010e4:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	SPI_Example.SPIx = SPI1;
 80010e8:	4b25      	ldr	r3, [pc, #148]	; (8001180 <main+0xc8>)
 80010ea:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_Example.SPI_Config.pin_sck = Pin5;
 80010ec:	2305      	movs	r3, #5
 80010ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	SPI_Example.SPI_Config.pin_nss = Pin4;
 80010f2:	2304      	movs	r3, #4
 80010f4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	SPI_Example.SPI_Config.pin_mosi = Pin7;
 80010f8:	2307      	movs	r3, #7
 80010fa:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	SPI_Example.SPI_Config.pin_miso = Pin6;
 80010fe:	2306      	movs	r3, #6
 8001100:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	SPI_Example.SPI_Config.clock_divisor = DIV16; //This will set SPI Clk to 1MHz (16MHz/16)
 8001104:	2303      	movs	r3, #3
 8001106:	637b      	str	r3, [r7, #52]	; 0x34

	SPI_Example.SPI_Config.data_frame = Data_8_Bits;
 8001108:	2300      	movs	r3, #0
 800110a:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
	SPI_Example.SPI_Config.cpha = Falling_Edge;
 800110e:	2301      	movs	r3, #1
 8001110:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	SPI_Example.SPI_Config.cpol = Even_Polarity;
 8001114:	2301      	movs	r3, #1
 8001116:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	SPI_Example.SPI_Config.lsbfirst = MSB_First;
 800111a:	2300      	movs	r3, #0
 800111c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	SPI_Example.SPI_Config.spi_bus_direction = SPI_Master;
 8001120:	2301      	movs	r3, #1
 8001122:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

	SPI_Init(&SPI_Example);
 8001126:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff fd02 	bl	8000b34 <SPI_Init>

	SPI_Transmit(&SPI_Example, data_transmit, 4);
 8001130:	f107 010c 	add.w	r1, r7, #12
 8001134:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001138:	2204      	movs	r2, #4
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff fd5e 	bl	8000bfc <SPI_Transmit>

	SPI_Recieve(&SPI_Example, data_recieve, 3, 0xF4);
 8001140:	1d39      	adds	r1, r7, #4
 8001142:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001146:	23f4      	movs	r3, #244	; 0xf4
 8001148:	2203      	movs	r2, #3
 800114a:	f7ff fd88 	bl	8000c5e <SPI_Recieve>

	for(int i = 0; i < 6; i++)
 800114e:	2300      	movs	r3, #0
 8001150:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001152:	e00d      	b.n	8001170 <main+0xb8>
	{
		WriteByte(&Debug, data_recieve[i]);
 8001154:	1d3a      	adds	r2, r7, #4
 8001156:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001158:	4413      	add	r3, r2
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	b29a      	uxth	r2, r3
 800115e:	f107 0310 	add.w	r3, r7, #16
 8001162:	4611      	mov	r1, r2
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff ff58 	bl	800101a <WriteByte>
	for(int i = 0; i < 6; i++)
 800116a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800116c:	3301      	adds	r3, #1
 800116e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001170:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001172:	2b05      	cmp	r3, #5
 8001174:	ddee      	ble.n	8001154 <main+0x9c>
	}


	while(1)
 8001176:	e7fe      	b.n	8001176 <main+0xbe>
 8001178:	80754074 	.word	0x80754074
 800117c:	40004400 	.word	0x40004400
 8001180:	40013000 	.word	0x40013000

08001184 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001184:	480d      	ldr	r0, [pc, #52]	; (80011bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001186:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001188:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800118c:	480c      	ldr	r0, [pc, #48]	; (80011c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800118e:	490d      	ldr	r1, [pc, #52]	; (80011c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001190:	4a0d      	ldr	r2, [pc, #52]	; (80011c8 <LoopForever+0xe>)
  movs r3, #0
 8001192:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001194:	e002      	b.n	800119c <LoopCopyDataInit>

08001196 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001196:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001198:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800119a:	3304      	adds	r3, #4

0800119c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800119c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800119e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011a0:	d3f9      	bcc.n	8001196 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011a2:	4a0a      	ldr	r2, [pc, #40]	; (80011cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80011a4:	4c0a      	ldr	r4, [pc, #40]	; (80011d0 <LoopForever+0x16>)
  movs r3, #0
 80011a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011a8:	e001      	b.n	80011ae <LoopFillZerobss>

080011aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011ac:	3204      	adds	r2, #4

080011ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011b0:	d3fb      	bcc.n	80011aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80011b2:	f000 f811 	bl	80011d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011b6:	f7ff ff7f 	bl	80010b8 <main>

080011ba <LoopForever>:

LoopForever:
  b LoopForever
 80011ba:	e7fe      	b.n	80011ba <LoopForever>
  ldr   r0, =_estack
 80011bc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80011c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011c4:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 80011c8:	08001240 	.word	0x08001240
  ldr r2, =_sbss
 80011cc:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 80011d0:	2000003c 	.word	0x2000003c

080011d4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011d4:	e7fe      	b.n	80011d4 <ADC_IRQHandler>
	...

080011d8 <__libc_init_array>:
 80011d8:	b570      	push	{r4, r5, r6, lr}
 80011da:	4d0d      	ldr	r5, [pc, #52]	; (8001210 <__libc_init_array+0x38>)
 80011dc:	4c0d      	ldr	r4, [pc, #52]	; (8001214 <__libc_init_array+0x3c>)
 80011de:	1b64      	subs	r4, r4, r5
 80011e0:	10a4      	asrs	r4, r4, #2
 80011e2:	2600      	movs	r6, #0
 80011e4:	42a6      	cmp	r6, r4
 80011e6:	d109      	bne.n	80011fc <__libc_init_array+0x24>
 80011e8:	4d0b      	ldr	r5, [pc, #44]	; (8001218 <__libc_init_array+0x40>)
 80011ea:	4c0c      	ldr	r4, [pc, #48]	; (800121c <__libc_init_array+0x44>)
 80011ec:	f000 f818 	bl	8001220 <_init>
 80011f0:	1b64      	subs	r4, r4, r5
 80011f2:	10a4      	asrs	r4, r4, #2
 80011f4:	2600      	movs	r6, #0
 80011f6:	42a6      	cmp	r6, r4
 80011f8:	d105      	bne.n	8001206 <__libc_init_array+0x2e>
 80011fa:	bd70      	pop	{r4, r5, r6, pc}
 80011fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8001200:	4798      	blx	r3
 8001202:	3601      	adds	r6, #1
 8001204:	e7ee      	b.n	80011e4 <__libc_init_array+0xc>
 8001206:	f855 3b04 	ldr.w	r3, [r5], #4
 800120a:	4798      	blx	r3
 800120c:	3601      	adds	r6, #1
 800120e:	e7f2      	b.n	80011f6 <__libc_init_array+0x1e>
 8001210:	08001238 	.word	0x08001238
 8001214:	08001238 	.word	0x08001238
 8001218:	08001238 	.word	0x08001238
 800121c:	0800123c 	.word	0x0800123c

08001220 <_init>:
 8001220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001222:	bf00      	nop
 8001224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001226:	bc08      	pop	{r3}
 8001228:	469e      	mov	lr, r3
 800122a:	4770      	bx	lr

0800122c <_fini>:
 800122c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800122e:	bf00      	nop
 8001230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001232:	bc08      	pop	{r3}
 8001234:	469e      	mov	lr, r3
 8001236:	4770      	bx	lr
