Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Oct 24 14:40:08 2025
| Host         : eecs-digital-14 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 ddr3_top/ddr3_controller_inst/stage2_bank_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_controller_clk_wiz_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ddr3_top/ddr3_controller_inst/o_wb_stall_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_controller_clk_wiz_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_controller_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_controller_clk_wiz_0 rise@12.000ns - clk_controller_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.258ns  (logic 3.717ns (33.017%)  route 7.541ns (66.983%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 10.377 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_controller_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_i/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    clk_wiz_i/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  clk_wiz_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    clk_wiz_i/clk_controller_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  clk_wiz_i/clkout1_buf/O
                         net (fo=2669, estimated)     1.566    -1.024    ddr3_top/ddr3_controller_inst/i_controller_clk
    SLICE_X53Y15         FDRE                                         r  ddr3_top/ddr3_controller_inst/stage2_bank_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.568 r  ddr3_top/ddr3_controller_inst/stage2_bank_reg[1]/Q
                         net (fo=116, estimated)      0.908     0.340    ddr3_top/ddr3_controller_inst/stage2_bank[1]
    SLICE_X52Y17         LUT6 (Prop_lut6_I2_O)        0.124     0.464 r  ddr3_top/ddr3_controller_inst/o_phy_cmd[64]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.464    ddr3_top/ddr3_controller_inst/o_phy_cmd[64]_INST_0_i_3_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I1_O)      0.214     0.678 r  ddr3_top/ddr3_controller_inst/o_phy_cmd[64]_INST_0_i_1/O
                         net (fo=48, estimated)       0.863     1.541    ddr3_top/ddr3_controller_inst/o_phy_cmd[64]_INST_0_i_1_n_0
    SLICE_X52Y16         LUT2 (Prop_lut2_I0_O)        0.323     1.864 r  ddr3_top/ddr3_controller_inst/o_phy_cmd[70]_INST_0_i_1/O
                         net (fo=21, estimated)       0.576     2.440    ddr3_top/ddr3_controller_inst/o_phy_cmd[70]_INST_0_i_1_n_0
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.328     2.768 f  ddr3_top/ddr3_controller_inst/o_phy_cmd[70]_INST_0_i_2/O
                         net (fo=32, estimated)       0.712     3.480    ddr3_top/ddr3_controller_inst/o_phy_cmd[70]_INST_0_i_2_n_0
    SLICE_X51Y16         LUT4 (Prop_lut4_I3_O)        0.150     3.630 r  ddr3_top/ddr3_controller_inst/delay_before_precharge_counter_q[1][2]_i_2/O
                         net (fo=19, estimated)       0.989     4.619    ddr3_top/ddr3_controller_inst/delay_before_precharge_counter_q[1][2]_i_2_n_0
    SLICE_X59Y12         LUT5 (Prop_lut5_I1_O)        0.326     4.945 r  ddr3_top/ddr3_controller_inst/bank_active_row_q[1][1]_i_1/O
                         net (fo=3, estimated)        0.507     5.452    ddr3_top/ddr3_controller_inst/bank_active_row_q[1][1]_i_1_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.576 r  ddr3_top/ddr3_controller_inst/o_wb_stall_q_i_131/O
                         net (fo=1, estimated)        0.795     6.371    ddr3_top/ddr3_controller_inst/o_wb_stall_q_i_131_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I0_O)        0.124     6.495 f  ddr3_top/ddr3_controller_inst/o_wb_stall_q_i_83/O
                         net (fo=1, estimated)        0.601     7.096    ddr3_top/ddr3_controller_inst/o_wb_stall_q_i_83_n_0
    SLICE_X53Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.220 r  ddr3_top/ddr3_controller_inst/o_wb_stall_q_i_35/O
                         net (fo=1, routed)           0.000     7.220    ddr3_top/ddr3_controller_inst/o_wb_stall_q_i_35_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.752 r  ddr3_top/ddr3_controller_inst/o_wb_stall_q_reg_i_15/CO[3]
                         net (fo=1, estimated)        0.000     7.752    ddr3_top/ddr3_controller_inst/o_wb_stall_q_reg_i_15_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.023 f  ddr3_top/ddr3_controller_inst/o_wb_stall_q_reg_i_6/CO[0]
                         net (fo=1, estimated)        0.453     8.476    ddr3_top/ddr3_controller_inst/stage2_stall2
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.373     8.849 r  ddr3_top/ddr3_controller_inst/o_wb_stall_q_i_2/O
                         net (fo=1, estimated)        0.448     9.297    ddr3_top/ddr3_controller_inst/o_wb_stall_q_i_2_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.421 r  ddr3_top/ddr3_controller_inst/o_wb_stall_q_i_1/O
                         net (fo=5, estimated)        0.689    10.110    ddr3_top/ddr3_controller_inst/o_wb_stall_d22_out
    SLICE_X50Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.234 r  ddr3_top/ddr3_controller_inst/o_wb_stall_rep_i_1/O
                         net (fo=1, routed)           0.000    10.234    ddr3_top/ddr3_controller_inst/o_wb_stall_rep_i_1_n_0
    SLICE_X50Y23         FDRE                                         r  ddr3_top/ddr3_controller_inst/o_wb_stall_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_controller_clk_wiz_0 rise edge)
                                                     12.000    12.000 r  
    N15                                               0.000    12.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.000    clk_wiz_i/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    13.370 r  clk_wiz_i/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    14.542    clk_wiz_i/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     7.263 r  clk_wiz_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583     8.846    clk_wiz_i/clk_controller_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.937 r  clk_wiz_i/clkout1_buf/O
                         net (fo=2669, estimated)     1.440    10.377    ddr3_top/ddr3_controller_inst/i_controller_clk
    SLICE_X50Y23         FDRE                                         r  ddr3_top/ddr3_controller_inst/o_wb_stall_reg_rep/C
                         clock pessimism              0.567    10.943    
                         clock uncertainty           -0.076    10.868    
    SLICE_X50Y23         FDRE (Setup_fdre_C_D)        0.079    10.947    ddr3_top/ddr3_controller_inst/o_wb_stall_reg_rep
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                  0.712    




